// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

<<<<<<< Updated upstream
// DATE "10/24/2023 16:09:18"
=======
// DATE "12/05/2023 18:58:25"
>>>>>>> Stashed changes

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Datapath (
	alucont,
	ra1,
	ra2,
	regwrite,
	clk,
	result,
	psr_flags);
input 	[5:0] alucont;
input 	[4:0] ra1;
input 	[4:0] ra2;
input 	regwrite;
input 	clk;
output 	[15:0] result;
output 	[15:0] psr_flags;

// Design Ports Information
// result[0]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[2]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[3]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[6]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[7]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[8]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[9]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[10]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[11]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[12]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[13]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[14]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[15]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucont[5]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucont[2]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucont[3]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucont[1]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucont[0]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[0]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[4]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[3]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[3]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[4]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[0]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[1]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucont[4]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwrite	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
<<<<<<< Updated upstream
wire \alucont[5]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \alucont[4]~input_o ;
wire \alucont[1]~input_o ;
wire \alucont[2]~input_o ;
wire \alucont[3]~input_o ;
wire \alucont[0]~input_o ;
wire \alunit|Mux16~0_combout ;
wire \ra2[3]~input_o ;
wire \ra2[2]~input_o ;
wire \ra2[1]~input_o ;
wire \ra2[4]~input_o ;
wire \ra2[0]~input_o ;
wire \rf|WideOr1~combout ;
=======
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \left~input_o ;
wire \right~input_o ;
wire \start~input_o ;
>>>>>>> Stashed changes
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
<<<<<<< Updated upstream
wire \rf|RAM~1600_combout ;
wire \ra1[4]~input_o ;
wire \ra1[3]~input_o ;
wire \ra1[2]~input_o ;
wire \regwrite~input_o ;
wire \ra1[0]~input_o ;
wire \ra1[1]~input_o ;
wire \rf|RAM~1568_combout ;
wire \rf|RAM~80_q ;
wire \rf|RAM~1601_combout ;
wire \rf|RAM~1571_combout ;
wire \rf|RAM~96_q ;
wire \rf|RAM~1569_combout ;
wire \rf|RAM~112_q ;
wire \rf|RAM~1619_combout ;
wire \rf|RAM~1587_combout ;
wire \rf|RAM~32_q ;
wire \rf|RAM~1585_combout ;
wire \rf|RAM~48_q ;
wire \rf|RAM~1618_combout ;
wire \rf|RAM~1584_combout ;
wire \rf|RAM~16_q ;
wire \rf|RAM~1586_combout ;
wire \rf|RAM~0_q ;
wire \rf|RAM~1072_combout ;
wire \rf|RAM~64feeder_combout ;
wire \rf|RAM~1570_combout ;
wire \rf|RAM~64_q ;
wire \rf|RAM~529_combout ;
wire \rf|RAM~464feeder_combout ;
wire \rf|RAM~1580_combout ;
wire \rf|RAM~464_q ;
wire \rf|RAM~1583_combout ;
wire \rf|RAM~480_q ;
wire \rf|RAM~1581_combout ;
wire \rf|RAM~496_q ;
wire \rf|RAM~432feeder_combout ;
wire \rf|RAM~1597_combout ;
wire \rf|RAM~432_q ;
wire \rf|RAM~1599_combout ;
wire \rf|RAM~416_q ;
wire \rf|RAM~400feeder_combout ;
wire \rf|RAM~1596_combout ;
wire \rf|RAM~400_q ;
wire \rf|RAM~384feeder_combout ;
wire \rf|RAM~1598_combout ;
wire \rf|RAM~384_q ;
wire \rf|RAM~1084_combout ;
wire \rf|RAM~448feeder_combout ;
wire \rf|RAM~1582_combout ;
wire \rf|RAM~448_q ;
wire \rf|RAM~541_combout ;
wire \rf|RAM~1573_combout ;
wire \rf|RAM~240_q ;
wire \rf|RAM~1575_combout ;
wire \rf|RAM~224_q ;
wire \rf|RAM~1589_combout ;
wire \rf|RAM~176_q ;
wire \rf|RAM~1591_combout ;
wire \rf|RAM~160_q ;
wire \rf|RAM~1620_combout ;
wire \rf|RAM~1588_combout ;
wire \rf|RAM~144_q ;
wire \rf|RAM~1621_combout ;
wire \rf|RAM~1590_combout ;
wire \rf|RAM~128_q ;
wire \rf|RAM~1076_combout ;
wire \rf|RAM~1572_combout ;
wire \rf|RAM~208_q ;
wire \rf|RAM~192feeder_combout ;
wire \rf|RAM~1574_combout ;
wire \rf|RAM~192_q ;
wire \rf|RAM~533_combout ;
wire \rf|RAM~1576_combout ;
wire \rf|RAM~336_q ;
wire \rf|RAM~1579_combout ;
wire \rf|RAM~352_q ;
wire \rf|RAM~1577_combout ;
wire \rf|RAM~368_q ;
wire \rf|RAM~288feeder_combout ;
wire \rf|RAM~1595_combout ;
wire \rf|RAM~288_q ;
wire \rf|RAM~1593_combout ;
wire \rf|RAM~304_q ;
wire \rf|RAM~1592_combout ;
wire \rf|RAM~272_q ;
wire \rf|RAM~1594_combout ;
wire \rf|RAM~256_q ;
wire \rf|RAM~1080_combout ;
wire \rf|RAM~1578_combout ;
wire \rf|RAM~320_q ;
wire \rf|RAM~537_combout ;
wire \rf|RAM~545_combout ;
wire \rf|rd2[0]~0_combout ;
wire \rf|WideOr0~combout ;
wire \rf|RAM~1064_combout ;
wire \rf|RAM~520_combout ;
wire \rf|RAM~1056_combout ;
wire \rf|RAM~512_combout ;
wire \rf|RAM~1060_combout ;
wire \rf|RAM~516_combout ;
wire \rf|RAM~1068_combout ;
wire \rf|RAM~524_combout ;
wire \rf|RAM~528_combout ;
wire \alunit|Add1~66_cout ;
wire \alunit|Add1~1_sumout ;
wire \alunit|Mux3~4_combout ;
wire \alunit|Mux9~3_combout ;
wire \alunit|Mux9~4_combout ;
wire \alunit|Mux12~0_combout ;
wire \rf|RAM~468_q ;
wire \rf|RAM~484_q ;
wire \rf|RAM~500_q ;
wire \rf|RAM~420_q ;
wire \rf|RAM~404_q ;
wire \rf|RAM~436_q ;
wire \rf|RAM~388_q ;
wire \rf|RAM~1388_combout ;
wire \rf|RAM~452_q ;
wire \rf|RAM~864_combout ;
wire \rf|RAM~100_q ;
wire \rf|RAM~36_q ;
wire \rf|RAM~1627_combout ;
wire \rf|RAM~52_q ;
wire \rf|RAM~1626_combout ;
wire \rf|RAM~20_q ;
wire \rf|RAM~4_q ;
wire \rf|RAM~1376_combout ;
wire \rf|RAM~116_q ;
wire \rf|RAM~68_q ;
wire \rf|RAM~852_combout ;
wire \rf|RAM~164_q ;
wire \rf|RAM~180_q ;
wire \rf|RAM~1628_combout ;
wire \rf|RAM~148_q ;
wire \rf|RAM~132feeder_combout ;
wire \rf|RAM~132_q ;
wire \rf|RAM~1380_combout ;
wire \rf|RAM~228_q ;
wire \rf|RAM~212_q ;
wire \rf|RAM~244_q ;
wire \rf|RAM~196_q ;
wire \rf|RAM~856_combout ;
wire \rf|RAM~340feeder_combout ;
wire \rf|RAM~340_q ;
wire \rf|RAM~356_q ;
wire \rf|RAM~372_q ;
wire \rf|RAM~292_q ;
wire \rf|RAM~276feeder_combout ;
wire \rf|RAM~276_q ;
wire \rf|RAM~308_q ;
wire \rf|RAM~260feeder_combout ;
wire \rf|RAM~260_q ;
wire \rf|RAM~1384_combout ;
wire \rf|RAM~324_q ;
wire \rf|RAM~860_combout ;
wire \rf|RAM~868_combout ;
wire \alunit|Mux9~0_combout ;
wire \rf|RAM~1602_combout ;
wire \rf|RAM~81_q ;
wire \rf|RAM~97feeder_combout ;
wire \rf|RAM~97_q ;
wire \rf|RAM~33_q ;
wire \rf|RAM~17_q ;
wire \rf|RAM~1622_combout ;
wire \rf|RAM~49_q ;
wire \rf|RAM~1_q ;
wire \rf|RAM~1088_combout ;
wire \rf|RAM~113_q ;
wire \rf|RAM~1603_combout ;
wire \rf|RAM~65_q ;
wire \rf|RAM~546_combout ;
wire \rf|RAM~401_q ;
wire \rf|RAM~417feeder_combout ;
wire \rf|RAM~417_q ;
wire \rf|RAM~433_q ;
wire \rf|RAM~385_q ;
wire \rf|RAM~1100_combout ;
wire \rf|RAM~481_q ;
wire \rf|RAM~465_q ;
wire \rf|RAM~449_q ;
wire \rf|RAM~558_combout ;
wire \rf|RAM~209_q ;
wire \rf|RAM~225feeder_combout ;
wire \rf|RAM~225_q ;
wire \rf|RAM~161_q ;
wire \rf|RAM~1623_combout ;
wire \rf|RAM~145_q ;
wire \rf|RAM~177_q ;
wire \rf|RAM~129feeder_combout ;
wire \rf|RAM~129_q ;
wire \rf|RAM~1092_combout ;
wire \rf|RAM~241feeder_combout ;
wire \rf|RAM~241_q ;
wire \rf|RAM~193feeder_combout ;
wire \rf|RAM~193_q ;
wire \rf|RAM~550_combout ;
wire \rf|RAM~337_q ;
wire \rf|RAM~353feeder_combout ;
wire \rf|RAM~353_q ;
wire \rf|RAM~305_q ;
wire \rf|RAM~289_q ;
wire \rf|RAM~273_q ;
wire \rf|RAM~257_q ;
wire \rf|RAM~1096_combout ;
wire \rf|RAM~369_q ;
wire \rf|RAM~321_q ;
wire \rf|RAM~554_combout ;
wire \rf|RAM~562_combout ;
wire \alunit|ShiftLeft0~0_combout ;
wire \alunit|Mux2~0_combout ;
wire \alunit|Add0~2 ;
wire \alunit|Add0~5_sumout ;
wire \alunit|Add4~2 ;
wire \alunit|Add4~5_sumout ;
wire \alunit|Mux2~3_combout ;
wire \alunit|Mux2~2_combout ;
wire \alunit|Add1~2 ;
wire \alunit|Add1~5_sumout ;
wire \rf|rd2[1]~1_combout ;
wire \alunit|Mux2~1_combout ;
wire \alunit|Mux2~4_combout ;
wire \rf|RAM~497_q ;
wire \rf|RAM~1340_combout ;
wire \rf|RAM~813_combout ;
wire \rf|RAM~1328_combout ;
wire \rf|RAM~801_combout ;
wire \rf|RAM~1332_combout ;
wire \rf|RAM~805_combout ;
wire \rf|RAM~1336_combout ;
wire \rf|RAM~809_combout ;
wire \rf|RAM~817_combout ;
wire \rf|rd1[1]~1_combout ;
wire \rf|RAM~370_q ;
wire \rf|RAM~354feeder_combout ;
wire \rf|RAM~354_q ;
wire \rf|RAM~338feeder_combout ;
wire \rf|RAM~338_q ;
wire \rf|RAM~290feeder_combout ;
wire \rf|RAM~290_q ;
wire \rf|RAM~306_q ;
wire \rf|RAM~274_q ;
wire \rf|RAM~258feeder_combout ;
wire \rf|RAM~258_q ;
wire \rf|RAM~1352_combout ;
wire \rf|RAM~322feeder_combout ;
wire \rf|RAM~322_q ;
wire \rf|RAM~826_combout ;
wire \rf|RAM~402_q ;
wire \rf|RAM~418_q ;
wire \rf|RAM~434_q ;
wire \rf|RAM~386feeder_combout ;
wire \rf|RAM~386_q ;
wire \rf|RAM~1356_combout ;
wire \rf|RAM~482feeder_combout ;
wire \rf|RAM~482_q ;
wire \rf|RAM~498_q ;
wire \rf|RAM~450feeder_combout ;
wire \rf|RAM~450_q ;
wire \rf|RAM~830_combout ;
wire \rf|RAM~242_q ;
wire \rf|RAM~226_q ;
wire \rf|RAM~162_q ;
wire \rf|RAM~178_q ;
wire \rf|RAM~1654_combout ;
wire \rf|RAM~146_q ;
wire \rf|RAM~1655_combout ;
wire \rf|RAM~130_q ;
wire \rf|RAM~1348_combout ;
wire \rf|RAM~210feeder_combout ;
wire \rf|RAM~210_q ;
wire \rf|RAM~194_q ;
wire \rf|RAM~822_combout ;
wire \rf|RAM~114_q ;
wire \rf|RAM~98_q ;
wire \rf|RAM~1617_combout ;
wire \rf|RAM~82_q ;
wire \rf|RAM~1653_combout ;
wire \rf|RAM~34_q ;
wire \rf|RAM~1652_combout ;
wire \rf|RAM~50_q ;
wire \rf|RAM~1651_combout ;
wire \rf|RAM~18_q ;
wire \rf|RAM~2feeder_combout ;
wire \rf|RAM~2_q ;
wire \rf|RAM~1344_combout ;
wire \rf|RAM~66feeder_combout ;
wire \rf|RAM~66_q ;
wire \rf|RAM~818_combout ;
wire \rf|RAM~834_combout ;
wire \rf|rd1[2]~2_combout ;
wire \rf|RAM~355feeder_combout ;
wire \rf|RAM~355_q ;
wire \rf|RAM~371_q ;
wire \rf|RAM~291_q ;
wire \rf|RAM~275_q ;
wire \rf|RAM~307_q ;
wire \rf|RAM~259feeder_combout ;
wire \rf|RAM~259_q ;
wire \rf|RAM~1368_combout ;
wire \rf|RAM~323feeder_combout ;
wire \rf|RAM~323_q ;
wire \rf|RAM~843_combout ;
wire \rf|RAM~243_q ;
wire \rf|RAM~211_q ;
wire \rf|RAM~227_q ;
wire \rf|RAM~163_q ;
wire \rf|RAM~1650_combout ;
wire \rf|RAM~147_q ;
wire \rf|RAM~179_q ;
wire \rf|RAM~131_q ;
wire \rf|RAM~1364_combout ;
wire \rf|RAM~195feeder_combout ;
wire \rf|RAM~195_q ;
wire \rf|RAM~839_combout ;
wire \rf|RAM~467_q ;
wire \rf|RAM~483_q ;
wire \rf|RAM~499_q ;
wire \rf|RAM~419_q ;
wire \rf|RAM~435_q ;
wire \rf|RAM~403_q ;
wire \rf|RAM~387_q ;
wire \rf|RAM~1372_combout ;
wire \rf|RAM~451_q ;
wire \rf|RAM~847_combout ;
wire \rf|RAM~35_q ;
wire \rf|RAM~1649_combout ;
wire \rf|RAM~51_q ;
wire \rf|RAM~19_q ;
wire \rf|RAM~3feeder_combout ;
wire \rf|RAM~3_q ;
wire \rf|RAM~1360_combout ;
wire \rf|RAM~99_q ;
wire \rf|RAM~115_q ;
wire \rf|RAM~1616_combout ;
wire \rf|RAM~83_q ;
wire \rf|RAM~67_q ;
wire \rf|RAM~835_combout ;
wire \rf|RAM~851_combout ;
wire \rf|rd1[3]~3_combout ;
wire \rf|rd1[0]~0_combout ;
wire \alunit|ShiftLeft0~3_combout ;
wire \alunit|Add1~6 ;
wire \alunit|Add1~10 ;
wire \alunit|Add1~13_sumout ;
wire \alunit|Mux3~6_combout ;
wire \alunit|Mux0~0_combout ;
wire \alunit|Add4~6 ;
wire \alunit|Add4~10 ;
wire \alunit|Add4~13_sumout ;
wire \alunit|Add0~6 ;
wire \alunit|Add0~10 ;
wire \alunit|Add0~13_sumout ;
wire \alunit|Mux0~2_combout ;
wire \alunit|Mux0~1_combout ;
wire \alunit|Mux0~3_combout ;
wire \rf|RAM~339_q ;
wire \rf|RAM~1304_combout ;
wire \rf|RAM~775_combout ;
wire \rf|RAM~1308_combout ;
wire \rf|RAM~779_combout ;
wire \rf|RAM~1296_combout ;
wire \rf|RAM~767_combout ;
wire \rf|RAM~1300_combout ;
wire \rf|RAM~771_combout ;
wire \rf|RAM~783_combout ;
wire \alunit|Add1~14 ;
wire \alunit|Add1~17_sumout ;
wire \alunit|Mux4~1_combout ;
wire \alunit|Mux4~0_combout ;
wire \alunit|Mux2~5_combout ;
wire \alunit|result~0_combout ;
wire \alunit|Add0~14 ;
wire \alunit|Add0~17_sumout ;
wire \alunit|Add4~14 ;
wire \alunit|Add4~17_sumout ;
wire \alunit|Mux4~2_combout ;
wire \alunit|Mux4~3_combout ;
wire \alunit|Mux8~0_combout ;
wire \rf|rd2[4]~3_combout ;
wire \rf|rd2[2]~2_combout ;
wire \rf|rd1[4]~4_combout ;
wire \alunit|ShiftLeft0~4_combout ;
wire \alunit|Mux4~4_combout ;
wire \alunit|Mux4~5_combout ;
wire \rf|RAM~1605_combout ;
wire \rf|RAM~84_q ;
wire \rf|RAM~1120_combout ;
wire \rf|RAM~580_combout ;
wire \rf|RAM~1132_combout ;
wire \rf|RAM~592_combout ;
wire \rf|RAM~1128_combout ;
wire \rf|RAM~588_combout ;
wire \rf|RAM~1124_combout ;
wire \rf|RAM~584_combout ;
wire \rf|RAM~596_combout ;
wire \rf|RAM~245_q ;
wire \rf|RAM~229feeder_combout ;
wire \rf|RAM~229_q ;
wire \rf|RAM~165_q ;
wire \rf|RAM~1625_combout ;
wire \rf|RAM~149_q ;
wire \rf|RAM~181_q ;
wire \rf|RAM~133_q ;
wire \rf|RAM~1396_combout ;
wire \rf|RAM~213_q ;
wire \rf|RAM~197_q ;
wire \rf|RAM~873_combout ;
wire \rf|RAM~1604_combout ;
wire \rf|RAM~85_q ;
wire \rf|RAM~101_q ;
wire \rf|RAM~1624_combout ;
wire \rf|RAM~53_q ;
wire \rf|RAM~37_q ;
wire \rf|RAM~21_q ;
wire \rf|RAM~5_q ;
wire \rf|RAM~1392_combout ;
wire \rf|RAM~69_q ;
wire \rf|RAM~869_combout ;
wire \rf|RAM~501feeder_combout ;
wire \rf|RAM~501_q ;
wire \rf|RAM~485feeder_combout ;
wire \rf|RAM~485_q ;
wire \rf|RAM~469feeder_combout ;
wire \rf|RAM~469_q ;
wire \rf|RAM~405_q ;
wire \rf|RAM~421_q ;
wire \rf|RAM~437feeder_combout ;
wire \rf|RAM~437_q ;
wire \rf|RAM~389_q ;
wire \rf|RAM~1404_combout ;
wire \rf|RAM~453feeder_combout ;
wire \rf|RAM~453_q ;
wire \rf|RAM~881_combout ;
wire \rf|RAM~373_q ;
wire \rf|RAM~357_q ;
wire \rf|RAM~293feeder_combout ;
wire \rf|RAM~293_q ;
wire \rf|RAM~309_q ;
wire \rf|RAM~277_q ;
wire \rf|RAM~261_q ;
wire \rf|RAM~1400_combout ;
wire \rf|RAM~341feeder_combout ;
wire \rf|RAM~341_q ;
wire \rf|RAM~325_q ;
wire \rf|RAM~877_combout ;
wire \rf|RAM~885_combout ;
wire \alunit|Mux5~0_combout ;
wire \alunit|result~1_combout ;
wire \alunit|Add0~18 ;
wire \alunit|Add0~21_sumout ;
wire \alunit|Add4~18 ;
wire \alunit|Add4~21_sumout ;
wire \alunit|Mux5~1_combout ;
wire \alunit|Add1~18 ;
wire \alunit|Add1~21_sumout ;
wire \rf|rd2[5]~4_combout ;
wire \rf|rd1[5]~5_combout ;
wire \alunit|ShiftLeft0~5_combout ;
wire \alunit|Mux5~2_combout ;
wire \alunit|Mux5~3_combout ;
wire \rf|RAM~117_q ;
wire \rf|RAM~1104_combout ;
wire \rf|RAM~563_combout ;
wire \rf|RAM~1112_combout ;
wire \rf|RAM~571_combout ;
wire \rf|RAM~1116_combout ;
wire \rf|RAM~575_combout ;
wire \rf|RAM~1108_combout ;
wire \rf|RAM~567_combout ;
wire \rf|RAM~579_combout ;
wire \alunit|always0~0_combout ;
wire \alunit|Mux9~9_combout ;
wire \alunit|Mux9~1_combout ;
wire \alunit|Mux9~2_combout ;
wire \rf|RAM~343_q ;
wire \rf|RAM~359feeder_combout ;
wire \rf|RAM~359_q ;
wire \rf|RAM~295_q ;
wire \rf|RAM~279_q ;
wire \rf|RAM~263feeder_combout ;
wire \rf|RAM~263_q ;
wire \rf|RAM~1272_combout ;
wire \rf|RAM~375_q ;
wire \rf|RAM~327feeder_combout ;
wire \rf|RAM~327_q ;
wire \rf|RAM~741_combout ;
wire \rf|RAM~39feeder_combout ;
wire \rf|RAM~39_q ;
wire \rf|RAM~23_q ;
wire \rf|RAM~1645_combout ;
wire \rf|RAM~55_q ;
wire \rf|RAM~7feeder_combout ;
wire \rf|RAM~7_q ;
wire \rf|RAM~1264_combout ;
wire \rf|RAM~103_q ;
wire \rf|RAM~1614_combout ;
wire \rf|RAM~87_q ;
wire \rf|RAM~119feeder_combout ;
wire \rf|RAM~119_q ;
wire \rf|RAM~71_q ;
wire \rf|RAM~733_combout ;
wire \rf|RAM~503_q ;
wire \rf|RAM~487_q ;
wire \rf|RAM~471_q ;
wire \rf|RAM~423feeder_combout ;
wire \rf|RAM~423_q ;
wire \rf|RAM~439feeder_combout ;
wire \rf|RAM~439_q ;
wire \rf|RAM~407_q ;
wire \rf|RAM~391_q ;
wire \rf|RAM~1276_combout ;
wire \rf|RAM~455_q ;
wire \rf|RAM~745_combout ;
wire \rf|RAM~183_q ;
wire \rf|RAM~167_q ;
wire \rf|RAM~1646_combout ;
wire \rf|RAM~151_q ;
wire \rf|RAM~135_q ;
wire \rf|RAM~1268_combout ;
wire \rf|RAM~215feeder_combout ;
wire \rf|RAM~215_q ;
wire \rf|RAM~231feeder_combout ;
wire \rf|RAM~231_q ;
wire \rf|RAM~247_q ;
wire \rf|RAM~199_q ;
wire \rf|RAM~737_combout ;
wire \rf|RAM~749_combout ;
wire \rf|RAM~1615_combout ;
wire \rf|RAM~86_q ;
wire \rf|RAM~102_q ;
wire \rf|RAM~22_q ;
wire \rf|RAM~38feeder_combout ;
wire \rf|RAM~38_q ;
wire \rf|RAM~1647_combout ;
wire \rf|RAM~54_q ;
wire \rf|RAM~6feeder_combout ;
wire \rf|RAM~6_q ;
wire \rf|RAM~1280_combout ;
wire \rf|RAM~118_q ;
wire \rf|RAM~70feeder_combout ;
wire \rf|RAM~70_q ;
wire \rf|RAM~750_combout ;
wire \rf|RAM~406_q ;
wire \rf|RAM~422_q ;
wire \rf|RAM~438feeder_combout ;
wire \rf|RAM~438_q ;
wire \rf|RAM~390feeder_combout ;
wire \rf|RAM~390_q ;
wire \rf|RAM~1292_combout ;
wire \rf|RAM~486feeder_combout ;
wire \rf|RAM~486_q ;
wire \rf|RAM~470feeder_combout ;
wire \rf|RAM~470_q ;
wire \rf|RAM~502_q ;
wire \rf|RAM~454feeder_combout ;
wire \rf|RAM~454_q ;
wire \rf|RAM~762_combout ;
wire \rf|RAM~214_q ;
wire \rf|RAM~230feeder_combout ;
wire \rf|RAM~230_q ;
wire \rf|RAM~166_q ;
wire \rf|RAM~1648_combout ;
wire \rf|RAM~150_q ;
wire \rf|RAM~182_q ;
wire \rf|RAM~134_q ;
wire \rf|RAM~1284_combout ;
wire \rf|RAM~198feeder_combout ;
wire \rf|RAM~198_q ;
wire \rf|RAM~754_combout ;
wire \rf|RAM~342feeder_combout ;
wire \rf|RAM~342_q ;
wire \rf|RAM~358feeder_combout ;
wire \rf|RAM~358_q ;
wire \rf|RAM~310_q ;
wire \rf|RAM~294_q ;
wire \rf|RAM~278feeder_combout ;
wire \rf|RAM~278_q ;
wire \rf|RAM~262_q ;
wire \rf|RAM~1288_combout ;
wire \rf|RAM~374_q ;
wire \rf|RAM~326feeder_combout ;
wire \rf|RAM~326_q ;
wire \rf|RAM~758_combout ;
wire \rf|RAM~766_combout ;
wire \alunit|Mux6~0_combout ;
wire \alunit|Add0~22 ;
wire \alunit|Add0~25_sumout ;
wire \alunit|result~2_combout ;
wire \alunit|Add4~22 ;
wire \alunit|Add4~25_sumout ;
wire \alunit|Mux6~1_combout ;
wire \alunit|Add1~22 ;
wire \alunit|Add1~25_sumout ;
wire \alunit|ShiftLeft0~1_combout ;
wire \alunit|ShiftLeft0~2_combout ;
wire \alunit|ShiftLeft0~6_combout ;
wire \rf|rd2[6]~5_combout ;
wire \rf|rd1[6]~6_combout ;
wire \alunit|ShiftLeft0~7_combout ;
wire \alunit|Mux6~2_combout ;
wire \alunit|Mux6~3_combout ;
wire \rf|RAM~246_q ;
wire \rf|RAM~1412_combout ;
wire \rf|RAM~890_combout ;
wire \rf|RAM~1420_combout ;
wire \rf|RAM~898_combout ;
wire \rf|RAM~1408_combout ;
wire \rf|RAM~886_combout ;
wire \rf|RAM~1416_combout ;
wire \rf|RAM~894_combout ;
wire \rf|RAM~902_combout ;
wire \alunit|Add1~26 ;
wire \alunit|Add1~29_sumout ;
wire \alunit|Add4~26 ;
wire \alunit|Add4~29_sumout ;
wire \alunit|result~3_combout ;
wire \alunit|Add0~26 ;
wire \alunit|Add0~29_sumout ;
wire \alunit|Mux7~0_combout ;
wire \alunit|Mux7~1_combout ;
wire \rf|rd2[7]~6_combout ;
wire \alunit|ShiftLeft0~8_combout ;
wire \alunit|Mux7~2_combout ;
wire \alunit|Mux7~3_combout ;
wire \rf|RAM~311_q ;
wire \rf|RAM~1432_combout ;
wire \rf|RAM~911_combout ;
wire \rf|RAM~1424_combout ;
wire \rf|RAM~903_combout ;
wire \rf|RAM~1428_combout ;
wire \rf|RAM~907_combout ;
wire \rf|RAM~1436_combout ;
wire \rf|RAM~915_combout ;
wire \rf|RAM~919_combout ;
wire \rf|rd1[7]~7_combout ;
wire \rf|RAM~248_q ;
wire \rf|RAM~232_q ;
wire \rf|RAM~168_q ;
wire \rf|RAM~1644_combout ;
wire \rf|RAM~152_q ;
wire \rf|RAM~184_q ;
wire \rf|RAM~136_q ;
wire \rf|RAM~1444_combout ;
wire \rf|RAM~216_q ;
wire \rf|RAM~200_q ;
wire \rf|RAM~924_combout ;
wire \rf|RAM~408_q ;
wire \rf|RAM~424_q ;
wire \rf|RAM~440_q ;
wire \rf|RAM~392_q ;
wire \rf|RAM~1452_combout ;
wire \rf|RAM~488feeder_combout ;
wire \rf|RAM~488_q ;
wire \rf|RAM~472feeder_combout ;
wire \rf|RAM~472_q ;
wire \rf|RAM~504_q ;
wire \rf|RAM~456feeder_combout ;
wire \rf|RAM~456_q ;
wire \rf|RAM~932_combout ;
wire \rf|RAM~1613_combout ;
wire \rf|RAM~88_q ;
wire \rf|RAM~104_q ;
wire \rf|RAM~120_q ;
wire \rf|RAM~1643_combout ;
wire \rf|RAM~56_q ;
wire \rf|RAM~24_q ;
wire \rf|RAM~8_q ;
wire \rf|RAM~1440_combout ;
wire \rf|RAM~72feeder_combout ;
wire \rf|RAM~72_q ;
wire \rf|RAM~920_combout ;
wire \rf|RAM~376feeder_combout ;
wire \rf|RAM~376_q ;
wire \rf|RAM~360_q ;
wire \rf|RAM~296feeder_combout ;
wire \rf|RAM~296_q ;
wire \rf|RAM~312_q ;
wire \rf|RAM~280_q ;
wire \rf|RAM~264_q ;
wire \rf|RAM~1448_combout ;
wire \rf|RAM~344_q ;
wire \rf|RAM~328_q ;
wire \rf|RAM~928_combout ;
wire \rf|RAM~936_combout ;
wire \rf|rd1[8]~8_combout ;
wire \alunit|ShiftLeft0~9_combout ;
wire \alunit|Mux8~3_combout ;
wire \alunit|Mux8~1_combout ;
wire \alunit|result~4_combout ;
wire \alunit|Add0~30 ;
wire \alunit|Add0~33_sumout ;
wire \alunit|Add4~30 ;
wire \alunit|Add4~33_sumout ;
wire \alunit|Mux8~2_combout ;
wire \alunit|Add1~30 ;
wire \alunit|Add1~33_sumout ;
wire \rf|rd2[8]~7_combout ;
wire \alunit|Mux8~4_combout ;
wire \rf|RAM~40_q ;
wire \rf|RAM~1248_combout ;
wire \rf|RAM~716_combout ;
wire \rf|RAM~1260_combout ;
wire \rf|RAM~728_combout ;
wire \rf|RAM~1256_combout ;
wire \rf|RAM~724_combout ;
wire \rf|RAM~1252_combout ;
wire \rf|RAM~720_combout ;
wire \rf|RAM~732_combout ;
wire \rf|RAM~170_q ;
wire \rf|RAM~1640_combout ;
wire \rf|RAM~154_q ;
wire \rf|RAM~186_q ;
wire \rf|RAM~138_q ;
wire \rf|RAM~1476_combout ;
wire \rf|RAM~234_q ;
wire \rf|RAM~218_q ;
wire \rf|RAM~202feeder_combout ;
wire \rf|RAM~202_q ;
wire \rf|RAM~958_combout ;
wire \rf|RAM~506_q ;
wire \rf|RAM~490feeder_combout ;
wire \rf|RAM~490_q ;
wire \rf|RAM~442feeder_combout ;
wire \rf|RAM~442_q ;
wire \rf|RAM~426_q ;
wire \rf|RAM~410_q ;
wire \rf|RAM~394feeder_combout ;
wire \rf|RAM~394_q ;
wire \rf|RAM~1484_combout ;
wire \rf|RAM~474_q ;
wire \rf|RAM~458_q ;
wire \rf|RAM~966_combout ;
wire \rf|RAM~1611_combout ;
wire \rf|RAM~90_q ;
wire \rf|RAM~106feeder_combout ;
wire \rf|RAM~106_q ;
wire \rf|RAM~122_q ;
wire \rf|RAM~42_q ;
wire \rf|RAM~26_q ;
wire \rf|RAM~1639_combout ;
wire \rf|RAM~58_q ;
wire \rf|RAM~10_q ;
wire \rf|RAM~1472_combout ;
wire \rf|RAM~74feeder_combout ;
wire \rf|RAM~74_q ;
wire \rf|RAM~954_combout ;
wire \rf|RAM~346_q ;
wire \rf|RAM~362feeder_combout ;
wire \rf|RAM~362_q ;
wire \rf|RAM~378_q ;
wire \rf|RAM~314_q ;
wire \rf|RAM~298feeder_combout ;
wire \rf|RAM~298_q ;
wire \rf|RAM~282_q ;
wire \rf|RAM~266feeder_combout ;
wire \rf|RAM~266_q ;
wire \rf|RAM~1480_combout ;
wire \rf|RAM~330feeder_combout ;
wire \rf|RAM~330_q ;
wire \rf|RAM~962_combout ;
wire \rf|RAM~970_combout ;
wire \rf|rd1[10]~10_combout ;
wire \alunit|Mux10~0_combout ;
wire \rf|RAM~1612_combout ;
wire \rf|RAM~89_q ;
wire \rf|RAM~105feeder_combout ;
wire \rf|RAM~105_q ;
wire \rf|RAM~121_q ;
wire \rf|RAM~41_q ;
wire \rf|RAM~1641_combout ;
wire \rf|RAM~57_q ;
wire \rf|RAM~25_q ;
wire \rf|RAM~9feeder_combout ;
wire \rf|RAM~9_q ;
wire \rf|RAM~1456_combout ;
wire \rf|RAM~73_q ;
wire \rf|RAM~937_combout ;
wire \rf|RAM~425_q ;
wire \rf|RAM~441_q ;
wire \rf|RAM~409_q ;
wire \rf|RAM~393feeder_combout ;
wire \rf|RAM~393_q ;
wire \rf|RAM~1468_combout ;
wire \rf|RAM~489feeder_combout ;
wire \rf|RAM~489_q ;
wire \rf|RAM~505_q ;
wire \rf|RAM~473_q ;
wire \rf|RAM~457_q ;
wire \rf|RAM~949_combout ;
wire \rf|RAM~249_q ;
wire \rf|RAM~233_q ;
wire \rf|RAM~169_q ;
wire \rf|RAM~185_q ;
wire \rf|RAM~1642_combout ;
wire \rf|RAM~153_q ;
wire \rf|RAM~137feeder_combout ;
wire \rf|RAM~137_q ;
wire \rf|RAM~1460_combout ;
wire \rf|RAM~201feeder_combout ;
wire \rf|RAM~201_q ;
wire \rf|RAM~941_combout ;
wire \rf|RAM~297feeder_combout ;
wire \rf|RAM~297_q ;
wire \rf|RAM~313_q ;
wire \rf|RAM~281_q ;
wire \rf|RAM~265feeder_combout ;
wire \rf|RAM~265_q ;
wire \rf|RAM~1464_combout ;
wire \rf|RAM~361_q ;
wire \rf|RAM~377_q ;
wire \rf|RAM~345_q ;
wire \rf|RAM~329feeder_combout ;
wire \rf|RAM~329_q ;
wire \rf|RAM~945_combout ;
wire \rf|RAM~953_combout ;
wire \alunit|result~5_combout ;
wire \rf|rd1[9]~9_combout ;
wire \alunit|Mux9~5_combout ;
wire \alunit|Add4~34 ;
wire \alunit|Add4~37_sumout ;
wire \alunit|Add0~34 ;
wire \alunit|Add0~37_sumout ;
wire \alunit|Mux9~6_combout ;
wire \alunit|Add1~34 ;
wire \alunit|Add1~37_sumout ;
wire \rf|rd2[9]~8_combout ;
wire \alunit|ShiftLeft0~10_combout ;
wire \alunit|Mux9~7_combout ;
wire \alunit|Mux9~8_combout ;
wire \rf|RAM~217_q ;
wire \rf|RAM~1236_combout ;
wire \rf|RAM~703_combout ;
wire \rf|RAM~1244_combout ;
wire \rf|RAM~711_combout ;
wire \rf|RAM~1232_combout ;
wire \rf|RAM~699_combout ;
wire \rf|RAM~1240_combout ;
wire \rf|RAM~707_combout ;
wire \rf|RAM~715_combout ;
wire \alunit|Add0~38 ;
wire \alunit|Add0~41_sumout ;
wire \alunit|result~6_combout ;
wire \alunit|Add4~38 ;
wire \alunit|Add4~41_sumout ;
wire \alunit|Mux10~1_combout ;
wire \alunit|ShiftLeft0~11_combout ;
wire \alunit|Mux10~2_combout ;
wire \alunit|Add1~38 ;
wire \alunit|Add1~41_sumout ;
wire \rf|rd2[10]~9_combout ;
wire \alunit|Mux10~3_combout ;
wire \rf|RAM~250_q ;
wire \rf|RAM~1220_combout ;
wire \rf|RAM~686_combout ;
wire \rf|RAM~1224_combout ;
wire \rf|RAM~690_combout ;
wire \rf|RAM~1216_combout ;
wire \rf|RAM~682_combout ;
wire \rf|RAM~1228_combout ;
wire \rf|RAM~694_combout ;
wire \rf|RAM~698_combout ;
wire \alunit|always0~2_combout ;
wire \alunit|Mux12~1_combout ;
wire \alunit|Mux12~2_combout ;
wire \alunit|Mux12~14_combout ;
wire \alunit|Mux12~9_combout ;
wire \alunit|Mux12~12_combout ;
wire \rf|RAM~220_q ;
wire \rf|RAM~236_q ;
wire \rf|RAM~252_q ;
wire \rf|RAM~188_q ;
wire \rf|RAM~1636_combout ;
wire \rf|RAM~156_q ;
wire \rf|RAM~140_q ;
wire \rf|RAM~1188_combout ;
wire \rf|RAM~204feeder_combout ;
wire \rf|RAM~204_q ;
wire \rf|RAM~652_combout ;
wire \rf|RAM~1609_combout ;
wire \rf|RAM~92_q ;
wire \rf|RAM~108_q ;
wire \rf|RAM~28_q ;
wire \rf|RAM~44feeder_combout ;
wire \rf|RAM~44_q ;
wire \rf|RAM~1635_combout ;
wire \rf|RAM~60_q ;
wire \rf|RAM~12_q ;
wire \rf|RAM~1184_combout ;
wire \rf|RAM~124_q ;
wire \rf|RAM~76_q ;
wire \rf|RAM~648_combout ;
wire \rf|RAM~348_q ;
wire \rf|RAM~364_q ;
wire \rf|RAM~380_q ;
wire \rf|RAM~300_q ;
wire \rf|RAM~284feeder_combout ;
wire \rf|RAM~284_q ;
wire \rf|RAM~316_q ;
wire \rf|RAM~268feeder_combout ;
wire \rf|RAM~268_q ;
wire \rf|RAM~1192_combout ;
wire \rf|RAM~332feeder_combout ;
wire \rf|RAM~332_q ;
wire \rf|RAM~656_combout ;
wire \rf|RAM~508_q ;
wire \rf|RAM~492feeder_combout ;
wire \rf|RAM~492_q ;
wire \rf|RAM~476_q ;
wire \rf|RAM~428_q ;
wire \rf|RAM~444_q ;
wire \rf|RAM~412_q ;
wire \rf|RAM~396_q ;
wire \rf|RAM~1196_combout ;
wire \rf|RAM~460_q ;
wire \rf|RAM~660_combout ;
wire \rf|RAM~664_combout ;
wire \rf|rd2[12]~11_combout ;
wire \alunit|Mux12~16_combout ;
wire \rf|RAM~299feeder_combout ;
wire \rf|RAM~299_q ;
wire \rf|RAM~283_q ;
wire \rf|RAM~315_q ;
wire \rf|RAM~267_q ;
wire \rf|RAM~1208_combout ;
wire \rf|RAM~347_q ;
wire \rf|RAM~363_q ;
wire \rf|RAM~379_q ;
wire \rf|RAM~331_q ;
wire \rf|RAM~673_combout ;
wire \rf|RAM~43_q ;
wire \rf|RAM~27_q ;
wire \rf|RAM~1637_combout ;
wire \rf|RAM~59_q ;
wire \rf|RAM~11feeder_combout ;
wire \rf|RAM~11_q ;
wire \rf|RAM~1200_combout ;
wire \rf|RAM~107feeder_combout ;
wire \rf|RAM~107_q ;
wire \rf|RAM~123_q ;
wire \rf|RAM~75_q ;
wire \rf|RAM~665_combout ;
wire \rf|RAM~219_q ;
wire \rf|RAM~235_q ;
wire \rf|RAM~187_q ;
wire \rf|RAM~171_q ;
wire \rf|RAM~1638_combout ;
wire \rf|RAM~155_q ;
wire \rf|RAM~139feeder_combout ;
wire \rf|RAM~139_q ;
wire \rf|RAM~1204_combout ;
wire \rf|RAM~251_q ;
wire \rf|RAM~203_q ;
wire \rf|RAM~669_combout ;
wire \rf|RAM~507feeder_combout ;
wire \rf|RAM~507_q ;
wire \rf|RAM~491_q ;
wire \rf|RAM~475_q ;
wire \rf|RAM~411_q ;
wire \rf|RAM~427feeder_combout ;
wire \rf|RAM~427_q ;
wire \rf|RAM~443_q ;
wire \rf|RAM~395_q ;
wire \rf|RAM~1212_combout ;
wire \rf|RAM~459feeder_combout ;
wire \rf|RAM~459_q ;
wire \rf|RAM~677_combout ;
wire \rf|RAM~681_combout ;
wire \rf|rd2[11]~10_combout ;
wire \rf|rd1[11]~11_combout ;
wire \alunit|Mux11~0_combout ;
wire \alunit|Add0~42 ;
wire \alunit|Add0~45_sumout ;
wire \alunit|result~7_combout ;
wire \alunit|Add4~42 ;
wire \alunit|Add4~45_sumout ;
wire \alunit|Mux11~1_combout ;
wire \alunit|Add1~42 ;
wire \alunit|Add1~45_sumout ;
wire \alunit|ShiftLeft0~12_combout ;
wire \alunit|Mux11~2_combout ;
wire \alunit|Mux11~3_combout ;
wire \rf|RAM~1610_combout ;
wire \rf|RAM~91_q ;
wire \rf|RAM~1488_combout ;
wire \rf|RAM~971_combout ;
wire \rf|RAM~1496_combout ;
wire \rf|RAM~979_combout ;
wire \rf|RAM~1500_combout ;
wire \rf|RAM~983_combout ;
wire \rf|RAM~1492_combout ;
wire \rf|RAM~975_combout ;
wire \rf|RAM~987_combout ;
wire \alunit|Add4~46 ;
wire \alunit|Add4~49_sumout ;
wire \alunit|result~8_combout ;
wire \alunit|Add0~46 ;
wire \alunit|Add0~49_sumout ;
wire \alunit|Mux12~6_combout ;
wire \alunit|Mux12~4_combout ;
wire \alunit|Mux12~5_combout ;
wire \alunit|Mux12~7_combout ;
wire \alunit|Mux12~10_combout ;
wire \alunit|Mux12~11_combout ;
wire \alunit|Mux12~13_combout ;
wire \alunit|Mux12~15_combout ;
wire \alunit|Mux12~8_combout ;
wire \alunit|Add1~46 ;
wire \alunit|Add1~49_sumout ;
wire \alunit|Mux12~3_combout ;
wire \alunit|Mux12~17_combout ;
wire \rf|RAM~172_q ;
wire \rf|RAM~1508_combout ;
wire \rf|RAM~992_combout ;
wire \rf|RAM~1504_combout ;
wire \rf|RAM~988_combout ;
wire \rf|RAM~1516_combout ;
wire \rf|RAM~1000_combout ;
wire \rf|RAM~1512_combout ;
wire \rf|RAM~996_combout ;
wire \rf|RAM~1004_combout ;
wire \rf|rd1[12]~12_combout ;
wire \alunit|Mux13~2_combout ;
wire \alunit|Mux13~3_combout ;
wire \rf|rd2[13]~12_combout ;
wire \rf|RAM~509_q ;
wire \rf|RAM~493_q ;
wire \rf|RAM~429feeder_combout ;
wire \rf|RAM~429_q ;
wire \rf|RAM~445_q ;
wire \rf|RAM~397_q ;
wire \rf|RAM~1532_combout ;
wire \rf|RAM~477_q ;
wire \rf|RAM~461feeder_combout ;
wire \rf|RAM~461_q ;
wire \rf|RAM~1017_combout ;
wire \rf|RAM~253_q ;
wire \rf|RAM~237feeder_combout ;
wire \rf|RAM~237_q ;
wire \rf|RAM~189_q ;
wire \rf|RAM~173_q ;
wire \rf|RAM~1634_combout ;
wire \rf|RAM~157_q ;
wire \rf|RAM~141_q ;
wire \rf|RAM~1524_combout ;
wire \rf|RAM~221_q ;
wire \rf|RAM~205feeder_combout ;
wire \rf|RAM~205_q ;
wire \rf|RAM~1009_combout ;
wire \rf|RAM~381feeder_combout ;
wire \rf|RAM~381_q ;
wire \rf|RAM~365feeder_combout ;
wire \rf|RAM~365_q ;
wire \rf|RAM~301_q ;
wire \rf|RAM~285feeder_combout ;
wire \rf|RAM~285_q ;
wire \rf|RAM~317_q ;
wire \rf|RAM~269feeder_combout ;
wire \rf|RAM~269_q ;
wire \rf|RAM~1528_combout ;
wire \rf|RAM~349feeder_combout ;
wire \rf|RAM~349_q ;
wire \rf|RAM~333feeder_combout ;
wire \rf|RAM~333_q ;
wire \rf|RAM~1013_combout ;
wire \rf|RAM~125_q ;
wire \rf|RAM~109feeder_combout ;
wire \rf|RAM~109_q ;
wire \rf|RAM~1608_combout ;
wire \rf|RAM~93_q ;
wire \rf|RAM~29_q ;
wire \rf|RAM~45_q ;
wire \rf|RAM~1633_combout ;
wire \rf|RAM~61_q ;
wire \rf|RAM~13_q ;
wire \rf|RAM~1520_combout ;
wire \rf|RAM~77_q ;
wire \rf|RAM~1005_combout ;
wire \rf|RAM~1021_combout ;
wire \rf|rd1[13]~13_combout ;
wire \alunit|Add4~50 ;
wire \alunit|Add4~53_sumout ;
wire \alunit|Add0~50 ;
wire \alunit|Add0~53_sumout ;
wire \alunit|Mux13~0_combout ;
wire \alunit|Mux13~1_combout ;
wire \alunit|Add1~50 ;
wire \alunit|Add1~53_sumout ;
wire \alunit|Mux13~4_combout ;
wire \alunit|Mux13~5_combout ;
wire \rf|RAM~413_q ;
wire \rf|RAM~1180_combout ;
wire \rf|RAM~643_combout ;
wire \rf|RAM~1172_combout ;
wire \rf|RAM~635_combout ;
wire \rf|RAM~1168_combout ;
wire \rf|RAM~631_combout ;
wire \rf|RAM~1176_combout ;
wire \rf|RAM~639_combout ;
wire \rf|RAM~647_combout ;
wire \alunit|Mux14~2_combout ;
wire \alunit|Mux14~3_combout ;
wire \rf|rd2[14]~13_combout ;
wire \rf|RAM~382_q ;
wire \rf|RAM~366_q ;
wire \rf|RAM~286feeder_combout ;
wire \rf|RAM~286_q ;
wire \rf|RAM~302_q ;
wire \rf|RAM~318_q ;
wire \rf|RAM~270_q ;
wire \rf|RAM~1544_combout ;
wire \rf|RAM~350_q ;
wire \rf|RAM~334_q ;
wire \rf|RAM~1030_combout ;
wire \rf|RAM~510_q ;
wire \rf|RAM~494_q ;
wire \rf|RAM~478_q ;
wire \rf|RAM~430feeder_combout ;
wire \rf|RAM~430_q ;
wire \rf|RAM~446_q ;
wire \rf|RAM~414_q ;
wire \rf|RAM~398_q ;
wire \rf|RAM~1548_combout ;
wire \rf|RAM~462_q ;
wire \rf|RAM~1034_combout ;
wire \rf|RAM~254_q ;
wire \rf|RAM~238_q ;
wire \rf|RAM~222_q ;
wire \rf|RAM~190_q ;
wire \rf|RAM~174_q ;
wire \rf|RAM~1632_combout ;
wire \rf|RAM~158_q ;
wire \rf|RAM~142feeder_combout ;
wire \rf|RAM~142_q ;
wire \rf|RAM~1540_combout ;
wire \rf|RAM~206_q ;
wire \rf|RAM~1026_combout ;
wire \rf|RAM~46_q ;
wire \rf|RAM~1631_combout ;
wire \rf|RAM~62_q ;
wire \rf|RAM~14feeder_combout ;
wire \rf|RAM~14_q ;
wire \rf|RAM~1536_combout ;
wire \rf|RAM~110_q ;
wire \rf|RAM~126_q ;
wire \rf|RAM~1607_combout ;
wire \rf|RAM~94_q ;
wire \rf|RAM~78feeder_combout ;
wire \rf|RAM~78_q ;
wire \rf|RAM~1022_combout ;
wire \rf|RAM~1038_combout ;
wire \rf|rd1[14]~14_combout ;
wire \alunit|Add0~54 ;
wire \alunit|Add0~57_sumout ;
wire \alunit|Add4~54 ;
wire \alunit|Add4~57_sumout ;
wire \alunit|Mux14~0_combout ;
wire \alunit|Mux14~1_combout ;
wire \alunit|Add1~54 ;
wire \alunit|Add1~57_sumout ;
wire \alunit|Mux14~4_combout ;
wire \alunit|Mux14~5_combout ;
wire \rf|RAM~30_q ;
wire \rf|RAM~1152_combout ;
wire \rf|RAM~614_combout ;
wire \rf|RAM~1156_combout ;
wire \rf|RAM~618_combout ;
wire \rf|RAM~1164_combout ;
wire \rf|RAM~626_combout ;
wire \rf|RAM~1160_combout ;
wire \rf|RAM~622_combout ;
wire \rf|RAM~630_combout ;
wire \rf|rd2[15]~14_combout ;
wire \rf|RAM~479_q ;
wire \rf|RAM~495feeder_combout ;
wire \rf|RAM~495_q ;
wire \rf|RAM~511_q ;
wire \rf|RAM~431_q ;
wire \rf|RAM~415_q ;
wire \rf|RAM~447feeder_combout ;
wire \rf|RAM~447_q ;
wire \rf|RAM~399feeder_combout ;
wire \rf|RAM~399_q ;
wire \rf|RAM~1564_combout ;
wire \rf|RAM~463_q ;
wire \rf|RAM~1051_combout ;
wire \rf|RAM~383_q ;
wire \rf|RAM~367_q ;
wire \rf|RAM~287feeder_combout ;
wire \rf|RAM~287_q ;
wire \rf|RAM~303_q ;
wire \rf|RAM~319_q ;
wire \rf|RAM~271_q ;
wire \rf|RAM~1560_combout ;
wire \rf|RAM~351_q ;
wire \rf|RAM~335feeder_combout ;
wire \rf|RAM~335_q ;
wire \rf|RAM~1047_combout ;
wire \rf|RAM~47_q ;
wire \rf|RAM~31_q ;
wire \rf|RAM~1629_combout ;
wire \rf|RAM~63_q ;
wire \rf|RAM~15_q ;
wire \rf|RAM~1552_combout ;
wire \rf|RAM~95_q ;
wire \rf|RAM~111feeder_combout ;
wire \rf|RAM~111_q ;
wire \rf|RAM~79_q ;
wire \rf|RAM~1039_combout ;
wire \rf|RAM~255_q ;
wire \rf|RAM~175_q ;
wire \rf|RAM~1630_combout ;
wire \rf|RAM~159_q ;
wire \rf|RAM~191_q ;
wire \rf|RAM~143_q ;
wire \rf|RAM~1556_combout ;
wire \rf|RAM~239feeder_combout ;
wire \rf|RAM~239_q ;
wire \rf|RAM~223feeder_combout ;
wire \rf|RAM~223_q ;
wire \rf|RAM~207_q ;
wire \rf|RAM~1043_combout ;
wire \rf|RAM~1055_combout ;
wire \rf|rd1[15]~15_combout ;
wire \alunit|Mux15~4_combout ;
wire \alunit|Mux15~2_combout ;
wire \alunit|Mux15~3_combout ;
wire \alunit|Add1~58 ;
wire \alunit|Add1~61_sumout ;
wire \alunit|Add4~58 ;
wire \alunit|Add4~61_sumout ;
wire \alunit|Add0~58 ;
wire \alunit|Add0~61_sumout ;
wire \alunit|Mux15~0_combout ;
wire \alunit|Mux15~1_combout ;
wire \alunit|Mux15~5_combout ;
wire \rf|RAM~1606_combout ;
wire \rf|RAM~127_q ;
wire \rf|RAM~1136_combout ;
wire \rf|RAM~597_combout ;
wire \rf|RAM~1140_combout ;
wire \rf|RAM~601_combout ;
wire \rf|RAM~1148_combout ;
wire \rf|RAM~609_combout ;
wire \rf|RAM~1144_combout ;
wire \rf|RAM~605_combout ;
wire \rf|RAM~613_combout ;
wire \alunit|always0~1_combout ;
wire \alunit|Mux1~0_combout ;
wire \alunit|Add1~9_sumout ;
wire \alunit|Mux1~1_combout ;
wire \alunit|Add4~9_sumout ;
wire \alunit|Add0~9_sumout ;
wire \alunit|Mux1~3_combout ;
wire \alunit|Mux1~2_combout ;
wire \alunit|Mux1~4_combout ;
wire \rf|RAM~466feeder_combout ;
wire \rf|RAM~466_q ;
wire \rf|RAM~1324_combout ;
wire \rf|RAM~796_combout ;
wire \rf|RAM~1316_combout ;
wire \rf|RAM~788_combout ;
wire \rf|RAM~1320_combout ;
wire \rf|RAM~792_combout ;
wire \rf|RAM~1312_combout ;
wire \rf|RAM~784_combout ;
wire \rf|RAM~800_combout ;
wire \alunit|Mux3~2_combout ;
wire \alunit|Mux3~3_combout ;
wire \alunit|Mux3~0_combout ;
wire \alunit|Add0~1_sumout ;
wire \alunit|Add4~1_sumout ;
wire \alunit|Mux3~1_combout ;
wire \alunit|Mux3~5_combout ;
wire \alunit|Selector1~0_combout ;
wire \alunit|Decoder0~0_combout ;
wire \alunit|Selector0~5_combout ;
wire \alunit|Selector0~0_combout ;
wire \alunit|always0~3_combout ;
wire \alunit|always0~7_combout ;
wire \alunit|always0~6_combout ;
wire \alunit|always0~5_combout ;
wire \alunit|always0~4_combout ;
wire \alunit|always0~8_combout ;
wire \alunit|Selector0~3_combout ;
wire \alunit|Selector0~4_combout ;
wire \alunit|LessThan1~7_combout ;
wire \alunit|LessThan1~2_combout ;
wire \alunit|LessThan1~8_combout ;
wire \alunit|LessThan1~9_combout ;
wire \alunit|LessThan1~6_combout ;
wire \alunit|Equal1~2_combout ;
wire \alunit|LessThan1~10_combout ;
wire \alunit|Equal1~1_combout ;
wire \alunit|LessThan1~3_combout ;
wire \alunit|LessThan1~4_combout ;
wire \alunit|Equal1~0_combout ;
wire \alunit|LessThan1~0_combout ;
wire \alunit|LessThan1~1_combout ;
wire \alunit|LessThan1~5_combout ;
wire \alunit|Selector0~1_combout ;
wire \alunit|Selector0~2_combout ;
wire \alunit|Selector0~6_combout ;
wire \alunit|C~combout ;
wire \alunit|Decoder0~1_combout ;
wire \alunit|L~combout ;
wire \alunit|Selector2~0_combout ;
wire \alunit|F~combout ;
wire \alunit|Equal1~3_combout ;
wire \alunit|Equal1~4_combout ;
wire \alunit|Equal1~5_combout ;
wire \alunit|Z~combout ;
wire \alunit|N~0_combout ;
wire \alunit|N~combout ;
wire [15:0] \alunit|result ;


// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \result[0]~output (
	.i(\alunit|result [0]),
=======
wire \vga|bit_gen|control|Add1~33_sumout ;
wire \vga|bit_gen|control|h_count~2_combout ;
wire \vga|bit_gen|control|Add1~34 ;
wire \vga|bit_gen|control|Add1~37_sumout ;
wire \vga|bit_gen|control|Add1~6 ;
wire \vga|bit_gen|control|Add1~17_sumout ;
wire \vga|bit_gen|control|Add1~18 ;
wire \vga|bit_gen|control|Add1~49_sumout ;
wire \vga|bit_gen|control|h_count~3_combout ;
wire \vga|bit_gen|control|Add1~50 ;
wire \vga|bit_gen|control|Add1~9_sumout ;
wire \vga|bit_gen|control|h_count~0_combout ;
wire \vga|bit_gen|control|Add1~10 ;
wire \vga|bit_gen|control|Add1~57_sumout ;
wire \vga|bit_gen|control|Add1~38 ;
wire \vga|bit_gen|control|Add1~41_sumout ;
wire \vga|bit_gen|control|Add1~42 ;
wire \vga|bit_gen|control|Add1~53_sumout ;
wire \vga|bit_gen|control|h_count~4_combout ;
wire \vga|bit_gen|sprite_f3|Equal1~1_combout ;
wire \vga|bit_gen|control|Add1~58 ;
wire \vga|bit_gen|control|Add1~45_sumout ;
wire \vga|bit_gen|control|Add1~46 ;
wire \vga|bit_gen|control|Add1~21_sumout ;
wire \vga|bit_gen|control|Add1~22 ;
wire \vga|bit_gen|control|Add1~25_sumout ;
wire \vga|bit_gen|control|Add1~26 ;
wire \vga|bit_gen|control|Add1~29_sumout ;
wire \vga|bit_gen|control|Add1~30 ;
wire \vga|bit_gen|control|Add1~61_sumout ;
wire \vga|bit_gen|sprite_f3|Equal1~0_combout ;
wire \vga|bit_gen|control|Equal0~0_combout ;
wire \vga|bit_gen|control|Equal0~1_combout ;
wire \vga|bit_gen|control|Add1~54 ;
wire \vga|bit_gen|control|Add1~13_sumout ;
wire \vga|bit_gen|control|h_count~1_combout ;
wire \vga|bit_gen|control|Add1~14 ;
wire \vga|bit_gen|control|Add1~1_sumout ;
wire \vga|bit_gen|control|Add1~2 ;
wire \vga|bit_gen|control|Add1~5_sumout ;
wire \vga|bit_gen|control|Equal2~0_combout ;
wire \vga|bit_gen|control|Equal2~1_combout ;
wire \vga|bit_gen|control|Equal2~2_combout ;
wire \vga|bit_gen|control|Equal3~0_combout ;
wire \vga|bit_gen|control|Equal2~3_combout ;
wire \vga|bit_gen|control|h_sync~0_combout ;
wire \vga|bit_gen|control|v_sync~0_combout ;
wire \vga|bit_gen|control|h_sync~q ;
wire \vga|bit_gen|vga_hsync~q ;
wire \vga|bit_gen|control|Add0~57_sumout ;
wire \vga|bit_gen|control|v_count~18_combout ;
wire \vga|bit_gen|control|Add0~58 ;
wire \vga|bit_gen|control|Add0~5_sumout ;
wire \vga|bit_gen|control|Add0~6 ;
wire \vga|bit_gen|control|Add0~1_sumout ;
wire \vga|bit_gen|control|v_count~0_combout ;
wire \vga|bit_gen|control|v_count[2]~feeder_combout ;
wire \vga|bit_gen|control|Add0~2 ;
wire \vga|bit_gen|control|Add0~25_sumout ;
wire \vga|bit_gen|control|v_count~10_combout ;
wire \vga|bit_gen|control|Add0~26 ;
wire \vga|bit_gen|control|Add0~45_sumout ;
wire \vga|bit_gen|control|v_count~15_combout ;
wire \vga|bit_gen|control|Add0~46 ;
wire \vga|bit_gen|control|Add0~9_sumout ;
wire \vga|bit_gen|control|v_count~6_combout ;
wire \vga|bit_gen|control|Add0~10 ;
wire \vga|bit_gen|control|Add0~21_sumout ;
wire \vga|bit_gen|control|v_count~9_combout ;
wire \vga|bit_gen|control|v_count[6]~feeder_combout ;
wire \vga|bit_gen|control|Add0~22 ;
wire \vga|bit_gen|control|Add0~13_sumout ;
wire \vga|bit_gen|control|v_count~7_combout ;
wire \vga|bit_gen|control|Add0~14 ;
wire \vga|bit_gen|control|Add0~17_sumout ;
wire \vga|bit_gen|control|v_count~8_combout ;
wire \vga|bit_gen|control|v_count[8]~feeder_combout ;
wire \vga|bit_gen|control|Add0~18 ;
wire \vga|bit_gen|control|Add0~61_sumout ;
wire \vga|bit_gen|control|v_count~19_combout ;
wire \vga|bit_gen|control|Add0~62 ;
wire \vga|bit_gen|control|Add0~49_sumout ;
wire \vga|bit_gen|control|v_count~16_combout ;
wire \vga|bit_gen|control|Add0~50 ;
wire \vga|bit_gen|control|Add0~53_sumout ;
wire \vga|bit_gen|control|v_count~17_combout ;
wire \vga|bit_gen|control|Add0~54 ;
wire \vga|bit_gen|control|Add0~29_sumout ;
wire \vga|bit_gen|control|v_count~11_combout ;
wire \vga|bit_gen|control|Add0~30 ;
wire \vga|bit_gen|control|Add0~33_sumout ;
wire \vga|bit_gen|control|v_count~12_combout ;
wire \vga|bit_gen|control|Add0~34 ;
wire \vga|bit_gen|control|Add0~37_sumout ;
wire \vga|bit_gen|control|v_count~13_combout ;
wire \vga|bit_gen|control|Add0~38 ;
wire \vga|bit_gen|control|Add0~41_sumout ;
wire \vga|bit_gen|control|v_count~14_combout ;
wire \vga|bit_gen|control|v_count~2_combout ;
wire \vga|bit_gen|control|v_count~1_combout ;
wire \vga|bit_gen|control|v_count~3_combout ;
wire \vga|bit_gen|control|v_count~4_combout ;
wire \vga|bit_gen|control|v_count~5_combout ;
wire \vga|bit_gen|control|Equal5~0_combout ;
wire \vga|bit_gen|control|Equal5~1_combout ;
wire \vga|bit_gen|control|Equal6~0_combout ;
wire \vga|bit_gen|control|Equal5~2_combout ;
wire \vga|bit_gen|control|Equal5~3_combout ;
wire \vga|bit_gen|control|v_sync~1_combout ;
wire \vga|bit_gen|control|v_sync~q ;
wire \vga|bit_gen|vga_vsync~q ;
wire \vga|bit_gen|control|line~0_combout ;
wire \vga|bit_gen|control|line~q ;
wire \vga|bit_gen|control|frame~0_combout ;
wire \vga|bit_gen|control|frame~q ;
wire \vga|bit_gen|control|bright~combout ;
wire \vga|bit_gen|sprite_f3|Equal1~2_combout ;
wire \vga|bit_gen|sprite_f2|cnt_x~4_combout ;
wire \vga|bit_gen|sprite_f3|state~24_combout ;
wire \vga|bit_gen|sprite_f2|state.REG_POS~q ;
wire \vga|bit_gen|sprite_f2|state~23_combout ;
wire \vga|bit_gen|sprite_f2|state.ACTIVE~q ;
wire \new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ;
wire \~GND~combout ;
wire \vga_counter_i|counter~0_combout ;
wire \vga_counter_i|counter~1_combout ;
wire \vga_counter_i|counter~2_combout ;
wire \mux8_i|Mux13~0_combout ;
wire \mux8_i|Mux3~0_combout ;
wire \vga_counter_i|counter[2]~_wirecell_combout ;
wire \mux8_i|Mux3~1_combout ;
wire \mux8_i|Mux13~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout ;
wire \cpu|cont|Decoder1~5_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ;
wire \cpu|cont|Decoder1~3_combout ;
wire \cpu|cont|Selector8~0_combout ;
wire \cpu|cont|Selector6~0_combout ;
wire \cpu|cont|previous_state~3_combout ;
wire \cpu|cont|previous_state~0_combout ;
wire \cpu|cont|Selector4~2_combout ;
wire \cpu|cont|previous_state~1_combout ;
wire \cpu|cont|previous_state~2_combout ;
wire \cpu|cont|Selector11~1_combout ;
wire \cpu|cont|Selector11~2_combout ;
wire \cpu|cont|Selector8~1_combout ;
wire \cpu|dp|alu_rf_i|Equal0~0_combout ;
wire \cpu|cont|Selector12~0_combout ;
wire \cpu|cont|Decoder1~2_combout ;
wire \cpu|cont|Selector9~0_combout ;
wire \cpu|cont|Selector9~5_combout ;
wire \cpu|cont|Selector11~3_combout ;
wire \cpu|cont|Decoder1~0_combout ;
wire \cpu|cont|Selector4~1_combout ;
wire \cpu|cont|Selector11~0_combout ;
wire \cpu|cont|Selector9~1_combout ;
wire \cpu|cont|Selector9~4_combout ;
wire \cpu|cont|Selector9~6_combout ;
wire \cpu|cont|Selector9~7_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout ;
wire \cpu|dp|pc_counter_i|Add0~13_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux15~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout ;
wire \cpu|cont|Decoder1~4_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout ;
wire \cpu|cont|Selector13~0_combout ;
wire \cpu|cont|Selector7~0_combout ;
wire \cpu|cont|Selector10~3_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~10_combout ;
wire \cpu|cont|Selector10~2_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~13_combout ;
wire \cpu|cont|Selector8~2_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~12_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~54_combout ;
wire \cpu|dp|alu_rf_i|alu_out~87_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~22_combout ;
wire \cpu|cont|WideOr7~1_combout ;
wire \cpu|cont|Selector4~0_combout ;
wire \cpu|cont|WideOr7~0_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[4]~9_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout ;
wire \cpu|cont|Selector6~1_combout ;
wire \cpu|cont|Selector6~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ;
wire \cpu|cont|pc_src[0]~1_combout ;
wire \cpu|cont|Decoder1~1_combout ;
wire \cpu|cont|pc_src[0]~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder_combout ;
wire \cpu|cont|Selector6~3_combout ;
wire \cpu|cont|Selector9~2_combout ;
wire \cpu|cont|Selector10~0_combout ;
wire \cpu|cont|Selector9~3_combout ;
wire \cpu|cont|Selector10~1_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~18_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~56_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~57_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~51_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~55_combout ;
wire \cpu|dp|alu_rf_i|alu_out~58_combout ;
wire \cpu|dp|alu_rf_i|alu_out[11]~16_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~50_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout ;
wire \cpu|dp|alu_rf_i|alu_out[11]~118_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout ;
wire \cpu|dp|data_to_mem_store[2]~9_combout ;
wire \cpu|dp|mem_address[0]~5_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~24_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15 ;
wire \cpu|dp|reg_B_flopr|q~0_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~20_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[4]~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14 ;
wire \cpu|dp|reg_B_flopr|q~1_combout ;
wire \cpu|dp|alu_rf_i|always0~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8 ;
wire \cpu|dp|reg_B_flopr|q~11_combout ;
wire \cpu|dp|alu_rf_i|always0~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5 ;
wire \cpu|dp|reg_B_flopr|q~8_combout ;
wire \cpu|dp|alu_rf_i|always0~2_combout ;
wire \cpu|dp|alu_rf_i|always0~8_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~19_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~27_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~26_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[15]~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15 ;
wire \cpu|dp|reg_A_flopr|q~5_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[15]~14_combout ;
wire \cpu|dp|alu_rf_i|alu_out~28_combout ;
wire \cpu|dp|alu_rf_i|Selector15~0_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~14_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~15_combout ;
wire \cpu|dp|alu_rf_i|alu_out~29_combout ;
wire \cpu|dp|alu_rf_i|alu_out~30_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[14]~13_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[13]~14_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13 ;
wire \cpu|dp|reg_A_flopr|q~3_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[12]~11_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12 ;
wire \cpu|dp|reg_A_flopr|q~4_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[11]~10_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[9]~9_combout ;
wire \cpu|dp|pc_counter_i|Add0~38 ;
wire \cpu|dp|pc_counter_i|Add0~41_sumout ;
wire \cpu|dp|pc_flopenr|q~11_combout ;
wire \cpu|dp|pc_flopenr|q[4]~1_combout ;
wire \cpu|dp|pc_counter_i|Add0~42 ;
wire \cpu|dp|pc_counter_i|Add0~45_sumout ;
wire \cpu|dp|pc_flopenr|q~12_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[8]~15_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[6]~7_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[5]~6_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[3]~5_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[1]~1_combout ;
wire \cpu|dp|pc_counter_i|Add0~14 ;
wire \cpu|dp|pc_counter_i|Add0~17_sumout ;
wire \cpu|dp|pc_flopenr|q~5_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[0]~3_combout ;
wire \cpu|dp|alu_rf_i|Add0~66_cout ;
wire \cpu|dp|alu_rf_i|Add0~14 ;
wire \cpu|dp|alu_rf_i|Add0~18 ;
wire \cpu|dp|alu_rf_i|Add0~22 ;
wire \cpu|dp|alu_rf_i|Add0~26 ;
wire \cpu|dp|alu_rf_i|Add0~30 ;
wire \cpu|dp|alu_rf_i|Add0~34 ;
wire \cpu|dp|alu_rf_i|Add0~38 ;
wire \cpu|dp|alu_rf_i|Add0~42 ;
wire \cpu|dp|alu_rf_i|Add0~46 ;
wire \cpu|dp|alu_rf_i|Add0~50 ;
wire \cpu|dp|alu_rf_i|Add0~54 ;
wire \cpu|dp|alu_rf_i|Add0~58 ;
wire \cpu|dp|alu_rf_i|Add0~62 ;
wire \cpu|dp|alu_rf_i|Add0~10 ;
wire \cpu|dp|alu_rf_i|Add0~6 ;
wire \cpu|dp|alu_rf_i|Add0~1_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~21_combout ;
wire \cpu|dp|alu_rf_i|alu_out~23_combout ;
wire \cpu|dp|alu_rf_i|Add3~26 ;
wire \cpu|dp|alu_rf_i|Add3~30 ;
wire \cpu|dp|alu_rf_i|Add3~34 ;
wire \cpu|dp|alu_rf_i|Add3~38 ;
wire \cpu|dp|alu_rf_i|Add3~42 ;
wire \cpu|dp|alu_rf_i|Add3~46 ;
wire \cpu|dp|alu_rf_i|Add3~50 ;
wire \cpu|dp|alu_rf_i|Add3~54 ;
wire \cpu|dp|alu_rf_i|Add3~58 ;
wire \cpu|dp|alu_rf_i|Add3~62 ;
wire \cpu|dp|alu_rf_i|Add3~6 ;
wire \cpu|dp|alu_rf_i|Add3~10 ;
wire \cpu|dp|alu_rf_i|Add3~14 ;
wire \cpu|dp|alu_rf_i|Add3~18 ;
wire \cpu|dp|alu_rf_i|Add3~22 ;
wire \cpu|dp|alu_rf_i|Add3~1_sumout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~32_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[7]~12_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[6]~11_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[5]~10_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~0_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[13]~5_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[12]~4_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[14]~6_combout ;
wire \cpu|dp|alu_rf_i|alu_out~33_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[1]~13_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[3]~8_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[2]~7_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~2_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[8]~0_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[11]~3_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[9]~1_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[10]~2_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~1_combout ;
wire \cpu|dp|alu_rf_i|alu_out~34_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~31_combout ;
wire \cpu|dp|alu_rf_i|Add5~78 ;
wire \cpu|dp|alu_rf_i|Add5~82 ;
wire \cpu|dp|alu_rf_i|Add5~86 ;
wire \cpu|dp|alu_rf_i|Add5~90 ;
wire \cpu|dp|alu_rf_i|Add5~94 ;
wire \cpu|dp|alu_rf_i|Add5~74 ;
wire \cpu|dp|alu_rf_i|Add5~70 ;
wire \cpu|dp|alu_rf_i|Add5~65_sumout ;
wire \cpu|dp|alu_rf_i|Add5~69_sumout ;
wire \cpu|dp|alu_rf_i|Add5~73_sumout ;
wire \cpu|dp|alu_rf_i|Add5~93_sumout ;
wire \cpu|dp|alu_rf_i|Add5~89_sumout ;
wire \cpu|dp|alu_rf_i|Add5~85_sumout ;
wire \cpu|dp|alu_rf_i|Add5~81_sumout ;
wire \cpu|dp|alu_rf_i|Add5~77_sumout ;
wire \cpu|dp|alu_rf_i|Add5~14 ;
wire \cpu|dp|alu_rf_i|Add5~18 ;
wire \cpu|dp|alu_rf_i|Add5~22 ;
wire \cpu|dp|alu_rf_i|Add5~26 ;
wire \cpu|dp|alu_rf_i|Add5~30 ;
wire \cpu|dp|alu_rf_i|Add5~34 ;
wire \cpu|dp|alu_rf_i|Add5~38 ;
wire \cpu|dp|alu_rf_i|Add5~42 ;
wire \cpu|dp|alu_rf_i|Add5~46 ;
wire \cpu|dp|alu_rf_i|Add5~50 ;
wire \cpu|dp|alu_rf_i|Add5~54 ;
wire \cpu|dp|alu_rf_i|Add5~58 ;
wire \cpu|dp|alu_rf_i|Add5~62 ;
wire \cpu|dp|alu_rf_i|Add5~10 ;
wire \cpu|dp|alu_rf_i|Add5~6 ;
wire \cpu|dp|alu_rf_i|Add5~1_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~135_combout ;
wire \cpu|dp|alu_rf_i|alu_out~136_combout ;
wire \cpu|dp|alu_rf_i|alu_out~35_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~36_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~37_combout ;
wire \cpu|dp|pc_flopenr|q~0_combout ;
wire \cpu|dp|pc_counter_i|Add0~46 ;
wire \cpu|dp|pc_counter_i|Add0~50 ;
wire \cpu|dp|pc_counter_i|Add0~54 ;
wire \cpu|dp|pc_counter_i|Add0~58 ;
wire \cpu|dp|pc_counter_i|Add0~62 ;
wire \cpu|dp|pc_counter_i|Add0~10 ;
wire \cpu|dp|pc_counter_i|Add0~6 ;
wire \cpu|dp|pc_counter_i|Add0~1_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux0~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux0~1_combout ;
wire \cpu|dp|data_to_mem_store[15]~5_combout ;
wire \cpu|dp|mem_address[2]~7_combout ;
wire \cpu|dp|mem_address[3]~8_combout ;
wire \cpu|dp|mem_address[4]~9_combout ;
wire \cpu|dp|mem_address[5]~10_combout ;
wire \cpu|dp|mem_address[6]~11_combout ;
wire \cpu|dp|mem_address[7]~12_combout ;
wire \cpu|dp|mem_address[8]~13_combout ;
wire \cpu|dp|mem_address[9]~14_combout ;
wire \cpu|dp|mem_address[10]~15_combout ;
wire \cpu|dp|mem_address[11]~16_combout ;
wire \cpu|dp|mem_address[12]~17_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux0~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7 ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout ;
wire \cpu|dp|reg_B_flopr|q~10_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[7]~8_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~17_combout ;
wire \cpu|dp|alu_rf_i|alu_out~25_combout ;
wire \cpu|dp|alu_rf_i|alu_out~39_combout ;
wire \cpu|dp|alu_rf_i|alu_out~40_combout ;
wire \cpu|dp|alu_rf_i|Add0~5_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~38_combout ;
wire \cpu|dp|alu_rf_i|Add3~21_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~41_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~4_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~5_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~3_combout ;
wire \cpu|dp|alu_rf_i|alu_out~42_combout ;
wire \cpu|dp|alu_rf_i|Add5~5_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~137_combout ;
wire \cpu|dp|alu_rf_i|alu_out~138_combout ;
wire \cpu|dp|alu_rf_i|alu_out~43_combout ;
wire \cpu|dp|pc_flopenr|q~2_combout ;
wire \cpu|dp|pc_counter_i|Add0~5_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux1~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux1~1_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux1~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13 ;
wire \cpu|dp|reg_B_flopr|q~2_combout ;
wire \cpu|dp|alu_rf_i|alu_out~45_combout ;
wire \cpu|dp|alu_rf_i|alu_out~46_combout ;
wire \cpu|dp|alu_rf_i|Add0~9_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~44_combout ;
wire \cpu|dp|alu_rf_i|Add3~17_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~47_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~7_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~6_combout ;
wire \cpu|dp|alu_rf_i|alu_out~48_combout ;
wire \cpu|dp|alu_rf_i|Add5~9_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~139_combout ;
wire \cpu|dp|alu_rf_i|alu_out~140_combout ;
wire \cpu|dp|alu_rf_i|alu_out~49_combout ;
wire \cpu|dp|pc_flopenr|q~3_combout ;
wire \cpu|dp|pc_counter_i|Add0~9_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux2~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux2~1_combout ;
wire \cpu|dp|data_to_mem_store[13]~3_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux2~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12 ;
wire \cpu|dp|reg_B_flopr|q~15_combout ;
wire \cpu|dp|alu_rf_i|Add3~13_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~132_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~128_combout ;
wire \cpu|dp|alu_rf_i|Add5~61_sumout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~9_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~11_combout ;
wire \cpu|dp|alu_rf_i|alu_out~131_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~10_combout ;
wire \cpu|dp|alu_rf_i|alu_out~134_combout ;
wire \cpu|dp|alu_rf_i|alu_out~150_combout ;
wire \cpu|dp|alu_rf_i|alu_out~130_combout ;
wire \cpu|dp|alu_rf_i|Add0~61_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~129_combout ;
wire \cpu|dp|alu_rf_i|alu_out~133_combout ;
wire \cpu|dp|pc_flopenr|q~16_combout ;
wire \cpu|dp|pc_counter_i|Add0~61_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux3~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux3~1_combout ;
wire \cpu|dp|data_to_mem_store[12]~4_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux3~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1 ;
wire \cpu|dp|reg_B_flopr|q~4_combout ;
wire \cpu|dp|mem_address[1]~6_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10 ;
wire \cpu|dp|reg_B_flopr|q~13_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[10]~12_combout ;
wire \cpu|dp|alu_rf_i|Add3~5_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~123_combout ;
wire \cpu|dp|alu_rf_i|alu_out[15]~117_combout ;
wire \cpu|dp|alu_rf_i|alu_out[11]~121_combout ;
wire \cpu|dp|alu_rf_i|Add5~53_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~116_combout ;
wire \cpu|dp|alu_rf_i|alu_out[11]~110_combout ;
wire \cpu|dp|alu_rf_i|alu_out~111_combout ;
wire \cpu|dp|alu_rf_i|alu_out[11]~113_combout ;
wire \cpu|dp|alu_rf_i|alu_out~144_combout ;
wire \cpu|dp|alu_rf_i|alu_out[11]~112_combout ;
wire \cpu|dp|alu_rf_i|alu_out~145_combout ;
wire \cpu|dp|alu_rf_i|Add0~53_sumout ;
wire \cpu|dp|alu_rf_i|alu_out[11]~114_combout ;
wire \cpu|dp|alu_rf_i|alu_out~146_combout ;
wire \cpu|dp|alu_rf_i|alu_out~122_combout ;
wire \cpu|dp|alu_rf_i|alu_out~124_combout ;
wire \cpu|dp|pc_flopenr|q~14_combout ;
wire \cpu|dp|pc_counter_i|Add0~53_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux5~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux5~1_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux5~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu|dp|reg_A_flopr|q~9_combout ;
wire \cpu|dp|alu_rf_i|Add5~21_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~67_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~63_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~64_combout ;
wire \cpu|dp|alu_rf_i|Add3~33_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~70_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~61_combout ;
wire \cpu|dp|alu_rf_i|alu_out~62_combout ;
wire \cpu|dp|alu_rf_i|alu_out~69_combout ;
wire \cpu|dp|alu_rf_i|Add0~21_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~68_combout ;
wire \cpu|dp|alu_rf_i|alu_out~71_combout ;
wire \cpu|dp|pc_flopenr|q~6_combout ;
wire \cpu|dp|pc_counter_i|Add0~18 ;
wire \cpu|dp|pc_counter_i|Add0~21_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux13~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux13~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux13~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2 ;
wire \cpu|dp|reg_B_flopr|q~5_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[2]~4_combout ;
wire \cpu|dp|alu_rf_i|always0~3_combout ;
wire \cpu|dp|alu_rf_i|Add5~17_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~52_combout ;
wire \cpu|dp|alu_rf_i|alu_out~60_combout ;
wire \cpu|dp|alu_rf_i|Add3~29_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~65_combout ;
wire \cpu|dp|alu_rf_i|Add0~17_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~53_combout ;
wire \cpu|dp|alu_rf_i|alu_out~66_combout ;
wire \cpu|dp|reg_write_src_mux|Mux14~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux14~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux14~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu|dp|reg_A_flopr|q~0_combout ;
wire \cpu|dp|data_to_mem_store[1]~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11 ;
wire \cpu|dp|reg_B_flopr|q~14_combout ;
wire \cpu|dp|alu_rf_i|Add5~57_sumout ;
wire \cpu|dp|alu_rf_i|Add3~9_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~126_combout ;
wire \cpu|dp|alu_rf_i|alu_out~148_combout ;
wire \cpu|dp|alu_rf_i|alu_out~147_combout ;
wire \cpu|dp|alu_rf_i|Add0~57_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~149_combout ;
wire \cpu|dp|alu_rf_i|alu_out~125_combout ;
wire \cpu|dp|alu_rf_i|alu_out~127_combout ;
wire \cpu|dp|pc_flopenr|q~15_combout ;
wire \cpu|dp|pc_counter_i|Add0~57_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux4~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux4~1_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux4~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11 ;
wire \cpu|dp|reg_A_flopr|q~6_combout ;
wire \cpu|dp|data_to_mem_store[11]~6_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9 ;
wire \cpu|dp|reg_B_flopr|q~12_combout ;
wire \cpu|dp|alu_rf_i|Add5~49_sumout ;
wire \cpu|dp|alu_rf_i|Add3~61_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~119_combout ;
wire \cpu|dp|alu_rf_i|alu_out~141_combout ;
wire \cpu|dp|alu_rf_i|alu_out~142_combout ;
wire \cpu|dp|alu_rf_i|alu_out~143_combout ;
wire \cpu|dp|alu_rf_i|Add0~49_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~115_combout ;
wire \cpu|dp|alu_rf_i|alu_out~120_combout ;
wire \cpu|dp|pc_flopenr|q~13_combout ;
wire \cpu|dp|pc_counter_i|Add0~49_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux6~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux6~1_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux6~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9 ;
wire \cpu|dp|reg_A_flopr|q~14_combout ;
wire \cpu|dp|data_to_mem_store[9]~14_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6 ;
wire \cpu|dp|reg_B_flopr|q~9_combout ;
wire \cpu|dp|alu_rf_i|alu_out~8_combout ;
wire \cpu|dp|alu_rf_i|alu_out~9_combout ;
wire \cpu|dp|alu_rf_i|alu_out~7_combout ;
wire \cpu|dp|alu_rf_i|Equal1~1_combout ;
wire \cpu|dp|alu_rf_i|alu_out~6_combout ;
wire \cpu|dp|alu_rf_i|alu_out~5_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~1_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~2_combout ;
wire \cpu|dp|alu_rf_i|alu_out~0_combout ;
wire \cpu|dp|alu_rf_i|alu_out~2_combout ;
wire \cpu|dp|alu_rf_i|alu_out~1_combout ;
wire \cpu|dp|alu_rf_i|alu_out~3_combout ;
wire \cpu|dp|alu_rf_i|alu_out~4_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~0_combout ;
wire \cpu|dp|alu_rf_i|Equal1~0_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~3_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~4_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~5_combout ;
wire \cpu|dp|alu_rf_i|Decoder0~0_combout ;
wire \cpu|dp|alu_rf_i|Decoder0~1_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~9_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~7_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~8_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~6_combout ;
wire \cpu|dp|alu_rf_i|Equal1~4_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~10_combout ;
wire \cpu|dp|alu_rf_i|n_flag~0_combout ;
wire \cpu|dp|alu_rf_i|n_flag~q ;
wire \cpu|dp|alu_rf_i|Equal1~2_combout ;
wire \cpu|dp|alu_rf_i|Equal1~3_combout ;
wire \cpu|dp|alu_rf_i|z_flag~0_combout ;
wire \cpu|dp|alu_rf_i|z_flag~q ;
wire \cpu|cont|Mux0~3_combout ;
wire \cpu|dp|alu_rf_i|Selector7~0_combout ;
wire \cpu|dp|alu_rf_i|Equal0~1_combout ;
wire \cpu|dp|alu_rf_i|c_flag~5_combout ;
wire \cpu|dp|alu_rf_i|c_flag~0_combout ;
wire \cpu|dp|alu_rf_i|c_flag~4_combout ;
wire \cpu|dp|alu_rf_i|Add3~25_sumout ;
wire \cpu|dp|alu_rf_i|always0~5_combout ;
wire \cpu|dp|alu_rf_i|always0~4_combout ;
wire \cpu|dp|alu_rf_i|always0~6_combout ;
wire \cpu|dp|alu_rf_i|always0~7_combout ;
wire \cpu|dp|alu_rf_i|Add3~37_sumout ;
wire \cpu|dp|alu_rf_i|c_flag~1_combout ;
wire \cpu|dp|alu_rf_i|c_flag~2_combout ;
wire \cpu|dp|alu_rf_i|Add3~49_sumout ;
wire \cpu|dp|alu_rf_i|Add3~41_sumout ;
wire \cpu|dp|alu_rf_i|Add3~45_sumout ;
wire \cpu|dp|alu_rf_i|Add3~53_sumout ;
wire \cpu|dp|alu_rf_i|Add3~57_sumout ;
wire \cpu|dp|alu_rf_i|c_flag~3_combout ;
wire \cpu|dp|alu_rf_i|c_flag~6_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~11_combout ;
wire \cpu|dp|alu_rf_i|f_flag~0_combout ;
wire \cpu|dp|alu_rf_i|f_flag~1_combout ;
wire \cpu|dp|alu_rf_i|c_flag~q ;
wire \cpu|cont|Mux0~0_combout ;
wire \cpu|dp|alu_rf_i|l_flag~0_combout ;
wire \cpu|dp|alu_rf_i|l_flag~q ;
wire \cpu|dp|alu_rf_i|f_flag~2_combout ;
wire \cpu|dp|alu_rf_i|f_flag~q ;
wire \cpu|cont|Mux0~2_combout ;
wire \cpu|cont|Mux0~1_combout ;
wire \cpu|cont|Mux0~4_combout ;
wire \cpu|cont|pc_src[1]~0_combout ;
wire \cpu|dp|pc_counter_i|Add0~22 ;
wire \cpu|dp|pc_counter_i|Add0~26 ;
wire \cpu|dp|pc_counter_i|Add0~30 ;
wire \cpu|dp|pc_counter_i|Add0~33_sumout ;
wire \cpu|dp|pc_flopenr|q~9_combout ;
wire \cpu|dp|pc_counter_i|Add0~34 ;
wire \cpu|dp|pc_counter_i|Add0~37_sumout ;
wire \cpu|dp|pc_flopenr|q~10_combout ;
wire \cpu|dp|alu_rf_i|Add0~37_sumout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~77_combout ;
wire \cpu|dp|alu_rf_i|alu_out~78_combout ;
wire \cpu|dp|alu_rf_i|alu_out~100_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~81_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~80_combout ;
wire \cpu|dp|alu_rf_i|alu_out~101_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~85_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~83_combout ;
wire \cpu|dp|alu_rf_i|always0~9_combout ;
wire \cpu|dp|alu_rf_i|always0~10_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~84_combout ;
wire \cpu|dp|alu_rf_i|alu_out~86_combout ;
wire \cpu|dp|alu_rf_i|alu_out~102_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~90_combout ;
wire \cpu|dp|alu_rf_i|alu_out[1]~89_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~91_combout ;
wire \cpu|dp|alu_rf_i|Add5~37_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~99_combout ;
wire \cpu|dp|alu_rf_i|alu_out~103_combout ;
wire \cpu|dp|reg_write_src_mux|Mux9~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux9~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux9~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu|dp|reg_A_flopr|q~11_combout ;
wire \cpu|dp|data_to_mem_store[6]~11_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ;
wire \cpu|cont|Selector13~1_combout ;
wire \cpu|cont|Selector13~2_combout ;
wire \cpu|cont|Selector13~3_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3 ;
wire \cpu|dp|reg_B_flopr|q~6_combout ;
wire \cpu|dp|alu_rf_i|Add5~25_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~72_combout ;
wire \cpu|dp|alu_rf_i|alu_out~75_combout ;
wire \cpu|dp|alu_rf_i|Add0~25_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~73_combout ;
wire \cpu|dp|alu_rf_i|alu_out~74_combout ;
wire \cpu|dp|alu_rf_i|alu_out~76_combout ;
wire \cpu|dp|pc_flopenr|q~7_combout ;
wire \cpu|dp|pc_counter_i|Add0~25_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux12~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux12~1_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux12~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu|dp|reg_A_flopr|q~8_combout ;
wire \cpu|dp|data_to_mem_store[3]~8_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ;
wire \cpu|dp|reg_file|RAM~0_combout ;
wire \cpu|dp|reg_file|RAM~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4 ;
wire \cpu|dp|reg_B_flopr|q~7_combout ;
wire \cpu|dp|alu_rf_i|Add0~29_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~79_combout ;
wire \cpu|dp|alu_rf_i|alu_out~88_combout ;
wire \cpu|dp|alu_rf_i|alu_out~82_combout ;
wire \cpu|dp|alu_rf_i|Add5~29_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~92_combout ;
wire \cpu|dp|alu_rf_i|alu_out~93_combout ;
wire \cpu|dp|pc_flopenr|q~8_combout ;
wire \cpu|dp|pc_counter_i|Add0~29_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux11~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux11~1_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux11~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu|dp|reg_A_flopr|q~7_combout ;
wire \cpu|dp|data_to_mem_store[4]~7_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ;
wire \cpu|cont|Selector12~1_combout ;
wire \cpu|cont|Selector12~2_combout ;
wire \cpu|dp|alu_rf_i|Selector15~4_combout ;
wire \cpu|dp|alu_rf_i|Selector15~2_combout ;
wire \cpu|dp|alu_rf_i|Add0~13_sumout ;
wire \cpu|dp|alu_rf_i|Selector15~3_combout ;
wire \cpu|dp|alu_rf_i|Selector15~8_combout ;
wire \cpu|dp|alu_rf_i|Selector15~6_combout ;
wire \cpu|dp|alu_rf_i|Selector15~5_combout ;
wire \cpu|dp|alu_rf_i|Add5~13_sumout ;
wire \cpu|dp|alu_rf_i|Selector15~7_combout ;
wire \cpu|dp|alu_rf_i|Selector15~9_combout ;
wire \cpu|dp|alu_rf_i|Selector15~1_combout ;
wire \cpu|dp|alu_rf_i|Selector15~10_combout ;
wire \cpu|dp|reg_write_src_mux|Mux15~1_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux15~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|dp|reg_A_flopr|q~1_combout ;
wire \cpu|dp|data_to_mem_store[0]~1_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder_combout ;
wire \cpu|dp|reg_file|WideOr1~combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|dp|reg_B_flopr|q~3_combout ;
wire \cpu|dp|pc_flopenr|q~4_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[0]~15_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~8_combout ;
wire \cpu|dp|alu_rf_i|alu_out~96_combout ;
wire \cpu|dp|alu_rf_i|alu_out~95_combout ;
wire \cpu|dp|alu_rf_i|Add0~33_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~94_combout ;
wire \cpu|dp|alu_rf_i|Add5~33_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~97_combout ;
wire \cpu|dp|alu_rf_i|alu_out~98_combout ;
wire \cpu|dp|reg_write_src_mux|Mux10~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux10~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux10~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu|dp|reg_A_flopr|q~12_combout ;
wire \cpu|dp|data_to_mem_store[5]~12_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ;
wire \cpu|cont|Selector11~4_combout ;
wire \cpu|cont|Selector11~5_combout ;
wire \cpu|dp|alu_rf_i|alu_out~59_combout ;
wire \cpu|dp|alu_rf_i|alu_out~106_combout ;
wire \cpu|dp|alu_rf_i|alu_out~107_combout ;
wire \cpu|dp|alu_rf_i|Add0~41_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~105_combout ;
wire \cpu|dp|alu_rf_i|Add5~41_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~104_combout ;
wire \cpu|dp|alu_rf_i|alu_out~108_combout ;
wire \cpu|dp|reg_write_src_mux|Mux8~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux8~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux8~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu|dp|reg_A_flopr|q~10_combout ;
wire \cpu|dp|data_to_mem_store[7]~10_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ;
wire \cpu|cont|Selector9~8_combout ;
wire \cpu|dp|alu_rf_i|alu_out~109_combout ;
wire \cpu|dp|alu_rf_i|Selector7~7_combout ;
wire \cpu|dp|alu_rf_i|Selector7~1_combout ;
wire \cpu|dp|alu_rf_i|Selector7~2_combout ;
wire \cpu|dp|alu_rf_i|Add0~45_sumout ;
wire \cpu|dp|alu_rf_i|Selector7~3_combout ;
wire \cpu|dp|alu_rf_i|Add5~45_sumout ;
wire \cpu|dp|alu_rf_i|Selector7~4_combout ;
wire \cpu|dp|alu_rf_i|Selector7~5_combout ;
wire \cpu|dp|alu_rf_i|Selector7~6_combout ;
wire \cpu|dp|alu_rf_i|Selector7~8_combout ;
wire \cpu|dp|reg_write_src_mux|Mux7~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux7~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux7~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8 ;
wire \cpu|dp|reg_A_flopr|q~15_combout ;
wire \cpu|dp|data_to_mem_store[8]~15_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ;
wire \cpu|dp|reg_file|WideOr0~combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10 ;
wire \cpu|dp|reg_A_flopr|q~13_combout ;
wire \cpu|dp|data_to_mem_store[10]~13_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder_combout ;
wire \cpu|dp|reg_file|RAM~2_combout ;
wire \cpu|dp|reg_file|RAM~3_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14 ;
wire \cpu|dp|reg_A_flopr|q~2_combout ;
wire \cpu|dp|data_to_mem_store[14]~2_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0_combout ;
wire \cpu|cont|state~0_combout ;
wire \cpu|cont|state~1_combout ;
wire \cpu|cont|state~2_combout ;
wire \cpu|cont|state~8_combout ;
wire \cpu|cont|state~9_combout ;
wire \cpu|dp|mem_address~1_combout ;
wire \cpu|dp|mem_address[14]~3_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout ;
wire \cpu|cont|state~3_combout ;
wire \cpu|cont|next_state[7]~0_combout ;
wire \cpu|dp|mem_address~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0_combout ;
wire \cpu|cont|state~4_combout ;
wire \cpu|dp|mem_address[13]~4_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0_combout ;
wire \cpu|cont|Selector0~1_combout ;
wire \cpu|cont|Selector0~0_combout ;
wire \cpu|cont|Selector0~2_combout ;
wire \cpu|cont|state~6_combout ;
wire \cpu|cont|state~5_combout ;
wire \cpu|cont|state~7_combout ;
wire \cpu|dp|mem_address[15]~2_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \vga|bit_gen|Decoder0~5_combout ;
wire \vga|bit_gen|sprite_f|spry_r[15]~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \vga|bit_gen|p1y[4]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \vga|bit_gen|p1y[3]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \vga|bit_gen|p1y[2]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|spry_r[2]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \vga|bit_gen|p1y[1]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|spry_r[1]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \vga|bit_gen|p1y[0]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|Add0~10_cout ;
wire \vga|bit_gen|sprite_f2|Add0~11 ;
wire \vga|bit_gen|sprite_f2|Add0~6_cout ;
wire \vga|bit_gen|sprite_f2|Add0~7 ;
wire \vga|bit_gen|sprite_f2|Add0~2_cout ;
wire \vga|bit_gen|sprite_f2|Add0~3 ;
wire \vga|bit_gen|sprite_f2|spr_diff[0]~42 ;
wire \vga|bit_gen|sprite_f2|spr_diff[0]~43 ;
wire \vga|bit_gen|sprite_f2|spr_diff[1]~50 ;
wire \vga|bit_gen|sprite_f2|spr_diff[1]~51 ;
wire \vga|bit_gen|sprite_f2|spr_diff[2]~46 ;
wire \vga|bit_gen|sprite_f2|spr_diff[2]~47 ;
wire \vga|bit_gen|sprite_f2|spr_diff[3]~38 ;
wire \vga|bit_gen|sprite_f2|spr_diff[3]~39 ;
wire \vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \vga|bit_gen|sprite_f2|spr_diff[4]~22 ;
wire \vga|bit_gen|sprite_f2|spr_diff[4]~23 ;
wire \vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout ;
wire \vga|bit_gen|sprite_f2|state~24_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \vga|bit_gen|p1y[11]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|spry_r[11]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \vga|bit_gen|p1y[10]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \vga|bit_gen|sprite_f2|spry_r[9]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|spr_diff[5]~26 ;
wire \vga|bit_gen|sprite_f2|spr_diff[5]~27 ;
wire \vga|bit_gen|sprite_f2|spr_diff[6]~30 ;
wire \vga|bit_gen|sprite_f2|spr_diff[6]~31 ;
wire \vga|bit_gen|sprite_f2|spr_diff[7]~34 ;
wire \vga|bit_gen|sprite_f2|spr_diff[7]~35 ;
wire \vga|bit_gen|sprite_f2|spr_diff[8]~1_sumout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \vga|bit_gen|p1y[13]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \vga|bit_gen|sprite_f2|spry_r[12]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|spr_diff[8]~2 ;
wire \vga|bit_gen|sprite_f2|spr_diff[8]~3 ;
wire \vga|bit_gen|sprite_f2|spr_diff[9]~6 ;
wire \vga|bit_gen|sprite_f2|spr_diff[9]~7 ;
wire \vga|bit_gen|sprite_f2|spr_diff[10]~9_sumout ;
wire \vga|bit_gen|sprite_f2|spr_diff[9]~5_sumout ;
wire \vga|bit_gen|sprite_f2|spr_diff[6]~29_sumout ;
wire \vga|bit_gen|sprite_f2|spr_diff[7]~33_sumout ;
wire \vga|bit_gen|sprite_f2|state~25_combout ;
wire \vga|bit_gen|sprite_f2|state~26_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \vga|bit_gen|p1y[15]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \vga|bit_gen|p1y[14]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|spr_diff[10]~10 ;
wire \vga|bit_gen|sprite_f2|spr_diff[10]~11 ;
wire \vga|bit_gen|sprite_f2|spr_diff[11]~14 ;
wire \vga|bit_gen|sprite_f2|spr_diff[11]~15 ;
wire \vga|bit_gen|sprite_f2|spr_diff[12]~17_sumout ;
wire \vga|bit_gen|sprite_f2|spr_diff[11]~13_sumout ;
wire \vga|bit_gen|p1x[12]~feeder_combout ;
wire \vga|bit_gen|Decoder0~2_combout ;
wire \vga|bit_gen|p1x[10]~feeder_combout ;
wire \vga|bit_gen|p1x[9]~feeder_combout ;
wire \vga|bit_gen|p1x[6]~feeder_combout ;
wire \vga|bit_gen|p1x[4]~feeder_combout ;
wire \vga|bit_gen|p1x[3]~feeder_combout ;
wire \vga|bit_gen|p1x[2]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|Add1~62_cout ;
wire \vga|bit_gen|sprite_f2|Add1~34 ;
wire \vga|bit_gen|sprite_f2|Add1~30 ;
wire \vga|bit_gen|sprite_f2|Add1~26 ;
wire \vga|bit_gen|sprite_f2|Add1~46 ;
wire \vga|bit_gen|sprite_f2|Add1~42 ;
wire \vga|bit_gen|sprite_f2|Add1~38 ;
wire \vga|bit_gen|sprite_f2|Add1~58 ;
wire \vga|bit_gen|sprite_f2|Add1~54 ;
wire \vga|bit_gen|sprite_f2|Add1~50 ;
wire \vga|bit_gen|sprite_f2|Add1~22 ;
wire \vga|bit_gen|sprite_f2|Add1~9_sumout ;
wire \vga|bit_gen|p1x[13]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|Add1~10 ;
wire \vga|bit_gen|sprite_f2|Add1~5_sumout ;
wire \vga|bit_gen|sprite_f2|Add1~6 ;
wire \vga|bit_gen|sprite_f2|Add1~1_sumout ;
wire \vga|bit_gen|sprite_f2|LessThan2~11_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~0_combout ;
wire \vga|bit_gen|sprite_f2|Add1~2 ;
wire \vga|bit_gen|sprite_f2|Add1~13_sumout ;
wire \vga|bit_gen|sprite_f2|Add1~14 ;
wire \vga|bit_gen|sprite_f2|Add1~17_sumout ;
wire \vga|bit_gen|sprite_f2|LessThan2~1_combout ;
wire \vga|bit_gen|sprite_f2|Add1~21_sumout ;
wire \vga|bit_gen|sprite_f2|LessThan2~10_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~12_combout ;
wire \vga|bit_gen|sprite_f2|Add1~29_sumout ;
wire \vga|bit_gen|p1x[0]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|Add1~33_sumout ;
wire \vga|bit_gen|sprite_f2|LessThan2~3_combout ;
wire \vga|bit_gen|sprite_f2|Add1~25_sumout ;
wire \vga|bit_gen|sprite_f2|LessThan2~4_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~2_combout ;
wire \vga|bit_gen|sprite_f2|Add1~45_sumout ;
wire \vga|bit_gen|sprite_f2|Add1~41_sumout ;
wire \vga|bit_gen|sprite_f2|Add1~37_sumout ;
wire \vga|bit_gen|sprite_f2|LessThan2~6_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~5_combout ;
wire \vga|bit_gen|sprite_f2|Add1~53_sumout ;
wire \vga|bit_gen|sprite_f2|Add1~57_sumout ;
wire \vga|bit_gen|sprite_f2|Add1~49_sumout ;
wire \vga|bit_gen|sprite_f2|LessThan2~8_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~7_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~9_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~13_combout ;
wire \vga|bit_gen|sprite_f2|state~22_combout ;
wire \vga|bit_gen|sprite_f2|state.WAIT_POS~q ;
wire \vga|bit_gen|sprite_f2|cnt_x[0]~1_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~14_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~15_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~16_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~17_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~18_combout ;
wire \vga|bit_gen|sprite_f2|LessThan2~19_combout ;
wire \vga|bit_gen|sprite_f2|cnt_x[0]~2_combout ;
wire \vga|bit_gen|sprite_f2|cnt_x~3_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x~3_combout ;
wire \vga|bit_gen|sprite_f2|cnt_x~0_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x[0]~0_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x~4_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x~2_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x~5_combout ;
wire \vga|bit_gen|sprite_f2|state~18_combout ;
wire \vga|bit_gen|sprite_f2|state~17_combout ;
wire \vga|bit_gen|sprite_f2|state~20_combout ;
wire \vga|bit_gen|sprite_f2|state~21_combout ;
wire \vga|bit_gen|sprite_f2|state.SPR_LINE~q ;
wire \vga|bit_gen|sprite_f3|Equal1~3_combout ;
wire \vga|bit_gen|sprite_f2|state~19_combout ;
wire \vga|bit_gen|sprite_f2|state.WAIT_DATA~q ;
wire \vga|bit_gen|sprite_f2|Selector26~0_combout ;
wire \vga|bit_gen|sprite_f3|state~17_combout ;
wire \vga|bit_gen|sprite_f2|drawing~q ;
wire \vga|bit_gen|sprite_f2|Add2~30_cout ;
wire \vga|bit_gen|sprite_f2|Add2~31 ;
wire \vga|bit_gen|sprite_f2|Add2~2 ;
wire \vga|bit_gen|sprite_f2|Add2~3 ;
wire \vga|bit_gen|sprite_f2|Add2~22 ;
wire \vga|bit_gen|sprite_f2|Add2~23 ;
wire \vga|bit_gen|sprite_f2|Add2~26 ;
wire \vga|bit_gen|sprite_f2|Add2~27 ;
wire \vga|bit_gen|sprite_f2|Add2~33_sumout ;
wire \vga|bit_gen|sprite_f2|Add2~25_sumout ;
wire \vga|bit_gen|sprite_f2|Add2~21_sumout ;
wire \vga|bit_gen|sprite_f2|Add4~18 ;
wire \vga|bit_gen|sprite_f2|Add4~22 ;
wire \vga|bit_gen|sprite_f2|Add4~25_sumout ;
wire \vga|bit_gen|sprite_f2|Add2~1_sumout ;
wire \vga|bit_gen|sprite_f2|Add5~25_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr~6_combout ;
wire \vga|bit_gen|sprite_f2|Add5~26 ;
wire \vga|bit_gen|sprite_f2|Add5~17_sumout ;
wire \vga|bit_gen|sprite_f2|Add4~17_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr~4_combout ;
wire \vga|bit_gen|sprite_f2|Add5~18 ;
wire \vga|bit_gen|sprite_f2|Add5~21_sumout ;
wire \vga|bit_gen|sprite_f2|Add4~21_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr~5_combout ;
wire \vga|bit_gen|sprite_f2|Add5~22 ;
wire \vga|bit_gen|sprite_f2|Add5~29_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr~7_combout ;
wire \vga|bit_gen|sprite_f2|Add5~30 ;
wire \vga|bit_gen|sprite_f2|Add5~1_sumout ;
wire \vga|bit_gen|sprite_f2|spr_diff[0]~41_sumout ;
wire \vga|bit_gen|sprite_f2|Add2~34 ;
wire \vga|bit_gen|sprite_f2|Add2~35 ;
wire \vga|bit_gen|sprite_f2|Add2~5_sumout ;
wire \vga|bit_gen|sprite_f2|Add4~26 ;
wire \vga|bit_gen|sprite_f2|Add4~1_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr~0_combout ;
wire \vga|bit_gen|sprite_f2|spr_diff[2]~45_sumout ;
wire \vga|bit_gen|sprite_f2|spr_diff[1]~49_sumout ;
wire \vga|bit_gen|sprite_f2|Add2~6 ;
wire \vga|bit_gen|sprite_f2|Add2~7 ;
wire \vga|bit_gen|sprite_f2|Add2~14 ;
wire \vga|bit_gen|sprite_f2|Add2~15 ;
wire \vga|bit_gen|sprite_f2|Add2~9_sumout ;
wire \vga|bit_gen|sprite_f2|Add2~13_sumout ;
wire \vga|bit_gen|sprite_f2|Add4~2 ;
wire \vga|bit_gen|sprite_f2|Add4~10 ;
wire \vga|bit_gen|sprite_f2|Add4~5_sumout ;
wire \vga|bit_gen|sprite_f2|Add5~2 ;
wire \vga|bit_gen|sprite_f2|Add5~9_sumout ;
wire \vga|bit_gen|sprite_f2|Add4~9_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr~2_combout ;
wire \vga|bit_gen|sprite_f2|Add5~10 ;
wire \vga|bit_gen|sprite_f2|Add5~5_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr~1_combout ;
wire \vga|bit_gen|sprite_f2|Add5~6 ;
wire \vga|bit_gen|sprite_f2|Add5~13_sumout ;
wire \vga|bit_gen|sprite_f2|spr_diff[3]~37_sumout ;
wire \vga|bit_gen|sprite_f2|Add2~10 ;
wire \vga|bit_gen|sprite_f2|Add2~11 ;
wire \vga|bit_gen|sprite_f2|Add2~17_sumout ;
wire \vga|bit_gen|sprite_f2|Add4~6 ;
wire \vga|bit_gen|sprite_f2|Add4~13_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr~3_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~0_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~1_combout ;
wire \vga|bit_gen|sprite_f2|Selector25~0_combout ;
wire \vga|bit_gen|sprite_f2|Selector25~1_combout ;
wire \vga|bit_gen|sprite_f2|pix[0]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~2_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~3_combout ;
wire \vga|bit_gen|sprite_f2|Selector23~0_combout ;
wire \vga|bit_gen|sprite_f2|Selector23~1_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~4_combout ;
wire \vga|bit_gen|sprite_f2|Selector22~0_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ;
wire \vga|bit_gen|sprite_f2|Selector24~0_combout ;
wire \vga|bit_gen|sprite_f2|pix[1]~feeder_combout ;
wire \vga|bit_gen|always1~1_combout ;
wire \vga|bit_gen|Decoder0~3_combout ;
wire \vga|bit_gen|sprite_f3|spry_r[6]~feeder_combout ;
wire \vga|bit_gen|p2y[4]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|spry_r[4]~feeder_combout ;
wire \vga|bit_gen|p2y[3]~feeder_combout ;
wire \vga|bit_gen|p2y[2]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|spry_r[2]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|spry_r[1]~feeder_combout ;
wire \vga|bit_gen|p2y[0]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add0~10_cout ;
wire \vga|bit_gen|sprite_f3|Add0~11 ;
wire \vga|bit_gen|sprite_f3|Add0~6_cout ;
wire \vga|bit_gen|sprite_f3|Add0~7 ;
wire \vga|bit_gen|sprite_f3|Add0~2_cout ;
wire \vga|bit_gen|sprite_f3|Add0~3 ;
wire \vga|bit_gen|sprite_f3|spr_diff[0]~42 ;
wire \vga|bit_gen|sprite_f3|spr_diff[0]~43 ;
wire \vga|bit_gen|sprite_f3|spr_diff[1]~50 ;
wire \vga|bit_gen|sprite_f3|spr_diff[1]~51 ;
wire \vga|bit_gen|sprite_f3|spr_diff[2]~46 ;
wire \vga|bit_gen|sprite_f3|spr_diff[2]~47 ;
wire \vga|bit_gen|sprite_f3|spr_diff[3]~38 ;
wire \vga|bit_gen|sprite_f3|spr_diff[3]~39 ;
wire \vga|bit_gen|sprite_f3|spr_diff[4]~22 ;
wire \vga|bit_gen|sprite_f3|spr_diff[4]~23 ;
wire \vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout ;
wire \vga|bit_gen|sprite_f3|state~25_combout ;
wire \vga|bit_gen|p2y[13]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|spry_r[13]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|spry_r[12]~feeder_combout ;
wire \vga|bit_gen|p2y[10]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|spr_diff[5]~26 ;
wire \vga|bit_gen|sprite_f3|spr_diff[5]~27 ;
wire \vga|bit_gen|sprite_f3|spr_diff[6]~30 ;
wire \vga|bit_gen|sprite_f3|spr_diff[6]~31 ;
wire \vga|bit_gen|sprite_f3|spr_diff[7]~34 ;
wire \vga|bit_gen|sprite_f3|spr_diff[7]~35 ;
wire \vga|bit_gen|sprite_f3|spr_diff[8]~2 ;
wire \vga|bit_gen|sprite_f3|spr_diff[8]~3 ;
wire \vga|bit_gen|sprite_f3|spr_diff[9]~6 ;
wire \vga|bit_gen|sprite_f3|spr_diff[9]~7 ;
wire \vga|bit_gen|sprite_f3|spr_diff[10]~10 ;
wire \vga|bit_gen|sprite_f3|spr_diff[10]~11 ;
wire \vga|bit_gen|sprite_f3|spr_diff[11]~13_sumout ;
wire \vga|bit_gen|sprite_f3|spry_r[15]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|spr_diff[11]~14 ;
wire \vga|bit_gen|sprite_f3|spr_diff[11]~15 ;
wire \vga|bit_gen|sprite_f3|spr_diff[12]~17_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[10]~9_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[9]~5_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[8]~1_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[6]~29_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[7]~33_sumout ;
wire \vga|bit_gen|sprite_f3|state~26_combout ;
wire \vga|bit_gen|sprite_f3|state~27_combout ;
wire \vga|bit_gen|Decoder0~0_combout ;
wire \vga|bit_gen|p2x[11]~feeder_combout ;
wire \vga|bit_gen|p2x[10]~feeder_combout ;
wire \vga|bit_gen|p2x[9]~feeder_combout ;
wire \vga|bit_gen|p2x[8]~feeder_combout ;
wire \vga|bit_gen|p2x[6]~feeder_combout ;
wire \vga|bit_gen|p2x[4]~feeder_combout ;
wire \vga|bit_gen|p2x[1]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add1~62_cout ;
wire \vga|bit_gen|sprite_f3|Add1~34 ;
wire \vga|bit_gen|sprite_f3|Add1~30 ;
wire \vga|bit_gen|sprite_f3|Add1~26 ;
wire \vga|bit_gen|sprite_f3|Add1~46 ;
wire \vga|bit_gen|sprite_f3|Add1~42 ;
wire \vga|bit_gen|sprite_f3|Add1~38 ;
wire \vga|bit_gen|sprite_f3|Add1~58 ;
wire \vga|bit_gen|sprite_f3|Add1~54 ;
wire \vga|bit_gen|sprite_f3|Add1~50 ;
wire \vga|bit_gen|sprite_f3|Add1~22 ;
wire \vga|bit_gen|sprite_f3|Add1~9_sumout ;
wire \vga|bit_gen|p2x[13]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add1~10 ;
wire \vga|bit_gen|sprite_f3|Add1~5_sumout ;
wire \vga|bit_gen|sprite_f3|Add1~6 ;
wire \vga|bit_gen|sprite_f3|Add1~1_sumout ;
wire \vga|bit_gen|sprite_f3|LessThan2~0_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~11_combout ;
wire \vga|bit_gen|sprite_f3|Add1~21_sumout ;
wire \vga|bit_gen|sprite_f3|LessThan2~10_combout ;
wire \vga|bit_gen|sprite_f3|Add1~2 ;
wire \vga|bit_gen|sprite_f3|Add1~13_sumout ;
wire \vga|bit_gen|sprite_f3|Add1~14 ;
wire \vga|bit_gen|sprite_f3|Add1~17_sumout ;
wire \vga|bit_gen|sprite_f3|LessThan2~12_combout ;
wire \vga|bit_gen|sprite_f3|Add1~57_sumout ;
wire \vga|bit_gen|sprite_f3|Add1~49_sumout ;
wire \vga|bit_gen|sprite_f3|Add1~53_sumout ;
wire \vga|bit_gen|sprite_f3|LessThan2~8_combout ;
wire \vga|bit_gen|sprite_f3|Add1~41_sumout ;
wire \vga|bit_gen|sprite_f3|Add1~37_sumout ;
wire \vga|bit_gen|sprite_f3|Add1~45_sumout ;
wire \vga|bit_gen|sprite_f3|LessThan2~6_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~7_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~5_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~2_combout ;
wire \vga|bit_gen|sprite_f3|Add1~25_sumout ;
wire \vga|bit_gen|sprite_f3|Add1~29_sumout ;
wire \vga|bit_gen|p2x[0]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add1~33_sumout ;
wire \vga|bit_gen|sprite_f3|LessThan2~3_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~4_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~9_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~1_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~13_combout ;
wire \vga|bit_gen|sprite_f3|state~23_combout ;
wire \vga|bit_gen|sprite_f3|state.WAIT_POS~q ;
wire \vga|bit_gen|sprite_f3|bmap_x~3_combout ;
wire \vga|bit_gen|sprite_f3|cnt_x~3_combout ;
wire \vga|bit_gen|sprite_f3|cnt_x[3]~1_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~14_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~16_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~15_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~17_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~18_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~19_combout ;
wire \vga|bit_gen|sprite_f3|cnt_x[3]~2_combout ;
wire \vga|bit_gen|sprite_f3|cnt_x~0_combout ;
wire \vga|bit_gen|sprite_f3|bmap_x[3]~0_combout ;
wire \vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ;
wire \vga|bit_gen|sprite_f3|bmap_x~4_combout ;
wire \vga|bit_gen|sprite_f3|bmap_x[1]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|bmap_x~2_combout ;
wire \vga|bit_gen|sprite_f3|state~18_combout ;
wire \vga|bit_gen|sprite_f3|state~20_combout ;
wire \vga|bit_gen|sprite_f3|state~21_combout ;
wire \vga|bit_gen|sprite_f3|state.SPR_LINE~q ;
wire \vga|bit_gen|sprite_f3|cnt_x~4_combout ;
wire \vga|bit_gen|sprite_f3|bmap_x~5_combout ;
wire \vga|bit_gen|sprite_f3|state~19_combout ;
wire \vga|bit_gen|sprite_f3|state~22_combout ;
wire \vga|bit_gen|sprite_f3|state.WAIT_DATA~q ;
wire \vga|bit_gen|sprite_f3|Selector26~0_combout ;
wire \vga|bit_gen|sprite_f3|drawing~feeder_combout ;
wire \vga|bit_gen|sprite_f3|drawing~q ;
wire \vga|bit_gen|sprite_f|cnt_x~4_combout ;
wire \vga|bit_gen|Decoder0~4_combout ;
wire \vga|bit_gen|my[13]~feeder_combout ;
wire \vga|bit_gen|my[12]~feeder_combout ;
wire \vga|bit_gen|my[10]~feeder_combout ;
wire \vga|bit_gen|sprite_f|spry_r[10]~feeder_combout ;
wire \vga|bit_gen|my[7]~feeder_combout ;
wire \vga|bit_gen|sprite_f|spry_r[6]~feeder_combout ;
wire \vga|bit_gen|sprite_f|spry_r[4]~feeder_combout ;
wire \vga|bit_gen|my[3]~feeder_combout ;
wire \vga|bit_gen|sprite_f|spry_r[3]~feeder_combout ;
wire \vga|bit_gen|my[2]~feeder_combout ;
wire \vga|bit_gen|sprite_f|spry_r[1]~feeder_combout ;
wire \vga|bit_gen|my[0]~feeder_combout ;
wire \vga|bit_gen|sprite_f|Add0~10_cout ;
wire \vga|bit_gen|sprite_f|Add0~11 ;
wire \vga|bit_gen|sprite_f|Add0~6_cout ;
wire \vga|bit_gen|sprite_f|Add0~7 ;
wire \vga|bit_gen|sprite_f|Add0~2_cout ;
wire \vga|bit_gen|sprite_f|Add0~3 ;
wire \vga|bit_gen|sprite_f|spr_diff[0]~50 ;
wire \vga|bit_gen|sprite_f|spr_diff[0]~51 ;
wire \vga|bit_gen|sprite_f|spr_diff[1]~46 ;
wire \vga|bit_gen|sprite_f|spr_diff[1]~47 ;
wire \vga|bit_gen|sprite_f|spr_diff[2]~42 ;
wire \vga|bit_gen|sprite_f|spr_diff[2]~43 ;
wire \vga|bit_gen|sprite_f|spr_diff[3]~38 ;
wire \vga|bit_gen|sprite_f|spr_diff[3]~39 ;
wire \vga|bit_gen|sprite_f|spr_diff[4]~22 ;
wire \vga|bit_gen|sprite_f|spr_diff[4]~23 ;
wire \vga|bit_gen|sprite_f|spr_diff[5]~26 ;
wire \vga|bit_gen|sprite_f|spr_diff[5]~27 ;
wire \vga|bit_gen|sprite_f|spr_diff[6]~30 ;
wire \vga|bit_gen|sprite_f|spr_diff[6]~31 ;
wire \vga|bit_gen|sprite_f|spr_diff[7]~34 ;
wire \vga|bit_gen|sprite_f|spr_diff[7]~35 ;
wire \vga|bit_gen|sprite_f|spr_diff[8]~2 ;
wire \vga|bit_gen|sprite_f|spr_diff[8]~3 ;
wire \vga|bit_gen|sprite_f|spr_diff[9]~6 ;
wire \vga|bit_gen|sprite_f|spr_diff[9]~7 ;
wire \vga|bit_gen|sprite_f|spr_diff[10]~10 ;
wire \vga|bit_gen|sprite_f|spr_diff[10]~11 ;
wire \vga|bit_gen|sprite_f|spr_diff[11]~13_sumout ;
wire \vga|bit_gen|sprite_f|spry_r[15]~feeder_combout ;
wire \vga|bit_gen|sprite_f|spr_diff[11]~14 ;
wire \vga|bit_gen|sprite_f|spr_diff[11]~15 ;
wire \vga|bit_gen|sprite_f|spr_diff[12]~17_sumout ;
wire \vga|bit_gen|sprite_f|spr_diff[5]~25_sumout ;
wire \vga|bit_gen|sprite_f|spr_diff[4]~21_sumout ;
wire \vga|bit_gen|sprite_f|state~23_combout ;
wire \vga|bit_gen|sprite_f|spr_diff[10]~9_sumout ;
wire \vga|bit_gen|sprite_f|spr_diff[6]~29_sumout ;
wire \vga|bit_gen|sprite_f|spr_diff[7]~33_sumout ;
wire \vga|bit_gen|sprite_f|state~24_combout ;
wire \vga|bit_gen|sprite_f|spr_diff[9]~5_sumout ;
wire \vga|bit_gen|sprite_f|spr_diff[8]~1_sumout ;
wire \vga|bit_gen|sprite_f|state~25_combout ;
wire \vga|bit_gen|Decoder0~1_combout ;
wire \vga|bit_gen|mx[13]~feeder_combout ;
wire \vga|bit_gen|mx[9]~feeder_combout ;
wire \vga|bit_gen|mx[8]~feeder_combout ;
wire \vga|bit_gen|mx[7]~feeder_combout ;
wire \vga|bit_gen|mx[6]~feeder_combout ;
wire \vga|bit_gen|mx[4]~feeder_combout ;
wire \vga|bit_gen|mx[3]~feeder_combout ;
wire \vga|bit_gen|mx[2]~feeder_combout ;
wire \vga|bit_gen|sprite_f|Add1~62_cout ;
wire \vga|bit_gen|sprite_f|Add1~34 ;
wire \vga|bit_gen|sprite_f|Add1~30 ;
wire \vga|bit_gen|sprite_f|Add1~26 ;
wire \vga|bit_gen|sprite_f|Add1~46 ;
wire \vga|bit_gen|sprite_f|Add1~42 ;
wire \vga|bit_gen|sprite_f|Add1~38 ;
wire \vga|bit_gen|sprite_f|Add1~58 ;
wire \vga|bit_gen|sprite_f|Add1~54 ;
wire \vga|bit_gen|sprite_f|Add1~50 ;
wire \vga|bit_gen|sprite_f|Add1~22 ;
wire \vga|bit_gen|sprite_f|Add1~10 ;
wire \vga|bit_gen|sprite_f|Add1~6 ;
wire \vga|bit_gen|sprite_f|Add1~2 ;
wire \vga|bit_gen|sprite_f|Add1~14 ;
wire \vga|bit_gen|sprite_f|Add1~17_sumout ;
wire \vga|bit_gen|sprite_f|Add1~13_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~1_combout ;
wire \vga|bit_gen|sprite_f|Add1~57_sumout ;
wire \vga|bit_gen|sprite_f|Add1~49_sumout ;
wire \vga|bit_gen|sprite_f|Add1~53_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~7_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~8_combout ;
wire \vga|bit_gen|sprite_f|Add1~21_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~2_combout ;
wire \vga|bit_gen|sprite_f|Add1~41_sumout ;
wire \vga|bit_gen|sprite_f|Add1~45_sumout ;
wire \vga|bit_gen|sprite_f|Add1~37_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~6_combout ;
wire \vga|bit_gen|sprite_f|Add1~25_sumout ;
wire \vga|bit_gen|sprite_f|Add1~29_sumout ;
wire \vga|bit_gen|sprite_f|Add1~33_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~3_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~4_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~5_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~9_combout ;
wire \vga|bit_gen|sprite_f|Add1~9_sumout ;
wire \vga|bit_gen|sprite_f|Add1~1_sumout ;
wire \vga|bit_gen|sprite_f|Add1~5_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~11_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~10_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~12_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~0_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~13_combout ;
wire \vga|bit_gen|sprite_f|state~22_combout ;
wire \vga|bit_gen|sprite_f|state.WAIT_POS~q ;
wire \vga|bit_gen|sprite_f|cnt_x[3]~1_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~15_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~16_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~14_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~17_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~18_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~19_combout ;
wire \vga|bit_gen|sprite_f|cnt_x[3]~2_combout ;
wire \vga|bit_gen|sprite_f|cnt_x~3_combout ;
wire \vga|bit_gen|sprite_f|cnt_x~0_combout ;
wire \vga|bit_gen|sprite_f|bmap_x~3_combout ;
wire \vga|bit_gen|sprite_f|bmap_x[0]~0_combout ;
wire \vga|bit_gen|sprite_f|bmap_x[0]~1_combout ;
wire \vga|bit_gen|sprite_f|bmap_x~4_combout ;
wire \vga|bit_gen|sprite_f|bmap_x~2_combout ;
wire \vga|bit_gen|sprite_f|bmap_x~5_combout ;
wire \vga|bit_gen|sprite_f|state~18_combout ;
wire \vga|bit_gen|sprite_f|state~17_combout ;
wire \vga|bit_gen|sprite_f|state~20_combout ;
wire \vga|bit_gen|sprite_f|state~21_combout ;
wire \vga|bit_gen|sprite_f|state.SPR_LINE~q ;
wire \vga|bit_gen|sprite_f|state~19_combout ;
wire \vga|bit_gen|sprite_f|state.WAIT_DATA~q ;
wire \vga|bit_gen|sprite_f|Add2~26_cout ;
wire \vga|bit_gen|sprite_f|Add2~27 ;
wire \vga|bit_gen|sprite_f|Add2~2 ;
wire \vga|bit_gen|sprite_f|Add2~3 ;
wire \vga|bit_gen|sprite_f|Add2~21_sumout ;
wire \vga|bit_gen|sprite_f|Add4~17_sumout ;
wire \vga|bit_gen|sprite_f|Add2~1_sumout ;
wire \vga|bit_gen|sprite_f|Add5~21_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~5_combout ;
wire \vga|bit_gen|sprite_f|Add5~22 ;
wire \vga|bit_gen|sprite_f|Add5~17_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~4_combout ;
wire \vga|bit_gen|sprite_f|Add5~18 ;
wire \vga|bit_gen|sprite_f|Add5~25_sumout ;
wire \vga|bit_gen|sprite_f|Add2~22 ;
wire \vga|bit_gen|sprite_f|Add2~23 ;
wire \vga|bit_gen|sprite_f|Add2~29_sumout ;
wire \vga|bit_gen|sprite_f|Add4~18 ;
wire \vga|bit_gen|sprite_f|Add4~21_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~6_combout ;
wire \vga|bit_gen|sprite_f|Add5~26 ;
wire \vga|bit_gen|sprite_f|Add5~29_sumout ;
wire \vga|bit_gen|sprite_f|Add2~30 ;
wire \vga|bit_gen|sprite_f|Add2~31 ;
wire \vga|bit_gen|sprite_f|Add2~33_sumout ;
wire \vga|bit_gen|sprite_f|Add4~22 ;
wire \vga|bit_gen|sprite_f|Add4~25_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~7_combout ;
wire \vga|bit_gen|sprite_f|Add5~30 ;
wire \vga|bit_gen|sprite_f|Add5~13_sumout ;
wire \vga|bit_gen|sprite_f|spr_diff[0]~49_sumout ;
wire \vga|bit_gen|sprite_f|Add2~34 ;
wire \vga|bit_gen|sprite_f|Add2~35 ;
wire \vga|bit_gen|sprite_f|Add2~17_sumout ;
wire \vga|bit_gen|sprite_f|Add4~26 ;
wire \vga|bit_gen|sprite_f|Add4~13_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~3_combout ;
wire \vga|bit_gen|sprite_f|Add5~14 ;
wire \vga|bit_gen|sprite_f|Add5~9_sumout ;
wire \vga|bit_gen|sprite_f|spr_diff[1]~45_sumout ;
wire \vga|bit_gen|sprite_f|Add2~18 ;
wire \vga|bit_gen|sprite_f|Add2~19 ;
wire \vga|bit_gen|sprite_f|Add2~13_sumout ;
wire \vga|bit_gen|sprite_f|Add4~14 ;
wire \vga|bit_gen|sprite_f|Add4~9_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~2_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~1_combout ;
wire \vga|bit_gen|sprite_f|Add5~10 ;
wire \vga|bit_gen|sprite_f|Add5~5_sumout ;
wire \vga|bit_gen|sprite_f|spr_diff[2]~41_sumout ;
wire \vga|bit_gen|sprite_f|Add2~14 ;
wire \vga|bit_gen|sprite_f|Add2~15 ;
wire \vga|bit_gen|sprite_f|Add2~9_sumout ;
wire \vga|bit_gen|sprite_f|Add4~10 ;
wire \vga|bit_gen|sprite_f|Add4~5_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~1_combout ;
wire \vga|bit_gen|sprite_f|Add5~6 ;
wire \vga|bit_gen|sprite_f|Add5~1_sumout ;
wire \vga|bit_gen|sprite_f|spr_diff[3]~37_sumout ;
wire \vga|bit_gen|sprite_f|Add2~10 ;
wire \vga|bit_gen|sprite_f|Add2~11 ;
wire \vga|bit_gen|sprite_f|Add2~5_sumout ;
wire \vga|bit_gen|sprite_f|Add4~6 ;
wire \vga|bit_gen|sprite_f|Add4~1_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~0_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~2_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~3_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~4_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~5_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~6_combout ;
wire \vga|bit_gen|sprite_f|Selector25~0_combout ;
wire \vga|bit_gen|sprite_f|pix[0]~feeder_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~0_combout ;
wire \vga|bit_gen|sprite_f|Selector24~0_combout ;
wire \vga|bit_gen|sprite_f|Selector26~0_combout ;
wire \vga|bit_gen|sprite_f|drawing~q ;
wire \vga|bit_gen|always1~0_combout ;
wire \vga|bit_gen|pixel[0]~0_combout ;
wire \vga|bit_gen|sprite_f3|Add2~18_cout ;
wire \vga|bit_gen|sprite_f3|Add2~19 ;
wire \vga|bit_gen|sprite_f3|Add2~1_sumout ;
wire \vga|bit_gen|sprite_f3|Add5~13_sumout ;
wire \vga|bit_gen|sprite_f3|spr_rom_addr~3_combout ;
wire \vga|bit_gen|sprite_f3|Add5~14 ;
wire \vga|bit_gen|sprite_f3|Add5~9_sumout ;
wire \vga|bit_gen|sprite_f3|Add2~2 ;
wire \vga|bit_gen|sprite_f3|Add2~3 ;
wire \vga|bit_gen|sprite_f3|Add2~13_sumout ;
wire \vga|bit_gen|sprite_f3|Add4~9_sumout ;
wire \vga|bit_gen|sprite_f3|spr_rom_addr~2_combout ;
wire \vga|bit_gen|sprite_f3|Add5~10 ;
wire \vga|bit_gen|sprite_f3|Add5~5_sumout ;
wire \vga|bit_gen|sprite_f3|Add2~14 ;
wire \vga|bit_gen|sprite_f3|Add2~15 ;
wire \vga|bit_gen|sprite_f3|Add2~9_sumout ;
wire \vga|bit_gen|sprite_f3|Add4~10 ;
wire \vga|bit_gen|sprite_f3|Add4~5_sumout ;
wire \vga|bit_gen|sprite_f3|spr_rom_addr~1_combout ;
wire \vga|bit_gen|sprite_f3|Add5~6 ;
wire \vga|bit_gen|sprite_f3|Add5~29_sumout ;
wire \vga|bit_gen|sprite_f3|Add2~10 ;
wire \vga|bit_gen|sprite_f3|Add2~11 ;
wire \vga|bit_gen|sprite_f3|Add2~33_sumout ;
wire \vga|bit_gen|sprite_f3|Add4~6 ;
wire \vga|bit_gen|sprite_f3|Add4~25_sumout ;
wire \vga|bit_gen|sprite_f3|spr_rom_addr~7_combout ;
wire \vga|bit_gen|sprite_f3|Add5~30 ;
wire \vga|bit_gen|sprite_f3|Add5~17_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[0]~41_sumout ;
wire \vga|bit_gen|sprite_f3|Add2~34 ;
wire \vga|bit_gen|sprite_f3|Add2~35 ;
wire \vga|bit_gen|sprite_f3|Add2~21_sumout ;
wire \vga|bit_gen|sprite_f3|Add4~26 ;
wire \vga|bit_gen|sprite_f3|Add4~13_sumout ;
wire \vga|bit_gen|sprite_f3|spr_rom_addr~4_combout ;
wire \vga|bit_gen|sprite_f3|Add5~18 ;
wire \vga|bit_gen|sprite_f3|Add5~25_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[1]~49_sumout ;
wire \vga|bit_gen|sprite_f3|Add2~22 ;
wire \vga|bit_gen|sprite_f3|Add2~23 ;
wire \vga|bit_gen|sprite_f3|Add2~29_sumout ;
wire \vga|bit_gen|sprite_f3|Add4~14 ;
wire \vga|bit_gen|sprite_f3|Add4~21_sumout ;
wire \vga|bit_gen|sprite_f3|spr_rom_addr~6_combout ;
wire \vga|bit_gen|sprite_f3|Add5~26 ;
wire \vga|bit_gen|sprite_f3|Add5~21_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[2]~45_sumout ;
wire \vga|bit_gen|sprite_f3|Add2~30 ;
wire \vga|bit_gen|sprite_f3|Add2~31 ;
wire \vga|bit_gen|sprite_f3|Add2~25_sumout ;
wire \vga|bit_gen|sprite_f3|Add4~22 ;
wire \vga|bit_gen|sprite_f3|Add4~17_sumout ;
wire \vga|bit_gen|sprite_f3|spr_rom_addr~5_combout ;
wire \vga|bit_gen|sprite_f3|spr_rom|memory~0_combout ;
wire \vga|bit_gen|sprite_f3|Add5~22 ;
wire \vga|bit_gen|sprite_f3|Add5~1_sumout ;
wire \vga|bit_gen|sprite_f3|spr_diff[3]~37_sumout ;
wire \vga|bit_gen|sprite_f3|Add2~26 ;
wire \vga|bit_gen|sprite_f3|Add2~27 ;
wire \vga|bit_gen|sprite_f3|Add2~5_sumout ;
wire \vga|bit_gen|sprite_f3|Add4~18 ;
wire \vga|bit_gen|sprite_f3|Add4~1_sumout ;
wire \vga|bit_gen|sprite_f3|spr_rom_addr~0_combout ;
wire \vga|bit_gen|sprite_f3|Selector24~0_combout ;
wire \vga|bit_gen|sprite_f3|pix[1]~feeder_combout ;
wire \vga|bit_gen|pixel[3]~5_combout ;
wire \vga|bit_gen|pixel[3]~6_combout ;
wire \vga|bit_gen|pixel[2]~3_combout ;
wire \vga|bit_gen|pixel[2]~4_combout ;
wire \vga|bit_gen|pixel[1]~1_combout ;
wire \vga|bit_gen|pixel[1]~2_combout ;
wire \vga|bit_gen|clut_mem|ram~0_combout ;
wire \vga|bit_gen|drawing_t1~0_combout ;
wire \vga|bit_gen|drawing_t1~q ;
wire \vga|bit_gen|display_r[4]~0_combout ;
wire \vga|bit_gen|clut_mem|ram~1_combout ;
wire \vga|bit_gen|display_r[5]~1_combout ;
wire \vga|bit_gen|clut_mem|ram~2_combout ;
wire \vga|bit_gen|display_r[6]~2_combout ;
wire \vga|bit_gen|clut_mem|ram~3_combout ;
wire \vga|bit_gen|display_r[7]~3_combout ;
wire \vga|bit_gen|clut_mem|ram~4_combout ;
wire \vga|bit_gen|display_g[4]~0_combout ;
wire \vga|bit_gen|clut_mem|ram~5_combout ;
wire \vga|bit_gen|display_g[5]~1_combout ;
wire \vga|bit_gen|clut_mem|ram~6_combout ;
wire \vga|bit_gen|display_g[6]~2_combout ;
wire \vga|bit_gen|clut_mem|ram~7_combout ;
wire \vga|bit_gen|display_g[7]~3_combout ;
wire \vga|bit_gen|clut_mem|ram~8_combout ;
wire \vga|bit_gen|display_b[4]~0_combout ;
wire \vga|bit_gen|clut_mem|ram~9_combout ;
wire \vga|bit_gen|display_b[5]~1_combout ;
wire \vga|bit_gen|clut_mem|ram~10_combout ;
wire \vga|bit_gen|display_b[6]~2_combout ;
wire \vga|bit_gen|clut_mem|ram~11_combout ;
wire \vga|bit_gen|display_b[7]~3_combout ;
wire [7:0] \vga|bit_gen|vga_r ;
wire [15:0] \cpu|dp|alu_rf_i|alu_out ;
wire [7:0] \vga|bit_gen|sprite_f3|spr_rom_addr ;
wire [7:0] \vga|bit_gen|vga_g ;
wire [7:0] \vga|bit_gen|vga_b ;
wire [7:0] \vga|bit_gen|sprite_f|spr_rom_addr ;
wire [15:0] \vga|bit_gen|control|h_count ;
wire [3:0] \vga|bit_gen|sprite_f3|pix ;
wire [7:0] \vga|bit_gen|sprite_f2|spr_rom_addr ;
wire [3:0] \vga|bit_gen|sprite_f|pix ;
wire [3:0] \vga|bit_gen|sprite_f2|pix ;
wire [11:0] \vga|bit_gen|clut_mem|data_out ;
wire [2:0] \vga_counter_i|counter ;
wire [7:0] \cpu|cont|state ;
wire [15:0] \cpu|dp|pc_flopenr|q ;
wire [3:0] \cpu|dp|instruction_reg_i|ext_op_code_flopr|q ;
wire [3:0] \cpu|dp|instruction_reg_i|op_code_flopr|q ;
wire [15:0] \cpu|dp|pc_counter_i|incremented_pc ;
wire [7:0] \cpu|cont|previous_state ;
wire [15:0] \vga|bit_gen|control|v_count ;
wire [3:0] \vga|bit_gen|sprite_f3|bmap_x ;
wire [3:0] \vga|bit_gen|sprite_f3|cnt_x ;
wire [15:0] \vga|bit_gen|sprite_f3|sprx_r ;
wire [3:0] \vga|bit_gen|sprite_f|bmap_x ;
wire [3:0] \vga|bit_gen|sprite_f|cnt_x ;
wire [15:0] \vga|bit_gen|sprite_f|sprx_r ;
wire [3:0] \vga|bit_gen|sprite_f2|bmap_x ;
wire [3:0] \vga|bit_gen|sprite_f2|cnt_x ;
wire [15:0] \vga|bit_gen|sprite_f2|sprx_r ;
wire [15:0] \vga|bit_gen|p2x ;
wire [15:0] \vga|bit_gen|sprite_f|spry_r ;
wire [15:0] \vga|bit_gen|mx ;
wire [0:40] \cpu|dp|reg_file|RAM_rtl_0_bypass ;
wire [15:0] \cpu|dp|reg_A_flopr|q ;
wire [15:0] \vga|bit_gen|p1x ;
wire [2:0] \new_mem|ram_rtl_0|auto_generated|address_reg_b ;
wire [15:0] \vga|bit_gen|sprite_f3|spry_r ;
wire [15:0] \vga|bit_gen|sprite_f2|spry_r ;
wire [15:0] \vga|bit_gen|p2y ;
wire [15:0] \cpu|dp|reg_B_flopr|q ;
wire [3:0] \cpu|dp|instruction_reg_i|B_index_flopr|q ;
wire [15:0] \vga|bit_gen|my ;
wire [15:0] \vga|bit_gen|p1y ;
wire [0:40] \cpu|dp|reg_file|RAM_rtl_1_bypass ;
wire [3:0] \cpu|dp|instruction_reg_i|A_index_flopr|q ;

wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [39:0] \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a82~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a98~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\vga|bit_gen|control|clk_25MHz~q ),
>>>>>>> Stashed changes
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[0]),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
defparam \result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \result[1]~output (
	.i(\alunit|result [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[1]),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
defparam \result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \result[2]~output (
	.i(\alunit|result [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[2]),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
defparam \result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \result[3]~output (
	.i(\alunit|result [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[3]),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
defparam \result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \result[4]~output (
	.i(\alunit|result [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[4]),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
defparam \result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \result[5]~output (
	.i(\alunit|result [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[5]),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
defparam \result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \result[6]~output (
	.i(\alunit|result [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[6]),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
defparam \result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \result[7]~output (
	.i(\alunit|result [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[7]),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
defparam \result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \result[8]~output (
	.i(\alunit|result [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[8]),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
defparam \result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \result[9]~output (
	.i(\alunit|result [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[9]),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
defparam \result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \result[10]~output (
	.i(\alunit|result [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[10]),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
defparam \result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \result[11]~output (
	.i(\alunit|result [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[11]),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
defparam \result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \result[12]~output (
	.i(\alunit|result [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[12]),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
defparam \result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \result[13]~output (
	.i(\alunit|result [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[13]),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
defparam \result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \result[14]~output (
	.i(\alunit|result [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[14]),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
defparam \result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \result[15]~output (
	.i(\alunit|result [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[15]),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
defparam \result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \psr_flags[0]~output (
	.i(\alunit|C~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[0]),
	.obar());
// synopsys translate_off
defparam \psr_flags[0]~output .bus_hold = "false";
defparam \psr_flags[0]~output .open_drain_output = "false";
defparam \psr_flags[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \psr_flags[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[1]),
	.obar());
// synopsys translate_off
defparam \psr_flags[1]~output .bus_hold = "false";
defparam \psr_flags[1]~output .open_drain_output = "false";
defparam \psr_flags[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \psr_flags[2]~output (
	.i(\alunit|L~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[2]),
	.obar());
// synopsys translate_off
defparam \psr_flags[2]~output .bus_hold = "false";
defparam \psr_flags[2]~output .open_drain_output = "false";
defparam \psr_flags[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \psr_flags[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[3]),
	.obar());
// synopsys translate_off
defparam \psr_flags[3]~output .bus_hold = "false";
defparam \psr_flags[3]~output .open_drain_output = "false";
defparam \psr_flags[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \psr_flags[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[4]),
	.obar());
// synopsys translate_off
defparam \psr_flags[4]~output .bus_hold = "false";
defparam \psr_flags[4]~output .open_drain_output = "false";
defparam \psr_flags[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \psr_flags[5]~output (
	.i(\alunit|F~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[5]),
	.obar());
// synopsys translate_off
defparam \psr_flags[5]~output .bus_hold = "false";
defparam \psr_flags[5]~output .open_drain_output = "false";
defparam \psr_flags[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \psr_flags[6]~output (
	.i(\alunit|Z~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[6]),
	.obar());
// synopsys translate_off
defparam \psr_flags[6]~output .bus_hold = "false";
defparam \psr_flags[6]~output .open_drain_output = "false";
defparam \psr_flags[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \psr_flags[7]~output (
	.i(\alunit|N~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[7]),
	.obar());
// synopsys translate_off
defparam \psr_flags[7]~output .bus_hold = "false";
defparam \psr_flags[7]~output .open_drain_output = "false";
defparam \psr_flags[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \psr_flags[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[8]),
	.obar());
// synopsys translate_off
defparam \psr_flags[8]~output .bus_hold = "false";
defparam \psr_flags[8]~output .open_drain_output = "false";
defparam \psr_flags[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \psr_flags[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[9]),
	.obar());
// synopsys translate_off
defparam \psr_flags[9]~output .bus_hold = "false";
defparam \psr_flags[9]~output .open_drain_output = "false";
defparam \psr_flags[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \psr_flags[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[10]),
	.obar());
// synopsys translate_off
defparam \psr_flags[10]~output .bus_hold = "false";
defparam \psr_flags[10]~output .open_drain_output = "false";
defparam \psr_flags[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \psr_flags[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[11]),
	.obar());
// synopsys translate_off
defparam \psr_flags[11]~output .bus_hold = "false";
defparam \psr_flags[11]~output .open_drain_output = "false";
defparam \psr_flags[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \psr_flags[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[12]),
	.obar());
// synopsys translate_off
defparam \psr_flags[12]~output .bus_hold = "false";
defparam \psr_flags[12]~output .open_drain_output = "false";
defparam \psr_flags[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \psr_flags[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[13]),
	.obar());
// synopsys translate_off
defparam \psr_flags[13]~output .bus_hold = "false";
defparam \psr_flags[13]~output .open_drain_output = "false";
defparam \psr_flags[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \psr_flags[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[14]),
	.obar());
// synopsys translate_off
defparam \psr_flags[14]~output .bus_hold = "false";
defparam \psr_flags[14]~output .open_drain_output = "false";
defparam \psr_flags[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \psr_flags[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[15]),
	.obar());
// synopsys translate_off
defparam \psr_flags[15]~output .bus_hold = "false";
defparam \psr_flags[15]~output .open_drain_output = "false";
defparam \psr_flags[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \alucont[4]~input (
	.i(alucont[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alucont[4]~input_o ));
// synopsys translate_off
defparam \alucont[4]~input .bus_hold = "false";
defparam \alucont[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \alucont[1]~input (
	.i(alucont[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alucont[1]~input_o ));
// synopsys translate_off
defparam \alucont[1]~input .bus_hold = "false";
defparam \alucont[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \alucont[2]~input (
	.i(alucont[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alucont[2]~input_o ));
// synopsys translate_off
defparam \alucont[2]~input .bus_hold = "false";
defparam \alucont[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \alucont[3]~input (
	.i(alucont[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alucont[3]~input_o ));
// synopsys translate_off
defparam \alucont[3]~input .bus_hold = "false";
defparam \alucont[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \alucont[0]~input (
	.i(alucont[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alucont[0]~input_o ));
// synopsys translate_off
defparam \alucont[0]~input .bus_hold = "false";
defparam \alucont[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N39
cyclonev_lcell_comb \alunit|Mux16~0 (
// Equation(s):
// \alunit|Mux16~0_combout  = ( \alucont[3]~input_o  & ( \alucont[0]~input_o  & ( (\alucont[2]~input_o ) # (\alucont[4]~input_o ) ) ) ) # ( !\alucont[3]~input_o  & ( \alucont[0]~input_o  & ( ((!\alucont[1]~input_o  & \alucont[2]~input_o )) # 
// (\alucont[4]~input_o ) ) ) ) # ( \alucont[3]~input_o  & ( !\alucont[0]~input_o  & ( (\alucont[2]~input_o ) # (\alucont[4]~input_o ) ) ) ) # ( !\alucont[3]~input_o  & ( !\alucont[0]~input_o  & ( \alucont[4]~input_o  ) ) )

	.dataa(!\alucont[4]~input_o ),
	.datab(!\alucont[1]~input_o ),
	.datac(!\alucont[2]~input_o ),
	.datad(gnd),
	.datae(!\alucont[3]~input_o ),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux16~0 .extended_lut = "off";
defparam \alunit|Mux16~0 .lut_mask = 64'h55555F5F5D5D5F5F;
defparam \alunit|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \ra2[3]~input (
	.i(ra2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[3]~input_o ));
// synopsys translate_off
defparam \ra2[3]~input .bus_hold = "false";
defparam \ra2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \ra2[2]~input (
	.i(ra2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[2]~input_o ));
// synopsys translate_off
defparam \ra2[2]~input .bus_hold = "false";
defparam \ra2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \ra2[1]~input (
	.i(ra2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[1]~input_o ));
// synopsys translate_off
defparam \ra2[1]~input .bus_hold = "false";
defparam \ra2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \ra2[4]~input (
	.i(ra2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[4]~input_o ));
// synopsys translate_off
defparam \ra2[4]~input .bus_hold = "false";
defparam \ra2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \ra2[0]~input (
	.i(ra2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[0]~input_o ));
// synopsys translate_off
defparam \ra2[0]~input .bus_hold = "false";
defparam \ra2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N12
cyclonev_lcell_comb \rf|WideOr1 (
// Equation(s):
// \rf|WideOr1~combout  = ( \ra2[0]~input_o  ) # ( !\ra2[0]~input_o  & ( (((\ra2[4]~input_o ) # (\ra2[1]~input_o )) # (\ra2[2]~input_o )) # (\ra2[3]~input_o ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\ra2[1]~input_o ),
	.datad(!\ra2[4]~input_o ),
	.datae(gnd),
	.dataf(!\ra2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|WideOr1 .extended_lut = "off";
defparam \rf|WideOr1 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \rf|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: CLKCTRL_G10
=======
// Location: LABCELL_X35_Y69_N9
cyclonev_lcell_comb \vga|bit_gen|control|clk_25MHz~0 (
// Equation(s):
// \vga|bit_gen|control|clk_25MHz~0_combout  = ( !\vga|bit_gen|control|clk_25MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|clk_25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|clk_25MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|clk_25MHz~0 .extended_lut = "off";
defparam \vga|bit_gen|control|clk_25MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|bit_gen|control|clk_25MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y67_N47
dffeas \vga|bit_gen|control|clk_25MHz (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|clk_25MHz~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|clk_25MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|clk_25MHz .is_wysiwyg = "true";
defparam \vga|bit_gen|control|clk_25MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
>>>>>>> Stashed changes
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X88_Y25_N39
cyclonev_lcell_comb \rf|RAM~1600 (
// Equation(s):
// \rf|RAM~1600_combout  = ( !\alunit|result [0] )
=======
// Location: FF_X36_Y70_N20
dffeas \vga|bit_gen|control|h_count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|control|Add1~33 (
// Equation(s):
// \vga|bit_gen|control|Add1~33_sumout  = SUM(( \vga|bit_gen|control|h_count [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|control|Add1~34  = CARRY(( \vga|bit_gen|control|h_count [0] ) + ( VCC ) + ( !VCC ))
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
<<<<<<< Updated upstream
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [0]),
=======
	.datad(!\vga|bit_gen|control|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~33_sumout ),
	.cout(\vga|bit_gen|control|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~33 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|control|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|control|h_count~2 (
// Equation(s):
// \vga|bit_gen|control|h_count~2_combout  = ( \vga|bit_gen|control|Add1~33_sumout  & ( !\vga|bit_gen|control|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_count~2 .extended_lut = "off";
defparam \vga|bit_gen|control|h_count~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|bit_gen|control|h_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N5
dffeas \vga|bit_gen|control|h_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|h_count~2_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|control|Add1~37 (
// Equation(s):
// \vga|bit_gen|control|Add1~37_sumout  = SUM(( \vga|bit_gen|control|h_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add1~34  ))
// \vga|bit_gen|control|Add1~38  = CARRY(( \vga|bit_gen|control|h_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add1~34  ))

	.dataa(!\vga|bit_gen|control|h_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~37_sumout ),
	.cout(\vga|bit_gen|control|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~37 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|control|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N35
dffeas \vga|bit_gen|control|h_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|Add1~37_sumout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|control|Add1~5 (
// Equation(s):
// \vga|bit_gen|control|Add1~5_sumout  = SUM(( \vga|bit_gen|control|h_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add1~2  ))
// \vga|bit_gen|control|Add1~6  = CARRY(( \vga|bit_gen|control|h_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~5_sumout ),
	.cout(\vga|bit_gen|control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~5 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N21
cyclonev_lcell_comb \vga|bit_gen|control|Add1~17 (
// Equation(s):
// \vga|bit_gen|control|Add1~17_sumout  = SUM(( \vga|bit_gen|control|h_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add1~6  ))
// \vga|bit_gen|control|Add1~18  = CARRY(( \vga|bit_gen|control|h_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~17_sumout ),
	.cout(\vga|bit_gen|control|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~17 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N23
dffeas \vga|bit_gen|control|h_count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|control|Add1~49 (
// Equation(s):
// \vga|bit_gen|control|Add1~49_sumout  = SUM(( \vga|bit_gen|control|h_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add1~18  ))
// \vga|bit_gen|control|Add1~50  = CARRY(( \vga|bit_gen|control|h_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~49_sumout ),
	.cout(\vga|bit_gen|control|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~49 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N57
cyclonev_lcell_comb \vga|bit_gen|control|h_count~3 (
// Equation(s):
// \vga|bit_gen|control|h_count~3_combout  = (\vga|bit_gen|control|Add1~49_sumout  & !\vga|bit_gen|control|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|Add1~49_sumout ),
	.datad(!\vga|bit_gen|control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_count~3 .extended_lut = "off";
defparam \vga|bit_gen|control|h_count~3 .lut_mask = 64'h0F000F000F000F00;
defparam \vga|bit_gen|control|h_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N59
dffeas \vga|bit_gen|control|h_count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|h_count~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|control|Add1~9 (
// Equation(s):
// \vga|bit_gen|control|Add1~9_sumout  = SUM(( \vga|bit_gen|control|h_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add1~50  ))
// \vga|bit_gen|control|Add1~10  = CARRY(( \vga|bit_gen|control|h_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~9_sumout ),
	.cout(\vga|bit_gen|control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~9 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|control|h_count~0 (
// Equation(s):
// \vga|bit_gen|control|h_count~0_combout  = (!\vga|bit_gen|control|Equal0~1_combout  & \vga|bit_gen|control|Add1~9_sumout )

	.dataa(!\vga|bit_gen|control|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_count~0 .extended_lut = "off";
defparam \vga|bit_gen|control|h_count~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|bit_gen|control|h_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N23
dffeas \vga|bit_gen|control|h_count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|h_count~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|control|Add1~57 (
// Equation(s):
// \vga|bit_gen|control|Add1~57_sumout  = SUM(( \vga|bit_gen|control|h_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add1~10  ))
// \vga|bit_gen|control|Add1~58  = CARRY(( \vga|bit_gen|control|h_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~57_sumout ),
	.cout(\vga|bit_gen|control|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~57 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N47
dffeas \vga|bit_gen|control|h_count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|Add1~57_sumout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N6
cyclonev_lcell_comb \vga|bit_gen|control|Add1~41 (
// Equation(s):
// \vga|bit_gen|control|Add1~41_sumout  = SUM(( \vga|bit_gen|control|h_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add1~38  ))
// \vga|bit_gen|control|Add1~42  = CARRY(( \vga|bit_gen|control|h_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add1~38  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~41_sumout ),
	.cout(\vga|bit_gen|control|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~41 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N8
dffeas \vga|bit_gen|control|h_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|control|Add1~53 (
// Equation(s):
// \vga|bit_gen|control|Add1~53_sumout  = SUM(( \vga|bit_gen|control|h_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add1~42  ))
// \vga|bit_gen|control|Add1~54  = CARRY(( \vga|bit_gen|control|h_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~53_sumout ),
	.cout(\vga|bit_gen|control|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~53 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|control|h_count~4 (
// Equation(s):
// \vga|bit_gen|control|h_count~4_combout  = ( \vga|bit_gen|control|Add1~53_sumout  & ( !\vga|bit_gen|control|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_count~4 .extended_lut = "off";
defparam \vga|bit_gen|control|h_count~4 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|bit_gen|control|h_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N11
dffeas \vga|bit_gen|control|h_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|h_count~4_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Equal1~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Equal1~1_combout  = ( \vga|bit_gen|control|h_count [4] & ( (\vga|bit_gen|control|h_count [9] & (\vga|bit_gen|control|h_count [3] & (!\vga|bit_gen|control|h_count [0] & !\vga|bit_gen|control|h_count [7]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [9]),
	.datab(!\vga|bit_gen|control|h_count [3]),
	.datac(!\vga|bit_gen|control|h_count [0]),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Equal1~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Equal1~1 .lut_mask = 64'h0000000010001000;
defparam \vga|bit_gen|sprite_f3|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|control|Add1~45 (
// Equation(s):
// \vga|bit_gen|control|Add1~45_sumout  = SUM(( \vga|bit_gen|control|h_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add1~58  ))
// \vga|bit_gen|control|Add1~46  = CARRY(( \vga|bit_gen|control|h_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~45_sumout ),
	.cout(\vga|bit_gen|control|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~45 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N41
dffeas \vga|bit_gen|control|h_count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|Add1~45_sumout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N36
cyclonev_lcell_comb \vga|bit_gen|control|Add1~21 (
// Equation(s):
// \vga|bit_gen|control|Add1~21_sumout  = SUM(( \vga|bit_gen|control|h_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add1~46  ))
// \vga|bit_gen|control|Add1~22  = CARRY(( \vga|bit_gen|control|h_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~21_sumout ),
	.cout(\vga|bit_gen|control|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~21 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N56
dffeas \vga|bit_gen|control|h_count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|Add1~21_sumout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|control|Add1~25 (
// Equation(s):
// \vga|bit_gen|control|Add1~25_sumout  = SUM(( \vga|bit_gen|control|h_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add1~22  ))
// \vga|bit_gen|control|Add1~26  = CARRY(( \vga|bit_gen|control|h_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add1~22  ))

	.dataa(!\vga|bit_gen|control|h_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~25_sumout ),
	.cout(\vga|bit_gen|control|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~25 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N50
dffeas \vga|bit_gen|control|h_count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|Add1~25_sumout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|control|Add1~29 (
// Equation(s):
// \vga|bit_gen|control|Add1~29_sumout  = SUM(( \vga|bit_gen|control|h_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add1~26  ))
// \vga|bit_gen|control|Add1~30  = CARRY(( \vga|bit_gen|control|h_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add1~26  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~29_sumout ),
	.cout(\vga|bit_gen|control|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~29 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N44
dffeas \vga|bit_gen|control|h_count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N45
cyclonev_lcell_comb \vga|bit_gen|control|Add1~61 (
// Equation(s):
// \vga|bit_gen|control|Add1~61_sumout  = SUM(( \vga|bit_gen|control|h_count [15] ) + ( GND ) + ( \vga|bit_gen|control|Add1~30  ))

	.dataa(!\vga|bit_gen|control|h_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~61 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~61 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|control|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N53
dffeas \vga|bit_gen|control|h_count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|Add1~61_sumout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Equal1~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Equal1~0_combout  = ( !\vga|bit_gen|control|h_count [12] & ( !\vga|bit_gen|control|h_count [11] & ( (!\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [15] & !\vga|bit_gen|control|h_count [13])) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(!\vga|bit_gen|control|h_count [13]),
	.datae(!\vga|bit_gen|control|h_count [12]),
	.dataf(!\vga|bit_gen|control|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Equal1~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Equal1~0 .lut_mask = 64'hC000000000000000;
defparam \vga|bit_gen|sprite_f3|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N51
cyclonev_lcell_comb \vga|bit_gen|control|Equal0~0 (
// Equation(s):
// \vga|bit_gen|control|Equal0~0_combout  = ( !\vga|bit_gen|control|h_count [2] & ( (!\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|control|h_count [8] & !\vga|bit_gen|control|h_count [5])) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|control|h_count [8]),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal0~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal0~0 .lut_mask = 64'h2020202000000000;
defparam \vga|bit_gen|control|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|control|Equal0~1 (
// Equation(s):
// \vga|bit_gen|control|Equal0~1_combout  = ( \vga|bit_gen|control|Equal0~0_combout  & ( (!\vga|bit_gen|control|h_count [1] & (!\vga|bit_gen|control|h_count [10] & (\vga|bit_gen|sprite_f3|Equal1~1_combout  & \vga|bit_gen|sprite_f3|Equal1~0_combout ))) ) )

	.dataa(!\vga|bit_gen|control|h_count [1]),
	.datab(!\vga|bit_gen|control|h_count [10]),
	.datac(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datad(!\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal0~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal0~1 .lut_mask = 64'h0000000000080008;
defparam \vga|bit_gen|control|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|control|Add1~13 (
// Equation(s):
// \vga|bit_gen|control|Add1~13_sumout  = SUM(( \vga|bit_gen|control|h_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add1~54  ))
// \vga|bit_gen|control|Add1~14  = CARRY(( \vga|bit_gen|control|h_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~13_sumout ),
	.cout(\vga|bit_gen|control|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~13 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N57
cyclonev_lcell_comb \vga|bit_gen|control|h_count~1 (
// Equation(s):
// \vga|bit_gen|control|h_count~1_combout  = ( \vga|bit_gen|control|Add1~13_sumout  & ( !\vga|bit_gen|control|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_count~1 .extended_lut = "off";
defparam \vga|bit_gen|control|h_count~1 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|bit_gen|control|h_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N17
dffeas \vga|bit_gen|control|h_count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|h_count~1_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N15
cyclonev_lcell_comb \vga|bit_gen|control|Add1~1 (
// Equation(s):
// \vga|bit_gen|control|Add1~1_sumout  = SUM(( \vga|bit_gen|control|h_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add1~14  ))
// \vga|bit_gen|control|Add1~2  = CARRY(( \vga|bit_gen|control|h_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~1_sumout ),
	.cout(\vga|bit_gen|control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N17
dffeas \vga|bit_gen|control|h_count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|control|Equal2~0 (
// Equation(s):
// \vga|bit_gen|control|Equal2~0_combout  = ( !\vga|bit_gen|control|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count~2_combout  & (!\vga|bit_gen|control|Add1~41_sumout  & !\vga|bit_gen|control|Add1~45_sumout )) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count~2_combout ),
	.datac(!\vga|bit_gen|control|Add1~41_sumout ),
	.datad(!\vga|bit_gen|control|Add1~45_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal2~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal2~0 .lut_mask = 64'hC000C00000000000;
defparam \vga|bit_gen|control|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|control|Equal2~1 (
// Equation(s):
// \vga|bit_gen|control|Equal2~1_combout  = ( !\vga|bit_gen|control|Add1~61_sumout  & ( (!\vga|bit_gen|control|Add1~57_sumout  & (!\vga|bit_gen|control|h_count~4_combout  & !\vga|bit_gen|control|h_count~3_combout )) ) )

	.dataa(!\vga|bit_gen|control|Add1~57_sumout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count~4_combout ),
	.datad(!\vga|bit_gen|control|h_count~3_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal2~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal2~1 .lut_mask = 64'hA000A00000000000;
defparam \vga|bit_gen|control|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|control|Equal2~2 (
// Equation(s):
// \vga|bit_gen|control|Equal2~2_combout  = ( \vga|bit_gen|control|Equal2~1_combout  & ( (!\vga|bit_gen|control|Add1~25_sumout  & (!\vga|bit_gen|control|Add1~21_sumout  & (\vga|bit_gen|control|Equal2~0_combout  & !\vga|bit_gen|control|Add1~29_sumout ))) ) )

	.dataa(!\vga|bit_gen|control|Add1~25_sumout ),
	.datab(!\vga|bit_gen|control|Add1~21_sumout ),
	.datac(!\vga|bit_gen|control|Equal2~0_combout ),
	.datad(!\vga|bit_gen|control|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal2~2 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal2~2 .lut_mask = 64'h0000000008000800;
defparam \vga|bit_gen|control|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|control|Equal3~0 (
// Equation(s):
// \vga|bit_gen|control|Equal3~0_combout  = ( \vga|bit_gen|control|Equal2~2_combout  & ( (\vga|bit_gen|control|h_count~1_combout  & (\vga|bit_gen|control|Add1~17_sumout  & \vga|bit_gen|control|h_count~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count~1_combout ),
	.datac(!\vga|bit_gen|control|Add1~17_sumout ),
	.datad(!\vga|bit_gen|control|h_count~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal3~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal3~0 .lut_mask = 64'h0000000000030003;
defparam \vga|bit_gen|control|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N6
cyclonev_lcell_comb \vga|bit_gen|control|Equal2~3 (
// Equation(s):
// \vga|bit_gen|control|Equal2~3_combout  = ( !\vga|bit_gen|control|h_count~0_combout  & ( \vga|bit_gen|control|Equal2~2_combout  & ( (!\vga|bit_gen|control|Add1~5_sumout  & (!\vga|bit_gen|control|Add1~1_sumout  & (!\vga|bit_gen|control|Add1~17_sumout  & 
// !\vga|bit_gen|control|h_count~1_combout ))) ) ) )

	.dataa(!\vga|bit_gen|control|Add1~5_sumout ),
	.datab(!\vga|bit_gen|control|Add1~1_sumout ),
	.datac(!\vga|bit_gen|control|Add1~17_sumout ),
	.datad(!\vga|bit_gen|control|h_count~1_combout ),
	.datae(!\vga|bit_gen|control|h_count~0_combout ),
	.dataf(!\vga|bit_gen|control|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal2~3 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal2~3 .lut_mask = 64'h0000000080000000;
defparam \vga|bit_gen|control|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N45
cyclonev_lcell_comb \vga|bit_gen|control|h_sync~0 (
// Equation(s):
// \vga|bit_gen|control|h_sync~0_combout  = ( \vga|bit_gen|control|Equal2~3_combout  ) # ( !\vga|bit_gen|control|Equal2~3_combout  & ( (!\vga|bit_gen|control|Add1~5_sumout  & (\vga|bit_gen|control|h_sync~q  & ((!\vga|bit_gen|control|Equal3~0_combout ) # 
// (\vga|bit_gen|control|Add1~1_sumout )))) # (\vga|bit_gen|control|Add1~5_sumout  & (((\vga|bit_gen|control|Add1~1_sumout  & \vga|bit_gen|control|Equal3~0_combout )) # (\vga|bit_gen|control|h_sync~q ))) ) )

	.dataa(!\vga|bit_gen|control|Add1~5_sumout ),
	.datab(!\vga|bit_gen|control|Add1~1_sumout ),
	.datac(!\vga|bit_gen|control|Equal3~0_combout ),
	.datad(!\vga|bit_gen|control|h_sync~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_sync~0 .extended_lut = "off";
defparam \vga|bit_gen|control|h_sync~0 .lut_mask = 64'h01F701F7FFFFFFFF;
defparam \vga|bit_gen|control|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|control|v_sync~0 (
// Equation(s):
// \vga|bit_gen|control|v_sync~0_combout  = ( \vga|bit_gen|control|clk_25MHz~q  & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|clk_25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_sync~0 .extended_lut = "off";
defparam \vga|bit_gen|control|v_sync~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|bit_gen|control|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N44
dffeas \vga|bit_gen|control|h_sync (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|h_sync~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|v_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_sync .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y71_N40
dffeas \vga|bit_gen|vga_hsync (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|h_sync~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_hsync .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_hsync .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N8
dffeas \vga|bit_gen|control|v_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_count~5_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N0
cyclonev_lcell_comb \vga|bit_gen|control|Add0~57 (
// Equation(s):
// \vga|bit_gen|control|Add0~57_sumout  = SUM(( \vga|bit_gen|control|v_count [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|control|Add0~58  = CARRY(( \vga|bit_gen|control|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~57_sumout ),
	.cout(\vga|bit_gen|control|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~57 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|control|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N57
cyclonev_lcell_comb \vga|bit_gen|control|v_count~18 (
// Equation(s):
// \vga|bit_gen|control|v_count~18_combout  = ( \vga|bit_gen|control|Add0~57_sumout  & ( (\vga|bit_gen|control|Equal0~1_combout ) # (\vga|bit_gen|control|v_count [0]) ) ) # ( !\vga|bit_gen|control|Add0~57_sumout  & ( (\vga|bit_gen|control|v_count [0] & 
// !\vga|bit_gen|control|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [0]),
	.datad(!\vga|bit_gen|control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~18 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~18 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vga|bit_gen|control|v_count~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N50
dffeas \vga|bit_gen|control|v_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_count~18_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|control|Add0~5 (
// Equation(s):
// \vga|bit_gen|control|Add0~5_sumout  = SUM(( \vga|bit_gen|control|v_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add0~58  ))
// \vga|bit_gen|control|Add0~6  = CARRY(( \vga|bit_gen|control|v_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~5_sumout ),
	.cout(\vga|bit_gen|control|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~5 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|control|Add0~1 (
// Equation(s):
// \vga|bit_gen|control|Add0~1_sumout  = SUM(( \vga|bit_gen|control|v_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add0~6  ))
// \vga|bit_gen|control|Add0~2  = CARRY(( \vga|bit_gen|control|v_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~1_sumout ),
	.cout(\vga|bit_gen|control|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N51
cyclonev_lcell_comb \vga|bit_gen|control|v_count~0 (
// Equation(s):
// \vga|bit_gen|control|v_count~0_combout  = ( \vga|bit_gen|control|Add0~1_sumout  & ( (\vga|bit_gen|control|v_count [2]) # (\vga|bit_gen|control|Equal0~1_combout ) ) ) # ( !\vga|bit_gen|control|Add0~1_sumout  & ( (!\vga|bit_gen|control|Equal0~1_combout  & 
// \vga|bit_gen|control|v_count [2]) ) )

	.dataa(!\vga|bit_gen|control|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~0 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|bit_gen|control|v_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|control|v_count[2]~feeder (
// Equation(s):
// \vga|bit_gen|control|v_count[2]~feeder_combout  = ( \vga|bit_gen|control|v_count~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|control|v_count[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|control|v_count[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N56
dffeas \vga|bit_gen|control|v_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|v_count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N9
cyclonev_lcell_comb \vga|bit_gen|control|Add0~25 (
// Equation(s):
// \vga|bit_gen|control|Add0~25_sumout  = SUM(( \vga|bit_gen|control|v_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add0~2  ))
// \vga|bit_gen|control|Add0~26  = CARRY(( \vga|bit_gen|control|v_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~25_sumout ),
	.cout(\vga|bit_gen|control|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~25 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N51
cyclonev_lcell_comb \vga|bit_gen|control|v_count~10 (
// Equation(s):
// \vga|bit_gen|control|v_count~10_combout  = ( \vga|bit_gen|control|v_count [3] & ( !\vga|bit_gen|control|v_count~4_combout  & ( (!\vga|bit_gen|control|Equal0~1_combout ) # (\vga|bit_gen|control|Add0~25_sumout ) ) ) ) # ( !\vga|bit_gen|control|v_count [3] & 
// ( !\vga|bit_gen|control|v_count~4_combout  & ( (\vga|bit_gen|control|Equal0~1_combout  & \vga|bit_gen|control|Add0~25_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|Equal0~1_combout ),
	.datac(!\vga|bit_gen|control|Add0~25_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|v_count [3]),
	.dataf(!\vga|bit_gen|control|v_count~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~10 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~10 .lut_mask = 64'h0303CFCF00000000;
defparam \vga|bit_gen|control|v_count~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N59
dffeas \vga|bit_gen|control|v_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_count~10_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N12
cyclonev_lcell_comb \vga|bit_gen|control|Add0~45 (
// Equation(s):
// \vga|bit_gen|control|Add0~45_sumout  = SUM(( \vga|bit_gen|control|v_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add0~26  ))
// \vga|bit_gen|control|Add0~46  = CARRY(( \vga|bit_gen|control|v_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~45_sumout ),
	.cout(\vga|bit_gen|control|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~45 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N57
cyclonev_lcell_comb \vga|bit_gen|control|v_count~15 (
// Equation(s):
// \vga|bit_gen|control|v_count~15_combout  = ( \vga|bit_gen|control|v_count [4] & ( \vga|bit_gen|control|Equal0~1_combout  & ( \vga|bit_gen|control|Add0~45_sumout  ) ) ) # ( !\vga|bit_gen|control|v_count [4] & ( \vga|bit_gen|control|Equal0~1_combout  & ( 
// \vga|bit_gen|control|Add0~45_sumout  ) ) ) # ( \vga|bit_gen|control|v_count [4] & ( !\vga|bit_gen|control|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|Add0~45_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|v_count [4]),
	.dataf(!\vga|bit_gen|control|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~15 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~15 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \vga|bit_gen|control|v_count~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N59
dffeas \vga|bit_gen|control|v_count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|v_count~15_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N15
cyclonev_lcell_comb \vga|bit_gen|control|Add0~9 (
// Equation(s):
// \vga|bit_gen|control|Add0~9_sumout  = SUM(( \vga|bit_gen|control|v_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add0~46  ))
// \vga|bit_gen|control|Add0~10  = CARRY(( \vga|bit_gen|control|v_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~9_sumout ),
	.cout(\vga|bit_gen|control|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~9 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|control|v_count~6 (
// Equation(s):
// \vga|bit_gen|control|v_count~6_combout  = ( \vga|bit_gen|control|Add0~9_sumout  & ( (\vga|bit_gen|control|v_count [5]) # (\vga|bit_gen|control|Equal0~1_combout ) ) ) # ( !\vga|bit_gen|control|Add0~9_sumout  & ( (!\vga|bit_gen|control|Equal0~1_combout  & 
// \vga|bit_gen|control|v_count [5]) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|Equal0~1_combout ),
	.datac(!\vga|bit_gen|control|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~6 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~6 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|bit_gen|control|v_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N56
dffeas \vga|bit_gen|control|v_count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_count~6_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N18
cyclonev_lcell_comb \vga|bit_gen|control|Add0~21 (
// Equation(s):
// \vga|bit_gen|control|Add0~21_sumout  = SUM(( \vga|bit_gen|control|v_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add0~10  ))
// \vga|bit_gen|control|Add0~22  = CARRY(( \vga|bit_gen|control|v_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add0~10  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~21_sumout ),
	.cout(\vga|bit_gen|control|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~21 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N12
cyclonev_lcell_comb \vga|bit_gen|control|v_count~9 (
// Equation(s):
// \vga|bit_gen|control|v_count~9_combout  = ( \vga|bit_gen|control|v_count [6] & ( \vga|bit_gen|control|Add0~21_sumout  ) ) # ( !\vga|bit_gen|control|v_count [6] & ( \vga|bit_gen|control|Add0~21_sumout  & ( \vga|bit_gen|control|Equal0~1_combout  ) ) ) # ( 
// \vga|bit_gen|control|v_count [6] & ( !\vga|bit_gen|control|Add0~21_sumout  & ( !\vga|bit_gen|control|Equal0~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|Equal0~1_combout ),
	.datae(!\vga|bit_gen|control|v_count [6]),
	.dataf(!\vga|bit_gen|control|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~9 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~9 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \vga|bit_gen|control|v_count~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N54
cyclonev_lcell_comb \vga|bit_gen|control|v_count[6]~feeder (
// Equation(s):
// \vga|bit_gen|control|v_count[6]~feeder_combout  = ( \vga|bit_gen|control|v_count~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[6]~feeder .extended_lut = "off";
defparam \vga|bit_gen|control|v_count[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|control|v_count[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N56
dffeas \vga|bit_gen|control|v_count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|v_count[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N21
cyclonev_lcell_comb \vga|bit_gen|control|Add0~13 (
// Equation(s):
// \vga|bit_gen|control|Add0~13_sumout  = SUM(( \vga|bit_gen|control|v_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add0~22  ))
// \vga|bit_gen|control|Add0~14  = CARRY(( \vga|bit_gen|control|v_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~13_sumout ),
	.cout(\vga|bit_gen|control|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~13 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N48
cyclonev_lcell_comb \vga|bit_gen|control|v_count~7 (
// Equation(s):
// \vga|bit_gen|control|v_count~7_combout  = ( \vga|bit_gen|control|Add0~13_sumout  & ( (\vga|bit_gen|control|v_count [7]) # (\vga|bit_gen|control|Equal0~1_combout ) ) ) # ( !\vga|bit_gen|control|Add0~13_sumout  & ( (!\vga|bit_gen|control|Equal0~1_combout  & 
// \vga|bit_gen|control|v_count [7]) ) )

	.dataa(!\vga|bit_gen|control|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~7 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|bit_gen|control|v_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N53
dffeas \vga|bit_gen|control|v_count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_count~7_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|control|Add0~17 (
// Equation(s):
// \vga|bit_gen|control|Add0~17_sumout  = SUM(( \vga|bit_gen|control|v_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add0~14  ))
// \vga|bit_gen|control|Add0~18  = CARRY(( \vga|bit_gen|control|v_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~17_sumout ),
	.cout(\vga|bit_gen|control|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~17 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N30
cyclonev_lcell_comb \vga|bit_gen|control|v_count~8 (
// Equation(s):
// \vga|bit_gen|control|v_count~8_combout  = ( \vga|bit_gen|control|v_count [8] & ( \vga|bit_gen|control|Add0~17_sumout  ) ) # ( !\vga|bit_gen|control|v_count [8] & ( \vga|bit_gen|control|Add0~17_sumout  & ( \vga|bit_gen|control|Equal0~1_combout  ) ) ) # ( 
// \vga|bit_gen|control|v_count [8] & ( !\vga|bit_gen|control|Add0~17_sumout  & ( !\vga|bit_gen|control|Equal0~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|v_count [8]),
	.dataf(!\vga|bit_gen|control|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~8 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~8 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \vga|bit_gen|control|v_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N57
cyclonev_lcell_comb \vga|bit_gen|control|v_count[8]~feeder (
// Equation(s):
// \vga|bit_gen|control|v_count[8]~feeder_combout  = ( \vga|bit_gen|control|v_count~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[8]~feeder .extended_lut = "off";
defparam \vga|bit_gen|control|v_count[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|control|v_count[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N59
dffeas \vga|bit_gen|control|v_count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|v_count[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N27
cyclonev_lcell_comb \vga|bit_gen|control|Add0~61 (
// Equation(s):
// \vga|bit_gen|control|Add0~61_sumout  = SUM(( \vga|bit_gen|control|v_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add0~18  ))
// \vga|bit_gen|control|Add0~62  = CARRY(( \vga|bit_gen|control|v_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~61_sumout ),
	.cout(\vga|bit_gen|control|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~61 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|control|v_count~19 (
// Equation(s):
// \vga|bit_gen|control|v_count~19_combout  = ( !\vga|bit_gen|control|v_count~4_combout  & ( (!\vga|bit_gen|control|Equal0~1_combout  & ((\vga|bit_gen|control|v_count [9]))) # (\vga|bit_gen|control|Equal0~1_combout  & (\vga|bit_gen|control|Add0~61_sumout )) 
// ) )

	.dataa(!\vga|bit_gen|control|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|Add0~61_sumout ),
	.datad(!\vga|bit_gen|control|v_count [9]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~19 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~19 .lut_mask = 64'h05AF05AF00000000;
defparam \vga|bit_gen|control|v_count~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N50
dffeas \vga|bit_gen|control|v_count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|v_count~19_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|control|Add0~49 (
// Equation(s):
// \vga|bit_gen|control|Add0~49_sumout  = SUM(( \vga|bit_gen|control|v_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add0~62  ))
// \vga|bit_gen|control|Add0~50  = CARRY(( \vga|bit_gen|control|v_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~49_sumout ),
	.cout(\vga|bit_gen|control|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~49 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|control|v_count~16 (
// Equation(s):
// \vga|bit_gen|control|v_count~16_combout  = ( \vga|bit_gen|control|Add0~49_sumout  & ( (\vga|bit_gen|control|Equal0~1_combout ) # (\vga|bit_gen|control|v_count [10]) ) ) # ( !\vga|bit_gen|control|Add0~49_sumout  & ( (\vga|bit_gen|control|v_count [10] & 
// !\vga|bit_gen|control|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [10]),
	.datad(!\vga|bit_gen|control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~16 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~16 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vga|bit_gen|control|v_count~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N53
dffeas \vga|bit_gen|control|v_count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_count~16_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N33
cyclonev_lcell_comb \vga|bit_gen|control|Add0~53 (
// Equation(s):
// \vga|bit_gen|control|Add0~53_sumout  = SUM(( \vga|bit_gen|control|v_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add0~50  ))
// \vga|bit_gen|control|Add0~54  = CARRY(( \vga|bit_gen|control|v_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~53_sumout ),
	.cout(\vga|bit_gen|control|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~53 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N36
cyclonev_lcell_comb \vga|bit_gen|control|v_count~17 (
// Equation(s):
// \vga|bit_gen|control|v_count~17_combout  = ( \vga|bit_gen|control|Add0~53_sumout  & ( (\vga|bit_gen|control|Equal0~1_combout ) # (\vga|bit_gen|control|v_count [11]) ) ) # ( !\vga|bit_gen|control|Add0~53_sumout  & ( (\vga|bit_gen|control|v_count [11] & 
// !\vga|bit_gen|control|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [11]),
	.datad(!\vga|bit_gen|control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~17 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~17 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vga|bit_gen|control|v_count~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N47
dffeas \vga|bit_gen|control|v_count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_count~17_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|control|Add0~29 (
// Equation(s):
// \vga|bit_gen|control|Add0~29_sumout  = SUM(( \vga|bit_gen|control|v_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add0~54  ))
// \vga|bit_gen|control|Add0~30  = CARRY(( \vga|bit_gen|control|v_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~29_sumout ),
	.cout(\vga|bit_gen|control|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~29 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|control|v_count~11 (
// Equation(s):
// \vga|bit_gen|control|v_count~11_combout  = ( \vga|bit_gen|control|Add0~29_sumout  & ( (\vga|bit_gen|control|Equal0~1_combout ) # (\vga|bit_gen|control|v_count [12]) ) ) # ( !\vga|bit_gen|control|Add0~29_sumout  & ( (\vga|bit_gen|control|v_count [12] & 
// !\vga|bit_gen|control|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [12]),
	.datad(!\vga|bit_gen|control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~11 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~11 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vga|bit_gen|control|v_count~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N29
dffeas \vga|bit_gen|control|v_count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_count~11_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N39
cyclonev_lcell_comb \vga|bit_gen|control|Add0~33 (
// Equation(s):
// \vga|bit_gen|control|Add0~33_sumout  = SUM(( \vga|bit_gen|control|v_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add0~30  ))
// \vga|bit_gen|control|Add0~34  = CARRY(( \vga|bit_gen|control|v_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add0~30  ))

	.dataa(!\vga|bit_gen|control|v_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~33_sumout ),
	.cout(\vga|bit_gen|control|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~33 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|control|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|control|v_count~12 (
// Equation(s):
// \vga|bit_gen|control|v_count~12_combout  = (!\vga|bit_gen|control|Equal0~1_combout  & (\vga|bit_gen|control|v_count [13])) # (\vga|bit_gen|control|Equal0~1_combout  & ((\vga|bit_gen|control|Add0~33_sumout )))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [13]),
	.datac(!\vga|bit_gen|control|Add0~33_sumout ),
	.datad(!\vga|bit_gen|control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~12 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~12 .lut_mask = 64'h330F330F330F330F;
defparam \vga|bit_gen|control|v_count~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N11
dffeas \vga|bit_gen|control|v_count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|v_count~12_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|control|Add0~37 (
// Equation(s):
// \vga|bit_gen|control|Add0~37_sumout  = SUM(( \vga|bit_gen|control|v_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add0~34  ))
// \vga|bit_gen|control|Add0~38  = CARRY(( \vga|bit_gen|control|v_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~37_sumout ),
	.cout(\vga|bit_gen|control|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~37 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N51
cyclonev_lcell_comb \vga|bit_gen|control|v_count~13 (
// Equation(s):
// \vga|bit_gen|control|v_count~13_combout  = ( \vga|bit_gen|control|Add0~37_sumout  & ( (\vga|bit_gen|control|v_count [14]) # (\vga|bit_gen|control|Equal0~1_combout ) ) ) # ( !\vga|bit_gen|control|Add0~37_sumout  & ( (!\vga|bit_gen|control|Equal0~1_combout  
// & \vga|bit_gen|control|v_count [14]) ) )

	.dataa(!\vga|bit_gen|control|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~13 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~13 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|bit_gen|control|v_count~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N2
dffeas \vga|bit_gen|control|v_count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_count~13_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N45
cyclonev_lcell_comb \vga|bit_gen|control|Add0~41 (
// Equation(s):
// \vga|bit_gen|control|Add0~41_sumout  = SUM(( \vga|bit_gen|control|v_count [15] ) + ( GND ) + ( \vga|bit_gen|control|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~41 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|control|v_count~14 (
// Equation(s):
// \vga|bit_gen|control|v_count~14_combout  = ( \vga|bit_gen|control|Add0~41_sumout  & ( (\vga|bit_gen|control|v_count [15]) # (\vga|bit_gen|control|Equal0~1_combout ) ) ) # ( !\vga|bit_gen|control|Add0~41_sumout  & ( (!\vga|bit_gen|control|Equal0~1_combout  
// & \vga|bit_gen|control|v_count [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|Equal0~1_combout ),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~14 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~14 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \vga|bit_gen|control|v_count~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N56
dffeas \vga|bit_gen|control|v_count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|v_count~14_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N6
cyclonev_lcell_comb \vga|bit_gen|control|v_count~2 (
// Equation(s):
// \vga|bit_gen|control|v_count~2_combout  = ( !\vga|bit_gen|control|v_count [11] & ( (!\vga|bit_gen|control|v_count [12] & (!\vga|bit_gen|control|v_count [13] & (!\vga|bit_gen|control|v_count [14] & !\vga|bit_gen|control|v_count [15]))) ) )

	.dataa(!\vga|bit_gen|control|v_count [12]),
	.datab(!\vga|bit_gen|control|v_count [13]),
	.datac(!\vga|bit_gen|control|v_count [14]),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~2 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~2 .lut_mask = 64'h8000800000000000;
defparam \vga|bit_gen|control|v_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|control|v_count~1 (
// Equation(s):
// \vga|bit_gen|control|v_count~1_combout  = ( \vga|bit_gen|control|v_count [0] & ( (!\vga|bit_gen|control|v_count [1] & (!\vga|bit_gen|control|v_count [2] & \vga|bit_gen|control|v_count [3])) ) )

	.dataa(!\vga|bit_gen|control|v_count [1]),
	.datab(!\vga|bit_gen|control|v_count [2]),
	.datac(!\vga|bit_gen|control|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~1 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~1 .lut_mask = 64'h0000000008080808;
defparam \vga|bit_gen|control|v_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N57
cyclonev_lcell_comb \vga|bit_gen|control|v_count~3 (
// Equation(s):
// \vga|bit_gen|control|v_count~3_combout  = ( !\vga|bit_gen|control|v_count [7] & ( (!\vga|bit_gen|control|v_count [5] & (!\vga|bit_gen|control|v_count [6] & (\vga|bit_gen|control|v_count [9] & !\vga|bit_gen|control|v_count [8]))) ) )

	.dataa(!\vga|bit_gen|control|v_count [5]),
	.datab(!\vga|bit_gen|control|v_count [6]),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(!\vga|bit_gen|control|v_count [8]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~3 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~3 .lut_mask = 64'h0800080000000000;
defparam \vga|bit_gen|control|v_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|control|v_count~4 (
// Equation(s):
// \vga|bit_gen|control|v_count~4_combout  = ( !\vga|bit_gen|control|v_count [10] & ( \vga|bit_gen|control|Equal0~1_combout  & ( (\vga|bit_gen|control|v_count~2_combout  & (\vga|bit_gen|control|v_count~1_combout  & (!\vga|bit_gen|control|v_count [4] & 
// \vga|bit_gen|control|v_count~3_combout ))) ) ) )

	.dataa(!\vga|bit_gen|control|v_count~2_combout ),
	.datab(!\vga|bit_gen|control|v_count~1_combout ),
	.datac(!\vga|bit_gen|control|v_count [4]),
	.datad(!\vga|bit_gen|control|v_count~3_combout ),
	.datae(!\vga|bit_gen|control|v_count [10]),
	.dataf(!\vga|bit_gen|control|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~4 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~4 .lut_mask = 64'h0000000000100000;
defparam \vga|bit_gen|control|v_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|control|v_count~5 (
// Equation(s):
// \vga|bit_gen|control|v_count~5_combout  = ( !\vga|bit_gen|control|v_count~4_combout  & ( (!\vga|bit_gen|control|Equal0~1_combout  & (\vga|bit_gen|control|v_count [1])) # (\vga|bit_gen|control|Equal0~1_combout  & ((\vga|bit_gen|control|Add0~5_sumout ))) ) 
// )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [1]),
	.datac(!\vga|bit_gen|control|Equal0~1_combout ),
	.datad(!\vga|bit_gen|control|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count~5 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count~5 .lut_mask = 64'h303F303F00000000;
defparam \vga|bit_gen|control|v_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|control|Equal5~0 (
// Equation(s):
// \vga|bit_gen|control|Equal5~0_combout  = ( !\vga|bit_gen|control|v_count~19_combout  & ( (!\vga|bit_gen|control|v_count~17_combout  & (!\vga|bit_gen|control|v_count~18_combout  & (!\vga|bit_gen|control|v_count~15_combout  & 
// !\vga|bit_gen|control|v_count~16_combout ))) ) )

	.dataa(!\vga|bit_gen|control|v_count~17_combout ),
	.datab(!\vga|bit_gen|control|v_count~18_combout ),
	.datac(!\vga|bit_gen|control|v_count~15_combout ),
	.datad(!\vga|bit_gen|control|v_count~16_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal5~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal5~0 .lut_mask = 64'h8000800000000000;
defparam \vga|bit_gen|control|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|control|Equal5~1 (
// Equation(s):
// \vga|bit_gen|control|Equal5~1_combout  = ( !\vga|bit_gen|control|v_count~11_combout  & ( (!\vga|bit_gen|control|v_count~13_combout  & (!\vga|bit_gen|control|v_count~14_combout  & (!\vga|bit_gen|control|v_count~12_combout  & 
// \vga|bit_gen|control|Equal5~0_combout ))) ) )

	.dataa(!\vga|bit_gen|control|v_count~13_combout ),
	.datab(!\vga|bit_gen|control|v_count~14_combout ),
	.datac(!\vga|bit_gen|control|v_count~12_combout ),
	.datad(!\vga|bit_gen|control|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal5~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal5~1 .lut_mask = 64'h0080008000000000;
defparam \vga|bit_gen|control|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|control|Equal6~0 (
// Equation(s):
// \vga|bit_gen|control|Equal6~0_combout  = ( \vga|bit_gen|control|v_count~6_combout  & ( \vga|bit_gen|control|Equal5~1_combout  & ( (\vga|bit_gen|control|v_count~10_combout  & (\vga|bit_gen|control|v_count~7_combout  & 
// (\vga|bit_gen|control|v_count~8_combout  & \vga|bit_gen|control|v_count~9_combout ))) ) ) )

	.dataa(!\vga|bit_gen|control|v_count~10_combout ),
	.datab(!\vga|bit_gen|control|v_count~7_combout ),
	.datac(!\vga|bit_gen|control|v_count~8_combout ),
	.datad(!\vga|bit_gen|control|v_count~9_combout ),
	.datae(!\vga|bit_gen|control|v_count~6_combout ),
	.dataf(!\vga|bit_gen|control|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal6~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal6~0 .lut_mask = 64'h0000000000000001;
defparam \vga|bit_gen|control|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N15
cyclonev_lcell_comb \vga|bit_gen|control|Equal5~2 (
// Equation(s):
// \vga|bit_gen|control|Equal5~2_combout  = ( !\vga|bit_gen|control|v_count~10_combout  & ( (!\vga|bit_gen|control|v_count~0_combout  & (!\vga|bit_gen|control|v_count~5_combout  & (!\vga|bit_gen|control|v_count~9_combout  & 
// !\vga|bit_gen|control|v_count~7_combout ))) ) )

	.dataa(!\vga|bit_gen|control|v_count~0_combout ),
	.datab(!\vga|bit_gen|control|v_count~5_combout ),
	.datac(!\vga|bit_gen|control|v_count~9_combout ),
	.datad(!\vga|bit_gen|control|v_count~7_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal5~2 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal5~2 .lut_mask = 64'h8000800000000000;
defparam \vga|bit_gen|control|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|control|Equal5~3 (
// Equation(s):
// \vga|bit_gen|control|Equal5~3_combout  = ( \vga|bit_gen|control|Equal5~2_combout  & ( (\vga|bit_gen|control|Equal5~1_combout  & (!\vga|bit_gen|control|v_count~6_combout  & !\vga|bit_gen|control|v_count~8_combout )) ) )

	.dataa(!\vga|bit_gen|control|Equal5~1_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count~6_combout ),
	.datad(!\vga|bit_gen|control|v_count~8_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal5~3 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal5~3 .lut_mask = 64'h0000000050005000;
defparam \vga|bit_gen|control|Equal5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|control|v_sync~1 (
// Equation(s):
// \vga|bit_gen|control|v_sync~1_combout  = ( \vga|bit_gen|control|Equal5~3_combout  ) # ( !\vga|bit_gen|control|Equal5~3_combout  & ( (!\vga|bit_gen|control|v_sync~q  & (!\vga|bit_gen|control|v_count~5_combout  & (\vga|bit_gen|control|Equal6~0_combout  & 
// \vga|bit_gen|control|v_count~0_combout ))) # (\vga|bit_gen|control|v_sync~q  & ((!\vga|bit_gen|control|v_count~5_combout ) # ((!\vga|bit_gen|control|Equal6~0_combout ) # (\vga|bit_gen|control|v_count~0_combout )))) ) )

	.dataa(!\vga|bit_gen|control|v_sync~q ),
	.datab(!\vga|bit_gen|control|v_count~5_combout ),
	.datac(!\vga|bit_gen|control|Equal6~0_combout ),
	.datad(!\vga|bit_gen|control|v_count~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_sync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_sync~1 .extended_lut = "off";
defparam \vga|bit_gen|control|v_sync~1 .lut_mask = 64'h545D545DFFFFFFFF;
defparam \vga|bit_gen|control|v_sync~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N23
dffeas \vga|bit_gen|control|v_sync (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_sync~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|v_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_sync .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N40
dffeas \vga|bit_gen|vga_vsync (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_sync~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_vsync .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_vsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N51
cyclonev_lcell_comb \vga|bit_gen|control|line~0 (
// Equation(s):
// \vga|bit_gen|control|line~0_combout  = ( \vga|bit_gen|control|Equal2~3_combout  ) # ( !\vga|bit_gen|control|Equal2~3_combout  & ( (\vga|bit_gen|control|line~q  & (((!\vga|bit_gen|control|Equal3~0_combout ) # (\vga|bit_gen|control|Add1~1_sumout )) # 
// (\vga|bit_gen|control|Add1~5_sumout ))) ) )

	.dataa(!\vga|bit_gen|control|Add1~5_sumout ),
	.datab(!\vga|bit_gen|control|Add1~1_sumout ),
	.datac(!\vga|bit_gen|control|Equal3~0_combout ),
	.datad(!\vga|bit_gen|control|line~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|line~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|line~0 .extended_lut = "off";
defparam \vga|bit_gen|control|line~0 .lut_mask = 64'h00F700F7FFFFFFFF;
defparam \vga|bit_gen|control|line~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N53
dffeas \vga|bit_gen|control|line (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|line~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|line~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|line .is_wysiwyg = "true";
defparam \vga|bit_gen|control|line .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|control|frame~0 (
// Equation(s):
// \vga|bit_gen|control|frame~0_combout  = ( \vga|bit_gen|control|Equal5~3_combout  ) # ( !\vga|bit_gen|control|Equal5~3_combout  & ( (\vga|bit_gen|control|frame~q  & (((!\vga|bit_gen|control|v_count~5_combout ) # (!\vga|bit_gen|control|Equal6~0_combout )) # 
// (\vga|bit_gen|control|v_count~0_combout ))) ) )

	.dataa(!\vga|bit_gen|control|v_count~0_combout ),
	.datab(!\vga|bit_gen|control|v_count~5_combout ),
	.datac(!\vga|bit_gen|control|Equal6~0_combout ),
	.datad(!\vga|bit_gen|control|frame~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|frame~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|frame~0 .extended_lut = "off";
defparam \vga|bit_gen|control|frame~0 .lut_mask = 64'h00FD00FDFFFFFFFF;
defparam \vga|bit_gen|control|frame~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N13
dffeas \vga|bit_gen|control|frame (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|frame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|frame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|frame .is_wysiwyg = "true";
defparam \vga|bit_gen|control|frame .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|control|bright (
// Equation(s):
// \vga|bit_gen|control|bright~combout  = ( \vga|bit_gen|control|line~q  & ( \vga|bit_gen|control|frame~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|line~q ),
	.dataf(!\vga|bit_gen|control|frame~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|bright~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|bright .extended_lut = "off";
defparam \vga|bit_gen|control|bright .lut_mask = 64'h000000000000FFFF;
defparam \vga|bit_gen|control|bright .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Equal1~2 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Equal1~2_combout  = ( \vga|bit_gen|control|h_count [2] & ( (\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|control|h_count [1] & !\vga|bit_gen|control|h_count [8]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|control|h_count [1]),
	.datad(!\vga|bit_gen|control|h_count [8]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Equal1~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Equal1~2 .lut_mask = 64'h0000000001000100;
defparam \vga|bit_gen|sprite_f3|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x~4_combout  = ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( (\reset~input_o  & !\vga|bit_gen|sprite_f2|cnt_x [0]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x~4 .lut_mask = 64'h0000000030303030;
defparam \vga|bit_gen|sprite_f2|cnt_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~24 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~24_combout  = ( !\vga|bit_gen|control|line~q  & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|line~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~24 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~24 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|bit_gen|sprite_f3|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N44
dffeas \vga|bit_gen|sprite_f2|state.REG_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|state~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.REG_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.REG_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.REG_POS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~23 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~23_combout  = ( \vga|bit_gen|control|line~q  & ( (\reset~input_o  & \vga|bit_gen|sprite_f2|state.REG_POS~q ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\vga|bit_gen|sprite_f2|state.REG_POS~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|line~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~23 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~23 .lut_mask = 64'h0000111100001111;
defparam \vga|bit_gen|sprite_f2|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N53
dffeas \vga|bit_gen|sprite_f2|state.ACTIVE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.ACTIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.ACTIVE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.ACTIVE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y64_N53
dffeas \new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[15]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y64_N52
dffeas \new_mem|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[15]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N15
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N33
cyclonev_lcell_comb \vga_counter_i|counter~0 (
// Equation(s):
// \vga_counter_i|counter~0_combout  = (\reset~input_o  & !\vga_counter_i|counter [0])

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_counter_i|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter~0 .extended_lut = "off";
defparam \vga_counter_i|counter~0 .lut_mask = 64'h5500550055005500;
defparam \vga_counter_i|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N35
dffeas \vga_counter_i|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|counter[0] .is_wysiwyg = "true";
defparam \vga_counter_i|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N54
cyclonev_lcell_comb \vga_counter_i|counter~1 (
// Equation(s):
// \vga_counter_i|counter~1_combout  = ( \vga_counter_i|counter [0] & ( !\vga_counter_i|counter [1] ) ) # ( !\vga_counter_i|counter [0] & ( \vga_counter_i|counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_counter_i|counter [1]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter~1 .extended_lut = "off";
defparam \vga_counter_i|counter~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vga_counter_i|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N56
dffeas \vga_counter_i|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|counter[1] .is_wysiwyg = "true";
defparam \vga_counter_i|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N18
cyclonev_lcell_comb \vga_counter_i|counter~2 (
// Equation(s):
// \vga_counter_i|counter~2_combout  = ( \vga_counter_i|counter [1] & ( !\vga_counter_i|counter [0] $ (!\vga_counter_i|counter [2]) ) ) # ( !\vga_counter_i|counter [1] & ( \vga_counter_i|counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [0]),
	.datad(!\vga_counter_i|counter [2]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter~2 .extended_lut = "off";
defparam \vga_counter_i|counter~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \vga_counter_i|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N20
dffeas \vga_counter_i|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|counter[2] .is_wysiwyg = "true";
defparam \vga_counter_i|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N30
cyclonev_lcell_comb \mux8_i|Mux13~0 (
// Equation(s):
// \mux8_i|Mux13~0_combout  = ( \vga_counter_i|counter [2] & ( (\vga_counter_i|counter [0] & !\vga_counter_i|counter [1]) ) ) # ( !\vga_counter_i|counter [2] & ( \vga_counter_i|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [0]),
	.datad(!\vga_counter_i|counter [1]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux13~0 .extended_lut = "off";
defparam \mux8_i|Mux13~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \mux8_i|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N36
cyclonev_lcell_comb \mux8_i|Mux3~0 (
// Equation(s):
// \mux8_i|Mux3~0_combout  = ( !\vga_counter_i|counter [2] & ( \vga_counter_i|counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_counter_i|counter [1]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux3~0 .extended_lut = "off";
defparam \mux8_i|Mux3~0 .lut_mask = 64'h00FF00FF00000000;
defparam \mux8_i|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N21
cyclonev_lcell_comb \vga_counter_i|counter[2]~_wirecell (
// Equation(s):
// \vga_counter_i|counter[2]~_wirecell_combout  = ( !\vga_counter_i|counter [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter[2]~_wirecell .extended_lut = "off";
defparam \vga_counter_i|counter[2]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_counter_i|counter[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N39
cyclonev_lcell_comb \mux8_i|Mux3~1 (
// Equation(s):
// \mux8_i|Mux3~1_combout  = ( \vga_counter_i|counter [2] & ( !\vga_counter_i|counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_counter_i|counter [1]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux3~1 .extended_lut = "off";
defparam \mux8_i|Mux3~1 .lut_mask = 64'h00000000FF00FF00;
defparam \mux8_i|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N57
cyclonev_lcell_comb \mux8_i|Mux13~1 (
// Equation(s):
// \mux8_i|Mux13~1_combout  = ( \vga_counter_i|counter [2] & ( !\vga_counter_i|counter [1] ) ) # ( !\vga_counter_i|counter [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_counter_i|counter [1]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux13~1 .extended_lut = "off";
defparam \mux8_i|Mux13~1 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \mux8_i|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y64_N10
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y64_N2
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N18
cyclonev_lcell_comb \cpu|cont|Decoder1~5 (
// Equation(s):
// \cpu|cont|Decoder1~5_combout  = ( !\cpu|cont|state [0] & ( \cpu|cont|state [7] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [1] & (!\cpu|cont|state [6] & \cpu|cont|state [3]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [3]),
	.datae(!\cpu|cont|state [0]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~5 .extended_lut = "off";
defparam \cpu|cont|Decoder1~5 .lut_mask = 64'h0000000000400000;
defparam \cpu|cont|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N39
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout  = ( \cpu|dp|mem_address~0_combout  & ( \cpu|dp|mem_address[14]~3_combout  & ( (!\cpu|dp|mem_address[13]~4_combout  & (\cpu|cont|state [2] & \cpu|dp|mem_address[15]~2_combout )) ) ) )

	.dataa(!\cpu|dp|mem_address[13]~4_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|dp|mem_address[15]~2_combout ),
	.datae(!\cpu|dp|mem_address~0_combout ),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 .lut_mask = 64'h000000000000000A;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N21
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N23
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N45
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout  = ( \cpu|dp|mem_address[14]~3_combout  & ( (!\cpu|dp|mem_address[15]~2_combout  & (\cpu|cont|state [2] & (\cpu|dp|mem_address[13]~4_combout  & \cpu|dp|mem_address~0_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[15]~2_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address[13]~4_combout ),
	.datad(!\cpu|dp|mem_address~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 .lut_mask = 64'h0000000000020002;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N39
cyclonev_lcell_comb \cpu|cont|Decoder1~3 (
// Equation(s):
// \cpu|cont|Decoder1~3_combout  = ( !\cpu|cont|state [1] & ( \cpu|cont|state [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cont|state [1]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~3 .extended_lut = "off";
defparam \cpu|cont|Decoder1~3 .lut_mask = 64'h00000000FFFF0000;
defparam \cpu|cont|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N27
cyclonev_lcell_comb \cpu|cont|Selector8~0 (
// Equation(s):
// \cpu|cont|Selector8~0_combout  = ( !\cpu|cont|state [6] & ( (!\cpu|cont|state [1] & \cpu|cont|state [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~0 .extended_lut = "off";
defparam \cpu|cont|Selector8~0 .lut_mask = 64'h00F000F000000000;
defparam \cpu|cont|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N18
cyclonev_lcell_comb \cpu|cont|Selector6~0 (
// Equation(s):
// \cpu|cont|Selector6~0_combout  = ( !\cpu|cont|state [7] & ( \cpu|cont|state [3] & ( (\cpu|cont|state [2] & (\cpu|cont|state [1] & (!\cpu|cont|state [6] & \cpu|cont|state [0]))) ) ) ) # ( \cpu|cont|state [7] & ( !\cpu|cont|state [3] & ( (\cpu|cont|state 
// [2] & (!\cpu|cont|state [1] & (!\cpu|cont|state [6] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector6~0 .extended_lut = "off";
defparam \cpu|cont|Selector6~0 .lut_mask = 64'h0000400000100000;
defparam \cpu|cont|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N44
dffeas \cpu|cont|previous_state[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[6] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N24
cyclonev_lcell_comb \cpu|cont|previous_state~3 (
// Equation(s):
// \cpu|cont|previous_state~3_combout  = ( \reset~input_o  & ( \cpu|cont|state [0] ) ) # ( !\reset~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~3 .extended_lut = "off";
defparam \cpu|cont|previous_state~3 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \cpu|cont|previous_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N50
dffeas \cpu|cont|previous_state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|previous_state~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[0] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N9
cyclonev_lcell_comb \cpu|cont|previous_state~0 (
// Equation(s):
// \cpu|cont|previous_state~0_combout  = ( \reset~input_o  & ( \cpu|cont|state [2] ) ) # ( !\reset~input_o  )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~0 .extended_lut = "off";
defparam \cpu|cont|previous_state~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \cpu|cont|previous_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N11
dffeas \cpu|cont|previous_state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|previous_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[2] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N15
cyclonev_lcell_comb \cpu|cont|Selector4~2 (
// Equation(s):
// \cpu|cont|Selector4~2_combout  = ( \cpu|cont|previous_state [2] & ( \cpu|cont|previous_state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|previous_state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector4~2 .extended_lut = "off";
defparam \cpu|cont|Selector4~2 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|cont|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y66_N5
dffeas \cpu|cont|previous_state[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[7] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N3
cyclonev_lcell_comb \cpu|cont|previous_state~1 (
// Equation(s):
// \cpu|cont|previous_state~1_combout  = ( \cpu|cont|state [1] ) # ( !\cpu|cont|state [1] & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~1 .extended_lut = "off";
defparam \cpu|cont|previous_state~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \cpu|cont|previous_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N5
dffeas \cpu|cont|previous_state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|previous_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[1] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N45
cyclonev_lcell_comb \cpu|cont|previous_state~2 (
// Equation(s):
// \cpu|cont|previous_state~2_combout  = ( \cpu|cont|state [3] ) # ( !\cpu|cont|state [3] & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~2 .extended_lut = "off";
defparam \cpu|cont|previous_state~2 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \cpu|cont|previous_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N23
dffeas \cpu|cont|previous_state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|previous_state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[3] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N48
cyclonev_lcell_comb \cpu|cont|Selector11~1 (
// Equation(s):
// \cpu|cont|Selector11~1_combout  = ( !\cpu|cont|previous_state [1] & ( !\cpu|cont|previous_state [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cont|previous_state [1]),
	.dataf(!\cpu|cont|previous_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~1 .extended_lut = "off";
defparam \cpu|cont|Selector11~1 .lut_mask = 64'hFFFF000000000000;
defparam \cpu|cont|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N15
cyclonev_lcell_comb \cpu|cont|Selector11~2 (
// Equation(s):
// \cpu|cont|Selector11~2_combout  = ( \cpu|cont|Selector11~1_combout  & ( (!\cpu|cont|state [2] & (!\cpu|cont|previous_state [6] & (\cpu|cont|Selector4~2_combout  & \cpu|cont|previous_state [7]))) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|previous_state [6]),
	.datac(!\cpu|cont|Selector4~2_combout ),
	.datad(!\cpu|cont|previous_state [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~2 .extended_lut = "off";
defparam \cpu|cont|Selector11~2 .lut_mask = 64'h0000000000080008;
defparam \cpu|cont|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N6
cyclonev_lcell_comb \cpu|cont|Selector8~1 (
// Equation(s):
// \cpu|cont|Selector8~1_combout  = ( \cpu|cont|state [2] & ( !\cpu|cont|state [7] & ( (\cpu|cont|state [1] & (!\cpu|cont|state [6] & \cpu|cont|state [0])) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(gnd),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~1 .extended_lut = "off";
defparam \cpu|cont|Selector8~1 .lut_mask = 64'h0000040400000000;
defparam \cpu|cont|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal0~0_combout  = ( \cpu|cont|state [3] & ( \cpu|cont|state [7] & ( (!\cpu|cont|Selector6~0_combout  & (!\cpu|cont|Selector8~1_combout  & ((!\cpu|cont|Selector8~0_combout ) # (!\cpu|cont|Selector11~2_combout )))) ) ) ) # ( 
// !\cpu|cont|state [3] & ( \cpu|cont|state [7] & ( !\cpu|cont|Selector6~0_combout  ) ) ) # ( \cpu|cont|state [3] & ( !\cpu|cont|state [7] & ( (!\cpu|cont|Selector6~0_combout  & !\cpu|cont|Selector8~1_combout ) ) ) ) # ( !\cpu|cont|state [3] & ( 
// !\cpu|cont|state [7] & ( !\cpu|cont|Selector6~0_combout  ) ) )

	.dataa(!\cpu|cont|Selector8~0_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector11~2_combout ),
	.datad(!\cpu|cont|Selector8~1_combout ),
	.datae(!\cpu|cont|state [3]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal0~0 .lut_mask = 64'hCCCCCC00CCCCC800;
defparam \cpu|dp|alu_rf_i|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N36
cyclonev_lcell_comb \cpu|cont|Selector12~0 (
// Equation(s):
// \cpu|cont|Selector12~0_combout  = ( \cpu|cont|state [3] & ( (\cpu|cont|state [0] & (\cpu|cont|state [1] & (!\cpu|cont|state [7] & \cpu|cont|state [2]))) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~0 .extended_lut = "off";
defparam \cpu|cont|Selector12~0 .lut_mask = 64'h0000000000100010;
defparam \cpu|cont|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N9
cyclonev_lcell_comb \cpu|cont|Decoder1~2 (
// Equation(s):
// \cpu|cont|Decoder1~2_combout  = ( \cpu|cont|state [3] & ( (!\cpu|cont|state [0] & \cpu|cont|state [7]) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [0]),
	.datac(gnd),
	.datad(!\cpu|cont|state [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~2 .extended_lut = "off";
defparam \cpu|cont|Decoder1~2 .lut_mask = 64'h0000000000CC00CC;
defparam \cpu|cont|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N0
cyclonev_lcell_comb \cpu|cont|Selector9~0 (
// Equation(s):
// \cpu|cont|Selector9~0_combout  = ( \cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ( \cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (\cpu|cont|state [2] & \cpu|cont|state [1]) ) ) ) # ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ( 
// \cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (\cpu|cont|state [2] & \cpu|cont|state [1]) ) ) ) # ( \cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (\cpu|cont|state [2] & \cpu|cont|state [1]) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(!\cpu|cont|state [1]),
	.datad(gnd),
	.datae(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~0 .extended_lut = "off";
defparam \cpu|cont|Selector9~0 .lut_mask = 64'h0000050505050505;
defparam \cpu|cont|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N45
cyclonev_lcell_comb \cpu|cont|Selector9~5 (
// Equation(s):
// \cpu|cont|Selector9~5_combout  = ( \cpu|cont|Selector9~0_combout  & ( \cpu|cont|Decoder1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Decoder1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~5 .extended_lut = "off";
defparam \cpu|cont|Selector9~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|cont|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N3
cyclonev_lcell_comb \cpu|cont|Selector11~3 (
// Equation(s):
// \cpu|cont|Selector11~3_combout  = ( \cpu|cont|state [2] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [7] & !\cpu|cont|state [3])) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(gnd),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~3 .extended_lut = "off";
defparam \cpu|cont|Selector11~3 .lut_mask = 64'h000000000A000A00;
defparam \cpu|cont|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N45
cyclonev_lcell_comb \cpu|cont|Decoder1~0 (
// Equation(s):
// \cpu|cont|Decoder1~0_combout  = ( \cpu|cont|state [0] & ( (\cpu|cont|state [7] & \cpu|cont|state [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~0 .extended_lut = "off";
defparam \cpu|cont|Decoder1~0 .lut_mask = 64'h00000000000F000F;
defparam \cpu|cont|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N6
cyclonev_lcell_comb \cpu|cont|Selector4~1 (
// Equation(s):
// \cpu|cont|Selector4~1_combout  = ( \cpu|cont|previous_state [2] & ( (!\cpu|cont|previous_state [6] & (\cpu|cont|previous_state [0] & \cpu|cont|previous_state [7])) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|previous_state [6]),
	.datac(!\cpu|cont|previous_state [0]),
	.datad(!\cpu|cont|previous_state [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector4~1 .extended_lut = "off";
defparam \cpu|cont|Selector4~1 .lut_mask = 64'h00000000000C000C;
defparam \cpu|cont|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N39
cyclonev_lcell_comb \cpu|cont|Selector11~0 (
// Equation(s):
// \cpu|cont|Selector11~0_combout  = ( !\cpu|cont|state [2] & ( (!\cpu|cont|previous_state [3] & !\cpu|cont|previous_state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|previous_state [3]),
	.datad(!\cpu|cont|previous_state [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~0 .extended_lut = "off";
defparam \cpu|cont|Selector11~0 .lut_mask = 64'hF000F00000000000;
defparam \cpu|cont|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N33
cyclonev_lcell_comb \cpu|cont|Selector9~1 (
// Equation(s):
// \cpu|cont|Selector9~1_combout  = ( \cpu|cont|state [7] & ( \cpu|cont|state [3] & ( (!\cpu|cont|state [0] & \cpu|cont|state [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~1 .extended_lut = "off";
defparam \cpu|cont|Selector9~1 .lut_mask = 64'h00000000000000F0;
defparam \cpu|cont|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N18
cyclonev_lcell_comb \cpu|cont|Selector9~4 (
// Equation(s):
// \cpu|cont|Selector9~4_combout  = ( \cpu|cont|Selector11~0_combout  & ( \cpu|cont|Selector9~1_combout  & ( (!\cpu|cont|Selector11~3_combout  & (!\cpu|cont|state [1] & ((!\cpu|cont|Decoder1~0_combout ) # (!\cpu|cont|Selector4~1_combout )))) ) ) ) # ( 
// !\cpu|cont|Selector11~0_combout  & ( \cpu|cont|Selector9~1_combout  & ( (!\cpu|cont|Selector11~3_combout  & !\cpu|cont|state [1]) ) ) ) # ( \cpu|cont|Selector11~0_combout  & ( !\cpu|cont|Selector9~1_combout  & ( ((!\cpu|cont|Selector11~3_combout  & 
// ((!\cpu|cont|Decoder1~0_combout ) # (!\cpu|cont|Selector4~1_combout )))) # (\cpu|cont|state [1]) ) ) ) # ( !\cpu|cont|Selector11~0_combout  & ( !\cpu|cont|Selector9~1_combout  & ( (!\cpu|cont|Selector11~3_combout ) # (\cpu|cont|state [1]) ) ) )

	.dataa(!\cpu|cont|Selector11~3_combout ),
	.datab(!\cpu|cont|Decoder1~0_combout ),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|Selector4~1_combout ),
	.datae(!\cpu|cont|Selector11~0_combout ),
	.dataf(!\cpu|cont|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~4 .extended_lut = "off";
defparam \cpu|cont|Selector9~4 .lut_mask = 64'hAFAFAF8FA0A0A080;
defparam \cpu|cont|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N6
cyclonev_lcell_comb \cpu|cont|Selector9~6 (
// Equation(s):
// \cpu|cont|Selector9~6_combout  = ( \cpu|cont|Selector11~0_combout  & ( (!\cpu|cont|state [1] & (((\cpu|cont|Selector4~1_combout  & \cpu|cont|Decoder1~0_combout )) # (\cpu|cont|Selector11~3_combout ))) ) ) # ( !\cpu|cont|Selector11~0_combout  & ( 
// (\cpu|cont|Selector11~3_combout  & !\cpu|cont|state [1]) ) )

	.dataa(!\cpu|cont|Selector11~3_combout ),
	.datab(!\cpu|cont|Selector4~1_combout ),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~6 .extended_lut = "off";
defparam \cpu|cont|Selector9~6 .lut_mask = 64'h5050505050705070;
defparam \cpu|cont|Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N18
cyclonev_lcell_comb \cpu|cont|Selector9~7 (
// Equation(s):
// \cpu|cont|Selector9~7_combout  = ( \cpu|cont|Selector9~4_combout  & ( \cpu|cont|Selector9~6_combout  & ( \cpu|cont|Selector12~0_combout  ) ) ) # ( !\cpu|cont|Selector9~4_combout  & ( \cpu|cont|Selector9~6_combout  & ( 
// \cpu|dp|instruction_reg_i|op_code_flopr|q [3] ) ) ) # ( \cpu|cont|Selector9~4_combout  & ( !\cpu|cont|Selector9~6_combout  & ( \cpu|cont|Selector12~0_combout  ) ) ) # ( !\cpu|cont|Selector9~4_combout  & ( !\cpu|cont|Selector9~6_combout  & ( 
// (!\cpu|cont|Selector9~5_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]))) # (\cpu|cont|Selector9~5_combout  & (\cpu|dp|instruction_reg_i|op_code_flopr|q [3])) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datab(!\cpu|cont|Selector9~5_combout ),
	.datac(!\cpu|cont|Selector12~0_combout ),
	.datad(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datae(!\cpu|cont|Selector9~4_combout ),
	.dataf(!\cpu|cont|Selector9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~7 .extended_lut = "off";
defparam \cpu|cont|Selector9~7 .lut_mask = 64'h11DD0F0F55550F0F;
defparam \cpu|cont|Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N48
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout  = ( \cpu|dp|mem_address[13]~4_combout  & ( \cpu|dp|mem_address[15]~2_combout  & ( (\cpu|cont|state [2] & (\cpu|dp|mem_address~0_combout  & !\cpu|dp|mem_address[14]~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address~0_combout ),
	.datad(!\cpu|dp|mem_address[14]~3_combout ),
	.datae(!\cpu|dp|mem_address[13]~4_combout ),
	.dataf(!\cpu|dp|mem_address[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 .lut_mask = 64'h0000000000000300;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N54
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y64_N55
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N42
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout  = ( !\cpu|dp|mem_address[14]~3_combout  & ( (!\cpu|dp|mem_address[15]~2_combout  & (\cpu|cont|state [2] & (\cpu|dp|mem_address[13]~4_combout  & \cpu|dp|mem_address~0_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[15]~2_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address[13]~4_combout ),
	.datad(!\cpu|dp|mem_address~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 .lut_mask = 64'h0002000200000000;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N21
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N22
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N0
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~13 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~13_sumout  = SUM(( \cpu|dp|pc_flopenr|q [0] ) + ( VCC ) + ( !VCC ))
// \cpu|dp|pc_counter_i|Add0~14  = CARRY(( \cpu|dp|pc_flopenr|q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~13_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~13 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|dp|pc_counter_i|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N2
dffeas \cpu|dp|pc_counter_i|incremented_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[0] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux15~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux15~0_combout  = ( \cpu|cont|state [6] & ( \cpu|cont|Decoder1~3_combout  & ( (\cpu|dp|pc_counter_i|incremented_pc [0] & (!\cpu|cont|state [2] & (!\cpu|cont|state [0] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|dp|pc_counter_i|incremented_pc [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux15~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux15~0 .lut_mask = 64'h0000000000004000;
defparam \cpu|dp|reg_write_src_mux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N4
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y63_N23
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y64_N41
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N21
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N22
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N48
cyclonev_lcell_comb \cpu|cont|Decoder1~4 (
// Equation(s):
// \cpu|cont|Decoder1~4_combout  = ( \cpu|cont|state [1] & ( \cpu|cont|state [7] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [6] & (\cpu|cont|state [0] & !\cpu|cont|state [3]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [3]),
	.datae(!\cpu|cont|state [1]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~4 .extended_lut = "off";
defparam \cpu|cont|Decoder1~4 .lut_mask = 64'h0000000000000400;
defparam \cpu|cont|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N27
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N28
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y64_N59
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N27
cyclonev_lcell_comb \cpu|cont|Selector13~0 (
// Equation(s):
// \cpu|cont|Selector13~0_combout  = ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & (\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & \cpu|dp|instruction_reg_i|op_code_flopr|q [0])) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~0 .extended_lut = "off";
defparam \cpu|cont|Selector13~0 .lut_mask = 64'h0005000500000000;
defparam \cpu|cont|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N54
cyclonev_lcell_comb \cpu|cont|Selector7~0 (
// Equation(s):
// \cpu|cont|Selector7~0_combout  = ( \cpu|cont|state [7] & ( \cpu|cont|Selector8~0_combout  & ( (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|state [3]) # ((!\cpu|cont|Selector4~1_combout ) # (!\cpu|cont|Selector11~0_combout )))) ) ) ) # ( 
// !\cpu|cont|state [7] & ( \cpu|cont|Selector8~0_combout  & ( !\cpu|cont|Selector6~0_combout  ) ) ) # ( \cpu|cont|state [7] & ( !\cpu|cont|Selector8~0_combout  & ( !\cpu|cont|Selector6~0_combout  ) ) ) # ( !\cpu|cont|state [7] & ( 
// !\cpu|cont|Selector8~0_combout  & ( !\cpu|cont|Selector6~0_combout  ) ) )

	.dataa(!\cpu|cont|state [3]),
	.datab(!\cpu|cont|Selector4~1_combout ),
	.datac(!\cpu|cont|Selector6~0_combout ),
	.datad(!\cpu|cont|Selector11~0_combout ),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector7~0 .extended_lut = "off";
defparam \cpu|cont|Selector7~0 .lut_mask = 64'hF0F0F0F0F0F0F0E0;
defparam \cpu|cont|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N9
cyclonev_lcell_comb \cpu|cont|Selector10~3 (
// Equation(s):
// \cpu|cont|Selector10~3_combout  = ( \cpu|cont|Selector9~4_combout  & ( (!\cpu|cont|state [6] & \cpu|cont|Selector12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~3 .extended_lut = "off";
defparam \cpu|cont|Selector10~3 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|cont|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~10_combout  = ( !\cpu|cont|Selector9~4_combout  & ( (!\cpu|cont|state [6] & (!\cpu|cont|Selector11~4_combout  $ (!\cpu|cont|Selector12~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector11~4_combout ),
	.datad(!\cpu|cont|Selector12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~10 .lut_mask = 64'h0CC00CC000000000;
defparam \cpu|dp|alu_rf_i|alu_out[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N48
cyclonev_lcell_comb \cpu|cont|Selector10~2 (
// Equation(s):
// \cpu|cont|Selector10~2_combout  = ( \cpu|dp|instruction_reg_i|op_code_flopr|q [2] & ( \cpu|cont|Selector9~5_combout  & ( (!\cpu|cont|Selector9~4_combout  & !\cpu|cont|state [6]) ) ) ) # ( \cpu|dp|instruction_reg_i|op_code_flopr|q [2] & ( 
// !\cpu|cont|Selector9~5_combout  & ( (!\cpu|cont|Selector9~4_combout  & (!\cpu|cont|state [6] & ((\cpu|cont|Selector9~6_combout ) # (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])))) ) ) ) # ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & ( 
// !\cpu|cont|Selector9~5_combout  & ( (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & (!\cpu|cont|Selector9~6_combout  & (!\cpu|cont|Selector9~4_combout  & !\cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datab(!\cpu|cont|Selector9~6_combout ),
	.datac(!\cpu|cont|Selector9~4_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.dataf(!\cpu|cont|Selector9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~2 .extended_lut = "off";
defparam \cpu|cont|Selector10~2 .lut_mask = 64'h400070000000F000;
defparam \cpu|cont|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~13_combout  = ( \cpu|cont|Selector10~2_combout  & ( \cpu|cont|Selector9~7_combout  & ( (\cpu|cont|Selector7~0_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~10_combout  & \cpu|cont|state [6])) ) ) ) # ( !\cpu|cont|Selector10~2_combout 
//  & ( \cpu|cont|Selector9~7_combout  & ( (\cpu|cont|Selector7~0_combout  & (\cpu|cont|Selector10~3_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~10_combout  & \cpu|cont|state [6]))) ) ) ) # ( \cpu|cont|Selector10~2_combout  & ( !\cpu|cont|Selector9~7_combout  & 
// ( (\cpu|cont|Selector7~0_combout  & \cpu|dp|alu_rf_i|alu_out[1]~10_combout ) ) ) ) # ( !\cpu|cont|Selector10~2_combout  & ( !\cpu|cont|Selector9~7_combout  & ( (\cpu|cont|Selector7~0_combout  & (\cpu|cont|Selector10~3_combout  & 
// \cpu|dp|alu_rf_i|alu_out[1]~10_combout )) ) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|cont|Selector10~3_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~10_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Selector10~2_combout ),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~13 .lut_mask = 64'h0101050500010005;
defparam \cpu|dp|alu_rf_i|alu_out[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N24
cyclonev_lcell_comb \cpu|cont|Selector8~2 (
// Equation(s):
// \cpu|cont|Selector8~2_combout  = ( \cpu|cont|Selector4~1_combout  & ( \cpu|cont|Selector8~0_combout  & ( (\cpu|cont|state [3] & (((\cpu|cont|Selector11~0_combout  & \cpu|cont|state [7])) # (\cpu|cont|Selector8~1_combout ))) ) ) ) # ( 
// !\cpu|cont|Selector4~1_combout  & ( \cpu|cont|Selector8~0_combout  & ( (\cpu|cont|Selector8~1_combout  & \cpu|cont|state [3]) ) ) ) # ( \cpu|cont|Selector4~1_combout  & ( !\cpu|cont|Selector8~0_combout  & ( (\cpu|cont|Selector8~1_combout  & 
// \cpu|cont|state [3]) ) ) ) # ( !\cpu|cont|Selector4~1_combout  & ( !\cpu|cont|Selector8~0_combout  & ( (\cpu|cont|Selector8~1_combout  & \cpu|cont|state [3]) ) ) )

	.dataa(!\cpu|cont|Selector11~0_combout ),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [3]),
	.datae(!\cpu|cont|Selector4~1_combout ),
	.dataf(!\cpu|cont|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~2 .extended_lut = "off";
defparam \cpu|cont|Selector8~2 .lut_mask = 64'h0033003300330037;
defparam \cpu|cont|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~12 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~12_combout  = ( \cpu|cont|Selector10~2_combout  & ( (!\cpu|cont|Selector11~5_combout  & !\cpu|cont|Selector7~0_combout ) ) ) # ( !\cpu|cont|Selector10~2_combout  & ( (!\cpu|cont|Selector11~5_combout  & 
// (\cpu|cont|Selector10~3_combout  & !\cpu|cont|Selector7~0_combout )) ) )

	.dataa(!\cpu|cont|Selector11~5_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector10~3_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~12 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~12 .lut_mask = 64'h0A000A00AA00AA00;
defparam \cpu|dp|alu_rf_i|alu_out[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~54 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~54_combout  = ( !\cpu|cont|Selector12~2_combout  & ( (\cpu|cont|Selector9~7_combout  & !\cpu|cont|state [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector9~7_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~54 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~54 .lut_mask = 64'h0F000F0000000000;
defparam \cpu|dp|alu_rf_i|alu_out[15]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~87 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~87_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~54_combout  & ( (\reset~input_o  & ((!\cpu|cont|Selector8~2_combout  & (!\cpu|dp|alu_rf_i|alu_out[1]~13_combout )) # (\cpu|cont|Selector8~2_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[15]~12_combout ))))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[15]~54_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[1]~13_combout ) # (\cpu|cont|Selector8~2_combout ))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~13_combout ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~87 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~87 .lut_mask = 64'h4545454545404540;
defparam \cpu|dp|alu_rf_i|alu_out~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~22 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~22_combout  = ( \cpu|cont|Selector9~7_combout  & ( (!\cpu|cont|Selector11~5_combout  & \cpu|cont|Selector12~2_combout ) ) ) # ( !\cpu|cont|Selector9~7_combout  & ( !\cpu|cont|Selector11~5_combout  $ 
// (!\cpu|cont|Selector12~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector11~5_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~22 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~22 .lut_mask = 64'h0FF00FF000F000F0;
defparam \cpu|dp|alu_rf_i|alu_out[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N21
cyclonev_lcell_comb \cpu|cont|WideOr7~1 (
// Equation(s):
// \cpu|cont|WideOr7~1_combout  = ( \cpu|cont|state [1] & ( (!\cpu|cont|state [6] & (\cpu|cont|state [3] & (!\cpu|cont|state [7] $ (!\cpu|cont|state [0])))) ) ) # ( !\cpu|cont|state [1] & ( (\cpu|cont|state [7] & (!\cpu|cont|state [6] & (!\cpu|cont|state [3] 
// & !\cpu|cont|state [0]))) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [3]),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr7~1 .extended_lut = "off";
defparam \cpu|cont|WideOr7~1 .lut_mask = 64'h4000400004080408;
defparam \cpu|cont|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N6
cyclonev_lcell_comb \cpu|cont|Selector4~0 (
// Equation(s):
// \cpu|cont|Selector4~0_combout  = ( \cpu|cont|previous_state [0] & ( (\cpu|cont|previous_state [7] & (!\cpu|cont|previous_state [3] & (!\cpu|cont|previous_state [6] & \cpu|cont|previous_state [2]))) ) ) # ( !\cpu|cont|previous_state [0] & ( 
// (!\cpu|cont|previous_state [7] & (\cpu|cont|previous_state [3] & \cpu|cont|previous_state [6])) ) )

	.dataa(!\cpu|cont|previous_state [7]),
	.datab(!\cpu|cont|previous_state [3]),
	.datac(!\cpu|cont|previous_state [6]),
	.datad(!\cpu|cont|previous_state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector4~0 .extended_lut = "off";
defparam \cpu|cont|Selector4~0 .lut_mask = 64'h0202020200400040;
defparam \cpu|cont|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N36
cyclonev_lcell_comb \cpu|cont|WideOr7~0 (
// Equation(s):
// \cpu|cont|WideOr7~0_combout  = ( \cpu|cont|state [7] & ( \cpu|cont|state [3] & ( (\cpu|cont|state [1] & !\cpu|cont|state [0]) ) ) ) # ( !\cpu|cont|state [7] & ( \cpu|cont|state [3] & ( (\cpu|cont|state [1] & \cpu|cont|state [0]) ) ) ) # ( \cpu|cont|state 
// [7] & ( !\cpu|cont|state [3] & ( (!\cpu|cont|state [1] & !\cpu|cont|state [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr7~0 .extended_lut = "off";
defparam \cpu|cont|WideOr7~0 .lut_mask = 64'h0000F000000F0F00;
defparam \cpu|cont|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N45
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[4]~9 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[4]~9_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [4]))) # (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [4])))) # (\cpu|cont|state [6] & 
// (((\cpu|dp|pc_flopenr|q [4])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [4] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|reg_A_flopr|q [4]),
	.datad(!\cpu|dp|pc_flopenr|q [4]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[4]~9 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[4]~9 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \cpu|dp|alu_A_mux|mux2_output[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N15
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder_combout  = ( \cpu|dp|reg_write_src_mux|Mux9~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N16
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N30
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y64_N31
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N0
cyclonev_lcell_comb \cpu|cont|Selector6~1 (
// Equation(s):
// \cpu|cont|Selector6~1_combout  = ( \cpu|cont|state [3] & ( (!\cpu|cont|state [6] & (\cpu|cont|state [7] & (!\cpu|cont|state [0] $ (!\cpu|cont|state [1])))) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector6~1 .extended_lut = "off";
defparam \cpu|cont|Selector6~1 .lut_mask = 64'h0000000000600060;
defparam \cpu|cont|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N51
cyclonev_lcell_comb \cpu|cont|Selector6~2 (
// Equation(s):
// \cpu|cont|Selector6~2_combout  = ( \cpu|cont|Selector6~1_combout  & ( \cpu|cont|Selector9~0_combout  ) ) # ( !\cpu|cont|Selector6~1_combout  & ( \cpu|cont|Selector9~0_combout  & ( \cpu|cont|Selector6~0_combout  ) ) ) # ( \cpu|cont|Selector6~1_combout  & ( 
// !\cpu|cont|Selector9~0_combout  & ( ((\cpu|cont|Selector4~1_combout  & (!\cpu|cont|state [1] & \cpu|cont|Selector11~0_combout ))) # (\cpu|cont|Selector6~0_combout ) ) ) ) # ( !\cpu|cont|Selector6~1_combout  & ( !\cpu|cont|Selector9~0_combout  & ( 
// \cpu|cont|Selector6~0_combout  ) ) )

	.dataa(!\cpu|cont|Selector4~1_combout ),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|Selector11~0_combout ),
	.datad(!\cpu|cont|Selector6~0_combout ),
	.datae(!\cpu|cont|Selector6~1_combout ),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector6~2 .extended_lut = "off";
defparam \cpu|cont|Selector6~2 .lut_mask = 64'h00FF04FF00FFFFFF;
defparam \cpu|cont|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N40
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N4
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N27
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout  = ( \cpu|dp|mem_address[14]~3_combout  & ( (!\cpu|dp|mem_address[15]~2_combout  & (\cpu|cont|state [2] & (!\cpu|dp|mem_address[13]~4_combout  & \cpu|dp|mem_address~0_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[15]~2_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address[13]~4_combout ),
	.datad(!\cpu|dp|mem_address~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 .lut_mask = 64'h0000000000200020;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N33
cyclonev_lcell_comb \cpu|cont|pc_src[0]~1 (
// Equation(s):
// \cpu|cont|pc_src[0]~1_combout  = ( !\cpu|cont|previous_state [7] & ( !\cpu|cont|previous_state [0] & ( (\cpu|cont|previous_state [6] & \cpu|cont|previous_state [3]) ) ) )

	.dataa(!\cpu|cont|previous_state [6]),
	.datab(gnd),
	.datac(!\cpu|cont|previous_state [3]),
	.datad(gnd),
	.datae(!\cpu|cont|previous_state [7]),
	.dataf(!\cpu|cont|previous_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pc_src[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pc_src[0]~1 .extended_lut = "off";
defparam \cpu|cont|pc_src[0]~1 .lut_mask = 64'h0505000000000000;
defparam \cpu|cont|pc_src[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N33
cyclonev_lcell_comb \cpu|cont|Decoder1~1 (
// Equation(s):
// \cpu|cont|Decoder1~1_combout  = ( \cpu|cont|Decoder1~0_combout  & ( (!\cpu|cont|state [6] & (!\cpu|cont|state [1] & !\cpu|cont|state [2])) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~1 .extended_lut = "off";
defparam \cpu|cont|Decoder1~1 .lut_mask = 64'h00000000C000C000;
defparam \cpu|cont|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N24
cyclonev_lcell_comb \cpu|cont|pc_src[0]~2 (
// Equation(s):
// \cpu|cont|pc_src[0]~2_combout  = ( \cpu|cont|Mux0~4_combout  & ( \cpu|cont|Decoder1~1_combout  & ( (!\cpu|cont|previous_state [1] & \cpu|cont|pc_src[0]~1_combout ) ) ) ) # ( !\cpu|cont|Mux0~4_combout  & ( \cpu|cont|Decoder1~1_combout  & ( 
// (!\cpu|cont|previous_state [1] & (!\cpu|cont|previous_state [2] & \cpu|cont|pc_src[0]~1_combout )) ) ) )

	.dataa(!\cpu|cont|previous_state [1]),
	.datab(!\cpu|cont|previous_state [2]),
	.datac(!\cpu|cont|pc_src[0]~1_combout ),
	.datad(gnd),
	.datae(!\cpu|cont|Mux0~4_combout ),
	.dataf(!\cpu|cont|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pc_src[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pc_src[0]~2 .extended_lut = "off";
defparam \cpu|cont|pc_src[0]~2 .lut_mask = 64'h0000000008080A0A;
defparam \cpu|cont|pc_src[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N45
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N46
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y62_N53
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N18
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder_combout  = ( \cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N20
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N33
cyclonev_lcell_comb \cpu|cont|Selector6~3 (
// Equation(s):
// \cpu|cont|Selector6~3_combout  = ( \cpu|cont|Selector11~1_combout  & ( \cpu|cont|Selector4~2_combout  & ( (\cpu|cont|previous_state [7] & (!\cpu|cont|previous_state [6] & (!\cpu|cont|state [1] & !\cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|previous_state [7]),
	.datab(!\cpu|cont|previous_state [6]),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|Selector11~1_combout ),
	.dataf(!\cpu|cont|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector6~3 .extended_lut = "off";
defparam \cpu|cont|Selector6~3 .lut_mask = 64'h0000000000004000;
defparam \cpu|cont|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N6
cyclonev_lcell_comb \cpu|cont|Selector9~2 (
// Equation(s):
// \cpu|cont|Selector9~2_combout  = ( \cpu|cont|Selector9~1_combout  & ( \cpu|cont|Selector11~2_combout  & ( (!\cpu|cont|state [6] & (((\cpu|cont|state [1]) # (\cpu|cont|Selector11~3_combout )) # (\cpu|cont|Decoder1~0_combout ))) ) ) ) # ( 
// !\cpu|cont|Selector9~1_combout  & ( \cpu|cont|Selector11~2_combout  & ( (!\cpu|cont|state [6] & (!\cpu|cont|state [1] & ((\cpu|cont|Selector11~3_combout ) # (\cpu|cont|Decoder1~0_combout )))) ) ) ) # ( \cpu|cont|Selector9~1_combout  & ( 
// !\cpu|cont|Selector11~2_combout  & ( (!\cpu|cont|state [6] & ((\cpu|cont|state [1]) # (\cpu|cont|Selector11~3_combout ))) ) ) ) # ( !\cpu|cont|Selector9~1_combout  & ( !\cpu|cont|Selector11~2_combout  & ( (!\cpu|cont|state [6] & 
// (\cpu|cont|Selector11~3_combout  & !\cpu|cont|state [1])) ) ) )

	.dataa(!\cpu|cont|Decoder1~0_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector11~3_combout ),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|Selector9~1_combout ),
	.dataf(!\cpu|cont|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~2 .extended_lut = "off";
defparam \cpu|cont|Selector9~2 .lut_mask = 64'h0C000CCC4C004CCC;
defparam \cpu|cont|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N0
cyclonev_lcell_comb \cpu|cont|Selector10~0 (
// Equation(s):
// \cpu|cont|Selector10~0_combout  = ( \cpu|cont|state [1] & ( \cpu|cont|state [2] & ( (!\cpu|cont|state [7] & (\cpu|cont|state [3] & (\cpu|cont|state [0] & !\cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [3]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|state [1]),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~0 .extended_lut = "off";
defparam \cpu|cont|Selector10~0 .lut_mask = 64'h0000000000000200;
defparam \cpu|cont|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N54
cyclonev_lcell_comb \cpu|cont|Selector9~3 (
// Equation(s):
// \cpu|cont|Selector9~3_combout  = ( \cpu|cont|Decoder1~0_combout  & ( \cpu|cont|Selector11~3_combout  & ( (!\cpu|cont|state [1]) # ((\cpu|cont|Decoder1~2_combout  & \cpu|cont|Selector9~0_combout )) ) ) ) # ( !\cpu|cont|Decoder1~0_combout  & ( 
// \cpu|cont|Selector11~3_combout  & ( (!\cpu|cont|state [1]) # ((\cpu|cont|Decoder1~2_combout  & \cpu|cont|Selector9~0_combout )) ) ) ) # ( \cpu|cont|Decoder1~0_combout  & ( !\cpu|cont|Selector11~3_combout  & ( (!\cpu|cont|state [1] & 
// (((\cpu|cont|Decoder1~2_combout  & \cpu|cont|Selector9~0_combout )) # (\cpu|cont|Selector11~2_combout ))) # (\cpu|cont|state [1] & (((\cpu|cont|Decoder1~2_combout  & \cpu|cont|Selector9~0_combout )))) ) ) ) # ( !\cpu|cont|Decoder1~0_combout  & ( 
// !\cpu|cont|Selector11~3_combout  & ( (\cpu|cont|Decoder1~2_combout  & \cpu|cont|Selector9~0_combout ) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|Selector11~2_combout ),
	.datac(!\cpu|cont|Decoder1~2_combout ),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(!\cpu|cont|Decoder1~0_combout ),
	.dataf(!\cpu|cont|Selector11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~3 .extended_lut = "off";
defparam \cpu|cont|Selector9~3 .lut_mask = 64'h000F222FAAAFAAAF;
defparam \cpu|cont|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N42
cyclonev_lcell_comb \cpu|cont|Selector10~1 (
// Equation(s):
// \cpu|cont|Selector10~1_combout  = ( \cpu|cont|Selector9~3_combout  & ( (!\cpu|cont|Selector9~2_combout  & ((\cpu|cont|Selector10~0_combout ))) # (\cpu|cont|Selector9~2_combout  & (\cpu|dp|instruction_reg_i|op_code_flopr|q [2])) ) ) # ( 
// !\cpu|cont|Selector9~3_combout  & ( (!\cpu|cont|Selector9~2_combout  & ((\cpu|cont|Selector10~0_combout ))) # (\cpu|cont|Selector9~2_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datab(!\cpu|cont|Selector9~2_combout ),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datad(!\cpu|cont|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~1 .extended_lut = "off";
defparam \cpu|cont|Selector10~1 .lut_mask = 64'h11DD11DD03CF03CF;
defparam \cpu|cont|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~18 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~18_combout  = ( !\cpu|cont|Selector12~1_combout  & ( (!\cpu|cont|state [6] & (!\cpu|cont|Selector9~4_combout  & \cpu|cont|Selector11~4_combout )) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(gnd),
	.datac(!\cpu|cont|Selector9~4_combout ),
	.datad(!\cpu|cont|Selector11~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~18 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~18 .lut_mask = 64'h00A000A000000000;
defparam \cpu|dp|alu_rf_i|alu_out[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~56 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~56_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( \cpu|dp|alu_rf_i|always0~3_combout  & ( (!\cpu|cont|Selector9~7_combout  & (\cpu|cont|Selector10~1_combout )) # (\cpu|cont|Selector9~7_combout  & 
// (((\cpu|cont|Selector10~1_combout  & \cpu|cont|state [6])) # (\cpu|cont|Selector7~0_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( \cpu|dp|alu_rf_i|always0~3_combout  & ( (!\cpu|cont|Selector10~1_combout  & 
// \cpu|cont|Selector7~0_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( !\cpu|dp|alu_rf_i|always0~3_combout  & ( (\cpu|cont|Selector7~0_combout  & ((\cpu|cont|Selector10~1_combout ) # (\cpu|cont|Selector9~7_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( !\cpu|dp|alu_rf_i|always0~3_combout  & ( (!\cpu|cont|Selector10~1_combout  & \cpu|cont|Selector7~0_combout ) ) ) )

	.dataa(!\cpu|cont|Selector9~7_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~18_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~56 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~56 .lut_mask = 64'h00CC007700CC2377;
defparam \cpu|dp|alu_rf_i|alu_out[1]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~57_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( \cpu|dp|alu_rf_i|always0~3_combout  & ( (!\cpu|cont|Selector10~1_combout  & (((!\cpu|cont|Selector9~7_combout  & \cpu|cont|Selector7~0_combout )))) # 
// (\cpu|cont|Selector10~1_combout  & (((!\cpu|cont|Selector9~7_combout ) # (\cpu|cont|Selector7~0_combout )) # (\cpu|cont|state [6]))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( !\cpu|dp|alu_rf_i|always0~3_combout  & ( 
// (\cpu|cont|Selector7~0_combout  & ((!\cpu|cont|Selector9~7_combout ) # (\cpu|cont|Selector10~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|cont|Selector9~7_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~18_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~57 .lut_mask = 64'h000000F3000031F3;
defparam \cpu|dp|alu_rf_i|alu_out[1]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~51 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~51_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( (!\cpu|cont|Selector9~7_combout  & (((\cpu|cont|Selector10~3_combout )) # (\cpu|cont|Selector10~2_combout ))) # (\cpu|cont|Selector9~7_combout  & (\cpu|cont|state [6] 
// & ((\cpu|cont|Selector10~3_combout ) # (\cpu|cont|Selector10~2_combout )))) ) )

	.dataa(!\cpu|cont|Selector9~7_combout ),
	.datab(!\cpu|cont|Selector10~2_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~51 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~51 .lut_mask = 64'h0000000023AF23AF;
defparam \cpu|dp|alu_rf_i|alu_out[1]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~55 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~55_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~51_combout  & ( \cpu|dp|alu_rf_i|alu_out[15]~12_combout  & ( (!\cpu|cont|Selector8~2_combout  & (\cpu|dp|alu_rf_i|always0~3_combout  & (!\cpu|cont|Selector7~0_combout ))) # 
// (\cpu|cont|Selector8~2_combout  & (((\cpu|dp|alu_rf_i|alu_out[15]~54_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~51_combout  & ( \cpu|dp|alu_rf_i|alu_out[15]~12_combout  & ( (\cpu|cont|Selector8~2_combout  & \cpu|dp|alu_rf_i|alu_out[15]~54_combout 
// ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[1]~51_combout  & ( !\cpu|dp|alu_rf_i|alu_out[15]~12_combout  & ( (\cpu|dp|alu_rf_i|always0~3_combout  & (!\cpu|cont|Selector7~0_combout  & !\cpu|cont|Selector8~2_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datab(!\cpu|cont|Selector7~0_combout ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~54_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~51_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~55 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~55 .lut_mask = 64'h00004040000F404F;
defparam \cpu|dp|alu_rf_i|alu_out[1]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~58 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~58_combout  = ( !\cpu|dp|alu_rf_i|alu_out[1]~55_combout  & ( (\cpu|dp|alu_rf_i|alu_out[1]~56_combout  & !\cpu|dp|alu_rf_i|alu_out[1]~57_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~56_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~57_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~58 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~58 .lut_mask = 64'h0F000F0000000000;
defparam \cpu|dp|alu_rf_i|alu_out~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[11]~16 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[11]~16_combout  = ( !\cpu|cont|Selector7~0_combout  & ( \cpu|cont|Selector9~3_combout  & ( (!\cpu|cont|Selector9~2_combout  & ((\cpu|cont|Selector10~0_combout ))) # (\cpu|cont|Selector9~2_combout  & 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [2])) ) ) ) # ( !\cpu|cont|Selector7~0_combout  & ( !\cpu|cont|Selector9~3_combout  & ( (!\cpu|cont|Selector9~2_combout  & (\cpu|cont|Selector10~0_combout )) # (\cpu|cont|Selector9~2_combout  & 
// ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]))) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datad(!\cpu|cont|Selector9~2_combout ),
	.datae(!\cpu|cont|Selector7~0_combout ),
	.dataf(!\cpu|cont|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11]~16 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[11]~16 .lut_mask = 64'h330F000033550000;
defparam \cpu|dp|alu_rf_i|alu_out[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~50 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~50_combout  = ( \cpu|dp|alu_rf_i|alu_out[11]~16_combout  & ( \cpu|cont|Selector9~8_combout  & ( (!\cpu|cont|Selector12~2_combout  & !\cpu|cont|Selector11~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|cont|Selector11~5_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.dataf(!\cpu|cont|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~50 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~50 .lut_mask = 64'h000000000000C0C0;
defparam \cpu|dp|alu_rf_i|alu_out[4]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N4
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y63_N38
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[11]~118 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[11]~118_combout  = ( \cpu|cont|Selector9~7_combout  & ( (\cpu|dp|alu_rf_i|alu_out[11]~16_combout  & (\cpu|cont|Selector12~2_combout  & (\cpu|cont|Selector8~2_combout  & \cpu|cont|Selector11~5_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|cont|Selector11~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[11]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11]~118 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[11]~118 .lut_mask = 64'h0000000000010001;
defparam \cpu|dp|alu_rf_i|alu_out[11]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N37
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y64_N53
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y64_N56
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N0
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[2]~9 (
// Equation(s):
// \cpu|dp|data_to_mem_store[2]~9_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [2] & ( (\cpu|cont|state [2] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[2]~9 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[2]~9 .lut_mask = 64'h0000000000001000;
defparam \cpu|dp|data_to_mem_store[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N3
cyclonev_lcell_comb \cpu|dp|mem_address[0]~5 (
// Equation(s):
// \cpu|dp|mem_address[0]~5_combout  = ( \cpu|cont|state [7] & ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [0] ) ) ) # ( !\cpu|cont|state [7] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [6] & (((\cpu|dp|pc_flopenr|q [0])))) # 
// (\cpu|cont|state [6] & ((!\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [0])) # (\cpu|cont|state [0] & ((\cpu|dp|pc_flopenr|q [0]))))) ) ) ) # ( \cpu|cont|state [7] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [0] ) ) ) # ( !\cpu|cont|state 
// [7] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [0] ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|pc_flopenr|q [0]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[0]~5 .extended_lut = "off";
defparam \cpu|dp|mem_address[0]~5 .lut_mask = 64'h00FF00FF10DF00FF;
defparam \cpu|dp|mem_address[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N14
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N39
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N40
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y63_N41
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N11
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N38
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y64_N10
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~24 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~24_combout  = ( !\cpu|cont|Selector9~8_combout  & ( (\cpu|cont|Selector12~2_combout  & (!\cpu|cont|Selector11~5_combout  & \cpu|dp|alu_rf_i|alu_out[11]~16_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|cont|Selector11~5_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~24 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~24 .lut_mask = 64'h0030003000000000;
defparam \cpu|dp|alu_rf_i|alu_out[15]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N30
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N31
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y62_N59
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\cpu|cont|Selector13~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|reg_write_src_mux|Mux0~2_combout ,\cpu|dp|reg_write_src_mux|Mux1~2_combout ,\cpu|dp|reg_write_src_mux|Mux2~2_combout ,\cpu|dp|reg_write_src_mux|Mux3~2_combout ,
\cpu|dp|reg_write_src_mux|Mux4~2_combout ,\cpu|dp|reg_write_src_mux|Mux5~2_combout ,\cpu|dp|reg_write_src_mux|Mux6~2_combout ,\cpu|dp|reg_write_src_mux|Mux7~2_combout ,\cpu|dp|reg_write_src_mux|Mux8~2_combout ,\cpu|dp|reg_write_src_mux|Mux9~2_combout ,
\cpu|dp|reg_write_src_mux|Mux10~2_combout ,\cpu|dp|reg_write_src_mux|Mux11~2_combout ,\cpu|dp|reg_write_src_mux|Mux12~2_combout ,\cpu|dp|reg_write_src_mux|Mux13~2_combout ,\cpu|dp|reg_write_src_mux|Mux14~2_combout ,\cpu|dp|reg_write_src_mux|Mux15~2_combout }),
	.portaaddr({\cpu|dp|instruction_reg_i|A_index_flopr|q [3],\cpu|dp|instruction_reg_i|A_index_flopr|q [2],\cpu|dp|instruction_reg_i|A_index_flopr|q [1],\cpu|dp|instruction_reg_i|A_index_flopr|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ,\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ,\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ,\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .init_file = "db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|datapath:dp|reg_file:reg_file|altsyncram:RAM_rtl_1|altsyncram_d6n1:auto_generated|ALTSYNCRAM";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N12
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~0 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~0_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [39] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [39]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [40])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [39] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( (!\cpu|dp|reg_file|RAM_rtl_1_bypass [40] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [39] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [40]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [39]),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~0 .lut_mask = 64'h0020003000700030;
defparam \cpu|dp|reg_B_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N14
dffeas \cpu|dp|reg_B_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~20 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~20_combout  = ( \cpu|cont|Selector10~2_combout  & ( (\cpu|cont|Selector12~2_combout  & !\cpu|cont|Selector11~5_combout ) ) ) # ( !\cpu|cont|Selector10~2_combout  & ( (!\cpu|cont|Selector10~3_combout  & 
// (((\cpu|cont|Selector7~0_combout )))) # (\cpu|cont|Selector10~3_combout  & (\cpu|cont|Selector12~2_combout  & (!\cpu|cont|Selector11~5_combout ))) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|cont|Selector10~3_combout ),
	.datac(!\cpu|cont|Selector11~5_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~20 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~20 .lut_mask = 64'h10DC10DC50505050;
defparam \cpu|dp|alu_rf_i|alu_out[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N51
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[4]~0 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[4]~0_combout  = ( \cpu|cont|Selector6~3_combout  & ( \cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~1_combout  & ((!\cpu|cont|Selector6~0_combout  & (\cpu|dp|reg_B_flopr|q [4])) # (\cpu|cont|Selector6~0_combout  & 
// ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]))))) # (\cpu|cont|Selector6~1_combout  & (((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0])))) ) ) ) # ( !\cpu|cont|Selector6~3_combout  & ( \cpu|cont|Selector9~0_combout  & ( 
// (!\cpu|cont|Selector6~1_combout  & ((!\cpu|cont|Selector6~0_combout  & (\cpu|dp|reg_B_flopr|q [4])) # (\cpu|cont|Selector6~0_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]))))) # (\cpu|cont|Selector6~1_combout  & 
// (((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0])))) ) ) ) # ( \cpu|cont|Selector6~3_combout  & ( !\cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~1_combout  & ((!\cpu|cont|Selector6~0_combout  & (\cpu|dp|reg_B_flopr|q [4])) # 
// (\cpu|cont|Selector6~0_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]))))) # (\cpu|cont|Selector6~1_combout  & (((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0])))) ) ) ) # ( !\cpu|cont|Selector6~3_combout  & ( 
// !\cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~0_combout  & (\cpu|dp|reg_B_flopr|q [4])) # (\cpu|cont|Selector6~0_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]))) ) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [4]),
	.datad(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datae(!\cpu|cont|Selector6~3_combout ),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[4]~0 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[4]~0 .lut_mask = 64'h0C3F087F087F087F;
defparam \cpu|dp|alu_B_mux|mux2_output[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y62_N11
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y64_N37
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N42
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~1 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~1_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [37] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [38]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [37])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [37] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [37] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [38] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [37]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [38]),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~1 .lut_mask = 64'h0040005000700050;
defparam \cpu|dp|reg_B_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N44
dffeas \cpu|dp|reg_B_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~1_combout  = ( \cpu|dp|reg_B_flopr|q [15] & ( !\cpu|cont|Selector6~2_combout  ) ) # ( !\cpu|dp|reg_B_flopr|q [15] & ( !\cpu|cont|Selector6~2_combout  & ( (((\cpu|dp|reg_B_flopr|q [13]) # (\cpu|dp|reg_B_flopr|q [14])) # 
// (\cpu|dp|reg_B_flopr|q [12])) # (\cpu|dp|reg_B_flopr|q [11]) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [11]),
	.datab(!\cpu|dp|reg_B_flopr|q [12]),
	.datac(!\cpu|dp|reg_B_flopr|q [14]),
	.datad(!\cpu|dp|reg_B_flopr|q [13]),
	.datae(!\cpu|dp|reg_B_flopr|q [15]),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~1 .lut_mask = 64'h7FFFFFFF00000000;
defparam \cpu|dp|alu_rf_i|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N16
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N0
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N1
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N42
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~11 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~11_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (((!\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [26])) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [25]))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [25] & (!\cpu|dp|reg_file|WideOr1~combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [26]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~1_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [25]),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [26]),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~11 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~11 .lut_mask = 64'h00003010000030B0;
defparam \cpu|dp|reg_B_flopr|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N44
dffeas \cpu|dp|reg_B_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~0_combout  = ( \cpu|dp|reg_B_flopr|q [8] & ( \cpu|cont|Selector6~2_combout  & ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] ) ) ) # ( !\cpu|dp|reg_B_flopr|q [8] & ( \cpu|cont|Selector6~2_combout  & ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] ) ) ) # ( !\cpu|dp|reg_B_flopr|q [8] & ( !\cpu|cont|Selector6~2_combout  & ( (!\cpu|dp|reg_B_flopr|q [10] & (!\cpu|dp|reg_B_flopr|q [7] & !\cpu|dp|reg_B_flopr|q [9])) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [10]),
	.datab(!\cpu|dp|reg_B_flopr|q [7]),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datad(!\cpu|dp|reg_B_flopr|q [9]),
	.datae(!\cpu|dp|reg_B_flopr|q [8]),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~0 .lut_mask = 64'h88000000F0F0F0F0;
defparam \cpu|dp|alu_rf_i|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N24
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y64_N26
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y63_N31
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N6
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~8 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~8_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_1_bypass [19])) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [19]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [20])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_1_bypass [19])) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( (!\cpu|dp|reg_file|RAM_rtl_1_bypass [20] & (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_1_bypass [19]))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [20]),
	.datab(!\cpu|dp|reg_file|WideOr1~combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [19]),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~8 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~8 .lut_mask = 64'h0008000C040C000C;
defparam \cpu|dp|reg_B_flopr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y64_N8
dffeas \cpu|dp|reg_B_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~2_combout  = ( \cpu|dp|reg_B_flopr|q [6] & ( \cpu|cont|Selector6~2_combout  & ( (!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [6] & ( 
// \cpu|cont|Selector6~2_combout  & ( (!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [6] & ( !\cpu|cont|Selector6~2_combout  & ( !\cpu|dp|reg_B_flopr|q [5] ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datab(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datac(gnd),
	.datad(!\cpu|dp|reg_B_flopr|q [5]),
	.datae(!\cpu|dp|reg_B_flopr|q [6]),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~2 .lut_mask = 64'hFF00000088888888;
defparam \cpu|dp|alu_rf_i|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~8_combout  = ( \cpu|dp|alu_rf_i|always0~2_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & (!\cpu|dp|alu_rf_i|always0~1_combout  & \cpu|dp|alu_rf_i|always0~0_combout )) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|always0~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|always0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~8 .lut_mask = 64'h0000000000A000A0;
defparam \cpu|dp|alu_rf_i|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~19 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~19_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( !\cpu|cont|Selector9~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|Selector9~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~19 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~19 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|dp|alu_rf_i|alu_out[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~27 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~27_combout  = ( \cpu|dp|alu_rf_i|always0~8_combout  & ( \cpu|dp|alu_rf_i|alu_out[1]~19_combout  & ( (\cpu|dp|alu_rf_i|alu_out[15]~20_combout  & ((!\cpu|cont|Selector9~8_combout ) # (\cpu|cont|Selector7~0_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|always0~8_combout  & ( \cpu|dp|alu_rf_i|alu_out[1]~19_combout  & ( (\cpu|dp|alu_rf_i|alu_out[15]~20_combout  & \cpu|cont|Selector7~0_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|always0~8_combout  & ( !\cpu|dp|alu_rf_i|alu_out[1]~19_combout  & ( 
// (\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_rf_i|alu_out[15]~20_combout  & ((!\cpu|cont|Selector9~8_combout ) # (\cpu|cont|Selector7~0_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|always0~8_combout  & ( !\cpu|dp|alu_rf_i|alu_out[1]~19_combout  & ( 
// (\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_rf_i|alu_out[15]~20_combout  & \cpu|cont|Selector7~0_combout )) ) ) )

	.dataa(!\cpu|cont|Selector9~8_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[15]~20_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~27 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~27 .lut_mask = 64'h00030203000F0A0F;
defparam \cpu|dp|alu_rf_i|alu_out[15]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~26 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~26_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~20_combout  & ( \cpu|dp|alu_rf_i|alu_out[1]~19_combout  & ( (\cpu|cont|Selector10~1_combout  & (((!\cpu|cont|Selector9~8_combout  & \cpu|dp|alu_rf_i|always0~8_combout )) # 
// (\cpu|cont|Selector7~0_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[15]~20_combout  & ( !\cpu|dp|alu_rf_i|alu_out[1]~19_combout  & ( ((!\cpu|cont|Selector9~8_combout  & \cpu|dp|alu_rf_i|always0~8_combout )) # (\cpu|cont|Selector7~0_combout ) ) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|cont|Selector9~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~20_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~26 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~26 .lut_mask = 64'h000055F500001131;
defparam \cpu|dp|alu_rf_i|alu_out[15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N9
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[15]~2 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[15]~2_combout  = ( \cpu|cont|Selector6~3_combout  & ( (!\cpu|cont|Selector6~1_combout  & (!\cpu|cont|Selector6~0_combout  & \cpu|dp|reg_B_flopr|q [15])) ) ) # ( !\cpu|cont|Selector6~3_combout  & ( 
// (!\cpu|cont|Selector6~0_combout  & (\cpu|dp|reg_B_flopr|q [15] & ((!\cpu|cont|Selector6~1_combout ) # (!\cpu|cont|Selector9~0_combout )))) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [15]),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[15]~2 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[15]~2 .lut_mask = 64'h0C080C0808080808;
defparam \cpu|dp|alu_B_mux|mux2_output[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N56
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N37
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu|cont|Selector13~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|reg_write_src_mux|Mux0~2_combout ,\cpu|dp|reg_write_src_mux|Mux1~2_combout ,\cpu|dp|reg_write_src_mux|Mux2~2_combout ,\cpu|dp|reg_write_src_mux|Mux3~2_combout ,
\cpu|dp|reg_write_src_mux|Mux4~2_combout ,\cpu|dp|reg_write_src_mux|Mux5~2_combout ,\cpu|dp|reg_write_src_mux|Mux6~2_combout ,\cpu|dp|reg_write_src_mux|Mux7~2_combout ,\cpu|dp|reg_write_src_mux|Mux8~2_combout ,\cpu|dp|reg_write_src_mux|Mux9~2_combout ,
\cpu|dp|reg_write_src_mux|Mux10~2_combout ,\cpu|dp|reg_write_src_mux|Mux11~2_combout ,\cpu|dp|reg_write_src_mux|Mux12~2_combout ,\cpu|dp|reg_write_src_mux|Mux13~2_combout ,\cpu|dp|reg_write_src_mux|Mux14~2_combout ,\cpu|dp|reg_write_src_mux|Mux15~2_combout }),
	.portaaddr({\cpu|dp|instruction_reg_i|A_index_flopr|q [3],\cpu|dp|instruction_reg_i|A_index_flopr|q [2],\cpu|dp|instruction_reg_i|A_index_flopr|q [1],\cpu|dp|instruction_reg_i|A_index_flopr|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ,\cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ,\cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ,\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|datapath:dp|reg_file:reg_file|altsyncram:RAM_rtl_0|altsyncram_d6n1:auto_generated|ALTSYNCRAM";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N30
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~5 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~5_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [39] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [40]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [39])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [39] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [39] & (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & !\cpu|dp|reg_file|RAM_rtl_0_bypass [40]))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [39]),
	.datab(!\cpu|dp|reg_file|WideOr0~combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [40]),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~5 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~5 .lut_mask = 64'h04000404040C0404;
defparam \cpu|dp|reg_A_flopr|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N32
dffeas \cpu|dp|reg_A_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N51
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[15]~14 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[15]~14_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [15])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [15]))))) # (\cpu|cont|state [6] & 
// (((\cpu|dp|pc_flopenr|q [15])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [15] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [15]),
	.datad(!\cpu|dp|reg_A_flopr|q [15]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[15]~14 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[15]~14 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \cpu|dp|alu_A_mux|mux2_output[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~28 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~28_combout  = ( \cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & ( ((\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & (!\cpu|cont|Selector12~2_combout  & 
// \cpu|dp|alu_rf_i|alu_out[15]~26_combout ))) # (\cpu|dp|alu_rf_i|alu_out[15]~27_combout ) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~27_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[15]~26_combout  & (!\cpu|dp|alu_rf_i|alu_out[1]~22_combout  $ (!\cpu|cont|Selector12~2_combout )))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & ( 
// (\cpu|dp|alu_rf_i|alu_out[15]~26_combout  & ((!\cpu|dp|alu_rf_i|alu_out[1]~22_combout  $ (!\cpu|cont|Selector12~2_combout )) # (\cpu|dp|alu_rf_i|alu_out[15]~27_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[15]~27_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~26_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~28 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~28 .lut_mask = 64'h0000006F00600F4F;
defparam \cpu|dp|alu_rf_i|alu_out~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~0_combout  = ( \cpu|cont|Selector9~7_combout  & ( (\cpu|cont|state [6] & \cpu|cont|Selector12~2_combout ) ) ) # ( !\cpu|cont|Selector9~7_combout  & ( \cpu|cont|Selector12~2_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [6]),
	.datac(gnd),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~0 .lut_mask = 64'h00FF00FF00330033;
defparam \cpu|dp|alu_rf_i|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~14 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~14_combout  = ( !\cpu|dp|alu_rf_i|alu_out[1]~13_combout  & ( (!\cpu|cont|Selector8~2_combout  & ((!\cpu|dp|alu_rf_i|Selector15~0_combout ) # ((!\cpu|dp|alu_rf_i|always0~8_combout ) # (!\cpu|dp|alu_rf_i|alu_out[15]~12_combout 
// )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.datab(!\cpu|cont|Selector8~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~14 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~14 .lut_mask = 64'hCCC8CCC800000000;
defparam \cpu|dp|alu_rf_i|alu_out[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~15 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~15_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~12_combout  & ( (\cpu|dp|alu_rf_i|Selector15~0_combout  & (!\cpu|cont|Selector8~2_combout  & \cpu|dp|alu_rf_i|always0~8_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.datab(!\cpu|cont|Selector8~2_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~15 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~15 .lut_mask = 64'h0000000000440044;
defparam \cpu|dp|alu_rf_i|alu_out[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~29_combout  = ( \cpu|cont|Selector8~2_combout  & ( (\cpu|cont|Selector12~2_combout  & (\cpu|cont|Selector11~5_combout  & (\cpu|cont|Selector9~7_combout  & \cpu|dp|alu_rf_i|alu_out[11]~16_combout ))) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|cont|Selector11~5_combout ),
	.datac(!\cpu|cont|Selector9~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~29 .lut_mask = 64'h0000000000010001;
defparam \cpu|dp|alu_rf_i|alu_out~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~30 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~30_combout  = ( \cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & ( \cpu|dp|alu_rf_i|alu_out~29_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~14_combout  & (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[15]~15_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[15]~17_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~15_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~30 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~30 .lut_mask = 64'h0000000000000222;
defparam \cpu|dp|alu_rf_i|alu_out~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[14]~13 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[14]~13_combout  = ( \cpu|dp|reg_B_flopr|q [14] & ( (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector9~0_combout  & !\cpu|cont|Selector6~3_combout )))) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|cont|Selector6~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[14]~13 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[14]~13 .lut_mask = 64'h00000000C888C888;
defparam \cpu|dp|alu_B_mux|mux2_output[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[13]~14 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[13]~14_combout  = ( \cpu|dp|reg_B_flopr|q [13] & ( (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector9~0_combout  & !\cpu|cont|Selector6~3_combout )))) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|cont|Selector6~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[13]~14 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[13]~14 .lut_mask = 64'h00000000C888C888;
defparam \cpu|dp|alu_B_mux|mux2_output[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N33
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N34
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y64_N20
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N6
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~3 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~3_combout  = ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [35] & ( (\reset~input_o  & !\cpu|dp|reg_file|WideOr0~combout ) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [35] & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr0~combout  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [36]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  & ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [35] & ( (!\cpu|dp|reg_file|RAM~3_combout  & (\reset~input_o  & (!\cpu|dp|reg_file|WideOr0~combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [36]))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~3_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|reg_file|WideOr0~combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [36]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0_bypass [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~3 .lut_mask = 64'h0000002030103030;
defparam \cpu|dp|reg_A_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N8
dffeas \cpu|dp|reg_A_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N27
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[12]~11 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[12]~11_combout  = ( \cpu|dp|reg_B_flopr|q [12] & ( (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector6~3_combout  & !\cpu|cont|Selector9~0_combout )))) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector6~3_combout ),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[12]~11 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[12]~11 .lut_mask = 64'h00000000C888C888;
defparam \cpu|dp|alu_B_mux|mux2_output[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N14
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N12
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N13
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N24
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~4 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~4_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [33] & (\reset~input_o  & !\cpu|dp|reg_file|WideOr0~combout )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr0~combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [34]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [33])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [33] & (\reset~input_o  & !\cpu|dp|reg_file|WideOr0~combout )) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [33] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [34] & (\reset~input_o  & !\cpu|dp|reg_file|WideOr0~combout ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [33]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [34]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|WideOr0~combout ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~4 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~4 .lut_mask = 64'h0400050007000500;
defparam \cpu|dp|reg_A_flopr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N26
dffeas \cpu|dp|reg_A_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N6
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[11]~10 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[11]~10_combout  = ( \cpu|dp|reg_B_flopr|q [11] & ( (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector6~3_combout  & !\cpu|cont|Selector9~0_combout )))) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector6~3_combout ),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[11]~10 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[11]~10 .lut_mask = 64'h00000000C888C888;
defparam \cpu|dp|alu_B_mux|mux2_output[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N21
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[9]~9 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[9]~9_combout  = ( \cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~1_combout  & (\cpu|dp|reg_B_flopr|q [9] & !\cpu|cont|Selector6~0_combout )) ) ) # ( !\cpu|cont|Selector9~0_combout  & ( (\cpu|dp|reg_B_flopr|q [9] & 
// (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector6~1_combout ) # (!\cpu|cont|Selector6~3_combout )))) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|dp|reg_B_flopr|q [9]),
	.datac(!\cpu|cont|Selector6~0_combout ),
	.datad(!\cpu|cont|Selector6~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[9]~9 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[9]~9 .lut_mask = 64'h3020302020202020;
defparam \cpu|dp|alu_B_mux|mux2_output[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N18
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~37 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~37_sumout  = SUM(( \cpu|dp|pc_flopenr|q [6] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~34  ))
// \cpu|dp|pc_counter_i|Add0~38  = CARRY(( \cpu|dp|pc_flopenr|q [6] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~37_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~37 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N21
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~41 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~41_sumout  = SUM(( \cpu|dp|pc_flopenr|q [7] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~38  ))
// \cpu|dp|pc_counter_i|Add0~42  = CARRY(( \cpu|dp|pc_flopenr|q [7] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~41_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~41 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N23
dffeas \cpu|dp|pc_counter_i|incremented_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[7] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N6
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~11 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~11_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [7] & ( ((!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [7])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [7])))) # (\cpu|cont|pc_src[1]~0_combout ) ) ) 
// # ( !\cpu|dp|pc_counter_i|incremented_pc [7] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [7])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [7]))))) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|cont|pc_src[1]~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [7]),
	.datad(!\cpu|dp|reg_B_flopr|q [7]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~11 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~11 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \cpu|dp|pc_flopenr|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N15
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q[4]~1 (
// Equation(s):
// \cpu|dp|pc_flopenr|q[4]~1_combout  = ( \cpu|cont|state [6] & ( \cpu|cont|Decoder1~0_combout  & ( !\reset~input_o  ) ) ) # ( !\cpu|cont|state [6] & ( \cpu|cont|Decoder1~0_combout  & ( (!\reset~input_o ) # ((!\cpu|cont|state [2] & !\cpu|cont|state [1])) ) ) 
// ) # ( \cpu|cont|state [6] & ( !\cpu|cont|Decoder1~0_combout  & ( !\reset~input_o  ) ) ) # ( !\cpu|cont|state [6] & ( !\cpu|cont|Decoder1~0_combout  & ( !\reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|state [2]),
	.datac(gnd),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[4]~1 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q[4]~1 .lut_mask = 64'hAAAAAAAAEEAAAAAA;
defparam \cpu|dp|pc_flopenr|q[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N8
dffeas \cpu|dp|pc_flopenr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N24
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~45 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~45_sumout  = SUM(( \cpu|dp|pc_flopenr|q [8] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~42  ))
// \cpu|dp|pc_counter_i|Add0~46  = CARRY(( \cpu|dp|pc_flopenr|q [8] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~45_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~45 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N26
dffeas \cpu|dp|pc_counter_i|incremented_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[8] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N12
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~12 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~12_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [8] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [8])) # (\cpu|cont|pc_src[0]~2_combout 
//  & ((\cpu|dp|reg_B_flopr|q [8]))) ) )

	.dataa(!\cpu|dp|pc_counter_i|incremented_pc [8]),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datad(!\cpu|dp|reg_B_flopr|q [8]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~12 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~12 .lut_mask = 64'h0C3F0C3F55555555;
defparam \cpu|dp|pc_flopenr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N14
dffeas \cpu|dp|pc_flopenr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N33
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[8]~15 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[8]~15_combout  = ( \cpu|dp|reg_B_flopr|q [8] & ( (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector6~3_combout  & !\cpu|cont|Selector9~0_combout )))) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector6~3_combout ),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[8]~15 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[8]~15 .lut_mask = 64'h00000000C888C888;
defparam \cpu|dp|alu_B_mux|mux2_output[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N54
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[6]~7 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[6]~7_combout  = ( \cpu|cont|Selector6~3_combout  & ( \cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~1_combout  & ((!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [6]))) # (\cpu|cont|Selector6~0_combout  & 
// (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])))) # (\cpu|cont|Selector6~1_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])) ) ) ) # ( !\cpu|cont|Selector6~3_combout  & ( \cpu|cont|Selector9~0_combout  & ( 
// (!\cpu|cont|Selector6~1_combout  & ((!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [6]))) # (\cpu|cont|Selector6~0_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])))) # (\cpu|cont|Selector6~1_combout  & 
// (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])) ) ) ) # ( \cpu|cont|Selector6~3_combout  & ( !\cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~1_combout  & ((!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [6]))) # 
// (\cpu|cont|Selector6~0_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])))) # (\cpu|cont|Selector6~1_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])) ) ) ) # ( !\cpu|cont|Selector6~3_combout  & ( !\cpu|cont|Selector9~0_combout  
// & ( (!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [6]))) # (\cpu|cont|Selector6~0_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])) ) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datac(!\cpu|cont|Selector6~0_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [6]),
	.datae(!\cpu|cont|Selector6~3_combout ),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[6]~7 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[6]~7 .lut_mask = 64'h03F313B313B313B3;
defparam \cpu|dp|alu_B_mux|mux2_output[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N21
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[5]~6 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[5]~6_combout  = ( \cpu|dp|reg_B_flopr|q [5] & ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] ) ) # ( !\cpu|dp|reg_B_flopr|q [5] & ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( ((\cpu|cont|Selector6~1_combout  & 
// ((\cpu|cont|Selector9~0_combout ) # (\cpu|cont|Selector6~3_combout )))) # (\cpu|cont|Selector6~0_combout ) ) ) ) # ( \cpu|dp|reg_B_flopr|q [5] & ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( (!\cpu|cont|Selector6~0_combout  & 
// ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector6~3_combout  & !\cpu|cont|Selector9~0_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector6~3_combout ),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [5]),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[5]~6 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[5]~6 .lut_mask = 64'h0000C8883777FFFF;
defparam \cpu|dp|alu_B_mux|mux2_output[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N36
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[3]~5 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[3]~5_combout  = ( \cpu|cont|Selector6~3_combout  & ( \cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~1_combout  & ((!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [3]))) # (\cpu|cont|Selector6~0_combout  & 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])))) # (\cpu|cont|Selector6~1_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])) ) ) ) # ( !\cpu|cont|Selector6~3_combout  & ( \cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~1_combout  & 
// ((!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [3]))) # (\cpu|cont|Selector6~0_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])))) # (\cpu|cont|Selector6~1_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])) ) ) ) # ( 
// \cpu|cont|Selector6~3_combout  & ( !\cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~1_combout  & ((!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [3]))) # (\cpu|cont|Selector6~0_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q 
// [3])))) # (\cpu|cont|Selector6~1_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])) ) ) ) # ( !\cpu|cont|Selector6~3_combout  & ( !\cpu|cont|Selector9~0_combout  & ( (!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [3]))) # 
// (\cpu|cont|Selector6~0_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datab(!\cpu|dp|reg_B_flopr|q [3]),
	.datac(!\cpu|cont|Selector6~1_combout ),
	.datad(!\cpu|cont|Selector6~0_combout ),
	.datae(!\cpu|cont|Selector6~3_combout ),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[3]~5 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[3]~5 .lut_mask = 64'h3355355535553555;
defparam \cpu|dp|alu_B_mux|mux2_output[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[1]~1 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  = ( \cpu|dp|reg_B_flopr|q [1] & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [1] ) ) # ( !\cpu|dp|reg_B_flopr|q [1] & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( ((\cpu|cont|Selector6~1_combout  & 
// ((\cpu|cont|Selector6~3_combout ) # (\cpu|cont|Selector9~0_combout )))) # (\cpu|cont|Selector6~0_combout ) ) ) ) # ( \cpu|dp|reg_B_flopr|q [1] & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( (!\cpu|cont|Selector6~0_combout  & 
// ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector9~0_combout  & !\cpu|cont|Selector6~3_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|cont|Selector6~3_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [1]),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[1]~1 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[1]~1 .lut_mask = 64'h0000C8883777FFFF;
defparam \cpu|dp|alu_B_mux|mux2_output[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N3
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~17 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~17_sumout  = SUM(( \cpu|dp|pc_flopenr|q [1] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~14  ))
// \cpu|dp|pc_counter_i|Add0~18  = CARRY(( \cpu|dp|pc_flopenr|q [1] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~17_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~17 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N5
dffeas \cpu|dp|pc_counter_i|incremented_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[1] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N9
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~5 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~5_combout  = ( \cpu|dp|alu_rf_i|alu_out [1] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout ) # ((\cpu|dp|reg_B_flopr|q [1])))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [1])))) 
// ) ) # ( !\cpu|dp|alu_rf_i|alu_out [1] & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [1]))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [1])))) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|cont|pc_src[1]~0_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [1]),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~5 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~5 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|dp|pc_flopenr|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N11
dffeas \cpu|dp|pc_flopenr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N51
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[0]~3 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  = ( \cpu|dp|reg_B_flopr|q [0] & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [0] ) ) # ( !\cpu|dp|reg_B_flopr|q [0] & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( ((\cpu|cont|Selector6~1_combout  & 
// ((\cpu|cont|Selector9~0_combout ) # (\cpu|cont|Selector6~3_combout )))) # (\cpu|cont|Selector6~0_combout ) ) ) ) # ( \cpu|dp|reg_B_flopr|q [0] & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( (!\cpu|cont|Selector6~0_combout  & 
// ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector6~3_combout  & !\cpu|cont|Selector9~0_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector6~3_combout ),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [0]),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[0]~3 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[0]~3 .lut_mask = 64'h0000C8883777FFFF;
defparam \cpu|dp|alu_B_mux|mux2_output[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~66 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu|dp|alu_rf_i|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~66 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~66 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|alu_rf_i|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~13_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [0]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [0])))) ) + ( \cpu|dp|alu_rf_i|Add0~66_cout  ))
// \cpu|dp|alu_rf_i|Add0~14  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [0]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [0])))) ) + ( \cpu|dp|alu_rf_i|Add0~66_cout  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|dp|reg_A_flopr|q [0]),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~1_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~13_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~13 .lut_mask = 64'h0000F0E40000FF00;
defparam \cpu|dp|alu_rf_i|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~17_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [1]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [1])))) ) + ( \cpu|dp|alu_rf_i|Add0~14  ))
// \cpu|dp|alu_rf_i|Add0~18  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [1]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [1])))) ) + ( \cpu|dp|alu_rf_i|Add0~14  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q [1]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [1]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~17_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~17 .lut_mask = 64'h0000FE100000FF00;
defparam \cpu|dp|alu_rf_i|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~21_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [2]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [2])))) ) + ( \cpu|dp|alu_rf_i|Add0~18  ))
// \cpu|dp|alu_rf_i|Add0~22  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [2]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [2])))) ) + ( \cpu|dp|alu_rf_i|Add0~18  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [2]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~21_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~21 .lut_mask = 64'h0000FE100000FF00;
defparam \cpu|dp|alu_rf_i|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~25_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add0~22  ))
// \cpu|dp|alu_rf_i|Add0~26  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add0~22  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~25_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~25 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~29_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add0~26  ))
// \cpu|dp|alu_rf_i|Add0~30  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add0~26  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~29_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~29 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~33_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[5]~6_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add0~30  ))
// \cpu|dp|alu_rf_i|Add0~34  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[5]~6_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add0~30  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~33_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~33 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~37_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[6]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add0~34  ))
// \cpu|dp|alu_rf_i|Add0~38  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[6]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add0~34  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~37_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~37 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~41_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add0~38  ))
// \cpu|dp|alu_rf_i|Add0~42  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add0~38  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~41_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~41 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~45_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[8]~15_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add0~42  ))
// \cpu|dp|alu_rf_i|Add0~46  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[8]~15_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add0~42  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [8]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~45_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~45 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~49_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[9]~9_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add0~46  ))
// \cpu|dp|alu_rf_i|Add0~50  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[9]~9_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add0~46  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[9]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~49_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~49 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~53_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[10]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add0~50  ))
// \cpu|dp|alu_rf_i|Add0~54  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[10]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add0~50  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[10]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [10]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~53_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~53 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~57_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[11]~10_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add0~54  ))
// \cpu|dp|alu_rf_i|Add0~58  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[11]~10_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add0~54  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[11]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~57_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~57 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~61_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[12]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add0~58  ))
// \cpu|dp|alu_rf_i|Add0~62  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[12]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add0~58  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [12]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~61_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~61 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~9_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[13]~14_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add0~62  ))
// \cpu|dp|alu_rf_i|Add0~10  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[13]~14_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add0~62  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[13]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [13]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~9_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~9 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~5_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[14]~13_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add0~10  ))
// \cpu|dp|alu_rf_i|Add0~6  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[14]~13_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add0~10  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[14]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [14]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~5_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~5 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~1_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  ) + ( (!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [15])) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [15])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [15]))))) ) + ( \cpu|dp|alu_rf_i|Add0~6  ))

	.dataa(!\cpu|dp|pc_flopenr|q [15]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|WideOr7~1_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~1 .lut_mask = 64'h0000ABA80000FF00;
defparam \cpu|dp|alu_rf_i|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~21_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~20_combout  & ( \cpu|cont|Selector9~8_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[1]~19_combout  & (\cpu|cont|Selector7~0_combout  & !\cpu|cont|Selector10~1_combout )) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out[15]~20_combout  & ( !\cpu|cont|Selector9~8_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[1]~19_combout  & (!\cpu|cont|Selector10~1_combout  & ((\cpu|cont|Selector7~0_combout ) # (\cpu|dp|alu_rf_i|always0~8_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~19_combout ),
	.datab(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~20_combout ),
	.dataf(!\cpu|cont|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~21 .lut_mask = 64'h00002A0000000A00;
defparam \cpu|dp|alu_rf_i|alu_out~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~23 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~23_combout  = ( \cpu|dp|alu_rf_i|alu_out~21_combout  & ( (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & \cpu|dp|alu_rf_i|Add0~1_sumout )) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~23 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~23 .lut_mask = 64'h0000000000050005;
defparam \cpu|dp|alu_rf_i|alu_out~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~25_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))
// \cpu|dp|alu_rf_i|Add3~26  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~25 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~29_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add3~26  ))
// \cpu|dp|alu_rf_i|Add3~30  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add3~26  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [1]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [1]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~29_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~29 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~33_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[2]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add3~30  ))
// \cpu|dp|alu_rf_i|Add3~34  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[2]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add3~30  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [2]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~33_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~33 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~37_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[3]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add3~34  ))
// \cpu|dp|alu_rf_i|Add3~38  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[3]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add3~34  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~37_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~37 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~41_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[4]~0_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add3~38  ))
// \cpu|dp|alu_rf_i|Add3~42  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[4]~0_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add3~38  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~41_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~41 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~45_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[5]~6_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add3~42  ))
// \cpu|dp|alu_rf_i|Add3~46  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[5]~6_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add3~42  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~45_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~45 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~49_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[6]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add3~46  ))
// \cpu|dp|alu_rf_i|Add3~50  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[6]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add3~46  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~49_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~49 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~53_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[7]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add3~50  ))
// \cpu|dp|alu_rf_i|Add3~54  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[7]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add3~50  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~53_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~53 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~57_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [8])) # (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + 
// ( \cpu|dp|alu_B_mux|mux2_output[8]~15_combout  ) + ( \cpu|dp|alu_rf_i|Add3~54  ))
// \cpu|dp|alu_rf_i|Add3~58  = CARRY(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [8])) # (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( 
// \cpu|dp|alu_B_mux|mux2_output[8]~15_combout  ) + ( \cpu|dp|alu_rf_i|Add3~54  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(!\cpu|dp|reg_A_flopr|q [8]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~57 .lut_mask = 64'h0000FF0000000E1F;
defparam \cpu|dp|alu_rf_i|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~61_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[9]~9_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add3~58  ))
// \cpu|dp|alu_rf_i|Add3~62  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[9]~9_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add3~58  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[9]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~61 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~5_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[10]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add3~62  ))
// \cpu|dp|alu_rf_i|Add3~6  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[10]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add3~62  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[10]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [10]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~5 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~9_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[11]~10_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add3~6  ))
// \cpu|dp|alu_rf_i|Add3~10  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[11]~10_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add3~6  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[11]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~9_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~9 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~13_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[12]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add3~10  ))
// \cpu|dp|alu_rf_i|Add3~14  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[12]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add3~10  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [12]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~13 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~17_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[13]~14_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add3~14  ))
// \cpu|dp|alu_rf_i|Add3~18  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[13]~14_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add3~14  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[13]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [13]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~17_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~17 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~21_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[14]~13_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add3~18  ))
// \cpu|dp|alu_rf_i|Add3~22  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[14]~13_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add3~18  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[14]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [14]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~21_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~21 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~1_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [15])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [15])) # (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [15]))))) ) 
// + ( \cpu|dp|alu_B_mux|mux2_output[15]~2_combout  ) + ( \cpu|dp|alu_rf_i|Add3~22  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [15]),
	.datad(!\cpu|dp|reg_A_flopr|q [15]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~1 .lut_mask = 64'h0000FF0000000E1F;
defparam \cpu|dp|alu_rf_i|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~32 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~32_combout  = ( \cpu|cont|Selector8~2_combout  & ( (!\cpu|cont|Selector12~2_combout ) # ((!\cpu|cont|Selector11~5_combout ) # ((!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ) # (!\cpu|cont|Selector9~7_combout ))) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|cont|Selector11~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.datad(!\cpu|cont|Selector9~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~32 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~32 .lut_mask = 64'h00000000FFFEFFFE;
defparam \cpu|dp|alu_rf_i|alu_out[15]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N51
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[7]~12 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[7]~12_combout  = ( \cpu|dp|reg_A_flopr|q [7] & ( ((\cpu|cont|WideOr7~0_combout  & (!\cpu|cont|state [6] & \cpu|cont|state [2]))) # (\cpu|dp|pc_flopenr|q [7]) ) ) # ( !\cpu|dp|reg_A_flopr|q [7] & ( (\cpu|dp|pc_flopenr|q [7] & 
// ((!\cpu|cont|WideOr7~0_combout ) # ((!\cpu|cont|state [2]) # (\cpu|cont|state [6])))) ) )

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[7]~12 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[7]~12 .lut_mask = 64'h0F0B0F0B0F4F0F4F;
defparam \cpu|dp|alu_A_mux|mux2_output[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[6]~11 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  = ( \cpu|dp|reg_A_flopr|q [6] & ( \cpu|cont|WideOr7~0_combout  & ( ((!\cpu|cont|state [6] & \cpu|cont|state [2])) # (\cpu|dp|pc_flopenr|q [6]) ) ) ) # ( !\cpu|dp|reg_A_flopr|q [6] & ( 
// \cpu|cont|WideOr7~0_combout  & ( (\cpu|dp|pc_flopenr|q [6] & ((!\cpu|cont|state [2]) # (\cpu|cont|state [6]))) ) ) ) # ( \cpu|dp|reg_A_flopr|q [6] & ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [6] ) ) ) # ( !\cpu|dp|reg_A_flopr|q [6] & ( 
// !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [6] ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|dp|pc_flopenr|q [6]),
	.datac(!\cpu|cont|state [2]),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [6]),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[6]~11 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[6]~11 .lut_mask = 64'h3333333331313B3B;
defparam \cpu|dp|alu_A_mux|mux2_output[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[5]~10 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[5]~10_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [5])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [5]))))) # (\cpu|cont|state [6] & 
// (((\cpu|dp|pc_flopenr|q [5])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [5] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|reg_A_flopr|q [5]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[5]~10 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[5]~10 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \cpu|dp|alu_A_mux|mux2_output[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~0_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~9_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[5]~10_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~12_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[13]~5 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[13]~5_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|state [2] & ((!\cpu|cont|state [6] & (\cpu|dp|reg_A_flopr|q [13])) # (\cpu|cont|state [6] & 
// ((\cpu|dp|pc_flopenr|q [13]))))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [13] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|dp|reg_A_flopr|q [13]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|pc_flopenr|q [13]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[13]~5 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[13]~5 .lut_mask = 64'h00FF00FF10BF10BF;
defparam \cpu|dp|alu_A_mux|mux2_output[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[12]~4 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [12])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [12]))))) # (\cpu|cont|state [6] & 
// (((\cpu|dp|pc_flopenr|q [12])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [12] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|reg_A_flopr|q [12]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[12]~4 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[12]~4 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \cpu|dp|alu_A_mux|mux2_output[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[14]~6 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  = ( \cpu|dp|pc_flopenr|q [14] & ( \cpu|cont|WideOr7~0_combout  & ( ((!\cpu|cont|state [2]) # (\cpu|cont|state [6])) # (\cpu|dp|reg_A_flopr|q [14]) ) ) ) # ( !\cpu|dp|pc_flopenr|q [14] & ( 
// \cpu|cont|WideOr7~0_combout  & ( (\cpu|dp|reg_A_flopr|q [14] & (!\cpu|cont|state [6] & \cpu|cont|state [2])) ) ) ) # ( \cpu|dp|pc_flopenr|q [14] & ( !\cpu|cont|WideOr7~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|dp|reg_A_flopr|q [14]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|dp|pc_flopenr|q [14]),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[14]~6 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[14]~6 .lut_mask = 64'h0000FFFF0030FF3F;
defparam \cpu|dp|alu_A_mux|mux2_output[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~33_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) # (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & \cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) 
// ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~33 .lut_mask = 64'h5533000F5533FF0F;
defparam \cpu|dp|alu_rf_i|alu_out~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N39
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[1]~13 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[1]~13_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [1])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [1]))))) # (\cpu|cont|state [6] & 
// (((\cpu|dp|pc_flopenr|q [1])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [1] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [1]),
	.datad(!\cpu|dp|reg_A_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[1]~13 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[1]~13 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \cpu|dp|alu_A_mux|mux2_output[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N39
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[3]~8 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[3]~8_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [3]))) # (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [3])))) # (\cpu|cont|state [6] & 
// (((\cpu|dp|pc_flopenr|q [3])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [3] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|reg_A_flopr|q [3]),
	.datad(!\cpu|dp|pc_flopenr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[3]~8 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[3]~8 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \cpu|dp|alu_A_mux|mux2_output[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[2]~7 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[2]~7_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [2])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [2]))))) # (\cpu|cont|state [6] & 
// (((\cpu|dp|pc_flopenr|q [2])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [2] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [2]),
	.datad(!\cpu|dp|reg_A_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[2]~7 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[2]~7 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \cpu|dp|alu_A_mux|mux2_output[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~2_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[0]~15_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[1]~13_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[2]~7_combout  ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[3]~8_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~2 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N27
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[8]~0 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|state [6] & (\cpu|dp|reg_A_flopr|q [8])) # (\cpu|cont|state [6] & 
// ((\cpu|dp|pc_flopenr|q [8]))))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [8] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|dp|reg_A_flopr|q [8]),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[8]~0 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[8]~0 .lut_mask = 64'h0F0F0F0F1B0F1B0F;
defparam \cpu|dp|alu_A_mux|mux2_output[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[11]~3 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  = ( \cpu|dp|reg_A_flopr|q [11] & ( ((\cpu|cont|WideOr7~0_combout  & (!\cpu|cont|state [6] & \cpu|cont|state [2]))) # (\cpu|dp|pc_flopenr|q [11]) ) ) # ( !\cpu|dp|reg_A_flopr|q [11] & ( (\cpu|dp|pc_flopenr|q 
// [11] & ((!\cpu|cont|WideOr7~0_combout ) # ((!\cpu|cont|state [2]) # (\cpu|cont|state [6])))) ) )

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|dp|pc_flopenr|q [11]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[11]~3 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[11]~3 .lut_mask = 64'h00FB00FB04FF04FF;
defparam \cpu|dp|alu_A_mux|mux2_output[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[9]~1 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [9])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [9]))))) # (\cpu|cont|state [6] & 
// (((\cpu|dp|pc_flopenr|q [9])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [9] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|reg_A_flopr|q [9]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[9]~1 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[9]~1 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \cpu|dp|alu_A_mux|mux2_output[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[10]~2 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [10])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [10]))))) # (\cpu|cont|state [6] & 
// (\cpu|dp|pc_flopenr|q [10])) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [10] ) )

	.dataa(!\cpu|dp|pc_flopenr|q [10]),
	.datab(!\cpu|dp|reg_A_flopr|q [10]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[10]~2 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[10]~2 .lut_mask = 64'h5555555555355535;
defparam \cpu|dp|alu_A_mux|mux2_output[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~1_combout  = ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~34 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~34_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~1_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((\cpu|dp|alu_rf_i|alu_out~33_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~1_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((\cpu|dp|alu_rf_i|alu_out~33_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~0_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((\cpu|dp|alu_rf_i|alu_out~33_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~0_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & 
// (((\cpu|dp|alu_B_mux|mux2_output[3]~5_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// ((\cpu|dp|alu_rf_i|alu_out~33_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~0_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~33_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~34 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~34 .lut_mask = 64'h04C407C734F437F7;
defparam \cpu|dp|alu_rf_i|alu_out~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~31 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~31_combout  = ( \cpu|cont|state [6] & ( \cpu|cont|Selector9~7_combout  & ( \cpu|cont|Selector8~2_combout  ) ) ) # ( !\cpu|cont|state [6] & ( \cpu|cont|Selector9~7_combout  & ( (\cpu|cont|Selector8~2_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ) # ((\cpu|cont|Selector12~2_combout ) # (\cpu|cont|Selector11~5_combout )))) ) ) ) # ( \cpu|cont|state [6] & ( !\cpu|cont|Selector9~7_combout  & ( \cpu|cont|Selector8~2_combout  ) ) ) # ( !\cpu|cont|state [6] & 
// ( !\cpu|cont|Selector9~7_combout  & ( \cpu|cont|Selector8~2_combout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.datab(!\cpu|cont|Selector11~5_combout ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~31 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~31 .lut_mask = 64'h0F0F0F0F0B0F0F0F;
defparam \cpu|dp|alu_rf_i|alu_out[15]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~77 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~77_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [8])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + 
// ( VCC ) + ( !VCC ))
// \cpu|dp|alu_rf_i|Add5~78  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [8])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( VCC 
// ) + ( !VCC ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(!\cpu|dp|reg_A_flopr|q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~77_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~77 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~77 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~81 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~81_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [9])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + 
// ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~78  ))
// \cpu|dp|alu_rf_i|Add5~82  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [9])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( VCC 
// ) + ( \cpu|dp|alu_rf_i|Add5~78  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|reg_A_flopr|q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~81_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~81 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~81 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~85 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~85_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [10])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [10]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~82  ))
// \cpu|dp|alu_rf_i|Add5~86  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [10])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~82  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|reg_A_flopr|q [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~85_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~85 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~85 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~89 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~89_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [11])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [11]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~86  ))
// \cpu|dp|alu_rf_i|Add5~90  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [11])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~86  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(!\cpu|dp|reg_A_flopr|q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~89_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~89 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~89 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~93 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~93_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [12])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [12]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~90  ))
// \cpu|dp|alu_rf_i|Add5~94  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [12])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~90  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|reg_A_flopr|q [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~93_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~93 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~93 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~73 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~73_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~94  ))
// \cpu|dp|alu_rf_i|Add5~74  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~94  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(!\cpu|dp|reg_A_flopr|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~73_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~73 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~73 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~69 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~69_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~74  ))
// \cpu|dp|alu_rf_i|Add5~70  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~74  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(!\cpu|dp|reg_A_flopr|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~69_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~69 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~69 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~65 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~65_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [15])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [15])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [15]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~70  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [15]),
	.datad(!\cpu|dp|reg_A_flopr|q [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~65 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~65 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~13_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))
// \cpu|dp|alu_rf_i|Add5~14  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~13_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~13 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~17_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add5~14  ))
// \cpu|dp|alu_rf_i|Add5~18  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add5~14  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [1]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [1]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~17_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~17 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~21_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[2]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add5~18  ))
// \cpu|dp|alu_rf_i|Add5~22  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[2]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add5~18  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [2]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~21_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~21 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~25_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[3]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add5~22  ))
// \cpu|dp|alu_rf_i|Add5~26  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[3]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add5~22  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~25_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~25 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~29_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [4])) # (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + 
// ( \cpu|dp|alu_B_mux|mux2_output[4]~0_combout  ) + ( \cpu|dp|alu_rf_i|Add5~26  ))
// \cpu|dp|alu_rf_i|Add5~30  = CARRY(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [4])) # (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( 
// \cpu|dp|alu_B_mux|mux2_output[4]~0_combout  ) + ( \cpu|dp|alu_rf_i|Add5~26  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|reg_A_flopr|q [4]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~29_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~29 .lut_mask = 64'h0000FF0000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~33_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[5]~6_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add5~30  ))
// \cpu|dp|alu_rf_i|Add5~34  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[5]~6_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add5~30  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~33_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~33 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~37_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[6]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add5~34  ))
// \cpu|dp|alu_rf_i|Add5~38  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[6]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add5~34  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~37_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~37 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~41_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[7]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add5~38  ))
// \cpu|dp|alu_rf_i|Add5~42  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[7]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add5~38  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~41_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~41 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~45_sumout  = SUM(( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [8]) ) + ( \cpu|dp|alu_rf_i|Add5~77_sumout  ) + ( \cpu|dp|alu_rf_i|Add5~42  ))
// \cpu|dp|alu_rf_i|Add5~46  = CARRY(( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [8]) ) + ( \cpu|dp|alu_rf_i|Add5~77_sumout  ) + ( \cpu|dp|alu_rf_i|Add5~42  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~77_sumout ),
	.datad(!\cpu|dp|reg_B_flopr|q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~45_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~45 .lut_mask = 64'h0000F0F0000000CC;
defparam \cpu|dp|alu_rf_i|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~49_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~81_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [9]) ) + ( \cpu|dp|alu_rf_i|Add5~46  ))
// \cpu|dp|alu_rf_i|Add5~50  = CARRY(( \cpu|dp|alu_rf_i|Add5~81_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [9]) ) + ( \cpu|dp|alu_rf_i|Add5~46  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [9]),
	.datad(!\cpu|dp|alu_rf_i|Add5~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~49_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~49 .lut_mask = 64'h0000F3F3000000FF;
defparam \cpu|dp|alu_rf_i|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~53_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~85_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [10]) ) + ( \cpu|dp|alu_rf_i|Add5~50  ))
// \cpu|dp|alu_rf_i|Add5~54  = CARRY(( \cpu|dp|alu_rf_i|Add5~85_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [10]) ) + ( \cpu|dp|alu_rf_i|Add5~50  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [10]),
	.datad(!\cpu|dp|alu_rf_i|Add5~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~53_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~53 .lut_mask = 64'h0000F3F3000000FF;
defparam \cpu|dp|alu_rf_i|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~57_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~89_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [11]) ) + ( \cpu|dp|alu_rf_i|Add5~54  ))
// \cpu|dp|alu_rf_i|Add5~58  = CARRY(( \cpu|dp|alu_rf_i|Add5~89_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [11]) ) + ( \cpu|dp|alu_rf_i|Add5~54  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [11]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~57_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~57 .lut_mask = 64'h0000FF3300000F0F;
defparam \cpu|dp|alu_rf_i|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~61_sumout  = SUM(( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [12]) ) + ( \cpu|dp|alu_rf_i|Add5~93_sumout  ) + ( \cpu|dp|alu_rf_i|Add5~58  ))
// \cpu|dp|alu_rf_i|Add5~62  = CARRY(( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [12]) ) + ( \cpu|dp|alu_rf_i|Add5~93_sumout  ) + ( \cpu|dp|alu_rf_i|Add5~58  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|reg_B_flopr|q [12]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add5~93_sumout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~61_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~61 .lut_mask = 64'h0000FF00000000CC;
defparam \cpu|dp|alu_rf_i|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~9_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~73_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [13]) ) + ( \cpu|dp|alu_rf_i|Add5~62  ))
// \cpu|dp|alu_rf_i|Add5~10  = CARRY(( \cpu|dp|alu_rf_i|Add5~73_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [13]) ) + ( \cpu|dp|alu_rf_i|Add5~62  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [13]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~9_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~9 .lut_mask = 64'h0000FF3300000F0F;
defparam \cpu|dp|alu_rf_i|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~5_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~69_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [14]) ) + ( \cpu|dp|alu_rf_i|Add5~10  ))
// \cpu|dp|alu_rf_i|Add5~6  = CARRY(( \cpu|dp|alu_rf_i|Add5~69_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [14]) ) + ( \cpu|dp|alu_rf_i|Add5~10  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [14]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~5_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~5 .lut_mask = 64'h0000FF3300000F0F;
defparam \cpu|dp|alu_rf_i|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~1_sumout  = SUM(( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [15]) ) + ( \cpu|dp|alu_rf_i|Add5~65_sumout  ) + ( \cpu|dp|alu_rf_i|Add5~6  ))

	.dataa(!\cpu|dp|alu_rf_i|Add5~65_sumout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector6~2_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~1 .lut_mask = 64'h0000AAAA000000F0;
defparam \cpu|dp|alu_rf_i|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~135 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~135_combout  = ( \cpu|dp|alu_rf_i|Add5~1_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~31_combout  & ((\cpu|dp|alu_rf_i|alu_out~34_combout ) # (\cpu|dp|alu_rf_i|alu_out[15]~32_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add5~1_sumout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[15]~32_combout  & (\cpu|dp|alu_rf_i|alu_out~34_combout  & !\cpu|dp|alu_rf_i|alu_out[15]~31_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out[15]~32_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~34_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~31_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~135 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~135 .lut_mask = 64'h0C000C003F003F00;
defparam \cpu|dp|alu_rf_i|alu_out~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~136 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~136_combout  = ( \cpu|dp|alu_rf_i|Add3~1_sumout  & ( \cpu|dp|alu_rf_i|alu_out~135_combout  & ( \reset~input_o  ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~1_sumout  & ( \cpu|dp|alu_rf_i|alu_out~135_combout  & ( (\reset~input_o  & 
// ((\cpu|dp|alu_rf_i|alu_out[15]~15_combout ) # (\cpu|dp|alu_rf_i|alu_out[15]~17_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|Add3~1_sumout  & ( !\cpu|dp|alu_rf_i|alu_out~135_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~17_combout  & (\reset~input_o  & 
// !\cpu|dp|alu_rf_i|alu_out[15]~15_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~15_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~136 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~136 .lut_mask = 64'h00000A00050F0F0F;
defparam \cpu|dp|alu_rf_i|alu_out~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~35 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~35_combout  = ( \cpu|dp|alu_rf_i|alu_out~23_combout  & ( \cpu|dp|alu_rf_i|alu_out~136_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ) # ((\cpu|dp|alu_rf_i|alu_out~30_combout ) # (\cpu|dp|alu_rf_i|alu_out~25_combout )) ) ) 
// ) # ( !\cpu|dp|alu_rf_i|alu_out~23_combout  & ( \cpu|dp|alu_rf_i|alu_out~136_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ) # (((\cpu|dp|alu_rf_i|alu_out~28_combout  & \cpu|dp|alu_rf_i|alu_out~25_combout )) # (\cpu|dp|alu_rf_i|alu_out~30_combout 
// )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~23_combout  & ( !\cpu|dp|alu_rf_i|alu_out~136_combout  & ( (\cpu|dp|alu_rf_i|alu_out~30_combout ) # (\cpu|dp|alu_rf_i|alu_out~25_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~23_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~136_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~28_combout  & \cpu|dp|alu_rf_i|alu_out~25_combout )) # (\cpu|dp|alu_rf_i|alu_out~30_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~28_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~25_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~30_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~23_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~35 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~35 .lut_mask = 64'h05FF0FFFCDFFCFFF;
defparam \cpu|dp|alu_rf_i|alu_out~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~36 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~36_combout  = ( \cpu|cont|Selector11~5_combout  & ( \cpu|cont|Selector9~7_combout  & ( (\cpu|cont|Selector7~0_combout  & (\cpu|cont|Selector12~2_combout  & (!\cpu|cont|Selector10~3_combout  & !\cpu|cont|Selector10~2_combout ))) 
// ) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|cont|Selector10~3_combout ),
	.datad(!\cpu|cont|Selector10~2_combout ),
	.datae(!\cpu|cont|Selector11~5_combout ),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~36 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~36 .lut_mask = 64'h0000000000001000;
defparam \cpu|dp|alu_rf_i|alu_out[1]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~37_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~36_combout  & ( \cpu|dp|alu_rf_i|Selector15~0_combout  & ( (!\reset~input_o ) # (\cpu|cont|Selector8~2_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~36_combout  & ( 
// \cpu|dp|alu_rf_i|Selector15~0_combout  & ( (!\reset~input_o ) # (((!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ) # (!\cpu|dp|alu_rf_i|alu_out[15]~12_combout )) # (\cpu|cont|Selector8~2_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[1]~36_combout  & ( 
// !\cpu|dp|alu_rf_i|Selector15~0_combout  & ( (!\reset~input_o ) # (\cpu|cont|Selector8~2_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~36_combout  & ( !\cpu|dp|alu_rf_i|Selector15~0_combout  ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|Selector8~2_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~12_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~36_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~37 .lut_mask = 64'hFFFFBBBBFFFBBBBB;
defparam \cpu|dp|alu_rf_i|alu_out[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y67_N56
dffeas \cpu|dp|alu_rf_i|alu_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N24
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~0 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~0_combout  = ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [15] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( 
// \cpu|dp|pc_counter_i|incremented_pc [15] ) ) ) # ( \cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|reg_B_flopr|q [15] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|alu_rf_i|alu_out 
// [15] ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|reg_B_flopr|q [15]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [15]),
	.datad(!\cpu|dp|alu_rf_i|alu_out [15]),
	.datae(!\cpu|cont|pc_src[0]~2_combout ),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~0 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~0 .lut_mask = 64'h00FF33330F0F0F0F;
defparam \cpu|dp|pc_flopenr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N26
dffeas \cpu|dp|pc_flopenr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N27
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~49 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~49_sumout  = SUM(( \cpu|dp|pc_flopenr|q [9] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~46  ))
// \cpu|dp|pc_counter_i|Add0~50  = CARRY(( \cpu|dp|pc_flopenr|q [9] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~49_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~49 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N30
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~53 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~53_sumout  = SUM(( \cpu|dp|pc_flopenr|q [10] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~50  ))
// \cpu|dp|pc_counter_i|Add0~54  = CARRY(( \cpu|dp|pc_flopenr|q [10] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~53_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~53 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N33
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~57 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~57_sumout  = SUM(( \cpu|dp|pc_flopenr|q [11] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~54  ))
// \cpu|dp|pc_counter_i|Add0~58  = CARRY(( \cpu|dp|pc_flopenr|q [11] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~57_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~57 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N36
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~61 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~61_sumout  = SUM(( \cpu|dp|pc_flopenr|q [12] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~58  ))
// \cpu|dp|pc_counter_i|Add0~62  = CARRY(( \cpu|dp|pc_flopenr|q [12] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~61_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~61 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N39
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~9 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~9_sumout  = SUM(( \cpu|dp|pc_flopenr|q [13] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~62  ))
// \cpu|dp|pc_counter_i|Add0~10  = CARRY(( \cpu|dp|pc_flopenr|q [13] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~62  ))

	.dataa(!\cpu|dp|pc_flopenr|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~9_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~9 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N42
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~5 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~5_sumout  = SUM(( \cpu|dp|pc_flopenr|q [14] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~10  ))
// \cpu|dp|pc_counter_i|Add0~6  = CARRY(( \cpu|dp|pc_flopenr|q [14] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~5_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~5 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N45
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~1 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~1_sumout  = SUM(( \cpu|dp|pc_flopenr|q [15] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~6  ))

	.dataa(!\cpu|dp|pc_flopenr|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~1 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N47
dffeas \cpu|dp|pc_counter_i|incremented_pc[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[15] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N18
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux0~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux0~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [15] & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [2] & (!\cpu|cont|state [7] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux0~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux0~0 .lut_mask = 64'h0000000000000080;
defparam \cpu|dp|reg_write_src_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux0~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux0~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [15] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [7])) # (\cpu|cont|state [2])) # (\cpu|cont|state [0]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [15] ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux0~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux0~1 .lut_mask = 64'h00000000FFFFFF7F;
defparam \cpu|dp|reg_write_src_mux|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N36
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[15]~5 (
// Equation(s):
// \cpu|dp|data_to_mem_store[15]~5_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [15] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (!\cpu|cont|state [7] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[15]~5 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[15]~5 .lut_mask = 64'h0000000000000040;
defparam \cpu|dp|data_to_mem_store[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N12
cyclonev_lcell_comb \cpu|dp|mem_address[2]~7 (
// Equation(s):
// \cpu|dp|mem_address[2]~7_combout  = ( \cpu|dp|reg_B_flopr|q [2] & ( \cpu|cont|state [7] & ( \cpu|dp|pc_flopenr|q [2] ) ) ) # ( !\cpu|dp|reg_B_flopr|q [2] & ( \cpu|cont|state [7] & ( \cpu|dp|pc_flopenr|q [2] ) ) ) # ( \cpu|dp|reg_B_flopr|q [2] & ( 
// !\cpu|cont|state [7] & ( ((!\cpu|cont|state [0] & (\cpu|cont|state [6] & \cpu|dp|mem_address~1_combout ))) # (\cpu|dp|pc_flopenr|q [2]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [2] & ( !\cpu|cont|state [7] & ( (\cpu|dp|pc_flopenr|q [2] & (((!\cpu|cont|state [6]) 
// # (!\cpu|dp|mem_address~1_combout )) # (\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|pc_flopenr|q [2]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [2]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[2]~7 .extended_lut = "off";
defparam \cpu|dp|mem_address[2]~7 .lut_mask = 64'h0F0D0F2F0F0F0F0F;
defparam \cpu|dp|mem_address[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N18
cyclonev_lcell_comb \cpu|dp|mem_address[3]~8 (
// Equation(s):
// \cpu|dp|mem_address[3]~8_combout  = ( \cpu|dp|reg_B_flopr|q [3] & ( \cpu|dp|pc_flopenr|q [3] ) ) # ( !\cpu|dp|reg_B_flopr|q [3] & ( \cpu|dp|pc_flopenr|q [3] & ( ((!\cpu|dp|mem_address~1_combout ) # ((!\cpu|cont|state [6]) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [3] & ( !\cpu|dp|pc_flopenr|q [3] & ( (!\cpu|cont|state [7] & (\cpu|dp|mem_address~1_combout  & (!\cpu|cont|state [0] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|reg_B_flopr|q [3]),
	.dataf(!\cpu|dp|pc_flopenr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[3]~8 .extended_lut = "off";
defparam \cpu|dp|mem_address[3]~8 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N30
cyclonev_lcell_comb \cpu|dp|mem_address[4]~9 (
// Equation(s):
// \cpu|dp|mem_address[4]~9_combout  = ( \cpu|cont|state [0] & ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [4] ) ) ) # ( !\cpu|cont|state [0] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [7] & ((!\cpu|cont|state [6] & 
// ((\cpu|dp|pc_flopenr|q [4]))) # (\cpu|cont|state [6] & (\cpu|dp|reg_B_flopr|q [4])))) # (\cpu|cont|state [7] & (((\cpu|dp|pc_flopenr|q [4])))) ) ) ) # ( \cpu|cont|state [0] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [4] ) ) ) # ( 
// !\cpu|cont|state [0] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [4] ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|dp|reg_B_flopr|q [4]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|pc_flopenr|q [4]),
	.datae(!\cpu|cont|state [0]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[4]~9 .extended_lut = "off";
defparam \cpu|dp|mem_address[4]~9 .lut_mask = 64'h00FF00FF02F700FF;
defparam \cpu|dp|mem_address[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N21
cyclonev_lcell_comb \cpu|dp|mem_address[5]~10 (
// Equation(s):
// \cpu|dp|mem_address[5]~10_combout  = ( \cpu|dp|reg_B_flopr|q [5] & ( \cpu|dp|pc_flopenr|q [5] ) ) # ( !\cpu|dp|reg_B_flopr|q [5] & ( \cpu|dp|pc_flopenr|q [5] & ( ((!\cpu|dp|mem_address~1_combout ) # ((!\cpu|cont|state [6]) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [5] & ( !\cpu|dp|pc_flopenr|q [5] & ( (!\cpu|cont|state [7] & (\cpu|dp|mem_address~1_combout  & (\cpu|cont|state [6] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|reg_B_flopr|q [5]),
	.dataf(!\cpu|dp|pc_flopenr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[5]~10 .extended_lut = "off";
defparam \cpu|dp|mem_address[5]~10 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N27
cyclonev_lcell_comb \cpu|dp|mem_address[6]~11 (
// Equation(s):
// \cpu|dp|mem_address[6]~11_combout  = ( \cpu|dp|reg_B_flopr|q [6] & ( \cpu|dp|mem_address~1_combout  & ( ((\cpu|cont|state [6] & (!\cpu|cont|state [0] & !\cpu|cont|state [7]))) # (\cpu|dp|pc_flopenr|q [6]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [6] & ( 
// \cpu|dp|mem_address~1_combout  & ( (\cpu|dp|pc_flopenr|q [6] & ((!\cpu|cont|state [6]) # ((\cpu|cont|state [7]) # (\cpu|cont|state [0])))) ) ) ) # ( \cpu|dp|reg_B_flopr|q [6] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [6] ) ) ) # ( 
// !\cpu|dp|reg_B_flopr|q [6] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [6] ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|dp|pc_flopenr|q [6]),
	.datae(!\cpu|dp|reg_B_flopr|q [6]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[6]~11 .extended_lut = "off";
defparam \cpu|dp|mem_address[6]~11 .lut_mask = 64'h00FF00FF00BF40FF;
defparam \cpu|dp|mem_address[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N36
cyclonev_lcell_comb \cpu|dp|mem_address[7]~12 (
// Equation(s):
// \cpu|dp|mem_address[7]~12_combout  = ( \cpu|dp|reg_B_flopr|q [7] & ( \cpu|dp|pc_flopenr|q [7] ) ) # ( !\cpu|dp|reg_B_flopr|q [7] & ( \cpu|dp|pc_flopenr|q [7] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [7] & ( !\cpu|dp|pc_flopenr|q [7] & ( (!\cpu|cont|state [7] & (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|reg_B_flopr|q [7]),
	.dataf(!\cpu|dp|pc_flopenr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[7]~12 .extended_lut = "off";
defparam \cpu|dp|mem_address[7]~12 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N21
cyclonev_lcell_comb \cpu|dp|mem_address[8]~13 (
// Equation(s):
// \cpu|dp|mem_address[8]~13_combout  = ( \cpu|cont|state [0] & ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [8] ) ) ) # ( !\cpu|cont|state [0] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [6] & (((\cpu|dp|pc_flopenr|q [8])))) # 
// (\cpu|cont|state [6] & ((!\cpu|cont|state [7] & (\cpu|dp|reg_B_flopr|q [8])) # (\cpu|cont|state [7] & ((\cpu|dp|pc_flopenr|q [8]))))) ) ) ) # ( \cpu|cont|state [0] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [8] ) ) ) # ( !\cpu|cont|state 
// [0] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [8] ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [8]),
	.datab(!\cpu|dp|pc_flopenr|q [8]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state [0]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[8]~13 .extended_lut = "off";
defparam \cpu|dp|mem_address[8]~13 .lut_mask = 64'h3333333335333333;
defparam \cpu|dp|mem_address[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N0
cyclonev_lcell_comb \cpu|dp|mem_address[9]~14 (
// Equation(s):
// \cpu|dp|mem_address[9]~14_combout  = ( \cpu|dp|reg_B_flopr|q [9] & ( \cpu|dp|pc_flopenr|q [9] ) ) # ( !\cpu|dp|reg_B_flopr|q [9] & ( \cpu|dp|pc_flopenr|q [9] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [9] & ( !\cpu|dp|pc_flopenr|q [9] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & \cpu|dp|mem_address~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [9]),
	.dataf(!\cpu|dp|pc_flopenr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[9]~14 .extended_lut = "off";
defparam \cpu|dp|mem_address[9]~14 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N54
cyclonev_lcell_comb \cpu|dp|mem_address[10]~15 (
// Equation(s):
// \cpu|dp|mem_address[10]~15_combout  = ( \cpu|cont|state [0] & ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [10] ) ) ) # ( !\cpu|cont|state [0] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [6] & (((\cpu|dp|pc_flopenr|q [10])))) # 
// (\cpu|cont|state [6] & ((!\cpu|cont|state [7] & (\cpu|dp|reg_B_flopr|q [10])) # (\cpu|cont|state [7] & ((\cpu|dp|pc_flopenr|q [10]))))) ) ) ) # ( \cpu|cont|state [0] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [10] ) ) ) # ( 
// !\cpu|cont|state [0] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [10] ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [10]),
	.datab(!\cpu|dp|pc_flopenr|q [10]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state [0]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[10]~15 .extended_lut = "off";
defparam \cpu|dp|mem_address[10]~15 .lut_mask = 64'h3333333335333333;
defparam \cpu|dp|mem_address[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N15
cyclonev_lcell_comb \cpu|dp|mem_address[11]~16 (
// Equation(s):
// \cpu|dp|mem_address[11]~16_combout  = ( \cpu|cont|state [7] & ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [11] ) ) ) # ( !\cpu|cont|state [7] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [6] & (((\cpu|dp|pc_flopenr|q [11])))) # 
// (\cpu|cont|state [6] & ((!\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [11])) # (\cpu|cont|state [0] & ((\cpu|dp|pc_flopenr|q [11]))))) ) ) ) # ( \cpu|cont|state [7] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [11] ) ) ) # ( 
// !\cpu|cont|state [7] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [11] ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|dp|reg_B_flopr|q [11]),
	.datad(!\cpu|dp|pc_flopenr|q [11]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[11]~16 .extended_lut = "off";
defparam \cpu|dp|mem_address[11]~16 .lut_mask = 64'h00FF00FF04BF00FF;
defparam \cpu|dp|mem_address[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N48
cyclonev_lcell_comb \cpu|dp|mem_address[12]~17 (
// Equation(s):
// \cpu|dp|mem_address[12]~17_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_B_flopr|q [12] & ( ((!\cpu|cont|state [7] & (\cpu|cont|state [6] & !\cpu|cont|state [0]))) # (\cpu|dp|pc_flopenr|q [12]) ) ) ) # ( !\cpu|dp|mem_address~1_combout  & ( 
// \cpu|dp|reg_B_flopr|q [12] & ( \cpu|dp|pc_flopenr|q [12] ) ) ) # ( \cpu|dp|mem_address~1_combout  & ( !\cpu|dp|reg_B_flopr|q [12] & ( (\cpu|dp|pc_flopenr|q [12] & (((!\cpu|cont|state [6]) # (\cpu|cont|state [0])) # (\cpu|cont|state [7]))) ) ) ) # ( 
// !\cpu|dp|mem_address~1_combout  & ( !\cpu|dp|reg_B_flopr|q [12] & ( \cpu|dp|pc_flopenr|q [12] ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|pc_flopenr|q [12]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_B_flopr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[12]~17 .extended_lut = "off";
defparam \cpu|dp|mem_address[12]~17 .lut_mask = 64'h00FF00DF00FF20FF;
defparam \cpu|dp|mem_address[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B2A36036546C07118021D4EC5D214123";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N48
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux0~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux0~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux0~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux0~0_combout )) # (\cpu|cont|Decoder1~4_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux0~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux0~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux0~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux0~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux0~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux0~0_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datac(!\cpu|dp|reg_write_src_mux|Mux0~0_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux0~1_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux0~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux0~2 .lut_mask = 64'h0AAA1BBB4EEE5FFF;
defparam \cpu|dp|reg_write_src_mux|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N15
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N16
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y62_N40
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N18
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~10 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~10_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1_bypass [23] & ( (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o ) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1_bypass 
// [23] & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [24]) # (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7 )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [23] & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [24] & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr1~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7 ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [24]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1_bypass [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~10 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~10 .lut_mask = 64'h0002000000A200AA;
defparam \cpu|dp|reg_B_flopr|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N20
dffeas \cpu|dp|reg_B_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N45
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[7]~8 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[7]~8_combout  = ( \cpu|cont|Selector6~0_combout  & ( \cpu|cont|Selector6~3_combout  & ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] ) ) ) # ( !\cpu|cont|Selector6~0_combout  & ( \cpu|cont|Selector6~3_combout  & ( 
// (!\cpu|cont|Selector6~1_combout  & ((\cpu|dp|reg_B_flopr|q [7]))) # (\cpu|cont|Selector6~1_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3])) ) ) ) # ( \cpu|cont|Selector6~0_combout  & ( !\cpu|cont|Selector6~3_combout  & ( 
// \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] ) ) ) # ( !\cpu|cont|Selector6~0_combout  & ( !\cpu|cont|Selector6~3_combout  & ( (!\cpu|cont|Selector6~1_combout  & (((\cpu|dp|reg_B_flopr|q [7])))) # (\cpu|cont|Selector6~1_combout  & 
// ((!\cpu|cont|Selector9~0_combout  & ((\cpu|dp|reg_B_flopr|q [7]))) # (\cpu|cont|Selector9~0_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3])))) ) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [7]),
	.datae(!\cpu|cont|Selector6~0_combout ),
	.dataf(!\cpu|cont|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[7]~8 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[7]~8 .lut_mask = 64'h01FB333311BB3333;
defparam \cpu|dp|alu_B_mux|mux2_output[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~17_combout  = ( \cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & ( \cpu|cont|Selector9~8_combout  & ( \cpu|cont|Selector8~2_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & ( \cpu|cont|Selector9~8_combout  & ( 
// (\cpu|cont|Selector8~2_combout  & ((!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ) # ((\cpu|cont|Selector12~2_combout ) # (\cpu|cont|Selector11~5_combout )))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & ( !\cpu|cont|Selector9~8_combout  & ( 
// \cpu|cont|Selector8~2_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & ( !\cpu|cont|Selector9~8_combout  & ( \cpu|cont|Selector8~2_combout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.datab(!\cpu|cont|Selector11~5_combout ),
	.datac(!\cpu|cont|Selector12~2_combout ),
	.datad(!\cpu|cont|Selector8~2_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.dataf(!\cpu|cont|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~17 .lut_mask = 64'h00FF00FF00BF00FF;
defparam \cpu|dp|alu_rf_i|alu_out[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~25_combout  = ( !\cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( \cpu|dp|alu_rf_i|always0~8_combout  & ( (\reset~input_o  & (!\cpu|cont|Selector8~2_combout  & (!\cpu|dp|alu_rf_i|alu_out[1]~13_combout  & 
// !\cpu|dp|alu_rf_i|alu_out[15]~24_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( !\cpu|dp|alu_rf_i|always0~8_combout  & ( (\reset~input_o  & (!\cpu|cont|Selector8~2_combout  & !\cpu|dp|alu_rf_i|alu_out[1]~13_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|Selector8~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~24_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~25 .lut_mask = 64'h4040000040000000;
defparam \cpu|dp|alu_rf_i|alu_out~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~39 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~39_combout  = ( \cpu|dp|alu_B_mux|mux2_output[14]~13_combout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( ((\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & (!\cpu|cont|Selector12~2_combout  & 
// \cpu|dp|alu_rf_i|alu_out[15]~26_combout ))) # (\cpu|dp|alu_rf_i|alu_out[15]~27_combout ) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[14]~13_combout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (\cpu|dp|alu_rf_i|alu_out[15]~26_combout  & 
// (!\cpu|dp|alu_rf_i|alu_out[15]~27_combout  & (!\cpu|dp|alu_rf_i|alu_out[1]~22_combout  $ (!\cpu|cont|Selector12~2_combout )))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[14]~13_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( 
// (\cpu|dp|alu_rf_i|alu_out[15]~26_combout  & ((!\cpu|dp|alu_rf_i|alu_out[1]~22_combout  $ (!\cpu|cont|Selector12~2_combout )) # (\cpu|dp|alu_rf_i|alu_out[15]~27_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[15]~26_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~27_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[14]~13_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~39 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~39 .lut_mask = 64'h0000060F060004FF;
defparam \cpu|dp|alu_rf_i|alu_out~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~40 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~40_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( !\cpu|dp|alu_rf_i|alu_out[15]~14_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[6]~7_combout  & (\reset~input_o  & \cpu|dp|alu_rf_i|alu_out~29_combout )) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( !\cpu|dp|alu_rf_i|alu_out[15]~14_combout  & ( (\cpu|dp|alu_rf_i|alu_out[15]~15_combout  & (\cpu|dp|alu_B_mux|mux2_output[6]~7_combout  & (\reset~input_o  & \cpu|dp|alu_rf_i|alu_out~29_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[15]~15_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[6]~7_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~29_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~40 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~40 .lut_mask = 64'h0001000300000000;
defparam \cpu|dp|alu_rf_i|alu_out~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~38 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~38_combout  = ( \cpu|dp|alu_rf_i|Add0~5_sumout  & ( (\cpu|dp|alu_rf_i|alu_out~21_combout  & (\cpu|cont|Selector12~2_combout  & \cpu|dp|alu_rf_i|alu_out[1]~22_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~21_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector12~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~38 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~38 .lut_mask = 64'h0000000000050005;
defparam \cpu|dp|alu_rf_i|alu_out~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~41_combout  = ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ) # (\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & \cpu|dp|alu_A_mux|mux2_output[11]~3_combout ) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout )) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~41 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \cpu|dp|alu_rf_i|alu_out~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~4_combout  = ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~12_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~4 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~5_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[0]~15_combout )) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~5 .lut_mask = 64'h0F550F5533003300;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  = ( \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[3]~8_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[3]~8_combout )) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) # (\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[4]~9_combout  & 
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~3 .lut_mask = 64'h0505F5F503F303F3;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~42 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~42_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (\cpu|dp|alu_rf_i|alu_out~41_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~4_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (\cpu|dp|alu_rf_i|alu_out~41_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ))))) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (\cpu|dp|alu_rf_i|alu_out~41_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ))))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// (((\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & 
// (\cpu|dp|alu_rf_i|alu_out~41_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ))))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~41_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~42 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~42 .lut_mask = 64'h220A225F770A775F;
defparam \cpu|dp|alu_rf_i|alu_out~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~137 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~137_combout  = ( \cpu|dp|alu_rf_i|Add5~5_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~31_combout  & ((\cpu|dp|alu_rf_i|alu_out~42_combout ) # (\cpu|dp|alu_rf_i|alu_out[15]~32_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add5~5_sumout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[15]~31_combout  & (!\cpu|dp|alu_rf_i|alu_out[15]~32_combout  & \cpu|dp|alu_rf_i|alu_out~42_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out[15]~31_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[15]~32_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~42_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~137 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~137 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \cpu|dp|alu_rf_i|alu_out~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~138 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~138_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( \cpu|dp|alu_rf_i|alu_out~137_combout  & ( \reset~input_o  ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( \cpu|dp|alu_rf_i|alu_out~137_combout  & ( 
// (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[15]~15_combout ) # (\cpu|dp|alu_rf_i|Add3~21_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( !\cpu|dp|alu_rf_i|alu_out~137_combout  & ( (\reset~input_o  & (\cpu|dp|alu_rf_i|Add3~21_sumout  & 
// !\cpu|dp|alu_rf_i|alu_out[15]~15_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Add3~21_sumout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~15_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~138 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~138 .lut_mask = 64'h0500000005555555;
defparam \cpu|dp|alu_rf_i|alu_out~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~43 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~43_combout  = ( \cpu|dp|alu_rf_i|alu_out~38_combout  & ( \cpu|dp|alu_rf_i|alu_out~138_combout  & ( ((!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ) # (\cpu|dp|alu_rf_i|alu_out~40_combout )) # (\cpu|dp|alu_rf_i|alu_out~25_combout ) ) ) 
// ) # ( !\cpu|dp|alu_rf_i|alu_out~38_combout  & ( \cpu|dp|alu_rf_i|alu_out~138_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ) # (((\cpu|dp|alu_rf_i|alu_out~25_combout  & \cpu|dp|alu_rf_i|alu_out~39_combout )) # (\cpu|dp|alu_rf_i|alu_out~40_combout 
// )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~38_combout  & ( !\cpu|dp|alu_rf_i|alu_out~138_combout  & ( (\cpu|dp|alu_rf_i|alu_out~40_combout ) # (\cpu|dp|alu_rf_i|alu_out~25_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~38_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~138_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~25_combout  & \cpu|dp|alu_rf_i|alu_out~39_combout )) # (\cpu|dp|alu_rf_i|alu_out~40_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~25_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~39_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~40_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~38_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~43 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~43 .lut_mask = 64'h05FF55FFCDFFDDFF;
defparam \cpu|dp|alu_rf_i|alu_out~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y67_N44
dffeas \cpu|dp|alu_rf_i|alu_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N3
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~2 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~2_combout  = ( \cpu|dp|reg_B_flopr|q [14] & ( \cpu|cont|pc_src[0]~2_combout  & ( (!\cpu|cont|pc_src[1]~0_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [14]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [14] & ( \cpu|cont|pc_src[0]~2_combout  & 
// ( (\cpu|cont|pc_src[1]~0_combout  & \cpu|dp|pc_counter_i|incremented_pc [14]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [14] & ( !\cpu|cont|pc_src[0]~2_combout  & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|dp|alu_rf_i|alu_out [14])) # (\cpu|cont|pc_src[1]~0_combout 
//  & ((\cpu|dp|pc_counter_i|incremented_pc [14]))) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [14] & ( !\cpu|cont|pc_src[0]~2_combout  & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|dp|alu_rf_i|alu_out [14])) # (\cpu|cont|pc_src[1]~0_combout  & 
// ((\cpu|dp|pc_counter_i|incremented_pc [14]))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [14]),
	.datab(!\cpu|cont|pc_src[1]~0_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [14]),
	.datae(!\cpu|dp|reg_B_flopr|q [14]),
	.dataf(!\cpu|cont|pc_src[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~2 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~2 .lut_mask = 64'h447744770033CCFF;
defparam \cpu|dp|pc_flopenr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N5
dffeas \cpu|dp|pc_flopenr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N44
dffeas \cpu|dp|pc_counter_i|incremented_pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[14] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N21
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux1~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux1~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [14] & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & (\cpu|cont|state [6] & !\cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux1~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux1~0 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|reg_write_src_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N27
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux1~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux1~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [14] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [2])) # (\cpu|cont|state [0])) # (\cpu|cont|state [7]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [14] ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux1~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux1~1 .lut_mask = 64'h00000000FFFFF7FF;
defparam \cpu|dp|reg_write_src_mux|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N9
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout  = ( \cpu|dp|mem_address[15]~2_combout  & ( (\cpu|dp|mem_address~0_combout  & (\cpu|cont|state [2] & (!\cpu|dp|mem_address[14]~3_combout  & !\cpu|dp|mem_address[13]~4_combout ))) ) )

	.dataa(!\cpu|dp|mem_address~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address[14]~3_combout ),
	.datad(!\cpu|dp|mem_address[13]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 .lut_mask = 64'h0000000010001000;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N0
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & !\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N6
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux1~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux1~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux1~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux1~0_combout )) # (\cpu|cont|Decoder1~4_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux1~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux1~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux1~1_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux1~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux1~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux1~0_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux1~0_combout ),
	.datac(!\cpu|dp|reg_write_src_mux|Mux1~1_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux1~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux1~2 .lut_mask = 64'h2A2A2A7F7F2A7F7F;
defparam \cpu|dp|reg_write_src_mux|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N0
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~2 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~2_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [36] & !\cpu|dp|reg_file|RAM~1_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [35]))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [35] & (!\cpu|dp|reg_file|WideOr1~combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [36]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [36]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [35]),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~2 .lut_mask = 64'h0000203000007030;
defparam \cpu|dp|reg_B_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N2
dffeas \cpu|dp|reg_B_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~45_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~26_combout  & ( \cpu|dp|alu_rf_i|alu_out[15]~27_combout  & ( \cpu|dp|alu_B_mux|mux2_output[13]~14_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[15]~26_combout  & ( 
// \cpu|dp|alu_rf_i|alu_out[15]~27_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & \cpu|dp|alu_B_mux|mux2_output[13]~14_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[15]~26_combout  & ( !\cpu|dp|alu_rf_i|alu_out[15]~27_combout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & (\cpu|cont|Selector12~2_combout  & (!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[13]~14_combout )))) # (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & 
// (!\cpu|cont|Selector12~2_combout  & ((\cpu|dp|alu_B_mux|mux2_output[13]~14_combout ) # (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[13]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~26_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~45 .lut_mask = 64'h0000076011113333;
defparam \cpu|dp|alu_rf_i|alu_out~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~46 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~46_combout  = ( \cpu|dp|alu_B_mux|mux2_output[5]~6_combout  & ( \cpu|dp|alu_rf_i|alu_out~29_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~14_combout  & (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[15]~17_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[15]~15_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[15]~15_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~46 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~46 .lut_mask = 64'h0000000000000222;
defparam \cpu|dp|alu_rf_i|alu_out~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~44 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~44_combout  = ( \cpu|dp|alu_rf_i|Add0~9_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & (\cpu|cont|Selector12~2_combout  & \cpu|dp|alu_rf_i|alu_out~21_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector12~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~21_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~44 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~44 .lut_mask = 64'h0000000000050005;
defparam \cpu|dp|alu_rf_i|alu_out~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~47 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~47_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[13]~5_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~47 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~47 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|dp|alu_rf_i|alu_out~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  = ( \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) # (\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[7]~12_combout )) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[7]~12_combout )) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~7 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[2]~7_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[3]~8_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~9_combout  ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[5]~10_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~6 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~48 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~48_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (((\cpu|dp|alu_rf_i|alu_out~47_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( 
// \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & \cpu|dp|alu_rf_i|alu_out~47_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// (((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// (((\cpu|dp|alu_rf_i|alu_out~47_combout ) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & \cpu|dp|alu_rf_i|alu_out~47_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~47_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~48 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~48 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \cpu|dp|alu_rf_i|alu_out~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~139 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~139_combout  = ( \cpu|dp|alu_rf_i|Add5~9_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~31_combout  & ((\cpu|dp|alu_rf_i|alu_out~48_combout ) # (\cpu|dp|alu_rf_i|alu_out[15]~32_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add5~9_sumout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[15]~32_combout  & (\cpu|dp|alu_rf_i|alu_out~48_combout  & !\cpu|dp|alu_rf_i|alu_out[15]~31_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out[15]~32_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~48_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~31_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~139 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~139 .lut_mask = 64'h0C000C003F003F00;
defparam \cpu|dp|alu_rf_i|alu_out~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~140 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~140_combout  = ( \cpu|dp|alu_rf_i|alu_out~139_combout  & ( (\reset~input_o  & (((\cpu|dp|alu_rf_i|alu_out[15]~15_combout ) # (\cpu|dp|alu_rf_i|alu_out[15]~17_combout )) # (\cpu|dp|alu_rf_i|Add3~17_sumout ))) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out~139_combout  & ( (\reset~input_o  & (\cpu|dp|alu_rf_i|Add3~17_sumout  & (!\cpu|dp|alu_rf_i|alu_out[15]~17_combout  & !\cpu|dp|alu_rf_i|alu_out[15]~15_combout ))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|Add3~17_sumout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~140 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~140 .lut_mask = 64'h1000100015551555;
defparam \cpu|dp|alu_rf_i|alu_out~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~49_combout  = ( \cpu|dp|alu_rf_i|alu_out~44_combout  & ( \cpu|dp|alu_rf_i|alu_out~140_combout  & ( ((!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ) # (\cpu|dp|alu_rf_i|alu_out~46_combout )) # (\cpu|dp|alu_rf_i|alu_out~25_combout ) ) ) 
// ) # ( !\cpu|dp|alu_rf_i|alu_out~44_combout  & ( \cpu|dp|alu_rf_i|alu_out~140_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ) # (((\cpu|dp|alu_rf_i|alu_out~25_combout  & \cpu|dp|alu_rf_i|alu_out~45_combout )) # (\cpu|dp|alu_rf_i|alu_out~46_combout 
// )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~44_combout  & ( !\cpu|dp|alu_rf_i|alu_out~140_combout  & ( (\cpu|dp|alu_rf_i|alu_out~46_combout ) # (\cpu|dp|alu_rf_i|alu_out~25_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~44_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~140_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~25_combout  & \cpu|dp|alu_rf_i|alu_out~45_combout )) # (\cpu|dp|alu_rf_i|alu_out~46_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~25_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[15]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~45_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~46_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~44_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~49 .lut_mask = 64'h05FF55FFCDFFDDFF;
defparam \cpu|dp|alu_rf_i|alu_out~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y65_N38
dffeas \cpu|dp|alu_rf_i|alu_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[13] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N33
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~3 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~3_combout  = ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [13] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( 
// \cpu|dp|pc_counter_i|incremented_pc [13] ) ) ) # ( \cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|reg_B_flopr|q [13] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|alu_rf_i|alu_out 
// [13] ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [13]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [13]),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|alu_out [13]),
	.datae(!\cpu|cont|pc_src[0]~2_combout ),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~3 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~3 .lut_mask = 64'h00FF555533333333;
defparam \cpu|dp|pc_flopenr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N35
dffeas \cpu|dp|pc_flopenr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N41
dffeas \cpu|dp|pc_counter_i|incremented_pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[13] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N0
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux2~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux2~0_combout  = ( \cpu|cont|state [6] & ( !\cpu|cont|state [2] & ( (!\cpu|cont|state [0] & (\cpu|dp|pc_counter_i|incremented_pc [13] & (!\cpu|cont|state [7] & \cpu|cont|Decoder1~3_combout ))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [13]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|Decoder1~3_combout ),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux2~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux2~0 .lut_mask = 64'h0000002000000000;
defparam \cpu|dp|reg_write_src_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N57
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux2~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux2~1_combout  = ( \cpu|cont|state [6] & ( \cpu|cont|Decoder1~3_combout  & ( (\cpu|dp|alu_rf_i|alu_out [13] & (((\cpu|cont|state [0]) # (\cpu|cont|state [2])) # (\cpu|cont|state [7]))) ) ) ) # ( !\cpu|cont|state [6] & ( 
// \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [13] ) ) ) # ( \cpu|cont|state [6] & ( !\cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [13] ) ) ) # ( !\cpu|cont|state [6] & ( !\cpu|cont|Decoder1~3_combout  & ( 
// \cpu|dp|alu_rf_i|alu_out [13] ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|alu_rf_i|alu_out [13]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux2~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux2~1 .lut_mask = 64'h0F0F0F0F0F0F070F;
defparam \cpu|dp|reg_write_src_mux|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N51
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[13]~3 (
// Equation(s):
// \cpu|dp|data_to_mem_store[13]~3_combout  = ( \cpu|cont|state [2] & ( \cpu|dp|mem_address~1_combout  & ( (\cpu|dp|reg_A_flopr|q [13] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|dp|reg_A_flopr|q [13]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[13]~3 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[13]~3 .lut_mask = 64'h0000000000001000;
defparam \cpu|dp|data_to_mem_store[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N18
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux2~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux2~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux2~1_combout ) # 
// (\cpu|cont|Decoder1~4_combout )) # (\cpu|dp|reg_write_src_mux|Mux2~0_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux2~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux2~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux2~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux2~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux2~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux2~0_combout ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux2~0_combout ),
	.datac(!\cpu|cont|Decoder1~4_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux2~1_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux2~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux2~2 .lut_mask = 64'h30F03AFA35F53FFF;
defparam \cpu|dp|reg_write_src_mux|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N18
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~15 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~15_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [33] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [34]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [33])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [33] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [33] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [34] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [33]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [34]),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~15 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~15 .lut_mask = 64'h0040005000700050;
defparam \cpu|dp|reg_B_flopr|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N20
dffeas \cpu|dp|reg_B_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~132 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~132_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~15_combout  & ( \cpu|dp|alu_rf_i|Add3~13_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & \cpu|dp|alu_rf_i|alu_out~29_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[15]~15_combout  & ( \cpu|dp|alu_rf_i|Add3~13_sumout  & ( (!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & (((\reset~input_o  & !\cpu|dp|alu_rf_i|alu_out[15]~17_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & 
// (((\reset~input_o  & !\cpu|dp|alu_rf_i|alu_out[15]~17_combout )) # (\cpu|dp|alu_rf_i|alu_out~29_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[15]~15_combout  & ( !\cpu|dp|alu_rf_i|Add3~13_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & 
// \cpu|dp|alu_rf_i|alu_out~29_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[15]~15_combout  & ( !\cpu|dp|alu_rf_i|Add3~13_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & (\cpu|dp|alu_rf_i|alu_out~29_combout  & ((!\reset~input_o ) # 
// (\cpu|dp|alu_rf_i|alu_out[15]~17_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~29_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~15_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~132 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~132 .lut_mask = 64'h101111111F111111;
defparam \cpu|dp|alu_rf_i|alu_out~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~128 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~128_combout  = ( \cpu|dp|alu_rf_i|Selector15~0_combout  & ( \cpu|dp|alu_rf_i|alu_out[15]~12_combout  & ( (\reset~input_o  & (((\cpu|dp|alu_rf_i|always0~8_combout ) # (\cpu|cont|Selector8~2_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out[1]~13_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector15~0_combout  & ( \cpu|dp|alu_rf_i|alu_out[15]~12_combout  & ( (\reset~input_o  & ((\cpu|cont|Selector8~2_combout ) # (\cpu|dp|alu_rf_i|alu_out[1]~13_combout ))) ) ) ) # ( 
// \cpu|dp|alu_rf_i|Selector15~0_combout  & ( !\cpu|dp|alu_rf_i|alu_out[15]~12_combout  & ( (\reset~input_o  & ((\cpu|cont|Selector8~2_combout ) # (\cpu|dp|alu_rf_i|alu_out[1]~13_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector15~0_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out[15]~12_combout  & ( (\reset~input_o  & ((\cpu|cont|Selector8~2_combout ) # (\cpu|dp|alu_rf_i|alu_out[1]~13_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~13_combout ),
	.datab(!\cpu|cont|Selector8~2_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~128 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~128 .lut_mask = 64'h070707070707070F;
defparam \cpu|dp|alu_rf_i|alu_out[15]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  = ( \cpu|dp|alu_A_mux|mux2_output[0]~15_combout  & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( (!\cpu|dp|reg_B_flopr|q [0] & (!\cpu|dp|reg_B_flopr|q [1] & !\cpu|cont|Selector6~2_combout )) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[0]~15_combout  & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( (!\cpu|cont|Selector6~2_combout  & (((!\cpu|dp|reg_B_flopr|q [0] & !\cpu|dp|reg_B_flopr|q [1])))) # (\cpu|cont|Selector6~2_combout  & 
// (!\cpu|dp|instruction_reg_i|B_index_flopr|q [0])) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.datab(!\cpu|dp|reg_B_flopr|q [0]),
	.datac(!\cpu|dp|reg_B_flopr|q [1]),
	.datad(!\cpu|cont|Selector6~2_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~9 .lut_mask = 64'h0000C0AA0000C000;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~11 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~11_combout  = ( \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[5]~10_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[5]~10_combout )) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) # (\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & 
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~11 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~11 .lut_mask = 64'h0303F3F305F505F5;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~131 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~131_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~131 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~131 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|dp|alu_rf_i|alu_out~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  = ( \cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ) # (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & \cpu|dp|alu_A_mux|mux2_output[2]~7_combout ) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & (\cpu|dp|alu_A_mux|mux2_output[4]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & (\cpu|dp|alu_A_mux|mux2_output[4]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~10 .lut_mask = 64'h2727272700AA55FF;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~134 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~134_combout  = ( \cpu|dp|alu_rf_i|alu_out~131_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// ((\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~131_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (((\cpu|dp|alu_rf_i|ShiftLeft0~11_combout  & \cpu|dp|alu_B_mux|mux2_output[2]~4_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )) # 
// (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~131_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ) # 
// (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ((\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~131_combout  & ( 
// !\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~131_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~134 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~134 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \cpu|dp|alu_rf_i|alu_out~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~150 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~150_combout  = ( !\cpu|dp|alu_rf_i|alu_out[15]~32_combout  & ( (\cpu|dp|alu_rf_i|alu_out~134_combout  & (!\cpu|dp|alu_rf_i|alu_out[15]~31_combout  & ((!\reset~input_o ) # ((\cpu|dp|alu_rf_i|alu_out[15]~15_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[15]~17_combout ))))) ) ) # ( \cpu|dp|alu_rf_i|alu_out[15]~32_combout  & ( (\cpu|dp|alu_rf_i|Add5~61_sumout  & (!\cpu|dp|alu_rf_i|alu_out[15]~31_combout  & ((!\reset~input_o ) # ((\cpu|dp|alu_rf_i|alu_out[15]~15_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[15]~17_combout ))))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~61_sumout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~31_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~32_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~15_combout ),
	.datag(!\cpu|dp|alu_rf_i|alu_out~134_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~150 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|alu_out~150 .lut_mask = 64'h0B000B000F000F00;
defparam \cpu|dp|alu_rf_i|alu_out~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~130 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~130_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~26_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[12]~11_combout  & ((\cpu|dp|alu_rf_i|alu_out[15]~27_combout ) # (\cpu|dp|alu_rf_i|alu_out~59_combout ))) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[15]~26_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[12]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & \cpu|dp|alu_rf_i|alu_out[15]~27_combout )) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~27_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~130 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~130 .lut_mask = 64'h0011001105550555;
defparam \cpu|dp|alu_rf_i|alu_out~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~129 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~129_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( \cpu|dp|alu_rf_i|Add0~61_sumout  & ( (\cpu|dp|alu_rf_i|alu_out~21_combout  & ((\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ) # (\cpu|cont|Selector12~2_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( \cpu|dp|alu_rf_i|Add0~61_sumout  & ( (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out~21_combout  & (!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout  $ 
// (!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( !\cpu|dp|alu_rf_i|Add0~61_sumout  & ( (!\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out~21_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[12]~4_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( !\cpu|dp|alu_rf_i|Add0~61_sumout  & ( (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out~21_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~21_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~129 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~129 .lut_mask = 64'h0104000A0104050F;
defparam \cpu|dp|alu_rf_i|alu_out~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~133 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~133_combout  = ( \cpu|dp|alu_rf_i|alu_out~130_combout  & ( \cpu|dp|alu_rf_i|alu_out~129_combout  & ( ((\cpu|dp|alu_rf_i|alu_out[15]~128_combout  & ((\cpu|dp|alu_rf_i|alu_out~150_combout ) # (\cpu|dp|alu_rf_i|alu_out~132_combout 
// )))) # (\cpu|dp|alu_rf_i|alu_out~25_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~130_combout  & ( \cpu|dp|alu_rf_i|alu_out~129_combout  & ( ((\cpu|dp|alu_rf_i|alu_out[15]~128_combout  & ((\cpu|dp|alu_rf_i|alu_out~150_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out~132_combout )))) # (\cpu|dp|alu_rf_i|alu_out~25_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~130_combout  & ( !\cpu|dp|alu_rf_i|alu_out~129_combout  & ( ((\cpu|dp|alu_rf_i|alu_out[15]~128_combout  & 
// ((\cpu|dp|alu_rf_i|alu_out~150_combout ) # (\cpu|dp|alu_rf_i|alu_out~132_combout )))) # (\cpu|dp|alu_rf_i|alu_out~25_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~130_combout  & ( !\cpu|dp|alu_rf_i|alu_out~129_combout  & ( 
// (\cpu|dp|alu_rf_i|alu_out[15]~128_combout  & ((\cpu|dp|alu_rf_i|alu_out~150_combout ) # (\cpu|dp|alu_rf_i|alu_out~132_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~132_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[15]~128_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~25_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~150_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~130_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~133 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~133 .lut_mask = 64'h11331F3F1F3F1F3F;
defparam \cpu|dp|alu_rf_i|alu_out~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y67_N2
dffeas \cpu|dp|alu_rf_i|alu_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[12] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N9
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~16 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~16_combout  = ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [12] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( 
// \cpu|dp|pc_counter_i|incremented_pc [12] ) ) ) # ( \cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|reg_B_flopr|q [12] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|alu_rf_i|alu_out 
// [12] ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [12]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [12]),
	.datac(!\cpu|dp|alu_rf_i|alu_out [12]),
	.datad(gnd),
	.datae(!\cpu|cont|pc_src[0]~2_combout ),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~16 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~16 .lut_mask = 64'h0F0F555533333333;
defparam \cpu|dp|pc_flopenr|q~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N11
dffeas \cpu|dp|pc_flopenr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N38
dffeas \cpu|dp|pc_counter_i|incremented_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[12] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N21
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux3~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux3~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [12] & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [2] & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux3~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux3~0 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|reg_write_src_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N45
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux3~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux3~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [12] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [7])) # (\cpu|cont|state [2])) # (\cpu|cont|state [0]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [12] ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux3~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux3~1 .lut_mask = 64'h00000000FFFFF7FF;
defparam \cpu|dp|reg_write_src_mux|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N30
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[12]~4 (
// Equation(s):
// \cpu|dp|data_to_mem_store[12]~4_combout  = ( \cpu|dp|reg_A_flopr|q [12] & ( \cpu|dp|mem_address~1_combout  & ( (\cpu|cont|state [2] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|reg_A_flopr|q [12]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[12]~4 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[12]~4 .lut_mask = 64'h0000000000001000;
defparam \cpu|dp|data_to_mem_store[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000602A496C05492C23C46B95C8F16BD777";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ))))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ))))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux3~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux3~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( ((\cpu|cont|Decoder1~4_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux3~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux3~0_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux3~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux3~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux3~1_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux3~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux3~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux3~0_combout ))) ) ) )

	.dataa(!\cpu|dp|reg_write_src_mux|Mux3~0_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux3~1_combout ),
	.datac(!\cpu|cont|Decoder1~4_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux3~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux3~2 .lut_mask = 64'h7070707F7F707F7F;
defparam \cpu|dp|reg_write_src_mux|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N54
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~4 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~4_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [11] & \reset~input_o ) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|WideOr1~combout  & 
// ( (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [12] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [11])) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [12] & ((\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1 ))))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [11]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [12]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1 ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~4 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~4 .lut_mask = 64'h0047005500000000;
defparam \cpu|dp|reg_B_flopr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N56
dffeas \cpu|dp|reg_B_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N3
cyclonev_lcell_comb \cpu|dp|mem_address[1]~6 (
// Equation(s):
// \cpu|dp|mem_address[1]~6_combout  = ( \cpu|cont|state [7] & ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [1] ) ) ) # ( !\cpu|cont|state [7] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [6] & (((\cpu|dp|pc_flopenr|q [1])))) # 
// (\cpu|cont|state [6] & ((!\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [1])) # (\cpu|cont|state [0] & ((\cpu|dp|pc_flopenr|q [1]))))) ) ) ) # ( \cpu|cont|state [7] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [1] ) ) ) # ( !\cpu|cont|state 
// [7] & ( !\cpu|dp|mem_address~1_combout  & ( \cpu|dp|pc_flopenr|q [1] ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|dp|reg_B_flopr|q [1]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|pc_flopenr|q [1]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[1]~6 .extended_lut = "off";
defparam \cpu|dp|mem_address[1]~6 .lut_mask = 64'h00FF00FF10BF00FF;
defparam \cpu|dp|mem_address[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B242802658500613006944A0D06A1412";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N42
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ))))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ))))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 
//  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 
//  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N57
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~2 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((\cpu|cont|Decoder1~5_combout ) # 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [2]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [2])) # (\cpu|cont|Decoder1~5_combout  & ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ))))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & (!\cpu|cont|Decoder1~5_combout  & \reset~input_o )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [2])) # (\cpu|cont|Decoder1~5_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\reset~input_o ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~2 .lut_mask = 64'h005300500053005F;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N30
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~13 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~13_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [29] & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10  & ( (\reset~input_o  & !\cpu|dp|reg_file|WideOr1~combout ) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [29] & ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [30] & (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & !\cpu|dp|reg_file|RAM~1_combout ))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_1_bypass [29] & ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [30]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [30]),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [29]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~13 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~13 .lut_mask = 64'h0000203010003030;
defparam \cpu|dp|reg_B_flopr|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N32
dffeas \cpu|dp|reg_B_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[10]~12 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[10]~12_combout  = ( !\cpu|cont|Selector6~0_combout  & ( \cpu|cont|Selector9~0_combout  & ( (\cpu|dp|reg_B_flopr|q [10] & !\cpu|cont|Selector6~1_combout ) ) ) ) # ( !\cpu|cont|Selector6~0_combout  & ( 
// !\cpu|cont|Selector9~0_combout  & ( (\cpu|dp|reg_B_flopr|q [10] & ((!\cpu|cont|Selector6~3_combout ) # (!\cpu|cont|Selector6~1_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector6~3_combout ),
	.datab(!\cpu|dp|reg_B_flopr|q [10]),
	.datac(!\cpu|cont|Selector6~1_combout ),
	.datad(gnd),
	.datae(!\cpu|cont|Selector6~0_combout ),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[10]~12 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[10]~12 .lut_mask = 64'h3232000030300000;
defparam \cpu|dp|alu_B_mux|mux2_output[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~123 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~123_combout  = ( \cpu|dp|alu_rf_i|Add3~5_sumout  & ( ((\reset~input_o  & !\cpu|dp|alu_rf_i|alu_out[11]~118_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~5_sumout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((!\reset~input_o ) # (\cpu|dp|alu_rf_i|alu_out[11]~118_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~118_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~123 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~123 .lut_mask = 64'h303330333F333F33;
defparam \cpu|dp|alu_rf_i|alu_out~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15]~117 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[15]~117_combout  = ( \cpu|cont|Selector9~8_combout  & ( !\cpu|cont|Selector8~2_combout  ) ) # ( !\cpu|cont|Selector9~8_combout  & ( (!\cpu|cont|Selector8~2_combout  & ((!\cpu|cont|Selector7~0_combout ) # 
// ((!\cpu|cont|Selector10~1_combout ) # (!\cpu|dp|alu_rf_i|alu_out[1]~10_combout )))) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[15]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15]~117 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15]~117 .lut_mask = 64'hF0E0F0E0F0F0F0F0;
defparam \cpu|dp|alu_rf_i|alu_out[15]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[11]~121 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[11]~121_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~117_combout  & ( (\reset~input_o  & \cpu|dp|alu_rf_i|alu_out[11]~118_combout ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[15]~117_combout  & ( (\reset~input_o  & 
// ((!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ) # (\cpu|dp|alu_rf_i|alu_out[11]~118_combout ))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~118_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[11]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11]~121 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[11]~121 .lut_mask = 64'h5511551111111111;
defparam \cpu|dp|alu_rf_i|alu_out[11]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~116 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~116_combout  = ( !\cpu|dp|alu_rf_i|alu_out[1]~13_combout  & ( (!\cpu|cont|Selector8~2_combout  & \reset~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~116 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~116 .lut_mask = 64'h00F000F000000000;
defparam \cpu|dp|alu_rf_i|alu_out~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[11]~110 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[11]~110_combout  = ( \cpu|dp|alu_rf_i|alu_out[11]~16_combout  & ( (\cpu|cont|Selector9~7_combout  & (\cpu|cont|Selector12~2_combout  & \cpu|cont|Selector11~5_combout )) ) )

	.dataa(!\cpu|cont|Selector9~7_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector12~2_combout ),
	.datad(!\cpu|cont|Selector11~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[11]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11]~110 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[11]~110 .lut_mask = 64'h0000000000050005;
defparam \cpu|dp|alu_rf_i|alu_out[11]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~111 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~111_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~50_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & (\reset~input_o  & (\cpu|cont|Selector8~2_combout  & !\cpu|dp|alu_rf_i|alu_out[11]~110_combout ))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~110_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~111 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~111 .lut_mask = 64'h0000000001000100;
defparam \cpu|dp|alu_rf_i|alu_out~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[11]~113 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[11]~113_combout  = ( \cpu|cont|Selector10~1_combout  & ( (\cpu|dp|alu_rf_i|alu_out[1]~18_combout  & \cpu|cont|Selector7~0_combout ) ) ) # ( !\cpu|cont|Selector10~1_combout  & ( (\cpu|dp|alu_rf_i|alu_out[1]~18_combout  & 
// (!\cpu|cont|Selector9~8_combout  & \cpu|cont|Selector7~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~18_combout ),
	.datac(!\cpu|cont|Selector9~8_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11]~113 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[11]~113 .lut_mask = 64'h0030003000330033;
defparam \cpu|dp|alu_rf_i|alu_out[11]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~144 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~144_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( \cpu|dp|alu_rf_i|alu_out[11]~113_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & \cpu|dp|alu_B_mux|mux2_output[10]~12_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( \cpu|dp|alu_rf_i|alu_out[11]~113_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & \cpu|dp|alu_B_mux|mux2_output[10]~12_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & ( ((\cpu|cont|Selector12~2_combout ) # (\cpu|dp|alu_B_mux|mux2_output[10]~12_combout )) # (\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & ( (\cpu|cont|Selector12~2_combout  & (!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[10]~12_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[10]~12_combout ),
	.datac(!\cpu|cont|Selector12~2_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~144 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~144 .lut_mask = 64'h06067F7F11111111;
defparam \cpu|dp|alu_rf_i|alu_out~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[11]~112 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[11]~112_combout  = ( !\cpu|cont|Selector10~1_combout  & ( \cpu|cont|Selector7~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[11]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11]~112 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[11]~112 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|dp|alu_rf_i|alu_out[11]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~145 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~145_combout  = ( \cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~5_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & 
// ((\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ))) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & 
// (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~145 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~145 .lut_mask = 64'h03CF03CF47474747;
defparam \cpu|dp|alu_rf_i|alu_out~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[11]~114 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[11]~114_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~20_combout  & ( \cpu|dp|alu_rf_i|always0~8_combout  & ( ((!\cpu|cont|Selector9~8_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ) # 
// (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )))) # (\cpu|cont|Selector7~0_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[15]~20_combout  & ( !\cpu|dp|alu_rf_i|always0~8_combout  & ( \cpu|cont|Selector7~0_combout  ) ) )

	.dataa(!\cpu|cont|Selector9~8_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~20_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[11]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11]~114 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[11]~114 .lut_mask = 64'h000000FF0000A8FF;
defparam \cpu|dp|alu_rf_i|alu_out[11]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~146 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~146_combout  = ( \cpu|dp|alu_rf_i|alu_out[11]~114_combout  & ( \cpu|dp|alu_B_mux|mux2_output[10]~12_combout  & ( (\cpu|cont|Selector12~2_combout  & (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & \cpu|dp|alu_rf_i|alu_out[1]~22_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[11]~114_combout  & ( \cpu|dp|alu_B_mux|mux2_output[10]~12_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ) # ((\cpu|cont|Selector12~2_combout  & \cpu|dp|alu_rf_i|alu_out[1]~22_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[11]~114_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[10]~12_combout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & \cpu|dp|alu_rf_i|alu_out[1]~22_combout ))) # (\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & 
// (((!\cpu|dp|alu_rf_i|alu_out[11]~112_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[11]~114_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[10]~12_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ) # ((\cpu|cont|Selector12~2_combout  & 
// (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & \cpu|dp|alu_rf_i|alu_out[1]~22_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[11]~114_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~146 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~146 .lut_mask = 64'hF0F43034C0C40004;
defparam \cpu|dp|alu_rf_i|alu_out~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~122 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~122_combout  = ( \cpu|dp|alu_rf_i|Add0~53_sumout  & ( \cpu|dp|alu_rf_i|alu_out~146_combout  & ( (\cpu|dp|alu_rf_i|alu_out~144_combout  & \cpu|dp|alu_rf_i|alu_out[11]~112_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|Add0~53_sumout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~146_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & (((\cpu|dp|alu_rf_i|alu_out~145_combout ) # (\cpu|dp|alu_rf_i|alu_out[11]~113_combout )))) # (\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & 
// (\cpu|dp|alu_rf_i|alu_out~144_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~53_sumout  & ( !\cpu|dp|alu_rf_i|alu_out~146_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & (((\cpu|dp|alu_rf_i|alu_out~145_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[11]~113_combout )))) # (\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & (\cpu|dp|alu_rf_i|alu_out~144_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~144_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~145_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add0~53_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~122 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~122 .lut_mask = 64'h35F535F500000505;
defparam \cpu|dp|alu_rf_i|alu_out~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~124 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~124_combout  = ( \cpu|dp|alu_rf_i|alu_out~111_combout  & ( \cpu|dp|alu_rf_i|alu_out~122_combout  & ( (((\cpu|dp|alu_rf_i|alu_out~123_combout  & \cpu|dp|alu_rf_i|alu_out[11]~121_combout )) # (\cpu|dp|alu_rf_i|alu_out~116_combout )) 
// # (\cpu|dp|alu_rf_i|Add5~53_sumout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~111_combout  & ( \cpu|dp|alu_rf_i|alu_out~122_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~123_combout  & \cpu|dp|alu_rf_i|alu_out[11]~121_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out~116_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~111_combout  & ( !\cpu|dp|alu_rf_i|alu_out~122_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~123_combout  & \cpu|dp|alu_rf_i|alu_out[11]~121_combout )) # (\cpu|dp|alu_rf_i|Add5~53_sumout 
// ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~111_combout  & ( !\cpu|dp|alu_rf_i|alu_out~122_combout  & ( (\cpu|dp|alu_rf_i|alu_out~123_combout  & \cpu|dp|alu_rf_i|alu_out[11]~121_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~123_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~121_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~53_sumout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~116_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~111_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~124 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~124 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \cpu|dp|alu_rf_i|alu_out~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N8
dffeas \cpu|dp|alu_rf_i|alu_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[10] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N54
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~14 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~14_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [10] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|reg_B_flopr|q [10] 
// ) ) ) # ( \cpu|cont|pc_src[1]~0_combout  & ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [10] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|alu_rf_i|alu_out [10] ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [10]),
	.datab(!\cpu|dp|reg_B_flopr|q [10]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [10]),
	.datad(gnd),
	.datae(!\cpu|cont|pc_src[1]~0_combout ),
	.dataf(!\cpu|cont|pc_src[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~14 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~14 .lut_mask = 64'h55550F0F33330F0F;
defparam \cpu|dp|pc_flopenr|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N56
dffeas \cpu|dp|pc_flopenr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N32
dffeas \cpu|dp|pc_counter_i|incremented_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[10] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N48
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux5~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux5~0_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [10] & ( \cpu|cont|Decoder1~3_combout  & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & (\cpu|cont|state [6] & !\cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [10]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux5~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux5~0 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|reg_write_src_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N30
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux5~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux5~1_combout  = ( \cpu|cont|state [2] & ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [10] ) ) ) # ( !\cpu|cont|state [2] & ( \cpu|cont|Decoder1~3_combout  & ( (\cpu|dp|alu_rf_i|alu_out [10] & (((!\cpu|cont|state 
// [6]) # (\cpu|cont|state [0])) # (\cpu|cont|state [7]))) ) ) ) # ( \cpu|cont|state [2] & ( !\cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [10] ) ) ) # ( !\cpu|cont|state [2] & ( !\cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [10] 
// ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|alu_rf_i|alu_out [10]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux5~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux5~1 .lut_mask = 64'h0F0F0F0F0D0F0F0F;
defparam \cpu|dp|reg_write_src_mux|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000192A16412542C83DC3B9C0E00080000E0";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N18
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & \new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & \new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h4403770344CF77CF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N48
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux5~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux5~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux5~1_combout ) # 
// (\cpu|cont|Decoder1~4_combout )) # (\cpu|dp|reg_write_src_mux|Mux5~0_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux5~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux5~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux5~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux5~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux5~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux5~0_combout ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|dp|reg_write_src_mux|Mux5~0_combout ),
	.datac(!\cpu|cont|Decoder1~4_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux5~1_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux5~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux5~2 .lut_mask = 64'h30F035F53AFA3FFF;
defparam \cpu|dp|reg_write_src_mux|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N54
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~9 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~9_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [13] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  & ( (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o ) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [13] & ( 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (!\cpu|dp|reg_file|RAM~3_combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_0_bypass [14]))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [13] & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [14]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr0~combout ),
	.datab(!\cpu|dp|reg_file|RAM~3_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [14]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [13]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~9 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~9 .lut_mask = 64'h00000A0200080A0A;
defparam \cpu|dp|reg_A_flopr|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N56
dffeas \cpu|dp|reg_A_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~67 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~67_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~51_combout  & ( \cpu|dp|alu_rf_i|Add5~21_sumout  & ( (!\cpu|cont|Selector8~2_combout  & (!\cpu|cont|Selector7~0_combout  & (\cpu|dp|alu_rf_i|always0~3_combout ))) # 
// (\cpu|cont|Selector8~2_combout  & (((\cpu|dp|alu_rf_i|alu_out[4]~50_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~51_combout  & ( \cpu|dp|alu_rf_i|Add5~21_sumout  & ( (\cpu|cont|Selector8~2_combout  & \cpu|dp|alu_rf_i|alu_out[4]~50_combout ) ) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~50_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~51_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~67 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~67 .lut_mask = 64'h00000000000F202F;
defparam \cpu|dp|alu_rf_i|alu_out~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~63 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~63_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~54_combout  & ( (!\cpu|cont|Selector8~2_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~13_combout )) # (\cpu|cont|Selector8~2_combout  & (((\cpu|dp|alu_rf_i|alu_out[15]~12_combout  & 
// !\cpu|dp|alu_B_mux|mux2_output[7]~8_combout )))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[15]~54_combout  & ( (!\cpu|cont|Selector8~2_combout  & \cpu|dp|alu_rf_i|alu_out[1]~13_combout ) ) )

	.dataa(!\cpu|cont|Selector8~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~13_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[15]~12_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[15]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~63 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~63 .lut_mask = 64'h2222222227222722;
defparam \cpu|dp|alu_rf_i|alu_out[1]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~64 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~64_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~51_combout  & ( (!\cpu|cont|Selector8~2_combout  & (\cpu|dp|alu_rf_i|always0~3_combout  & !\cpu|cont|Selector7~0_combout )) ) )

	.dataa(!\cpu|cont|Selector8~2_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~64 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~64 .lut_mask = 64'h000000000A000A00;
defparam \cpu|dp|alu_rf_i|alu_out[1]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~70 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~70_combout  = ( \cpu|dp|alu_rf_i|Add3~33_sumout  & ( (\reset~input_o  & (((\cpu|dp|alu_rf_i|alu_out[1]~64_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~5_combout )) # (\cpu|dp|alu_rf_i|alu_out[1]~63_combout ))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add3~33_sumout  & ( (\reset~input_o  & (!\cpu|dp|alu_rf_i|alu_out[1]~63_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~64_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~5_combout ))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~63_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~64_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~70 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~70 .lut_mask = 64'h0004000411151115;
defparam \cpu|dp|alu_rf_i|alu_out~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~61_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~51_combout  & ( (!\cpu|cont|Selector7~0_combout  & \cpu|dp|alu_rf_i|always0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~61 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|dp|alu_rf_i|alu_out[1]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~62 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~62_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~13_combout  & ( \cpu|dp|alu_rf_i|alu_out[1]~61_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & (\cpu|cont|Selector8~2_combout  & (\reset~input_o  & 
// \cpu|dp|alu_rf_i|alu_out[4]~50_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~13_combout  & ( \cpu|dp|alu_rf_i|alu_out[1]~61_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & (\cpu|cont|Selector8~2_combout  & (\reset~input_o  & 
// \cpu|dp|alu_rf_i|alu_out[4]~50_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[1]~13_combout  & ( !\cpu|dp|alu_rf_i|alu_out[1]~61_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & (\cpu|cont|Selector8~2_combout  & (\reset~input_o  & 
// \cpu|dp|alu_rf_i|alu_out[4]~50_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~13_combout  & ( !\cpu|dp|alu_rf_i|alu_out[1]~61_combout  & ( (\reset~input_o  & ((!\cpu|cont|Selector8~2_combout ) # ((\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & 
// \cpu|dp|alu_rf_i|alu_out[4]~50_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datab(!\cpu|cont|Selector8~2_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~50_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~13_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~62 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~62 .lut_mask = 64'h0C0D000100010001;
defparam \cpu|dp|alu_rf_i|alu_out~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~69 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~69_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~7_combout  & ( \cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[1]~55_combout  & (((\cpu|dp|alu_rf_i|alu_out~59_combout  & 
// \cpu|dp|alu_rf_i|alu_out[1]~56_combout )) # (\cpu|dp|alu_rf_i|alu_out[1]~57_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~7_combout  & ( \cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[1]~55_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[1]~56_combout  & ((\cpu|dp|alu_rf_i|alu_out[1]~57_combout ) # (\cpu|dp|alu_rf_i|alu_out~59_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~57_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~55_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~56_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~69 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~69 .lut_mask = 64'h0000000000703070;
defparam \cpu|dp|alu_rf_i|alu_out~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~68 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~68_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( \cpu|dp|alu_rf_i|Add0~21_sumout  & ( (\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ) # (\cpu|cont|Selector12~2_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~22_combout  
// & ( \cpu|dp|alu_rf_i|Add0~21_sumout  & ( (\cpu|cont|Selector12~2_combout  & (!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( 
// !\cpu|dp|alu_rf_i|Add0~21_sumout  & ( (!\cpu|cont|Selector12~2_combout  & \cpu|dp|alu_A_mux|mux2_output[2]~7_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( !\cpu|dp|alu_rf_i|Add0~21_sumout  & ( (\cpu|cont|Selector12~2_combout  & 
// (!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~68 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~68 .lut_mask = 64'h05500A0A05505F5F;
defparam \cpu|dp|alu_rf_i|alu_out~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~71 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~71_combout  = ( \cpu|dp|alu_rf_i|alu_out~69_combout  & ( \cpu|dp|alu_rf_i|alu_out~68_combout  & ( (\cpu|dp|alu_rf_i|alu_out~62_combout ) # (\cpu|dp|alu_rf_i|alu_out~70_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~69_combout  & ( 
// \cpu|dp|alu_rf_i|alu_out~68_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~62_combout  & ((\cpu|dp|alu_rf_i|alu_out~67_combout ) # (\cpu|dp|alu_rf_i|alu_out~58_combout )))) # (\cpu|dp|alu_rf_i|alu_out~70_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~69_combout  & 
// ( !\cpu|dp|alu_rf_i|alu_out~68_combout  & ( (\cpu|dp|alu_rf_i|alu_out~62_combout ) # (\cpu|dp|alu_rf_i|alu_out~70_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~69_combout  & ( !\cpu|dp|alu_rf_i|alu_out~68_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~67_combout 
//  & \cpu|dp|alu_rf_i|alu_out~62_combout )) # (\cpu|dp|alu_rf_i|alu_out~70_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~58_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~67_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~70_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~62_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~69_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~71 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~71 .lut_mask = 64'h0F3F0FFF0F7F0FFF;
defparam \cpu|dp|alu_rf_i|alu_out~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N56
dffeas \cpu|dp|alu_rf_i|alu_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N36
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~6 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~6_combout  = ( \cpu|dp|alu_rf_i|alu_out [2] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout ) # ((\cpu|dp|reg_B_flopr|q [2])))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [2])))) 
// ) ) # ( !\cpu|dp|alu_rf_i|alu_out [2] & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [2]))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [2])))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [2]),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~6 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~6 .lut_mask = 64'h025702578ADF8ADF;
defparam \cpu|dp|pc_flopenr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N38
dffeas \cpu|dp|pc_flopenr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N6
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~21 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~21_sumout  = SUM(( \cpu|dp|pc_flopenr|q [2] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~18  ))
// \cpu|dp|pc_counter_i|Add0~22  = CARRY(( \cpu|dp|pc_flopenr|q [2] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|pc_flopenr|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~21_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~21 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|dp|pc_counter_i|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N8
dffeas \cpu|dp|pc_counter_i|incremented_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[2] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N51
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux13~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux13~0_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [2] & ( \cpu|cont|Decoder1~3_combout  & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & (!\cpu|cont|state [2] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [2]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux13~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux13~0 .lut_mask = 64'h0000000000000080;
defparam \cpu|dp|reg_write_src_mux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux13~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux13~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [2] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [0])) # (\cpu|cont|state [2])) # (\cpu|cont|state [7]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [2] ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux13~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux13~1 .lut_mask = 64'h00000000FFFFFF7F;
defparam \cpu|dp|reg_write_src_mux|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N36
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux13~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux13~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux13~1_combout  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((!\cpu|cont|Decoder1~4_combout ) # (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux13~1_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout ) # ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout )) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  & ( 
// !\cpu|dp|reg_write_src_mux|Mux13~1_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux13~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux13~1_combout  & ( (!\cpu|cont|Decoder1~4_combout  & 
// (((\cpu|dp|reg_write_src_mux|Mux13~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|dp|reg_write_src_mux|Mux13~0_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.datad(!\cpu|cont|Decoder1~4_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux13~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux13~2 .lut_mask = 64'h330533AFFF05FFAF;
defparam \cpu|dp|reg_write_src_mux|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N28
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N0
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N1
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N54
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~5 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~5_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [13] & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [14]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [13])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [13] & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [13] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [14] & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr1~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [13]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [14]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~5 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~5 .lut_mask = 64'h00200022002A0022;
defparam \cpu|dp|reg_B_flopr|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N56
dffeas \cpu|dp|reg_B_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N18
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[2]~4 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[2]~4_combout  = ( \cpu|dp|reg_B_flopr|q [2] & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [2] ) ) # ( !\cpu|dp|reg_B_flopr|q [2] & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [2] & ( ((\cpu|cont|Selector6~1_combout  & 
// ((\cpu|cont|Selector6~3_combout ) # (\cpu|cont|Selector9~0_combout )))) # (\cpu|cont|Selector6~0_combout ) ) ) ) # ( \cpu|dp|reg_B_flopr|q [2] & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & ( (!\cpu|cont|Selector6~0_combout  & 
// ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector9~0_combout  & !\cpu|cont|Selector6~3_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector6~1_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|cont|Selector6~3_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [2]),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[2]~4 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[2]~4 .lut_mask = 64'h0000C8883777FFFF;
defparam \cpu|dp|alu_B_mux|mux2_output[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~3_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & ( !\cpu|dp|alu_rf_i|always0~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// (\cpu|dp|alu_rf_i|always0~2_combout  & \cpu|dp|alu_rf_i|always0~0_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|always0~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|always0~0_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~3 .lut_mask = 64'h0008000000000000;
defparam \cpu|dp|alu_rf_i|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~52 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~52_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~51_combout  & ( \cpu|dp|alu_rf_i|Add5~17_sumout  & ( (!\cpu|cont|Selector8~2_combout  & (!\cpu|cont|Selector7~0_combout  & (\cpu|dp|alu_rf_i|always0~3_combout ))) # 
// (\cpu|cont|Selector8~2_combout  & (((\cpu|dp|alu_rf_i|alu_out[4]~50_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~51_combout  & ( \cpu|dp|alu_rf_i|Add5~17_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~50_combout  & \cpu|cont|Selector8~2_combout ) ) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[4]~50_combout ),
	.datad(!\cpu|cont|Selector8~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~51_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~52 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~52 .lut_mask = 64'h00000000000F220F;
defparam \cpu|dp|alu_rf_i|alu_out~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~60 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~60_combout  = ( !\cpu|dp|alu_rf_i|alu_out[1]~55_combout  & ( \cpu|dp|alu_rf_i|alu_out[1]~56_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_rf_i|alu_out~59_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[1]~57_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~55_combout  & ( !\cpu|dp|alu_rf_i|alu_out[1]~56_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~57_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[1]~13_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~57_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~55_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~60 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~60 .lut_mask = 64'h0011000015150000;
defparam \cpu|dp|alu_rf_i|alu_out~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~65 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~65_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~64_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[1]~63_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))) # (\cpu|dp|alu_rf_i|alu_out[1]~63_combout  & 
// (\cpu|dp|alu_rf_i|Add3~29_sumout )))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~64_combout  & ( (\reset~input_o  & (\cpu|dp|alu_rf_i|alu_out[1]~63_combout  & \cpu|dp|alu_rf_i|Add3~29_sumout )) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~63_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add3~29_sumout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~65 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~65 .lut_mask = 64'h0101010101450145;
defparam \cpu|dp|alu_rf_i|alu_out~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~53_combout  = ( \cpu|dp|alu_rf_i|Add0~17_sumout  & ( \cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( ((\cpu|cont|Selector12~2_combout  & !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout )) # (\cpu|dp|alu_rf_i|alu_out[1]~22_combout ) ) 
// ) ) # ( !\cpu|dp|alu_rf_i|Add0~17_sumout  & ( \cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( (!\cpu|cont|Selector12~2_combout  & ((\cpu|dp|alu_rf_i|alu_out[1]~22_combout ))) # (\cpu|cont|Selector12~2_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & !\cpu|dp|alu_rf_i|alu_out[1]~22_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|Add0~17_sumout  & ( !\cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( (\cpu|cont|Selector12~2_combout  & 
// ((\cpu|dp|alu_rf_i|alu_out[1]~22_combout ) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~17_sumout  & ( !\cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( (\cpu|cont|Selector12~2_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & !\cpu|dp|alu_rf_i|alu_out[1]~22_combout )) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|Add0~17_sumout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~53 .lut_mask = 64'h101015154A4A4F4F;
defparam \cpu|dp|alu_rf_i|alu_out~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~66 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~66_combout  = ( \cpu|dp|alu_rf_i|alu_out~65_combout  & ( \cpu|dp|alu_rf_i|alu_out~53_combout  ) ) # ( !\cpu|dp|alu_rf_i|alu_out~65_combout  & ( \cpu|dp|alu_rf_i|alu_out~53_combout  & ( (\cpu|dp|alu_rf_i|alu_out~62_combout  & 
// (((\cpu|dp|alu_rf_i|alu_out~60_combout ) # (\cpu|dp|alu_rf_i|alu_out~58_combout )) # (\cpu|dp|alu_rf_i|alu_out~52_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~65_combout  & ( !\cpu|dp|alu_rf_i|alu_out~53_combout  ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out~65_combout  & ( !\cpu|dp|alu_rf_i|alu_out~53_combout  & ( (\cpu|dp|alu_rf_i|alu_out~62_combout  & ((\cpu|dp|alu_rf_i|alu_out~60_combout ) # (\cpu|dp|alu_rf_i|alu_out~52_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~52_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~62_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~58_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~60_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~65_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~66 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~66 .lut_mask = 64'h1133FFFF1333FFFF;
defparam \cpu|dp|alu_rf_i|alu_out~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N38
dffeas \cpu|dp|alu_rf_i|alu_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N9
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux14~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux14~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [1] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [2])) # (\cpu|cont|state [0])) # (\cpu|cont|state [7]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [1] ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux14~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux14~1 .lut_mask = 64'h00000000FFFFF7FF;
defparam \cpu|dp|reg_write_src_mux|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N45
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux14~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux14~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [1] & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & (\cpu|cont|state [6] & !\cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux14~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux14~0 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|reg_write_src_mux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A2147EB4428FD7552AB57ABDDCF52A8A";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N30
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & 
// ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux14~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux14~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & 
// (((\cpu|dp|reg_write_src_mux|Mux14~0_combout )) # (\cpu|dp|reg_write_src_mux|Mux14~1_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout )))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux14~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux14~1_combout )) # 
// (\cpu|cont|Decoder1~4_combout ) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux14~0_combout )) 
// # (\cpu|dp|reg_write_src_mux|Mux14~1_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux14~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux14~1_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux14~1_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux14~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux14~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux14~2 .lut_mask = 64'h22AA27AF77FF27AF;
defparam \cpu|dp|reg_write_src_mux|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N35
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N51
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y64_N52
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N0
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~0 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~0_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [12] & !\cpu|dp|reg_file|RAM~3_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [11]))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [11] & (!\cpu|dp|reg_file|WideOr0~combout  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass 
// [12]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [11]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [12]),
	.datac(!\cpu|dp|reg_file|RAM~3_combout ),
	.datad(!\cpu|dp|reg_file|WideOr0~combout ),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~0 .lut_mask = 64'h0000450000007500;
defparam \cpu|dp|reg_A_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N2
dffeas \cpu|dp|reg_A_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N54
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[1]~0 (
// Equation(s):
// \cpu|dp|data_to_mem_store[1]~0_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [1] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (!\cpu|cont|state [7] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[1]~0 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[1]~0 .lut_mask = 64'h0000000000000040;
defparam \cpu|dp|data_to_mem_store[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N27
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~1 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (\reset~input_o  & 
// ((\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|instruction_reg_i|B_index_flopr|q [1]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( 
// (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [1])) # (\cpu|cont|Decoder1~5_combout  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [1])) # 
// (\cpu|cont|Decoder1~5_combout  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & (!\cpu|cont|Decoder1~5_combout  & \reset~input_o )) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\reset~input_o ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~1 .lut_mask = 64'h00500053005C005F;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N24
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~14 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~14_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [31] & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  & ( (\reset~input_o  & !\cpu|dp|reg_file|WideOr1~combout ) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [31] & ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [32] & (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & !\cpu|dp|reg_file|RAM~1_combout ))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_1_bypass [31] & ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [32]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [32]),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [31]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~14 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~14 .lut_mask = 64'h0000203010003030;
defparam \cpu|dp|reg_B_flopr|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N26
dffeas \cpu|dp|reg_B_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~126 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~126_combout  = (!\reset~input_o  & (((\cpu|dp|alu_B_mux|mux2_output[3]~5_combout )))) # (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[11]~118_combout  & ((\cpu|dp|alu_rf_i|Add3~9_sumout ))) # 
// (\cpu|dp|alu_rf_i|alu_out[11]~118_combout  & (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ))))

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~118_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~126 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~126 .lut_mask = 64'h0B4F0B4F0B4F0B4F;
defparam \cpu|dp|alu_rf_i|alu_out~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~148 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~148_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~0_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// ((\cpu|dp|alu_rf_i|ShiftLeft0~2_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// (\cpu|dp|alu_rf_i|ShiftLeft0~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ))))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~148 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~148 .lut_mask = 64'h202A202A757F757F;
defparam \cpu|dp|alu_rf_i|alu_out~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~147 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~147_combout  = ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & \cpu|cont|Selector12~2_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out[1]~22_combout ))) # (\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & (((\cpu|dp|alu_B_mux|mux2_output[11]~10_combout )))) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & (\cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & \cpu|cont|Selector12~2_combout )) # (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ((\cpu|cont|Selector12~2_combout ) # (\cpu|dp|alu_B_mux|mux2_output[11]~10_combout 
// ))))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[11]~10_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~147 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~147 .lut_mask = 64'h044C044C47C747C7;
defparam \cpu|dp|alu_rf_i|alu_out~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~149 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~149_combout  = ( \cpu|dp|alu_rf_i|alu_out[11]~114_combout  & ( \cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & ( (\cpu|cont|Selector12~2_combout  & (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & \cpu|dp|alu_rf_i|alu_out[11]~112_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[11]~114_combout  & ( \cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ) # ((\cpu|cont|Selector12~2_combout  & \cpu|dp|alu_rf_i|alu_out[1]~22_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[11]~114_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & \cpu|dp|alu_rf_i|alu_out[11]~112_combout ))) # (\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & 
// (((!\cpu|dp|alu_rf_i|alu_out[11]~112_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[11]~114_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ) # ((\cpu|cont|Selector12~2_combout  & 
// (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & \cpu|dp|alu_rf_i|alu_out[1]~22_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[11]~114_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[11]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~149 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~149 .lut_mask = 64'hFF043304CC040004;
defparam \cpu|dp|alu_rf_i|alu_out~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~125 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~125_combout  = ( \cpu|dp|alu_rf_i|Add0~57_sumout  & ( \cpu|dp|alu_rf_i|alu_out~149_combout  & ( (\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & \cpu|dp|alu_rf_i|alu_out~147_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|Add0~57_sumout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~149_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & (((\cpu|dp|alu_rf_i|alu_out[11]~113_combout )) # (\cpu|dp|alu_rf_i|alu_out~148_combout ))) # (\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & 
// (((\cpu|dp|alu_rf_i|alu_out~147_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~57_sumout  & ( !\cpu|dp|alu_rf_i|alu_out~149_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & (((\cpu|dp|alu_rf_i|alu_out[11]~113_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out~148_combout ))) # (\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & (((\cpu|dp|alu_rf_i|alu_out~147_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~148_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~147_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add0~57_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~125 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~125 .lut_mask = 64'h27AF27AF00000505;
defparam \cpu|dp|alu_rf_i|alu_out~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~127 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~127_combout  = ( \cpu|dp|alu_rf_i|alu_out~111_combout  & ( \cpu|dp|alu_rf_i|alu_out~125_combout  & ( (((\cpu|dp|alu_rf_i|alu_out~126_combout  & \cpu|dp|alu_rf_i|alu_out[11]~121_combout )) # (\cpu|dp|alu_rf_i|Add5~57_sumout )) # 
// (\cpu|dp|alu_rf_i|alu_out~116_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~111_combout  & ( \cpu|dp|alu_rf_i|alu_out~125_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~126_combout  & \cpu|dp|alu_rf_i|alu_out[11]~121_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out~116_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~111_combout  & ( !\cpu|dp|alu_rf_i|alu_out~125_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~126_combout  & \cpu|dp|alu_rf_i|alu_out[11]~121_combout )) # (\cpu|dp|alu_rf_i|Add5~57_sumout 
// ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~111_combout  & ( !\cpu|dp|alu_rf_i|alu_out~125_combout  & ( (\cpu|dp|alu_rf_i|alu_out~126_combout  & \cpu|dp|alu_rf_i|alu_out[11]~121_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~116_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add5~57_sumout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~126_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~121_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~111_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~127 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~127 .lut_mask = 64'h000F333F555F777F;
defparam \cpu|dp|alu_rf_i|alu_out~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N26
dffeas \cpu|dp|alu_rf_i|alu_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N42
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~15 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~15_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [11] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [11]))) # 
// (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [11])) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|dp|reg_B_flopr|q [11]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [11]),
	.datad(!\cpu|dp|alu_rf_i|alu_out [11]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~15 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~15 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \cpu|dp|pc_flopenr|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y66_N44
dffeas \cpu|dp|pc_flopenr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N35
dffeas \cpu|dp|pc_counter_i|incremented_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[11] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N57
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux4~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux4~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [11] & ( (!\cpu|cont|state [2] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux4~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux4~0 .lut_mask = 64'h0000000000002000;
defparam \cpu|dp|reg_write_src_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N0
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux4~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux4~1_combout  = ( \cpu|dp|alu_rf_i|alu_out [11] & ( \cpu|cont|Decoder1~3_combout  & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [7])) # (\cpu|cont|state [0])) # (\cpu|cont|state [2]) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out [11] & 
// ( !\cpu|cont|Decoder1~3_combout  ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|alu_rf_i|alu_out [11]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux4~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux4~1 .lut_mask = 64'h0000FFFF0000FF7F;
defparam \cpu|dp|reg_write_src_mux|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N36
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & 
// ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N30
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux4~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux4~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux4~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux4~0_combout )) # (\cpu|cont|Decoder1~4_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux4~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux4~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux4~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux4~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux4~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux4~0_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datac(!\cpu|dp|reg_write_src_mux|Mux4~0_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux4~1_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux4~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux4~2 .lut_mask = 64'h0AAA4EEE1BBB5FFF;
defparam \cpu|dp|reg_write_src_mux|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y62_N32
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N0
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N1
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N42
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~6 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~6_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [32] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM~3_combout ) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [31])))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [32] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_0_bypass 
// [31])) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [32] & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  & ( (\cpu|dp|reg_file|RAM~3_combout  & (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_0_bypass [31]))) 
// ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [32] & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_0_bypass [31])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~3_combout ),
	.datab(!\cpu|dp|reg_file|WideOr0~combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [31]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [32]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~6 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~6 .lut_mask = 64'h000C0004000C080C;
defparam \cpu|dp|reg_A_flopr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N44
dffeas \cpu|dp|reg_A_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N3
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[11]~6 (
// Equation(s):
// \cpu|dp|data_to_mem_store[11]~6_combout  = ( \cpu|dp|reg_A_flopr|q [11] & ( \cpu|dp|mem_address~1_combout  & ( (\cpu|cont|state [2] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_A_flopr|q [11]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[11]~6 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[11]~6 .lut_mask = 64'h0000000000001000;
defparam \cpu|dp|data_to_mem_store[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0C0201E180403104000000038000000";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N48
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ( (\new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & \new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N54
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~3 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( (\reset~input_o  & 
// ((\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [3]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( 
// (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|instruction_reg_i|A_index_flopr|q [3]))) # (\cpu|cont|Decoder1~5_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|instruction_reg_i|A_index_flopr|q 
// [3]))) # (\cpu|cont|Decoder1~5_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( (\reset~input_o  & (\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & !\cpu|cont|Decoder1~5_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~3 .lut_mask = 64'h0500054405110555;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N27
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N29
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N21
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~12 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~12_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9  & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\reset~input_o  & (((!\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [28])) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [27]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9  & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [27] & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [28]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [27]),
	.datab(!\cpu|dp|reg_file|RAM~1_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [28]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9 ),
	.dataf(!\cpu|dp|reg_file|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~12 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~12 .lut_mask = 64'h0051005D00000000;
defparam \cpu|dp|reg_B_flopr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y64_N23
dffeas \cpu|dp|reg_B_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~119 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~119_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( \cpu|dp|alu_rf_i|Add3~61_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\reset~input_o  & \cpu|dp|alu_rf_i|alu_out[11]~118_combout )) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( \cpu|dp|alu_rf_i|Add3~61_sumout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[11]~118_combout  & ((!\cpu|dp|alu_rf_i|alu_out[15]~117_combout ))) # (\cpu|dp|alu_rf_i|alu_out[11]~118_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( !\cpu|dp|alu_rf_i|Add3~61_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\reset~input_o  & \cpu|dp|alu_rf_i|alu_out[11]~118_combout )) ) ) 
// ) # ( !\cpu|dp|alu_rf_i|alu_out[15]~17_combout  & ( !\cpu|dp|alu_rf_i|Add3~61_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\reset~input_o  & \cpu|dp|alu_rf_i|alu_out[11]~118_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[15]~117_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~118_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~17_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~119 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~119 .lut_mask = 64'h000500050C050005;
defparam \cpu|dp|alu_rf_i|alu_out~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~141 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~141_combout  = ( \cpu|dp|alu_B_mux|mux2_output[9]~9_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & (((!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout  & \cpu|cont|Selector12~2_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out[1]~22_combout ))) # (\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & (((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )))) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[9]~9_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout  & \cpu|cont|Selector12~2_combout )) # (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ((\cpu|cont|Selector12~2_combout ) # (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout 
// ))))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~141 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~141 .lut_mask = 64'h044C044C47C747C7;
defparam \cpu|dp|alu_rf_i|alu_out~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~142 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~142_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~7_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// (\cpu|dp|alu_rf_i|ShiftLeft0~7_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~142 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~142 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \cpu|dp|alu_rf_i|alu_out~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~143 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~143_combout  = ( \cpu|dp|alu_rf_i|alu_out[11]~112_combout  & ( \cpu|dp|alu_rf_i|alu_out~142_combout  & ( (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & !\cpu|dp|alu_rf_i|alu_out[11]~113_combout )) ) 
// ) ) # ( !\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & ( \cpu|dp|alu_rf_i|alu_out~142_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[9]~9_combout  & \cpu|dp|alu_rf_i|alu_out[11]~113_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[11]~112_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~142_combout  & ( (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & !\cpu|dp|alu_rf_i|alu_out[11]~113_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~142_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[9]~9_combout ) # (!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[9]~9_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~143 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~143 .lut_mask = 64'hFFCC050000CC0500;
defparam \cpu|dp|alu_rf_i|alu_out~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~115 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~115_combout  = ( \cpu|dp|alu_rf_i|alu_out~143_combout  & ( \cpu|dp|alu_rf_i|Add0~49_sumout  & ( (\cpu|dp|alu_rf_i|alu_out~141_combout  & \cpu|dp|alu_rf_i|alu_out[11]~112_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~143_combout  & 
// ( \cpu|dp|alu_rf_i|Add0~49_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & (((\cpu|dp|alu_rf_i|alu_out[11]~114_combout ) # (\cpu|dp|alu_rf_i|alu_out[11]~113_combout )))) # (\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & 
// (\cpu|dp|alu_rf_i|alu_out~141_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~143_combout  & ( !\cpu|dp|alu_rf_i|Add0~49_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & (((\cpu|dp|alu_rf_i|alu_out[11]~114_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[11]~113_combout )))) # (\cpu|dp|alu_rf_i|alu_out[11]~112_combout  & (\cpu|dp|alu_rf_i|alu_out~141_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~141_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~113_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[11]~114_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~112_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~143_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~115 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~115 .lut_mask = 64'h3F5500003F550055;
defparam \cpu|dp|alu_rf_i|alu_out~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~120 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~120_combout  = ( \cpu|dp|alu_rf_i|alu_out~115_combout  & ( (((\cpu|dp|alu_rf_i|Add5~49_sumout  & \cpu|dp|alu_rf_i|alu_out~111_combout )) # (\cpu|dp|alu_rf_i|alu_out~116_combout )) # (\cpu|dp|alu_rf_i|alu_out~119_combout ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out~115_combout  & ( ((\cpu|dp|alu_rf_i|Add5~49_sumout  & \cpu|dp|alu_rf_i|alu_out~111_combout )) # (\cpu|dp|alu_rf_i|alu_out~119_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add5~49_sumout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~111_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~119_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~116_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~120 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~120 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \cpu|dp|alu_rf_i|alu_out~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y68_N26
dffeas \cpu|dp|alu_rf_i|alu_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N48
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~13 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~13_combout  = ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [9] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( 
// \cpu|dp|pc_counter_i|incremented_pc [9] ) ) ) # ( \cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|reg_B_flopr|q [9] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|alu_rf_i|alu_out 
// [9] ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [9]),
	.datab(!\cpu|dp|reg_B_flopr|q [9]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [9]),
	.datad(gnd),
	.datae(!\cpu|cont|pc_src[0]~2_combout ),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~13 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~13 .lut_mask = 64'h555533330F0F0F0F;
defparam \cpu|dp|pc_flopenr|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y64_N50
dffeas \cpu|dp|pc_flopenr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N29
dffeas \cpu|dp|pc_counter_i|incremented_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[9] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux6~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux6~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [9] & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & (!\cpu|cont|state [2] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux6~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux6~0 .lut_mask = 64'h0000000000000080;
defparam \cpu|dp|reg_write_src_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N6
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux6~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux6~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [9] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [2])) # (\cpu|cont|state [0])) # (\cpu|cont|state [7]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [9] ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux6~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux6~1 .lut_mask = 64'h00000000FFFFFF7F;
defparam \cpu|dp|reg_write_src_mux|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y63_N0
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & 
// ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux6~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux6~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux6~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux6~0_combout )) # (\cpu|cont|Decoder1~4_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & 
// (((\cpu|dp|reg_write_src_mux|Mux6~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux6~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux6~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux6~0_combout 
// ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux6~1_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux6~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux6~0_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux6~1_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux6~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux6~2 .lut_mask = 64'h27AF22AA27AF77FF;
defparam \cpu|dp|reg_write_src_mux|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N55
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N0
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N2
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N42
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~14 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~14_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [27] & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [28]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [27])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [27] & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [27] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [28] & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr0~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [27]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [28]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~14 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~14 .lut_mask = 64'h00200022002A0022;
defparam \cpu|dp|reg_A_flopr|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N44
dffeas \cpu|dp|reg_A_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N27
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[9]~14 (
// Equation(s):
// \cpu|dp|data_to_mem_store[9]~14_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [9] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (\cpu|cont|state [2] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[9]~14 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[9]~14 .lut_mask = 64'h0000000000000200;
defparam \cpu|dp|data_to_mem_store[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018F1B0B71E3616E23046391C8CB7B3716";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N36
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & 
// ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N30
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~1 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( (\reset~input_o  & 
// ((\cpu|dp|instruction_reg_i|A_index_flopr|q [1]) # (\cpu|cont|Decoder1~5_combout ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( 
// (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|instruction_reg_i|A_index_flopr|q [1]))) # (\cpu|cont|Decoder1~5_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|instruction_reg_i|A_index_flopr|q [1]))) 
// # (\cpu|cont|Decoder1~5_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~5_combout  & (\reset~input_o  & \cpu|dp|instruction_reg_i|A_index_flopr|q [1])) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|cont|Decoder1~5_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~1 .lut_mask = 64'h000C020E010D030F;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y64_N26
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N39
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~9 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~9_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (((!\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [22])) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [21]))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [21] & (!\cpu|dp|reg_file|WideOr1~combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [22]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [21]),
	.datab(!\cpu|dp|reg_file|WideOr1~combout ),
	.datac(!\cpu|dp|reg_file|RAM~1_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [22]),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~9 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~9 .lut_mask = 64'h00004404000044C4;
defparam \cpu|dp|reg_B_flopr|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y64_N41
dffeas \cpu|dp|reg_B_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~8_combout  = ( \cpu|cont|Selector6~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] ) ) ) # ( !\cpu|cont|Selector6~2_combout  & ( 
// \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( !\cpu|dp|reg_B_flopr|q [6] ) ) ) # ( \cpu|cont|Selector6~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] ) ) ) # ( 
// !\cpu|cont|Selector6~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( \cpu|dp|reg_B_flopr|q [6] ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [6]),
	.datad(gnd),
	.datae(!\cpu|cont|Selector6~2_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~8 .lut_mask = 64'h0F0F5555F0F0AAAA;
defparam \cpu|dp|alu_rf_i|alu_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~9_combout  = ( \cpu|cont|Selector6~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] ) ) ) # ( !\cpu|cont|Selector6~2_combout  & ( 
// \cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & ( !\cpu|dp|reg_B_flopr|q [7] ) ) ) # ( \cpu|cont|Selector6~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] ) ) ) # ( 
// !\cpu|cont|Selector6~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & ( \cpu|dp|reg_B_flopr|q [7] ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [7]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datad(gnd),
	.datae(!\cpu|cont|Selector6~2_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~9 .lut_mask = 64'h55550F0FAAAAF0F0;
defparam \cpu|dp|alu_rf_i|alu_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~7_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( !\cpu|dp|alu_A_mux|mux2_output[5]~10_combout  $ (((!\cpu|dp|reg_B_flopr|q [5] & !\cpu|cont|Selector6~2_combout ))) ) ) # ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( !\cpu|dp|alu_A_mux|mux2_output[5]~10_combout  $ (((!\cpu|dp|reg_B_flopr|q [5]) # (\cpu|cont|Selector6~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [5]),
	.datad(!\cpu|cont|Selector6~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~7 .lut_mask = 64'h3C333C333CCC3CCC;
defparam \cpu|dp|alu_rf_i|alu_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~1_combout  = ( \cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[4]~9_combout  & (!\cpu|dp|alu_rf_i|alu_out~8_combout  & (!\cpu|dp|alu_rf_i|alu_out~9_combout  & !\cpu|dp|alu_rf_i|alu_out~7_combout ))) ) 
// ) # ( !\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout  & (!\cpu|dp|alu_rf_i|alu_out~8_combout  & (!\cpu|dp|alu_rf_i|alu_out~9_combout  & !\cpu|dp|alu_rf_i|alu_out~7_combout ))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~8_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~9_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~1 .lut_mask = 64'h8000800040004000;
defparam \cpu|dp|alu_rf_i|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~6_combout  = ( \cpu|dp|reg_B_flopr|q [3] & ( \cpu|dp|alu_A_mux|mux2_output[3]~8_combout  & ( (!\cpu|dp|instruction_reg_i|B_index_flopr|q [3] & \cpu|cont|Selector6~2_combout ) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [3] & ( 
// \cpu|dp|alu_A_mux|mux2_output[3]~8_combout  & ( (!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]) # (!\cpu|cont|Selector6~2_combout ) ) ) ) # ( \cpu|dp|reg_B_flopr|q [3] & ( !\cpu|dp|alu_A_mux|mux2_output[3]~8_combout  & ( (!\cpu|cont|Selector6~2_combout ) 
// # (\cpu|dp|instruction_reg_i|B_index_flopr|q [3]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [3] & ( !\cpu|dp|alu_A_mux|mux2_output[3]~8_combout  & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [3] & \cpu|cont|Selector6~2_combout ) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datab(gnd),
	.datac(!\cpu|cont|Selector6~2_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|reg_B_flopr|q [3]),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~6 .lut_mask = 64'h0505F5F5FAFA0A0A;
defparam \cpu|dp|alu_rf_i|alu_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~5_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~7_combout  & ( \cpu|cont|Selector6~2_combout  & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [2] ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~7_combout  & ( 
// \cpu|cont|Selector6~2_combout  & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [2] ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[2]~7_combout  & ( !\cpu|cont|Selector6~2_combout  & ( !\cpu|dp|reg_B_flopr|q [2] ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~7_combout 
//  & ( !\cpu|cont|Selector6~2_combout  & ( \cpu|dp|reg_B_flopr|q [2] ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|reg_B_flopr|q [2]),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~5 .lut_mask = 64'h00FFFF005555AAAA;
defparam \cpu|dp|alu_rf_i|alu_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~1_combout  = ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( !\cpu|dp|alu_rf_i|alu_out~5_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~6_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ) # 
// ((\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~15_combout )))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( !\cpu|dp|alu_rf_i|alu_out~5_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & 
// (!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout  & (!\cpu|dp|alu_rf_i|alu_out~6_combout  & !\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~6_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~1 .lut_mask = 64'h4000F04000000000;
defparam \cpu|dp|alu_rf_i|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~2_combout  = ( \cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout  & !\cpu|dp|alu_A_mux|mux2_output[3]~8_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ) # (!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ))) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~2 .lut_mask = 64'h55005500F550F550;
defparam \cpu|dp|alu_rf_i|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~0_combout  = ( \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|reg_B_flopr|q [8]) # (\cpu|cont|Selector6~2_combout ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (\cpu|dp|reg_B_flopr|q [8] & 
// !\cpu|cont|Selector6~2_combout ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|Selector6~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~0 .lut_mask = 64'h55005500AAFFAAFF;
defparam \cpu|dp|alu_rf_i|alu_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~2_combout  = ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( (!\cpu|dp|reg_B_flopr|q [10]) # (\cpu|cont|Selector6~2_combout ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( (\cpu|dp|reg_B_flopr|q [10] & 
// !\cpu|cont|Selector6~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [10]),
	.datad(!\cpu|cont|Selector6~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~2 .lut_mask = 64'h0F000F00F0FFF0FF;
defparam \cpu|dp|alu_rf_i|alu_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~1_combout  = ( \cpu|dp|reg_B_flopr|q [9] & ( \cpu|cont|Selector6~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  ) ) ) # ( !\cpu|dp|reg_B_flopr|q [9] & ( \cpu|cont|Selector6~2_combout  & ( 
// \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  ) ) ) # ( \cpu|dp|reg_B_flopr|q [9] & ( !\cpu|cont|Selector6~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[9]~1_combout  ) ) ) # ( !\cpu|dp|reg_B_flopr|q [9] & ( !\cpu|cont|Selector6~2_combout  & ( 
// \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|reg_B_flopr|q [9]),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~1 .lut_mask = 64'h0F0FF0F00F0F0F0F;
defparam \cpu|dp|alu_rf_i|alu_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~3_combout  = ( \cpu|cont|Selector6~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  ) ) # ( !\cpu|cont|Selector6~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  $ (!\cpu|dp|reg_B_flopr|q [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [11]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~3 .lut_mask = 64'h0FF00FF00F0F0F0F;
defparam \cpu|dp|alu_rf_i|alu_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~4_combout  = ( \cpu|cont|Selector6~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  ) ) # ( !\cpu|cont|Selector6~2_combout  & ( !\cpu|dp|reg_B_flopr|q [12] $ (!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [12]),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~4 .lut_mask = 64'h0FF00FF000FF00FF;
defparam \cpu|dp|alu_rf_i|alu_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~0_combout  = ( \cpu|cont|Selector6~2_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ) ) ) # ( !\cpu|cont|Selector6~2_combout  & ( (!\cpu|dp|reg_B_flopr|q [13] & 
// (!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & (!\cpu|dp|reg_B_flopr|q [14] $ (\cpu|dp|alu_A_mux|mux2_output[14]~6_combout )))) # (\cpu|dp|reg_B_flopr|q [13] & (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & (!\cpu|dp|reg_B_flopr|q [14] $ 
// (\cpu|dp|alu_A_mux|mux2_output[14]~6_combout )))) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [13]),
	.datab(!\cpu|dp|reg_B_flopr|q [14]),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~0 .lut_mask = 64'h84218421F000F000;
defparam \cpu|dp|alu_rf_i|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~0_combout  = ( !\cpu|dp|alu_rf_i|alu_out~4_combout  & ( \cpu|dp|alu_rf_i|LessThan1~0_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~0_combout  & (!\cpu|dp|alu_rf_i|alu_out~2_combout  & (!\cpu|dp|alu_rf_i|alu_out~1_combout  & 
// !\cpu|dp|alu_rf_i|alu_out~3_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~3_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~0 .lut_mask = 64'h0000000080000000;
defparam \cpu|dp|alu_rf_i|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~3_combout  = ( !\cpu|dp|alu_rf_i|alu_out~7_combout  & ( \cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout  & (!\cpu|dp|alu_rf_i|alu_out~8_combout  & !\cpu|dp|alu_rf_i|alu_out~9_combout 
// )) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~9_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~7_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~3 .lut_mask = 64'h00000000A0000000;
defparam \cpu|dp|alu_rf_i|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~4_combout  = ( \cpu|dp|alu_A_mux|mux2_output[5]~10_combout  & ( \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & !\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[5]~10_combout  & ( \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & (!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & (\cpu|dp|alu_B_mux|mux2_output[6]~7_combout  & 
// \cpu|dp|alu_B_mux|mux2_output[5]~6_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ) # ((\cpu|dp|alu_B_mux|mux2_output[6]~7_combout  & \cpu|dp|alu_B_mux|mux2_output[5]~6_combout )))) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[5]~10_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & (!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & \cpu|dp|alu_B_mux|mux2_output[6]~7_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ) # (\cpu|dp|alu_B_mux|mux2_output[6]~7_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~10_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & (!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & ((\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ) # (\cpu|dp|alu_B_mux|mux2_output[6]~7_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & 
// ((!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ) # ((\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ) # (\cpu|dp|alu_B_mux|mux2_output[6]~7_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[6]~7_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~4 .lut_mask = 64'h4DDD4D4D444D4444;
defparam \cpu|dp|alu_rf_i|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~5_combout  = ( \cpu|dp|alu_rf_i|LessThan1~3_combout  & ( \cpu|dp|alu_rf_i|LessThan1~4_combout  & ( \cpu|dp|alu_rf_i|Equal1~0_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|LessThan1~3_combout  & ( \cpu|dp|alu_rf_i|LessThan1~4_combout  & ( 
// \cpu|dp|alu_rf_i|Equal1~0_combout  ) ) ) # ( \cpu|dp|alu_rf_i|LessThan1~3_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~4_combout  & ( \cpu|dp|alu_rf_i|Equal1~0_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|LessThan1~3_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~4_combout 
//  & ( (\cpu|dp|alu_rf_i|Equal1~1_combout  & (\cpu|dp|alu_rf_i|Equal1~0_combout  & ((\cpu|dp|alu_rf_i|LessThan1~2_combout ) # (\cpu|dp|alu_rf_i|LessThan1~1_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal1~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|LessThan1~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|LessThan1~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|Equal1~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|LessThan1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~5 .lut_mask = 64'h001500FF00FF00FF;
defparam \cpu|dp|alu_rf_i|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Decoder0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Decoder0~0_combout  = ( \cpu|cont|Selector11~4_combout  & ( \cpu|dp|alu_rf_i|Equal0~0_combout  & ( (\cpu|cont|Selector9~4_combout  & \cpu|cont|Selector12~0_combout ) ) ) ) # ( !\cpu|cont|Selector11~4_combout  & ( 
// \cpu|dp|alu_rf_i|Equal0~0_combout  & ( (!\cpu|cont|Selector9~4_combout ) # (\cpu|cont|Selector12~0_combout ) ) ) )

	.dataa(!\cpu|cont|Selector9~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|Selector12~0_combout ),
	.datae(!\cpu|cont|Selector11~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Decoder0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Decoder0~0 .lut_mask = 64'h00000000AAFF0055;
defparam \cpu|dp|alu_rf_i|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Decoder0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Decoder0~1_combout  = ( \cpu|dp|alu_rf_i|Decoder0~0_combout  & ( \cpu|cont|Selector12~2_combout  & ( (\cpu|cont|Selector9~7_combout  & !\cpu|cont|Selector10~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector9~7_combout ),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.dataf(!\cpu|cont|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Decoder0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Decoder0~1 .lut_mask = 64'h0000000000000F00;
defparam \cpu|dp|alu_rf_i|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~9_combout  = ( !\cpu|dp|alu_rf_i|alu_out~4_combout  & ( !\cpu|dp|alu_rf_i|alu_out~3_combout  & ( (\cpu|dp|alu_rf_i|LessThan1~0_combout  & (!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & 
// \cpu|dp|alu_B_mux|mux2_output[10]~12_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[10]~12_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~9 .lut_mask = 64'h0030000000000000;
defparam \cpu|dp|alu_rf_i|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~7_combout  = ( \cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( (\cpu|dp|reg_B_flopr|q [14] & (!\cpu|cont|Selector6~2_combout  & !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout )) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( (!\cpu|cont|Selector6~2_combout  & ((!\cpu|dp|reg_B_flopr|q [13] & (\cpu|dp|reg_B_flopr|q [14] & !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout )) # (\cpu|dp|reg_B_flopr|q [13] & 
// ((!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ) # (\cpu|dp|reg_B_flopr|q [14]))))) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [13]),
	.datab(!\cpu|dp|reg_B_flopr|q [14]),
	.datac(!\cpu|cont|Selector6~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~7 .lut_mask = 64'h7010701030003000;
defparam \cpu|dp|alu_rf_i|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~8_combout  = ( \cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & ( \cpu|dp|alu_rf_i|LessThan1~0_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~7_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & !\cpu|dp|alu_B_mux|mux2_output[12]~11_combout )) # (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout ) # (\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ))))) ) ) ) 
// # ( !\cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & ( \cpu|dp|alu_rf_i|LessThan1~0_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~7_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout ) # (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ))) ) ) ) # ( 
// \cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~0_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~7_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~0_combout  & ( 
// !\cpu|dp|alu_rf_i|LessThan1~7_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datac(!\cpu|dp|alu_rf_i|LessThan1~7_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[11]~10_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~8 .lut_mask = 64'hF0F0F0F0F0507010;
defparam \cpu|dp|alu_rf_i|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~6_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (\cpu|dp|reg_B_flopr|q [8] & !\cpu|cont|Selector6~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [8]),
	.datad(!\cpu|cont|Selector6~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~6 .lut_mask = 64'h0F000F0000000000;
defparam \cpu|dp|alu_rf_i|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~4_combout  = ( !\cpu|dp|alu_rf_i|alu_out~4_combout  & ( !\cpu|dp|alu_rf_i|alu_out~3_combout  & ( (\cpu|dp|alu_rf_i|LessThan1~0_combout  & !\cpu|dp|alu_rf_i|alu_out~2_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~4 .lut_mask = 64'h0F00000000000000;
defparam \cpu|dp|alu_rf_i|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~10_combout  = ( \cpu|dp|alu_B_mux|mux2_output[9]~9_combout  & ( \cpu|dp|alu_rf_i|Equal1~4_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~9_combout  & (\cpu|dp|alu_rf_i|LessThan1~8_combout  & (!\cpu|dp|alu_rf_i|LessThan1~6_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[9]~9_combout  & ( \cpu|dp|alu_rf_i|Equal1~4_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~9_combout  & (\cpu|dp|alu_rf_i|LessThan1~8_combout  & 
// ((!\cpu|dp|alu_rf_i|LessThan1~6_combout ) # (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[9]~9_combout  & ( !\cpu|dp|alu_rf_i|Equal1~4_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~9_combout  & 
// \cpu|dp|alu_rf_i|LessThan1~8_combout ) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[9]~9_combout  & ( !\cpu|dp|alu_rf_i|Equal1~4_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~9_combout  & \cpu|dp|alu_rf_i|LessThan1~8_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|LessThan1~9_combout ),
	.datab(!\cpu|dp|alu_rf_i|LessThan1~8_combout ),
	.datac(!\cpu|dp|alu_rf_i|LessThan1~6_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[9]~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~10 .lut_mask = 64'h2222222220220020;
defparam \cpu|dp|alu_rf_i|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|n_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|n_flag~0_combout  = ( \cpu|dp|alu_rf_i|n_flag~q  & ( \cpu|dp|alu_rf_i|LessThan1~10_combout  & ( (!\cpu|dp|alu_rf_i|Decoder0~1_combout ) # ((!\cpu|dp|alu_rf_i|LessThan1~5_combout  & (!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[15]~14_combout )) # (\cpu|dp|alu_rf_i|LessThan1~5_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ) # (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|n_flag~q  & ( 
// \cpu|dp|alu_rf_i|LessThan1~10_combout  & ( (\cpu|dp|alu_rf_i|Decoder0~1_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~5_combout  & (!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & \cpu|dp|alu_A_mux|mux2_output[15]~14_combout )) # 
// (\cpu|dp|alu_rf_i|LessThan1~5_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ) # (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ))))) ) ) ) # ( \cpu|dp|alu_rf_i|n_flag~q  & ( !\cpu|dp|alu_rf_i|LessThan1~10_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ) # ((!\cpu|dp|alu_rf_i|Decoder0~1_combout ) # (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|n_flag~q  & ( !\cpu|dp|alu_rf_i|LessThan1~10_combout  & ( 
// (\cpu|dp|alu_rf_i|Decoder0~1_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ) # (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|LessThan1~5_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Decoder0~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ),
	.datae(!\cpu|dp|alu_rf_i|n_flag~q ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|n_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|n_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|n_flag~0 .lut_mask = 64'h0C0FFCFF040DF4FD;
defparam \cpu|dp|alu_rf_i|n_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N38
dffeas \cpu|dp|alu_rf_i|n_flag (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|n_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|n_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|n_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|n_flag .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~2_combout  = ( \cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[0]~15_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  $ (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout )))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[0]~15_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  $ (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout )))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( 
// (!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  $ (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout )))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  $ (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~2 .lut_mask = 64'h8008200240041001;
defparam \cpu|dp|alu_rf_i|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~3_combout  = ( !\cpu|dp|alu_rf_i|alu_out~5_combout  & ( \cpu|dp|alu_rf_i|Equal1~1_combout  & ( (\cpu|dp|alu_rf_i|Equal1~0_combout  & (!\cpu|dp|alu_rf_i|alu_out~6_combout  & \cpu|dp|alu_rf_i|Equal1~2_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out~6_combout ),
	.datad(!\cpu|dp|alu_rf_i|Equal1~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~3 .lut_mask = 64'h0000000000500000;
defparam \cpu|dp|alu_rf_i|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|z_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|z_flag~0_combout  = ( \cpu|cont|Selector10~1_combout  & ( !\reset~input_o  ) ) # ( !\cpu|cont|Selector10~1_combout  & ( (!\reset~input_o ) # ((\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|cont|Selector9~7_combout  & 
// \cpu|cont|Selector12~2_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\cpu|cont|Selector9~7_combout ),
	.datac(!\cpu|cont|Selector12~2_combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|cont|Selector10~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|z_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|z_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|z_flag~0 .lut_mask = 64'hFF01FF00FF01FF00;
defparam \cpu|dp|alu_rf_i|z_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N50
dffeas \cpu|dp|alu_rf_i|z_flag (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|Equal1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|z_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|z_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|z_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|z_flag .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N24
cyclonev_lcell_comb \cpu|cont|Mux0~3 (
// Equation(s):
// \cpu|cont|Mux0~3_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q [0] & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ((\cpu|dp|alu_rf_i|z_flag~q ) # (\cpu|dp|alu_rf_i|n_flag~q ))) ) ) # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] & ( 
// ((!\cpu|dp|alu_rf_i|n_flag~q  & !\cpu|dp|alu_rf_i|z_flag~q )) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [1]) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|n_flag~q ),
	.datac(!\cpu|dp|alu_rf_i|z_flag~q ),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~3 .extended_lut = "off";
defparam \cpu|cont|Mux0~3 .lut_mask = 64'hC0FFC0FF3F003F00;
defparam \cpu|cont|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~0_combout  = ( \cpu|cont|Selector12~1_combout  & ( (!\cpu|cont|state [6] & (!\cpu|cont|Selector9~4_combout  & !\cpu|cont|Selector11~4_combout )) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(gnd),
	.datac(!\cpu|cont|Selector9~4_combout ),
	.datad(!\cpu|cont|Selector11~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~0 .lut_mask = 64'h00000000A000A000;
defparam \cpu|dp|alu_rf_i|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal0~1_combout  = ( \cpu|cont|Selector9~7_combout  & ( \cpu|dp|alu_rf_i|Selector7~0_combout  & ( (\cpu|dp|alu_rf_i|Equal0~0_combout  & (\cpu|cont|state [6] & ((\cpu|cont|Selector10~3_combout ) # (\cpu|cont|Selector10~2_combout )))) ) ) 
// ) # ( !\cpu|cont|Selector9~7_combout  & ( \cpu|dp|alu_rf_i|Selector7~0_combout  & ( (\cpu|dp|alu_rf_i|Equal0~0_combout  & ((\cpu|cont|Selector10~3_combout ) # (\cpu|cont|Selector10~2_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector10~2_combout ),
	.datab(!\cpu|cont|Selector10~3_combout ),
	.datac(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Selector9~7_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal0~1 .lut_mask = 64'h0000000007070007;
defparam \cpu|dp|alu_rf_i|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~5_combout  = ( \cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & ( \cpu|dp|alu_rf_i|LessThan1~5_combout  & ( \cpu|dp|alu_B_mux|mux2_output[15]~2_combout  ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & ( 
// \cpu|dp|alu_rf_i|LessThan1~5_combout  ) ) # ( \cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~5_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & !\cpu|dp|alu_rf_i|LessThan1~10_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~5_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~10_combout ) # (\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|LessThan1~10_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~5 .lut_mask = 64'hF5F55050FFFF5555;
defparam \cpu|dp|alu_rf_i|c_flag~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~0_combout  = ( !\cpu|cont|Selector9~8_combout  & ( (\cpu|dp|alu_rf_i|c_flag~q  & (\cpu|dp|alu_rf_i|Selector7~0_combout  & (\cpu|dp|alu_rf_i|Equal0~0_combout  & \cpu|cont|Selector10~1_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|c_flag~q ),
	.datab(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~0 .lut_mask = 64'h0001000100000000;
defparam \cpu|dp|alu_rf_i|c_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~4_combout  = (\cpu|cont|Selector12~2_combout  & !\cpu|cont|Selector10~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector12~2_combout ),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~4 .lut_mask = 64'h0F000F000F000F00;
defparam \cpu|dp|alu_rf_i|c_flag~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~5_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout  & (!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout  & (!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~5 .lut_mask = 64'h8000800000000000;
defparam \cpu|dp|alu_rf_i|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~4_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[3]~8_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout  & (!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout  & !\cpu|dp|alu_A_mux|mux2_output[2]~7_combout )) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[2]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~4 .lut_mask = 64'h8800880000000000;
defparam \cpu|dp|alu_rf_i|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~6_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & (!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & 
// (!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~6 .lut_mask = 64'h8000000000000000;
defparam \cpu|dp|alu_rf_i|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~7_combout  = ( \cpu|dp|alu_rf_i|always0~6_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & (\cpu|dp|alu_rf_i|always0~5_combout  & (\cpu|dp|alu_rf_i|always0~4_combout  & 
// !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|always0~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|always0~4_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|always0~6_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~7 .lut_mask = 64'h0000020000000000;
defparam \cpu|dp|alu_rf_i|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~1_combout  = ( !\cpu|dp|alu_rf_i|Add3~33_sumout  & ( \cpu|dp|alu_rf_i|always0~3_combout  & ( (!\cpu|dp|alu_rf_i|Add3~29_sumout  & (!\cpu|dp|alu_rf_i|Add3~25_sumout  & (!\cpu|dp|alu_rf_i|always0~7_combout  & 
// !\cpu|dp|alu_rf_i|Add3~37_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~33_sumout  & ( !\cpu|dp|alu_rf_i|always0~3_combout  & ( (!\cpu|dp|alu_rf_i|Add3~29_sumout  & (!\cpu|dp|alu_rf_i|Add3~25_sumout  & !\cpu|dp|alu_rf_i|Add3~37_sumout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~29_sumout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datac(!\cpu|dp|alu_rf_i|always0~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~37_sumout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~33_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~1 .lut_mask = 64'h8800000080000000;
defparam \cpu|dp|alu_rf_i|c_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~2_combout  = ( !\cpu|dp|alu_rf_i|Add3~9_sumout  & ( \cpu|dp|alu_rf_i|c_flag~1_combout  & ( (!\cpu|dp|alu_rf_i|Add3~5_sumout  & (!\cpu|dp|alu_rf_i|Add3~21_sumout  & (!\cpu|dp|alu_rf_i|Add3~17_sumout  & 
// !\cpu|dp|alu_rf_i|Add3~13_sumout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~21_sumout ),
	.datac(!\cpu|dp|alu_rf_i|Add3~17_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~9_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|c_flag~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~2 .lut_mask = 64'h0000000080000000;
defparam \cpu|dp|alu_rf_i|c_flag~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~3_combout  = ( !\cpu|dp|alu_rf_i|Add3~57_sumout  & ( !\cpu|dp|alu_rf_i|Add3~61_sumout  & ( (!\cpu|dp|alu_rf_i|Add3~49_sumout  & (!\cpu|dp|alu_rf_i|Add3~41_sumout  & (!\cpu|dp|alu_rf_i|Add3~45_sumout  & 
// !\cpu|dp|alu_rf_i|Add3~53_sumout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~49_sumout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~41_sumout ),
	.datac(!\cpu|dp|alu_rf_i|Add3~45_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~53_sumout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~3 .lut_mask = 64'h8000000000000000;
defparam \cpu|dp|alu_rf_i|c_flag~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~6_combout  = ( !\cpu|dp|alu_rf_i|c_flag~4_combout  & ( ((!\cpu|dp|alu_rf_i|Equal0~1_combout  & (!\cpu|dp|alu_rf_i|Add3~1_sumout  & (\cpu|dp|alu_rf_i|c_flag~3_combout  & \cpu|dp|alu_rf_i|c_flag~2_combout )))) # 
// (\cpu|dp|alu_rf_i|c_flag~0_combout ) ) ) # ( \cpu|dp|alu_rf_i|c_flag~4_combout  & ( (((\cpu|dp|alu_rf_i|c_flag~5_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal0~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.datac(!\cpu|dp|alu_rf_i|c_flag~5_combout ),
	.datad(!\cpu|dp|alu_rf_i|c_flag~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|c_flag~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|c_flag~2_combout ),
	.datag(!\cpu|dp|alu_rf_i|c_flag~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~6 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|c_flag~6 .lut_mask = 64'h00FF0F0F08FF0F0F;
defparam \cpu|dp|alu_rf_i|c_flag~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~11 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~11_combout  = ( \cpu|cont|Selector9~7_combout  & ( (\cpu|cont|state [6] & (\cpu|dp|alu_rf_i|alu_out[1]~10_combout  & ((\cpu|cont|Selector10~3_combout ) # (\cpu|cont|Selector10~2_combout )))) ) ) # ( 
// !\cpu|cont|Selector9~7_combout  & ( (\cpu|dp|alu_rf_i|alu_out[1]~10_combout  & ((\cpu|cont|Selector10~3_combout ) # (\cpu|cont|Selector10~2_combout ))) ) )

	.dataa(!\cpu|cont|Selector10~2_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector10~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~11 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~11 .lut_mask = 64'h005F005F00130013;
defparam \cpu|dp|alu_rf_i|alu_out[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|f_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|f_flag~0_combout  = ( \cpu|cont|Selector12~2_combout  & ( \cpu|cont|Selector9~7_combout  & ( (!\cpu|cont|Selector10~3_combout  & !\cpu|cont|Selector10~2_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector10~3_combout ),
	.datad(!\cpu|cont|Selector10~2_combout ),
	.datae(!\cpu|cont|Selector12~2_combout ),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|f_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|f_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|f_flag~0 .lut_mask = 64'h000000000000F000;
defparam \cpu|dp|alu_rf_i|f_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|f_flag~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|f_flag~1_combout  = ( \cpu|cont|Selector11~5_combout  & ( \cpu|dp|alu_rf_i|f_flag~0_combout  & ( (!\reset~input_o ) # ((\cpu|dp|alu_rf_i|Equal0~0_combout  & \cpu|dp|alu_rf_i|alu_out[1]~11_combout )) ) ) ) # ( 
// !\cpu|cont|Selector11~5_combout  & ( \cpu|dp|alu_rf_i|f_flag~0_combout  & ( (!\reset~input_o ) # (\cpu|dp|alu_rf_i|Equal0~0_combout ) ) ) ) # ( \cpu|cont|Selector11~5_combout  & ( !\cpu|dp|alu_rf_i|f_flag~0_combout  & ( (!\reset~input_o ) # 
// ((\cpu|dp|alu_rf_i|Equal0~0_combout  & \cpu|dp|alu_rf_i|alu_out[1]~11_combout )) ) ) ) # ( !\cpu|cont|Selector11~5_combout  & ( !\cpu|dp|alu_rf_i|f_flag~0_combout  & ( (!\reset~input_o ) # ((\cpu|dp|alu_rf_i|Equal0~0_combout  & 
// \cpu|dp|alu_rf_i|alu_out[1]~11_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~11_combout ),
	.datae(!\cpu|cont|Selector11~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|f_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|f_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|f_flag~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|f_flag~1 .lut_mask = 64'hF0F5F0F5F5F5F0F5;
defparam \cpu|dp|alu_rf_i|f_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y65_N32
dffeas \cpu|dp|alu_rf_i|c_flag (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|c_flag~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|f_flag~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|c_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|c_flag .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N33
cyclonev_lcell_comb \cpu|cont|Mux0~0 (
// Equation(s):
// \cpu|cont|Mux0~0_combout  = ( \cpu|dp|alu_rf_i|c_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (((!\cpu|dp|alu_rf_i|z_flag~q  & !\cpu|dp|instruction_reg_i|A_index_flopr|q [1]))) ) ) # ( !\cpu|dp|alu_rf_i|c_flag~q  & ( 
// !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (((!\cpu|dp|alu_rf_i|z_flag~q ) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [1]))) ) )

	.dataa(!\cpu|dp|alu_rf_i|z_flag~q ),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|c_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~0 .extended_lut = "off";
defparam \cpu|cont|Mux0~0 .lut_mask = 64'h50AF50AF5FA05FA0;
defparam \cpu|cont|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|l_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|l_flag~0_combout  = ( \cpu|dp|alu_rf_i|Add0~1_sumout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|l_flag~q ) # (\cpu|dp|alu_rf_i|Decoder0~1_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add0~1_sumout  & ( (\reset~input_o  & 
// (!\cpu|dp|alu_rf_i|Decoder0~1_combout  & \cpu|dp|alu_rf_i|l_flag~q )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Decoder0~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|l_flag~q ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|l_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|l_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|l_flag~0 .lut_mask = 64'h0050005005550555;
defparam \cpu|dp|alu_rf_i|l_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N8
dffeas \cpu|dp|alu_rf_i|l_flag (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|l_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|l_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|l_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|l_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|f_flag~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|f_flag~2_combout  = ( !\cpu|dp|alu_rf_i|Equal0~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & (\cpu|dp|alu_rf_i|Add3~1_sumout  & (!\cpu|dp|alu_rf_i|c_flag~4_combout ))) # 
// (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & (((\cpu|dp|alu_rf_i|c_flag~4_combout  & !\cpu|dp|alu_rf_i|Add0~1_sumout )))))) # (\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & 
// (((\cpu|dp|alu_rf_i|c_flag~4_combout  & \cpu|dp|alu_rf_i|Add0~1_sumout )))) # (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & (!\cpu|dp|alu_rf_i|Add3~1_sumout  & (!\cpu|dp|alu_rf_i|c_flag~4_combout ))))) ) ) # ( \cpu|dp|alu_rf_i|Equal0~1_combout  & ( 
// (!\cpu|dp|alu_rf_i|c_flag~4_combout  & ((((\cpu|dp|alu_rf_i|f_flag~q ))))) # (\cpu|dp|alu_rf_i|c_flag~4_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & (\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & ((!\cpu|dp|alu_rf_i|Add0~1_sumout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & (!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout  & ((\cpu|dp|alu_rf_i|Add0~1_sumout )))))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[15]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|f_flag~q ),
	.datad(!\cpu|dp|alu_rf_i|c_flag~4_combout ),
	.datae(!\cpu|dp|alu_rf_i|Equal0~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.datag(!\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|f_flag~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|f_flag~2 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|f_flag~2 .lut_mask = 64'h18220F2218440F44;
defparam \cpu|dp|alu_rf_i|f_flag~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y65_N26
dffeas \cpu|dp|alu_rf_i|f_flag (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|f_flag~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|f_flag~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|f_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|f_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|f_flag .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N30
cyclonev_lcell_comb \cpu|cont|Mux0~2 (
// Equation(s):
// \cpu|cont|Mux0~2_combout  = ( \cpu|dp|alu_rf_i|f_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (((\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ((\cpu|dp|alu_rf_i|l_flag~q ) # (\cpu|dp|alu_rf_i|z_flag~q ))))) ) ) # ( 
// !\cpu|dp|alu_rf_i|f_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ ((((!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]) # (\cpu|dp|alu_rf_i|l_flag~q )) # (\cpu|dp|alu_rf_i|z_flag~q ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|z_flag~q ),
	.datab(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datac(!\cpu|dp|alu_rf_i|l_flag~q ),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|f_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~2 .extended_lut = "off";
defparam \cpu|cont|Mux0~2 .lut_mask = 64'h20DF20DFEC13EC13;
defparam \cpu|cont|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N3
cyclonev_lcell_comb \cpu|cont|Mux0~1 (
// Equation(s):
// \cpu|cont|Mux0~1_combout  = ( \cpu|dp|alu_rf_i|n_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (((!\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & !\cpu|dp|alu_rf_i|l_flag~q ))) ) ) # ( !\cpu|dp|alu_rf_i|n_flag~q  & ( 
// !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (((!\cpu|dp|alu_rf_i|l_flag~q ) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [1]))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datad(!\cpu|dp|alu_rf_i|l_flag~q ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|n_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~1 .extended_lut = "off";
defparam \cpu|cont|Mux0~1 .lut_mask = 64'h55A555A55AAA5AAA;
defparam \cpu|cont|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N54
cyclonev_lcell_comb \cpu|cont|Mux0~4 (
// Equation(s):
// \cpu|cont|Mux0~4_combout  = ( \cpu|cont|Mux0~1_combout  & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ((\cpu|cont|Mux0~2_combout ))) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & 
// (\cpu|cont|Mux0~3_combout )) ) ) ) # ( !\cpu|cont|Mux0~1_combout  & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ((\cpu|cont|Mux0~2_combout ))) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & 
// (\cpu|cont|Mux0~3_combout )) ) ) ) # ( \cpu|cont|Mux0~1_combout  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (\cpu|cont|Mux0~0_combout ) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [2]) ) ) ) # ( !\cpu|cont|Mux0~1_combout  & ( 
// !\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & \cpu|cont|Mux0~0_combout ) ) ) )

	.dataa(!\cpu|cont|Mux0~3_combout ),
	.datab(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datac(!\cpu|cont|Mux0~0_combout ),
	.datad(!\cpu|cont|Mux0~2_combout ),
	.datae(!\cpu|cont|Mux0~1_combout ),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~4 .extended_lut = "off";
defparam \cpu|cont|Mux0~4 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \cpu|cont|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N51
cyclonev_lcell_comb \cpu|cont|pc_src[1]~0 (
// Equation(s):
// \cpu|cont|pc_src[1]~0_combout  = ( \cpu|cont|Mux0~4_combout  & ( \cpu|cont|Decoder1~1_combout  & ( (!\cpu|cont|Selector4~0_combout ) # (\cpu|cont|previous_state [1]) ) ) ) # ( !\cpu|cont|Mux0~4_combout  & ( \cpu|cont|Decoder1~1_combout  & ( 
// ((!\cpu|cont|Selector4~0_combout ) # (\cpu|cont|previous_state [2])) # (\cpu|cont|previous_state [1]) ) ) )

	.dataa(!\cpu|cont|previous_state [1]),
	.datab(!\cpu|cont|previous_state [2]),
	.datac(!\cpu|cont|Selector4~0_combout ),
	.datad(gnd),
	.datae(!\cpu|cont|Mux0~4_combout ),
	.dataf(!\cpu|cont|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pc_src[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pc_src[1]~0 .extended_lut = "off";
defparam \cpu|cont|pc_src[1]~0 .lut_mask = 64'h00000000F7F7F5F5;
defparam \cpu|cont|pc_src[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N9
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~25 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~25_sumout  = SUM(( \cpu|dp|pc_flopenr|q [3] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~22  ))
// \cpu|dp|pc_counter_i|Add0~26  = CARRY(( \cpu|dp|pc_flopenr|q [3] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~25_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~25 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N12
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~29 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~29_sumout  = SUM(( \cpu|dp|pc_flopenr|q [4] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~26  ))
// \cpu|dp|pc_counter_i|Add0~30  = CARRY(( \cpu|dp|pc_flopenr|q [4] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~29_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~29 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N15
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~33 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~33_sumout  = SUM(( \cpu|dp|pc_flopenr|q [5] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~30  ))
// \cpu|dp|pc_counter_i|Add0~34  = CARRY(( \cpu|dp|pc_flopenr|q [5] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~33_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~33 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N17
dffeas \cpu|dp|pc_counter_i|incremented_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[5] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N39
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~9 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~9_combout  = ( \cpu|dp|alu_rf_i|alu_out [5] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout ) # ((\cpu|dp|reg_B_flopr|q [5])))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [5])))) 
// ) ) # ( !\cpu|dp|alu_rf_i|alu_out [5] & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [5])))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [5])))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [5]),
	.datad(!\cpu|dp|reg_B_flopr|q [5]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~9 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~9 .lut_mask = 64'h052705278DAF8DAF;
defparam \cpu|dp|pc_flopenr|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N41
dffeas \cpu|dp|pc_flopenr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N20
dffeas \cpu|dp|pc_counter_i|incremented_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[6] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N24
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~10 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~10_combout  = ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [6] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|cont|pc_src[1]~0_combout  & ( 
// \cpu|dp|pc_counter_i|incremented_pc [6] ) ) ) # ( \cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|reg_B_flopr|q [6] ) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  & ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|alu_rf_i|alu_out 
// [6] ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out [6]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [6]),
	.datad(!\cpu|dp|reg_B_flopr|q [6]),
	.datae(!\cpu|cont|pc_src[0]~2_combout ),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~10 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~10 .lut_mask = 64'h333300FF0F0F0F0F;
defparam \cpu|dp|pc_flopenr|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N26
dffeas \cpu|dp|pc_flopenr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~77 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~77_combout  = ( \cpu|cont|Selector9~3_combout  & ( \cpu|cont|Selector9~2_combout  & ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [2] ) ) ) # ( !\cpu|cont|Selector9~3_combout  & ( \cpu|cont|Selector9~2_combout  & ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] ) ) ) # ( \cpu|cont|Selector9~3_combout  & ( !\cpu|cont|Selector9~2_combout  & ( !\cpu|cont|Selector10~0_combout  ) ) ) # ( !\cpu|cont|Selector9~3_combout  & ( !\cpu|cont|Selector9~2_combout  & ( 
// !\cpu|cont|Selector10~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datae(!\cpu|cont|Selector9~3_combout ),
	.dataf(!\cpu|cont|Selector9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~77 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~77 .lut_mask = 64'hCCCCCCCCF0F0FF00;
defparam \cpu|dp|alu_rf_i|alu_out[4]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~78 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~78_combout  = ( \cpu|cont|Selector9~7_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[1]~18_combout  & (((!\cpu|cont|Selector10~1_combout )))) # (\cpu|dp|alu_rf_i|alu_out[1]~18_combout  & (!\cpu|cont|state [6] & 
// ((\cpu|dp|alu_rf_i|alu_out[4]~77_combout )))) ) ) # ( !\cpu|cont|Selector9~7_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[1]~18_combout  & !\cpu|cont|Selector10~1_combout ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~18_combout ),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~77_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~78 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~78 .lut_mask = 64'hC0C0C0C0C0E2C0E2;
defparam \cpu|dp|alu_rf_i|alu_out~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~100 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~100_combout  = ( \cpu|dp|alu_rf_i|alu_out~8_combout  & ( \cpu|dp|alu_rf_i|alu_out~78_combout  & ( (\cpu|cont|Selector12~2_combout  & ((!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ) # (\cpu|dp|alu_rf_i|Add0~37_sumout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out~8_combout  & ( \cpu|dp|alu_rf_i|alu_out~78_combout  & ( (\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & (\cpu|cont|Selector12~2_combout  & \cpu|dp|alu_rf_i|Add0~37_sumout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add0~37_sumout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out~8_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~100 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~100 .lut_mask = 64'h0000000001012323;
defparam \cpu|dp|alu_rf_i|alu_out~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~81 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~81_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( (!\cpu|cont|Selector9~8_combout  & \cpu|dp|alu_rf_i|alu_out[1]~18_combout ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( \cpu|dp|alu_rf_i|alu_out[1]~18_combout 
//  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector9~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~18_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~81 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~81 .lut_mask = 64'h00FF00FF00F000F0;
defparam \cpu|dp|alu_rf_i|alu_out[4]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~80 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~80_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( (!\cpu|cont|Selector10~1_combout  & !\cpu|cont|Selector9~7_combout ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~18_combout  & ( \cpu|cont|Selector10~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|cont|Selector9~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~80 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~80 .lut_mask = 64'h0F0F0F0FF000F000;
defparam \cpu|dp|alu_rf_i|alu_out[4]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~101 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~101_combout  = ( \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( \cpu|dp|alu_rf_i|alu_out[4]~80_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[6]~7_combout  & \cpu|dp|alu_rf_i|alu_out[4]~81_combout ) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( !\cpu|dp|alu_rf_i|alu_out[4]~80_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~81_combout  & ((\cpu|dp|alu_rf_i|alu_out~59_combout ))) # (\cpu|dp|alu_rf_i|alu_out[4]~81_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[6]~7_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[6]~11_combout  & ( !\cpu|dp|alu_rf_i|alu_out[4]~80_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[6]~7_combout  & ((\cpu|dp|alu_rf_i|alu_out~59_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[4]~81_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[6]~7_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[4]~81_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[6]~11_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~101 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~101 .lut_mask = 64'h033303F300000303;
defparam \cpu|dp|alu_rf_i|alu_out~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~85 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~85_combout  = ( \cpu|cont|Selector12~2_combout  & ( \cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|Selector7~0_combout  & (!\cpu|cont|Selector11~5_combout  & ((!\cpu|cont|Selector8~2_combout ) # (\cpu|cont|Selector9~8_combout 
// )))) # (\cpu|cont|Selector7~0_combout  & (!\cpu|cont|Selector8~2_combout )) ) ) ) # ( !\cpu|cont|Selector12~2_combout  & ( \cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|Selector8~2_combout  & (((\cpu|cont|Selector7~0_combout )))) # 
// (\cpu|cont|Selector8~2_combout  & (\cpu|cont|Selector9~8_combout  & (!\cpu|cont|Selector11~5_combout  & !\cpu|cont|Selector7~0_combout ))) ) ) ) # ( \cpu|cont|Selector12~2_combout  & ( !\cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|Selector8~2_combout  
// & \cpu|cont|Selector7~0_combout ) ) ) ) # ( !\cpu|cont|Selector12~2_combout  & ( !\cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|Selector8~2_combout  & \cpu|cont|Selector7~0_combout ) ) ) )

	.dataa(!\cpu|cont|Selector8~2_combout ),
	.datab(!\cpu|cont|Selector9~8_combout ),
	.datac(!\cpu|cont|Selector11~5_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(!\cpu|cont|Selector12~2_combout ),
	.dataf(!\cpu|cont|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~85 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~85 .lut_mask = 64'h00AA00AA10AAB0AA;
defparam \cpu|dp|alu_rf_i|alu_out[4]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~83 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~83_combout  = ( \cpu|cont|Selector12~1_combout  & ( (\cpu|cont|Selector12~0_combout  & (!\cpu|cont|state [6] & (\cpu|cont|Selector9~4_combout  & !\cpu|cont|Selector7~0_combout ))) ) ) # ( !\cpu|cont|Selector12~1_combout  & ( 
// (!\cpu|cont|state [6] & (!\cpu|cont|Selector7~0_combout  & ((!\cpu|cont|Selector9~4_combout ) # (\cpu|cont|Selector12~0_combout )))) ) )

	.dataa(!\cpu|cont|Selector12~0_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector9~4_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~83 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~83 .lut_mask = 64'hC400C40004000400;
defparam \cpu|dp|alu_rf_i|alu_out[4]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~9_combout  = ( !\cpu|cont|Selector6~1_combout  & ( \cpu|cont|Selector6~3_combout  & ( (!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [15]) # (\cpu|dp|reg_B_flopr|q [14]))) ) ) ) # ( \cpu|cont|Selector6~1_combout  & ( 
// !\cpu|cont|Selector6~3_combout  & ( (!\cpu|cont|Selector9~0_combout  & (!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [15]) # (\cpu|dp|reg_B_flopr|q [14])))) ) ) ) # ( !\cpu|cont|Selector6~1_combout  & ( !\cpu|cont|Selector6~3_combout  & ( 
// (!\cpu|cont|Selector6~0_combout  & ((\cpu|dp|reg_B_flopr|q [15]) # (\cpu|dp|reg_B_flopr|q [14]))) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [14]),
	.datab(!\cpu|dp|reg_B_flopr|q [15]),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|cont|Selector6~0_combout ),
	.datae(!\cpu|cont|Selector6~1_combout ),
	.dataf(!\cpu|cont|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~9 .lut_mask = 64'h7700700077000000;
defparam \cpu|dp|alu_rf_i|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~10_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[12]~11_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[6]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout  & (!\cpu|dp|alu_B_mux|mux2_output[11]~10_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[13]~14_combout  & !\cpu|dp|alu_rf_i|always0~9_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[11]~10_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[13]~14_combout ),
	.datad(!\cpu|dp|alu_rf_i|always0~9_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[12]~11_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~10 .lut_mask = 64'h8000000000000000;
defparam \cpu|dp|alu_rf_i|always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~84 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~84_combout  = ( \cpu|dp|alu_rf_i|always0~0_combout  & ( \cpu|dp|alu_rf_i|always0~10_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & (((\cpu|cont|Selector9~8_combout ) # (\cpu|dp|alu_B_mux|mux2_output[4]~0_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|always0~0_combout  & ( \cpu|dp|alu_rf_i|always0~10_combout  & ( \cpu|dp|alu_rf_i|alu_out[4]~83_combout  ) ) ) # ( \cpu|dp|alu_rf_i|always0~0_combout  & ( 
// !\cpu|dp|alu_rf_i|always0~10_combout  & ( \cpu|dp|alu_rf_i|alu_out[4]~83_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|always0~0_combout  & ( !\cpu|dp|alu_rf_i|always0~10_combout  & ( \cpu|dp|alu_rf_i|alu_out[4]~83_combout  ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datac(!\cpu|cont|Selector9~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.datae(!\cpu|dp|alu_rf_i|always0~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~84 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~84 .lut_mask = 64'h00FF00FF00FF007F;
defparam \cpu|dp|alu_rf_i|alu_out[4]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~86 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~86_combout  = ( !\cpu|dp|alu_rf_i|alu_out[4]~84_combout  & ( (\cpu|cont|Selector7~0_combout  & \cpu|dp|alu_rf_i|alu_out[4]~85_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~85_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~86 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~86 .lut_mask = 64'h000F000F00000000;
defparam \cpu|dp|alu_rf_i|alu_out~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~102 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~102_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( (!\cpu|cont|Selector7~0_combout  & (!\cpu|dp|alu_rf_i|alu_out[4]~84_combout  & \cpu|dp|alu_rf_i|alu_out[4]~85_combout )) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (!\cpu|cont|Selector7~0_combout  & (!\cpu|dp|alu_rf_i|alu_out[4]~84_combout  & 
// \cpu|dp|alu_rf_i|alu_out[4]~85_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (!\cpu|cont|Selector7~0_combout  & 
// (!\cpu|dp|alu_rf_i|alu_out[4]~84_combout  & \cpu|dp|alu_rf_i|alu_out[4]~85_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datab(!\cpu|cont|Selector7~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[4]~84_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~85_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~102 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~102 .lut_mask = 64'h00000040008000C0;
defparam \cpu|dp|alu_rf_i|alu_out~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~90 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~90_combout  = ( !\cpu|cont|Selector9~8_combout  & ( (\cpu|cont|Selector7~0_combout  & (\cpu|cont|Selector10~1_combout  & (!\cpu|cont|Selector8~2_combout  & \cpu|dp|alu_rf_i|alu_out[1]~10_combout ))) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~90 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~90 .lut_mask = 64'h0010001000000000;
defparam \cpu|dp|alu_rf_i|alu_out[1]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1]~89 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[1]~89_combout  = ( !\cpu|cont|Selector11~5_combout  & ( \cpu|cont|Selector9~8_combout  & ( (!\cpu|cont|Selector12~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & (\cpu|cont|Selector8~2_combout  & 
// \cpu|dp|alu_rf_i|alu_out[11]~16_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.datae(!\cpu|cont|Selector11~5_combout ),
	.dataf(!\cpu|cont|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[1]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1]~89 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1]~89 .lut_mask = 64'h0000000000080000;
defparam \cpu|dp|alu_rf_i|alu_out[1]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~91 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~91_combout  = ( !\cpu|cont|Selector12~2_combout  & ( (!\cpu|cont|Selector11~5_combout  & (\cpu|dp|alu_rf_i|alu_out[11]~16_combout  & (\cpu|cont|Selector9~8_combout  & \cpu|cont|Selector8~2_combout ))) ) )

	.dataa(!\cpu|cont|Selector11~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[11]~16_combout ),
	.datac(!\cpu|cont|Selector9~8_combout ),
	.datad(!\cpu|cont|Selector8~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~91 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~91 .lut_mask = 64'h0002000200000000;
defparam \cpu|dp|alu_rf_i|alu_out[4]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~99 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~99_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~91_combout  & ( \cpu|dp|alu_rf_i|Add5~37_sumout  & ( (\reset~input_o  & (((!\cpu|dp|alu_rf_i|alu_out[1]~90_combout  & !\cpu|dp|alu_rf_i|alu_out[1]~89_combout )) # 
// (\cpu|dp|alu_rf_i|Add3~49_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[4]~91_combout  & ( \cpu|dp|alu_rf_i|Add5~37_sumout  & ( (\cpu|dp|alu_rf_i|Add3~49_sumout  & (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[1]~89_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[1]~90_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[4]~91_combout  & ( !\cpu|dp|alu_rf_i|Add5~37_sumout  & ( (\cpu|dp|alu_rf_i|Add3~49_sumout  & (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[1]~89_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[1]~90_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[4]~91_combout  & ( !\cpu|dp|alu_rf_i|Add5~37_sumout  & ( (\cpu|dp|alu_rf_i|Add3~49_sumout  & (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[1]~89_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[1]~90_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~90_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~49_sumout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~89_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[4]~91_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add5~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~99 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~99 .lut_mask = 64'h0103010301030B03;
defparam \cpu|dp|alu_rf_i|alu_out~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~103 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~103_combout  = ( \cpu|dp|alu_rf_i|alu_out~102_combout  & ( \cpu|dp|alu_rf_i|alu_out~99_combout  ) ) # ( !\cpu|dp|alu_rf_i|alu_out~102_combout  & ( \cpu|dp|alu_rf_i|alu_out~99_combout  ) ) # ( \cpu|dp|alu_rf_i|alu_out~102_combout  
// & ( !\cpu|dp|alu_rf_i|alu_out~99_combout  & ( \cpu|dp|alu_rf_i|alu_out~87_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~102_combout  & ( !\cpu|dp|alu_rf_i|alu_out~99_combout  & ( (\cpu|dp|alu_rf_i|alu_out~87_combout  & (\cpu|dp|alu_rf_i|alu_out~86_combout  
// & ((\cpu|dp|alu_rf_i|alu_out~101_combout ) # (\cpu|dp|alu_rf_i|alu_out~100_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~87_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~100_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~101_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~86_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~102_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~103 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~103 .lut_mask = 64'h00155555FFFFFFFF;
defparam \cpu|dp|alu_rf_i|alu_out~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y68_N8
dffeas \cpu|dp|alu_rf_i|alu_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[6] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N15
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux9~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux9~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [6] & ( ((!\cpu|cont|state [6]) # ((\cpu|cont|state [7]) # (\cpu|cont|state [2]))) # (\cpu|cont|state [0]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [6] ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux9~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux9~1 .lut_mask = 64'h00000000FFFFDFFF;
defparam \cpu|dp|reg_write_src_mux|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N57
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux9~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux9~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [6] & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [2] & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux9~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux9~0 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|reg_write_src_mux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200004440000880222520900D874288D";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N39
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & \new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0027AA275527FF27;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N24
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux9~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux9~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux9~0_combout ) # 
// (\cpu|cont|Decoder1~4_combout )) # (\cpu|dp|reg_write_src_mux|Mux9~1_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux9~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux9~1_combout )))) # (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux9~0_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux9~1_combout )))) # (\cpu|cont|Decoder1~4_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux9~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux9~1_combout ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux9~1_combout ),
	.datac(!\cpu|cont|Decoder1~4_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux9~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux9~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux9~2 .lut_mask = 64'h30F03AFA35F53FFF;
defparam \cpu|dp|reg_write_src_mux|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y63_N26
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N24
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N25
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N48
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~11 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~11_combout  = ( !\cpu|dp|reg_file|WideOr0~combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  & ( (\reset~input_o  & (((!\cpu|dp|reg_file|RAM~3_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [22])) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [21]))) ) ) ) # ( !\cpu|dp|reg_file|WideOr0~combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [21] & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass 
// [22]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [21]),
	.datab(!\cpu|dp|reg_file|RAM~3_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [22]),
	.datae(!\cpu|dp|reg_file|WideOr0~combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~11 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~11 .lut_mask = 64'h05010000050D0000;
defparam \cpu|dp|reg_A_flopr|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N50
dffeas \cpu|dp|reg_A_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N24
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[6]~11 (
// Equation(s):
// \cpu|dp|data_to_mem_store[6]~11_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [6] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & \cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[6]~11 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[6]~11 .lut_mask = 64'h0000000000000020;
defparam \cpu|dp|data_to_mem_store[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N18
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] 
// & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & 
// ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N30
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N18
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0 (
// Equation(s):
// \cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout  = ( \cpu|cont|state [2] & ( \cpu|cont|Decoder1~2_combout  & ( (!\reset~input_o ) # ((!\cpu|cont|state [6] & !\cpu|cont|state [1])) ) ) ) # ( !\cpu|cont|state [2] & ( \cpu|cont|Decoder1~2_combout  & ( 
// !\reset~input_o  ) ) ) # ( \cpu|cont|state [2] & ( !\cpu|cont|Decoder1~2_combout  & ( !\reset~input_o  ) ) ) # ( !\cpu|cont|state [2] & ( !\cpu|cont|Decoder1~2_combout  & ( !\reset~input_o  ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0 .lut_mask = 64'hF0F0F0F0F0F0FAF0;
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y63_N32
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N30
cyclonev_lcell_comb \cpu|cont|Selector13~1 (
// Equation(s):
// \cpu|cont|Selector13~1_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datad(gnd),
	.datae(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~1 .extended_lut = "off";
defparam \cpu|cont|Selector13~1 .lut_mask = 64'h0000050500000000;
defparam \cpu|cont|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N36
cyclonev_lcell_comb \cpu|cont|Selector13~2 (
// Equation(s):
// \cpu|cont|Selector13~2_combout  = ( \cpu|cont|state [3] & ( \cpu|cont|Selector13~1_combout  & ( (\cpu|cont|state [0] & (!\cpu|cont|state [7] & \cpu|cont|state [1])) ) ) ) # ( !\cpu|cont|state [3] & ( \cpu|cont|Selector13~1_combout  & ( (\cpu|cont|state 
// [7] & (!\cpu|cont|state [0] $ (\cpu|cont|state [1]))) ) ) ) # ( \cpu|cont|state [3] & ( !\cpu|cont|Selector13~1_combout  & ( (\cpu|cont|state [1] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector13~0_combout  & \cpu|cont|state [7])) # (\cpu|cont|state [0] & 
// ((!\cpu|cont|state [7]))))) ) ) ) # ( !\cpu|cont|state [3] & ( !\cpu|cont|Selector13~1_combout  & ( (\cpu|cont|state [7] & (!\cpu|cont|state [0] $ (\cpu|cont|state [1]))) ) ) )

	.dataa(!\cpu|cont|Selector13~0_combout ),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|state [3]),
	.dataf(!\cpu|cont|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~2 .extended_lut = "off";
defparam \cpu|cont|Selector13~2 .lut_mask = 64'h0C0300380C030030;
defparam \cpu|cont|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N42
cyclonev_lcell_comb \cpu|cont|Selector13~3 (
// Equation(s):
// \cpu|cont|Selector13~3_combout  = ( \cpu|cont|Selector13~2_combout  & ( \cpu|cont|state [2] & ( !\cpu|cont|state [6] ) ) ) # ( \cpu|cont|Selector13~2_combout  & ( !\cpu|cont|state [2] & ( (\cpu|cont|state [6] & (!\cpu|cont|state [0] & (!\cpu|cont|state 
// [7] & \cpu|cont|Decoder1~3_combout ))) ) ) ) # ( !\cpu|cont|Selector13~2_combout  & ( !\cpu|cont|state [2] & ( (\cpu|cont|state [6] & (!\cpu|cont|state [0] & (!\cpu|cont|state [7] & \cpu|cont|Decoder1~3_combout ))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|Decoder1~3_combout ),
	.datae(!\cpu|cont|Selector13~2_combout ),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~3 .extended_lut = "off";
defparam \cpu|cont|Selector13~3 .lut_mask = 64'h004000400000AAAA;
defparam \cpu|cont|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~6 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~6_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [16] & !\cpu|dp|reg_file|RAM~1_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [15]))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [15] & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [16]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [16]),
	.datab(!\cpu|dp|reg_file|WideOr1~combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [15]),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~6 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~6 .lut_mask = 64'h0000080C00004C0C;
defparam \cpu|dp|reg_B_flopr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y64_N14
dffeas \cpu|dp|reg_B_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~72 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~72_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~50_combout  & ( \cpu|dp|alu_rf_i|Add5~25_sumout  & ( ((!\cpu|cont|Selector7~0_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~51_combout  & \cpu|dp|alu_rf_i|always0~3_combout ))) # 
// (\cpu|cont|Selector8~2_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[4]~50_combout  & ( \cpu|dp|alu_rf_i|Add5~25_sumout  & ( (!\cpu|cont|Selector7~0_combout  & (!\cpu|cont|Selector8~2_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~51_combout  & 
// \cpu|dp|alu_rf_i|always0~3_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|cont|Selector8~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~51_combout ),
	.datad(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[4]~50_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~72 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~72 .lut_mask = 64'h000000000008333B;
defparam \cpu|dp|alu_rf_i|alu_out~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~75 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~75_combout  = ( \cpu|dp|alu_rf_i|Add3~37_sumout  & ( (\reset~input_o  & (((\cpu|dp|alu_rf_i|alu_out[1]~64_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~2_combout )) # (\cpu|dp|alu_rf_i|alu_out[1]~63_combout ))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add3~37_sumout  & ( (\reset~input_o  & (!\cpu|dp|alu_rf_i|alu_out[1]~63_combout  & (\cpu|dp|alu_rf_i|alu_out[1]~64_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~2_combout ))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~63_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~64_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~75 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~75 .lut_mask = 64'h0004000411151115;
defparam \cpu|dp|alu_rf_i|alu_out~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~73 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~73_combout  = ( \cpu|dp|alu_rf_i|Add0~25_sumout  & ( (!\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_A_mux|mux2_output[3]~8_combout  & ((\cpu|dp|alu_rf_i|alu_out[1]~22_combout )))) # (\cpu|cont|Selector12~2_combout  & 
// ((!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout )) # (\cpu|dp|alu_rf_i|alu_out[1]~22_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add0~25_sumout  & ( (!\cpu|cont|Selector12~2_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[3]~8_combout  & ((\cpu|dp|alu_rf_i|alu_out[1]~22_combout )))) # (\cpu|cont|Selector12~2_combout  & (!\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & (!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout  $ 
// (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout )))) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~73 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~73 .lut_mask = 64'h1422142214771477;
defparam \cpu|dp|alu_rf_i|alu_out~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~74 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~74_combout  = ( \cpu|dp|alu_A_mux|mux2_output[3]~8_combout  & ( \cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[1]~55_combout  & (((\cpu|dp|alu_rf_i|alu_out~59_combout  & 
// \cpu|dp|alu_rf_i|alu_out[1]~56_combout )) # (\cpu|dp|alu_rf_i|alu_out[1]~57_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[3]~8_combout  & ( \cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ( (\cpu|dp|alu_rf_i|alu_out[1]~56_combout  & 
// (!\cpu|dp|alu_rf_i|alu_out[1]~55_combout  & ((\cpu|dp|alu_rf_i|alu_out[1]~57_combout ) # (\cpu|dp|alu_rf_i|alu_out~59_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~57_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~56_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~55_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[3]~8_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~74 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~74 .lut_mask = 64'h0000000007003700;
defparam \cpu|dp|alu_rf_i|alu_out~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~76 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~76_combout  = ( \cpu|dp|alu_rf_i|alu_out~73_combout  & ( \cpu|dp|alu_rf_i|alu_out~74_combout  & ( (\cpu|dp|alu_rf_i|alu_out~62_combout ) # (\cpu|dp|alu_rf_i|alu_out~75_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~73_combout  & ( 
// \cpu|dp|alu_rf_i|alu_out~74_combout  & ( (\cpu|dp|alu_rf_i|alu_out~62_combout ) # (\cpu|dp|alu_rf_i|alu_out~75_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~73_combout  & ( !\cpu|dp|alu_rf_i|alu_out~74_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~62_combout  & 
// ((\cpu|dp|alu_rf_i|alu_out~72_combout ) # (\cpu|dp|alu_rf_i|alu_out~58_combout )))) # (\cpu|dp|alu_rf_i|alu_out~75_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~73_combout  & ( !\cpu|dp|alu_rf_i|alu_out~74_combout  & ( 
// ((\cpu|dp|alu_rf_i|alu_out~72_combout  & \cpu|dp|alu_rf_i|alu_out~62_combout )) # (\cpu|dp|alu_rf_i|alu_out~75_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~58_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~72_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~75_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~62_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~73_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~76 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~76 .lut_mask = 64'h0F3F0F7F0FFF0FFF;
defparam \cpu|dp|alu_rf_i|alu_out~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N50
dffeas \cpu|dp|alu_rf_i|alu_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[3] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y65_N0
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~7 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~7_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [3] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [3] & ( (!\cpu|cont|pc_src[0]~2_combout  & 
// ((\cpu|dp|alu_rf_i|alu_out [3]))) # (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [3])) ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( !\cpu|dp|pc_counter_i|incremented_pc [3] & ( (!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out 
// [3]))) # (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [3])) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|reg_B_flopr|q [3]),
	.datac(!\cpu|dp|alu_rf_i|alu_out [3]),
	.datad(!\cpu|cont|pc_src[0]~2_combout ),
	.datae(!\cpu|cont|pc_src[1]~0_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~7 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~7 .lut_mask = 64'h0F3300000F33FFFF;
defparam \cpu|dp|pc_flopenr|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y65_N2
dffeas \cpu|dp|pc_flopenr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N11
dffeas \cpu|dp|pc_counter_i|incremented_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[3] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux12~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux12~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( !\cpu|cont|state [2] & ( (\cpu|cont|state [6] & (!\cpu|cont|state [0] & (\cpu|dp|pc_counter_i|incremented_pc [3] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [3]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux12~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux12~0 .lut_mask = 64'h0000040000000000;
defparam \cpu|dp|reg_write_src_mux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N30
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux12~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux12~1_combout  = ( \cpu|dp|alu_rf_i|alu_out [3] & ( \cpu|cont|state [2] ) ) # ( \cpu|dp|alu_rf_i|alu_out [3] & ( !\cpu|cont|state [2] & ( (!\cpu|cont|Decoder1~3_combout ) # (((!\cpu|cont|state [6]) # (\cpu|cont|state [7])) # 
// (\cpu|cont|state [0])) ) ) )

	.dataa(!\cpu|cont|Decoder1~3_combout ),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|alu_rf_i|alu_out [3]),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux12~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux12~1 .lut_mask = 64'h0000FBFF0000FFFF;
defparam \cpu|dp|reg_write_src_mux|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N33
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux12~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux12~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux12~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux12~0_combout )) # (\cpu|cont|Decoder1~4_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux12~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux12~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux12~1_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux12~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux12~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux12~0_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux12~0_combout ),
	.datac(!\cpu|dp|reg_write_src_mux|Mux12~1_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux12~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux12~2 .lut_mask = 64'h2A2A7F2A2A7F7F7F;
defparam \cpu|dp|reg_write_src_mux|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N13
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~8 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~8_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [15] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o ) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [15] & ( 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [16] & (\reset~input_o  & !\cpu|dp|reg_file|RAM~3_combout ))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [15] & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [16]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr0~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [16]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [15]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~8 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~8 .lut_mask = 64'h0000080A02000A0A;
defparam \cpu|dp|reg_A_flopr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N14
dffeas \cpu|dp|reg_A_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N45
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[3]~8 (
// Equation(s):
// \cpu|dp|data_to_mem_store[3]~8_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [3] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[3]~8 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[3]~8 .lut_mask = 64'h0000000000000400;
defparam \cpu|dp|data_to_mem_store[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A48200148100202215400000D8610200";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N54
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N51
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~3 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( (\reset~input_o  & 
// ((\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|instruction_reg_i|B_index_flopr|q [3]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( 
// (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])) # (\cpu|cont|Decoder1~5_combout  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ))))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])) # 
// (\cpu|cont|Decoder1~5_combout  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ))))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( (\reset~input_o  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [3] & !\cpu|cont|Decoder1~5_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~3 .lut_mask = 64'h1100115011051155;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N53
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y64_N7
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y64_N50
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y64_N17
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y64_N47
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|Selector13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y64_N29
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y64_N8
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y64_N41
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N6
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~0 (
// Equation(s):
// \cpu|dp|reg_file|RAM~0_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [1] & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [2] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [0] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [4] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [3])))) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1_bypass [1] & ( (!\cpu|dp|reg_file|RAM_rtl_1_bypass [2] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [0] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [4] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [3])))) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [2]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [0]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [4]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1_bypass [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~0 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~0 .lut_mask = 64'h2002200210011001;
defparam \cpu|dp|reg_file|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N23
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~1 (
// Equation(s):
// \cpu|dp|reg_file|RAM~1_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [7] & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [8] & (\cpu|dp|reg_file|RAM~0_combout  & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [6] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [5])))) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1_bypass [7] & ( (!\cpu|dp|reg_file|RAM_rtl_1_bypass [8] & (\cpu|dp|reg_file|RAM~0_combout  & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [6] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [5])))) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [8]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [6]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [5]),
	.datad(!\cpu|dp|reg_file|RAM~0_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~1 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~1 .lut_mask = 64'h0082004100820041;
defparam \cpu|dp|reg_file|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N48
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~7 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~7_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [17])) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [17]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [18])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [17])) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( (\reset~input_o  & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [18] & (!\cpu|dp|reg_file|WideOr1~combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [17]))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [18]),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [17]),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~7 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~7 .lut_mask = 64'h0040005010500050;
defparam \cpu|dp|reg_B_flopr|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N50
dffeas \cpu|dp|reg_B_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~79 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~79_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( \cpu|dp|alu_rf_i|alu_out~78_combout  & ( (!\cpu|cont|Selector12~2_combout  & ((\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ))) # (\cpu|cont|Selector12~2_combout  & 
// (\cpu|dp|alu_rf_i|Add0~29_sumout )) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( \cpu|dp|alu_rf_i|alu_out~78_combout  & ( (\cpu|cont|Selector12~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  $ 
// (!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add0~29_sumout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~79 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~79 .lut_mask = 64'h00000000114405AF;
defparam \cpu|dp|alu_rf_i|alu_out~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~88 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~88_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|cont|Selector7~0_combout  & (\cpu|dp|alu_rf_i|alu_out[4]~85_combout  & !\cpu|dp|alu_rf_i|alu_out[4]~84_combout )) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (!\cpu|cont|Selector7~0_combout  & (\cpu|dp|alu_rf_i|alu_out[4]~85_combout  & 
// !\cpu|dp|alu_rf_i|alu_out[4]~84_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (!\cpu|cont|Selector7~0_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[4]~85_combout  & !\cpu|dp|alu_rf_i|alu_out[4]~84_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datab(!\cpu|cont|Selector7~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[4]~85_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~84_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~88 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~88 .lut_mask = 64'h0000040008000C00;
defparam \cpu|dp|alu_rf_i|alu_out~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~82 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~82_combout  = ( \cpu|dp|alu_A_mux|mux2_output[4]~9_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & (((\cpu|dp|alu_rf_i|alu_out~59_combout  & !\cpu|dp|alu_rf_i|alu_out[4]~80_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out[4]~81_combout ))) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[4]~9_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[4]~0_combout  & (!\cpu|dp|alu_rf_i|alu_out[4]~80_combout  & ((\cpu|dp|alu_rf_i|alu_out[4]~81_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out~59_combout )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[4]~81_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[4]~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~80_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~82 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~82 .lut_mask = 64'h0700070007030703;
defparam \cpu|dp|alu_rf_i|alu_out~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~92 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~92_combout  = ( \cpu|dp|alu_rf_i|Add3~41_sumout  & ( \cpu|dp|alu_rf_i|Add5~29_sumout  & ( (\reset~input_o  & (((\cpu|dp|alu_rf_i|alu_out[1]~90_combout ) # (\cpu|dp|alu_rf_i|alu_out[1]~89_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out[4]~91_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~41_sumout  & ( \cpu|dp|alu_rf_i|Add5~29_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~91_combout  & (!\cpu|dp|alu_rf_i|alu_out[1]~89_combout  & 
// (!\cpu|dp|alu_rf_i|alu_out[1]~90_combout  & \reset~input_o ))) ) ) ) # ( \cpu|dp|alu_rf_i|Add3~41_sumout  & ( !\cpu|dp|alu_rf_i|Add5~29_sumout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[1]~90_combout ) # (\cpu|dp|alu_rf_i|alu_out[1]~89_combout ))) 
// ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[4]~91_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~89_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[1]~90_combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|alu_rf_i|Add3~41_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add5~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~92 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~92 .lut_mask = 64'h0000003F0040007F;
defparam \cpu|dp|alu_rf_i|alu_out~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~93 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~93_combout  = ( \cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|alu_out~92_combout  ) ) # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|alu_out~92_combout  ) ) # ( \cpu|dp|alu_rf_i|alu_out~82_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~92_combout  & ( (\cpu|dp|alu_rf_i|alu_out~87_combout  & ((\cpu|dp|alu_rf_i|alu_out~88_combout ) # (\cpu|dp|alu_rf_i|alu_out~86_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( !\cpu|dp|alu_rf_i|alu_out~92_combout  
// & ( (\cpu|dp|alu_rf_i|alu_out~87_combout  & (((\cpu|dp|alu_rf_i|alu_out~86_combout  & \cpu|dp|alu_rf_i|alu_out~79_combout )) # (\cpu|dp|alu_rf_i|alu_out~88_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~86_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~87_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~79_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~88_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~82_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~93 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~93 .lut_mask = 64'h01331133FFFFFFFF;
defparam \cpu|dp|alu_rf_i|alu_out~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N50
dffeas \cpu|dp|alu_rf_i|alu_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y65_N6
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~8 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~8_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|alu_rf_i|alu_out [4] & ( \cpu|dp|pc_counter_i|incremented_pc [4] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|alu_rf_i|alu_out [4] & ( (!\cpu|cont|pc_src[0]~2_combout 
// ) # (\cpu|dp|reg_B_flopr|q [4]) ) ) ) # ( \cpu|cont|pc_src[1]~0_combout  & ( !\cpu|dp|alu_rf_i|alu_out [4] & ( \cpu|dp|pc_counter_i|incremented_pc [4] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( !\cpu|dp|alu_rf_i|alu_out [4] & ( (\cpu|dp|reg_B_flopr|q 
// [4] & \cpu|cont|pc_src[0]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|reg_B_flopr|q [4]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [4]),
	.datad(!\cpu|cont|pc_src[0]~2_combout ),
	.datae(!\cpu|cont|pc_src[1]~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~8 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~8 .lut_mask = 64'h00330F0FFF330F0F;
defparam \cpu|dp|pc_flopenr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y65_N8
dffeas \cpu|dp|pc_flopenr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N14
dffeas \cpu|dp|pc_counter_i|incremented_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[4] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N3
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux11~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux11~0_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [4] & ( \cpu|cont|Decoder1~3_combout  & ( (\cpu|cont|state [6] & (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & !\cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [4]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux11~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux11~0 .lut_mask = 64'h0000000000004000;
defparam \cpu|dp|reg_write_src_mux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N9
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux11~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux11~1_combout  = ( \cpu|dp|alu_rf_i|alu_out [4] & ( \cpu|cont|Decoder1~3_combout  & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [7])) # (\cpu|cont|state [0])) # (\cpu|cont|state [2]) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out [4] & ( 
// !\cpu|cont|Decoder1~3_combout  ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|alu_rf_i|alu_out [4]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux11~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux11~1 .lut_mask = 64'h0000FFFF0000FF7F;
defparam \cpu|dp|reg_write_src_mux|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N42
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & \new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 
//  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N39
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux11~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux11~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux11~1_combout ) # 
// (\cpu|cont|Decoder1~4_combout )) # (\cpu|dp|reg_write_src_mux|Mux11~0_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux11~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux11~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux11~1_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux11~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux11~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux11~0_combout ))) ) ) )

	.dataa(!\cpu|dp|reg_write_src_mux|Mux11~0_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\cpu|cont|Decoder1~4_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux11~1_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux11~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux11~2 .lut_mask = 64'h50F05CFC53F35FFF;
defparam \cpu|dp|reg_write_src_mux|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N41
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N5
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~7 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~7_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [17] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [18]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [17])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [17] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [17] & (!\cpu|dp|reg_file|WideOr0~combout  & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [18] & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [17]),
	.datab(!\cpu|dp|reg_file|WideOr0~combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [18]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~7 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~7 .lut_mask = 64'h00400044004C0044;
defparam \cpu|dp|reg_A_flopr|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N14
dffeas \cpu|dp|reg_A_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N6
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[4]~7 (
// Equation(s):
// \cpu|dp|data_to_mem_store[4]~7_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [4] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (!\cpu|cont|state [7] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[4]~7 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[4]~7 .lut_mask = 64'h0000000000000040;
defparam \cpu|dp|data_to_mem_store[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AD49FD75A83F8E8B11632196DA608247";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N15
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & 
// ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y63_N48
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y63_N50
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N39
cyclonev_lcell_comb \cpu|cont|Selector12~1 (
// Equation(s):
// \cpu|cont|Selector12~1_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ((!\cpu|cont|state [1]) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [1]))) ) ) # ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [0] ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~1 .extended_lut = "off";
defparam \cpu|cont|Selector12~1 .lut_mask = 64'hFF00FF00CF00CF00;
defparam \cpu|cont|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N54
cyclonev_lcell_comb \cpu|cont|Selector12~2 (
// Equation(s):
// \cpu|cont|Selector12~2_combout  = ( \cpu|cont|Selector9~4_combout  & ( (\cpu|cont|Selector12~0_combout  & !\cpu|cont|state [6]) ) ) # ( !\cpu|cont|Selector9~4_combout  & ( (!\cpu|cont|Selector12~1_combout  & !\cpu|cont|state [6]) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector12~1_combout ),
	.datac(!\cpu|cont|Selector12~0_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~2 .extended_lut = "off";
defparam \cpu|cont|Selector12~2 .lut_mask = 64'hCC00CC000F000F00;
defparam \cpu|cont|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~4_combout  = ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (\cpu|cont|Selector10~1_combout  & (!\cpu|cont|Selector11~5_combout  & ((!\cpu|cont|Selector9~8_combout ) # (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout )))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( (\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & (\cpu|cont|Selector9~8_combout  & !\cpu|cont|Selector11~5_combout ))) ) )

	.dataa(!\cpu|cont|Selector10~1_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datac(!\cpu|cont|Selector9~8_combout ),
	.datad(!\cpu|cont|Selector11~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~4 .lut_mask = 64'h0100010051005100;
defparam \cpu|dp|alu_rf_i|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~2_combout  = ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( ((\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & \cpu|dp|alu_A_mux|mux2_output[0]~15_combout )) # (\cpu|cont|Selector11~5_combout ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~25_sumout  & 
// ( (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & (!\cpu|cont|Selector11~5_combout  & \cpu|dp|alu_A_mux|mux2_output[0]~15_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datac(!\cpu|cont|Selector11~5_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~2 .lut_mask = 64'h003000300F3F0F3F;
defparam \cpu|dp|alu_rf_i|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~3_combout  = ( \cpu|dp|alu_rf_i|Selector15~2_combout  & ( \cpu|dp|alu_rf_i|Add0~13_sumout  & ( (!\cpu|cont|Selector10~1_combout  & ((!\cpu|cont|Selector11~5_combout ) # ((!\cpu|cont|Selector9~8_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out [0])))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector15~2_combout  & ( \cpu|dp|alu_rf_i|Add0~13_sumout  & ( (!\cpu|cont|Selector10~1_combout  & (\cpu|cont|Selector9~8_combout  & ((!\cpu|cont|Selector11~5_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out [0])))) ) ) ) # ( \cpu|dp|alu_rf_i|Selector15~2_combout  & ( !\cpu|dp|alu_rf_i|Add0~13_sumout  & ( (!\cpu|cont|Selector10~1_combout  & ((!\cpu|cont|Selector9~8_combout ) # ((\cpu|cont|Selector11~5_combout  & 
// \cpu|dp|alu_rf_i|alu_out [0])))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector15~2_combout  & ( !\cpu|dp|alu_rf_i|Add0~13_sumout  & ( (\cpu|cont|Selector11~5_combout  & (!\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_rf_i|alu_out [0] & 
// \cpu|cont|Selector9~8_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector11~5_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datad(!\cpu|cont|Selector9~8_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector15~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~3 .lut_mask = 64'h0004CC04008CCC8C;
defparam \cpu|dp|alu_rf_i|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~8_combout  = ( \cpu|cont|Selector9~7_combout  & ( (\cpu|cont|Selector12~2_combout  & (!\cpu|cont|Selector8~2_combout  & \cpu|cont|state [6])) ) ) # ( !\cpu|cont|Selector9~7_combout  & ( (\cpu|cont|Selector12~2_combout  & 
// !\cpu|cont|Selector8~2_combout ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~8 .lut_mask = 64'h5050505000500050;
defparam \cpu|dp|alu_rf_i|Selector15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~6_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & (\cpu|dp|alu_A_mux|mux2_output[0]~15_combout  & !\cpu|dp|alu_B_mux|mux2_output[15]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~6 .lut_mask = 64'h0C000C0000000000;
defparam \cpu|dp|alu_rf_i|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~5_combout  = ( \cpu|dp|alu_rf_i|alu_out [0] & ( \cpu|dp|alu_B_mux|mux2_output[15]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~5 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|dp|alu_rf_i|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~7_combout  = ( \cpu|dp|alu_rf_i|Add5~13_sumout  & ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector12~2_combout  & (\cpu|cont|Selector8~2_combout  & \cpu|cont|Selector9~8_combout )) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add5~13_sumout  & ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector12~2_combout  & (\cpu|cont|Selector8~2_combout  & (\cpu|cont|Selector9~8_combout  & !\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ))) ) ) ) # ( 
// \cpu|dp|alu_rf_i|Add5~13_sumout  & ( !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector12~2_combout  & (\cpu|cont|Selector8~2_combout  & (\cpu|cont|Selector9~8_combout  & \cpu|dp|alu_B_mux|mux2_output[7]~8_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|cont|Selector8~2_combout ),
	.datac(!\cpu|cont|Selector9~8_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add5~13_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~7 .lut_mask = 64'h0000000202000202;
defparam \cpu|dp|alu_rf_i|Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~9_combout  = ( \cpu|dp|alu_rf_i|Selector15~5_combout  & ( \cpu|dp|alu_rf_i|Selector15~7_combout  & ( \cpu|dp|alu_rf_i|alu_out[15]~12_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|Selector15~5_combout  & ( 
// \cpu|dp|alu_rf_i|Selector15~7_combout  & ( \cpu|dp|alu_rf_i|alu_out[15]~12_combout  ) ) ) # ( \cpu|dp|alu_rf_i|Selector15~5_combout  & ( !\cpu|dp|alu_rf_i|Selector15~7_combout  & ( (\cpu|dp|alu_rf_i|Selector15~8_combout  & 
// \cpu|dp|alu_rf_i|alu_out[15]~12_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector15~5_combout  & ( !\cpu|dp|alu_rf_i|Selector15~7_combout  & ( (\cpu|dp|alu_rf_i|Selector15~8_combout  & (\cpu|dp|alu_rf_i|Selector15~6_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[15]~12_combout  & \cpu|dp|alu_rf_i|always0~3_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector15~8_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector15~6_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[15]~12_combout ),
	.datad(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector15~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~9 .lut_mask = 64'h000105050F0F0F0F;
defparam \cpu|dp|alu_rf_i|Selector15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~1_combout  = ( \cpu|cont|Selector10~1_combout  & ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector9~8_combout  & \cpu|dp|alu_rf_i|Selector7~0_combout ) ) ) ) # ( !\cpu|cont|Selector10~1_combout  & ( 
// \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector9~8_combout  & (\cpu|dp|alu_rf_i|Selector7~0_combout  & ((\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ) # (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout )))) ) ) ) # ( !\cpu|cont|Selector10~1_combout  
// & ( !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector9~8_combout  & (\cpu|dp|alu_rf_i|Selector7~0_combout  & ((\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ) # (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector9~8_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datae(!\cpu|cont|Selector10~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~1 .lut_mask = 64'h002A0000002A00AA;
defparam \cpu|dp|alu_rf_i|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~10_combout  = ( \cpu|dp|alu_rf_i|Selector15~9_combout  & ( \cpu|dp|alu_rf_i|Selector15~1_combout  ) ) # ( !\cpu|dp|alu_rf_i|Selector15~9_combout  & ( \cpu|dp|alu_rf_i|Selector15~1_combout  & ( \cpu|dp|alu_rf_i|Equal0~0_combout  
// ) ) ) # ( \cpu|dp|alu_rf_i|Selector15~9_combout  & ( !\cpu|dp|alu_rf_i|Selector15~1_combout  ) ) # ( !\cpu|dp|alu_rf_i|Selector15~9_combout  & ( !\cpu|dp|alu_rf_i|Selector15~1_combout  & ( (\cpu|dp|alu_rf_i|Equal0~0_combout  & 
// (\cpu|cont|Selector12~2_combout  & ((\cpu|dp|alu_rf_i|Selector15~3_combout ) # (\cpu|dp|alu_rf_i|Selector15~4_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector15~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector15~3_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector15~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~10 .lut_mask = 64'h0111FFFF5555FFFF;
defparam \cpu|dp|alu_rf_i|Selector15~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N26
dffeas \cpu|dp|alu_rf_i|alu_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|Selector15~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[0] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux15~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux15~1_combout  = ( \cpu|dp|alu_rf_i|alu_out [0] & ( \cpu|cont|Decoder1~3_combout  & ( ((!\cpu|cont|state [6]) # ((\cpu|cont|state [2]) # (\cpu|cont|state [0]))) # (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out [0] & ( 
// !\cpu|cont|Decoder1~3_combout  ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|dp|alu_rf_i|alu_out [0]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux15~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux15~1 .lut_mask = 64'h0000FFFF0000DFFF;
defparam \cpu|dp|reg_write_src_mux|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N30
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 
//  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux15~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux15~2_combout  = ( \cpu|cont|Decoder1~4_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\cpu|cont|Decoder1~4_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( (\cpu|dp|reg_write_src_mux|Mux15~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux15~0_combout ) ) ) ) # ( \cpu|cont|Decoder1~4_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\cpu|cont|Decoder1~4_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( (\cpu|dp|reg_write_src_mux|Mux15~1_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux15~0_combout ) ) ) )

	.dataa(!\cpu|dp|reg_write_src_mux|Mux15~0_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux15~1_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\cpu|cont|Decoder1~4_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux15~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux15~2 .lut_mask = 64'h777700F077770FFF;
defparam \cpu|dp|reg_write_src_mux|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N55
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N6
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~1 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~1_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [9] & !\cpu|dp|reg_file|WideOr0~combout )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr0~combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [9]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [10])))) ) 
// ) ) # ( \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [9] & !\cpu|dp|reg_file|WideOr0~combout )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [10] & (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [9] & !\cpu|dp|reg_file|WideOr0~combout ))) ) ) 
// )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [10]),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [9]),
	.datad(!\cpu|dp|reg_file|WideOr0~combout ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~1 .lut_mask = 64'h0200030013000300;
defparam \cpu|dp|reg_A_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N8
dffeas \cpu|dp|reg_A_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N36
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[0]~1 (
// Equation(s):
// \cpu|dp|data_to_mem_store[0]~1_combout  = ( \cpu|dp|reg_A_flopr|q [0] & ( \cpu|dp|mem_address~1_combout  & ( (\cpu|cont|state [6] & (!\cpu|cont|state [7] & (\cpu|cont|state [2] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|reg_A_flopr|q [0]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[0]~1 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[0]~1 .lut_mask = 64'h0000000000000400;
defparam \cpu|dp|data_to_mem_store[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EBD422AD6A8456CD6ABD5EA4F3F469AA";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N12
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & \new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N15
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~0 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( (\reset~input_o  & 
// ((\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|instruction_reg_i|B_index_flopr|q [0]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( 
// (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|instruction_reg_i|B_index_flopr|q [0]))) # (\cpu|cont|Decoder1~5_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|instruction_reg_i|B_index_flopr|q [0]))) 
// # (\cpu|cont|Decoder1~5_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [0] & (!\cpu|cont|Decoder1~5_combout  & \reset~input_o )) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\reset~input_o ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~0 .lut_mask = 64'h0030003A0035003F;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N6
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder_combout  = ( \cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N8
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N48
cyclonev_lcell_comb \cpu|dp|reg_file|WideOr1 (
// Equation(s):
// \cpu|dp|reg_file|WideOr1~combout  = ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( (!\cpu|dp|instruction_reg_i|B_index_flopr|q [0] & !\cpu|dp|instruction_reg_i|B_index_flopr|q [3]) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datad(gnd),
	.datae(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|WideOr1 .extended_lut = "off";
defparam \cpu|dp|reg_file|WideOr1 .lut_mask = 64'hA0A0000000000000;
defparam \cpu|dp|reg_file|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N58
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N36
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~3 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~3_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [10] & !\cpu|dp|reg_file|RAM~1_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [9]))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [9] & 
// ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [10]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [10]),
	.datab(!\cpu|dp|reg_file|WideOr1~combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [9]),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~3 .lut_mask = 64'h0000080C00004C0C;
defparam \cpu|dp|reg_B_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N38
dffeas \cpu|dp|reg_B_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N24
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~4 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~4_combout  = ( \cpu|cont|pc_src[0]~2_combout  & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|dp|reg_B_flopr|q [0])) # (\cpu|cont|pc_src[1]~0_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [0]))) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  
// & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|dp|alu_rf_i|alu_out [0])) # (\cpu|cont|pc_src[1]~0_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [0]))) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [0]),
	.datab(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [0]),
	.datad(!\cpu|cont|pc_src[1]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~4 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~4 .lut_mask = 64'h330F330F550F550F;
defparam \cpu|dp|pc_flopenr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N26
dffeas \cpu|dp|pc_flopenr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[0]~15 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[0]~15_combout  = ( \cpu|dp|reg_A_flopr|q [0] & ( ((!\cpu|cont|state [6] & (\cpu|cont|state [2] & \cpu|cont|WideOr7~0_combout ))) # (\cpu|dp|pc_flopenr|q [0]) ) ) # ( !\cpu|dp|reg_A_flopr|q [0] & ( (\cpu|dp|pc_flopenr|q [0] & 
// (((!\cpu|cont|state [2]) # (!\cpu|cont|WideOr7~0_combout )) # (\cpu|cont|state [6]))) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|cont|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[0]~15 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[0]~15 .lut_mask = 64'h0F0D0F0D0F2F0F2F;
defparam \cpu|dp|alu_A_mux|mux2_output[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~8_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & ((\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~3_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[0]~15_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[0]~15_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[1]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~8 .lut_mask = 64'h03F303F300000000;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~96 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~96_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~85_combout  & ( !\cpu|dp|alu_rf_i|alu_out[4]~84_combout  & ( (!\cpu|cont|Selector7~0_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~6_combout 
// ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~8_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.datab(!\cpu|cont|Selector7~0_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[4]~85_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~96 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~96 .lut_mask = 64'h000004C400000000;
defparam \cpu|dp|alu_rf_i|alu_out~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~95 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~95_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~80_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~81_combout  & (\cpu|dp|alu_B_mux|mux2_output[5]~6_combout  & \cpu|dp|alu_A_mux|mux2_output[5]~10_combout )) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~80_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[5]~6_combout  & ((\cpu|dp|alu_rf_i|alu_out[4]~81_combout ) # (\cpu|dp|alu_rf_i|alu_out~59_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[4]~81_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~95 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~95 .lut_mask = 64'h0707070700030003;
defparam \cpu|dp|alu_rf_i|alu_out~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~94 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~94_combout  = ( \cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( \cpu|dp|alu_rf_i|alu_out~78_combout  & ( (!\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_A_mux|mux2_output[5]~10_combout )) # (\cpu|cont|Selector12~2_combout  & 
// ((\cpu|dp|alu_rf_i|Add0~33_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[1]~22_combout  & ( \cpu|dp|alu_rf_i|alu_out~78_combout  & ( (\cpu|cont|Selector12~2_combout  & (!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout  $ 
// (!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[5]~10_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[5]~6_combout ),
	.datac(!\cpu|cont|Selector12~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add0~33_sumout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~94 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~94 .lut_mask = 64'h000000000606505F;
defparam \cpu|dp|alu_rf_i|alu_out~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~97 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~97_combout  = ( \cpu|dp|alu_rf_i|Add3~45_sumout  & ( \cpu|dp|alu_rf_i|Add5~33_sumout  & ( (\reset~input_o  & (((\cpu|dp|alu_rf_i|alu_out[1]~90_combout ) # (\cpu|dp|alu_rf_i|alu_out[1]~89_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out[4]~91_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~45_sumout  & ( \cpu|dp|alu_rf_i|Add5~33_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~91_combout  & (!\cpu|dp|alu_rf_i|alu_out[1]~89_combout  & (\reset~input_o  & 
// !\cpu|dp|alu_rf_i|alu_out[1]~90_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|Add3~45_sumout  & ( !\cpu|dp|alu_rf_i|Add5~33_sumout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[1]~90_combout ) # (\cpu|dp|alu_rf_i|alu_out[1]~89_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[4]~91_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~89_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~90_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~45_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~97 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~97 .lut_mask = 64'h0000030F0400070F;
defparam \cpu|dp|alu_rf_i|alu_out~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~98 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~98_combout  = ( \cpu|dp|alu_rf_i|alu_out~87_combout  & ( \cpu|dp|alu_rf_i|alu_out~97_combout  ) ) # ( !\cpu|dp|alu_rf_i|alu_out~87_combout  & ( \cpu|dp|alu_rf_i|alu_out~97_combout  ) ) # ( \cpu|dp|alu_rf_i|alu_out~87_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~97_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~86_combout  & ((\cpu|dp|alu_rf_i|alu_out~94_combout ) # (\cpu|dp|alu_rf_i|alu_out~95_combout )))) # (\cpu|dp|alu_rf_i|alu_out~96_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~96_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~95_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~86_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~94_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~87_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~98 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~98 .lut_mask = 64'h0000575FFFFFFFFF;
defparam \cpu|dp|alu_rf_i|alu_out~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N56
dffeas \cpu|dp|alu_rf_i|alu_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[5] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux10~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux10~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [5] & ( ((!\cpu|cont|state [6]) # ((\cpu|cont|state [2]) # (\cpu|cont|state [7]))) # (\cpu|cont|state [0]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [5] ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux10~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux10~1 .lut_mask = 64'h00000000FFFFDFFF;
defparam \cpu|dp|reg_write_src_mux|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux10~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux10~0_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [5] & ( \cpu|cont|Decoder1~3_combout  & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [2] & (!\cpu|cont|state [7] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [5]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux10~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux10~0 .lut_mask = 64'h0000000000000080;
defparam \cpu|dp|reg_write_src_mux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002940D855381B0A8A00422112DA600004";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N48
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  
// & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h04C407C734F437F7;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N36
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux10~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux10~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux10~0_combout ) # 
// (\cpu|cont|Decoder1~4_combout )) # (\cpu|dp|reg_write_src_mux|Mux10~1_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux10~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux10~1_combout )))) # (\cpu|cont|Decoder1~4_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux10~0_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux10~1_combout )))) # (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux10~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux10~1_combout ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux10~1_combout ),
	.datac(!\cpu|cont|Decoder1~4_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux10~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux10~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux10~2 .lut_mask = 64'h30F035F53AFA3FFF;
defparam \cpu|dp|reg_write_src_mux|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y63_N38
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N11
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N42
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~12 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~12_combout  = ( !\cpu|dp|reg_file|WideOr0~combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (\reset~input_o  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [20] & !\cpu|dp|reg_file|RAM~3_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [19]))) ) ) ) # ( !\cpu|dp|reg_file|WideOr0~combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [19] & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass 
// [20]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [19]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [20]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|WideOr0~combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~12 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~12 .lut_mask = 64'h0405000007050000;
defparam \cpu|dp|reg_A_flopr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N44
dffeas \cpu|dp|reg_A_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N9
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[5]~12 (
// Equation(s):
// \cpu|dp|data_to_mem_store[5]~12_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [5] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[5]~12 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[5]~12 .lut_mask = 64'h0000000000000400;
defparam \cpu|dp|data_to_mem_store[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N6
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ))) 
// # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & \new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 
//  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & \new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N33
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y63_N35
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N15
cyclonev_lcell_comb \cpu|cont|Selector11~4 (
// Equation(s):
// \cpu|cont|Selector11~4_combout  = (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & (((!\cpu|cont|state [1]) # (!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1])) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [0])))

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~4 .extended_lut = "off";
defparam \cpu|cont|Selector11~4 .lut_mask = 64'hAAA2AAA2AAA2AAA2;
defparam \cpu|cont|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N0
cyclonev_lcell_comb \cpu|cont|Selector11~5 (
// Equation(s):
// \cpu|cont|Selector11~5_combout  = ( \cpu|cont|Selector9~4_combout  & ( (\cpu|cont|Selector12~0_combout  & !\cpu|cont|state [6]) ) ) # ( !\cpu|cont|Selector9~4_combout  & ( (!\cpu|cont|Selector11~4_combout  & !\cpu|cont|state [6]) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector11~4_combout ),
	.datac(!\cpu|cont|Selector12~0_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~5 .extended_lut = "off";
defparam \cpu|cont|Selector11~5 .lut_mask = 64'hCC00CC000F000F00;
defparam \cpu|cont|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~59 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~59_combout  = ( !\cpu|cont|Selector12~2_combout  & ( (!\cpu|cont|Selector9~7_combout  & \cpu|cont|Selector11~5_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector9~7_combout ),
	.datac(!\cpu|cont|Selector11~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~59 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~59 .lut_mask = 64'h0C0C0C0C00000000;
defparam \cpu|dp|alu_rf_i|alu_out~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~106 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~106_combout  = ( \cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~81_combout  & (\cpu|dp|alu_rf_i|alu_out~59_combout  & ((!\cpu|dp|alu_rf_i|alu_out[4]~80_combout )))) # 
// (\cpu|dp|alu_rf_i|alu_out[4]~81_combout  & (((\cpu|dp|alu_B_mux|mux2_output[7]~8_combout )))) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[7]~12_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout  & (!\cpu|dp|alu_rf_i|alu_out[4]~80_combout  & 
// ((\cpu|dp|alu_rf_i|alu_out[4]~81_combout ) # (\cpu|dp|alu_rf_i|alu_out~59_combout )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[4]~81_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~80_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[7]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~106 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~106 .lut_mask = 64'h1300130053035303;
defparam \cpu|dp|alu_rf_i|alu_out~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~107 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~107_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( !\cpu|dp|alu_rf_i|alu_out[4]~84_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~85_combout  & (!\cpu|cont|Selector7~0_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( !\cpu|dp|alu_rf_i|alu_out[4]~84_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & (\cpu|dp|alu_rf_i|alu_out[4]~85_combout  & 
// (!\cpu|cont|Selector7~0_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~0_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[4]~85_combout ),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~107 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~107 .lut_mask = 64'h0020103000000000;
defparam \cpu|dp|alu_rf_i|alu_out~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~105 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~105_combout  = ( \cpu|dp|alu_rf_i|alu_out~78_combout  & ( \cpu|dp|alu_rf_i|Add0~41_sumout  & ( (\cpu|cont|Selector12~2_combout  & ((\cpu|dp|alu_rf_i|alu_out[1]~22_combout ) # (\cpu|dp|alu_rf_i|alu_out~9_combout ))) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~78_combout  & ( !\cpu|dp|alu_rf_i|Add0~41_sumout  & ( (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out~9_combout  & !\cpu|dp|alu_rf_i|alu_out[1]~22_combout )) ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~9_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|alu_out[1]~22_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~78_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~105 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~105 .lut_mask = 64'h0000110000001155;
defparam \cpu|dp|alu_rf_i|alu_out~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~104 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~104_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~91_combout  & ( \cpu|dp|alu_rf_i|Add3~53_sumout  & ( (\reset~input_o  & (((\cpu|dp|alu_rf_i|Add5~41_sumout ) # (\cpu|dp|alu_rf_i|alu_out[1]~89_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out[1]~90_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[4]~91_combout  & ( \cpu|dp|alu_rf_i|Add3~53_sumout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[1]~89_combout ) # (\cpu|dp|alu_rf_i|alu_out[1]~90_combout ))) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out[4]~91_combout  & ( !\cpu|dp|alu_rf_i|Add3~53_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[1]~90_combout  & (!\cpu|dp|alu_rf_i|alu_out[1]~89_combout  & (\cpu|dp|alu_rf_i|Add5~41_sumout  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[1]~90_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[1]~89_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~41_sumout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[4]~91_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~104 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~104 .lut_mask = 64'h000000080077007F;
defparam \cpu|dp|alu_rf_i|alu_out~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~108 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~108_combout  = ( \cpu|dp|alu_rf_i|alu_out~105_combout  & ( \cpu|dp|alu_rf_i|alu_out~104_combout  ) ) # ( !\cpu|dp|alu_rf_i|alu_out~105_combout  & ( \cpu|dp|alu_rf_i|alu_out~104_combout  ) ) # ( \cpu|dp|alu_rf_i|alu_out~105_combout 
//  & ( !\cpu|dp|alu_rf_i|alu_out~104_combout  & ( (\cpu|dp|alu_rf_i|alu_out~87_combout  & ((\cpu|dp|alu_rf_i|alu_out~86_combout ) # (\cpu|dp|alu_rf_i|alu_out~107_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~105_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~104_combout  & ( (\cpu|dp|alu_rf_i|alu_out~87_combout  & (((\cpu|dp|alu_rf_i|alu_out~106_combout  & \cpu|dp|alu_rf_i|alu_out~86_combout )) # (\cpu|dp|alu_rf_i|alu_out~107_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~106_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~107_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~86_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~87_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~105_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~108 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~108 .lut_mask = 64'h0037003FFFFFFFFF;
defparam \cpu|dp|alu_rf_i|alu_out~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N14
dffeas \cpu|dp|alu_rf_i|alu_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[7] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N24
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux8~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux8~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [7] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [2])) # (\cpu|cont|state [0])) # (\cpu|cont|state [7]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [7] ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux8~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux8~1 .lut_mask = 64'h00000000FFFFFF7F;
defparam \cpu|dp|reg_write_src_mux|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N18
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux8~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux8~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [7] & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & (!\cpu|cont|state [2] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux8~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux8~0 .lut_mask = 64'h0000000000000080;
defparam \cpu|dp|reg_write_src_mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N36
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux8~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux8~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux8~0_combout ) # 
// (\cpu|cont|Decoder1~4_combout )) # (\cpu|dp|reg_write_src_mux|Mux8~1_combout ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux8~0_combout )) # (\cpu|dp|reg_write_src_mux|Mux8~1_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux8~0_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux8~1_combout ))) # (\cpu|cont|Decoder1~4_combout  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & ((\cpu|dp|reg_write_src_mux|Mux8~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux8~1_combout ))) ) ) )

	.dataa(!\cpu|dp|reg_write_src_mux|Mux8~1_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datac(!\cpu|cont|Decoder1~4_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux8~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux8~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux8~2 .lut_mask = 64'h50F053F35CFC5FFF;
defparam \cpu|dp|reg_write_src_mux|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y62_N43
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N18
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N20
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N54
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~10 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~10_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [23] & !\cpu|dp|reg_file|WideOr0~combout )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr0~combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [24]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [23])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [23] & !\cpu|dp|reg_file|WideOr0~combout )) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [23] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [24] & !\cpu|dp|reg_file|WideOr0~combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [23]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [24]),
	.datad(!\cpu|dp|reg_file|WideOr0~combout ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~10 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~10 .lut_mask = 64'h1000110015001100;
defparam \cpu|dp|reg_A_flopr|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N56
dffeas \cpu|dp|reg_A_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N36
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[7]~10 (
// Equation(s):
// \cpu|dp|data_to_mem_store[7]~10_combout  = ( \cpu|dp|reg_A_flopr|q [7] & ( \cpu|dp|mem_address~1_combout  & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_A_flopr|q [7]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[7]~10 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[7]~10 .lut_mask = 64'h0000000000000400;
defparam \cpu|dp|data_to_mem_store[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AD609415AC12828891002012DA608240";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N18
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ))))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  
// & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ))))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h220A225F770A775F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N36
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N38
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N36
cyclonev_lcell_comb \cpu|cont|Selector9~8 (
// Equation(s):
// \cpu|cont|Selector9~8_combout  = ( \cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( \cpu|cont|Selector9~3_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector9~4_combout ) # (\cpu|cont|Selector12~0_combout ))) ) ) ) # ( 
// !\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( \cpu|cont|Selector9~3_combout  & ( (\cpu|cont|Selector12~0_combout  & (\cpu|cont|Selector9~4_combout  & !\cpu|cont|state [6])) ) ) ) # ( \cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( 
// !\cpu|cont|Selector9~3_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector9~4_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]))) # (\cpu|cont|Selector9~4_combout  & (\cpu|cont|Selector12~0_combout )))) ) ) ) # ( 
// !\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( !\cpu|cont|Selector9~3_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector9~4_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]))) # (\cpu|cont|Selector9~4_combout  & 
// (\cpu|cont|Selector12~0_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector12~0_combout ),
	.datab(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datac(!\cpu|cont|Selector9~4_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.dataf(!\cpu|cont|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~8 .extended_lut = "off";
defparam \cpu|cont|Selector9~8 .lut_mask = 64'h350035000500F500;
defparam \cpu|cont|Selector9~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~109 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~109_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (((\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout )))) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[3]~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout )))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~109 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~109 .lut_mask = 64'h1B001B001BAA1BAA;
defparam \cpu|dp|alu_rf_i|alu_out~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~7_combout  = ( \cpu|dp|alu_rf_i|alu_out[15]~24_combout  & ( \cpu|dp|alu_rf_i|alu_out [8] & ( (!\cpu|cont|Selector8~2_combout  & (((\cpu|dp|alu_rf_i|always0~8_combout  & \cpu|dp|alu_rf_i|alu_out~109_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[15]~24_combout  & ( !\cpu|dp|alu_rf_i|alu_out [8] & ( (!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout  & (\cpu|dp|alu_rf_i|always0~8_combout  & 
// (!\cpu|cont|Selector8~2_combout  & \cpu|dp|alu_rf_i|alu_out~109_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datac(!\cpu|cont|Selector8~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~109_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[15]~24_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~7 .lut_mask = 64'h0000002000005070;
defparam \cpu|dp|alu_rf_i|Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~1_combout  = ( \cpu|cont|Selector10~1_combout  & ( \cpu|dp|alu_rf_i|Add3~57_sumout  & ( !\cpu|cont|Selector11~5_combout  $ (!\cpu|cont|Selector12~2_combout ) ) ) ) # ( !\cpu|cont|Selector10~1_combout  & ( 
// \cpu|dp|alu_rf_i|Add3~57_sumout  & ( (!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & (\cpu|cont|Selector11~5_combout  & (\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ))) # (\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & (!\cpu|cont|Selector11~5_combout  $ 
// (((!\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ) # (!\cpu|cont|Selector12~2_combout ))))) ) ) ) # ( !\cpu|cont|Selector10~1_combout  & ( !\cpu|dp|alu_rf_i|Add3~57_sumout  & ( (!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & (\cpu|cont|Selector11~5_combout 
//  & (\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ))) # (\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & (!\cpu|cont|Selector11~5_combout  $ (((!\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ) # (!\cpu|cont|Selector12~2_combout ))))) ) ) )

	.dataa(!\cpu|cont|Selector11~5_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(!\cpu|cont|Selector10~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~1 .lut_mask = 64'h15160000151655AA;
defparam \cpu|dp|alu_rf_i|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~2_combout  = ( !\cpu|cont|state [6] & ( (\cpu|cont|Selector12~2_combout  & \cpu|cont|Selector9~7_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(gnd),
	.datad(!\cpu|cont|Selector9~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~2 .lut_mask = 64'h0033003300000000;
defparam \cpu|dp|alu_rf_i|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~3_combout  = ( \cpu|cont|Selector11~5_combout  & ( \cpu|dp|alu_rf_i|Add0~45_sumout  & ( (!\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_rf_i|Selector7~2_combout  & \cpu|dp|alu_rf_i|alu_out [8])) ) ) ) # ( 
// !\cpu|cont|Selector11~5_combout  & ( \cpu|dp|alu_rf_i|Add0~45_sumout  & ( (\cpu|dp|alu_rf_i|Selector7~2_combout  & ((!\cpu|cont|Selector10~1_combout ) # (\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ))) ) ) ) # ( \cpu|cont|Selector11~5_combout  & ( 
// !\cpu|dp|alu_rf_i|Add0~45_sumout  & ( (!\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_rf_i|Selector7~2_combout  & \cpu|dp|alu_rf_i|alu_out [8])) ) ) ) # ( !\cpu|cont|Selector11~5_combout  & ( !\cpu|dp|alu_rf_i|Add0~45_sumout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[8]~15_combout  & (\cpu|cont|Selector10~1_combout  & \cpu|dp|alu_rf_i|Selector7~2_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[8]~15_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datae(!\cpu|cont|Selector11~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~3 .lut_mask = 64'h0101000C0D0D000C;
defparam \cpu|dp|alu_rf_i|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~4_combout  = ( \cpu|cont|Selector12~1_combout  & ( \cpu|cont|Selector8~2_combout  & ( ((\cpu|cont|Selector11~4_combout ) # (\cpu|cont|Selector9~4_combout )) # (\cpu|cont|state [6]) ) ) ) # ( !\cpu|cont|Selector12~1_combout  & ( 
// \cpu|cont|Selector8~2_combout  & ( ((!\cpu|cont|Selector11~4_combout ) # (\cpu|cont|Selector9~4_combout )) # (\cpu|cont|state [6]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector9~4_combout ),
	.datad(!\cpu|cont|Selector11~4_combout ),
	.datae(!\cpu|cont|Selector12~1_combout ),
	.dataf(!\cpu|cont|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~4 .lut_mask = 64'h00000000FF3F3FFF;
defparam \cpu|dp|alu_rf_i|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~5_combout  = ( \cpu|cont|Selector10~2_combout  & ( \cpu|dp|alu_rf_i|Selector7~4_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector9~7_combout  & !\cpu|cont|Selector7~0_combout )) ) ) ) # ( !\cpu|cont|Selector10~2_combout  
// & ( \cpu|dp|alu_rf_i|Selector7~4_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector9~7_combout  & (!\cpu|cont|Selector7~0_combout  & \cpu|cont|Selector10~3_combout ))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector9~7_combout ),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(!\cpu|cont|Selector10~3_combout ),
	.datae(!\cpu|cont|Selector10~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~5 .lut_mask = 64'h0000000000202020;
defparam \cpu|dp|alu_rf_i|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~6_combout  = ( \cpu|dp|alu_rf_i|Selector7~5_combout  & ( \cpu|dp|alu_rf_i|Add3~57_sumout  & ( (!\cpu|cont|Selector11~5_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ) # ((\cpu|dp|alu_rf_i|Add5~45_sumout )))) # 
// (\cpu|cont|Selector11~5_combout  & (((\cpu|dp|alu_B_mux|mux2_output[0]~3_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|Selector7~5_combout  & ( !\cpu|dp|alu_rf_i|Add3~57_sumout  & ( (!\cpu|cont|Selector11~5_combout  & (\cpu|dp|alu_B_mux|mux2_output[7]~8_combout 
//  & ((\cpu|dp|alu_rf_i|Add5~45_sumout )))) # (\cpu|cont|Selector11~5_combout  & (((\cpu|dp|alu_B_mux|mux2_output[0]~3_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector11~5_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[7]~8_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[0]~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~45_sumout ),
	.datae(!\cpu|dp|alu_rf_i|Selector7~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~6 .lut_mask = 64'h0000052700008DAF;
defparam \cpu|dp|alu_rf_i|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~8_combout  = ( \cpu|dp|alu_rf_i|Selector7~3_combout  & ( \cpu|dp|alu_rf_i|Selector7~6_combout  ) ) # ( !\cpu|dp|alu_rf_i|Selector7~3_combout  & ( \cpu|dp|alu_rf_i|Selector7~6_combout  ) ) # ( \cpu|dp|alu_rf_i|Selector7~3_combout 
//  & ( !\cpu|dp|alu_rf_i|Selector7~6_combout  & ( (\cpu|dp|alu_rf_i|Selector7~7_combout ) # (\cpu|dp|alu_rf_i|Equal0~0_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector7~3_combout  & ( !\cpu|dp|alu_rf_i|Selector7~6_combout  & ( 
// ((\cpu|dp|alu_rf_i|Equal0~0_combout  & (!\cpu|cont|Selector9~8_combout  & \cpu|dp|alu_rf_i|Selector7~1_combout ))) # (\cpu|dp|alu_rf_i|Selector7~7_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datab(!\cpu|cont|Selector9~8_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector7~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~8 .lut_mask = 64'h0F4F5F5FFFFFFFFF;
defparam \cpu|dp|alu_rf_i|Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N44
dffeas \cpu|dp|alu_rf_i|alu_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|Selector7~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[8] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N45
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux7~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux7~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|dp|alu_rf_i|alu_out [8] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [0])) # (\cpu|cont|state [2])) # (\cpu|cont|state [7]) ) ) ) # ( !\cpu|cont|Decoder1~3_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [8] ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux7~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux7~1 .lut_mask = 64'h00000000FFFFF7FF;
defparam \cpu|dp|reg_write_src_mux|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N18
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux7~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux7~0_combout  = ( \cpu|cont|Decoder1~3_combout  & ( \cpu|cont|state [6] & ( (!\cpu|cont|state [2] & (!\cpu|cont|state [0] & (\cpu|dp|pc_counter_i|incremented_pc [8] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [8]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|Decoder1~3_combout ),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux7~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux7~0 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|reg_write_src_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N42
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] 
// & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N48
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux7~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux7~2_combout  = ( \cpu|dp|reg_write_src_mux|Mux7~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( ((!\cpu|cont|Decoder1~4_combout ) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( !\cpu|dp|reg_write_src_mux|Mux7~0_combout  & ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux7~1_combout )))) # (\cpu|cont|Decoder1~4_combout  & 
// (((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( \cpu|dp|reg_write_src_mux|Mux7~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout )) ) 
// ) ) # ( !\cpu|dp|reg_write_src_mux|Mux7~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux7~1_combout )))) # (\cpu|cont|Decoder1~4_combout  & 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.datac(!\cpu|dp|reg_write_src_mux|Mux7~1_combout ),
	.datad(!\cpu|cont|Decoder1~4_combout ),
	.datae(!\cpu|dp|reg_write_src_mux|Mux7~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux7~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux7~2 .lut_mask = 64'h0F22FF220F77FF77;
defparam \cpu|dp|reg_write_src_mux|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N49
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N51
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N52
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N36
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~15 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~15_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [25] & (\reset~input_o  & !\cpu|dp|reg_file|WideOr0~combout )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr0~combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [26]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [25])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [25] & (\reset~input_o  & !\cpu|dp|reg_file|WideOr0~combout )) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [25] & (\reset~input_o  & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [26] & !\cpu|dp|reg_file|WideOr0~combout ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [25]),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [26]),
	.datad(!\cpu|dp|reg_file|WideOr0~combout ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~15 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~15 .lut_mask = 64'h1000110013001100;
defparam \cpu|dp|reg_A_flopr|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y68_N20
dffeas \cpu|dp|reg_A_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_A_flopr|q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N42
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[8]~15 (
// Equation(s):
// \cpu|dp|data_to_mem_store[8]~15_combout  = ( \cpu|dp|reg_A_flopr|q [8] & ( \cpu|dp|mem_address~1_combout  & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (!\cpu|cont|state [7] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|reg_A_flopr|q [8]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[8]~15 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[8]~15 .lut_mask = 64'h0000000000000040;
defparam \cpu|dp|data_to_mem_store[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AE91E015D23C23846BE5F300EEDCFF";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N12
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & \new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & \new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N6
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~0 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( (\reset~input_o  & 
// ((\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [0]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( 
// (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|instruction_reg_i|A_index_flopr|q [0]))) # (\cpu|cont|Decoder1~5_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|instruction_reg_i|A_index_flopr|q [0]))) 
// # (\cpu|cont|Decoder1~5_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [0] & (!\cpu|cont|Decoder1~5_combout  & \reset~input_o )) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\reset~input_o ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~0 .lut_mask = 64'h0030003A0035003F;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y63_N35
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N0
cyclonev_lcell_comb \cpu|dp|reg_file|WideOr0 (
// Equation(s):
// \cpu|dp|reg_file|WideOr0~combout  = ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [0] & (!\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & !\cpu|dp|instruction_reg_i|A_index_flopr|q [2])) ) )

	.dataa(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|WideOr0 .extended_lut = "off";
defparam \cpu|dp|reg_file|WideOr0 .lut_mask = 64'hA000A00000000000;
defparam \cpu|dp|reg_file|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N50
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~13 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~13_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [29] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  & ( (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o ) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [29] & ( 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [30] & (!\cpu|dp|reg_file|WideOr0~combout  & (!\cpu|dp|reg_file|RAM~3_combout  & \reset~input_o ))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [29] & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [30]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [30]),
	.datab(!\cpu|dp|reg_file|WideOr0~combout ),
	.datac(!\cpu|dp|reg_file|RAM~3_combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [29]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~13 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~13 .lut_mask = 64'h0000008C004000CC;
defparam \cpu|dp|reg_A_flopr|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N14
dffeas \cpu|dp|reg_A_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N57
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[10]~13 (
// Equation(s):
// \cpu|dp|data_to_mem_store[10]~13_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [10] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[10]~13 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[10]~13 .lut_mask = 64'h0000000000000400;
defparam \cpu|dp|data_to_mem_store[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N12
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ))))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ))))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N3
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~2 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o  & 
// ((\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [2]))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( 
// (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & (\cpu|dp|instruction_reg_i|A_index_flopr|q [2])) # (\cpu|cont|Decoder1~5_combout  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~5_combout  & (\cpu|dp|instruction_reg_i|A_index_flopr|q [2])) 
// # (\cpu|cont|Decoder1~5_combout  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & 
// ( (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & (!\cpu|cont|Decoder1~5_combout  & \reset~input_o )) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\reset~input_o ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~2 .lut_mask = 64'h00500053005C005F;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N5
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y64_N58
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y64_N32
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y64_N17
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|Selector13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N54
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y64_N55
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y64_N14
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y64_N22
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~2 (
// Equation(s):
// \cpu|dp|reg_file|RAM~2_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [3] & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [1] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [0] & \cpu|dp|reg_file|RAM_rtl_0_bypass [2])) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_0_bypass [3] & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [1] & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [0] & \cpu|dp|reg_file|RAM_rtl_0_bypass [2])) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [3] 
// & ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [1] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [0] & !\cpu|dp|reg_file|RAM_rtl_0_bypass [2])) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [3] & ( 
// !\cpu|dp|reg_file|RAM_rtl_0_bypass [1] & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [0] & !\cpu|dp|reg_file|RAM_rtl_0_bypass [2])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [4]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [0]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [2]),
	.datad(gnd),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [3]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0_bypass [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~2 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~2 .lut_mask = 64'h2020101002020101;
defparam \cpu|dp|reg_file|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N20
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y62_N56
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N18
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~3 (
// Equation(s):
// \cpu|dp|reg_file|RAM~3_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [8] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [6] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [7] & \cpu|dp|reg_file|RAM~2_combout )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [8] & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [6] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [7] & \cpu|dp|reg_file|RAM~2_combout )) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( 
// !\cpu|dp|reg_file|RAM_rtl_0_bypass [8] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [6] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [7] & \cpu|dp|reg_file|RAM~2_combout )) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [8] & ( 
// (!\cpu|dp|reg_file|RAM_rtl_0_bypass [6] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [7] & \cpu|dp|reg_file|RAM~2_combout )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [6]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [7]),
	.datac(!\cpu|dp|reg_file|RAM~2_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [5]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0_bypass [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~3 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~3 .lut_mask = 64'h0808040402020101;
defparam \cpu|dp|reg_file|RAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y62_N7
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N30
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~2 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~2_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [37] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( (\reset~input_o  & !\cpu|dp|reg_file|WideOr0~combout ) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [37] & ( 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [38] & (!\cpu|dp|reg_file|RAM~3_combout  & !\cpu|dp|reg_file|WideOr0~combout ))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [37] & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr0~combout  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [38]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [38]),
	.datac(!\cpu|dp|reg_file|RAM~3_combout ),
	.datad(!\cpu|dp|reg_file|WideOr0~combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [37]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~2 .lut_mask = 64'h0000450010005500;
defparam \cpu|dp|reg_A_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N32
dffeas \cpu|dp|reg_A_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N39
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[14]~2 (
// Equation(s):
// \cpu|dp|data_to_mem_store[14]~2_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [14] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[14]~2 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[14]~2 .lut_mask = 64'h0000000000000400;
defparam \cpu|dp|data_to_mem_store[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F2BD2BFE57A57F77EEFFDBEDFDFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  
// & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h440C443F770C773F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y63_N12
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y63_N14
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N33
cyclonev_lcell_comb \cpu|cont|state~0 (
// Equation(s):
// \cpu|cont|state~0_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & (\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & 
// \cpu|dp|instruction_reg_i|op_code_flopr|q [2]))) ) ) # ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & \cpu|dp|instruction_reg_i|op_code_flopr|q 
// [2])) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~0 .extended_lut = "off";
defparam \cpu|cont|state~0 .lut_mask = 64'h0088008800080008;
defparam \cpu|cont|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N18
cyclonev_lcell_comb \cpu|cont|state~1 (
// Equation(s):
// \cpu|cont|state~1_combout  = ( \cpu|cont|state [2] & ( \cpu|cont|state~0_combout  & ( (\cpu|cont|state [7] & (\cpu|cont|state [3] & (!\cpu|cont|state [0] & !\cpu|cont|state [6]))) ) ) ) # ( !\cpu|cont|state [2] & ( \cpu|cont|state~0_combout  & ( 
// (!\cpu|cont|state [0] & ((!\cpu|cont|state [7] & (!\cpu|cont|state [3] & \cpu|cont|state [6])) # (\cpu|cont|state [7] & (\cpu|cont|state [3] & !\cpu|cont|state [6])))) ) ) ) # ( \cpu|cont|state [2] & ( !\cpu|cont|state~0_combout  & ( (\cpu|cont|state [7] 
// & (!\cpu|cont|state [6] & (!\cpu|cont|state [3] $ (!\cpu|cont|state [0])))) ) ) ) # ( !\cpu|cont|state [2] & ( !\cpu|cont|state~0_combout  & ( (!\cpu|cont|state [0] & ((!\cpu|cont|state [7] & (!\cpu|cont|state [3] & \cpu|cont|state [6])) # 
// (\cpu|cont|state [7] & (\cpu|cont|state [3] & !\cpu|cont|state [6])))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [3]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~1 .extended_lut = "off";
defparam \cpu|cont|state~1 .lut_mask = 64'h1080140010801000;
defparam \cpu|cont|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N33
cyclonev_lcell_comb \cpu|cont|state~2 (
// Equation(s):
// \cpu|cont|state~2_combout  = ( !\cpu|cont|state [1] & ( \cpu|cont|state~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~2 .extended_lut = "off";
defparam \cpu|cont|state~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|cont|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N35
dffeas \cpu|cont|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[2] .is_wysiwyg = "true";
defparam \cpu|cont|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N42
cyclonev_lcell_comb \cpu|cont|state~8 (
// Equation(s):
// \cpu|cont|state~8_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( \cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & !\cpu|dp|instruction_reg_i|op_code_flopr|q [1]) ) ) ) # ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( \cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & !\cpu|dp|instruction_reg_i|op_code_flopr|q [1]) ) ) ) # ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & !\cpu|dp|instruction_reg_i|op_code_flopr|q [1])) ) 
// ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datae(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~8 .extended_lut = "off";
defparam \cpu|cont|state~8 .lut_mask = 64'h50000000F000F000;
defparam \cpu|cont|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N24
cyclonev_lcell_comb \cpu|cont|state~9 (
// Equation(s):
// \cpu|cont|state~9_combout  = ( !\cpu|cont|state [2] & ( \cpu|cont|state~8_combout  & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & (\cpu|dp|mem_address~1_combout  & \cpu|cont|state [6]))) ) ) ) # ( \cpu|cont|state [2] & ( !\cpu|cont|state~8_combout  & 
// ( (\cpu|cont|state [7] & (\cpu|cont|state [0] & (\cpu|dp|mem_address~1_combout  & !\cpu|cont|state [6]))) ) ) ) # ( !\cpu|cont|state [2] & ( !\cpu|cont|state~8_combout  & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & (\cpu|dp|mem_address~1_combout  & 
// \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~9 .extended_lut = "off";
defparam \cpu|cont|state~9 .lut_mask = 64'h0008010000080000;
defparam \cpu|cont|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y66_N26
dffeas \cpu|cont|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[1] .is_wysiwyg = "true";
defparam \cpu|cont|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N48
cyclonev_lcell_comb \cpu|dp|mem_address~1 (
// Equation(s):
// \cpu|dp|mem_address~1_combout  = ( !\cpu|cont|state [1] & ( !\cpu|cont|state [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|state [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address~1 .extended_lut = "off";
defparam \cpu|dp|mem_address~1 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|dp|mem_address~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N39
cyclonev_lcell_comb \cpu|dp|mem_address[14]~3 (
// Equation(s):
// \cpu|dp|mem_address[14]~3_combout  = ( \cpu|dp|reg_B_flopr|q [14] & ( \cpu|dp|pc_flopenr|q [14] ) ) # ( !\cpu|dp|reg_B_flopr|q [14] & ( \cpu|dp|pc_flopenr|q [14] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [14] & ( !\cpu|dp|pc_flopenr|q [14] & ( (!\cpu|cont|state [7] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & \cpu|dp|mem_address~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [14]),
	.dataf(!\cpu|dp|pc_flopenr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[14]~3 .extended_lut = "off";
defparam \cpu|dp|mem_address[14]~3 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N55
dffeas \new_mem|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[14]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N36
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  & 
// ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 
//  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N30
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N32
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N42
cyclonev_lcell_comb \cpu|cont|state~3 (
// Equation(s):
// \cpu|cont|state~3_combout  = ( !\cpu|cont|state [6] & ( \cpu|cont|state [7] & ( (\cpu|cont|state [0] & (\cpu|cont|state [2] & (\cpu|dp|mem_address~1_combout  & \cpu|dp|instruction_reg_i|op_code_flopr|q [2]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~3 .extended_lut = "off";
defparam \cpu|cont|state~3 .lut_mask = 64'h0000000000010000;
defparam \cpu|cont|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y67_N30
cyclonev_lcell_comb \cpu|cont|next_state[7]~0 (
// Equation(s):
// \cpu|cont|next_state[7]~0_combout  = ( \cpu|cont|state~3_combout  & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ((\cpu|dp|instruction_reg_i|op_code_flopr|q [3]) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [0]))) # 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ((!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]) # (!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]))) ) ) # ( !\cpu|cont|state~3_combout  )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|next_state[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|next_state[7]~0 .extended_lut = "off";
defparam \cpu|cont|next_state[7]~0 .lut_mask = 64'hFFFFFFFF7E7E7E7E;
defparam \cpu|cont|next_state[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y67_N32
dffeas \cpu|cont|state[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|next_state[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[7] .is_wysiwyg = "true";
defparam \cpu|cont|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N0
cyclonev_lcell_comb \cpu|dp|mem_address~0 (
// Equation(s):
// \cpu|dp|mem_address~0_combout  = ( \cpu|cont|state [6] & ( !\cpu|cont|state [3] & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [7] & !\cpu|cont|state [1])) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [1]),
	.datad(gnd),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address~0 .extended_lut = "off";
defparam \cpu|dp|mem_address~0 .lut_mask = 64'h0000808000000000;
defparam \cpu|dp|mem_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N6
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout  = ( \cpu|dp|mem_address[14]~3_combout  & ( (\cpu|dp|mem_address~0_combout  & (\cpu|cont|state [2] & (\cpu|dp|mem_address[15]~2_combout  & \cpu|dp|mem_address[13]~4_combout ))) ) )

	.dataa(!\cpu|dp|mem_address~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address[15]~2_combout ),
	.datad(!\cpu|dp|mem_address[13]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 .lut_mask = 64'h0000000000010001;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N0
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N9
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N11
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N36
cyclonev_lcell_comb \cpu|cont|state~4 (
// Equation(s):
// \cpu|cont|state~4_combout  = ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & (\reset~input_o  & \cpu|cont|state~3_combout ))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|cont|state~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~4 .extended_lut = "off";
defparam \cpu|cont|state~4 .lut_mask = 64'h0008000800000000;
defparam \cpu|cont|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N38
dffeas \cpu|cont|state[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[6] .is_wysiwyg = "true";
defparam \cpu|cont|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N21
cyclonev_lcell_comb \cpu|dp|mem_address[13]~4 (
// Equation(s):
// \cpu|dp|mem_address[13]~4_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_B_flopr|q [13] & ( ((!\cpu|cont|state [0] & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) # (\cpu|dp|pc_flopenr|q [13]) ) ) ) # ( !\cpu|dp|mem_address~1_combout  & ( 
// \cpu|dp|reg_B_flopr|q [13] & ( \cpu|dp|pc_flopenr|q [13] ) ) ) # ( \cpu|dp|mem_address~1_combout  & ( !\cpu|dp|reg_B_flopr|q [13] & ( (\cpu|dp|pc_flopenr|q [13] & (((!\cpu|cont|state [6]) # (\cpu|cont|state [7])) # (\cpu|cont|state [0]))) ) ) ) # ( 
// !\cpu|dp|mem_address~1_combout  & ( !\cpu|dp|reg_B_flopr|q [13] & ( \cpu|dp|pc_flopenr|q [13] ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|dp|pc_flopenr|q [13]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_B_flopr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[13]~4 .extended_lut = "off";
defparam \cpu|dp|mem_address[13]~4 .lut_mask = 64'h00FF00DF00FF20FF;
defparam \cpu|dp|mem_address[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y63_N37
dffeas \new_mem|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[13]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux13~1_combout ,\~GND~combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux13~1_combout ,\mux8_i|Mux3~1_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux3~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020200024040004018021008050204122";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N54
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N48
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N50
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N48
cyclonev_lcell_comb \cpu|cont|Selector0~1 (
// Equation(s):
// \cpu|cont|Selector0~1_combout  = ( !\cpu|cont|state [3] & ( \cpu|cont|state [6] & ( (!\cpu|cont|state [2] & (!\cpu|cont|state [1] & ((!\cpu|cont|state [7]) # (\cpu|cont|state [0])))) ) ) ) # ( \cpu|cont|state [3] & ( !\cpu|cont|state [6] & ( 
// (\cpu|cont|state [2] & (\cpu|cont|state [7] & !\cpu|cont|state [1])) ) ) ) # ( !\cpu|cont|state [3] & ( !\cpu|cont|state [6] & ( (\cpu|cont|state [2] & (\cpu|cont|state [0] & (\cpu|cont|state [7] & !\cpu|cont|state [1]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|state [3]),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~1 .extended_lut = "off";
defparam \cpu|cont|Selector0~1 .lut_mask = 64'h01000500A2000000;
defparam \cpu|cont|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N30
cyclonev_lcell_comb \cpu|cont|Selector0~0 (
// Equation(s):
// \cpu|cont|Selector0~0_combout  = ( !\cpu|cont|state [3] & ( (!\cpu|cont|state [6] & ((!\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3])) # 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [2])))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datad(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~0 .extended_lut = "off";
defparam \cpu|cont|Selector0~0 .lut_mask = 64'h4840484000000000;
defparam \cpu|cont|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N12
cyclonev_lcell_comb \cpu|cont|Selector0~2 (
// Equation(s):
// \cpu|cont|Selector0~2_combout  = ( \cpu|cont|Selector0~0_combout  & ( (!\cpu|cont|Selector0~1_combout ) # ((\cpu|cont|state [0] & ((\cpu|dp|instruction_reg_i|op_code_flopr|q [0]) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [1])))) ) ) # ( 
// !\cpu|cont|Selector0~0_combout  & ( (!\cpu|cont|Selector0~1_combout ) # (\cpu|cont|state [0]) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~2 .extended_lut = "off";
defparam \cpu|cont|Selector0~2 .lut_mask = 64'hFF0FFF0FFF07FF07;
defparam \cpu|cont|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y67_N14
dffeas \cpu|cont|state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[3] .is_wysiwyg = "true";
defparam \cpu|cont|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N33
cyclonev_lcell_comb \cpu|cont|state~6 (
// Equation(s):
// \cpu|cont|state~6_combout  = ( !\cpu|cont|state [6] & ( \cpu|cont|state [7] & ( (!\cpu|cont|state [1] & ((!\cpu|cont|state [2]) # (!\cpu|cont|state [3]))) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [3]),
	.datad(gnd),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~6 .extended_lut = "off";
defparam \cpu|cont|state~6 .lut_mask = 64'h00000000A8A80000;
defparam \cpu|cont|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N51
cyclonev_lcell_comb \cpu|cont|state~5 (
// Equation(s):
// \cpu|cont|state~5_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( \cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] $ 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [0]))) ) ) ) # ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( \cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & 
// (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] $ (\cpu|dp|instruction_reg_i|op_code_flopr|q [0]))) ) ) ) # ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & !\cpu|dp|instruction_reg_i|op_code_flopr|q [0])) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~5 .extended_lut = "off";
defparam \cpu|cont|state~5 .lut_mask = 64'h0000500050055005;
defparam \cpu|cont|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y66_N6
cyclonev_lcell_comb \cpu|cont|state~7 (
// Equation(s):
// \cpu|cont|state~7_combout  = ( \cpu|cont|state~5_combout  & ( (!\cpu|cont|state [3]) # (!\cpu|cont|state~6_combout ) ) ) # ( !\cpu|cont|state~5_combout  & ( (!\cpu|cont|state~6_combout ) # ((!\cpu|cont|state [3] & ((!\cpu|cont|state [0]) # 
// (!\cpu|cont|state [2])))) ) )

	.dataa(!\cpu|cont|state [3]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state~6_combout ),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~7 .extended_lut = "off";
defparam \cpu|cont|state~7 .lut_mask = 64'hFAF8FAF8FAFAFAFA;
defparam \cpu|cont|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N26
dffeas \cpu|cont|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[0] .is_wysiwyg = "true";
defparam \cpu|cont|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N3
cyclonev_lcell_comb \cpu|dp|mem_address[15]~2 (
// Equation(s):
// \cpu|dp|mem_address[15]~2_combout  = ( \cpu|dp|reg_B_flopr|q [15] & ( \cpu|dp|pc_flopenr|q [15] ) ) # ( !\cpu|dp|reg_B_flopr|q [15] & ( \cpu|dp|pc_flopenr|q [15] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [15] & ( !\cpu|dp|pc_flopenr|q [15] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_B_flopr|q [15]),
	.dataf(!\cpu|dp|pc_flopenr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[15]~2 .extended_lut = "off";
defparam \cpu|dp|mem_address[15]~2 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout  = ( !\cpu|dp|mem_address[14]~3_combout  & ( (!\cpu|dp|mem_address[15]~2_combout  & (\cpu|cont|state [2] & (\cpu|dp|mem_address~0_combout  & !\cpu|dp|mem_address[13]~4_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[15]~2_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address~0_combout ),
	.datad(!\cpu|dp|mem_address[13]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 .lut_mask = 64'h0200020000000000;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|Decoder0~5 (
// Equation(s):
// \vga|bit_gen|Decoder0~5_combout  = ( \vga_counter_i|counter [2] & ( (!\vga_counter_i|counter [1] & !\vga_counter_i|counter [0]) ) )

	.dataa(gnd),
	.datab(!\vga_counter_i|counter [1]),
	.datac(!\vga_counter_i|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Decoder0~5 .extended_lut = "off";
defparam \vga|bit_gen|Decoder0~5 .lut_mask = 64'h00000000C0C0C0C0;
defparam \vga|bit_gen|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N7
dffeas \vga|bit_gen|p1y[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spry_r[15]~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|spry_r[15]~0_combout  = ( \vga|bit_gen|sprite_f2|state.REG_POS~q  & ( \vga|bit_gen|control|line~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|line~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|state.REG_POS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[15]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spry_r[15]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|bit_gen|sprite_f|spry_r[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N25
dffeas \vga|bit_gen|sprite_f2|spry_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N25
dffeas \vga|bit_gen|p1y[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N31
dffeas \vga|bit_gen|sprite_f2|spry_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N58
dffeas \vga|bit_gen|p1y[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y69_N47
dffeas \vga|bit_gen|sprite_f2|spry_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N33
cyclonev_lcell_comb \vga|bit_gen|p1y[4]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[4]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[4]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N34
dffeas \vga|bit_gen|p1y[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y67_N11
dffeas \vga|bit_gen|sprite_f2|spry_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N9
cyclonev_lcell_comb \vga|bit_gen|p1y[3]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[3]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[3]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y65_N10
dffeas \vga|bit_gen|p1y[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N53
dffeas \vga|bit_gen|sprite_f2|spry_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N6
cyclonev_lcell_comb \vga|bit_gen|p1y[2]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[2]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y65_N8
dffeas \vga|bit_gen|p1y[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spry_r[2]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spry_r[2]~feeder_combout  = ( \vga|bit_gen|p1y [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|p1y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spry_r[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spry_r[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f2|spry_r[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N23
dffeas \vga|bit_gen|sprite_f2|spry_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spry_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N15
cyclonev_lcell_comb \vga|bit_gen|p1y[1]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[1]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N16
dffeas \vga|bit_gen|p1y[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spry_r[1]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spry_r[1]~feeder_combout  = ( \vga|bit_gen|p1y [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|p1y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spry_r[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spry_r[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f2|spry_r[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N52
dffeas \vga|bit_gen|sprite_f2|spry_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spry_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N18
cyclonev_lcell_comb \vga|bit_gen|p1y[0]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[0]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N19
dffeas \vga|bit_gen|p1y[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y67_N37
dffeas \vga|bit_gen|sprite_f2|spry_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add0~10 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add0~10_cout  = CARRY(( !\vga|bit_gen|control|v_count [0] $ (!\vga|bit_gen|sprite_f2|spry_r [0]) ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f2|Add0~11  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [0]) # (\vga|bit_gen|control|v_count [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [0]),
	.datad(!\vga|bit_gen|sprite_f2|spry_r [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f2|Add0~10_cout ),
	.shareout(\vga|bit_gen|sprite_f2|Add0~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add0~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add0~10 .lut_mask = 64'h0000FF0F00000FF0;
defparam \vga|bit_gen|sprite_f2|Add0~10 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add0~6 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add0~6_cout  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [1] $ (\vga|bit_gen|control|v_count [1]) ) + ( \vga|bit_gen|sprite_f2|Add0~11  ) + ( \vga|bit_gen|sprite_f2|Add0~10_cout  ))
// \vga|bit_gen|sprite_f2|Add0~7  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [1] & \vga|bit_gen|control|v_count [1]))

	.dataa(!\vga|bit_gen|sprite_f2|spry_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add0~10_cout ),
	.sharein(\vga|bit_gen|sprite_f2|Add0~11 ),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f2|Add0~6_cout ),
	.shareout(\vga|bit_gen|sprite_f2|Add0~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add0~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add0~6 .lut_mask = 64'h000000AA0000AA55;
defparam \vga|bit_gen|sprite_f2|Add0~6 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add0~2 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add0~2_cout  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [2] $ (\vga|bit_gen|control|v_count [2]) ) + ( \vga|bit_gen|sprite_f2|Add0~7  ) + ( \vga|bit_gen|sprite_f2|Add0~6_cout  ))
// \vga|bit_gen|sprite_f2|Add0~3  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [2] & \vga|bit_gen|control|v_count [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [2]),
	.datad(!\vga|bit_gen|control|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add0~6_cout ),
	.sharein(\vga|bit_gen|sprite_f2|Add0~7 ),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f2|Add0~2_cout ),
	.shareout(\vga|bit_gen|sprite_f2|Add0~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add0~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add0~2 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f2|Add0~2 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[0]~41 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[0]~41_sumout  = SUM(( !\vga|bit_gen|sprite_f2|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_f2|Add0~3  ) + ( \vga|bit_gen|sprite_f2|Add0~2_cout  ))
// \vga|bit_gen|sprite_f2|spr_diff[0]~42  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_f2|Add0~3  ) + ( \vga|bit_gen|sprite_f2|Add0~2_cout  ))
// \vga|bit_gen|sprite_f2|spr_diff[0]~43  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [3] & \vga|bit_gen|control|v_count [3]))

	.dataa(!\vga|bit_gen|sprite_f2|spry_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add0~2_cout ),
	.sharein(\vga|bit_gen|sprite_f2|Add0~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[0]~41_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[0]~42 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[0]~43 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[0]~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[0]~41 .lut_mask = 64'h000000AA0000AA55;
defparam \vga|bit_gen|sprite_f2|spr_diff[0]~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[1]~49 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[1]~49_sumout  = SUM(( !\vga|bit_gen|sprite_f2|spry_r [4] $ (\vga|bit_gen|control|v_count [4]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[0]~43  ) + ( \vga|bit_gen|sprite_f2|spr_diff[0]~42  ))
// \vga|bit_gen|sprite_f2|spr_diff[1]~50  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [4] $ (\vga|bit_gen|control|v_count [4]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[0]~43  ) + ( \vga|bit_gen|sprite_f2|spr_diff[0]~42  ))
// \vga|bit_gen|sprite_f2|spr_diff[1]~51  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [4] & \vga|bit_gen|control|v_count [4]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|spry_r [4]),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[0]~42 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[0]~43 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[1]~49_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[1]~50 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[1]~51 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[1]~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[1]~49 .lut_mask = 64'h000000CC0000CC33;
defparam \vga|bit_gen|sprite_f2|spr_diff[1]~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[2]~45 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[2]~45_sumout  = SUM(( !\vga|bit_gen|sprite_f2|spry_r [5] $ (\vga|bit_gen|control|v_count [5]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_f2|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_f2|spr_diff[2]~46  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [5] $ (\vga|bit_gen|control|v_count [5]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_f2|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_f2|spr_diff[2]~47  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [5] & \vga|bit_gen|control|v_count [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [5]),
	.datad(!\vga|bit_gen|control|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[1]~50 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[1]~51 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[2]~45_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[2]~46 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[2]~47 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[2]~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[2]~45 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f2|spr_diff[2]~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[3]~37 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[3]~37_sumout  = SUM(( !\vga|bit_gen|control|v_count [6] $ (\vga|bit_gen|sprite_f2|spry_r [6]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_f2|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_f2|spr_diff[3]~38  = CARRY(( !\vga|bit_gen|control|v_count [6] $ (\vga|bit_gen|sprite_f2|spry_r [6]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_f2|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_f2|spr_diff[3]~39  = SHARE((\vga|bit_gen|control|v_count [6] & !\vga|bit_gen|sprite_f2|spry_r [6]))

	.dataa(!\vga|bit_gen|control|v_count [6]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[2]~46 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[2]~47 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[3]~37_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[3]~38 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[3]~39 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[3]~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[3]~37 .lut_mask = 64'h000050500000A5A5;
defparam \vga|bit_gen|sprite_f2|spr_diff[3]~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[4]~21 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout  = SUM(( !\vga|bit_gen|sprite_f2|spry_r [7] $ (\vga|bit_gen|control|v_count [7]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[3]~39  ) + ( \vga|bit_gen|sprite_f2|spr_diff[3]~38  ))
// \vga|bit_gen|sprite_f2|spr_diff[4]~22  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [7] $ (\vga|bit_gen|control|v_count [7]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[3]~39  ) + ( \vga|bit_gen|sprite_f2|spr_diff[3]~38  ))
// \vga|bit_gen|sprite_f2|spr_diff[4]~23  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [7] & \vga|bit_gen|control|v_count [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [7]),
	.datad(!\vga|bit_gen|control|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[3]~38 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[3]~39 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[4]~22 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[4]~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[4]~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[4]~21 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f2|spr_diff[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X35_Y70_N55
dffeas \vga|bit_gen|p1y[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N41
dffeas \vga|bit_gen|sprite_f2|spry_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[5]~25 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout  = SUM(( !\vga|bit_gen|control|v_count [8] $ (\vga|bit_gen|sprite_f2|spry_r [8]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[4]~23  ) + ( \vga|bit_gen|sprite_f2|spr_diff[4]~22  ))
// \vga|bit_gen|sprite_f2|spr_diff[5]~26  = CARRY(( !\vga|bit_gen|control|v_count [8] $ (\vga|bit_gen|sprite_f2|spry_r [8]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[4]~23  ) + ( \vga|bit_gen|sprite_f2|spr_diff[4]~22  ))
// \vga|bit_gen|sprite_f2|spr_diff[5]~27  = SHARE((\vga|bit_gen|control|v_count [8] & !\vga|bit_gen|sprite_f2|spry_r [8]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [8]),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[4]~22 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[4]~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[5]~26 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[5]~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[5]~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[5]~25 .lut_mask = 64'h000030300000C3C3;
defparam \vga|bit_gen|sprite_f2|spr_diff[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~24 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~24_combout  = ( \vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout  & ( \vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout  & ( (\reset~input_o  & (\vga|bit_gen|control|line~q  & \vga|bit_gen|sprite_f2|state.WAIT_POS~q )) ) ) ) # ( 
// !\vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout  & ( \vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout  & ( (\reset~input_o  & (\vga|bit_gen|control|line~q  & \vga|bit_gen|sprite_f2|state.WAIT_POS~q )) ) ) ) # ( \vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout  & ( 
// !\vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout  & ( (\reset~input_o  & (\vga|bit_gen|control|line~q  & \vga|bit_gen|sprite_f2|state.WAIT_POS~q )) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout  & ( !\vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout  & 
// ( (\reset~input_o  & (\vga|bit_gen|control|line~q  & ((\vga|bit_gen|sprite_f2|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_f2|state.ACTIVE~q )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\vga|bit_gen|control|line~q ),
	.datac(!\vga|bit_gen|sprite_f2|state.ACTIVE~q ),
	.datad(!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.datae(!\vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~24 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~24 .lut_mask = 64'h0111001100110011;
defparam \vga|bit_gen|sprite_f2|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N24
cyclonev_lcell_comb \vga|bit_gen|p1y[11]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[11]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[11]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N25
dffeas \vga|bit_gen|p1y[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spry_r[11]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spry_r[11]~feeder_combout  = \vga|bit_gen|p1y [11]

	.dataa(!\vga|bit_gen|p1y [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spry_r[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[11]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spry_r[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \vga|bit_gen|sprite_f2|spry_r[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N16
dffeas \vga|bit_gen|sprite_f2|spry_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spry_r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N54
cyclonev_lcell_comb \vga|bit_gen|p1y[10]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[10]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[10]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N55
dffeas \vga|bit_gen|p1y[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y67_N41
dffeas \vga|bit_gen|sprite_f2|spry_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N28
dffeas \vga|bit_gen|p1y[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spry_r[9]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spry_r[9]~feeder_combout  = ( \vga|bit_gen|p1y [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|p1y [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spry_r[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[9]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spry_r[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f2|spry_r[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N20
dffeas \vga|bit_gen|sprite_f2|spry_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spry_r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[6]~29 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[6]~29_sumout  = SUM(( !\vga|bit_gen|sprite_f2|spry_r [9] $ (\vga|bit_gen|control|v_count [9]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[5]~27  ) + ( \vga|bit_gen|sprite_f2|spr_diff[5]~26  ))
// \vga|bit_gen|sprite_f2|spr_diff[6]~30  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [9] $ (\vga|bit_gen|control|v_count [9]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[5]~27  ) + ( \vga|bit_gen|sprite_f2|spr_diff[5]~26  ))
// \vga|bit_gen|sprite_f2|spr_diff[6]~31  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [9] & \vga|bit_gen|control|v_count [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [9]),
	.datad(!\vga|bit_gen|control|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[5]~26 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[5]~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[6]~29_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[6]~30 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[6]~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[6]~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[6]~29 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f2|spr_diff[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[7]~33 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[7]~33_sumout  = SUM(( !\vga|bit_gen|sprite_f2|spry_r [10] $ (\vga|bit_gen|control|v_count [10]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[6]~31  ) + ( \vga|bit_gen|sprite_f2|spr_diff[6]~30  ))
// \vga|bit_gen|sprite_f2|spr_diff[7]~34  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [10] $ (\vga|bit_gen|control|v_count [10]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[6]~31  ) + ( \vga|bit_gen|sprite_f2|spr_diff[6]~30  ))
// \vga|bit_gen|sprite_f2|spr_diff[7]~35  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [10] & \vga|bit_gen|control|v_count [10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [10]),
	.datad(!\vga|bit_gen|control|v_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[6]~30 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[6]~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[7]~33_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[7]~34 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[7]~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[7]~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[7]~33 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f2|spr_diff[7]~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[8]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[8]~1_sumout  = SUM(( !\vga|bit_gen|control|v_count [11] $ (\vga|bit_gen|sprite_f2|spry_r [11]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[7]~35  ) + ( \vga|bit_gen|sprite_f2|spr_diff[7]~34  ))
// \vga|bit_gen|sprite_f2|spr_diff[8]~2  = CARRY(( !\vga|bit_gen|control|v_count [11] $ (\vga|bit_gen|sprite_f2|spry_r [11]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[7]~35  ) + ( \vga|bit_gen|sprite_f2|spr_diff[7]~34  ))
// \vga|bit_gen|sprite_f2|spr_diff[8]~3  = SHARE((\vga|bit_gen|control|v_count [11] & !\vga|bit_gen|sprite_f2|spry_r [11]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [11]),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[7]~34 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[7]~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[8]~1_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[8]~2 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[8]~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[8]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[8]~1 .lut_mask = 64'h000030300000C3C3;
defparam \vga|bit_gen|sprite_f2|spr_diff[8]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N57
cyclonev_lcell_comb \vga|bit_gen|p1y[13]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[13]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[13]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y67_N59
dffeas \vga|bit_gen|p1y[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N46
dffeas \vga|bit_gen|sprite_f2|spry_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N49
dffeas \vga|bit_gen|p1y[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spry_r[12]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spry_r[12]~feeder_combout  = ( \vga|bit_gen|p1y [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|p1y [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spry_r[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[12]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spry_r[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f2|spry_r[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N49
dffeas \vga|bit_gen|sprite_f2|spry_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spry_r[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[9]~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[9]~5_sumout  = SUM(( !\vga|bit_gen|sprite_f2|spry_r [12] $ (\vga|bit_gen|control|v_count [12]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[8]~3  ) + ( \vga|bit_gen|sprite_f2|spr_diff[8]~2  ))
// \vga|bit_gen|sprite_f2|spr_diff[9]~6  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [12] $ (\vga|bit_gen|control|v_count [12]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[8]~3  ) + ( \vga|bit_gen|sprite_f2|spr_diff[8]~2  ))
// \vga|bit_gen|sprite_f2|spr_diff[9]~7  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [12] & \vga|bit_gen|control|v_count [12]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|spry_r [12]),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[8]~2 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[8]~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[9]~5_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[9]~6 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[9]~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[9]~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[9]~5 .lut_mask = 64'h000000CC0000CC33;
defparam \vga|bit_gen|sprite_f2|spr_diff[9]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[10]~9 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[10]~9_sumout  = SUM(( !\vga|bit_gen|sprite_f2|spry_r [13] $ (\vga|bit_gen|control|v_count [13]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[9]~7  ) + ( \vga|bit_gen|sprite_f2|spr_diff[9]~6  ))
// \vga|bit_gen|sprite_f2|spr_diff[10]~10  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [13] $ (\vga|bit_gen|control|v_count [13]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[9]~7  ) + ( \vga|bit_gen|sprite_f2|spr_diff[9]~6  ))
// \vga|bit_gen|sprite_f2|spr_diff[10]~11  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [13] & \vga|bit_gen|control|v_count [13]))

	.dataa(!\vga|bit_gen|sprite_f2|spry_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[9]~6 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[9]~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[10]~9_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[10]~10 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[10]~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[10]~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[10]~9 .lut_mask = 64'h000000AA0000AA55;
defparam \vga|bit_gen|sprite_f2|spr_diff[10]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~25 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~25_combout  = ( !\vga|bit_gen|sprite_f2|spr_diff[7]~33_sumout  & ( (\vga|bit_gen|sprite_f2|state.ACTIVE~q  & (!\vga|bit_gen|sprite_f2|spr_diff[6]~29_sumout  & (!\vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout  & 
// !\vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout ))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.ACTIVE~q ),
	.datab(!\vga|bit_gen|sprite_f2|spr_diff[6]~29_sumout ),
	.datac(!\vga|bit_gen|sprite_f2|spr_diff[5]~25_sumout ),
	.datad(!\vga|bit_gen|sprite_f2|spr_diff[4]~21_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_diff[7]~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~25 .lut_mask = 64'h4000400000000000;
defparam \vga|bit_gen|sprite_f2|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~26 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~26_combout  = ( !\vga|bit_gen|sprite_f2|spr_diff[9]~5_sumout  & ( \vga|bit_gen|sprite_f2|state~25_combout  & ( (!\vga|bit_gen|sprite_f2|spr_diff[8]~1_sumout  & !\vga|bit_gen|sprite_f2|spr_diff[10]~9_sumout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_diff[8]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_diff[10]~9_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f2|spr_diff[9]~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|state~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~26 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~26 .lut_mask = 64'h00000000A0A00000;
defparam \vga|bit_gen|sprite_f2|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|p1y[15]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[15]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[15]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N40
dffeas \vga|bit_gen|p1y[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N46
dffeas \vga|bit_gen|sprite_f2|spry_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N36
cyclonev_lcell_comb \vga|bit_gen|p1y[14]~feeder (
// Equation(s):
// \vga|bit_gen|p1y[14]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1y[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1y[14]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1y[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1y[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N37
dffeas \vga|bit_gen|p1y[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1y[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1y[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1y[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N20
dffeas \vga|bit_gen|sprite_f2|spry_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1y [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spry_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spry_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spry_r[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[11]~13 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[11]~13_sumout  = SUM(( !\vga|bit_gen|sprite_f2|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[10]~11  ) + ( \vga|bit_gen|sprite_f2|spr_diff[10]~10  ))
// \vga|bit_gen|sprite_f2|spr_diff[11]~14  = CARRY(( !\vga|bit_gen|sprite_f2|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[10]~11  ) + ( \vga|bit_gen|sprite_f2|spr_diff[10]~10  ))
// \vga|bit_gen|sprite_f2|spr_diff[11]~15  = SHARE((!\vga|bit_gen|sprite_f2|spry_r [14] & \vga|bit_gen|control|v_count [14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [14]),
	.datad(!\vga|bit_gen|control|v_count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[10]~10 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[10]~11 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[11]~13_sumout ),
	.cout(\vga|bit_gen|sprite_f2|spr_diff[11]~14 ),
	.shareout(\vga|bit_gen|sprite_f2|spr_diff[11]~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[11]~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[11]~13 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f2|spr_diff[11]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_diff[12]~17 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_diff[12]~17_sumout  = SUM(( !\vga|bit_gen|control|v_count [15] $ (\vga|bit_gen|sprite_f2|spry_r [15]) ) + ( \vga|bit_gen|sprite_f2|spr_diff[11]~15  ) + ( \vga|bit_gen|sprite_f2|spr_diff[11]~14  ))

	.dataa(!\vga|bit_gen|control|v_count [15]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spry_r [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|spr_diff[11]~14 ),
	.sharein(\vga|bit_gen|sprite_f2|spr_diff[11]~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|spr_diff[12]~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_diff[12]~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_diff[12]~17 .lut_mask = 64'h000000000000A5A5;
defparam \vga|bit_gen|sprite_f2|spr_diff[12]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N12
cyclonev_lcell_comb \vga|bit_gen|p1x[12]~feeder (
// Equation(s):
// \vga|bit_gen|p1x[12]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1x[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1x[12]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1x[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1x[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N45
cyclonev_lcell_comb \vga|bit_gen|Decoder0~2 (
// Equation(s):
// \vga|bit_gen|Decoder0~2_combout  = ( \vga_counter_i|counter [1] & ( (\vga_counter_i|counter [0] & !\vga_counter_i|counter [2]) ) )

	.dataa(!\vga_counter_i|counter [0]),
	.datab(!\vga_counter_i|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Decoder0~2 .extended_lut = "off";
defparam \vga|bit_gen|Decoder0~2 .lut_mask = 64'h0000000044444444;
defparam \vga|bit_gen|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N14
dffeas \vga|bit_gen|p1x[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1x[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N34
dffeas \vga|bit_gen|sprite_f2|sprx_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N43
dffeas \vga|bit_gen|p1x[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N32
dffeas \vga|bit_gen|sprite_f2|sprx_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y65_N30
cyclonev_lcell_comb \vga|bit_gen|p1x[10]~feeder (
// Equation(s):
// \vga|bit_gen|p1x[10]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1x[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1x[10]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1x[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1x[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y65_N31
dffeas \vga|bit_gen|p1x[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1x[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N29
dffeas \vga|bit_gen|sprite_f2|sprx_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y65_N12
cyclonev_lcell_comb \vga|bit_gen|p1x[9]~feeder (
// Equation(s):
// \vga|bit_gen|p1x[9]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1x[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1x[9]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1x[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1x[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y65_N13
dffeas \vga|bit_gen|p1x[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1x[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N26
dffeas \vga|bit_gen|sprite_f2|sprx_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N13
dffeas \vga|bit_gen|p1x[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N5
dffeas \vga|bit_gen|sprite_f2|sprx_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y65_N40
dffeas \vga|bit_gen|p1x[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N56
dffeas \vga|bit_gen|sprite_f2|sprx_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N45
cyclonev_lcell_comb \vga|bit_gen|p1x[6]~feeder (
// Equation(s):
// \vga|bit_gen|p1x[6]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1x[6]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1x[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N47
dffeas \vga|bit_gen|p1x[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1x[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N53
dffeas \vga|bit_gen|sprite_f2|sprx_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N17
dffeas \vga|bit_gen|p1x[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N17
dffeas \vga|bit_gen|sprite_f2|sprx_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N51
cyclonev_lcell_comb \vga|bit_gen|p1x[4]~feeder (
// Equation(s):
// \vga|bit_gen|p1x[4]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1x[4]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1x[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N53
dffeas \vga|bit_gen|p1x[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1x[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N11
dffeas \vga|bit_gen|sprite_f2|sprx_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N42
cyclonev_lcell_comb \vga|bit_gen|p1x[3]~feeder (
// Equation(s):
// \vga|bit_gen|p1x[3]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1x[3]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1x[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N44
dffeas \vga|bit_gen|p1x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1x[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N23
dffeas \vga|bit_gen|sprite_f2|sprx_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N48
cyclonev_lcell_comb \vga|bit_gen|p1x[2]~feeder (
// Equation(s):
// \vga|bit_gen|p1x[2]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1x[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1x[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N49
dffeas \vga|bit_gen|p1x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1x[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N59
dffeas \vga|bit_gen|sprite_f2|sprx_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y66_N58
dffeas \vga|bit_gen|p1x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N50
dffeas \vga|bit_gen|sprite_f2|sprx_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~62 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~62_cout  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|sprx_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f2|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~62 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~62 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f2|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~33 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~33_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~62_cout  ))
// \vga|bit_gen|sprite_f2|Add1~34  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|sprx_r [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~33_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~29 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~29_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~34  ))
// \vga|bit_gen|sprite_f2|Add1~30  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|sprx_r [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~29_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~25 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~25_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~30  ))
// \vga|bit_gen|sprite_f2|Add1~26  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|sprx_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~25_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~45 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~45_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~26  ))
// \vga|bit_gen|sprite_f2|Add1~46  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~26  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|sprx_r [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~45_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~45 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f2|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~41 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~41_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~46  ))
// \vga|bit_gen|sprite_f2|Add1~42  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~46  ))

	.dataa(!\vga|bit_gen|sprite_f2|sprx_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~41_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~41 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_f2|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~37 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~37_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~42  ))
// \vga|bit_gen|sprite_f2|Add1~38  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|sprx_r [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~37_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f2|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~57 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~57_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~38  ))
// \vga|bit_gen|sprite_f2|Add1~58  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|sprx_r [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~57_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~57 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~57 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f2|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~53 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~53_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~58  ))
// \vga|bit_gen|sprite_f2|Add1~54  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|sprx_r [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~53_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f2|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~49 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~49_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~54  ))
// \vga|bit_gen|sprite_f2|Add1~50  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|sprx_r [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~49_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f2|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~21 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~21_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~50  ))
// \vga|bit_gen|sprite_f2|Add1~22  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~50  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|sprx_r [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~21_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~9 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~9_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~22  ))
// \vga|bit_gen|sprite_f2|Add1~10  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|sprx_r [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~9_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N9
cyclonev_lcell_comb \vga|bit_gen|p1x[13]~feeder (
// Equation(s):
// \vga|bit_gen|p1x[13]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1x[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1x[13]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1x[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1x[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N11
dffeas \vga|bit_gen|p1x[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1x[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N38
dffeas \vga|bit_gen|sprite_f2|sprx_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~5_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~10  ))
// \vga|bit_gen|sprite_f2|Add1~6  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|sprx_r [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~5_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N47
dffeas \vga|bit_gen|p1x[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N40
dffeas \vga|bit_gen|sprite_f2|sprx_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~1_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~6  ))
// \vga|bit_gen|sprite_f2|Add1~2  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|sprx_r [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~1_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~11 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~11_combout  = ( \vga|bit_gen|sprite_f2|Add1~5_sumout  & ( \vga|bit_gen|sprite_f2|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [13]) # ((!\vga|bit_gen|control|h_count [14]) # ((!\vga|bit_gen|control|h_count [12] & 
// \vga|bit_gen|sprite_f2|Add1~9_sumout ))) ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~5_sumout  & ( \vga|bit_gen|sprite_f2|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14]) # ((!\vga|bit_gen|control|h_count [12] & (!\vga|bit_gen|control|h_count [13] & 
// \vga|bit_gen|sprite_f2|Add1~9_sumout ))) ) ) ) # ( \vga|bit_gen|sprite_f2|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14] & ((!\vga|bit_gen|control|h_count [13]) # ((!\vga|bit_gen|control|h_count [12] & 
// \vga|bit_gen|sprite_f2|Add1~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [12] & (!\vga|bit_gen|control|h_count [13] & (\vga|bit_gen|sprite_f2|Add1~9_sumout  & 
// !\vga|bit_gen|control|h_count [14]))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [12]),
	.datab(!\vga|bit_gen|control|h_count [13]),
	.datac(!\vga|bit_gen|sprite_f2|Add1~9_sumout ),
	.datad(!\vga|bit_gen|control|h_count [14]),
	.datae(!\vga|bit_gen|sprite_f2|Add1~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~11 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~11 .lut_mask = 64'h0800CE00FF08FFCE;
defparam \vga|bit_gen|sprite_f2|LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~0_combout  = ( \vga|bit_gen|sprite_f2|Add1~5_sumout  & ( \vga|bit_gen|sprite_f2|Add1~1_sumout  & ( (\vga|bit_gen|control|h_count [14] & (\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f2|Add1~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~5_sumout  & ( \vga|bit_gen|sprite_f2|Add1~1_sumout  & ( (\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f2|Add1~9_sumout )))) ) ) ) # ( \vga|bit_gen|sprite_f2|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14] & (\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f2|Add1~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f2|Add1~9_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [12]),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(!\vga|bit_gen|sprite_f2|Add1~9_sumout ),
	.datad(!\vga|bit_gen|control|h_count [13]),
	.datae(!\vga|bit_gen|sprite_f2|Add1~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~0 .lut_mask = 64'h8400008421000021;
defparam \vga|bit_gen|sprite_f2|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N10
dffeas \vga|bit_gen|p1x[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N8
dffeas \vga|bit_gen|sprite_f2|sprx_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~13 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~13_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~2  ))
// \vga|bit_gen|sprite_f2|Add1~14  = CARRY(( \vga|bit_gen|sprite_f2|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~2  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|sprx_r [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~13_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~13 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add1~17 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add1~17_sumout  = SUM(( \vga|bit_gen|sprite_f2|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f2|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|sprx_r [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add1~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~1_combout  = ( \vga|bit_gen|sprite_f2|Add1~13_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~17_sumout  ) ) # ( !\vga|bit_gen|sprite_f2|Add1~13_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~17_sumout  & ( \vga|bit_gen|control|h_count 
// [15] ) ) )

	.dataa(!\vga|bit_gen|control|h_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f2|Add1~13_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~1 .lut_mask = 64'h5555FFFF00000000;
defparam \vga|bit_gen|sprite_f2|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~10 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~10_combout  = ( !\vga|bit_gen|control|h_count [11] & ( \vga|bit_gen|sprite_f2|Add1~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [11]),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~10 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|bit_gen|sprite_f2|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~12 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~12_combout  = ( \vga|bit_gen|sprite_f2|Add1~17_sumout  & ( \vga|bit_gen|sprite_f2|Add1~13_sumout  & ( \vga|bit_gen|control|h_count [15] ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~17_sumout  & ( 
// !\vga|bit_gen|sprite_f2|Add1~13_sumout  & ( !\vga|bit_gen|control|h_count [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f2|Add1~17_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~12 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~12 .lut_mask = 64'hF0F0000000000F0F;
defparam \vga|bit_gen|sprite_f2|LessThan2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N30
cyclonev_lcell_comb \vga|bit_gen|p1x[0]~feeder (
// Equation(s):
// \vga|bit_gen|p1x[0]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p1x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p1x[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p1x[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p1x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y63_N31
dffeas \vga|bit_gen|p1x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p1x[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p1x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p1x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|p1x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N56
dffeas \vga|bit_gen|sprite_f2|sprx_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p1x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|sprx_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|sprx_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|sprx_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~3 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~3_combout  = ( \vga|bit_gen|control|h_count [2] & ( \vga|bit_gen|sprite_f2|Add1~33_sumout  & ( (!\vga|bit_gen|sprite_f2|sprx_r [1] & ((!\vga|bit_gen|control|h_count [1]) # ((!\vga|bit_gen|control|h_count [0] & 
// \vga|bit_gen|sprite_f2|sprx_r [0])))) # (\vga|bit_gen|sprite_f2|sprx_r [1] & (!\vga|bit_gen|control|h_count [1] & (!\vga|bit_gen|control|h_count [0] & \vga|bit_gen|sprite_f2|sprx_r [0]))) ) ) ) # ( !\vga|bit_gen|control|h_count [2] & ( 
// \vga|bit_gen|sprite_f2|Add1~33_sumout  ) ) # ( !\vga|bit_gen|control|h_count [2] & ( !\vga|bit_gen|sprite_f2|Add1~33_sumout  & ( (!\vga|bit_gen|sprite_f2|sprx_r [1] & ((!\vga|bit_gen|control|h_count [1]) # ((!\vga|bit_gen|control|h_count [0] & 
// \vga|bit_gen|sprite_f2|sprx_r [0])))) # (\vga|bit_gen|sprite_f2|sprx_r [1] & (!\vga|bit_gen|control|h_count [1] & (!\vga|bit_gen|control|h_count [0] & \vga|bit_gen|sprite_f2|sprx_r [0]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|sprx_r [1]),
	.datab(!\vga|bit_gen|control|h_count [1]),
	.datac(!\vga|bit_gen|control|h_count [0]),
	.datad(!\vga|bit_gen|sprite_f2|sprx_r [0]),
	.datae(!\vga|bit_gen|control|h_count [2]),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~3 .lut_mask = 64'h88E80000FFFF88E8;
defparam \vga|bit_gen|sprite_f2|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~4 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~4_combout  = ( \vga|bit_gen|sprite_f2|Add1~25_sumout  & ( (!\vga|bit_gen|control|h_count [4]) # ((!\vga|bit_gen|sprite_f2|Add1~29_sumout  & (\vga|bit_gen|sprite_f2|LessThan2~3_combout  & !\vga|bit_gen|control|h_count [3])) 
// # (\vga|bit_gen|sprite_f2|Add1~29_sumout  & ((!\vga|bit_gen|control|h_count [3]) # (\vga|bit_gen|sprite_f2|LessThan2~3_combout )))) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~25_sumout  & ( (!\vga|bit_gen|control|h_count [4] & 
// ((!\vga|bit_gen|sprite_f2|Add1~29_sumout  & (\vga|bit_gen|sprite_f2|LessThan2~3_combout  & !\vga|bit_gen|control|h_count [3])) # (\vga|bit_gen|sprite_f2|Add1~29_sumout  & ((!\vga|bit_gen|control|h_count [3]) # (\vga|bit_gen|sprite_f2|LessThan2~3_combout 
// ))))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|Add1~29_sumout ),
	.datab(!\vga|bit_gen|control|h_count [4]),
	.datac(!\vga|bit_gen|sprite_f2|LessThan2~3_combout ),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~4 .lut_mask = 64'h4C044C04DFCDDFCD;
defparam \vga|bit_gen|sprite_f2|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~2 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~2_combout  = ( \vga|bit_gen|sprite_f2|Add1~21_sumout  & ( !\vga|bit_gen|control|h_count [11] ) ) # ( !\vga|bit_gen|sprite_f2|Add1~21_sumout  & ( \vga|bit_gen|control|h_count [11] ) )

	.dataa(!\vga|bit_gen|control|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \vga|bit_gen|sprite_f2|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~6 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~6_combout  = ( \vga|bit_gen|control|h_count [6] & ( \vga|bit_gen|sprite_f2|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [7]) # ((\vga|bit_gen|sprite_f2|Add1~45_sumout  & (!\vga|bit_gen|control|h_count [5] & 
// \vga|bit_gen|sprite_f2|Add1~41_sumout ))) ) ) ) # ( !\vga|bit_gen|control|h_count [6] & ( \vga|bit_gen|sprite_f2|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [7]) # (((\vga|bit_gen|sprite_f2|Add1~45_sumout  & !\vga|bit_gen|control|h_count [5])) # 
// (\vga|bit_gen|sprite_f2|Add1~41_sumout )) ) ) ) # ( \vga|bit_gen|control|h_count [6] & ( !\vga|bit_gen|sprite_f2|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [7] & (\vga|bit_gen|sprite_f2|Add1~45_sumout  & (!\vga|bit_gen|control|h_count [5] & 
// \vga|bit_gen|sprite_f2|Add1~41_sumout ))) ) ) ) # ( !\vga|bit_gen|control|h_count [6] & ( !\vga|bit_gen|sprite_f2|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [7] & (((\vga|bit_gen|sprite_f2|Add1~45_sumout  & !\vga|bit_gen|control|h_count [5])) # 
// (\vga|bit_gen|sprite_f2|Add1~41_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [7]),
	.datab(!\vga|bit_gen|sprite_f2|Add1~45_sumout ),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|sprite_f2|Add1~41_sumout ),
	.datae(!\vga|bit_gen|control|h_count [6]),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~6 .lut_mask = 64'h20AA0020BAFFAABA;
defparam \vga|bit_gen|sprite_f2|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~5_combout  = ( \vga|bit_gen|sprite_f2|Add1~41_sumout  & ( \vga|bit_gen|sprite_f2|Add1~45_sumout  & ( (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f2|Add1~37_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~41_sumout  & ( \vga|bit_gen|sprite_f2|Add1~45_sumout  & ( (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f2|Add1~37_sumout )))) ) ) ) # ( \vga|bit_gen|sprite_f2|Add1~41_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~45_sumout  & ( (!\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f2|Add1~37_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~41_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~45_sumout  & ( (!\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f2|Add1~37_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [5]),
	.datab(!\vga|bit_gen|control|h_count [7]),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|sprite_f2|Add1~37_sumout ),
	.datae(!\vga|bit_gen|sprite_f2|Add1~41_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~5 .lut_mask = 64'h8020080240100401;
defparam \vga|bit_gen|sprite_f2|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~8 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~8_combout  = ( \vga|bit_gen|sprite_f2|Add1~57_sumout  & ( \vga|bit_gen|sprite_f2|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10]) # ((!\vga|bit_gen|control|h_count [8] & ((!\vga|bit_gen|control|h_count [9]) # 
// (\vga|bit_gen|sprite_f2|Add1~53_sumout ))) # (\vga|bit_gen|control|h_count [8] & (\vga|bit_gen|sprite_f2|Add1~53_sumout  & !\vga|bit_gen|control|h_count [9]))) ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~57_sumout  & ( \vga|bit_gen|sprite_f2|Add1~49_sumout  & 
// ( (!\vga|bit_gen|control|h_count [10]) # ((\vga|bit_gen|sprite_f2|Add1~53_sumout  & !\vga|bit_gen|control|h_count [9])) ) ) ) # ( \vga|bit_gen|sprite_f2|Add1~57_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10] & 
// ((!\vga|bit_gen|control|h_count [8] & ((!\vga|bit_gen|control|h_count [9]) # (\vga|bit_gen|sprite_f2|Add1~53_sumout ))) # (\vga|bit_gen|control|h_count [8] & (\vga|bit_gen|sprite_f2|Add1~53_sumout  & !\vga|bit_gen|control|h_count [9])))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f2|Add1~57_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10] & (\vga|bit_gen|sprite_f2|Add1~53_sumout  & !\vga|bit_gen|control|h_count [9])) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [10]),
	.datab(!\vga|bit_gen|control|h_count [8]),
	.datac(!\vga|bit_gen|sprite_f2|Add1~53_sumout ),
	.datad(!\vga|bit_gen|control|h_count [9]),
	.datae(!\vga|bit_gen|sprite_f2|Add1~57_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~8 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~8 .lut_mask = 64'h0A008A08AFAAEFAE;
defparam \vga|bit_gen|sprite_f2|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~7 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~7_combout  = ( \vga|bit_gen|sprite_f2|Add1~57_sumout  & ( \vga|bit_gen|sprite_f2|Add1~49_sumout  & ( (\vga|bit_gen|control|h_count [8] & (\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [9] $ 
// (\vga|bit_gen|sprite_f2|Add1~53_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~57_sumout  & ( \vga|bit_gen|sprite_f2|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [8] & (\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [9] $ 
// (\vga|bit_gen|sprite_f2|Add1~53_sumout )))) ) ) ) # ( \vga|bit_gen|sprite_f2|Add1~57_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~49_sumout  & ( (\vga|bit_gen|control|h_count [8] & (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [9] $ 
// (\vga|bit_gen|sprite_f2|Add1~53_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~57_sumout  & ( !\vga|bit_gen|sprite_f2|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [8] & (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [9] $ 
// (\vga|bit_gen|sprite_f2|Add1~53_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [8]),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|control|h_count [10]),
	.datad(!\vga|bit_gen|sprite_f2|Add1~53_sumout ),
	.datae(!\vga|bit_gen|sprite_f2|Add1~57_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~7 .lut_mask = 64'h8020401008020401;
defparam \vga|bit_gen|sprite_f2|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~9 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~9_combout  = ( \vga|bit_gen|sprite_f2|LessThan2~8_combout  & ( \vga|bit_gen|sprite_f2|LessThan2~7_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~2_combout  ) ) ) # ( !\vga|bit_gen|sprite_f2|LessThan2~8_combout  & ( 
// \vga|bit_gen|sprite_f2|LessThan2~7_combout  & ( (!\vga|bit_gen|sprite_f2|LessThan2~2_combout  & (((\vga|bit_gen|sprite_f2|LessThan2~4_combout  & \vga|bit_gen|sprite_f2|LessThan2~5_combout )) # (\vga|bit_gen|sprite_f2|LessThan2~6_combout ))) ) ) ) # ( 
// \vga|bit_gen|sprite_f2|LessThan2~8_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~7_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~2_combout  ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|LessThan2~4_combout ),
	.datab(!\vga|bit_gen|sprite_f2|LessThan2~2_combout ),
	.datac(!\vga|bit_gen|sprite_f2|LessThan2~6_combout ),
	.datad(!\vga|bit_gen|sprite_f2|LessThan2~5_combout ),
	.datae(!\vga|bit_gen|sprite_f2|LessThan2~8_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|LessThan2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~9 .lut_mask = 64'h0000CCCC0C4CCCCC;
defparam \vga|bit_gen|sprite_f2|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~13 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~13_combout  = ( \vga|bit_gen|sprite_f2|LessThan2~12_combout  & ( \vga|bit_gen|sprite_f2|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_f2|LessThan2~11_combout  & (!\vga|bit_gen|sprite_f2|LessThan2~0_combout  & 
// !\vga|bit_gen|sprite_f2|LessThan2~1_combout )) ) ) ) # ( !\vga|bit_gen|sprite_f2|LessThan2~12_combout  & ( \vga|bit_gen|sprite_f2|LessThan2~9_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~1_combout  ) ) ) # ( \vga|bit_gen|sprite_f2|LessThan2~12_combout  
// & ( !\vga|bit_gen|sprite_f2|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_f2|LessThan2~11_combout  & (!\vga|bit_gen|sprite_f2|LessThan2~1_combout  & ((!\vga|bit_gen|sprite_f2|LessThan2~0_combout ) # (!\vga|bit_gen|sprite_f2|LessThan2~10_combout )))) ) ) 
// ) # ( !\vga|bit_gen|sprite_f2|LessThan2~12_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~9_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~1_combout  ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|LessThan2~11_combout ),
	.datab(!\vga|bit_gen|sprite_f2|LessThan2~0_combout ),
	.datac(!\vga|bit_gen|sprite_f2|LessThan2~1_combout ),
	.datad(!\vga|bit_gen|sprite_f2|LessThan2~10_combout ),
	.datae(!\vga|bit_gen|sprite_f2|LessThan2~12_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|LessThan2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~13 .lut_mask = 64'hF0F0A080F0F08080;
defparam \vga|bit_gen|sprite_f2|LessThan2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~22 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~22_combout  = ( !\vga|bit_gen|sprite_f2|spr_diff[11]~13_sumout  & ( \vga|bit_gen|sprite_f2|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f2|state~24_combout  & (\vga|bit_gen|sprite_f2|state~26_combout  & 
// !\vga|bit_gen|sprite_f2|spr_diff[12]~17_sumout )) ) ) ) # ( \vga|bit_gen|sprite_f2|spr_diff[11]~13_sumout  & ( !\vga|bit_gen|sprite_f2|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f2|state~24_combout  & \vga|bit_gen|sprite_f2|state.WAIT_POS~q ) ) ) ) # 
// ( !\vga|bit_gen|sprite_f2|spr_diff[11]~13_sumout  & ( !\vga|bit_gen|sprite_f2|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f2|state~24_combout  & (((\vga|bit_gen|sprite_f2|state~26_combout  & !\vga|bit_gen|sprite_f2|spr_diff[12]~17_sumout )) # 
// (\vga|bit_gen|sprite_f2|state.WAIT_POS~q ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state~24_combout ),
	.datab(!\vga|bit_gen|sprite_f2|state~26_combout ),
	.datac(!\vga|bit_gen|sprite_f2|spr_diff[12]~17_sumout ),
	.datad(!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.datae(!\vga|bit_gen|sprite_f2|spr_diff[11]~13_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~22 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~22 .lut_mask = 64'h1055005510100000;
defparam \vga|bit_gen|sprite_f2|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N5
dffeas \vga|bit_gen|sprite_f2|state.WAIT_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|state~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.WAIT_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.WAIT_POS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x[0]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x[0]~1_combout  = ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( \vga|bit_gen|control|line~q  ) ) # ( !\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( (\vga|bit_gen|control|line~q  & \vga|bit_gen|sprite_f2|state.WAIT_POS~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|line~q ),
	.datad(!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[0]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x[0]~1 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \vga|bit_gen|sprite_f2|cnt_x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~14 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~14_combout  = ( \vga|bit_gen|sprite_f2|Add1~25_sumout  & ( !\vga|bit_gen|control|h_count [4] ) ) # ( !\vga|bit_gen|sprite_f2|Add1~25_sumout  & ( \vga|bit_gen|control|h_count [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~14 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~14 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vga|bit_gen|sprite_f2|LessThan2~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~15 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~15_combout  = ( \vga|bit_gen|sprite_f2|Add1~29_sumout  & ( !\vga|bit_gen|control|h_count [3] ) ) # ( !\vga|bit_gen|sprite_f2|Add1~29_sumout  & ( \vga|bit_gen|control|h_count [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~15 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~15 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vga|bit_gen|sprite_f2|LessThan2~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~16 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~16_combout  = ( \vga|bit_gen|sprite_f2|Add1~29_sumout  & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [4]) # (\vga|bit_gen|sprite_f2|Add1~25_sumout ))) # (\vga|bit_gen|control|h_count [3] & 
// (\vga|bit_gen|sprite_f2|Add1~25_sumout  & !\vga|bit_gen|control|h_count [4])) ) ) # ( !\vga|bit_gen|sprite_f2|Add1~29_sumout  & ( (\vga|bit_gen|sprite_f2|Add1~25_sumout  & !\vga|bit_gen|control|h_count [4]) ) )

	.dataa(!\vga|bit_gen|control|h_count [3]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add1~25_sumout ),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~16 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~16 .lut_mask = 64'h0F000F00AF0AAF0A;
defparam \vga|bit_gen|sprite_f2|LessThan2~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~17 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~17_combout  = ( \vga|bit_gen|sprite_f2|LessThan2~3_combout  & ( \vga|bit_gen|sprite_f2|LessThan2~5_combout  & ( (!\vga|bit_gen|sprite_f2|LessThan2~16_combout  & (!\vga|bit_gen|sprite_f2|LessThan2~6_combout  & 
// ((\vga|bit_gen|sprite_f2|LessThan2~15_combout ) # (\vga|bit_gen|sprite_f2|LessThan2~14_combout )))) ) ) ) # ( !\vga|bit_gen|sprite_f2|LessThan2~3_combout  & ( \vga|bit_gen|sprite_f2|LessThan2~5_combout  & ( (!\vga|bit_gen|sprite_f2|LessThan2~16_combout  & 
// !\vga|bit_gen|sprite_f2|LessThan2~6_combout ) ) ) ) # ( \vga|bit_gen|sprite_f2|LessThan2~3_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~5_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~6_combout  ) ) ) # ( !\vga|bit_gen|sprite_f2|LessThan2~3_combout  & 
// ( !\vga|bit_gen|sprite_f2|LessThan2~5_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~6_combout  ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|LessThan2~14_combout ),
	.datab(!\vga|bit_gen|sprite_f2|LessThan2~15_combout ),
	.datac(!\vga|bit_gen|sprite_f2|LessThan2~16_combout ),
	.datad(!\vga|bit_gen|sprite_f2|LessThan2~6_combout ),
	.datae(!\vga|bit_gen|sprite_f2|LessThan2~3_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~17 .lut_mask = 64'hFF00FF00F0007000;
defparam \vga|bit_gen|sprite_f2|LessThan2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~18 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~18_combout  = ( \vga|bit_gen|sprite_f2|LessThan2~0_combout  & ( (!\vga|bit_gen|sprite_f2|LessThan2~11_combout  & !\vga|bit_gen|sprite_f2|LessThan2~10_combout ) ) ) # ( !\vga|bit_gen|sprite_f2|LessThan2~0_combout  & ( 
// !\vga|bit_gen|sprite_f2|LessThan2~11_combout  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|LessThan2~11_combout ),
	.datac(!\vga|bit_gen|sprite_f2|LessThan2~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~18 .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \vga|bit_gen|sprite_f2|LessThan2~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|LessThan2~19 (
// Equation(s):
// \vga|bit_gen|sprite_f2|LessThan2~19_combout  = ( \vga|bit_gen|sprite_f2|LessThan2~18_combout  & ( \vga|bit_gen|sprite_f2|LessThan2~0_combout  & ( ((!\vga|bit_gen|sprite_f2|LessThan2~8_combout  & ((!\vga|bit_gen|sprite_f2|LessThan2~7_combout ) # 
// (\vga|bit_gen|sprite_f2|LessThan2~17_combout )))) # (\vga|bit_gen|sprite_f2|LessThan2~2_combout ) ) ) ) # ( \vga|bit_gen|sprite_f2|LessThan2~18_combout  & ( !\vga|bit_gen|sprite_f2|LessThan2~0_combout  ) )

	.dataa(!\vga|bit_gen|sprite_f2|LessThan2~2_combout ),
	.datab(!\vga|bit_gen|sprite_f2|LessThan2~7_combout ),
	.datac(!\vga|bit_gen|sprite_f2|LessThan2~8_combout ),
	.datad(!\vga|bit_gen|sprite_f2|LessThan2~17_combout ),
	.datae(!\vga|bit_gen|sprite_f2|LessThan2~18_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|LessThan2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|LessThan2~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|LessThan2~19 .lut_mask = 64'h0000FFFF0000D5F5;
defparam \vga|bit_gen|sprite_f2|LessThan2~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x[0]~2 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x[0]~2_combout  = ( \vga|bit_gen|sprite_f2|LessThan2~1_combout  & ( \vga|bit_gen|sprite_f2|LessThan2~19_combout  & ( (!\reset~input_o ) # ((!\vga|bit_gen|sprite_f2|state.WAIT_POS~q  & \vga|bit_gen|sprite_f2|cnt_x[0]~1_combout )) 
// ) ) ) # ( !\vga|bit_gen|sprite_f2|LessThan2~1_combout  & ( \vga|bit_gen|sprite_f2|LessThan2~19_combout  & ( (!\reset~input_o ) # (\vga|bit_gen|sprite_f2|cnt_x[0]~1_combout ) ) ) ) # ( \vga|bit_gen|sprite_f2|LessThan2~1_combout  & ( 
// !\vga|bit_gen|sprite_f2|LessThan2~19_combout  & ( (!\reset~input_o ) # ((!\vga|bit_gen|sprite_f2|state.WAIT_POS~q  & \vga|bit_gen|sprite_f2|cnt_x[0]~1_combout )) ) ) ) # ( !\vga|bit_gen|sprite_f2|LessThan2~1_combout  & ( 
// !\vga|bit_gen|sprite_f2|LessThan2~19_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f2|cnt_x[0]~1_combout  & ((!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ) # (!\vga|bit_gen|sprite_f2|LessThan2~12_combout )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.datab(!\vga|bit_gen|sprite_f2|cnt_x[0]~1_combout ),
	.datac(!\vga|bit_gen|sprite_f2|LessThan2~12_combout ),
	.datad(!\reset~input_o ),
	.datae(!\vga|bit_gen|sprite_f2|LessThan2~1_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|LessThan2~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[0]~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x[0]~2 .lut_mask = 64'hFF32FF22FF33FF22;
defparam \vga|bit_gen|sprite_f2|cnt_x[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N56
dffeas \vga|bit_gen|sprite_f2|cnt_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|cnt_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|cnt_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|cnt_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|cnt_x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x~3_combout  = ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( (\reset~input_o  & (!\vga|bit_gen|sprite_f2|cnt_x [0] $ (!\vga|bit_gen|sprite_f2|cnt_x [1]))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_f2|cnt_x [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x~3 .lut_mask = 64'h00000000050A050A;
defparam \vga|bit_gen|sprite_f2|cnt_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N2
dffeas \vga|bit_gen|sprite_f2|cnt_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|cnt_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|cnt_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|cnt_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|cnt_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x~3_combout  = (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\reset~input_o  & !\vga|bit_gen|sprite_f2|bmap_x [0]))

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x~3 .lut_mask = 64'h0500050005000500;
defparam \vga|bit_gen|sprite_f2|bmap_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x~0_combout  = ( \vga|bit_gen|sprite_f2|cnt_x [2] & ( (\reset~input_o  & (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ((!\vga|bit_gen|sprite_f2|cnt_x [1]) # (!\vga|bit_gen|sprite_f2|cnt_x [0])))) ) ) # ( 
// !\vga|bit_gen|sprite_f2|cnt_x [2] & ( (\vga|bit_gen|sprite_f2|cnt_x [1] & (\reset~input_o  & (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & \vga|bit_gen|sprite_f2|cnt_x [0]))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|cnt_x [1]),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|cnt_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x~0 .lut_mask = 64'h0001000103020302;
defparam \vga|bit_gen|sprite_f2|cnt_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N32
dffeas \vga|bit_gen|sprite_f2|cnt_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|cnt_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|cnt_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|cnt_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|cnt_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x[0]~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x[0]~0_combout  = ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( (\vga|bit_gen|sprite_f2|cnt_x [2] & (\vga|bit_gen|sprite_f2|cnt_x [1] & \vga|bit_gen|sprite_f2|cnt_x [0])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|cnt_x [2]),
	.datac(!\vga|bit_gen|sprite_f2|cnt_x [1]),
	.datad(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[0]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x[0]~0 .lut_mask = 64'h0000000000030003;
defparam \vga|bit_gen|sprite_f2|bmap_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x[0]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x[0]~1_combout  = ( \vga|bit_gen|sprite_f2|LessThan2~13_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|line~q  & ((\vga|bit_gen|sprite_f2|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_f2|bmap_x[0]~0_combout )))) ) ) # ( 
// !\vga|bit_gen|sprite_f2|LessThan2~13_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f2|bmap_x[0]~0_combout  & \vga|bit_gen|control|line~q )) ) )

	.dataa(!\vga|bit_gen|sprite_f2|bmap_x[0]~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|control|line~q ),
	.datad(!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[0]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x[0]~1 .lut_mask = 64'hCDCDCDCDCDCFCDCF;
defparam \vga|bit_gen|sprite_f2|bmap_x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N26
dffeas \vga|bit_gen|sprite_f2|bmap_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|bmap_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|bmap_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|bmap_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x~4_combout  = ( \reset~input_o  & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|bmap_x [0] $ (!\vga|bit_gen|sprite_f2|bmap_x [1]))) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.datac(!\vga|bit_gen|sprite_f2|bmap_x [1]),
	.datad(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x~4 .lut_mask = 64'h00000000003C003C;
defparam \vga|bit_gen|sprite_f2|bmap_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N23
dffeas \vga|bit_gen|sprite_f2|bmap_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|bmap_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|bmap_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|bmap_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x~2_combout  = ( \vga|bit_gen|sprite_f2|bmap_x [0] & ( (\reset~input_o  & (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|bmap_x [1] $ (!\vga|bit_gen|sprite_f2|bmap_x [2])))) ) ) # ( 
// !\vga|bit_gen|sprite_f2|bmap_x [0] & ( (\vga|bit_gen|sprite_f2|bmap_x [2] & (\reset~input_o  & \vga|bit_gen|sprite_f2|state.SPR_LINE~q )) ) )

	.dataa(!\vga|bit_gen|sprite_f2|bmap_x [1]),
	.datab(!\vga|bit_gen|sprite_f2|bmap_x [2]),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x~2 .lut_mask = 64'h0003000300060006;
defparam \vga|bit_gen|sprite_f2|bmap_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N47
dffeas \vga|bit_gen|sprite_f2|bmap_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|bmap_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|bmap_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|bmap_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x~5_combout  = ( \vga|bit_gen|sprite_f2|bmap_x [1] & ( \reset~input_o  & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|bmap_x [3] $ (((!\vga|bit_gen|sprite_f2|bmap_x [0]) # 
// (!\vga|bit_gen|sprite_f2|bmap_x [2]))))) ) ) ) # ( !\vga|bit_gen|sprite_f2|bmap_x [1] & ( \reset~input_o  & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & \vga|bit_gen|sprite_f2|bmap_x [3]) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.datab(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f2|bmap_x [3]),
	.datad(!\vga|bit_gen|sprite_f2|bmap_x [2]),
	.datae(!\vga|bit_gen|sprite_f2|bmap_x [1]),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x~5 .lut_mask = 64'h0000000003030312;
defparam \vga|bit_gen|sprite_f2|bmap_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N53
dffeas \vga|bit_gen|sprite_f2|bmap_x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|bmap_x~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|bmap_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|bmap_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~18 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~18_combout  = ( \vga|bit_gen|sprite_f2|cnt_x [2] & ( (\vga|bit_gen|sprite_f2|cnt_x [1] & (\vga|bit_gen|sprite_f2|cnt_x [0] & \vga|bit_gen|sprite_f2|bmap_x [3])) ) )

	.dataa(!\vga|bit_gen|sprite_f2|cnt_x [1]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datad(!\vga|bit_gen|sprite_f2|bmap_x [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|cnt_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~18 .lut_mask = 64'h0000000000050005;
defparam \vga|bit_gen|sprite_f2|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~17 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~17_combout  = (\vga|bit_gen|sprite_f2|bmap_x [2] & (\vga|bit_gen|sprite_f2|bmap_x [1] & \vga|bit_gen|sprite_f2|bmap_x [0]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|bmap_x [2]),
	.datac(!\vga|bit_gen|sprite_f2|bmap_x [1]),
	.datad(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~17 .lut_mask = 64'h0003000300030003;
defparam \vga|bit_gen|sprite_f2|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~20 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~20_combout  = ( \vga|bit_gen|sprite_f2|state~18_combout  & ( \vga|bit_gen|sprite_f2|state~17_combout  ) ) # ( !\vga|bit_gen|sprite_f2|state~18_combout  & ( \vga|bit_gen|sprite_f2|state~17_combout  & ( 
// (\vga|bit_gen|sprite_f3|Equal1~1_combout  & (\vga|bit_gen|sprite_f3|Equal1~0_combout  & (\vga|bit_gen|sprite_f3|Equal1~2_combout  & !\vga|bit_gen|control|h_count [10]))) ) ) ) # ( \vga|bit_gen|sprite_f2|state~18_combout  & ( 
// !\vga|bit_gen|sprite_f2|state~17_combout  & ( (\vga|bit_gen|sprite_f3|Equal1~1_combout  & (\vga|bit_gen|sprite_f3|Equal1~0_combout  & (\vga|bit_gen|sprite_f3|Equal1~2_combout  & !\vga|bit_gen|control|h_count [10]))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f2|state~18_combout  & ( !\vga|bit_gen|sprite_f2|state~17_combout  & ( (\vga|bit_gen|sprite_f3|Equal1~1_combout  & (\vga|bit_gen|sprite_f3|Equal1~0_combout  & (\vga|bit_gen|sprite_f3|Equal1~2_combout  & !\vga|bit_gen|control|h_count 
// [10]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datab(!\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.datac(!\vga|bit_gen|sprite_f3|Equal1~2_combout ),
	.datad(!\vga|bit_gen|control|h_count [10]),
	.datae(!\vga|bit_gen|sprite_f2|state~18_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|state~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~20 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~20 .lut_mask = 64'h010001000100FFFF;
defparam \vga|bit_gen|sprite_f2|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~21 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~21_combout  = ( \vga|bit_gen|sprite_f2|state.WAIT_POS~q  & ( \vga|bit_gen|sprite_f2|LessThan2~13_combout  & ( (\vga|bit_gen|control|line~q  & \reset~input_o ) ) ) ) # ( !\vga|bit_gen|sprite_f2|state.WAIT_POS~q  & ( 
// \vga|bit_gen|sprite_f2|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\vga|bit_gen|control|line~q  & (!\vga|bit_gen|sprite_f2|state~20_combout  & \reset~input_o ))) ) ) ) # ( \vga|bit_gen|sprite_f2|state.WAIT_POS~q  & ( 
// !\vga|bit_gen|sprite_f2|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\vga|bit_gen|control|line~q  & (!\vga|bit_gen|sprite_f2|state~20_combout  & \reset~input_o ))) ) ) ) # ( !\vga|bit_gen|sprite_f2|state.WAIT_POS~q  & ( 
// !\vga|bit_gen|sprite_f2|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\vga|bit_gen|control|line~q  & (!\vga|bit_gen|sprite_f2|state~20_combout  & \reset~input_o ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|control|line~q ),
	.datac(!\vga|bit_gen|sprite_f2|state~20_combout ),
	.datad(!\reset~input_o ),
	.datae(!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.dataf(!\vga|bit_gen|sprite_f2|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~21 .lut_mask = 64'h0010001000100033;
defparam \vga|bit_gen|sprite_f2|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N26
dffeas \vga|bit_gen|sprite_f2|state.SPR_LINE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.SPR_LINE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.SPR_LINE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Equal1~3 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Equal1~3_combout  = ( !\vga|bit_gen|control|h_count [10] & ( (\vga|bit_gen|sprite_f3|Equal1~0_combout  & (\vga|bit_gen|sprite_f3|Equal1~1_combout  & \vga|bit_gen|sprite_f3|Equal1~2_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.datac(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datad(!\vga|bit_gen|sprite_f3|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Equal1~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Equal1~3 .lut_mask = 64'h0003000300000000;
defparam \vga|bit_gen|sprite_f3|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~19 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~19_combout  = ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f3|Equal1~3_combout  & ( (\reset~input_o  & \vga|bit_gen|control|line~q ) ) ) ) # ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( 
// !\vga|bit_gen|sprite_f3|Equal1~3_combout  & ( (\reset~input_o  & (\vga|bit_gen|sprite_f2|state~17_combout  & (\vga|bit_gen|sprite_f2|state~18_combout  & \vga|bit_gen|control|line~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\vga|bit_gen|sprite_f2|state~17_combout ),
	.datac(!\vga|bit_gen|sprite_f2|state~18_combout ),
	.datad(!\vga|bit_gen|control|line~q ),
	.datae(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_f3|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~19 .lut_mask = 64'h0000000100000055;
defparam \vga|bit_gen|sprite_f2|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N2
dffeas \vga|bit_gen|sprite_f2|state.WAIT_DATA (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.WAIT_DATA .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector26~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector26~0_combout  = ( \vga|bit_gen|sprite_f2|drawing~q  & ( (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f2|drawing~q  & ( 
// \vga|bit_gen|sprite_f2|state.SPR_LINE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector26~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector26~0 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \vga|bit_gen|sprite_f2|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~17 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~17_combout  = ( !\reset~input_o  & ( \vga|bit_gen|control|line~q  ) ) # ( \reset~input_o  & ( !\vga|bit_gen|control|line~q  ) ) # ( !\reset~input_o  & ( !\vga|bit_gen|control|line~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\vga|bit_gen|control|line~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~17 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \vga|bit_gen|sprite_f3|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N53
dffeas \vga|bit_gen|sprite_f2|drawing (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|Selector26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|drawing .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|drawing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add2~30 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add2~30_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f2|Add2~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f2|Add2~30_cout ),
	.shareout(\vga|bit_gen|sprite_f2|Add2~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add2~30 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add2~30 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|bit_gen|sprite_f2|Add2~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add2~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add2~1_sumout  = SUM(( !\vga|bit_gen|sprite_f2|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_f2|Add2~31  ) + ( \vga|bit_gen|sprite_f2|Add2~30_cout  ))
// \vga|bit_gen|sprite_f2|Add2~2  = CARRY(( !\vga|bit_gen|sprite_f2|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_f2|Add2~31  ) + ( \vga|bit_gen|sprite_f2|Add2~30_cout  ))
// \vga|bit_gen|sprite_f2|Add2~3  = SHARE((!\vga|bit_gen|sprite_f2|sprx_r [0] & \vga|bit_gen|control|h_count [0]))

	.dataa(!\vga|bit_gen|sprite_f2|sprx_r [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add2~30_cout ),
	.sharein(\vga|bit_gen|sprite_f2|Add2~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add2~1_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add2~2 ),
	.shareout(\vga|bit_gen|sprite_f2|Add2~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add2~1 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_f2|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add2~21 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add2~21_sumout  = SUM(( !\vga|bit_gen|sprite_f2|sprx_r [1] $ (\vga|bit_gen|control|h_count [1]) ) + ( \vga|bit_gen|sprite_f2|Add2~3  ) + ( \vga|bit_gen|sprite_f2|Add2~2  ))
// \vga|bit_gen|sprite_f2|Add2~22  = CARRY(( !\vga|bit_gen|sprite_f2|sprx_r [1] $ (\vga|bit_gen|control|h_count [1]) ) + ( \vga|bit_gen|sprite_f2|Add2~3  ) + ( \vga|bit_gen|sprite_f2|Add2~2  ))
// \vga|bit_gen|sprite_f2|Add2~23  = SHARE((!\vga|bit_gen|sprite_f2|sprx_r [1] & \vga|bit_gen|control|h_count [1]))

	.dataa(!\vga|bit_gen|sprite_f2|sprx_r [1]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add2~2 ),
	.sharein(\vga|bit_gen|sprite_f2|Add2~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add2~21_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add2~22 ),
	.shareout(\vga|bit_gen|sprite_f2|Add2~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add2~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add2~21 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_f2|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add2~25 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add2~25_sumout  = SUM(( !\vga|bit_gen|sprite_f2|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_f2|Add2~23  ) + ( \vga|bit_gen|sprite_f2|Add2~22  ))
// \vga|bit_gen|sprite_f2|Add2~26  = CARRY(( !\vga|bit_gen|sprite_f2|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_f2|Add2~23  ) + ( \vga|bit_gen|sprite_f2|Add2~22  ))
// \vga|bit_gen|sprite_f2|Add2~27  = SHARE((!\vga|bit_gen|sprite_f2|sprx_r [2] & \vga|bit_gen|control|h_count [2]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|sprx_r [2]),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add2~22 ),
	.sharein(\vga|bit_gen|sprite_f2|Add2~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add2~25_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add2~26 ),
	.shareout(\vga|bit_gen|sprite_f2|Add2~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add2~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add2~25 .lut_mask = 64'h000000CC0000CC33;
defparam \vga|bit_gen|sprite_f2|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add2~33 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add2~33_sumout  = SUM(( !\vga|bit_gen|control|h_count [3] $ (\vga|bit_gen|sprite_f2|sprx_r [3]) ) + ( \vga|bit_gen|sprite_f2|Add2~27  ) + ( \vga|bit_gen|sprite_f2|Add2~26  ))
// \vga|bit_gen|sprite_f2|Add2~34  = CARRY(( !\vga|bit_gen|control|h_count [3] $ (\vga|bit_gen|sprite_f2|sprx_r [3]) ) + ( \vga|bit_gen|sprite_f2|Add2~27  ) + ( \vga|bit_gen|sprite_f2|Add2~26  ))
// \vga|bit_gen|sprite_f2|Add2~35  = SHARE((\vga|bit_gen|control|h_count [3] & !\vga|bit_gen|sprite_f2|sprx_r [3]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [3]),
	.datac(!\vga|bit_gen|sprite_f2|sprx_r [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add2~26 ),
	.sharein(\vga|bit_gen|sprite_f2|Add2~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add2~33_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add2~34 ),
	.shareout(\vga|bit_gen|sprite_f2|Add2~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add2~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add2~33 .lut_mask = 64'h000030300000C3C3;
defparam \vga|bit_gen|sprite_f2|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add4~17 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add4~17_sumout  = SUM(( \vga|bit_gen|sprite_f2|Add2~21_sumout  ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f2|Add4~18  = CARRY(( \vga|bit_gen|sprite_f2|Add2~21_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|Add2~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add4~17_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add4~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add4~17 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f2|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add4~21 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add4~21_sumout  = SUM(( \vga|bit_gen|sprite_f2|Add2~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~18  ))
// \vga|bit_gen|sprite_f2|Add4~22  = CARRY(( \vga|bit_gen|sprite_f2|Add2~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add4~21_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add4~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add4~25 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add4~25_sumout  = SUM(( \vga|bit_gen|sprite_f2|Add2~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~22  ))
// \vga|bit_gen|sprite_f2|Add4~26  = CARRY(( \vga|bit_gen|sprite_f2|Add2~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~22  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|Add2~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add4~25_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add4~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_f2|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~25 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~25_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f2|Add5~26  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~25_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f2|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr~6 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr~6_combout  = ( \vga|bit_gen|sprite_f2|Add5~25_sumout  & ( (\vga|bit_gen|sprite_f2|Add2~1_sumout ) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f2|Add5~25_sumout  & ( 
// (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & \vga|bit_gen|sprite_f2|Add2~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f2|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~6 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N2
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~17 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~17_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~26  ))
// \vga|bit_gen|sprite_f2|Add5~18  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~17_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f2|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr~4 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr~4_combout  = ( \vga|bit_gen|sprite_f2|Add4~17_sumout  & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f2|Add5~17_sumout ) ) ) # ( !\vga|bit_gen|sprite_f2|Add4~17_sumout  & ( 
// (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & \vga|bit_gen|sprite_f2|Add5~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f2|Add5~17_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N41
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~21 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~21_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~18  ))
// \vga|bit_gen|sprite_f2|Add5~22  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~21_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr~5_combout  = ( \vga|bit_gen|sprite_f2|Add4~21_sumout  & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f2|Add5~21_sumout ) ) ) # ( !\vga|bit_gen|sprite_f2|Add4~21_sumout  & ( 
// (\vga|bit_gen|sprite_f2|Add5~21_sumout  & \vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add5~21_sumout ),
	.datad(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~5 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N8
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~29 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~29_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~22  ))
// \vga|bit_gen|sprite_f2|Add5~30  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~29_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f2|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr~7 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr~7_combout  = ( \vga|bit_gen|sprite_f2|Add5~29_sumout  & ( (\vga|bit_gen|sprite_f2|Add4~25_sumout ) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f2|Add5~29_sumout  & ( 
// (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & \vga|bit_gen|sprite_f2|Add4~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|Add4~25_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add5~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~7 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N4
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~1_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~30  ))
// \vga|bit_gen|sprite_f2|Add5~2  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~1_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f2|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add2~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add2~5_sumout  = SUM(( !\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_f2|sprx_r [4] $ (!\vga|bit_gen|sprite_f2|spr_diff[0]~41_sumout )) ) + ( \vga|bit_gen|sprite_f2|Add2~35  ) + ( \vga|bit_gen|sprite_f2|Add2~34  ))
// \vga|bit_gen|sprite_f2|Add2~6  = CARRY(( !\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_f2|sprx_r [4] $ (!\vga|bit_gen|sprite_f2|spr_diff[0]~41_sumout )) ) + ( \vga|bit_gen|sprite_f2|Add2~35  ) + ( \vga|bit_gen|sprite_f2|Add2~34  ))
// \vga|bit_gen|sprite_f2|Add2~7  = SHARE((!\vga|bit_gen|control|h_count [4] & (!\vga|bit_gen|sprite_f2|sprx_r [4] & \vga|bit_gen|sprite_f2|spr_diff[0]~41_sumout )) # (\vga|bit_gen|control|h_count [4] & ((!\vga|bit_gen|sprite_f2|sprx_r [4]) # 
// (\vga|bit_gen|sprite_f2|spr_diff[0]~41_sumout ))))

	.dataa(!\vga|bit_gen|control|h_count [4]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|sprx_r [4]),
	.datad(!\vga|bit_gen|sprite_f2|spr_diff[0]~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add2~34 ),
	.sharein(\vga|bit_gen|sprite_f2|Add2~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add2~5_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add2~6 ),
	.shareout(\vga|bit_gen|sprite_f2|Add2~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add2~5 .lut_mask = 64'h000050F50000A55A;
defparam \vga|bit_gen|sprite_f2|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add4~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add4~1_sumout  = SUM(( \vga|bit_gen|sprite_f2|Add2~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~26  ))
// \vga|bit_gen|sprite_f2|Add4~2  = CARRY(( \vga|bit_gen|sprite_f2|Add2~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add4~1_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add4~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr~0_combout  = ( \vga|bit_gen|sprite_f2|Add5~1_sumout  & ( \vga|bit_gen|sprite_f2|Add4~1_sumout  ) ) # ( !\vga|bit_gen|sprite_f2|Add5~1_sumout  & ( \vga|bit_gen|sprite_f2|Add4~1_sumout  & ( 
// !\vga|bit_gen|sprite_f2|state.SPR_LINE~q  ) ) ) # ( \vga|bit_gen|sprite_f2|Add5~1_sumout  & ( !\vga|bit_gen|sprite_f2|Add4~1_sumout  & ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f2|Add5~1_sumout ),
	.dataf(!\vga|bit_gen|sprite_f2|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N53
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add2~13 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add2~13_sumout  = SUM(( !\vga|bit_gen|sprite_f2|sprx_r [5] $ (!\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_f2|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_f2|Add2~7  ) + ( \vga|bit_gen|sprite_f2|Add2~6  ))
// \vga|bit_gen|sprite_f2|Add2~14  = CARRY(( !\vga|bit_gen|sprite_f2|sprx_r [5] $ (!\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_f2|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_f2|Add2~7  ) + ( \vga|bit_gen|sprite_f2|Add2~6  ))
// \vga|bit_gen|sprite_f2|Add2~15  = SHARE((!\vga|bit_gen|sprite_f2|sprx_r [5] & ((\vga|bit_gen|sprite_f2|spr_diff[1]~49_sumout ) # (\vga|bit_gen|control|h_count [5]))) # (\vga|bit_gen|sprite_f2|sprx_r [5] & (\vga|bit_gen|control|h_count [5] & 
// \vga|bit_gen|sprite_f2|spr_diff[1]~49_sumout )))

	.dataa(!\vga|bit_gen|sprite_f2|sprx_r [5]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|sprite_f2|spr_diff[1]~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add2~6 ),
	.sharein(\vga|bit_gen|sprite_f2|Add2~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add2~13_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add2~14 ),
	.shareout(\vga|bit_gen|sprite_f2|Add2~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add2~13 .lut_mask = 64'h00000AAF0000A55A;
defparam \vga|bit_gen|sprite_f2|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add2~9 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add2~9_sumout  = SUM(( !\vga|bit_gen|sprite_f2|sprx_r [6] $ (!\vga|bit_gen|sprite_f2|spr_diff[2]~45_sumout  $ (!\vga|bit_gen|control|h_count [6])) ) + ( \vga|bit_gen|sprite_f2|Add2~15  ) + ( \vga|bit_gen|sprite_f2|Add2~14  ))
// \vga|bit_gen|sprite_f2|Add2~10  = CARRY(( !\vga|bit_gen|sprite_f2|sprx_r [6] $ (!\vga|bit_gen|sprite_f2|spr_diff[2]~45_sumout  $ (!\vga|bit_gen|control|h_count [6])) ) + ( \vga|bit_gen|sprite_f2|Add2~15  ) + ( \vga|bit_gen|sprite_f2|Add2~14  ))
// \vga|bit_gen|sprite_f2|Add2~11  = SHARE((!\vga|bit_gen|sprite_f2|sprx_r [6] & ((\vga|bit_gen|control|h_count [6]) # (\vga|bit_gen|sprite_f2|spr_diff[2]~45_sumout ))) # (\vga|bit_gen|sprite_f2|sprx_r [6] & (\vga|bit_gen|sprite_f2|spr_diff[2]~45_sumout  & 
// \vga|bit_gen|control|h_count [6])))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|sprx_r [6]),
	.datac(!\vga|bit_gen|sprite_f2|spr_diff[2]~45_sumout ),
	.datad(!\vga|bit_gen|control|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add2~14 ),
	.sharein(\vga|bit_gen|sprite_f2|Add2~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add2~9_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add2~10 ),
	.shareout(\vga|bit_gen|sprite_f2|Add2~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add2~9 .lut_mask = 64'h00000CCF0000C33C;
defparam \vga|bit_gen|sprite_f2|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add4~9 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add4~9_sumout  = SUM(( \vga|bit_gen|sprite_f2|Add2~13_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~2  ))
// \vga|bit_gen|sprite_f2|Add4~10  = CARRY(( \vga|bit_gen|sprite_f2|Add2~13_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add4~9_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add4~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add4~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add4~5_sumout  = SUM(( \vga|bit_gen|sprite_f2|Add2~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~10  ))
// \vga|bit_gen|sprite_f2|Add4~6  = CARRY(( \vga|bit_gen|sprite_f2|Add2~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add4~5_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add4~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f2|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~9 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~9_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~2  ))
// \vga|bit_gen|sprite_f2|Add5~10  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~2  ))

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~9_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_f2|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr~2 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr~2_combout  = ( \vga|bit_gen|sprite_f2|Add4~9_sumout  & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f2|Add5~9_sumout ) ) ) # ( !\vga|bit_gen|sprite_f2|Add4~9_sumout  & ( 
// (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & \vga|bit_gen|sprite_f2|Add5~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f2|Add5~9_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N8
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~5_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~10  ))
// \vga|bit_gen|sprite_f2|Add5~6  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~5_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr~1_combout  = ( \vga|bit_gen|sprite_f2|Add5~5_sumout  & ( (\vga|bit_gen|sprite_f2|Add4~5_sumout ) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f2|Add5~5_sumout  & ( 
// (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & \vga|bit_gen|sprite_f2|Add4~5_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|Add4~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N59
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~13 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~13_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [7] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add2~17 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add2~17_sumout  = SUM(( !\vga|bit_gen|sprite_f2|sprx_r [7] $ (!\vga|bit_gen|control|h_count [7] $ (!\vga|bit_gen|sprite_f2|spr_diff[3]~37_sumout )) ) + ( \vga|bit_gen|sprite_f2|Add2~11  ) + ( \vga|bit_gen|sprite_f2|Add2~10  ))

	.dataa(!\vga|bit_gen|sprite_f2|sprx_r [7]),
	.datab(!\vga|bit_gen|control|h_count [7]),
	.datac(!\vga|bit_gen|sprite_f2|spr_diff[3]~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add2~10 ),
	.sharein(\vga|bit_gen|sprite_f2|Add2~11 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add2~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add2~17 .lut_mask = 64'h0000000000009696;
defparam \vga|bit_gen|sprite_f2|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add4~13 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add4~13_sumout  = SUM(( \vga|bit_gen|sprite_f2|Add2~17_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add4~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add4~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr~3 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr~3_combout  = ( \vga|bit_gen|sprite_f2|Add4~13_sumout  & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f2|Add5~13_sumout ) ) ) # ( !\vga|bit_gen|sprite_f2|Add4~13_sumout  & ( 
// (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & \vga|bit_gen|sprite_f2|Add5~13_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N56
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~0_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( \vga|bit_gen|sprite_f2|spr_rom_addr [5] ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( (\vga|bit_gen|sprite_f2|spr_rom_addr [5] & 
// (!\vga|bit_gen|sprite_f2|spr_rom_addr [1] $ (\vga|bit_gen|sprite_f2|spr_rom_addr [2]))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~0 .lut_mask = 64'h5005500555555555;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~1_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & (\vga|bit_gen|sprite_f2|spr_rom_addr [5])) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & 
// ((!\vga|bit_gen|sprite_f2|spr_rom_addr [2]))) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & ((\vga|bit_gen|sprite_f2|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [5])) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~1 .lut_mask = 64'h05F505F55F505F50;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector25~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector25~0_combout  = ( \vga|bit_gen|sprite_f2|spr_rom|memory~1_combout  & ( \vga|bit_gen|sprite_f2|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & !\vga|bit_gen|sprite_f2|spr_rom_addr [7]) ) ) ) # ( 
// \vga|bit_gen|sprite_f2|spr_rom|memory~1_combout  & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (((!\vga|bit_gen|sprite_f2|spr_rom|memory~0_combout )))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [7] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [5]))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom|memory~1_combout  & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & 
// (((!\vga|bit_gen|sprite_f2|spr_rom|memory~0_combout )))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (\vga|bit_gen|sprite_f2|spr_rom_addr [7] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [5]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom|memory~0_combout ),
	.datae(!\vga|bit_gen|sprite_f2|spr_rom|memory~1_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector25~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector25~0 .lut_mask = 64'hBA10BA1000008888;
defparam \vga|bit_gen|sprite_f2|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector25~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector25~1_combout  = ( !\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_f2|Selector25~0_combout  & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & \vga|bit_gen|sprite_f2|pix [0]) ) ) ) # ( 
// \vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & ( !\vga|bit_gen|sprite_f2|Selector25~0_combout  & ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  ) ) ) # ( !\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & ( !\vga|bit_gen|sprite_f2|Selector25~0_combout  & ( 
// (\vga|bit_gen|sprite_f2|pix [0]) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|pix [0]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.dataf(!\vga|bit_gen|sprite_f2|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector25~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector25~1 .lut_mask = 64'h5F5F55550A0A0000;
defparam \vga|bit_gen|sprite_f2|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|pix[0]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|pix[0]~feeder_combout  = \vga|bit_gen|sprite_f2|Selector25~1_combout 

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|Selector25~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|pix[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|pix[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga|bit_gen|sprite_f2|pix[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N11
dffeas \vga|bit_gen|sprite_f2|pix[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|pix[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|pix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|pix[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~2 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~2_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & \vga|bit_gen|sprite_f2|spr_rom_addr [2])) ) ) # ( 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & !\vga|bit_gen|sprite_f2|spr_rom_addr [2])) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~2 .lut_mask = 64'h2200220000110011;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~3 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4]) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0]))) ) ) # ( 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [0]) # (!\vga|bit_gen|sprite_f2|spr_rom_addr [4]))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~3 .lut_mask = 64'h00EE00EEDD00DD00;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector23~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector23~0_combout  = ( \vga|bit_gen|sprite_f2|spr_rom|memory~2_combout  & ( \vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [5] & 
// (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & \vga|bit_gen|sprite_f2|spr_rom_addr [7])) # (\vga|bit_gen|sprite_f2|spr_rom_addr [5] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [7]))))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom|memory~2_combout  & ( 
// \vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [7]) # ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & !\vga|bit_gen|sprite_f2|spr_rom_addr [5])))) ) ) ) # ( 
// \vga|bit_gen|sprite_f2|spr_rom|memory~2_combout  & ( !\vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [5] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & 
// \vga|bit_gen|sprite_f2|spr_rom_addr [7]))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom|memory~2_combout  & ( !\vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [5] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & 
// ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4]) # (!\vga|bit_gen|sprite_f2|spr_rom_addr [7])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datae(!\vga|bit_gen|sprite_f2|spr_rom|memory~2_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom|memory~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector23~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector23~0 .lut_mask = 64'hC0800080F0803080;
defparam \vga|bit_gen|sprite_f2|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector23~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector23~1_combout  = (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & (\vga|bit_gen|sprite_f2|pix [2]))) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & 
// (((!\vga|bit_gen|sprite_f2|Selector23~0_combout ))))

	.dataa(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.datab(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f2|pix [2]),
	.datad(!\vga|bit_gen|sprite_f2|Selector23~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector23~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector23~1 .lut_mask = 64'h3B083B083B083B08;
defparam \vga|bit_gen|sprite_f2|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N59
dffeas \vga|bit_gen|sprite_f2|pix[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|pix [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|pix[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~4 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~4_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( \vga|bit_gen|sprite_f2|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & 
// (!\vga|bit_gen|sprite_f2|spr_rom_addr [5])) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & ((\vga|bit_gen|sprite_f2|spr_rom_addr [2]))))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (((!\vga|bit_gen|sprite_f2|spr_rom_addr [5] & 
// \vga|bit_gen|sprite_f2|spr_rom_addr [2])))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( \vga|bit_gen|sprite_f2|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & 
// ((!\vga|bit_gen|sprite_f2|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [5])))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (((!\vga|bit_gen|sprite_f2|spr_rom_addr [5] & 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [2])))) ) ) ) # ( \vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (((\vga|bit_gen|sprite_f2|spr_rom_addr [5] & 
// \vga|bit_gen|sprite_f2|spr_rom_addr [2])))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & (\vga|bit_gen|sprite_f2|spr_rom_addr [5])) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & 
// ((\vga|bit_gen|sprite_f2|spr_rom_addr [2]))))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (((\vga|bit_gen|sprite_f2|spr_rom_addr [5] & 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [2])))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [5])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datae(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~4 .lut_mask = 64'h30B10327E4C08D0C;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector22~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector22~0_combout  = ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f2|spr_rom_addr [7] ) ) # ( !\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( 
// (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & \vga|bit_gen|sprite_f2|pix [3]) ) ) ) # ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( \vga|bit_gen|sprite_f2|spr_rom|memory~4_combout  ) ) ) # ( 
// !\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & \vga|bit_gen|sprite_f2|pix [3]) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.datab(!\vga|bit_gen|sprite_f2|pix [3]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom|memory~4_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector22~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector22~0 .lut_mask = 64'h22220F0F2222FFFF;
defparam \vga|bit_gen|sprite_f2|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N23
dffeas \vga|bit_gen|sprite_f2|pix[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|pix [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|pix[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~5_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [2] & ( \vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & 
// ((!\vga|bit_gen|sprite_f2|spr_rom_addr [7]))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [0]) # (\vga|bit_gen|sprite_f2|spr_rom_addr [7]))))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ( 
// \vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [6]) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0])))) # 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (((!\vga|bit_gen|sprite_f2|spr_rom_addr [6]) # (!\vga|bit_gen|sprite_f2|spr_rom_addr [7])))) ) ) ) # ( \vga|bit_gen|sprite_f2|spr_rom_addr [2] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( 
// (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [0]) # (!\vga|bit_gen|sprite_f2|spr_rom_addr [6])))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & 
// (((!\vga|bit_gen|sprite_f2|spr_rom_addr [6]) # (!\vga|bit_gen|sprite_f2|spr_rom_addr [7])))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & 
// ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [7]))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((\vga|bit_gen|sprite_f2|spr_rom_addr [7]) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0]))))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datae(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~5 .lut_mask = 64'hD030FB30F730E030;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector24~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector24~0_combout  = ( \vga|bit_gen|sprite_f2|pix [1] & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q )) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & 
// (((!\vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ) # (\vga|bit_gen|sprite_f2|spr_rom_addr [5])))) ) ) # ( !\vga|bit_gen|sprite_f2|pix [1] & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ((!\vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ) # 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [5]))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.datab(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector24~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector24~0 .lut_mask = 64'h30333033B8BBB8BB;
defparam \vga|bit_gen|sprite_f2|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|pix[1]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|pix[1]~feeder_combout  = \vga|bit_gen|sprite_f2|Selector24~0_combout 

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|Selector24~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|pix[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|pix[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga|bit_gen|sprite_f2|pix[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N41
dffeas \vga|bit_gen|sprite_f2|pix[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|pix[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|pix[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|always1~1 (
// Equation(s):
// \vga|bit_gen|always1~1_combout  = ( \vga|bit_gen|sprite_f2|pix [3] & ( \vga|bit_gen|sprite_f2|pix [1] & ( (\vga|bit_gen|sprite_f2|drawing~q  & ((!\vga|bit_gen|sprite_f2|pix [0]) # (!\vga|bit_gen|sprite_f2|pix [2]))) ) ) ) # ( !\vga|bit_gen|sprite_f2|pix 
// [3] & ( \vga|bit_gen|sprite_f2|pix [1] & ( \vga|bit_gen|sprite_f2|drawing~q  ) ) ) # ( \vga|bit_gen|sprite_f2|pix [3] & ( !\vga|bit_gen|sprite_f2|pix [1] & ( \vga|bit_gen|sprite_f2|drawing~q  ) ) ) # ( !\vga|bit_gen|sprite_f2|pix [3] & ( 
// !\vga|bit_gen|sprite_f2|pix [1] & ( \vga|bit_gen|sprite_f2|drawing~q  ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datab(!\vga|bit_gen|sprite_f2|pix [0]),
	.datac(!\vga|bit_gen|sprite_f2|pix [2]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f2|pix [3]),
	.dataf(!\vga|bit_gen|sprite_f2|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always1~1 .extended_lut = "off";
defparam \vga|bit_gen|always1~1 .lut_mask = 64'h5555555555555454;
defparam \vga|bit_gen|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N3
cyclonev_lcell_comb \vga|bit_gen|Decoder0~3 (
// Equation(s):
// \vga|bit_gen|Decoder0~3_combout  = ( \vga_counter_i|counter [2] & ( (!\vga_counter_i|counter [0] & \vga_counter_i|counter [1]) ) )

	.dataa(!\vga_counter_i|counter [0]),
	.datab(!\vga_counter_i|counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Decoder0~3 .extended_lut = "off";
defparam \vga|bit_gen|Decoder0~3 .lut_mask = 64'h0000000022222222;
defparam \vga|bit_gen|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N10
dffeas \vga|bit_gen|p2y[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y68_N25
dffeas \vga|bit_gen|sprite_f3|spry_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N59
dffeas \vga|bit_gen|p2y[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N4
dffeas \vga|bit_gen|sprite_f3|spry_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N55
dffeas \vga|bit_gen|p2y[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spry_r[6]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|spry_r[6]~feeder_combout  = ( \vga|bit_gen|p2y [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|p2y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spry_r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[6]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spry_r[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f3|spry_r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N55
dffeas \vga|bit_gen|sprite_f3|spry_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spry_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N28
dffeas \vga|bit_gen|p2y[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y68_N53
dffeas \vga|bit_gen|sprite_f3|spry_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N15
cyclonev_lcell_comb \vga|bit_gen|p2y[4]~feeder (
// Equation(s):
// \vga|bit_gen|p2y[4]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2y[4]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2y[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N16
dffeas \vga|bit_gen|p2y[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spry_r[4]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|spry_r[4]~feeder_combout  = ( \vga|bit_gen|p2y [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|p2y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spry_r[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[4]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spry_r[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f3|spry_r[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N1
dffeas \vga|bit_gen|sprite_f3|spry_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spry_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N33
cyclonev_lcell_comb \vga|bit_gen|p2y[3]~feeder (
// Equation(s):
// \vga|bit_gen|p2y[3]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2y[3]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2y[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y65_N34
dffeas \vga|bit_gen|p2y[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2y[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y68_N50
dffeas \vga|bit_gen|sprite_f3|spry_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N30
cyclonev_lcell_comb \vga|bit_gen|p2y[2]~feeder (
// Equation(s):
// \vga|bit_gen|p2y[2]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2y[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2y[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y65_N31
dffeas \vga|bit_gen|p2y[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2y[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spry_r[2]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|spry_r[2]~feeder_combout  = ( \vga|bit_gen|p2y [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|p2y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spry_r[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spry_r[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f3|spry_r[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N1
dffeas \vga|bit_gen|sprite_f3|spry_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spry_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N34
dffeas \vga|bit_gen|p2y[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spry_r[1]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|spry_r[1]~feeder_combout  = \vga|bit_gen|p2y [1]

	.dataa(!\vga|bit_gen|p2y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spry_r[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spry_r[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \vga|bit_gen|sprite_f3|spry_r[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N40
dffeas \vga|bit_gen|sprite_f3|spry_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spry_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N0
cyclonev_lcell_comb \vga|bit_gen|p2y[0]~feeder (
// Equation(s):
// \vga|bit_gen|p2y[0]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2y[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N2
dffeas \vga|bit_gen|p2y[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y67_N28
dffeas \vga|bit_gen|sprite_f3|spry_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add0~10 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add0~10_cout  = CARRY(( !\vga|bit_gen|control|v_count [0] $ (!\vga|bit_gen|sprite_f3|spry_r [0]) ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f3|Add0~11  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [0]) # (\vga|bit_gen|control|v_count [0]))

	.dataa(!\vga|bit_gen|control|v_count [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spry_r [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f3|Add0~10_cout ),
	.shareout(\vga|bit_gen|sprite_f3|Add0~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add0~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add0~10 .lut_mask = 64'h0000F5F500005A5A;
defparam \vga|bit_gen|sprite_f3|Add0~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add0~6 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add0~6_cout  = CARRY(( !\vga|bit_gen|sprite_f3|spry_r [1] $ (\vga|bit_gen|control|v_count [1]) ) + ( \vga|bit_gen|sprite_f3|Add0~11  ) + ( \vga|bit_gen|sprite_f3|Add0~10_cout  ))
// \vga|bit_gen|sprite_f3|Add0~7  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [1] & \vga|bit_gen|control|v_count [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spry_r [1]),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add0~10_cout ),
	.sharein(\vga|bit_gen|sprite_f3|Add0~11 ),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f3|Add0~6_cout ),
	.shareout(\vga|bit_gen|sprite_f3|Add0~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add0~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add0~6 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f3|Add0~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add0~2 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add0~2_cout  = CARRY(( !\vga|bit_gen|sprite_f3|spry_r [2] $ (\vga|bit_gen|control|v_count [2]) ) + ( \vga|bit_gen|sprite_f3|Add0~7  ) + ( \vga|bit_gen|sprite_f3|Add0~6_cout  ))
// \vga|bit_gen|sprite_f3|Add0~3  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [2] & \vga|bit_gen|control|v_count [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spry_r [2]),
	.datad(!\vga|bit_gen|control|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add0~6_cout ),
	.sharein(\vga|bit_gen|sprite_f3|Add0~7 ),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f3|Add0~2_cout ),
	.shareout(\vga|bit_gen|sprite_f3|Add0~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add0~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add0~2 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f3|Add0~2 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[0]~41 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[0]~41_sumout  = SUM(( !\vga|bit_gen|sprite_f3|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_f3|Add0~3  ) + ( \vga|bit_gen|sprite_f3|Add0~2_cout  ))
// \vga|bit_gen|sprite_f3|spr_diff[0]~42  = CARRY(( !\vga|bit_gen|sprite_f3|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_f3|Add0~3  ) + ( \vga|bit_gen|sprite_f3|Add0~2_cout  ))
// \vga|bit_gen|sprite_f3|spr_diff[0]~43  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [3] & \vga|bit_gen|control|v_count [3]))

	.dataa(!\vga|bit_gen|sprite_f3|spry_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add0~2_cout ),
	.sharein(\vga|bit_gen|sprite_f3|Add0~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[0]~41_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[0]~42 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[0]~43 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[0]~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[0]~41 .lut_mask = 64'h000000AA0000AA55;
defparam \vga|bit_gen|sprite_f3|spr_diff[0]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[1]~49 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[1]~49_sumout  = SUM(( !\vga|bit_gen|control|v_count [4] $ (\vga|bit_gen|sprite_f3|spry_r [4]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[0]~43  ) + ( \vga|bit_gen|sprite_f3|spr_diff[0]~42  ))
// \vga|bit_gen|sprite_f3|spr_diff[1]~50  = CARRY(( !\vga|bit_gen|control|v_count [4] $ (\vga|bit_gen|sprite_f3|spry_r [4]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[0]~43  ) + ( \vga|bit_gen|sprite_f3|spr_diff[0]~42  ))
// \vga|bit_gen|sprite_f3|spr_diff[1]~51  = SHARE((\vga|bit_gen|control|v_count [4] & !\vga|bit_gen|sprite_f3|spry_r [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [4]),
	.datad(!\vga|bit_gen|sprite_f3|spry_r [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[0]~42 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[0]~43 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[1]~49_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[1]~50 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[1]~51 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[1]~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[1]~49 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_f3|spr_diff[1]~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[2]~45 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[2]~45_sumout  = SUM(( !\vga|bit_gen|sprite_f3|spry_r [5] $ (\vga|bit_gen|control|v_count [5]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_f3|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_f3|spr_diff[2]~46  = CARRY(( !\vga|bit_gen|sprite_f3|spry_r [5] $ (\vga|bit_gen|control|v_count [5]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_f3|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_f3|spr_diff[2]~47  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [5] & \vga|bit_gen|control|v_count [5]))

	.dataa(!\vga|bit_gen|sprite_f3|spry_r [5]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[1]~50 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[1]~51 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[2]~45_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[2]~46 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[2]~47 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[2]~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[2]~45 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_f3|spr_diff[2]~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[3]~37 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[3]~37_sumout  = SUM(( !\vga|bit_gen|sprite_f3|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_f3|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_f3|spr_diff[3]~38  = CARRY(( !\vga|bit_gen|sprite_f3|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_f3|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_f3|spr_diff[3]~39  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [6] & \vga|bit_gen|control|v_count [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spry_r [6]),
	.datad(!\vga|bit_gen|control|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[2]~46 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[2]~47 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[3]~37_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[3]~38 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[3]~39 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[3]~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[3]~37 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f3|spr_diff[3]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[4]~21 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout  = SUM(( !\vga|bit_gen|control|v_count [7] $ (\vga|bit_gen|sprite_f3|spry_r [7]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[3]~39  ) + ( \vga|bit_gen|sprite_f3|spr_diff[3]~38  ))
// \vga|bit_gen|sprite_f3|spr_diff[4]~22  = CARRY(( !\vga|bit_gen|control|v_count [7] $ (\vga|bit_gen|sprite_f3|spry_r [7]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[3]~39  ) + ( \vga|bit_gen|sprite_f3|spr_diff[3]~38  ))
// \vga|bit_gen|sprite_f3|spr_diff[4]~23  = SHARE((\vga|bit_gen|control|v_count [7] & !\vga|bit_gen|sprite_f3|spry_r [7]))

	.dataa(!\vga|bit_gen|control|v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f3|spry_r [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[3]~38 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[3]~39 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[4]~22 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[4]~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[4]~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[4]~21 .lut_mask = 64'h000055000000AA55;
defparam \vga|bit_gen|sprite_f3|spr_diff[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[5]~25 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout  = SUM(( !\vga|bit_gen|control|v_count [8] $ (\vga|bit_gen|sprite_f3|spry_r [8]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[4]~23  ) + ( \vga|bit_gen|sprite_f3|spr_diff[4]~22  ))
// \vga|bit_gen|sprite_f3|spr_diff[5]~26  = CARRY(( !\vga|bit_gen|control|v_count [8] $ (\vga|bit_gen|sprite_f3|spry_r [8]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[4]~23  ) + ( \vga|bit_gen|sprite_f3|spr_diff[4]~22  ))
// \vga|bit_gen|sprite_f3|spr_diff[5]~27  = SHARE((\vga|bit_gen|control|v_count [8] & !\vga|bit_gen|sprite_f3|spry_r [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [8]),
	.datad(!\vga|bit_gen|sprite_f3|spry_r [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[4]~22 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[4]~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[5]~26 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[5]~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[5]~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[5]~25 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_f3|spr_diff[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~25 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~25_combout  = ( \vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout  & ( \vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout  & ( (\vga|bit_gen|control|line~q  & (\vga|bit_gen|sprite_f3|state.WAIT_POS~q  & \reset~input_o )) ) ) ) # ( 
// !\vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout  & ( \vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout  & ( (\vga|bit_gen|control|line~q  & (\vga|bit_gen|sprite_f3|state.WAIT_POS~q  & \reset~input_o )) ) ) ) # ( \vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout  & ( 
// !\vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout  & ( (\vga|bit_gen|control|line~q  & (\vga|bit_gen|sprite_f3|state.WAIT_POS~q  & \reset~input_o )) ) ) ) # ( !\vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout  & ( !\vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout  & 
// ( (\vga|bit_gen|control|line~q  & (\reset~input_o  & ((\vga|bit_gen|sprite_f3|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_f2|state.ACTIVE~q )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.ACTIVE~q ),
	.datab(!\vga|bit_gen|control|line~q ),
	.datac(!\vga|bit_gen|sprite_f3|state.WAIT_POS~q ),
	.datad(!\reset~input_o ),
	.datae(!\vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~25 .lut_mask = 64'h0013000300030003;
defparam \vga|bit_gen|sprite_f3|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y67_N52
dffeas \vga|bit_gen|p2y[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N13
dffeas \vga|bit_gen|sprite_f3|spry_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2y [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N51
cyclonev_lcell_comb \vga|bit_gen|p2y[13]~feeder (
// Equation(s):
// \vga|bit_gen|p2y[13]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2y[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2y[13]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2y[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2y[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N52
dffeas \vga|bit_gen|p2y[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2y[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spry_r[13]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|spry_r[13]~feeder_combout  = ( \vga|bit_gen|p2y [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|p2y [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spry_r[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[13]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spry_r[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f3|spry_r[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N37
dffeas \vga|bit_gen|sprite_f3|spry_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spry_r[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N13
dffeas \vga|bit_gen|p2y[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spry_r[12]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|spry_r[12]~feeder_combout  = ( \vga|bit_gen|p2y [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|p2y [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spry_r[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[12]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spry_r[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f3|spry_r[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N4
dffeas \vga|bit_gen|sprite_f3|spry_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spry_r[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y67_N46
dffeas \vga|bit_gen|p2y[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y68_N28
dffeas \vga|bit_gen|sprite_f3|spry_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2y [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N9
cyclonev_lcell_comb \vga|bit_gen|p2y[10]~feeder (
// Equation(s):
// \vga|bit_gen|p2y[10]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2y[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2y[10]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2y[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2y[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y67_N10
dffeas \vga|bit_gen|p2y[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2y[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N49
dffeas \vga|bit_gen|sprite_f3|spry_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2y [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N16
dffeas \vga|bit_gen|p2y[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N34
dffeas \vga|bit_gen|sprite_f3|spry_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[6]~29 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[6]~29_sumout  = SUM(( !\vga|bit_gen|sprite_f3|spry_r [9] $ (\vga|bit_gen|control|v_count [9]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[5]~27  ) + ( \vga|bit_gen|sprite_f3|spr_diff[5]~26  ))
// \vga|bit_gen|sprite_f3|spr_diff[6]~30  = CARRY(( !\vga|bit_gen|sprite_f3|spry_r [9] $ (\vga|bit_gen|control|v_count [9]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[5]~27  ) + ( \vga|bit_gen|sprite_f3|spr_diff[5]~26  ))
// \vga|bit_gen|sprite_f3|spr_diff[6]~31  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [9] & \vga|bit_gen|control|v_count [9]))

	.dataa(!\vga|bit_gen|sprite_f3|spry_r [9]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[5]~26 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[5]~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[6]~29_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[6]~30 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[6]~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[6]~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[6]~29 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_f3|spr_diff[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[7]~33 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[7]~33_sumout  = SUM(( !\vga|bit_gen|sprite_f3|spry_r [10] $ (\vga|bit_gen|control|v_count [10]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[6]~31  ) + ( \vga|bit_gen|sprite_f3|spr_diff[6]~30  ))
// \vga|bit_gen|sprite_f3|spr_diff[7]~34  = CARRY(( !\vga|bit_gen|sprite_f3|spry_r [10] $ (\vga|bit_gen|control|v_count [10]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[6]~31  ) + ( \vga|bit_gen|sprite_f3|spr_diff[6]~30  ))
// \vga|bit_gen|sprite_f3|spr_diff[7]~35  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [10] & \vga|bit_gen|control|v_count [10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spry_r [10]),
	.datad(!\vga|bit_gen|control|v_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[6]~30 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[6]~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[7]~33_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[7]~34 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[7]~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[7]~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[7]~33 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f3|spr_diff[7]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[8]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[8]~1_sumout  = SUM(( !\vga|bit_gen|control|v_count [11] $ (\vga|bit_gen|sprite_f3|spry_r [11]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[7]~35  ) + ( \vga|bit_gen|sprite_f3|spr_diff[7]~34  ))
// \vga|bit_gen|sprite_f3|spr_diff[8]~2  = CARRY(( !\vga|bit_gen|control|v_count [11] $ (\vga|bit_gen|sprite_f3|spry_r [11]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[7]~35  ) + ( \vga|bit_gen|sprite_f3|spr_diff[7]~34  ))
// \vga|bit_gen|sprite_f3|spr_diff[8]~3  = SHARE((\vga|bit_gen|control|v_count [11] & !\vga|bit_gen|sprite_f3|spry_r [11]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [11]),
	.datac(!\vga|bit_gen|sprite_f3|spry_r [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[7]~34 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[7]~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[8]~1_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[8]~2 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[8]~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[8]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[8]~1 .lut_mask = 64'h000030300000C3C3;
defparam \vga|bit_gen|sprite_f3|spr_diff[8]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[9]~5 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[9]~5_sumout  = SUM(( !\vga|bit_gen|sprite_f3|spry_r [12] $ (\vga|bit_gen|control|v_count [12]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[8]~3  ) + ( \vga|bit_gen|sprite_f3|spr_diff[8]~2  ))
// \vga|bit_gen|sprite_f3|spr_diff[9]~6  = CARRY(( !\vga|bit_gen|sprite_f3|spry_r [12] $ (\vga|bit_gen|control|v_count [12]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[8]~3  ) + ( \vga|bit_gen|sprite_f3|spr_diff[8]~2  ))
// \vga|bit_gen|sprite_f3|spr_diff[9]~7  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [12] & \vga|bit_gen|control|v_count [12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spry_r [12]),
	.datad(!\vga|bit_gen|control|v_count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[8]~2 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[8]~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[9]~5_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[9]~6 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[9]~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[9]~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[9]~5 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f3|spr_diff[9]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[10]~9 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[10]~9_sumout  = SUM(( !\vga|bit_gen|control|v_count [13] $ (\vga|bit_gen|sprite_f3|spry_r [13]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[9]~7  ) + ( \vga|bit_gen|sprite_f3|spr_diff[9]~6  ))
// \vga|bit_gen|sprite_f3|spr_diff[10]~10  = CARRY(( !\vga|bit_gen|control|v_count [13] $ (\vga|bit_gen|sprite_f3|spry_r [13]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[9]~7  ) + ( \vga|bit_gen|sprite_f3|spr_diff[9]~6  ))
// \vga|bit_gen|sprite_f3|spr_diff[10]~11  = SHARE((\vga|bit_gen|control|v_count [13] & !\vga|bit_gen|sprite_f3|spry_r [13]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [13]),
	.datad(!\vga|bit_gen|sprite_f3|spry_r [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[9]~6 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[9]~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[10]~9_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[10]~10 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[10]~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[10]~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[10]~9 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_f3|spr_diff[10]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[11]~13 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[11]~13_sumout  = SUM(( !\vga|bit_gen|sprite_f3|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[10]~11  ) + ( \vga|bit_gen|sprite_f3|spr_diff[10]~10  ))
// \vga|bit_gen|sprite_f3|spr_diff[11]~14  = CARRY(( !\vga|bit_gen|sprite_f3|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[10]~11  ) + ( \vga|bit_gen|sprite_f3|spr_diff[10]~10  ))
// \vga|bit_gen|sprite_f3|spr_diff[11]~15  = SHARE((!\vga|bit_gen|sprite_f3|spry_r [14] & \vga|bit_gen|control|v_count [14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spry_r [14]),
	.datad(!\vga|bit_gen|control|v_count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[10]~10 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[10]~11 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[11]~13_sumout ),
	.cout(\vga|bit_gen|sprite_f3|spr_diff[11]~14 ),
	.shareout(\vga|bit_gen|sprite_f3|spr_diff[11]~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[11]~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[11]~13 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f3|spr_diff[11]~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X35_Y67_N34
dffeas \vga|bit_gen|p2y[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2y[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2y[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spry_r[15]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|spry_r[15]~feeder_combout  = \vga|bit_gen|p2y [15]

	.dataa(!\vga|bit_gen|p2y [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spry_r[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[15]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spry_r[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \vga|bit_gen|sprite_f3|spry_r[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N20
dffeas \vga|bit_gen|sprite_f3|spry_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spry_r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spry_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spry_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spry_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_diff[12]~17 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_diff[12]~17_sumout  = SUM(( !\vga|bit_gen|sprite_f3|spry_r [15] $ (\vga|bit_gen|control|v_count [15]) ) + ( \vga|bit_gen|sprite_f3|spr_diff[11]~15  ) + ( \vga|bit_gen|sprite_f3|spr_diff[11]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spry_r [15]),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|spr_diff[11]~14 ),
	.sharein(\vga|bit_gen|sprite_f3|spr_diff[11]~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|spr_diff[12]~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_diff[12]~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_diff[12]~17 .lut_mask = 64'h000000000000F00F;
defparam \vga|bit_gen|sprite_f3|spr_diff[12]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~26 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~26_combout  = ( !\vga|bit_gen|sprite_f3|spr_diff[6]~29_sumout  & ( !\vga|bit_gen|sprite_f3|spr_diff[7]~33_sumout  & ( (\vga|bit_gen|sprite_f2|state.ACTIVE~q  & (!\vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout  & 
// !\vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout )) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.ACTIVE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_diff[4]~21_sumout ),
	.datad(!\vga|bit_gen|sprite_f3|spr_diff[5]~25_sumout ),
	.datae(!\vga|bit_gen|sprite_f3|spr_diff[6]~29_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|spr_diff[7]~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~26 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~26 .lut_mask = 64'h5000000000000000;
defparam \vga|bit_gen|sprite_f3|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~27 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~27_combout  = ( !\vga|bit_gen|sprite_f3|spr_diff[8]~1_sumout  & ( \vga|bit_gen|sprite_f3|state~26_combout  & ( (!\vga|bit_gen|sprite_f3|spr_diff[10]~9_sumout  & !\vga|bit_gen|sprite_f3|spr_diff[9]~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_diff[10]~9_sumout ),
	.datad(!\vga|bit_gen|sprite_f3|spr_diff[9]~5_sumout ),
	.datae(!\vga|bit_gen|sprite_f3|spr_diff[8]~1_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|state~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~27 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~27 .lut_mask = 64'h00000000F0000000;
defparam \vga|bit_gen|sprite_f3|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N6
cyclonev_lcell_comb \vga|bit_gen|Decoder0~0 (
// Equation(s):
// \vga|bit_gen|Decoder0~0_combout  = ( !\vga_counter_i|counter [1] & ( (\vga_counter_i|counter [0] & \vga_counter_i|counter [2]) ) )

	.dataa(!\vga_counter_i|counter [0]),
	.datab(!\vga_counter_i|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Decoder0~0 .extended_lut = "off";
defparam \vga|bit_gen|Decoder0~0 .lut_mask = 64'h1111111100000000;
defparam \vga|bit_gen|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N19
dffeas \vga|bit_gen|p2x[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N34
dffeas \vga|bit_gen|sprite_f3|sprx_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N15
cyclonev_lcell_comb \vga|bit_gen|p2x[11]~feeder (
// Equation(s):
// \vga|bit_gen|p2x[11]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2x[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2x[11]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2x[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2x[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N17
dffeas \vga|bit_gen|p2x[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2x[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N32
dffeas \vga|bit_gen|sprite_f3|sprx_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y65_N6
cyclonev_lcell_comb \vga|bit_gen|p2x[10]~feeder (
// Equation(s):
// \vga|bit_gen|p2x[10]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2x[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2x[10]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2x[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2x[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y65_N7
dffeas \vga|bit_gen|p2x[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2x[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N29
dffeas \vga|bit_gen|sprite_f3|sprx_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N57
cyclonev_lcell_comb \vga|bit_gen|p2x[9]~feeder (
// Equation(s):
// \vga|bit_gen|p2x[9]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2x[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2x[9]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2x[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2x[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N59
dffeas \vga|bit_gen|p2x[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2x[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N26
dffeas \vga|bit_gen|sprite_f3|sprx_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N48
cyclonev_lcell_comb \vga|bit_gen|p2x[8]~feeder (
// Equation(s):
// \vga|bit_gen|p2x[8]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2x[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2x[8]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2x[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2x[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N49
dffeas \vga|bit_gen|p2x[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2x[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N50
dffeas \vga|bit_gen|sprite_f3|sprx_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y65_N4
dffeas \vga|bit_gen|p2x[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N59
dffeas \vga|bit_gen|sprite_f3|sprx_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N27
cyclonev_lcell_comb \vga|bit_gen|p2x[6]~feeder (
// Equation(s):
// \vga|bit_gen|p2x[6]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2x[6]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2x[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N28
dffeas \vga|bit_gen|p2x[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2x[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N56
dffeas \vga|bit_gen|sprite_f3|sprx_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N8
dffeas \vga|bit_gen|p2x[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N53
dffeas \vga|bit_gen|sprite_f3|sprx_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N21
cyclonev_lcell_comb \vga|bit_gen|p2x[4]~feeder (
// Equation(s):
// \vga|bit_gen|p2x[4]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2x[4]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2x[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N22
dffeas \vga|bit_gen|p2x[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2x[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N11
dffeas \vga|bit_gen|sprite_f3|sprx_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y65_N1
dffeas \vga|bit_gen|p2x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N8
dffeas \vga|bit_gen|sprite_f3|sprx_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N17
dffeas \vga|bit_gen|p2x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N20
dffeas \vga|bit_gen|sprite_f3|sprx_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N51
cyclonev_lcell_comb \vga|bit_gen|p2x[1]~feeder (
// Equation(s):
// \vga|bit_gen|p2x[1]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2x[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2x[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N52
dffeas \vga|bit_gen|p2x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2x[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N23
dffeas \vga|bit_gen|sprite_f3|sprx_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~62 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~62_cout  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f3|sprx_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f3|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~62 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~62 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f3|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~33 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~33_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~62_cout  ))
// \vga|bit_gen|sprite_f3|Add1~34  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~62_cout  ))

	.dataa(!\vga|bit_gen|sprite_f3|sprx_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~33_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~33 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_f3|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~29 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~29_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~34  ))
// \vga|bit_gen|sprite_f3|Add1~30  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~34  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|sprx_r [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~29_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~29 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f3|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~25 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~25_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~30  ))
// \vga|bit_gen|sprite_f3|Add1~26  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|sprx_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~25_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f3|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~45 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~45_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~26  ))
// \vga|bit_gen|sprite_f3|Add1~46  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|sprx_r [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~45_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f3|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~41 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~41_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~46  ))
// \vga|bit_gen|sprite_f3|Add1~42  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f3|sprx_r [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~41_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f3|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~37 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~37_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~42  ))
// \vga|bit_gen|sprite_f3|Add1~38  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~42  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|sprx_r [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~37_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~37 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f3|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~57 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~57_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~38  ))
// \vga|bit_gen|sprite_f3|Add1~58  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~38  ))

	.dataa(!\vga|bit_gen|sprite_f3|sprx_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~57_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~57 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~57 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_f3|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~53 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~53_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~58  ))
// \vga|bit_gen|sprite_f3|Add1~54  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|sprx_r [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~53_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f3|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~49 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~49_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~54  ))
// \vga|bit_gen|sprite_f3|Add1~50  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~54  ))

	.dataa(!\vga|bit_gen|sprite_f3|sprx_r [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~49_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~49 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_f3|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~21 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~21_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~50  ))
// \vga|bit_gen|sprite_f3|Add1~22  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~50  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|sprx_r [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~21_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f3|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~9 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~9_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~22  ))
// \vga|bit_gen|sprite_f3|Add1~10  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|sprx_r [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~9_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f3|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N3
cyclonev_lcell_comb \vga|bit_gen|p2x[13]~feeder (
// Equation(s):
// \vga|bit_gen|p2x[13]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2x[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2x[13]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2x[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2x[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N5
dffeas \vga|bit_gen|p2x[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2x[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N5
dffeas \vga|bit_gen|sprite_f3|sprx_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~5 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~5_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~10  ))
// \vga|bit_gen|sprite_f3|Add1~6  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~10  ))

	.dataa(!\vga|bit_gen|sprite_f3|sprx_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~5_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~5 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_f3|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y69_N55
dffeas \vga|bit_gen|p2x[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N40
dffeas \vga|bit_gen|sprite_f3|sprx_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~1_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~6  ))
// \vga|bit_gen|sprite_f3|Add1~2  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|sprx_r [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~1_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f3|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~0_combout  = ( \vga|bit_gen|sprite_f3|Add1~5_sumout  & ( \vga|bit_gen|sprite_f3|Add1~1_sumout  & ( (\vga|bit_gen|control|h_count [14] & (\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f3|Add1~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~5_sumout  & ( \vga|bit_gen|sprite_f3|Add1~1_sumout  & ( (\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f3|Add1~9_sumout )))) ) ) ) # ( \vga|bit_gen|sprite_f3|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14] & (\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f3|Add1~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f3|Add1~9_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [14]),
	.datab(!\vga|bit_gen|control|h_count [12]),
	.datac(!\vga|bit_gen|sprite_f3|Add1~9_sumout ),
	.datad(!\vga|bit_gen|control|h_count [13]),
	.datae(!\vga|bit_gen|sprite_f3|Add1~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~0 .lut_mask = 64'h8200008241000041;
defparam \vga|bit_gen|sprite_f3|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~11 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~11_combout  = ( \vga|bit_gen|sprite_f3|Add1~5_sumout  & ( \vga|bit_gen|sprite_f3|Add1~9_sumout  & ( (!\vga|bit_gen|sprite_f3|Add1~1_sumout  & (!\vga|bit_gen|control|h_count [14] & ((!\vga|bit_gen|control|h_count [13]) # 
// (!\vga|bit_gen|control|h_count [12])))) # (\vga|bit_gen|sprite_f3|Add1~1_sumout  & ((!\vga|bit_gen|control|h_count [13]) # ((!\vga|bit_gen|control|h_count [12]) # (!\vga|bit_gen|control|h_count [14])))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~5_sumout  & ( 
// \vga|bit_gen|sprite_f3|Add1~9_sumout  & ( (!\vga|bit_gen|sprite_f3|Add1~1_sumout  & (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] & !\vga|bit_gen|control|h_count [14]))) # (\vga|bit_gen|sprite_f3|Add1~1_sumout  & 
// ((!\vga|bit_gen|control|h_count [14]) # ((!\vga|bit_gen|control|h_count [13] & !\vga|bit_gen|control|h_count [12])))) ) ) ) # ( \vga|bit_gen|sprite_f3|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~9_sumout  & ( (!\vga|bit_gen|control|h_count [13] & 
// ((!\vga|bit_gen|control|h_count [14]) # (\vga|bit_gen|sprite_f3|Add1~1_sumout ))) # (\vga|bit_gen|control|h_count [13] & (\vga|bit_gen|sprite_f3|Add1~1_sumout  & !\vga|bit_gen|control|h_count [14])) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~5_sumout  & ( 
// !\vga|bit_gen|sprite_f3|Add1~9_sumout  & ( (\vga|bit_gen|sprite_f3|Add1~1_sumout  & !\vga|bit_gen|control|h_count [14]) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [13]),
	.datab(!\vga|bit_gen|control|h_count [12]),
	.datac(!\vga|bit_gen|sprite_f3|Add1~1_sumout ),
	.datad(!\vga|bit_gen|control|h_count [14]),
	.datae(!\vga|bit_gen|sprite_f3|Add1~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~11 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~11 .lut_mask = 64'h0F00AF0A8F08EF0E;
defparam \vga|bit_gen|sprite_f3|LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~10 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~10_combout  = ( \vga|bit_gen|sprite_f3|Add1~21_sumout  & ( !\vga|bit_gen|control|h_count [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [11]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~10 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|bit_gen|sprite_f3|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y66_N44
dffeas \vga|bit_gen|p2x[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y66_N38
dffeas \vga|bit_gen|sprite_f3|sprx_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~13 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~13_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~2  ))
// \vga|bit_gen|sprite_f3|Add1~14  = CARRY(( \vga|bit_gen|sprite_f3|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|sprx_r [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~13_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f3|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y66_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add1~17 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add1~17_sumout  = SUM(( \vga|bit_gen|sprite_f3|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f3|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|sprx_r [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add1~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f3|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~12 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~12_combout  = ( \vga|bit_gen|sprite_f3|Add1~17_sumout  & ( (\vga|bit_gen|control|h_count [15] & \vga|bit_gen|sprite_f3|Add1~13_sumout ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~17_sumout  & ( (!\vga|bit_gen|control|h_count 
// [15] & !\vga|bit_gen|sprite_f3|Add1~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(!\vga|bit_gen|sprite_f3|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~12 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~12 .lut_mask = 64'hF000F000000F000F;
defparam \vga|bit_gen|sprite_f3|LessThan2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~8 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~8_combout  = ( \vga|bit_gen|sprite_f3|Add1~49_sumout  & ( \vga|bit_gen|sprite_f3|Add1~53_sumout  & ( (!\vga|bit_gen|control|h_count [10]) # ((!\vga|bit_gen|control|h_count [9]) # ((\vga|bit_gen|sprite_f3|Add1~57_sumout  & 
// !\vga|bit_gen|control|h_count [8]))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~49_sumout  & ( \vga|bit_gen|sprite_f3|Add1~53_sumout  & ( (!\vga|bit_gen|control|h_count [10] & ((!\vga|bit_gen|control|h_count [9]) # ((\vga|bit_gen|sprite_f3|Add1~57_sumout  & 
// !\vga|bit_gen|control|h_count [8])))) ) ) ) # ( \vga|bit_gen|sprite_f3|Add1~49_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~53_sumout  & ( (!\vga|bit_gen|control|h_count [10]) # ((!\vga|bit_gen|control|h_count [9] & (\vga|bit_gen|sprite_f3|Add1~57_sumout  & 
// !\vga|bit_gen|control|h_count [8]))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~49_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~53_sumout  & ( (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [9] & (\vga|bit_gen|sprite_f3|Add1~57_sumout  & 
// !\vga|bit_gen|control|h_count [8]))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [10]),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|sprite_f3|Add1~57_sumout ),
	.datad(!\vga|bit_gen|control|h_count [8]),
	.datae(!\vga|bit_gen|sprite_f3|Add1~49_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~8 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~8 .lut_mask = 64'h0800AEAA8A88EFEE;
defparam \vga|bit_gen|sprite_f3|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~6 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~6_combout  = ( \vga|bit_gen|sprite_f3|Add1~37_sumout  & ( \vga|bit_gen|sprite_f3|Add1~45_sumout  & ( (!\vga|bit_gen|control|h_count [7]) # ((!\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|control|h_count [6]) # 
// (\vga|bit_gen|sprite_f3|Add1~41_sumout ))) # (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|sprite_f3|Add1~41_sumout  & !\vga|bit_gen|control|h_count [6]))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~37_sumout  & ( \vga|bit_gen|sprite_f3|Add1~45_sumout  & 
// ( (!\vga|bit_gen|control|h_count [7] & ((!\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|control|h_count [6]) # (\vga|bit_gen|sprite_f3|Add1~41_sumout ))) # (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|sprite_f3|Add1~41_sumout  & 
// !\vga|bit_gen|control|h_count [6])))) ) ) ) # ( \vga|bit_gen|sprite_f3|Add1~37_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~45_sumout  & ( (!\vga|bit_gen|control|h_count [7]) # ((\vga|bit_gen|sprite_f3|Add1~41_sumout  & !\vga|bit_gen|control|h_count [6])) ) ) 
// ) # ( !\vga|bit_gen|sprite_f3|Add1~37_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~45_sumout  & ( (\vga|bit_gen|sprite_f3|Add1~41_sumout  & (!\vga|bit_gen|control|h_count [6] & !\vga|bit_gen|control|h_count [7])) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [5]),
	.datab(!\vga|bit_gen|sprite_f3|Add1~41_sumout ),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(!\vga|bit_gen|sprite_f3|Add1~37_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~6 .lut_mask = 64'h3000FF30B200FFB2;
defparam \vga|bit_gen|sprite_f3|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~7 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~7_combout  = ( \vga|bit_gen|sprite_f3|Add1~49_sumout  & ( \vga|bit_gen|sprite_f3|Add1~53_sumout  & ( (\vga|bit_gen|control|h_count [9] & (\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|sprite_f3|Add1~57_sumout  $ 
// (\vga|bit_gen|control|h_count [8])))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~49_sumout  & ( \vga|bit_gen|sprite_f3|Add1~53_sumout  & ( (\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|sprite_f3|Add1~57_sumout  $ 
// (\vga|bit_gen|control|h_count [8])))) ) ) ) # ( \vga|bit_gen|sprite_f3|Add1~49_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~53_sumout  & ( (!\vga|bit_gen|control|h_count [9] & (\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|sprite_f3|Add1~57_sumout  $ 
// (\vga|bit_gen|control|h_count [8])))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~49_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~53_sumout  & ( (!\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|sprite_f3|Add1~57_sumout  $ 
// (\vga|bit_gen|control|h_count [8])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|Add1~57_sumout ),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|control|h_count [10]),
	.datad(!\vga|bit_gen|control|h_count [8]),
	.datae(!\vga|bit_gen|sprite_f3|Add1~49_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~7 .lut_mask = 64'h8040080420100201;
defparam \vga|bit_gen|sprite_f3|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~5 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~5_combout  = ( \vga|bit_gen|sprite_f3|Add1~45_sumout  & ( \vga|bit_gen|sprite_f3|Add1~41_sumout  & ( (\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f3|Add1~37_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~45_sumout  & ( \vga|bit_gen|sprite_f3|Add1~41_sumout  & ( (\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f3|Add1~37_sumout )))) ) ) ) # ( \vga|bit_gen|sprite_f3|Add1~45_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~41_sumout  & ( (!\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f3|Add1~37_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~45_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~41_sumout  & ( (!\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f3|Add1~37_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|control|h_count [7]),
	.datac(!\vga|bit_gen|sprite_f3|Add1~37_sumout ),
	.datad(!\vga|bit_gen|control|h_count [5]),
	.datae(!\vga|bit_gen|sprite_f3|Add1~45_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~5 .lut_mask = 64'h8200008241000041;
defparam \vga|bit_gen|sprite_f3|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~2 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~2_combout  = ( \vga|bit_gen|sprite_f3|Add1~21_sumout  & ( !\vga|bit_gen|control|h_count [11] ) ) # ( !\vga|bit_gen|sprite_f3|Add1~21_sumout  & ( \vga|bit_gen|control|h_count [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \vga|bit_gen|sprite_f3|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N42
cyclonev_lcell_comb \vga|bit_gen|p2x[0]~feeder (
// Equation(s):
// \vga|bit_gen|p2x[0]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|p2x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|p2x[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|p2x[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|p2x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y64_N43
dffeas \vga|bit_gen|p2x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|p2x[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|p2x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|p2x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|p2x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N41
dffeas \vga|bit_gen|sprite_f3|sprx_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|p2x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|sprx_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|sprx_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|sprx_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~3 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~3_combout  = ( \vga|bit_gen|sprite_f3|Add1~33_sumout  & ( \vga|bit_gen|control|h_count [2] & ( (!\vga|bit_gen|sprite_f3|sprx_r [1] & ((!\vga|bit_gen|control|h_count [1]) # ((\vga|bit_gen|sprite_f3|sprx_r [0] & 
// !\vga|bit_gen|control|h_count [0])))) # (\vga|bit_gen|sprite_f3|sprx_r [1] & (\vga|bit_gen|sprite_f3|sprx_r [0] & (!\vga|bit_gen|control|h_count [1] & !\vga|bit_gen|control|h_count [0]))) ) ) ) # ( \vga|bit_gen|sprite_f3|Add1~33_sumout  & ( 
// !\vga|bit_gen|control|h_count [2] ) ) # ( !\vga|bit_gen|sprite_f3|Add1~33_sumout  & ( !\vga|bit_gen|control|h_count [2] & ( (!\vga|bit_gen|sprite_f3|sprx_r [1] & ((!\vga|bit_gen|control|h_count [1]) # ((\vga|bit_gen|sprite_f3|sprx_r [0] & 
// !\vga|bit_gen|control|h_count [0])))) # (\vga|bit_gen|sprite_f3|sprx_r [1] & (\vga|bit_gen|sprite_f3|sprx_r [0] & (!\vga|bit_gen|control|h_count [1] & !\vga|bit_gen|control|h_count [0]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|sprx_r [0]),
	.datab(!\vga|bit_gen|sprite_f3|sprx_r [1]),
	.datac(!\vga|bit_gen|control|h_count [1]),
	.datad(!\vga|bit_gen|control|h_count [0]),
	.datae(!\vga|bit_gen|sprite_f3|Add1~33_sumout ),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~3 .lut_mask = 64'hD4C0FFFF0000D4C0;
defparam \vga|bit_gen|sprite_f3|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~4 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~4_combout  = ( \vga|bit_gen|sprite_f3|LessThan2~3_combout  & ( (!\vga|bit_gen|control|h_count [4] & (((!\vga|bit_gen|control|h_count [3]) # (\vga|bit_gen|sprite_f3|Add1~29_sumout )) # (\vga|bit_gen|sprite_f3|Add1~25_sumout 
// ))) # (\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|sprite_f3|Add1~25_sumout  & ((!\vga|bit_gen|control|h_count [3]) # (\vga|bit_gen|sprite_f3|Add1~29_sumout )))) ) ) # ( !\vga|bit_gen|sprite_f3|LessThan2~3_combout  & ( (!\vga|bit_gen|control|h_count 
// [4] & (((\vga|bit_gen|sprite_f3|Add1~29_sumout  & !\vga|bit_gen|control|h_count [3])) # (\vga|bit_gen|sprite_f3|Add1~25_sumout ))) # (\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|sprite_f3|Add1~25_sumout  & (\vga|bit_gen|sprite_f3|Add1~29_sumout  & 
// !\vga|bit_gen|control|h_count [3]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [4]),
	.datab(!\vga|bit_gen|sprite_f3|Add1~25_sumout ),
	.datac(!\vga|bit_gen|sprite_f3|Add1~29_sumout ),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~4 .lut_mask = 64'h2B222B22BB2BBB2B;
defparam \vga|bit_gen|sprite_f3|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~9 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~9_combout  = ( !\vga|bit_gen|sprite_f3|LessThan2~2_combout  & ( \vga|bit_gen|sprite_f3|LessThan2~4_combout  & ( ((\vga|bit_gen|sprite_f3|LessThan2~7_combout  & ((\vga|bit_gen|sprite_f3|LessThan2~5_combout ) # 
// (\vga|bit_gen|sprite_f3|LessThan2~6_combout )))) # (\vga|bit_gen|sprite_f3|LessThan2~8_combout ) ) ) ) # ( !\vga|bit_gen|sprite_f3|LessThan2~2_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~4_combout  & ( ((\vga|bit_gen|sprite_f3|LessThan2~6_combout  & 
// \vga|bit_gen|sprite_f3|LessThan2~7_combout )) # (\vga|bit_gen|sprite_f3|LessThan2~8_combout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|LessThan2~8_combout ),
	.datab(!\vga|bit_gen|sprite_f3|LessThan2~6_combout ),
	.datac(!\vga|bit_gen|sprite_f3|LessThan2~7_combout ),
	.datad(!\vga|bit_gen|sprite_f3|LessThan2~5_combout ),
	.datae(!\vga|bit_gen|sprite_f3|LessThan2~2_combout ),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~9 .lut_mask = 64'h57570000575F0000;
defparam \vga|bit_gen|sprite_f3|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~1_combout  = ( \vga|bit_gen|sprite_f3|Add1~13_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~17_sumout  ) ) # ( !\vga|bit_gen|sprite_f3|Add1~13_sumout  & ( !\vga|bit_gen|sprite_f3|Add1~17_sumout  & ( \vga|bit_gen|control|h_count 
// [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f3|Add1~13_sumout ),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~1 .lut_mask = 64'h0F0FFFFF00000000;
defparam \vga|bit_gen|sprite_f3|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~13 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~13_combout  = ( \vga|bit_gen|sprite_f3|LessThan2~9_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~1_combout  & ( (!\vga|bit_gen|sprite_f3|LessThan2~12_combout ) # ((!\vga|bit_gen|sprite_f3|LessThan2~0_combout  & 
// !\vga|bit_gen|sprite_f3|LessThan2~11_combout )) ) ) ) # ( !\vga|bit_gen|sprite_f3|LessThan2~9_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~1_combout  & ( (!\vga|bit_gen|sprite_f3|LessThan2~12_combout ) # ((!\vga|bit_gen|sprite_f3|LessThan2~11_combout  & 
// ((!\vga|bit_gen|sprite_f3|LessThan2~0_combout ) # (!\vga|bit_gen|sprite_f3|LessThan2~10_combout )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|LessThan2~0_combout ),
	.datab(!\vga|bit_gen|sprite_f3|LessThan2~11_combout ),
	.datac(!\vga|bit_gen|sprite_f3|LessThan2~10_combout ),
	.datad(!\vga|bit_gen|sprite_f3|LessThan2~12_combout ),
	.datae(!\vga|bit_gen|sprite_f3|LessThan2~9_combout ),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~13 .lut_mask = 64'hFFC8FF8800000000;
defparam \vga|bit_gen|sprite_f3|LessThan2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~23 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~23_combout  = ( \vga|bit_gen|sprite_f3|state~27_combout  & ( \vga|bit_gen|sprite_f3|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f3|state~25_combout  & (!\vga|bit_gen|sprite_f3|spr_diff[11]~13_sumout  & 
// !\vga|bit_gen|sprite_f3|spr_diff[12]~17_sumout )) ) ) ) # ( \vga|bit_gen|sprite_f3|state~27_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f3|state~25_combout  & (((!\vga|bit_gen|sprite_f3|spr_diff[11]~13_sumout  & 
// !\vga|bit_gen|sprite_f3|spr_diff[12]~17_sumout )) # (\vga|bit_gen|sprite_f3|state.WAIT_POS~q ))) ) ) ) # ( !\vga|bit_gen|sprite_f3|state~27_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f3|state~25_combout  & 
// \vga|bit_gen|sprite_f3|state.WAIT_POS~q ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state~25_combout ),
	.datab(!\vga|bit_gen|sprite_f3|spr_diff[11]~13_sumout ),
	.datac(!\vga|bit_gen|sprite_f3|spr_diff[12]~17_sumout ),
	.datad(!\vga|bit_gen|sprite_f3|state.WAIT_POS~q ),
	.datae(!\vga|bit_gen|sprite_f3|state~27_combout ),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~23 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~23 .lut_mask = 64'h0055405500004040;
defparam \vga|bit_gen|sprite_f3|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N53
dffeas \vga|bit_gen|sprite_f3|state.WAIT_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|state~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|state.WAIT_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state.WAIT_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|state.WAIT_POS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|bmap_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f3|bmap_x~3_combout  = ( \vga|bit_gen|sprite_f3|state.SPR_LINE~q  & ( \reset~input_o  & ( !\vga|bit_gen|sprite_f3|bmap_x [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|bmap_x [0]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|bmap_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|bmap_x~3 .lut_mask = 64'h000000000000F0F0;
defparam \vga|bit_gen|sprite_f3|bmap_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|cnt_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f3|cnt_x~3_combout  = ( \reset~input_o  & ( (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f3|cnt_x [0] $ (!\vga|bit_gen|sprite_f3|cnt_x [1]))) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|cnt_x [0]),
	.datad(!\vga|bit_gen|sprite_f3|cnt_x [1]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|cnt_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|cnt_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|cnt_x~3 .lut_mask = 64'h0000000005500550;
defparam \vga|bit_gen|sprite_f3|cnt_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|cnt_x[3]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|cnt_x[3]~1_combout  = (\vga|bit_gen|control|line~q  & ((\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f3|state.WAIT_POS~q )))

	.dataa(!\vga|bit_gen|sprite_f3|state.WAIT_POS~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|line~q ),
	.datad(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|cnt_x[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|cnt_x[3]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|cnt_x[3]~1 .lut_mask = 64'h050F050F050F050F;
defparam \vga|bit_gen|sprite_f3|cnt_x[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~14 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~14_combout  = ( \vga|bit_gen|sprite_f3|Add1~25_sumout  & ( !\vga|bit_gen|control|h_count [4] ) ) # ( !\vga|bit_gen|sprite_f3|Add1~25_sumout  & ( \vga|bit_gen|control|h_count [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~14 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~14 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vga|bit_gen|sprite_f3|LessThan2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~16 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~16_combout  = ( \vga|bit_gen|sprite_f3|Add1~25_sumout  & ( (!\vga|bit_gen|control|h_count [4]) # ((!\vga|bit_gen|control|h_count [3] & \vga|bit_gen|sprite_f3|Add1~29_sumout )) ) ) # ( !\vga|bit_gen|sprite_f3|Add1~25_sumout 
//  & ( (!\vga|bit_gen|control|h_count [4] & (!\vga|bit_gen|control|h_count [3] & \vga|bit_gen|sprite_f3|Add1~29_sumout )) ) )

	.dataa(!\vga|bit_gen|control|h_count [4]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(!\vga|bit_gen|sprite_f3|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~16 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~16 .lut_mask = 64'h00A000A0AAFAAAFA;
defparam \vga|bit_gen|sprite_f3|LessThan2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~15 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~15_combout  = ( \vga|bit_gen|sprite_f3|Add1~29_sumout  & ( !\vga|bit_gen|control|h_count [3] ) ) # ( !\vga|bit_gen|sprite_f3|Add1~29_sumout  & ( \vga|bit_gen|control|h_count [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~15 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~15 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \vga|bit_gen|sprite_f3|LessThan2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~17 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~17_combout  = ( \vga|bit_gen|sprite_f3|LessThan2~15_combout  & ( \vga|bit_gen|sprite_f3|LessThan2~5_combout  & ( (!\vga|bit_gen|sprite_f3|LessThan2~6_combout  & !\vga|bit_gen|sprite_f3|LessThan2~16_combout ) ) ) ) # ( 
// !\vga|bit_gen|sprite_f3|LessThan2~15_combout  & ( \vga|bit_gen|sprite_f3|LessThan2~5_combout  & ( (!\vga|bit_gen|sprite_f3|LessThan2~6_combout  & (!\vga|bit_gen|sprite_f3|LessThan2~16_combout  & ((!\vga|bit_gen|sprite_f3|LessThan2~3_combout ) # 
// (\vga|bit_gen|sprite_f3|LessThan2~14_combout )))) ) ) ) # ( \vga|bit_gen|sprite_f3|LessThan2~15_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~5_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~6_combout  ) ) ) # ( 
// !\vga|bit_gen|sprite_f3|LessThan2~15_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~5_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~6_combout  ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|LessThan2~14_combout ),
	.datab(!\vga|bit_gen|sprite_f3|LessThan2~6_combout ),
	.datac(!\vga|bit_gen|sprite_f3|LessThan2~16_combout ),
	.datad(!\vga|bit_gen|sprite_f3|LessThan2~3_combout ),
	.datae(!\vga|bit_gen|sprite_f3|LessThan2~15_combout ),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~17 .lut_mask = 64'hCCCCCCCCC040C0C0;
defparam \vga|bit_gen|sprite_f3|LessThan2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~18 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~18_combout  = ( !\vga|bit_gen|sprite_f3|LessThan2~11_combout  & ( (!\vga|bit_gen|sprite_f3|LessThan2~0_combout ) # (!\vga|bit_gen|sprite_f3|LessThan2~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|LessThan2~0_combout ),
	.datad(!\vga|bit_gen|sprite_f3|LessThan2~10_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~18 .lut_mask = 64'hFFF0FFF000000000;
defparam \vga|bit_gen|sprite_f3|LessThan2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~19 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~19_combout  = ( \vga|bit_gen|sprite_f3|LessThan2~0_combout  & ( \vga|bit_gen|sprite_f3|LessThan2~18_combout  & ( ((!\vga|bit_gen|sprite_f3|LessThan2~8_combout  & ((!\vga|bit_gen|sprite_f3|LessThan2~7_combout ) # 
// (\vga|bit_gen|sprite_f3|LessThan2~17_combout )))) # (\vga|bit_gen|sprite_f3|LessThan2~2_combout ) ) ) ) # ( !\vga|bit_gen|sprite_f3|LessThan2~0_combout  & ( \vga|bit_gen|sprite_f3|LessThan2~18_combout  ) )

	.dataa(!\vga|bit_gen|sprite_f3|LessThan2~2_combout ),
	.datab(!\vga|bit_gen|sprite_f3|LessThan2~8_combout ),
	.datac(!\vga|bit_gen|sprite_f3|LessThan2~7_combout ),
	.datad(!\vga|bit_gen|sprite_f3|LessThan2~17_combout ),
	.datae(!\vga|bit_gen|sprite_f3|LessThan2~0_combout ),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~19 .lut_mask = 64'h00000000FFFFD5DD;
defparam \vga|bit_gen|sprite_f3|LessThan2~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|cnt_x[3]~2 (
// Equation(s):
// \vga|bit_gen|sprite_f3|cnt_x[3]~2_combout  = ( \vga|bit_gen|sprite_f3|LessThan2~19_combout  & ( \vga|bit_gen|sprite_f3|LessThan2~1_combout  & ( (!\reset~input_o ) # ((!\vga|bit_gen|sprite_f3|state.WAIT_POS~q  & \vga|bit_gen|sprite_f3|cnt_x[3]~1_combout )) 
// ) ) ) # ( !\vga|bit_gen|sprite_f3|LessThan2~19_combout  & ( \vga|bit_gen|sprite_f3|LessThan2~1_combout  & ( (!\reset~input_o ) # ((!\vga|bit_gen|sprite_f3|state.WAIT_POS~q  & \vga|bit_gen|sprite_f3|cnt_x[3]~1_combout )) ) ) ) # ( 
// \vga|bit_gen|sprite_f3|LessThan2~19_combout  & ( !\vga|bit_gen|sprite_f3|LessThan2~1_combout  & ( (!\reset~input_o ) # (\vga|bit_gen|sprite_f3|cnt_x[3]~1_combout ) ) ) ) # ( !\vga|bit_gen|sprite_f3|LessThan2~19_combout  & ( 
// !\vga|bit_gen|sprite_f3|LessThan2~1_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f3|cnt_x[3]~1_combout  & ((!\vga|bit_gen|sprite_f3|state.WAIT_POS~q ) # (!\vga|bit_gen|sprite_f3|LessThan2~12_combout )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.WAIT_POS~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f3|LessThan2~12_combout ),
	.datad(!\vga|bit_gen|sprite_f3|cnt_x[3]~1_combout ),
	.datae(!\vga|bit_gen|sprite_f3|LessThan2~19_combout ),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|cnt_x[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|cnt_x[3]~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|cnt_x[3]~2 .lut_mask = 64'hCCFECCFFCCEECCEE;
defparam \vga|bit_gen|sprite_f3|cnt_x[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N59
dffeas \vga|bit_gen|sprite_f3|cnt_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|cnt_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f3|cnt_x[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|cnt_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|cnt_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|cnt_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|cnt_x~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|cnt_x~0_combout  = ( \vga|bit_gen|sprite_f3|cnt_x [2] & ( (\reset~input_o  & (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & ((!\vga|bit_gen|sprite_f3|cnt_x [0]) # (!\vga|bit_gen|sprite_f3|cnt_x [1])))) ) ) # ( 
// !\vga|bit_gen|sprite_f3|cnt_x [2] & ( (\vga|bit_gen|sprite_f3|cnt_x [0] & (\reset~input_o  & (\vga|bit_gen|sprite_f3|cnt_x [1] & \vga|bit_gen|sprite_f3|state.SPR_LINE~q ))) ) )

	.dataa(!\vga|bit_gen|sprite_f3|cnt_x [0]),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f3|cnt_x [1]),
	.datad(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|cnt_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|cnt_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|cnt_x~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|cnt_x~0 .lut_mask = 64'h0001000100320032;
defparam \vga|bit_gen|sprite_f3|cnt_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N14
dffeas \vga|bit_gen|sprite_f3|cnt_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|cnt_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f3|cnt_x[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|cnt_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|cnt_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|cnt_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|bmap_x[3]~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|bmap_x[3]~0_combout  = ( \vga|bit_gen|sprite_f3|cnt_x [2] & ( (\vga|bit_gen|sprite_f3|cnt_x [0] & (\vga|bit_gen|sprite_f3|cnt_x [1] & \vga|bit_gen|sprite_f3|state.SPR_LINE~q )) ) )

	.dataa(!\vga|bit_gen|sprite_f3|cnt_x [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|cnt_x [1]),
	.datad(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|cnt_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|bmap_x[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x[3]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|bmap_x[3]~0 .lut_mask = 64'h0000000000050005;
defparam \vga|bit_gen|sprite_f3|bmap_x[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|bmap_x[3]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|bmap_x[3]~1_combout  = ( \vga|bit_gen|sprite_f3|LessThan2~13_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|line~q  & ((\vga|bit_gen|sprite_f3|bmap_x[3]~0_combout ) # (\vga|bit_gen|sprite_f3|state.WAIT_POS~q )))) ) ) # ( 
// !\vga|bit_gen|sprite_f3|LessThan2~13_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f3|bmap_x[3]~0_combout  & \vga|bit_gen|control|line~q )) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.WAIT_POS~q ),
	.datab(!\vga|bit_gen|sprite_f3|bmap_x[3]~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|control|line~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x[3]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|bmap_x[3]~1 .lut_mask = 64'hF0F3F0F3F0F7F0F7;
defparam \vga|bit_gen|sprite_f3|bmap_x[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N44
dffeas \vga|bit_gen|sprite_f3|bmap_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|bmap_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|bmap_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|bmap_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|bmap_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_f3|bmap_x~4_combout  = ( \reset~input_o  & ( (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f3|bmap_x [0] $ (!\vga|bit_gen|sprite_f3|bmap_x [1]))) ) )

	.dataa(!\vga|bit_gen|sprite_f3|bmap_x [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|bmap_x [1]),
	.datad(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|bmap_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|bmap_x~4 .lut_mask = 64'h00000000005A005A;
defparam \vga|bit_gen|sprite_f3|bmap_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|bmap_x[1]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|bmap_x[1]~feeder_combout  = \vga|bit_gen|sprite_f3|bmap_x~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|bmap_x~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|bmap_x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|bmap_x[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga|bit_gen|sprite_f3|bmap_x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y67_N35
dffeas \vga|bit_gen|sprite_f3|bmap_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|bmap_x[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|bmap_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|bmap_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|bmap_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_f3|bmap_x~2_combout  = ( \vga|bit_gen|sprite_f3|bmap_x [1] & ( (\reset~input_o  & (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f3|bmap_x [0] $ (!\vga|bit_gen|sprite_f3|bmap_x [2])))) ) ) # ( 
// !\vga|bit_gen|sprite_f3|bmap_x [1] & ( (\reset~input_o  & (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|bmap_x [2])) ) )

	.dataa(!\reset~input_o ),
	.datab(!\vga|bit_gen|sprite_f3|bmap_x [0]),
	.datac(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f3|bmap_x [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|bmap_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|bmap_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|bmap_x~2 .lut_mask = 64'h0005000501040104;
defparam \vga|bit_gen|sprite_f3|bmap_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N5
dffeas \vga|bit_gen|sprite_f3|bmap_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|bmap_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|bmap_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|bmap_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~18 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~18_combout  = ( \vga|bit_gen|sprite_f3|bmap_x [0] & ( (\vga|bit_gen|sprite_f3|bmap_x [1] & \vga|bit_gen|sprite_f3|bmap_x [2]) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|bmap_x [1]),
	.datac(!\vga|bit_gen|sprite_f3|bmap_x [2]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f3|bmap_x [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~18 .lut_mask = 64'h0000030300000303;
defparam \vga|bit_gen|sprite_f3|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~20 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~20_combout  = ( \vga|bit_gen|sprite_f3|Equal1~2_combout  & ( \vga|bit_gen|sprite_f3|Equal1~0_combout  & ( (!\vga|bit_gen|sprite_f3|Equal1~1_combout  & (\vga|bit_gen|sprite_f3|state~18_combout  & 
// ((\vga|bit_gen|sprite_f3|state~19_combout )))) # (\vga|bit_gen|sprite_f3|Equal1~1_combout  & ((!\vga|bit_gen|control|h_count [10]) # ((\vga|bit_gen|sprite_f3|state~18_combout  & \vga|bit_gen|sprite_f3|state~19_combout )))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f3|Equal1~2_combout  & ( \vga|bit_gen|sprite_f3|Equal1~0_combout  & ( (\vga|bit_gen|sprite_f3|state~18_combout  & \vga|bit_gen|sprite_f3|state~19_combout ) ) ) ) # ( \vga|bit_gen|sprite_f3|Equal1~2_combout  & ( 
// !\vga|bit_gen|sprite_f3|Equal1~0_combout  & ( (\vga|bit_gen|sprite_f3|state~18_combout  & \vga|bit_gen|sprite_f3|state~19_combout ) ) ) ) # ( !\vga|bit_gen|sprite_f3|Equal1~2_combout  & ( !\vga|bit_gen|sprite_f3|Equal1~0_combout  & ( 
// (\vga|bit_gen|sprite_f3|state~18_combout  & \vga|bit_gen|sprite_f3|state~19_combout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datab(!\vga|bit_gen|sprite_f3|state~18_combout ),
	.datac(!\vga|bit_gen|control|h_count [10]),
	.datad(!\vga|bit_gen|sprite_f3|state~19_combout ),
	.datae(!\vga|bit_gen|sprite_f3|Equal1~2_combout ),
	.dataf(!\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~20 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~20 .lut_mask = 64'h0033003300335073;
defparam \vga|bit_gen|sprite_f3|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~21 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~21_combout  = ( \reset~input_o  & ( \vga|bit_gen|sprite_f3|LessThan2~13_combout  & ( (\vga|bit_gen|control|line~q  & (((!\vga|bit_gen|sprite_f3|state~20_combout  & \vga|bit_gen|sprite_f3|state.SPR_LINE~q )) # 
// (\vga|bit_gen|sprite_f3|state.WAIT_POS~q ))) ) ) ) # ( \reset~input_o  & ( !\vga|bit_gen|sprite_f3|LessThan2~13_combout  & ( (\vga|bit_gen|control|line~q  & (!\vga|bit_gen|sprite_f3|state~20_combout  & \vga|bit_gen|sprite_f3|state.SPR_LINE~q )) ) ) )

	.dataa(!\vga|bit_gen|control|line~q ),
	.datab(!\vga|bit_gen|sprite_f3|state.WAIT_POS~q ),
	.datac(!\vga|bit_gen|sprite_f3|state~20_combout ),
	.datad(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datae(!\reset~input_o ),
	.dataf(!\vga|bit_gen|sprite_f3|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~21 .lut_mask = 64'h0000005000001151;
defparam \vga|bit_gen|sprite_f3|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N2
dffeas \vga|bit_gen|sprite_f3|state.SPR_LINE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state.SPR_LINE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|state.SPR_LINE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|cnt_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_f3|cnt_x~4_combout  = ( \reset~input_o  & ( (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & !\vga|bit_gen|sprite_f3|cnt_x [0]) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f3|cnt_x [0]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|cnt_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|cnt_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|cnt_x~4 .lut_mask = 64'h0000000055005500;
defparam \vga|bit_gen|sprite_f3|cnt_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N56
dffeas \vga|bit_gen|sprite_f3|cnt_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|cnt_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f3|cnt_x[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|cnt_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|cnt_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|cnt_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|bmap_x~5 (
// Equation(s):
// \vga|bit_gen|sprite_f3|bmap_x~5_combout  = ( \vga|bit_gen|sprite_f3|state.SPR_LINE~q  & ( \reset~input_o  & ( !\vga|bit_gen|sprite_f3|bmap_x [3] $ (((!\vga|bit_gen|sprite_f3|bmap_x [2]) # ((!\vga|bit_gen|sprite_f3|bmap_x [1]) # 
// (!\vga|bit_gen|sprite_f3|bmap_x [0])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|bmap_x [2]),
	.datab(!\vga|bit_gen|sprite_f3|bmap_x [1]),
	.datac(!\vga|bit_gen|sprite_f3|bmap_x [0]),
	.datad(!\vga|bit_gen|sprite_f3|bmap_x [3]),
	.datae(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|bmap_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|bmap_x~5 .lut_mask = 64'h00000000000001FE;
defparam \vga|bit_gen|sprite_f3|bmap_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N11
dffeas \vga|bit_gen|sprite_f3|bmap_x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|bmap_x~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|bmap_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|bmap_x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|bmap_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~19 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~19_combout  = (\vga|bit_gen|sprite_f3|cnt_x [0] & (\vga|bit_gen|sprite_f3|cnt_x [1] & (\vga|bit_gen|sprite_f3|bmap_x [3] & \vga|bit_gen|sprite_f3|cnt_x [2])))

	.dataa(!\vga|bit_gen|sprite_f3|cnt_x [0]),
	.datab(!\vga|bit_gen|sprite_f3|cnt_x [1]),
	.datac(!\vga|bit_gen|sprite_f3|bmap_x [3]),
	.datad(!\vga|bit_gen|sprite_f3|cnt_x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~19 .lut_mask = 64'h0001000100010001;
defparam \vga|bit_gen|sprite_f3|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~22 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~22_combout  = ( \vga|bit_gen|sprite_f3|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f3|state~18_combout  & ( (\reset~input_o  & (\vga|bit_gen|control|line~q  & ((\vga|bit_gen|sprite_f3|Equal1~3_combout ) # 
// (\vga|bit_gen|sprite_f3|state~19_combout )))) ) ) ) # ( \vga|bit_gen|sprite_f3|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_f3|state~18_combout  & ( (\reset~input_o  & (\vga|bit_gen|sprite_f3|Equal1~3_combout  & \vga|bit_gen|control|line~q )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\vga|bit_gen|sprite_f3|state~19_combout ),
	.datac(!\vga|bit_gen|sprite_f3|Equal1~3_combout ),
	.datad(!\vga|bit_gen|control|line~q ),
	.datae(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_f3|state~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~22 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~22 .lut_mask = 64'h0000000500000015;
defparam \vga|bit_gen|sprite_f3|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y67_N14
dffeas \vga|bit_gen|sprite_f3|state.WAIT_DATA (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state.WAIT_DATA .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Selector26~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Selector26~0_combout  = ( \vga|bit_gen|sprite_f3|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f3|drawing~q  ) ) # ( !\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f3|drawing~q  & ( 
// !\vga|bit_gen|sprite_f3|state.WAIT_DATA~q  ) ) ) # ( \vga|bit_gen|sprite_f3|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_f3|drawing~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|state.WAIT_DATA~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_f3|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Selector26~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Selector26~0 .lut_mask = 64'h0000FFFFCCCCFFFF;
defparam \vga|bit_gen|sprite_f3|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|drawing~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|drawing~feeder_combout  = \vga|bit_gen|sprite_f3|Selector26~0_combout 

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|Selector26~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|drawing~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|drawing~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|drawing~feeder .lut_mask = 64'h3333333333333333;
defparam \vga|bit_gen|sprite_f3|drawing~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y67_N59
dffeas \vga|bit_gen|sprite_f3|drawing (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|drawing~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|drawing .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|drawing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|cnt_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_f|cnt_x~4_combout  = ( \reset~input_o  & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & !\vga|bit_gen|sprite_f|cnt_x [0]) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|cnt_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|cnt_x~4 .lut_mask = 64'h0000000030303030;
defparam \vga|bit_gen|sprite_f|cnt_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N42
cyclonev_lcell_comb \vga|bit_gen|Decoder0~4 (
// Equation(s):
// \vga|bit_gen|Decoder0~4_combout  = ( \vga_counter_i|counter [1] & ( (!\vga_counter_i|counter [0] & !\vga_counter_i|counter [2]) ) )

	.dataa(!\vga_counter_i|counter [0]),
	.datab(!\vga_counter_i|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Decoder0~4 .extended_lut = "off";
defparam \vga|bit_gen|Decoder0~4 .lut_mask = 64'h0000000088888888;
defparam \vga|bit_gen|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N16
dffeas \vga|bit_gen|my[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N28
dffeas \vga|bit_gen|sprite_f|spry_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N42
cyclonev_lcell_comb \vga|bit_gen|my[13]~feeder (
// Equation(s):
// \vga|bit_gen|my[13]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|my[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|my[13]~feeder .extended_lut = "off";
defparam \vga|bit_gen|my[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|my[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y65_N43
dffeas \vga|bit_gen|my[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|my[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N16
dffeas \vga|bit_gen|sprite_f|spry_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y65_N45
cyclonev_lcell_comb \vga|bit_gen|my[12]~feeder (
// Equation(s):
// \vga|bit_gen|my[12]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|my[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|my[12]~feeder .extended_lut = "off";
defparam \vga|bit_gen|my[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|my[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y65_N46
dffeas \vga|bit_gen|my[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|my[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y67_N43
dffeas \vga|bit_gen|sprite_f|spry_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N14
dffeas \vga|bit_gen|my[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N43
dffeas \vga|bit_gen|sprite_f|spry_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y65_N48
cyclonev_lcell_comb \vga|bit_gen|my[10]~feeder (
// Equation(s):
// \vga|bit_gen|my[10]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|my[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|my[10]~feeder .extended_lut = "off";
defparam \vga|bit_gen|my[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|my[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y65_N49
dffeas \vga|bit_gen|my[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|my[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spry_r[10]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f|spry_r[10]~feeder_combout  = ( \vga|bit_gen|my [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|my [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spry_r[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[10]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spry_r[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f|spry_r[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N7
dffeas \vga|bit_gen|sprite_f|spry_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spry_r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N22
dffeas \vga|bit_gen|my[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y67_N34
dffeas \vga|bit_gen|sprite_f|spry_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N49
dffeas \vga|bit_gen|my[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N58
dffeas \vga|bit_gen|sprite_f|spry_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N3
cyclonev_lcell_comb \vga|bit_gen|my[7]~feeder (
// Equation(s):
// \vga|bit_gen|my[7]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|my[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|my[7]~feeder .extended_lut = "off";
defparam \vga|bit_gen|my[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|my[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y65_N4
dffeas \vga|bit_gen|my[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|my[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N58
dffeas \vga|bit_gen|sprite_f|spry_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N2
dffeas \vga|bit_gen|my[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spry_r[6]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f|spry_r[6]~feeder_combout  = \vga|bit_gen|my [6]

	.dataa(gnd),
	.datab(!\vga|bit_gen|my [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spry_r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[6]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spry_r[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga|bit_gen|sprite_f|spry_r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N22
dffeas \vga|bit_gen|sprite_f|spry_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spry_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N22
dffeas \vga|bit_gen|my[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y67_N52
dffeas \vga|bit_gen|sprite_f|spry_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y65_N40
dffeas \vga|bit_gen|my[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spry_r[4]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f|spry_r[4]~feeder_combout  = ( \vga|bit_gen|my [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|my [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spry_r[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[4]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spry_r[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f|spry_r[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N4
dffeas \vga|bit_gen|sprite_f|spry_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spry_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N45
cyclonev_lcell_comb \vga|bit_gen|my[3]~feeder (
// Equation(s):
// \vga|bit_gen|my[3]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|my[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|my[3]~feeder .extended_lut = "off";
defparam \vga|bit_gen|my[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|my[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y65_N47
dffeas \vga|bit_gen|my[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|my[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spry_r[3]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f|spry_r[3]~feeder_combout  = ( \vga|bit_gen|my [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|my [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spry_r[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[3]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spry_r[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f|spry_r[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N47
dffeas \vga|bit_gen|sprite_f|spry_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spry_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y65_N36
cyclonev_lcell_comb \vga|bit_gen|my[2]~feeder (
// Equation(s):
// \vga|bit_gen|my[2]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|my[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|my[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|my[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|my[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y65_N37
dffeas \vga|bit_gen|my[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|my[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y67_N59
dffeas \vga|bit_gen|sprite_f|spry_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N52
dffeas \vga|bit_gen|my[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spry_r[1]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f|spry_r[1]~feeder_combout  = ( \vga|bit_gen|my [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|my [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spry_r[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spry_r[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f|spry_r[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N25
dffeas \vga|bit_gen|sprite_f|spry_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spry_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y65_N57
cyclonev_lcell_comb \vga|bit_gen|my[0]~feeder (
// Equation(s):
// \vga|bit_gen|my[0]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|my[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|my[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|my[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|my[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y65_N58
dffeas \vga|bit_gen|my[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|my[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y67_N46
dffeas \vga|bit_gen|sprite_f|spry_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|my [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add0~10 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add0~10_cout  = CARRY(( !\vga|bit_gen|sprite_f|spry_r [0] $ (!\vga|bit_gen|control|v_count [0]) ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f|Add0~11  = SHARE((!\vga|bit_gen|sprite_f|spry_r [0]) # (\vga|bit_gen|control|v_count [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spry_r [0]),
	.datad(!\vga|bit_gen|control|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f|Add0~10_cout ),
	.shareout(\vga|bit_gen|sprite_f|Add0~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add0~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add0~10 .lut_mask = 64'h0000F0FF00000FF0;
defparam \vga|bit_gen|sprite_f|Add0~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add0~6 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add0~6_cout  = CARRY(( !\vga|bit_gen|sprite_f|spry_r [1] $ (\vga|bit_gen|control|v_count [1]) ) + ( \vga|bit_gen|sprite_f|Add0~11  ) + ( \vga|bit_gen|sprite_f|Add0~10_cout  ))
// \vga|bit_gen|sprite_f|Add0~7  = SHARE((!\vga|bit_gen|sprite_f|spry_r [1] & \vga|bit_gen|control|v_count [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spry_r [1]),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add0~10_cout ),
	.sharein(\vga|bit_gen|sprite_f|Add0~11 ),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f|Add0~6_cout ),
	.shareout(\vga|bit_gen|sprite_f|Add0~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add0~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add0~6 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f|Add0~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add0~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add0~2_cout  = CARRY(( !\vga|bit_gen|control|v_count [2] $ (\vga|bit_gen|sprite_f|spry_r [2]) ) + ( \vga|bit_gen|sprite_f|Add0~7  ) + ( \vga|bit_gen|sprite_f|Add0~6_cout  ))
// \vga|bit_gen|sprite_f|Add0~3  = SHARE((\vga|bit_gen|control|v_count [2] & !\vga|bit_gen|sprite_f|spry_r [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [2]),
	.datad(!\vga|bit_gen|sprite_f|spry_r [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add0~6_cout ),
	.sharein(\vga|bit_gen|sprite_f|Add0~7 ),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f|Add0~2_cout ),
	.shareout(\vga|bit_gen|sprite_f|Add0~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add0~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add0~2 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_f|Add0~2 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[0]~49 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[0]~49_sumout  = SUM(( !\vga|bit_gen|sprite_f|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_f|Add0~3  ) + ( \vga|bit_gen|sprite_f|Add0~2_cout  ))
// \vga|bit_gen|sprite_f|spr_diff[0]~50  = CARRY(( !\vga|bit_gen|sprite_f|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_f|Add0~3  ) + ( \vga|bit_gen|sprite_f|Add0~2_cout  ))
// \vga|bit_gen|sprite_f|spr_diff[0]~51  = SHARE((!\vga|bit_gen|sprite_f|spry_r [3] & \vga|bit_gen|control|v_count [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spry_r [3]),
	.datad(!\vga|bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add0~2_cout ),
	.sharein(\vga|bit_gen|sprite_f|Add0~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[0]~49_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[0]~50 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[0]~51 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[0]~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[0]~49 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f|spr_diff[0]~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[1]~45 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[1]~45_sumout  = SUM(( !\vga|bit_gen|sprite_f|spry_r [4] $ (\vga|bit_gen|control|v_count [4]) ) + ( \vga|bit_gen|sprite_f|spr_diff[0]~51  ) + ( \vga|bit_gen|sprite_f|spr_diff[0]~50  ))
// \vga|bit_gen|sprite_f|spr_diff[1]~46  = CARRY(( !\vga|bit_gen|sprite_f|spry_r [4] $ (\vga|bit_gen|control|v_count [4]) ) + ( \vga|bit_gen|sprite_f|spr_diff[0]~51  ) + ( \vga|bit_gen|sprite_f|spr_diff[0]~50  ))
// \vga|bit_gen|sprite_f|spr_diff[1]~47  = SHARE((!\vga|bit_gen|sprite_f|spry_r [4] & \vga|bit_gen|control|v_count [4]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|spry_r [4]),
	.datac(!\vga|bit_gen|control|v_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[0]~50 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[0]~51 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[1]~45_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[1]~46 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[1]~47 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[1]~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[1]~45 .lut_mask = 64'h00000C0C0000C3C3;
defparam \vga|bit_gen|sprite_f|spr_diff[1]~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[2]~41 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[2]~41_sumout  = SUM(( !\vga|bit_gen|control|v_count [5] $ (\vga|bit_gen|sprite_f|spry_r [5]) ) + ( \vga|bit_gen|sprite_f|spr_diff[1]~47  ) + ( \vga|bit_gen|sprite_f|spr_diff[1]~46  ))
// \vga|bit_gen|sprite_f|spr_diff[2]~42  = CARRY(( !\vga|bit_gen|control|v_count [5] $ (\vga|bit_gen|sprite_f|spry_r [5]) ) + ( \vga|bit_gen|sprite_f|spr_diff[1]~47  ) + ( \vga|bit_gen|sprite_f|spr_diff[1]~46  ))
// \vga|bit_gen|sprite_f|spr_diff[2]~43  = SHARE((\vga|bit_gen|control|v_count [5] & !\vga|bit_gen|sprite_f|spry_r [5]))

	.dataa(!\vga|bit_gen|control|v_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|spry_r [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[1]~46 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[1]~47 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[2]~41_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[2]~42 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[2]~43 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[2]~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[2]~41 .lut_mask = 64'h000055000000AA55;
defparam \vga|bit_gen|sprite_f|spr_diff[2]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[3]~37 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[3]~37_sumout  = SUM(( !\vga|bit_gen|sprite_f|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_f|spr_diff[2]~43  ) + ( \vga|bit_gen|sprite_f|spr_diff[2]~42  ))
// \vga|bit_gen|sprite_f|spr_diff[3]~38  = CARRY(( !\vga|bit_gen|sprite_f|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_f|spr_diff[2]~43  ) + ( \vga|bit_gen|sprite_f|spr_diff[2]~42  ))
// \vga|bit_gen|sprite_f|spr_diff[3]~39  = SHARE((!\vga|bit_gen|sprite_f|spry_r [6] & \vga|bit_gen|control|v_count [6]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|spry_r [6]),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[2]~42 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[2]~43 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[3]~37_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[3]~38 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[3]~39 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[3]~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[3]~37 .lut_mask = 64'h000000CC0000CC33;
defparam \vga|bit_gen|sprite_f|spr_diff[3]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[4]~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[4]~21_sumout  = SUM(( !\vga|bit_gen|sprite_f|spry_r [7] $ (\vga|bit_gen|control|v_count [7]) ) + ( \vga|bit_gen|sprite_f|spr_diff[3]~39  ) + ( \vga|bit_gen|sprite_f|spr_diff[3]~38  ))
// \vga|bit_gen|sprite_f|spr_diff[4]~22  = CARRY(( !\vga|bit_gen|sprite_f|spry_r [7] $ (\vga|bit_gen|control|v_count [7]) ) + ( \vga|bit_gen|sprite_f|spr_diff[3]~39  ) + ( \vga|bit_gen|sprite_f|spr_diff[3]~38  ))
// \vga|bit_gen|sprite_f|spr_diff[4]~23  = SHARE((!\vga|bit_gen|sprite_f|spry_r [7] & \vga|bit_gen|control|v_count [7]))

	.dataa(!\vga|bit_gen|sprite_f|spry_r [7]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[3]~38 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[3]~39 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[4]~21_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[4]~22 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[4]~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[4]~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[4]~21 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_f|spr_diff[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[5]~25 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[5]~25_sumout  = SUM(( !\vga|bit_gen|sprite_f|spry_r [8] $ (\vga|bit_gen|control|v_count [8]) ) + ( \vga|bit_gen|sprite_f|spr_diff[4]~23  ) + ( \vga|bit_gen|sprite_f|spr_diff[4]~22  ))
// \vga|bit_gen|sprite_f|spr_diff[5]~26  = CARRY(( !\vga|bit_gen|sprite_f|spry_r [8] $ (\vga|bit_gen|control|v_count [8]) ) + ( \vga|bit_gen|sprite_f|spr_diff[4]~23  ) + ( \vga|bit_gen|sprite_f|spr_diff[4]~22  ))
// \vga|bit_gen|sprite_f|spr_diff[5]~27  = SHARE((!\vga|bit_gen|sprite_f|spry_r [8] & \vga|bit_gen|control|v_count [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spry_r [8]),
	.datad(!\vga|bit_gen|control|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[4]~22 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[4]~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[5]~25_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[5]~26 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[5]~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[5]~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[5]~25 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f|spr_diff[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[6]~29 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[6]~29_sumout  = SUM(( !\vga|bit_gen|control|v_count [9] $ (\vga|bit_gen|sprite_f|spry_r [9]) ) + ( \vga|bit_gen|sprite_f|spr_diff[5]~27  ) + ( \vga|bit_gen|sprite_f|spr_diff[5]~26  ))
// \vga|bit_gen|sprite_f|spr_diff[6]~30  = CARRY(( !\vga|bit_gen|control|v_count [9] $ (\vga|bit_gen|sprite_f|spry_r [9]) ) + ( \vga|bit_gen|sprite_f|spr_diff[5]~27  ) + ( \vga|bit_gen|sprite_f|spr_diff[5]~26  ))
// \vga|bit_gen|sprite_f|spr_diff[6]~31  = SHARE((\vga|bit_gen|control|v_count [9] & !\vga|bit_gen|sprite_f|spry_r [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(!\vga|bit_gen|sprite_f|spry_r [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[5]~26 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[5]~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[6]~29_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[6]~30 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[6]~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[6]~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[6]~29 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_f|spr_diff[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[7]~33 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[7]~33_sumout  = SUM(( !\vga|bit_gen|control|v_count [10] $ (\vga|bit_gen|sprite_f|spry_r [10]) ) + ( \vga|bit_gen|sprite_f|spr_diff[6]~31  ) + ( \vga|bit_gen|sprite_f|spr_diff[6]~30  ))
// \vga|bit_gen|sprite_f|spr_diff[7]~34  = CARRY(( !\vga|bit_gen|control|v_count [10] $ (\vga|bit_gen|sprite_f|spry_r [10]) ) + ( \vga|bit_gen|sprite_f|spr_diff[6]~31  ) + ( \vga|bit_gen|sprite_f|spr_diff[6]~30  ))
// \vga|bit_gen|sprite_f|spr_diff[7]~35  = SHARE((\vga|bit_gen|control|v_count [10] & !\vga|bit_gen|sprite_f|spry_r [10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [10]),
	.datad(!\vga|bit_gen|sprite_f|spry_r [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[6]~30 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[6]~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[7]~33_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[7]~34 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[7]~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[7]~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[7]~33 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_f|spr_diff[7]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[8]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[8]~1_sumout  = SUM(( !\vga|bit_gen|sprite_f|spry_r [11] $ (\vga|bit_gen|control|v_count [11]) ) + ( \vga|bit_gen|sprite_f|spr_diff[7]~35  ) + ( \vga|bit_gen|sprite_f|spr_diff[7]~34  ))
// \vga|bit_gen|sprite_f|spr_diff[8]~2  = CARRY(( !\vga|bit_gen|sprite_f|spry_r [11] $ (\vga|bit_gen|control|v_count [11]) ) + ( \vga|bit_gen|sprite_f|spr_diff[7]~35  ) + ( \vga|bit_gen|sprite_f|spr_diff[7]~34  ))
// \vga|bit_gen|sprite_f|spr_diff[8]~3  = SHARE((!\vga|bit_gen|sprite_f|spry_r [11] & \vga|bit_gen|control|v_count [11]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spry_r [11]),
	.datad(!\vga|bit_gen|control|v_count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[7]~34 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[7]~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[8]~1_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[8]~2 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[8]~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[8]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[8]~1 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f|spr_diff[8]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[9]~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[9]~5_sumout  = SUM(( !\vga|bit_gen|control|v_count [12] $ (\vga|bit_gen|sprite_f|spry_r [12]) ) + ( \vga|bit_gen|sprite_f|spr_diff[8]~3  ) + ( \vga|bit_gen|sprite_f|spr_diff[8]~2  ))
// \vga|bit_gen|sprite_f|spr_diff[9]~6  = CARRY(( !\vga|bit_gen|control|v_count [12] $ (\vga|bit_gen|sprite_f|spry_r [12]) ) + ( \vga|bit_gen|sprite_f|spr_diff[8]~3  ) + ( \vga|bit_gen|sprite_f|spr_diff[8]~2  ))
// \vga|bit_gen|sprite_f|spr_diff[9]~7  = SHARE((\vga|bit_gen|control|v_count [12] & !\vga|bit_gen|sprite_f|spry_r [12]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [12]),
	.datac(!\vga|bit_gen|sprite_f|spry_r [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[8]~2 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[8]~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[9]~5_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[9]~6 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[9]~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[9]~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[9]~5 .lut_mask = 64'h000030300000C3C3;
defparam \vga|bit_gen|sprite_f|spr_diff[9]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[10]~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[10]~9_sumout  = SUM(( !\vga|bit_gen|sprite_f|spry_r [13] $ (\vga|bit_gen|control|v_count [13]) ) + ( \vga|bit_gen|sprite_f|spr_diff[9]~7  ) + ( \vga|bit_gen|sprite_f|spr_diff[9]~6  ))
// \vga|bit_gen|sprite_f|spr_diff[10]~10  = CARRY(( !\vga|bit_gen|sprite_f|spry_r [13] $ (\vga|bit_gen|control|v_count [13]) ) + ( \vga|bit_gen|sprite_f|spr_diff[9]~7  ) + ( \vga|bit_gen|sprite_f|spr_diff[9]~6  ))
// \vga|bit_gen|sprite_f|spr_diff[10]~11  = SHARE((!\vga|bit_gen|sprite_f|spry_r [13] & \vga|bit_gen|control|v_count [13]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spry_r [13]),
	.datad(!\vga|bit_gen|control|v_count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[9]~6 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[9]~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[10]~9_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[10]~10 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[10]~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[10]~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[10]~9 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f|spr_diff[10]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[11]~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[11]~13_sumout  = SUM(( !\vga|bit_gen|control|v_count [14] $ (\vga|bit_gen|sprite_f|spry_r [14]) ) + ( \vga|bit_gen|sprite_f|spr_diff[10]~11  ) + ( \vga|bit_gen|sprite_f|spr_diff[10]~10  ))
// \vga|bit_gen|sprite_f|spr_diff[11]~14  = CARRY(( !\vga|bit_gen|control|v_count [14] $ (\vga|bit_gen|sprite_f|spry_r [14]) ) + ( \vga|bit_gen|sprite_f|spr_diff[10]~11  ) + ( \vga|bit_gen|sprite_f|spr_diff[10]~10  ))
// \vga|bit_gen|sprite_f|spr_diff[11]~15  = SHARE((\vga|bit_gen|control|v_count [14] & !\vga|bit_gen|sprite_f|spry_r [14]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [14]),
	.datac(!\vga|bit_gen|sprite_f|spry_r [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[10]~10 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[10]~11 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[11]~13_sumout ),
	.cout(\vga|bit_gen|sprite_f|spr_diff[11]~14 ),
	.shareout(\vga|bit_gen|sprite_f|spr_diff[11]~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[11]~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[11]~13 .lut_mask = 64'h000030300000C3C3;
defparam \vga|bit_gen|sprite_f|spr_diff[11]~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y66_N19
dffeas \vga|bit_gen|my[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|my [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|my[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|my[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spry_r[15]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f|spry_r[15]~feeder_combout  = \vga|bit_gen|my [15]

	.dataa(!\vga|bit_gen|my [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spry_r[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[15]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spry_r[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \vga|bit_gen|sprite_f|spry_r[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N25
dffeas \vga|bit_gen|sprite_f|spry_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spry_r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spry_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spry_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spry_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_diff[12]~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_diff[12]~17_sumout  = SUM(( !\vga|bit_gen|control|v_count [15] $ (\vga|bit_gen|sprite_f|spry_r [15]) ) + ( \vga|bit_gen|sprite_f|spr_diff[11]~15  ) + ( \vga|bit_gen|sprite_f|spr_diff[11]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [15]),
	.datad(!\vga|bit_gen|sprite_f|spry_r [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|spr_diff[11]~14 ),
	.sharein(\vga|bit_gen|sprite_f|spr_diff[11]~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|spr_diff[12]~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_diff[12]~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_diff[12]~17 .lut_mask = 64'h000000000000F00F;
defparam \vga|bit_gen|sprite_f|spr_diff[12]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~23 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~23_combout  = ( \vga|bit_gen|sprite_f|spr_diff[5]~25_sumout  & ( \vga|bit_gen|sprite_f|spr_diff[4]~21_sumout  & ( (\reset~input_o  & (\vga|bit_gen|control|line~q  & \vga|bit_gen|sprite_f|state.WAIT_POS~q )) ) ) ) # ( 
// !\vga|bit_gen|sprite_f|spr_diff[5]~25_sumout  & ( \vga|bit_gen|sprite_f|spr_diff[4]~21_sumout  & ( (\reset~input_o  & (\vga|bit_gen|control|line~q  & \vga|bit_gen|sprite_f|state.WAIT_POS~q )) ) ) ) # ( \vga|bit_gen|sprite_f|spr_diff[5]~25_sumout  & ( 
// !\vga|bit_gen|sprite_f|spr_diff[4]~21_sumout  & ( (\reset~input_o  & (\vga|bit_gen|control|line~q  & \vga|bit_gen|sprite_f|state.WAIT_POS~q )) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_diff[5]~25_sumout  & ( !\vga|bit_gen|sprite_f|spr_diff[4]~21_sumout  & ( 
// (\reset~input_o  & (\vga|bit_gen|control|line~q  & ((\vga|bit_gen|sprite_f|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_f2|state.ACTIVE~q )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.ACTIVE~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|control|line~q ),
	.datad(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datae(!\vga|bit_gen|sprite_f|spr_diff[5]~25_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|spr_diff[4]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~23 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~23 .lut_mask = 64'h0103000300030003;
defparam \vga|bit_gen|sprite_f|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~24 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~24_combout  = ( !\vga|bit_gen|sprite_f|spr_diff[4]~21_sumout  & ( !\vga|bit_gen|sprite_f|spr_diff[5]~25_sumout  & ( (\vga|bit_gen|sprite_f2|state.ACTIVE~q  & (!\vga|bit_gen|sprite_f|spr_diff[6]~29_sumout  & 
// !\vga|bit_gen|sprite_f|spr_diff[7]~33_sumout )) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.ACTIVE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_diff[6]~29_sumout ),
	.datad(!\vga|bit_gen|sprite_f|spr_diff[7]~33_sumout ),
	.datae(!\vga|bit_gen|sprite_f|spr_diff[4]~21_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|spr_diff[5]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~24 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~24 .lut_mask = 64'h5000000000000000;
defparam \vga|bit_gen|sprite_f|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~25 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~25_combout  = ( !\vga|bit_gen|sprite_f|spr_diff[9]~5_sumout  & ( !\vga|bit_gen|sprite_f|spr_diff[8]~1_sumout  & ( (!\vga|bit_gen|sprite_f|spr_diff[10]~9_sumout  & \vga|bit_gen|sprite_f|state~24_combout ) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|spr_diff[10]~9_sumout ),
	.datac(!\vga|bit_gen|sprite_f|state~24_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|spr_diff[9]~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|spr_diff[8]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~25 .lut_mask = 64'h0C0C000000000000;
defparam \vga|bit_gen|sprite_f|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N9
cyclonev_lcell_comb \vga|bit_gen|Decoder0~1 (
// Equation(s):
// \vga|bit_gen|Decoder0~1_combout  = ( !\vga_counter_i|counter [2] & ( (\vga_counter_i|counter [0] & !\vga_counter_i|counter [1]) ) )

	.dataa(!\vga_counter_i|counter [0]),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Decoder0~1 .extended_lut = "off";
defparam \vga|bit_gen|Decoder0~1 .lut_mask = 64'h5050505000000000;
defparam \vga|bit_gen|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y68_N40
dffeas \vga|bit_gen|mx[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N2
dffeas \vga|bit_gen|sprite_f|sprx_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N43
dffeas \vga|bit_gen|mx[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N41
dffeas \vga|bit_gen|sprite_f|sprx_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N15
cyclonev_lcell_comb \vga|bit_gen|mx[13]~feeder (
// Equation(s):
// \vga|bit_gen|mx[13]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|mx[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|mx[13]~feeder .extended_lut = "off";
defparam \vga|bit_gen|mx[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|mx[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N16
dffeas \vga|bit_gen|mx[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|mx[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N38
dffeas \vga|bit_gen|sprite_f|sprx_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y65_N31
dffeas \vga|bit_gen|mx[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N35
dffeas \vga|bit_gen|sprite_f|sprx_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N52
dffeas \vga|bit_gen|mx[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N32
dffeas \vga|bit_gen|sprite_f|sprx_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y67_N25
dffeas \vga|bit_gen|mx[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N29
dffeas \vga|bit_gen|sprite_f|sprx_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N21
cyclonev_lcell_comb \vga|bit_gen|mx[9]~feeder (
// Equation(s):
// \vga|bit_gen|mx[9]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|mx[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|mx[9]~feeder .extended_lut = "off";
defparam \vga|bit_gen|mx[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|mx[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N23
dffeas \vga|bit_gen|mx[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|mx[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N5
dffeas \vga|bit_gen|sprite_f|sprx_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|mx[8]~feeder (
// Equation(s):
// \vga|bit_gen|mx[8]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|mx[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|mx[8]~feeder .extended_lut = "off";
defparam \vga|bit_gen|mx[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|mx[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N49
dffeas \vga|bit_gen|mx[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|mx[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N23
dffeas \vga|bit_gen|sprite_f|sprx_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N36
cyclonev_lcell_comb \vga|bit_gen|mx[7]~feeder (
// Equation(s):
// \vga|bit_gen|mx[7]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|mx[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|mx[7]~feeder .extended_lut = "off";
defparam \vga|bit_gen|mx[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|mx[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N37
dffeas \vga|bit_gen|mx[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|mx[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N26
dffeas \vga|bit_gen|sprite_f|sprx_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N39
cyclonev_lcell_comb \vga|bit_gen|mx[6]~feeder (
// Equation(s):
// \vga|bit_gen|mx[6]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|mx[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|mx[6]~feeder .extended_lut = "off";
defparam \vga|bit_gen|mx[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|mx[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N40
dffeas \vga|bit_gen|mx[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|mx[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N17
dffeas \vga|bit_gen|sprite_f|sprx_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N49
dffeas \vga|bit_gen|mx[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N14
dffeas \vga|bit_gen|sprite_f|sprx_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N33
cyclonev_lcell_comb \vga|bit_gen|mx[4]~feeder (
// Equation(s):
// \vga|bit_gen|mx[4]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|mx[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|mx[4]~feeder .extended_lut = "off";
defparam \vga|bit_gen|mx[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|mx[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N34
dffeas \vga|bit_gen|mx[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|mx[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N11
dffeas \vga|bit_gen|sprite_f|sprx_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N54
cyclonev_lcell_comb \vga|bit_gen|mx[3]~feeder (
// Equation(s):
// \vga|bit_gen|mx[3]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|mx[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|mx[3]~feeder .extended_lut = "off";
defparam \vga|bit_gen|mx[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|mx[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N56
dffeas \vga|bit_gen|mx[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|mx[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N8
dffeas \vga|bit_gen|sprite_f|sprx_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y65_N12
cyclonev_lcell_comb \vga|bit_gen|mx[2]~feeder (
// Equation(s):
// \vga|bit_gen|mx[2]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|mx[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|mx[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|mx[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|mx[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y65_N13
dffeas \vga|bit_gen|mx[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|mx[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N56
dffeas \vga|bit_gen|sprite_f|sprx_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N11
dffeas \vga|bit_gen|mx[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N59
dffeas \vga|bit_gen|sprite_f|sprx_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~62 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~62_cout  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~62 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~62 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~33 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~33_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~62_cout  ))
// \vga|bit_gen|sprite_f|Add1~34  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~33_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~29 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~29_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~34  ))
// \vga|bit_gen|sprite_f|Add1~30  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~34  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~29_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~29 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~25 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~25_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~30  ))
// \vga|bit_gen|sprite_f|Add1~26  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~25_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~45 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~45_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~26  ))
// \vga|bit_gen|sprite_f|Add1~46  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~26  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~45_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~45 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~41 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~41_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~46  ))
// \vga|bit_gen|sprite_f|Add1~42  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~41_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~37 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~37_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~42  ))
// \vga|bit_gen|sprite_f|Add1~38  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~37_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~57 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~57_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~38  ))
// \vga|bit_gen|sprite_f|Add1~58  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~57_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~57 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~57 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~53 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~53_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~58  ))
// \vga|bit_gen|sprite_f|Add1~54  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~53_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~53 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~49 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~49_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~54  ))
// \vga|bit_gen|sprite_f|Add1~50  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~49_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~21_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~50  ))
// \vga|bit_gen|sprite_f|Add1~22  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~50  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~21_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~9_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~22  ))
// \vga|bit_gen|sprite_f|Add1~10  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~22  ))

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~9_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_f|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~5_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~10  ))
// \vga|bit_gen|sprite_f|Add1~6  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~5_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~1_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~6  ))
// \vga|bit_gen|sprite_f|Add1~2  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~6  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~1_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~13_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~2  ))
// \vga|bit_gen|sprite_f|Add1~14  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~2  ))

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~13_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_f|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~17_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~1_combout  = ( !\vga|bit_gen|sprite_f|Add1~17_sumout  & ( \vga|bit_gen|sprite_f|Add1~13_sumout  ) ) # ( !\vga|bit_gen|sprite_f|Add1~17_sumout  & ( !\vga|bit_gen|sprite_f|Add1~13_sumout  & ( \vga|bit_gen|control|h_count [15] 
// ) ) )

	.dataa(!\vga|bit_gen|control|h_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|Add1~17_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~1 .lut_mask = 64'h55550000FFFF0000;
defparam \vga|bit_gen|sprite_f|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~7 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~7_combout  = ( \vga|bit_gen|sprite_f|Add1~49_sumout  & ( \vga|bit_gen|sprite_f|Add1~53_sumout  & ( (\vga|bit_gen|control|h_count [9] & (\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [8] $ 
// (\vga|bit_gen|sprite_f|Add1~57_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~49_sumout  & ( \vga|bit_gen|sprite_f|Add1~53_sumout  & ( (\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [8] $ 
// (\vga|bit_gen|sprite_f|Add1~57_sumout )))) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~49_sumout  & ( !\vga|bit_gen|sprite_f|Add1~53_sumout  & ( (!\vga|bit_gen|control|h_count [9] & (\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [8] $ 
// (\vga|bit_gen|sprite_f|Add1~57_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~49_sumout  & ( !\vga|bit_gen|sprite_f|Add1~53_sumout  & ( (!\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [8] $ 
// (\vga|bit_gen|sprite_f|Add1~57_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [8]),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|control|h_count [10]),
	.datad(!\vga|bit_gen|sprite_f|Add1~57_sumout ),
	.datae(!\vga|bit_gen|sprite_f|Add1~49_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~7 .lut_mask = 64'h8040080420100201;
defparam \vga|bit_gen|sprite_f|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~8 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~8_combout  = ( \vga|bit_gen|sprite_f|Add1~53_sumout  & ( \vga|bit_gen|sprite_f|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [9]) # ((!\vga|bit_gen|control|h_count [10]) # ((!\vga|bit_gen|control|h_count [8] & 
// \vga|bit_gen|sprite_f|Add1~57_sumout ))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~53_sumout  & ( \vga|bit_gen|sprite_f|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10]) # ((!\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [8] & 
// \vga|bit_gen|sprite_f|Add1~57_sumout ))) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~53_sumout  & ( !\vga|bit_gen|sprite_f|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10] & ((!\vga|bit_gen|control|h_count [9]) # ((!\vga|bit_gen|control|h_count [8] & 
// \vga|bit_gen|sprite_f|Add1~57_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~53_sumout  & ( !\vga|bit_gen|sprite_f|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [8] & 
// \vga|bit_gen|sprite_f|Add1~57_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [9]),
	.datab(!\vga|bit_gen|control|h_count [10]),
	.datac(!\vga|bit_gen|control|h_count [8]),
	.datad(!\vga|bit_gen|sprite_f|Add1~57_sumout ),
	.datae(!\vga|bit_gen|sprite_f|Add1~53_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~8 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~8 .lut_mask = 64'h008088C8CCECEEFE;
defparam \vga|bit_gen|sprite_f|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~2_combout  = ( !\vga|bit_gen|control|h_count [11] & ( \vga|bit_gen|sprite_f|Add1~21_sumout  ) ) # ( \vga|bit_gen|control|h_count [11] & ( !\vga|bit_gen|sprite_f|Add1~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [11]),
	.dataf(!\vga|bit_gen|sprite_f|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \vga|bit_gen|sprite_f|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~6 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~6_combout  = ( \vga|bit_gen|control|h_count [7] & ( \vga|bit_gen|sprite_f|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [6] & (((!\vga|bit_gen|control|h_count [5] & \vga|bit_gen|sprite_f|Add1~45_sumout )) # 
// (\vga|bit_gen|sprite_f|Add1~41_sumout ))) # (\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|sprite_f|Add1~41_sumout  & (!\vga|bit_gen|control|h_count [5] & \vga|bit_gen|sprite_f|Add1~45_sumout ))) ) ) ) # ( !\vga|bit_gen|control|h_count [7] & ( 
// \vga|bit_gen|sprite_f|Add1~37_sumout  ) ) # ( !\vga|bit_gen|control|h_count [7] & ( !\vga|bit_gen|sprite_f|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [6] & (((!\vga|bit_gen|control|h_count [5] & \vga|bit_gen|sprite_f|Add1~45_sumout )) # 
// (\vga|bit_gen|sprite_f|Add1~41_sumout ))) # (\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|sprite_f|Add1~41_sumout  & (!\vga|bit_gen|control|h_count [5] & \vga|bit_gen|sprite_f|Add1~45_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|sprite_f|Add1~41_sumout ),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|sprite_f|Add1~45_sumout ),
	.datae(!\vga|bit_gen|control|h_count [7]),
	.dataf(!\vga|bit_gen|sprite_f|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~6 .lut_mask = 64'h22B20000FFFF22B2;
defparam \vga|bit_gen|sprite_f|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N26
dffeas \vga|bit_gen|mx[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|mx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|mx[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|mx[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N53
dffeas \vga|bit_gen|sprite_f|sprx_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|mx [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~3_combout  = ( \vga|bit_gen|control|h_count [1] & ( \vga|bit_gen|sprite_f|Add1~33_sumout  & ( (!\vga|bit_gen|control|h_count [2]) # ((!\vga|bit_gen|sprite_f|sprx_r [1] & (!\vga|bit_gen|control|h_count [0] & 
// \vga|bit_gen|sprite_f|sprx_r [0]))) ) ) ) # ( !\vga|bit_gen|control|h_count [1] & ( \vga|bit_gen|sprite_f|Add1~33_sumout  & ( (!\vga|bit_gen|sprite_f|sprx_r [1]) # ((!\vga|bit_gen|control|h_count [2]) # ((!\vga|bit_gen|control|h_count [0] & 
// \vga|bit_gen|sprite_f|sprx_r [0]))) ) ) ) # ( \vga|bit_gen|control|h_count [1] & ( !\vga|bit_gen|sprite_f|Add1~33_sumout  & ( (!\vga|bit_gen|sprite_f|sprx_r [1] & (!\vga|bit_gen|control|h_count [0] & (\vga|bit_gen|sprite_f|sprx_r [0] & 
// !\vga|bit_gen|control|h_count [2]))) ) ) ) # ( !\vga|bit_gen|control|h_count [1] & ( !\vga|bit_gen|sprite_f|Add1~33_sumout  & ( (!\vga|bit_gen|control|h_count [2] & ((!\vga|bit_gen|sprite_f|sprx_r [1]) # ((!\vga|bit_gen|control|h_count [0] & 
// \vga|bit_gen|sprite_f|sprx_r [0])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [1]),
	.datab(!\vga|bit_gen|control|h_count [0]),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [0]),
	.datad(!\vga|bit_gen|control|h_count [2]),
	.datae(!\vga|bit_gen|control|h_count [1]),
	.dataf(!\vga|bit_gen|sprite_f|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~3 .lut_mask = 64'hAE000800FFAEFF08;
defparam \vga|bit_gen|sprite_f|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~4 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~4_combout  = ( \vga|bit_gen|sprite_f|Add1~29_sumout  & ( \vga|bit_gen|sprite_f|LessThan2~3_combout  & ( (!\vga|bit_gen|control|h_count [4]) # (\vga|bit_gen|sprite_f|Add1~25_sumout ) ) ) ) # ( 
// !\vga|bit_gen|sprite_f|Add1~29_sumout  & ( \vga|bit_gen|sprite_f|LessThan2~3_combout  & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [4]) # (\vga|bit_gen|sprite_f|Add1~25_sumout ))) # (\vga|bit_gen|control|h_count [3] & 
// (\vga|bit_gen|sprite_f|Add1~25_sumout  & !\vga|bit_gen|control|h_count [4])) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~29_sumout  & ( !\vga|bit_gen|sprite_f|LessThan2~3_combout  & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [4]) # 
// (\vga|bit_gen|sprite_f|Add1~25_sumout ))) # (\vga|bit_gen|control|h_count [3] & (\vga|bit_gen|sprite_f|Add1~25_sumout  & !\vga|bit_gen|control|h_count [4])) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~29_sumout  & ( !\vga|bit_gen|sprite_f|LessThan2~3_combout  & 
// ( (\vga|bit_gen|sprite_f|Add1~25_sumout  & !\vga|bit_gen|control|h_count [4]) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [3]),
	.datab(!\vga|bit_gen|sprite_f|Add1~25_sumout ),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|Add1~29_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~4 .lut_mask = 64'h3030B2B2B2B2F3F3;
defparam \vga|bit_gen|sprite_f|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~5_combout  = ( \vga|bit_gen|control|h_count [7] & ( \vga|bit_gen|sprite_f|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|sprite_f|Add1~41_sumout  & (!\vga|bit_gen|control|h_count [5] $ 
// (\vga|bit_gen|sprite_f|Add1~45_sumout )))) # (\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|sprite_f|Add1~41_sumout  & (!\vga|bit_gen|control|h_count [5] $ (\vga|bit_gen|sprite_f|Add1~45_sumout )))) ) ) ) # ( !\vga|bit_gen|control|h_count [7] & ( 
// !\vga|bit_gen|sprite_f|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|sprite_f|Add1~41_sumout  & (!\vga|bit_gen|control|h_count [5] $ (\vga|bit_gen|sprite_f|Add1~45_sumout )))) # (\vga|bit_gen|control|h_count [6] & 
// (\vga|bit_gen|sprite_f|Add1~41_sumout  & (!\vga|bit_gen|control|h_count [5] $ (\vga|bit_gen|sprite_f|Add1~45_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|sprite_f|Add1~41_sumout ),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|sprite_f|Add1~45_sumout ),
	.datae(!\vga|bit_gen|control|h_count [7]),
	.dataf(!\vga|bit_gen|sprite_f|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~5 .lut_mask = 64'h9009000000009009;
defparam \vga|bit_gen|sprite_f|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~9_combout  = ( \vga|bit_gen|sprite_f|LessThan2~4_combout  & ( \vga|bit_gen|sprite_f|LessThan2~5_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~2_combout  & ((\vga|bit_gen|sprite_f|LessThan2~8_combout ) # 
// (\vga|bit_gen|sprite_f|LessThan2~7_combout ))) ) ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~4_combout  & ( \vga|bit_gen|sprite_f|LessThan2~5_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~2_combout  & (((\vga|bit_gen|sprite_f|LessThan2~7_combout  & 
// \vga|bit_gen|sprite_f|LessThan2~6_combout )) # (\vga|bit_gen|sprite_f|LessThan2~8_combout ))) ) ) ) # ( \vga|bit_gen|sprite_f|LessThan2~4_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~5_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~2_combout  & 
// (((\vga|bit_gen|sprite_f|LessThan2~7_combout  & \vga|bit_gen|sprite_f|LessThan2~6_combout )) # (\vga|bit_gen|sprite_f|LessThan2~8_combout ))) ) ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~4_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~5_combout  & ( 
// (!\vga|bit_gen|sprite_f|LessThan2~2_combout  & (((\vga|bit_gen|sprite_f|LessThan2~7_combout  & \vga|bit_gen|sprite_f|LessThan2~6_combout )) # (\vga|bit_gen|sprite_f|LessThan2~8_combout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|LessThan2~7_combout ),
	.datab(!\vga|bit_gen|sprite_f|LessThan2~8_combout ),
	.datac(!\vga|bit_gen|sprite_f|LessThan2~2_combout ),
	.datad(!\vga|bit_gen|sprite_f|LessThan2~6_combout ),
	.datae(!\vga|bit_gen|sprite_f|LessThan2~4_combout ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~9 .lut_mask = 64'h3070307030707070;
defparam \vga|bit_gen|sprite_f|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~11 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~11_combout  = ( \vga|bit_gen|sprite_f|Add1~1_sumout  & ( \vga|bit_gen|sprite_f|Add1~5_sumout  & ( (!\vga|bit_gen|control|h_count [13]) # ((!\vga|bit_gen|control|h_count [14]) # ((\vga|bit_gen|sprite_f|Add1~9_sumout  & 
// !\vga|bit_gen|control|h_count [12]))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~1_sumout  & ( \vga|bit_gen|sprite_f|Add1~5_sumout  & ( (!\vga|bit_gen|control|h_count [14] & ((!\vga|bit_gen|control|h_count [13]) # ((\vga|bit_gen|sprite_f|Add1~9_sumout  & 
// !\vga|bit_gen|control|h_count [12])))) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~1_sumout  & ( !\vga|bit_gen|sprite_f|Add1~5_sumout  & ( (!\vga|bit_gen|control|h_count [14]) # ((!\vga|bit_gen|control|h_count [13] & (\vga|bit_gen|sprite_f|Add1~9_sumout  & 
// !\vga|bit_gen|control|h_count [12]))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~1_sumout  & ( !\vga|bit_gen|sprite_f|Add1~5_sumout  & ( (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [14] & (\vga|bit_gen|sprite_f|Add1~9_sumout  & 
// !\vga|bit_gen|control|h_count [12]))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [13]),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(!\vga|bit_gen|sprite_f|Add1~9_sumout ),
	.datad(!\vga|bit_gen|control|h_count [12]),
	.datae(!\vga|bit_gen|sprite_f|Add1~1_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~11 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~11 .lut_mask = 64'h0800CECC8C88EFEE;
defparam \vga|bit_gen|sprite_f|LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~10 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~10_combout  = ( \vga|bit_gen|sprite_f|Add1~21_sumout  & ( !\vga|bit_gen|control|h_count [11] ) )

	.dataa(!\vga|bit_gen|control|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~10 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|bit_gen|sprite_f|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~12 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~12_combout  = ( \vga|bit_gen|sprite_f|Add1~17_sumout  & ( (\vga|bit_gen|control|h_count [15] & \vga|bit_gen|sprite_f|Add1~13_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~17_sumout  & ( (!\vga|bit_gen|control|h_count [15] & 
// !\vga|bit_gen|sprite_f|Add1~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(!\vga|bit_gen|sprite_f|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~12 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~12 .lut_mask = 64'hF000F000000F000F;
defparam \vga|bit_gen|sprite_f|LessThan2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~0_combout  = ( \vga|bit_gen|sprite_f|Add1~1_sumout  & ( \vga|bit_gen|sprite_f|Add1~5_sumout  & ( (\vga|bit_gen|control|h_count [13] & (\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|sprite_f|Add1~9_sumout  $ 
// (\vga|bit_gen|control|h_count [12])))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~1_sumout  & ( \vga|bit_gen|sprite_f|Add1~5_sumout  & ( (\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|sprite_f|Add1~9_sumout  $ 
// (\vga|bit_gen|control|h_count [12])))) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~1_sumout  & ( !\vga|bit_gen|sprite_f|Add1~5_sumout  & ( (!\vga|bit_gen|control|h_count [13] & (\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|sprite_f|Add1~9_sumout  $ 
// (\vga|bit_gen|control|h_count [12])))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~1_sumout  & ( !\vga|bit_gen|sprite_f|Add1~5_sumout  & ( (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|sprite_f|Add1~9_sumout  $ 
// (\vga|bit_gen|control|h_count [12])))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [13]),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(!\vga|bit_gen|sprite_f|Add1~9_sumout ),
	.datad(!\vga|bit_gen|control|h_count [12]),
	.datae(!\vga|bit_gen|sprite_f|Add1~1_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~0 .lut_mask = 64'h8008200240041001;
defparam \vga|bit_gen|sprite_f|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~13_combout  = ( \vga|bit_gen|sprite_f|LessThan2~12_combout  & ( \vga|bit_gen|sprite_f|LessThan2~0_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~1_combout  & (!\vga|bit_gen|sprite_f|LessThan2~9_combout  & 
// (!\vga|bit_gen|sprite_f|LessThan2~11_combout  & !\vga|bit_gen|sprite_f|LessThan2~10_combout ))) ) ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~12_combout  & ( \vga|bit_gen|sprite_f|LessThan2~0_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~1_combout  ) ) ) # ( 
// \vga|bit_gen|sprite_f|LessThan2~12_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~0_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~1_combout  & !\vga|bit_gen|sprite_f|LessThan2~11_combout ) ) ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~12_combout  & ( 
// !\vga|bit_gen|sprite_f|LessThan2~0_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~1_combout  ) ) )

	.dataa(!\vga|bit_gen|sprite_f|LessThan2~1_combout ),
	.datab(!\vga|bit_gen|sprite_f|LessThan2~9_combout ),
	.datac(!\vga|bit_gen|sprite_f|LessThan2~11_combout ),
	.datad(!\vga|bit_gen|sprite_f|LessThan2~10_combout ),
	.datae(!\vga|bit_gen|sprite_f|LessThan2~12_combout ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~13 .lut_mask = 64'hAAAAA0A0AAAA8000;
defparam \vga|bit_gen|sprite_f|LessThan2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~22 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~22_combout  = ( \vga|bit_gen|sprite_f|state~25_combout  & ( \vga|bit_gen|sprite_f|LessThan2~13_combout  & ( (!\vga|bit_gen|sprite_f|spr_diff[11]~13_sumout  & (!\vga|bit_gen|sprite_f|spr_diff[12]~17_sumout  & 
// \vga|bit_gen|sprite_f|state~23_combout )) ) ) ) # ( \vga|bit_gen|sprite_f|state~25_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f|state~23_combout  & (((!\vga|bit_gen|sprite_f|spr_diff[11]~13_sumout  & 
// !\vga|bit_gen|sprite_f|spr_diff[12]~17_sumout )) # (\vga|bit_gen|sprite_f|state.WAIT_POS~q ))) ) ) ) # ( !\vga|bit_gen|sprite_f|state~25_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~13_combout  & ( (\vga|bit_gen|sprite_f|state.WAIT_POS~q  & 
// \vga|bit_gen|sprite_f|state~23_combout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_diff[11]~13_sumout ),
	.datab(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datac(!\vga|bit_gen|sprite_f|spr_diff[12]~17_sumout ),
	.datad(!\vga|bit_gen|sprite_f|state~23_combout ),
	.datae(!\vga|bit_gen|sprite_f|state~25_combout ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~22 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~22 .lut_mask = 64'h003300B3000000A0;
defparam \vga|bit_gen|sprite_f|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N41
dffeas \vga|bit_gen|sprite_f|state.WAIT_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|state~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state.WAIT_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|state.WAIT_POS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|cnt_x[3]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|cnt_x[3]~1_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( \vga|bit_gen|control|line~q  ) ) # ( !\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( \vga|bit_gen|control|line~q  & ( \vga|bit_gen|sprite_f|state.WAIT_POS~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|control|line~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x[3]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|cnt_x[3]~1 .lut_mask = 64'h000000000F0FFFFF;
defparam \vga|bit_gen|sprite_f|cnt_x[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~15 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~15_combout  = ( !\vga|bit_gen|control|h_count [3] & ( \vga|bit_gen|sprite_f|Add1~29_sumout  ) ) # ( \vga|bit_gen|control|h_count [3] & ( !\vga|bit_gen|sprite_f|Add1~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [3]),
	.dataf(!\vga|bit_gen|sprite_f|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~15 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~15 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \vga|bit_gen|sprite_f|LessThan2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~16 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~16_combout  = ( \vga|bit_gen|control|h_count [3] & ( (!\vga|bit_gen|control|h_count [4] & \vga|bit_gen|sprite_f|Add1~25_sumout ) ) ) # ( !\vga|bit_gen|control|h_count [3] & ( (!\vga|bit_gen|control|h_count [4] & 
// ((\vga|bit_gen|sprite_f|Add1~25_sumout ) # (\vga|bit_gen|sprite_f|Add1~29_sumout ))) # (\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|sprite_f|Add1~29_sumout  & \vga|bit_gen|sprite_f|Add1~25_sumout )) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [4]),
	.datac(!\vga|bit_gen|sprite_f|Add1~29_sumout ),
	.datad(!\vga|bit_gen|sprite_f|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~16 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~16 .lut_mask = 64'h0CCF0CCF00CC00CC;
defparam \vga|bit_gen|sprite_f|LessThan2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~14 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~14_combout  = ( \vga|bit_gen|sprite_f|Add1~25_sumout  & ( !\vga|bit_gen|control|h_count [4] ) ) # ( !\vga|bit_gen|sprite_f|Add1~25_sumout  & ( \vga|bit_gen|control|h_count [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~14 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~14 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \vga|bit_gen|sprite_f|LessThan2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~17_combout  = ( \vga|bit_gen|sprite_f|LessThan2~16_combout  & ( \vga|bit_gen|sprite_f|LessThan2~14_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~6_combout  & !\vga|bit_gen|sprite_f|LessThan2~5_combout ) ) ) ) # ( 
// !\vga|bit_gen|sprite_f|LessThan2~16_combout  & ( \vga|bit_gen|sprite_f|LessThan2~14_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~6_combout  ) ) ) # ( \vga|bit_gen|sprite_f|LessThan2~16_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~14_combout  & ( 
// (!\vga|bit_gen|sprite_f|LessThan2~6_combout  & !\vga|bit_gen|sprite_f|LessThan2~5_combout ) ) ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~16_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~14_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~6_combout  & 
// ((!\vga|bit_gen|sprite_f|LessThan2~3_combout ) # ((!\vga|bit_gen|sprite_f|LessThan2~5_combout ) # (\vga|bit_gen|sprite_f|LessThan2~15_combout )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|LessThan2~3_combout ),
	.datab(!\vga|bit_gen|sprite_f|LessThan2~6_combout ),
	.datac(!\vga|bit_gen|sprite_f|LessThan2~15_combout ),
	.datad(!\vga|bit_gen|sprite_f|LessThan2~5_combout ),
	.datae(!\vga|bit_gen|sprite_f|LessThan2~16_combout ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~17 .lut_mask = 64'hCC8CCC00CCCCCC00;
defparam \vga|bit_gen|sprite_f|LessThan2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~18 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~18_combout  = ( \vga|bit_gen|sprite_f|LessThan2~0_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~10_combout  & !\vga|bit_gen|sprite_f|LessThan2~11_combout ) ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~0_combout  & ( 
// !\vga|bit_gen|sprite_f|LessThan2~11_combout  ) )

	.dataa(!\vga|bit_gen|sprite_f|LessThan2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|LessThan2~11_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~18 .lut_mask = 64'hFF00FF00AA00AA00;
defparam \vga|bit_gen|sprite_f|LessThan2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~19 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~19_combout  = ( \vga|bit_gen|sprite_f|LessThan2~2_combout  & ( \vga|bit_gen|sprite_f|LessThan2~18_combout  ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~2_combout  & ( \vga|bit_gen|sprite_f|LessThan2~18_combout  & ( 
// (!\vga|bit_gen|sprite_f|LessThan2~0_combout ) # ((!\vga|bit_gen|sprite_f|LessThan2~8_combout  & ((!\vga|bit_gen|sprite_f|LessThan2~7_combout ) # (\vga|bit_gen|sprite_f|LessThan2~17_combout )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|LessThan2~7_combout ),
	.datab(!\vga|bit_gen|sprite_f|LessThan2~8_combout ),
	.datac(!\vga|bit_gen|sprite_f|LessThan2~17_combout ),
	.datad(!\vga|bit_gen|sprite_f|LessThan2~0_combout ),
	.datae(!\vga|bit_gen|sprite_f|LessThan2~2_combout ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~19 .lut_mask = 64'h00000000FF8CFFFF;
defparam \vga|bit_gen|sprite_f|LessThan2~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|cnt_x[3]~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|cnt_x[3]~2_combout  = ( \vga|bit_gen|sprite_f|LessThan2~12_combout  & ( \vga|bit_gen|sprite_f|LessThan2~19_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f|cnt_x[3]~1_combout  & ((!\vga|bit_gen|sprite_f|state.WAIT_POS~q ) # 
// (!\vga|bit_gen|sprite_f|LessThan2~1_combout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~12_combout  & ( \vga|bit_gen|sprite_f|LessThan2~19_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f|cnt_x[3]~1_combout  & 
// ((!\vga|bit_gen|sprite_f|state.WAIT_POS~q ) # (!\vga|bit_gen|sprite_f|LessThan2~1_combout )))) ) ) ) # ( \vga|bit_gen|sprite_f|LessThan2~12_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~19_combout  & ( (!\reset~input_o ) # 
// ((!\vga|bit_gen|sprite_f|state.WAIT_POS~q  & \vga|bit_gen|sprite_f|cnt_x[3]~1_combout )) ) ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~12_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~19_combout  & ( (!\reset~input_o ) # 
// ((\vga|bit_gen|sprite_f|cnt_x[3]~1_combout  & ((!\vga|bit_gen|sprite_f|state.WAIT_POS~q ) # (!\vga|bit_gen|sprite_f|LessThan2~1_combout )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|LessThan2~1_combout ),
	.datad(!\vga|bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.datae(!\vga|bit_gen|sprite_f|LessThan2~12_combout ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|cnt_x[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x[3]~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|cnt_x[3]~2 .lut_mask = 64'hCCFECCEECCFECCFE;
defparam \vga|bit_gen|sprite_f|cnt_x[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N56
dffeas \vga|bit_gen|sprite_f|cnt_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|cnt_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|cnt_x[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|cnt_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|cnt_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f|cnt_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|cnt_x~3_combout  = ( \vga|bit_gen|sprite_f|cnt_x [0] & ( (\reset~input_o  & (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & !\vga|bit_gen|sprite_f|cnt_x [1])) ) ) # ( !\vga|bit_gen|sprite_f|cnt_x [0] & ( (\reset~input_o  & 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|cnt_x [1])) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f|cnt_x [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|cnt_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|cnt_x~3 .lut_mask = 64'h0003000303000300;
defparam \vga|bit_gen|sprite_f|cnt_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N5
dffeas \vga|bit_gen|sprite_f|cnt_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|cnt_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|cnt_x[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|cnt_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|cnt_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f|cnt_x~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|cnt_x~0_combout  = ( \reset~input_o  & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f|cnt_x [2] $ (((!\vga|bit_gen|sprite_f|cnt_x [1]) # (!\vga|bit_gen|sprite_f|cnt_x [0]))))) ) )

	.dataa(!\vga|bit_gen|sprite_f|cnt_x [2]),
	.datab(!\vga|bit_gen|sprite_f|cnt_x [1]),
	.datac(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|cnt_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|cnt_x~0 .lut_mask = 64'h0000000005060506;
defparam \vga|bit_gen|sprite_f|cnt_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N23
dffeas \vga|bit_gen|sprite_f|cnt_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|cnt_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|cnt_x[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|cnt_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|cnt_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x~3_combout  = ( !\vga|bit_gen|sprite_f|bmap_x [0] & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \reset~input_o ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x~3 .lut_mask = 64'h0505050500000000;
defparam \vga|bit_gen|sprite_f|bmap_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x[0]~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x[0]~0_combout  = ( \vga|bit_gen|sprite_f|cnt_x [2] & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (\vga|bit_gen|sprite_f|cnt_x [1] & \vga|bit_gen|sprite_f|cnt_x [0])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f|cnt_x [1]),
	.datad(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|cnt_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[0]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x[0]~0 .lut_mask = 64'h0000000000030003;
defparam \vga|bit_gen|sprite_f|bmap_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x[0]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x[0]~1_combout  = ( \vga|bit_gen|sprite_f|LessThan2~13_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|line~q  & ((\vga|bit_gen|sprite_f|bmap_x[0]~0_combout ) # (\vga|bit_gen|sprite_f|state.WAIT_POS~q )))) ) ) # ( 
// !\vga|bit_gen|sprite_f|LessThan2~13_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f|bmap_x[0]~0_combout  & \vga|bit_gen|control|line~q )) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|bmap_x[0]~0_combout ),
	.datad(!\vga|bit_gen|control|line~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[0]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x[0]~1 .lut_mask = 64'hCCCFCCCFCCDFCCDF;
defparam \vga|bit_gen|sprite_f|bmap_x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N50
dffeas \vga|bit_gen|sprite_f|bmap_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|bmap_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|bmap_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|bmap_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x~4_combout  = ( \vga|bit_gen|sprite_f|bmap_x [0] & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (\reset~input_o  & !\vga|bit_gen|sprite_f|bmap_x [1])) ) ) # ( !\vga|bit_gen|sprite_f|bmap_x [0] & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (\reset~input_o  & \vga|bit_gen|sprite_f|bmap_x [1])) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|bmap_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x~4 .lut_mask = 64'h0101010110101010;
defparam \vga|bit_gen|sprite_f|bmap_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N32
dffeas \vga|bit_gen|sprite_f|bmap_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|bmap_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|bmap_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|bmap_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x~2_combout  = ( \vga|bit_gen|sprite_f|bmap_x [0] & ( (\reset~input_o  & (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f|bmap_x [2] $ (!\vga|bit_gen|sprite_f|bmap_x [1])))) ) ) # ( 
// !\vga|bit_gen|sprite_f|bmap_x [0] & ( (\vga|bit_gen|sprite_f|bmap_x [2] & (\reset~input_o  & \vga|bit_gen|sprite_f|state.SPR_LINE~q )) ) )

	.dataa(!\vga|bit_gen|sprite_f|bmap_x [2]),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f|bmap_x [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x~2 .lut_mask = 64'h0101010101020102;
defparam \vga|bit_gen|sprite_f|bmap_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N59
dffeas \vga|bit_gen|sprite_f|bmap_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|bmap_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|bmap_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|bmap_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x~5_combout  = ( \vga|bit_gen|sprite_f|bmap_x [3] & ( \vga|bit_gen|sprite_f|bmap_x [2] & ( (\reset~input_o  & (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ((!\vga|bit_gen|sprite_f|bmap_x [0]) # (!\vga|bit_gen|sprite_f|bmap_x 
// [1])))) ) ) ) # ( !\vga|bit_gen|sprite_f|bmap_x [3] & ( \vga|bit_gen|sprite_f|bmap_x [2] & ( (\vga|bit_gen|sprite_f|bmap_x [0] & (\reset~input_o  & (\vga|bit_gen|sprite_f|bmap_x [1] & \vga|bit_gen|sprite_f|state.SPR_LINE~q ))) ) ) ) # ( 
// \vga|bit_gen|sprite_f|bmap_x [3] & ( !\vga|bit_gen|sprite_f|bmap_x [2] & ( (\reset~input_o  & \vga|bit_gen|sprite_f|state.SPR_LINE~q ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|bmap_x [1]),
	.datad(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datae(!\vga|bit_gen|sprite_f|bmap_x [3]),
	.dataf(!\vga|bit_gen|sprite_f|bmap_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x~5 .lut_mask = 64'h0000003300010032;
defparam \vga|bit_gen|sprite_f|bmap_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N23
dffeas \vga|bit_gen|sprite_f|bmap_x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|bmap_x~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|bmap_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|bmap_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~18 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~18_combout  = ( \vga|bit_gen|sprite_f|bmap_x [3] & ( (\vga|bit_gen|sprite_f|cnt_x [2] & (\vga|bit_gen|sprite_f|cnt_x [1] & \vga|bit_gen|sprite_f|cnt_x [0])) ) )

	.dataa(!\vga|bit_gen|sprite_f|cnt_x [2]),
	.datab(!\vga|bit_gen|sprite_f|cnt_x [1]),
	.datac(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|bmap_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~18 .lut_mask = 64'h0000000001010101;
defparam \vga|bit_gen|sprite_f|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~17_combout  = ( \vga|bit_gen|sprite_f|bmap_x [0] & ( \vga|bit_gen|sprite_f|bmap_x [2] & ( \vga|bit_gen|sprite_f|bmap_x [1] ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|bmap_x [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.dataf(!\vga|bit_gen|sprite_f|bmap_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~17 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~20 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~20_combout  = ( \vga|bit_gen|sprite_f|state~18_combout  & ( \vga|bit_gen|sprite_f|state~17_combout  ) ) # ( !\vga|bit_gen|sprite_f|state~18_combout  & ( \vga|bit_gen|sprite_f|state~17_combout  & ( 
// (\vga|bit_gen|sprite_f3|Equal1~1_combout  & (\vga|bit_gen|sprite_f3|Equal1~0_combout  & (!\vga|bit_gen|control|h_count [10] & \vga|bit_gen|sprite_f3|Equal1~2_combout ))) ) ) ) # ( \vga|bit_gen|sprite_f|state~18_combout  & ( 
// !\vga|bit_gen|sprite_f|state~17_combout  & ( (\vga|bit_gen|sprite_f3|Equal1~1_combout  & (\vga|bit_gen|sprite_f3|Equal1~0_combout  & (!\vga|bit_gen|control|h_count [10] & \vga|bit_gen|sprite_f3|Equal1~2_combout ))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f|state~18_combout  & ( !\vga|bit_gen|sprite_f|state~17_combout  & ( (\vga|bit_gen|sprite_f3|Equal1~1_combout  & (\vga|bit_gen|sprite_f3|Equal1~0_combout  & (!\vga|bit_gen|control|h_count [10] & \vga|bit_gen|sprite_f3|Equal1~2_combout 
// ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datab(!\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.datac(!\vga|bit_gen|control|h_count [10]),
	.datad(!\vga|bit_gen|sprite_f3|Equal1~2_combout ),
	.datae(!\vga|bit_gen|sprite_f|state~18_combout ),
	.dataf(!\vga|bit_gen|sprite_f|state~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~20 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~20 .lut_mask = 64'h001000100010FFFF;
defparam \vga|bit_gen|sprite_f|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~21_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f|LessThan2~13_combout  & ( (\vga|bit_gen|control|line~q  & (\reset~input_o  & ((!\vga|bit_gen|sprite_f|state~20_combout ) # 
// (\vga|bit_gen|sprite_f|state.WAIT_POS~q )))) ) ) ) # ( !\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f|LessThan2~13_combout  & ( (\vga|bit_gen|control|line~q  & (\reset~input_o  & \vga|bit_gen|sprite_f|state.WAIT_POS~q )) ) ) ) # ( 
// \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_f|LessThan2~13_combout  & ( (\vga|bit_gen|control|line~q  & (\reset~input_o  & !\vga|bit_gen|sprite_f|state~20_combout )) ) ) )

	.dataa(!\vga|bit_gen|control|line~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|state~20_combout ),
	.datad(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datae(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~21 .lut_mask = 64'h0000101000111011;
defparam \vga|bit_gen|sprite_f|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N59
dffeas \vga|bit_gen|sprite_f|state.SPR_LINE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state.SPR_LINE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|state.SPR_LINE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~19 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~19_combout  = ( \vga|bit_gen|control|line~q  & ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (\reset~input_o  & (((\vga|bit_gen|sprite_f|state~18_combout  & \vga|bit_gen|sprite_f|state~17_combout )) # 
// (\vga|bit_gen|sprite_f3|Equal1~3_combout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state~18_combout ),
	.datab(!\vga|bit_gen|sprite_f|state~17_combout ),
	.datac(!\vga|bit_gen|sprite_f3|Equal1~3_combout ),
	.datad(!\reset~input_o ),
	.datae(!\vga|bit_gen|control|line~q ),
	.dataf(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~19 .lut_mask = 64'h000000000000001F;
defparam \vga|bit_gen|sprite_f|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N8
dffeas \vga|bit_gen|sprite_f|state.WAIT_DATA (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state.WAIT_DATA .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add2~26 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add2~26_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f|Add2~27  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f|Add2~26_cout ),
	.shareout(\vga|bit_gen|sprite_f|Add2~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add2~26 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add2~26 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|bit_gen|sprite_f|Add2~26 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add2~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add2~1_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_f|Add2~27  ) + ( \vga|bit_gen|sprite_f|Add2~26_cout  ))
// \vga|bit_gen|sprite_f|Add2~2  = CARRY(( !\vga|bit_gen|sprite_f|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_f|Add2~27  ) + ( \vga|bit_gen|sprite_f|Add2~26_cout  ))
// \vga|bit_gen|sprite_f|Add2~3  = SHARE((!\vga|bit_gen|sprite_f|sprx_r [0] & \vga|bit_gen|control|h_count [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [0]),
	.datad(!\vga|bit_gen|control|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add2~26_cout ),
	.sharein(\vga|bit_gen|sprite_f|Add2~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add2~1_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add2~2 ),
	.shareout(\vga|bit_gen|sprite_f|Add2~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add2~1 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add2~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add2~21_sumout  = SUM(( !\vga|bit_gen|control|h_count [1] $ (\vga|bit_gen|sprite_f|sprx_r [1]) ) + ( \vga|bit_gen|sprite_f|Add2~3  ) + ( \vga|bit_gen|sprite_f|Add2~2  ))
// \vga|bit_gen|sprite_f|Add2~22  = CARRY(( !\vga|bit_gen|control|h_count [1] $ (\vga|bit_gen|sprite_f|sprx_r [1]) ) + ( \vga|bit_gen|sprite_f|Add2~3  ) + ( \vga|bit_gen|sprite_f|Add2~2  ))
// \vga|bit_gen|sprite_f|Add2~23  = SHARE((\vga|bit_gen|control|h_count [1] & !\vga|bit_gen|sprite_f|sprx_r [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [1]),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add2~2 ),
	.sharein(\vga|bit_gen|sprite_f|Add2~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add2~21_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add2~22 ),
	.shareout(\vga|bit_gen|sprite_f|Add2~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add2~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add2~21 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_f|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~17_sumout  = SUM(( \vga|bit_gen|sprite_f|Add2~21_sumout  ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f|Add4~18  = CARRY(( \vga|bit_gen|sprite_f|Add2~21_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~17_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~21_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f|Add5~22  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~21_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~21 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~5_combout  = (!\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (\vga|bit_gen|sprite_f|Add2~1_sumout )) # (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ((\vga|bit_gen|sprite_f|Add5~21_sumout )))

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add2~1_sumout ),
	.datad(!\vga|bit_gen|sprite_f|Add5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~5 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N59
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~17_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~22  ))
// \vga|bit_gen|sprite_f|Add5~18  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~22  ))

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~17_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_f|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~4 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~4_combout  = ( \vga|bit_gen|sprite_f|Add5~17_sumout  & ( (\vga|bit_gen|sprite_f|Add4~17_sumout ) # (\vga|bit_gen|sprite_f|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f|Add5~17_sumout  & ( 
// (!\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add4~17_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add4~17_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~4 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N56
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~25 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~25_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~18  ))
// \vga|bit_gen|sprite_f|Add5~26  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~25_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add2~29 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add2~29_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_f|Add2~23  ) + ( \vga|bit_gen|sprite_f|Add2~22  ))
// \vga|bit_gen|sprite_f|Add2~30  = CARRY(( !\vga|bit_gen|sprite_f|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_f|Add2~23  ) + ( \vga|bit_gen|sprite_f|Add2~22  ))
// \vga|bit_gen|sprite_f|Add2~31  = SHARE((!\vga|bit_gen|sprite_f|sprx_r [2] & \vga|bit_gen|control|h_count [2]))

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add2~22 ),
	.sharein(\vga|bit_gen|sprite_f|Add2~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add2~29_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add2~30 ),
	.shareout(\vga|bit_gen|sprite_f|Add2~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add2~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add2~29 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_f|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~21_sumout  = SUM(( \vga|bit_gen|sprite_f|Add2~29_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~18  ))
// \vga|bit_gen|sprite_f|Add4~22  = CARRY(( \vga|bit_gen|sprite_f|Add2~29_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~21_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~6 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~6_combout  = ( \vga|bit_gen|sprite_f|Add4~21_sumout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|Add5~25_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add4~21_sumout  & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add5~25_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add5~25_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~6 .lut_mask = 64'h00550055AAFFAAFF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N26
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~29 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~29_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~26  ))
// \vga|bit_gen|sprite_f|Add5~30  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~26  ))

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~29_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_f|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add2~33 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add2~33_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_f|Add2~31  ) + ( \vga|bit_gen|sprite_f|Add2~30  ))
// \vga|bit_gen|sprite_f|Add2~34  = CARRY(( !\vga|bit_gen|sprite_f|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_f|Add2~31  ) + ( \vga|bit_gen|sprite_f|Add2~30  ))
// \vga|bit_gen|sprite_f|Add2~35  = SHARE((!\vga|bit_gen|sprite_f|sprx_r [3] & \vga|bit_gen|control|h_count [3]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [3]),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add2~30 ),
	.sharein(\vga|bit_gen|sprite_f|Add2~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add2~33_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add2~34 ),
	.shareout(\vga|bit_gen|sprite_f|Add2~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add2~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add2~33 .lut_mask = 64'h000000CC0000CC33;
defparam \vga|bit_gen|sprite_f|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~25 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~25_sumout  = SUM(( \vga|bit_gen|sprite_f|Add2~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~22  ))
// \vga|bit_gen|sprite_f|Add4~26  = CARRY(( \vga|bit_gen|sprite_f|Add2~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~22  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|Add2~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~25_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_f|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~7 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~7_combout  = ( \vga|bit_gen|sprite_f|Add4~25_sumout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|Add5~29_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add4~25_sumout  & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add5~29_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~7 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N47
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~13_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~30  ))
// \vga|bit_gen|sprite_f|Add5~14  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~30  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~13_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_f|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add2~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add2~17_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [4] $ (!\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_f|spr_diff[0]~49_sumout )) ) + ( \vga|bit_gen|sprite_f|Add2~35  ) + ( \vga|bit_gen|sprite_f|Add2~34  ))
// \vga|bit_gen|sprite_f|Add2~18  = CARRY(( !\vga|bit_gen|sprite_f|sprx_r [4] $ (!\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_f|spr_diff[0]~49_sumout )) ) + ( \vga|bit_gen|sprite_f|Add2~35  ) + ( \vga|bit_gen|sprite_f|Add2~34  ))
// \vga|bit_gen|sprite_f|Add2~19  = SHARE((!\vga|bit_gen|sprite_f|sprx_r [4] & ((\vga|bit_gen|sprite_f|spr_diff[0]~49_sumout ) # (\vga|bit_gen|control|h_count [4]))) # (\vga|bit_gen|sprite_f|sprx_r [4] & (\vga|bit_gen|control|h_count [4] & 
// \vga|bit_gen|sprite_f|spr_diff[0]~49_sumout )))

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [4]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(!\vga|bit_gen|sprite_f|spr_diff[0]~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add2~34 ),
	.sharein(\vga|bit_gen|sprite_f|Add2~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add2~17_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add2~18 ),
	.shareout(\vga|bit_gen|sprite_f|Add2~19 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add2~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add2~17 .lut_mask = 64'h00000AAF0000A55A;
defparam \vga|bit_gen|sprite_f|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~13_sumout  = SUM(( \vga|bit_gen|sprite_f|Add2~17_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~26  ))
// \vga|bit_gen|sprite_f|Add4~14  = CARRY(( \vga|bit_gen|sprite_f|Add2~17_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add2~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~13_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~3_combout  = ( \vga|bit_gen|sprite_f|Add4~13_sumout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|Add5~13_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add4~13_sumout  & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add5~13_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N41
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~9_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~14  ))
// \vga|bit_gen|sprite_f|Add5~10  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~14  ))

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~9_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_f|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add2~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add2~13_sumout  = SUM(( !\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_f|spr_diff[1]~45_sumout  $ (!\vga|bit_gen|sprite_f|sprx_r [5])) ) + ( \vga|bit_gen|sprite_f|Add2~19  ) + ( \vga|bit_gen|sprite_f|Add2~18  ))
// \vga|bit_gen|sprite_f|Add2~14  = CARRY(( !\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_f|spr_diff[1]~45_sumout  $ (!\vga|bit_gen|sprite_f|sprx_r [5])) ) + ( \vga|bit_gen|sprite_f|Add2~19  ) + ( \vga|bit_gen|sprite_f|Add2~18  ))
// \vga|bit_gen|sprite_f|Add2~15  = SHARE((!\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|sprite_f|spr_diff[1]~45_sumout  & !\vga|bit_gen|sprite_f|sprx_r [5])) # (\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|sprite_f|sprx_r [5]) # 
// (\vga|bit_gen|sprite_f|spr_diff[1]~45_sumout ))))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|sprite_f|spr_diff[1]~45_sumout ),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add2~18 ),
	.sharein(\vga|bit_gen|sprite_f|Add2~19 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add2~13_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add2~14 ),
	.shareout(\vga|bit_gen|sprite_f|Add2~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add2~13 .lut_mask = 64'h00003F030000C33C;
defparam \vga|bit_gen|sprite_f|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~9_sumout  = SUM(( \vga|bit_gen|sprite_f|Add2~13_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~14  ))
// \vga|bit_gen|sprite_f|Add4~10  = CARRY(( \vga|bit_gen|sprite_f|Add2~13_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~9_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~2_combout  = ( \vga|bit_gen|sprite_f|Add5~9_sumout  & ( \vga|bit_gen|sprite_f|Add4~9_sumout  ) ) # ( !\vga|bit_gen|sprite_f|Add5~9_sumout  & ( \vga|bit_gen|sprite_f|Add4~9_sumout  & ( 
// !\vga|bit_gen|sprite_f|state.SPR_LINE~q  ) ) ) # ( \vga|bit_gen|sprite_f|Add5~9_sumout  & ( !\vga|bit_gen|sprite_f|Add4~9_sumout  & ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|Add5~9_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y69_N38
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~1_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [4] & ( (\vga|bit_gen|sprite_f|spr_rom_addr [0] & (\vga|bit_gen|sprite_f|spr_rom_addr [1] & \vga|bit_gen|sprite_f|spr_rom_addr [5])) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~1 .lut_mask = 64'h0000000000050005;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~5_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~10  ))
// \vga|bit_gen|sprite_f|Add5~6  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~5_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add2~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add2~9_sumout  = SUM(( !\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|sprite_f|spr_diff[2]~41_sumout  $ (!\vga|bit_gen|sprite_f|sprx_r [6])) ) + ( \vga|bit_gen|sprite_f|Add2~15  ) + ( \vga|bit_gen|sprite_f|Add2~14  ))
// \vga|bit_gen|sprite_f|Add2~10  = CARRY(( !\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|sprite_f|spr_diff[2]~41_sumout  $ (!\vga|bit_gen|sprite_f|sprx_r [6])) ) + ( \vga|bit_gen|sprite_f|Add2~15  ) + ( \vga|bit_gen|sprite_f|Add2~14  ))
// \vga|bit_gen|sprite_f|Add2~11  = SHARE((!\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|sprite_f|spr_diff[2]~41_sumout  & !\vga|bit_gen|sprite_f|sprx_r [6])) # (\vga|bit_gen|control|h_count [6] & ((!\vga|bit_gen|sprite_f|sprx_r [6]) # 
// (\vga|bit_gen|sprite_f|spr_diff[2]~41_sumout ))))

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_diff[2]~41_sumout ),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add2~14 ),
	.sharein(\vga|bit_gen|sprite_f|Add2~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add2~9_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add2~10 ),
	.shareout(\vga|bit_gen|sprite_f|Add2~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add2~9 .lut_mask = 64'h00005F050000A55A;
defparam \vga|bit_gen|sprite_f|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~5_sumout  = SUM(( \vga|bit_gen|sprite_f|Add2~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~10  ))
// \vga|bit_gen|sprite_f|Add4~6  = CARRY(( \vga|bit_gen|sprite_f|Add2~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~5_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~1_combout  = ( \vga|bit_gen|sprite_f|Add4~5_sumout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|Add5~5_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add4~5_sumout  & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add5~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add5~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N29
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~1_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [7] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add2~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add2~5_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [7] $ (!\vga|bit_gen|control|h_count [7] $ (!\vga|bit_gen|sprite_f|spr_diff[3]~37_sumout )) ) + ( \vga|bit_gen|sprite_f|Add2~11  ) + ( \vga|bit_gen|sprite_f|Add2~10  ))

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [7]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [7]),
	.datad(!\vga|bit_gen|sprite_f|spr_diff[3]~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add2~10 ),
	.sharein(\vga|bit_gen|sprite_f|Add2~11 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add2~5 .lut_mask = 64'h000000000000A55A;
defparam \vga|bit_gen|sprite_f|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~1_sumout  = SUM(( \vga|bit_gen|sprite_f|Add2~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~0_combout  = ( \vga|bit_gen|sprite_f|Add4~1_sumout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|Add5~1_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add4~1_sumout  & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N26
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~2_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [1] & ( (\vga|bit_gen|sprite_f|spr_rom_addr [5] & (\vga|bit_gen|sprite_f|spr_rom_addr [4] & !\vga|bit_gen|sprite_f|spr_rom_addr [0])) ) ) # ( 
// !\vga|bit_gen|sprite_f|spr_rom_addr [1] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [0]) # (\vga|bit_gen|sprite_f|spr_rom_addr [5]) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~2 .lut_mask = 64'hFF33FF3303000300;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~3_combout  = ( !\vga|bit_gen|sprite_f|spr_rom_addr [6] & ( \vga|bit_gen|sprite_f|spr_rom|memory~2_combout  & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [7] & ((!\vga|bit_gen|sprite_f|spr_rom_addr [2] & 
// (\vga|bit_gen|sprite_f|spr_rom_addr [3])) # (\vga|bit_gen|sprite_f|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f|spr_rom_addr [3]) # (!\vga|bit_gen|sprite_f|spr_rom|memory~1_combout ))))) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [6] & ( 
// !\vga|bit_gen|sprite_f|spr_rom|memory~2_combout  & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [7] & ((!\vga|bit_gen|sprite_f|spr_rom_addr [2]) # ((!\vga|bit_gen|sprite_f|spr_rom_addr [3]) # (!\vga|bit_gen|sprite_f|spr_rom|memory~1_combout )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom|memory~1_combout ),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [7]),
	.datae(!\vga|bit_gen|sprite_f|spr_rom_addr [6]),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom|memory~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~3 .lut_mask = 64'hFE00000076000000;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~4 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~4_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [3] & ( \vga|bit_gen|sprite_f|spr_rom_addr [2] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [1] & (((!\vga|bit_gen|sprite_f|spr_rom_addr [4] & 
// !\vga|bit_gen|sprite_f|spr_rom_addr [5])))) # (\vga|bit_gen|sprite_f|spr_rom_addr [1] & (((\vga|bit_gen|sprite_f|spr_rom_addr [0] & \vga|bit_gen|sprite_f|spr_rom_addr [4])) # (\vga|bit_gen|sprite_f|spr_rom_addr [5]))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f|spr_rom_addr [3] & ( \vga|bit_gen|sprite_f|spr_rom_addr [2] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [5] & (((!\vga|bit_gen|sprite_f|spr_rom_addr [4]) # (\vga|bit_gen|sprite_f|spr_rom_addr [1])) # (\vga|bit_gen|sprite_f|spr_rom_addr 
// [0]))) ) ) ) # ( \vga|bit_gen|sprite_f|spr_rom_addr [3] & ( !\vga|bit_gen|sprite_f|spr_rom_addr [2] & ( !\vga|bit_gen|sprite_f|spr_rom_addr [5] ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [3] & ( !\vga|bit_gen|sprite_f|spr_rom_addr [2] & ( 
// (!\vga|bit_gen|sprite_f|spr_rom_addr [1] & ((!\vga|bit_gen|sprite_f|spr_rom_addr [0] & ((\vga|bit_gen|sprite_f|spr_rom_addr [5]) # (\vga|bit_gen|sprite_f|spr_rom_addr [4]))) # (\vga|bit_gen|sprite_f|spr_rom_addr [0] & (\vga|bit_gen|sprite_f|spr_rom_addr 
// [4] & \vga|bit_gen|sprite_f|spr_rom_addr [5])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datae(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~4 .lut_mask = 64'h088CFF00F700C133;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~5_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [2] & ( (\vga|bit_gen|sprite_f|spr_rom_addr [3] & (((\vga|bit_gen|sprite_f|spr_rom_addr [0]) # (\vga|bit_gen|sprite_f|spr_rom_addr [1])) # 
// (\vga|bit_gen|sprite_f|spr_rom_addr [4]))) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [2] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [3] & (((!\vga|bit_gen|sprite_f|spr_rom_addr [1]) # (!\vga|bit_gen|sprite_f|spr_rom_addr [0])) # 
// (\vga|bit_gen|sprite_f|spr_rom_addr [4]))) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~5 .lut_mask = 64'hFD00FD00007F007F;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~6 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~6_combout  = ( \vga|bit_gen|sprite_f|spr_rom|memory~5_combout  & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [7] & ((!\vga|bit_gen|sprite_f|spr_rom_addr [6]) # (!\vga|bit_gen|sprite_f|spr_rom|memory~4_combout ))) ) ) # ( 
// !\vga|bit_gen|sprite_f|spr_rom|memory~5_combout  & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_f|spr_rom_addr [5]) # ((!\vga|bit_gen|sprite_f|spr_rom_addr [7])))) # (\vga|bit_gen|sprite_f|spr_rom_addr [6] & 
// (((!\vga|bit_gen|sprite_f|spr_rom|memory~4_combout  & !\vga|bit_gen|sprite_f|spr_rom_addr [7])))) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [6]),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom|memory~4_combout ),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [7]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom|memory~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~6 .lut_mask = 64'hFA88FA88FA00FA00;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Selector25~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|Selector25~0_combout  = ( \vga|bit_gen|sprite_f|spr_rom|memory~3_combout  & ( \vga|bit_gen|sprite_f|spr_rom|memory~6_combout  & ( ((!\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & \vga|bit_gen|sprite_f|pix [0])) # 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q ) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom|memory~3_combout  & ( \vga|bit_gen|sprite_f|spr_rom|memory~6_combout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & 
// \vga|bit_gen|sprite_f|pix [0])) ) ) ) # ( \vga|bit_gen|sprite_f|spr_rom|memory~3_combout  & ( !\vga|bit_gen|sprite_f|spr_rom|memory~6_combout  & ( ((!\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & \vga|bit_gen|sprite_f|pix [0])) # 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q ) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom|memory~3_combout  & ( !\vga|bit_gen|sprite_f|spr_rom|memory~6_combout  & ( ((!\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & \vga|bit_gen|sprite_f|pix [0])) # 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_f|state.WAIT_DATA~q ),
	.datac(!\vga|bit_gen|sprite_f|pix [0]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|spr_rom|memory~3_combout ),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom|memory~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Selector25~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Selector25~0 .lut_mask = 64'h5D5D5D5D08085D5D;
defparam \vga|bit_gen|sprite_f|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|pix[0]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f|pix[0]~feeder_combout  = ( \vga|bit_gen|sprite_f|Selector25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|pix[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|pix[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|pix[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f|pix[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N38
dffeas \vga|bit_gen|sprite_f|pix[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|pix[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|pix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|pix[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|pix[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~0_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [3] & ( \vga|bit_gen|sprite_f|spr_rom_addr [4] & ( (\vga|bit_gen|sprite_f|spr_rom_addr [2] & (\vga|bit_gen|sprite_f|spr_rom_addr [1] & 
// (\vga|bit_gen|sprite_f|spr_rom_addr [0] & \vga|bit_gen|sprite_f|spr_rom_addr [5]))) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [3] & ( \vga|bit_gen|sprite_f|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [2] & 
// (!\vga|bit_gen|sprite_f|spr_rom_addr [1] & (!\vga|bit_gen|sprite_f|spr_rom_addr [0] & !\vga|bit_gen|sprite_f|spr_rom_addr [5]))) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [3] & ( !\vga|bit_gen|sprite_f|spr_rom_addr [4] & ( 
// (!\vga|bit_gen|sprite_f|spr_rom_addr [2] & (!\vga|bit_gen|sprite_f|spr_rom_addr [1] & (!\vga|bit_gen|sprite_f|spr_rom_addr [0] & !\vga|bit_gen|sprite_f|spr_rom_addr [5]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datae(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~0 .lut_mask = 64'h8000000080000001;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Selector24~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|Selector24~0_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( ((!\vga|bit_gen|sprite_f|spr_rom|memory~0_combout ) # (\vga|bit_gen|sprite_f|spr_rom_addr [6])) # 
// (\vga|bit_gen|sprite_f|spr_rom_addr [7]) ) ) ) # ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( ((!\vga|bit_gen|sprite_f|spr_rom|memory~0_combout ) # (\vga|bit_gen|sprite_f|spr_rom_addr [6])) # 
// (\vga|bit_gen|sprite_f|spr_rom_addr [7]) ) ) ) # ( !\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_f|pix [1] ) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [7]),
	.datab(!\vga|bit_gen|sprite_f|pix [1]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [6]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom|memory~0_combout ),
	.datae(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_f|state.WAIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Selector24~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Selector24~0 .lut_mask = 64'h3333FF5F0000FF5F;
defparam \vga|bit_gen|sprite_f|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N38
dffeas \vga|bit_gen|sprite_f|pix[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|pix[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|pix[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Selector26~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|Selector26~0_combout  = ( \vga|bit_gen|sprite_f|drawing~q  & ( (!\vga|bit_gen|sprite_f|state.WAIT_DATA~q ) # (\vga|bit_gen|sprite_f|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f|drawing~q  & ( 
// \vga|bit_gen|sprite_f|state.SPR_LINE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|state.WAIT_DATA~q ),
	.datad(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Selector26~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Selector26~0 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \vga|bit_gen|sprite_f|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N41
dffeas \vga|bit_gen|sprite_f|drawing (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|Selector26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|drawing .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|drawing .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N36
cyclonev_lcell_comb \vga|bit_gen|always1~0 (
// Equation(s):
// \vga|bit_gen|always1~0_combout  = ( \vga|bit_gen|sprite_f|pix [1] & ( \vga|bit_gen|sprite_f|drawing~q  & ( !\vga|bit_gen|sprite_f|pix [0] ) ) ) # ( !\vga|bit_gen|sprite_f|pix [1] & ( \vga|bit_gen|sprite_f|drawing~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|pix [0]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|pix [1]),
	.dataf(!\vga|bit_gen|sprite_f|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always1~0 .extended_lut = "off";
defparam \vga|bit_gen|always1~0 .lut_mask = 64'h00000000FFFFF0F0;
defparam \vga|bit_gen|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|pixel[0]~0 (
// Equation(s):
// \vga|bit_gen|pixel[0]~0_combout  = ( \vga|bit_gen|sprite_f|pix [0] & ( \vga|bit_gen|always1~0_combout  ) ) # ( \vga|bit_gen|sprite_f|pix [0] & ( !\vga|bit_gen|always1~0_combout  & ( (!\vga|bit_gen|always1~1_combout  & ((\vga|bit_gen|sprite_f3|drawing~q 
// ))) # (\vga|bit_gen|always1~1_combout  & (\vga|bit_gen|sprite_f2|pix [0])) ) ) ) # ( !\vga|bit_gen|sprite_f|pix [0] & ( !\vga|bit_gen|always1~0_combout  & ( (!\vga|bit_gen|always1~1_combout  & ((\vga|bit_gen|sprite_f3|drawing~q ))) # 
// (\vga|bit_gen|always1~1_combout  & (\vga|bit_gen|sprite_f2|pix [0])) ) ) )

	.dataa(!\vga|bit_gen|always1~1_combout ),
	.datab(!\vga|bit_gen|sprite_f2|pix [0]),
	.datac(!\vga|bit_gen|sprite_f3|drawing~q ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|pix [0]),
	.dataf(!\vga|bit_gen|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[0]~0 .extended_lut = "off";
defparam \vga|bit_gen|pixel[0]~0 .lut_mask = 64'h1B1B1B1B0000FFFF;
defparam \vga|bit_gen|pixel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add2~18 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add2~18_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f3|Add2~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f3|Add2~18_cout ),
	.shareout(\vga|bit_gen|sprite_f3|Add2~19 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add2~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add2~18 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|bit_gen|sprite_f3|Add2~18 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add2~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add2~1_sumout  = SUM(( !\vga|bit_gen|sprite_f3|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_f3|Add2~19  ) + ( \vga|bit_gen|sprite_f3|Add2~18_cout  ))
// \vga|bit_gen|sprite_f3|Add2~2  = CARRY(( !\vga|bit_gen|sprite_f3|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_f3|Add2~19  ) + ( \vga|bit_gen|sprite_f3|Add2~18_cout  ))
// \vga|bit_gen|sprite_f3|Add2~3  = SHARE((!\vga|bit_gen|sprite_f3|sprx_r [0] & \vga|bit_gen|control|h_count [0]))

	.dataa(!\vga|bit_gen|sprite_f3|sprx_r [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add2~18_cout ),
	.sharein(\vga|bit_gen|sprite_f3|Add2~19 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add2~1_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add2~2 ),
	.shareout(\vga|bit_gen|sprite_f3|Add2~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add2~1 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_f3|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add5~13 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add5~13_sumout  = SUM(( \vga|bit_gen|sprite_f3|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f3|Add5~14  = CARRY(( \vga|bit_gen|sprite_f3|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_rom_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add5~13_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add5~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add5~13 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f3|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom_addr~3 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom_addr~3_combout  = ( \vga|bit_gen|sprite_f3|Add5~13_sumout  & ( (\vga|bit_gen|sprite_f3|Add2~1_sumout ) # (\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f3|Add5~13_sumout  & ( 
// (!\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|Add2~1_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_f3|Add2~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~3 .lut_mask = 64'h2222222277777777;
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N23
dffeas \vga|bit_gen|sprite_f3|spr_rom_addr[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spr_rom_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spr_rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add5~9 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add5~9_sumout  = SUM(( \vga|bit_gen|sprite_f3|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~14  ))
// \vga|bit_gen|sprite_f3|Add5~10  = CARRY(( \vga|bit_gen|sprite_f3|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_rom_addr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add5~9_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add5~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add2~13 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add2~13_sumout  = SUM(( !\vga|bit_gen|sprite_f3|sprx_r [1] $ (\vga|bit_gen|control|h_count [1]) ) + ( \vga|bit_gen|sprite_f3|Add2~3  ) + ( \vga|bit_gen|sprite_f3|Add2~2  ))
// \vga|bit_gen|sprite_f3|Add2~14  = CARRY(( !\vga|bit_gen|sprite_f3|sprx_r [1] $ (\vga|bit_gen|control|h_count [1]) ) + ( \vga|bit_gen|sprite_f3|Add2~3  ) + ( \vga|bit_gen|sprite_f3|Add2~2  ))
// \vga|bit_gen|sprite_f3|Add2~15  = SHARE((!\vga|bit_gen|sprite_f3|sprx_r [1] & \vga|bit_gen|control|h_count [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|sprx_r [1]),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add2~2 ),
	.sharein(\vga|bit_gen|sprite_f3|Add2~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add2~13_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add2~14 ),
	.shareout(\vga|bit_gen|sprite_f3|Add2~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add2~13 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f3|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add4~9 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add4~9_sumout  = SUM(( \vga|bit_gen|sprite_f3|Add2~13_sumout  ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f3|Add4~10  = CARRY(( \vga|bit_gen|sprite_f3|Add2~13_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f3|Add2~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add4~9_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add4~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f3|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom_addr~2 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom_addr~2_combout  = ( \vga|bit_gen|sprite_f3|Add4~9_sumout  & ( (!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f3|Add5~9_sumout ) ) ) # ( !\vga|bit_gen|sprite_f3|Add4~9_sumout  & ( 
// (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|Add5~9_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N20
dffeas \vga|bit_gen|sprite_f3|spr_rom_addr[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spr_rom_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spr_rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add5~5 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add5~5_sumout  = SUM(( \vga|bit_gen|sprite_f3|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~10  ))
// \vga|bit_gen|sprite_f3|Add5~6  = CARRY(( \vga|bit_gen|sprite_f3|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_rom_addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add5~5_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add5~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add2~9 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add2~9_sumout  = SUM(( !\vga|bit_gen|sprite_f3|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_f3|Add2~15  ) + ( \vga|bit_gen|sprite_f3|Add2~14  ))
// \vga|bit_gen|sprite_f3|Add2~10  = CARRY(( !\vga|bit_gen|sprite_f3|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_f3|Add2~15  ) + ( \vga|bit_gen|sprite_f3|Add2~14  ))
// \vga|bit_gen|sprite_f3|Add2~11  = SHARE((!\vga|bit_gen|sprite_f3|sprx_r [2] & \vga|bit_gen|control|h_count [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|sprx_r [2]),
	.datad(!\vga|bit_gen|control|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add2~14 ),
	.sharein(\vga|bit_gen|sprite_f3|Add2~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add2~9_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add2~10 ),
	.shareout(\vga|bit_gen|sprite_f3|Add2~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add2~9 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f3|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add4~5 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add4~5_sumout  = SUM(( \vga|bit_gen|sprite_f3|Add2~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~10  ))
// \vga|bit_gen|sprite_f3|Add4~6  = CARRY(( \vga|bit_gen|sprite_f3|Add2~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add4~5_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add4~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom_addr~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom_addr~1_combout  = ( \vga|bit_gen|sprite_f3|Add4~5_sumout  & ( (!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f3|Add5~5_sumout ) ) ) # ( !\vga|bit_gen|sprite_f3|Add4~5_sumout  & ( 
// (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|Add5~5_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N29
dffeas \vga|bit_gen|sprite_f3|spr_rom_addr[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spr_rom_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spr_rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add5~29 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add5~29_sumout  = SUM(( \vga|bit_gen|sprite_f3|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~6  ))
// \vga|bit_gen|sprite_f3|Add5~30  = CARRY(( \vga|bit_gen|sprite_f3|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_rom_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add5~29_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add5~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add5~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add2~33 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add2~33_sumout  = SUM(( !\vga|bit_gen|sprite_f3|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_f3|Add2~11  ) + ( \vga|bit_gen|sprite_f3|Add2~10  ))
// \vga|bit_gen|sprite_f3|Add2~34  = CARRY(( !\vga|bit_gen|sprite_f3|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_f3|Add2~11  ) + ( \vga|bit_gen|sprite_f3|Add2~10  ))
// \vga|bit_gen|sprite_f3|Add2~35  = SHARE((!\vga|bit_gen|sprite_f3|sprx_r [3] & \vga|bit_gen|control|h_count [3]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|sprx_r [3]),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add2~10 ),
	.sharein(\vga|bit_gen|sprite_f3|Add2~11 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add2~33_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add2~34 ),
	.shareout(\vga|bit_gen|sprite_f3|Add2~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add2~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add2~33 .lut_mask = 64'h000000CC0000CC33;
defparam \vga|bit_gen|sprite_f3|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add4~25 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add4~25_sumout  = SUM(( \vga|bit_gen|sprite_f3|Add2~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~6  ))
// \vga|bit_gen|sprite_f3|Add4~26  = CARRY(( \vga|bit_gen|sprite_f3|Add2~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~6  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|Add2~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add4~25_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add4~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_f3|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom_addr~7 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom_addr~7_combout  = ( \vga|bit_gen|sprite_f3|Add4~25_sumout  & ( (!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f3|Add5~29_sumout ) ) ) # ( !\vga|bit_gen|sprite_f3|Add4~25_sumout  & ( 
// (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|Add5~29_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f3|Add5~29_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~7 .lut_mask = 64'h00550055AAFFAAFF;
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N52
dffeas \vga|bit_gen|sprite_f3|spr_rom_addr[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spr_rom_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spr_rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add5~17 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add5~17_sumout  = SUM(( \vga|bit_gen|sprite_f3|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~30  ))
// \vga|bit_gen|sprite_f3|Add5~18  = CARRY(( \vga|bit_gen|sprite_f3|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_rom_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add5~17_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add5~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add2~21 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add2~21_sumout  = SUM(( !\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_f3|spr_diff[0]~41_sumout  $ (!\vga|bit_gen|sprite_f3|sprx_r [4])) ) + ( \vga|bit_gen|sprite_f3|Add2~35  ) + ( \vga|bit_gen|sprite_f3|Add2~34  ))
// \vga|bit_gen|sprite_f3|Add2~22  = CARRY(( !\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_f3|spr_diff[0]~41_sumout  $ (!\vga|bit_gen|sprite_f3|sprx_r [4])) ) + ( \vga|bit_gen|sprite_f3|Add2~35  ) + ( \vga|bit_gen|sprite_f3|Add2~34  ))
// \vga|bit_gen|sprite_f3|Add2~23  = SHARE((!\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|sprite_f3|spr_diff[0]~41_sumout  & !\vga|bit_gen|sprite_f3|sprx_r [4])) # (\vga|bit_gen|control|h_count [4] & ((!\vga|bit_gen|sprite_f3|sprx_r [4]) # 
// (\vga|bit_gen|sprite_f3|spr_diff[0]~41_sumout ))))

	.dataa(!\vga|bit_gen|control|h_count [4]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_diff[0]~41_sumout ),
	.datad(!\vga|bit_gen|sprite_f3|sprx_r [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add2~34 ),
	.sharein(\vga|bit_gen|sprite_f3|Add2~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add2~21_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add2~22 ),
	.shareout(\vga|bit_gen|sprite_f3|Add2~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add2~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add2~21 .lut_mask = 64'h00005F050000A55A;
defparam \vga|bit_gen|sprite_f3|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add4~13 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add4~13_sumout  = SUM(( \vga|bit_gen|sprite_f3|Add2~21_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~26  ))
// \vga|bit_gen|sprite_f3|Add4~14  = CARRY(( \vga|bit_gen|sprite_f3|Add2~21_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f3|Add2~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add4~13_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add4~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f3|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom_addr~4 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom_addr~4_combout  = ( \vga|bit_gen|sprite_f3|Add4~13_sumout  & ( (!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f3|Add5~17_sumout ) ) ) # ( !\vga|bit_gen|sprite_f3|Add4~13_sumout  & ( 
// (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|Add5~17_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|Add5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N50
dffeas \vga|bit_gen|sprite_f3|spr_rom_addr[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spr_rom_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spr_rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add5~25 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add5~25_sumout  = SUM(( \vga|bit_gen|sprite_f3|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~18  ))
// \vga|bit_gen|sprite_f3|Add5~26  = CARRY(( \vga|bit_gen|sprite_f3|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~18  ))

	.dataa(!\vga|bit_gen|sprite_f3|spr_rom_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add5~25_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add5~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add5~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_f3|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add2~29 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add2~29_sumout  = SUM(( !\vga|bit_gen|sprite_f3|sprx_r [5] $ (!\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_f3|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_f3|Add2~23  ) + ( \vga|bit_gen|sprite_f3|Add2~22  ))
// \vga|bit_gen|sprite_f3|Add2~30  = CARRY(( !\vga|bit_gen|sprite_f3|sprx_r [5] $ (!\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_f3|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_f3|Add2~23  ) + ( \vga|bit_gen|sprite_f3|Add2~22  ))
// \vga|bit_gen|sprite_f3|Add2~31  = SHARE((!\vga|bit_gen|sprite_f3|sprx_r [5] & ((\vga|bit_gen|sprite_f3|spr_diff[1]~49_sumout ) # (\vga|bit_gen|control|h_count [5]))) # (\vga|bit_gen|sprite_f3|sprx_r [5] & (\vga|bit_gen|control|h_count [5] & 
// \vga|bit_gen|sprite_f3|spr_diff[1]~49_sumout )))

	.dataa(!\vga|bit_gen|sprite_f3|sprx_r [5]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|sprite_f3|spr_diff[1]~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add2~22 ),
	.sharein(\vga|bit_gen|sprite_f3|Add2~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add2~29_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add2~30 ),
	.shareout(\vga|bit_gen|sprite_f3|Add2~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add2~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add2~29 .lut_mask = 64'h00000AAF0000A55A;
defparam \vga|bit_gen|sprite_f3|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add4~21 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add4~21_sumout  = SUM(( \vga|bit_gen|sprite_f3|Add2~29_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~14  ))
// \vga|bit_gen|sprite_f3|Add4~22  = CARRY(( \vga|bit_gen|sprite_f3|Add2~29_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add4~21_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add4~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom_addr~6 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom_addr~6_combout  = ( \vga|bit_gen|sprite_f3|Add4~21_sumout  & ( (!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f3|Add5~25_sumout ) ) ) # ( !\vga|bit_gen|sprite_f3|Add4~21_sumout  & ( 
// (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|Add5~25_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N26
dffeas \vga|bit_gen|sprite_f3|spr_rom_addr[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spr_rom_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spr_rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add5~21 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add5~21_sumout  = SUM(( \vga|bit_gen|sprite_f3|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~26  ))
// \vga|bit_gen|sprite_f3|Add5~22  = CARRY(( \vga|bit_gen|sprite_f3|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_rom_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add5~21_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add5~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add2~25 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add2~25_sumout  = SUM(( !\vga|bit_gen|sprite_f3|sprx_r [6] $ (!\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|sprite_f3|spr_diff[2]~45_sumout )) ) + ( \vga|bit_gen|sprite_f3|Add2~31  ) + ( \vga|bit_gen|sprite_f3|Add2~30  ))
// \vga|bit_gen|sprite_f3|Add2~26  = CARRY(( !\vga|bit_gen|sprite_f3|sprx_r [6] $ (!\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|sprite_f3|spr_diff[2]~45_sumout )) ) + ( \vga|bit_gen|sprite_f3|Add2~31  ) + ( \vga|bit_gen|sprite_f3|Add2~30  ))
// \vga|bit_gen|sprite_f3|Add2~27  = SHARE((!\vga|bit_gen|sprite_f3|sprx_r [6] & ((\vga|bit_gen|sprite_f3|spr_diff[2]~45_sumout ) # (\vga|bit_gen|control|h_count [6]))) # (\vga|bit_gen|sprite_f3|sprx_r [6] & (\vga|bit_gen|control|h_count [6] & 
// \vga|bit_gen|sprite_f3|spr_diff[2]~45_sumout )))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|sprx_r [6]),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|sprite_f3|spr_diff[2]~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add2~30 ),
	.sharein(\vga|bit_gen|sprite_f3|Add2~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add2~25_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add2~26 ),
	.shareout(\vga|bit_gen|sprite_f3|Add2~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add2~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add2~25 .lut_mask = 64'h00000CCF0000C33C;
defparam \vga|bit_gen|sprite_f3|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add4~17 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add4~17_sumout  = SUM(( \vga|bit_gen|sprite_f3|Add2~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~22  ))
// \vga|bit_gen|sprite_f3|Add4~18  = CARRY(( \vga|bit_gen|sprite_f3|Add2~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f3|Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add4~17_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add4~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f3|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom_addr~5 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom_addr~5_combout  = ( \vga|bit_gen|sprite_f3|Add4~17_sumout  & ( (!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f3|Add5~21_sumout ) ) ) # ( !\vga|bit_gen|sprite_f3|Add4~17_sumout  & ( 
// (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|Add5~21_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~5 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N29
dffeas \vga|bit_gen|sprite_f3|spr_rom_addr[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spr_rom_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spr_rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom|memory~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom|memory~0_combout  = ( \vga|bit_gen|sprite_f3|spr_rom_addr [4] & ( \vga|bit_gen|sprite_f3|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f3|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f3|spr_rom_addr [5] & 
// (!\vga|bit_gen|sprite_f3|spr_rom_addr [6])) # (\vga|bit_gen|sprite_f3|spr_rom_addr [5] & ((\vga|bit_gen|sprite_f3|spr_rom_addr [1]))))) # (\vga|bit_gen|sprite_f3|spr_rom_addr [2] & (!\vga|bit_gen|sprite_f3|spr_rom_addr [1] & 
// ((!\vga|bit_gen|sprite_f3|spr_rom_addr [5]) # (\vga|bit_gen|sprite_f3|spr_rom_addr [6])))) ) ) ) # ( !\vga|bit_gen|sprite_f3|spr_rom_addr [4] & ( \vga|bit_gen|sprite_f3|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f3|spr_rom_addr [5] & 
// (!\vga|bit_gen|sprite_f3|spr_rom_addr [6])) # (\vga|bit_gen|sprite_f3|spr_rom_addr [5] & ((!\vga|bit_gen|sprite_f3|spr_rom_addr [2] $ (!\vga|bit_gen|sprite_f3|spr_rom_addr [1])))) ) ) ) # ( \vga|bit_gen|sprite_f3|spr_rom_addr [4] & ( 
// !\vga|bit_gen|sprite_f3|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f3|spr_rom_addr [5] & ((!\vga|bit_gen|sprite_f3|spr_rom_addr [2] & ((\vga|bit_gen|sprite_f3|spr_rom_addr [1]))) # (\vga|bit_gen|sprite_f3|spr_rom_addr [2] & 
// (!\vga|bit_gen|sprite_f3|spr_rom_addr [6])))) # (\vga|bit_gen|sprite_f3|spr_rom_addr [5] & (\vga|bit_gen|sprite_f3|spr_rom_addr [6] & (!\vga|bit_gen|sprite_f3|spr_rom_addr [2] $ (!\vga|bit_gen|sprite_f3|spr_rom_addr [1])))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f3|spr_rom_addr [4] & ( !\vga|bit_gen|sprite_f3|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f3|spr_rom_addr [5] & (!\vga|bit_gen|sprite_f3|spr_rom_addr [6])) # (\vga|bit_gen|sprite_f3|spr_rom_addr [5] & 
// ((!\vga|bit_gen|sprite_f3|spr_rom_addr [2] $ (!\vga|bit_gen|sprite_f3|spr_rom_addr [1])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|spr_rom_addr [6]),
	.datab(!\vga|bit_gen|sprite_f3|spr_rom_addr [5]),
	.datac(!\vga|bit_gen|sprite_f3|spr_rom_addr [2]),
	.datad(!\vga|bit_gen|sprite_f3|spr_rom_addr [1]),
	.datae(!\vga|bit_gen|sprite_f3|spr_rom_addr [4]),
	.dataf(!\vga|bit_gen|sprite_f3|spr_rom_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom|memory~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom|memory~0 .lut_mask = 64'h8BB809D88BB88DB0;
defparam \vga|bit_gen|sprite_f3|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add5~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add5~1_sumout  = SUM(( \vga|bit_gen|sprite_f3|spr_rom_addr [7] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|spr_rom_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add5~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add2~5 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add2~5_sumout  = SUM(( !\vga|bit_gen|sprite_f3|sprx_r [7] $ (!\vga|bit_gen|control|h_count [7] $ (!\vga|bit_gen|sprite_f3|spr_diff[3]~37_sumout )) ) + ( \vga|bit_gen|sprite_f3|Add2~27  ) + ( \vga|bit_gen|sprite_f3|Add2~26  ))

	.dataa(!\vga|bit_gen|sprite_f3|sprx_r [7]),
	.datab(!\vga|bit_gen|control|h_count [7]),
	.datac(!\vga|bit_gen|sprite_f3|spr_diff[3]~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add2~26 ),
	.sharein(\vga|bit_gen|sprite_f3|Add2~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add2~5 .lut_mask = 64'h0000000000009696;
defparam \vga|bit_gen|sprite_f3|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add4~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add4~1_sumout  = SUM(( \vga|bit_gen|sprite_f3|Add2~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f3|Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add4~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f3|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom_addr~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom_addr~0_combout  = ( \vga|bit_gen|sprite_f3|Add4~1_sumout  & ( (!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f3|Add5~1_sumout ) ) ) # ( !\vga|bit_gen|sprite_f3|Add4~1_sumout  & ( 
// (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|Add5~1_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f3|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_f3|spr_rom_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N26
dffeas \vga|bit_gen|sprite_f3|spr_rom_addr[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|spr_rom_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f3|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|spr_rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|spr_rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Selector24~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Selector24~0_combout  = ( \vga|bit_gen|sprite_f3|spr_rom_addr [7] & ( \vga|bit_gen|sprite_f3|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_f3|state.SPR_LINE~q  ) ) ) # ( !\vga|bit_gen|sprite_f3|spr_rom_addr [7] & ( 
// \vga|bit_gen|sprite_f3|state.WAIT_DATA~q  & ( (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & \vga|bit_gen|sprite_f3|spr_rom|memory~0_combout ) ) ) ) # ( \vga|bit_gen|sprite_f3|spr_rom_addr [7] & ( !\vga|bit_gen|sprite_f3|state.WAIT_DATA~q  & ( 
// (\vga|bit_gen|sprite_f3|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f3|pix [1]) ) ) ) # ( !\vga|bit_gen|sprite_f3|spr_rom_addr [7] & ( !\vga|bit_gen|sprite_f3|state.WAIT_DATA~q  & ( (!\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & (\vga|bit_gen|sprite_f3|pix 
// [1])) # (\vga|bit_gen|sprite_f3|state.SPR_LINE~q  & ((\vga|bit_gen|sprite_f3|spr_rom|memory~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|pix [1]),
	.datac(!\vga|bit_gen|sprite_f3|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f3|spr_rom|memory~0_combout ),
	.datae(!\vga|bit_gen|sprite_f3|spr_rom_addr [7]),
	.dataf(!\vga|bit_gen|sprite_f3|state.WAIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Selector24~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Selector24~0 .lut_mask = 64'h303F3F3F000F0F0F;
defparam \vga|bit_gen|sprite_f3|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|pix[1]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f3|pix[1]~feeder_combout  = \vga|bit_gen|sprite_f3|Selector24~0_combout 

	.dataa(!\vga|bit_gen|sprite_f3|Selector24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|pix[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|pix[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|pix[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \vga|bit_gen|sprite_f3|pix[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y67_N41
dffeas \vga|bit_gen|sprite_f3|pix[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|pix[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|pix[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|pix[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|pixel[3]~5 (
// Equation(s):
// \vga|bit_gen|pixel[3]~5_combout  = ( \vga|bit_gen|sprite_f3|pix [1] & ( \vga|bit_gen|sprite_f2|pix [1] & ( (!\vga|bit_gen|sprite_f2|drawing~q ) # (\vga|bit_gen|sprite_f2|pix [3]) ) ) ) # ( !\vga|bit_gen|sprite_f3|pix [1] & ( \vga|bit_gen|sprite_f2|pix [1] 
// & ( (\vga|bit_gen|sprite_f2|pix [3] & (\vga|bit_gen|sprite_f2|drawing~q  & ((!\vga|bit_gen|sprite_f2|pix [0]) # (!\vga|bit_gen|sprite_f2|pix [2])))) ) ) ) # ( \vga|bit_gen|sprite_f3|pix [1] & ( !\vga|bit_gen|sprite_f2|pix [1] & ( 
// (!\vga|bit_gen|sprite_f2|drawing~q ) # (\vga|bit_gen|sprite_f2|pix [3]) ) ) ) # ( !\vga|bit_gen|sprite_f3|pix [1] & ( !\vga|bit_gen|sprite_f2|pix [1] & ( (\vga|bit_gen|sprite_f2|pix [3] & \vga|bit_gen|sprite_f2|drawing~q ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|pix [3]),
	.datab(!\vga|bit_gen|sprite_f2|pix [0]),
	.datac(!\vga|bit_gen|sprite_f2|pix [2]),
	.datad(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datae(!\vga|bit_gen|sprite_f3|pix [1]),
	.dataf(!\vga|bit_gen|sprite_f2|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[3]~5 .extended_lut = "off";
defparam \vga|bit_gen|pixel[3]~5 .lut_mask = 64'h0055FF550054FF55;
defparam \vga|bit_gen|pixel[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|pixel[3]~6 (
// Equation(s):
// \vga|bit_gen|pixel[3]~6_combout  = (!\vga|bit_gen|always1~0_combout  & ((\vga|bit_gen|pixel[3]~5_combout ))) # (\vga|bit_gen|always1~0_combout  & (\vga|bit_gen|sprite_f|pix [0]))

	.dataa(!\vga|bit_gen|always1~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|pix [0]),
	.datad(!\vga|bit_gen|pixel[3]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[3]~6 .extended_lut = "off";
defparam \vga|bit_gen|pixel[3]~6 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \vga|bit_gen|pixel[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|pixel[2]~3 (
// Equation(s):
// \vga|bit_gen|pixel[2]~3_combout  = ( \vga|bit_gen|sprite_f2|pix [2] & ( \vga|bit_gen|sprite_f2|pix [1] & ( ((\vga|bit_gen|sprite_f2|drawing~q  & ((!\vga|bit_gen|sprite_f2|pix [0]) # (!\vga|bit_gen|sprite_f2|pix [3])))) # (\vga|bit_gen|sprite_f3|pix [1]) ) 
// ) ) # ( !\vga|bit_gen|sprite_f2|pix [2] & ( \vga|bit_gen|sprite_f2|pix [1] & ( (!\vga|bit_gen|sprite_f2|drawing~q  & \vga|bit_gen|sprite_f3|pix [1]) ) ) ) # ( \vga|bit_gen|sprite_f2|pix [2] & ( !\vga|bit_gen|sprite_f2|pix [1] & ( 
// (\vga|bit_gen|sprite_f3|pix [1]) # (\vga|bit_gen|sprite_f2|drawing~q ) ) ) ) # ( !\vga|bit_gen|sprite_f2|pix [2] & ( !\vga|bit_gen|sprite_f2|pix [1] & ( (!\vga|bit_gen|sprite_f2|drawing~q  & \vga|bit_gen|sprite_f3|pix [1]) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datab(!\vga|bit_gen|sprite_f2|pix [0]),
	.datac(!\vga|bit_gen|sprite_f2|pix [3]),
	.datad(!\vga|bit_gen|sprite_f3|pix [1]),
	.datae(!\vga|bit_gen|sprite_f2|pix [2]),
	.dataf(!\vga|bit_gen|sprite_f2|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[2]~3 .extended_lut = "off";
defparam \vga|bit_gen|pixel[2]~3 .lut_mask = 64'h00AA55FF00AA54FF;
defparam \vga|bit_gen|pixel[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|pixel[2]~4 (
// Equation(s):
// \vga|bit_gen|pixel[2]~4_combout  = ( \vga|bit_gen|pixel[2]~3_combout  & ( (!\vga|bit_gen|always1~0_combout ) # (\vga|bit_gen|sprite_f|pix [1]) ) ) # ( !\vga|bit_gen|pixel[2]~3_combout  & ( (\vga|bit_gen|always1~0_combout  & \vga|bit_gen|sprite_f|pix [1]) 
// ) )

	.dataa(!\vga|bit_gen|always1~0_combout ),
	.datab(!\vga|bit_gen|sprite_f|pix [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[2]~4 .extended_lut = "off";
defparam \vga|bit_gen|pixel[2]~4 .lut_mask = 64'h11111111BBBBBBBB;
defparam \vga|bit_gen|pixel[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|pixel[1]~1 (
// Equation(s):
// \vga|bit_gen|pixel[1]~1_combout  = ( \vga|bit_gen|sprite_f2|pix [1] & ( \vga|bit_gen|sprite_f2|pix [2] & ( ((\vga|bit_gen|sprite_f2|drawing~q  & ((!\vga|bit_gen|sprite_f2|pix [0]) # (!\vga|bit_gen|sprite_f2|pix [3])))) # (\vga|bit_gen|sprite_f3|pix [1]) ) 
// ) ) # ( !\vga|bit_gen|sprite_f2|pix [1] & ( \vga|bit_gen|sprite_f2|pix [2] & ( (!\vga|bit_gen|sprite_f2|drawing~q  & \vga|bit_gen|sprite_f3|pix [1]) ) ) ) # ( \vga|bit_gen|sprite_f2|pix [1] & ( !\vga|bit_gen|sprite_f2|pix [2] & ( 
// (\vga|bit_gen|sprite_f3|pix [1]) # (\vga|bit_gen|sprite_f2|drawing~q ) ) ) ) # ( !\vga|bit_gen|sprite_f2|pix [1] & ( !\vga|bit_gen|sprite_f2|pix [2] & ( (!\vga|bit_gen|sprite_f2|drawing~q  & \vga|bit_gen|sprite_f3|pix [1]) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datab(!\vga|bit_gen|sprite_f2|pix [0]),
	.datac(!\vga|bit_gen|sprite_f3|pix [1]),
	.datad(!\vga|bit_gen|sprite_f2|pix [3]),
	.datae(!\vga|bit_gen|sprite_f2|pix [1]),
	.dataf(!\vga|bit_gen|sprite_f2|pix [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[1]~1 .extended_lut = "off";
defparam \vga|bit_gen|pixel[1]~1 .lut_mask = 64'h0A0A5F5F0A0A5F4F;
defparam \vga|bit_gen|pixel[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|pixel[1]~2 (
// Equation(s):
// \vga|bit_gen|pixel[1]~2_combout  = ( \vga|bit_gen|pixel[1]~1_combout  & ( (!\vga|bit_gen|always1~0_combout ) # (\vga|bit_gen|sprite_f|pix [1]) ) ) # ( !\vga|bit_gen|pixel[1]~1_combout  & ( (\vga|bit_gen|sprite_f|pix [1] & \vga|bit_gen|always1~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|pix [1]),
	.datac(!\vga|bit_gen|always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[1]~2 .extended_lut = "off";
defparam \vga|bit_gen|pixel[1]~2 .lut_mask = 64'h03030303F3F3F3F3;
defparam \vga|bit_gen|pixel[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N9
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~0 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~0_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[3]~6_combout ) # ((\vga|bit_gen|pixel[0]~0_combout  & !\vga|bit_gen|pixel[2]~4_combout )) ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( 
// ((\vga|bit_gen|pixel[0]~0_combout  & !\vga|bit_gen|pixel[3]~6_combout )) # (\vga|bit_gen|pixel[2]~4_combout ) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(!\vga|bit_gen|pixel[2]~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~0 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~0 .lut_mask = 64'h50FF50FFF5F0F5F0;
defparam \vga|bit_gen|clut_mem|ram~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N10
dffeas \vga|bit_gen|clut_mem|data_out[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|drawing_t1~0 (
// Equation(s):
// \vga|bit_gen|drawing_t1~0_combout  = ( \vga|bit_gen|always1~0_combout  ) # ( !\vga|bit_gen|always1~0_combout  & ( ((!\vga|bit_gen|sprite_f3|pix [1] & \vga|bit_gen|sprite_f3|drawing~q )) # (\vga|bit_gen|always1~1_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f3|pix [1]),
	.datac(!\vga|bit_gen|sprite_f3|drawing~q ),
	.datad(!\vga|bit_gen|always1~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|drawing_t1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|drawing_t1~0 .extended_lut = "off";
defparam \vga|bit_gen|drawing_t1~0 .lut_mask = 64'h0CFF0CFFFFFFFFFF;
defparam \vga|bit_gen|drawing_t1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N25
dffeas \vga|bit_gen|drawing_t1 (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|drawing_t1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|drawing_t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|drawing_t1 .is_wysiwyg = "true";
defparam \vga|bit_gen|drawing_t1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|display_r[4]~0 (
// Equation(s):
// \vga|bit_gen|display_r[4]~0_combout  = (!\vga|bit_gen|drawing_t1~q ) # (\vga|bit_gen|clut_mem|data_out [8])

	.dataa(!\vga|bit_gen|clut_mem|data_out [8]),
	.datab(gnd),
	.datac(!\vga|bit_gen|drawing_t1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[4]~0 .extended_lut = "off";
defparam \vga|bit_gen|display_r[4]~0 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \vga|bit_gen|display_r[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N52
dffeas \vga|bit_gen|vga_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~1 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~1_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( !\vga|bit_gen|pixel[3]~6_combout  ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[0]~0_combout  & ((\vga|bit_gen|pixel[2]~4_combout ))) # 
// (\vga|bit_gen|pixel[0]~0_combout  & (!\vga|bit_gen|pixel[3]~6_combout )) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(!\vga|bit_gen|pixel[2]~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~1 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~1 .lut_mask = 64'h50FA50FAF0F0F0F0;
defparam \vga|bit_gen|clut_mem|ram~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N1
dffeas \vga|bit_gen|clut_mem|data_out[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~1 (
// Equation(s):
// \vga|bit_gen|display_r[5]~1_combout  = (\vga|bit_gen|drawing_t1~q  & \vga|bit_gen|clut_mem|data_out [9])

	.dataa(!\vga|bit_gen|drawing_t1~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|clut_mem|data_out [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~1 .lut_mask = 64'h0505050505050505;
defparam \vga|bit_gen|display_r[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N49
dffeas \vga|bit_gen|vga_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~2 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~2_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( !\vga|bit_gen|pixel[3]~6_combout  ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[0]~0_combout  & (!\vga|bit_gen|pixel[3]~6_combout )) # 
// (\vga|bit_gen|pixel[0]~0_combout  & ((\vga|bit_gen|pixel[2]~4_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(!\vga|bit_gen|pixel[2]~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~2 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~2 .lut_mask = 64'hA0F5A0F5F0F0F0F0;
defparam \vga|bit_gen|clut_mem|ram~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N4
dffeas \vga|bit_gen|clut_mem|data_out[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N9
cyclonev_lcell_comb \vga|bit_gen|display_r[6]~2 (
// Equation(s):
// \vga|bit_gen|display_r[6]~2_combout  = ( \vga|bit_gen|drawing_t1~q  & ( \vga|bit_gen|clut_mem|data_out [10] ) )

	.dataa(!\vga|bit_gen|clut_mem|data_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|drawing_t1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[6]~2 .extended_lut = "off";
defparam \vga|bit_gen|display_r[6]~2 .lut_mask = 64'h0000555500005555;
defparam \vga|bit_gen|display_r[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N10
dffeas \vga|bit_gen|vga_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N21
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~3 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~3_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[3]~6_combout  & ((!\vga|bit_gen|pixel[0]~0_combout ) # (!\vga|bit_gen|pixel[2]~4_combout ))) # (\vga|bit_gen|pixel[3]~6_combout  & 
// ((\vga|bit_gen|pixel[2]~4_combout ))) ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[3]~6_combout  & ((\vga|bit_gen|pixel[2]~4_combout ) # (\vga|bit_gen|pixel[0]~0_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(!\vga|bit_gen|pixel[2]~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~3 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~3 .lut_mask = 64'h50F050F0F0AFF0AF;
defparam \vga|bit_gen|clut_mem|ram~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N22
dffeas \vga|bit_gen|clut_mem|data_out[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|display_r[7]~3 (
// Equation(s):
// \vga|bit_gen|display_r[7]~3_combout  = ( \vga|bit_gen|clut_mem|data_out [11] & ( \vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|drawing_t1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[7]~3 .extended_lut = "off";
defparam \vga|bit_gen|display_r[7]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|bit_gen|display_r[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N34
dffeas \vga|bit_gen|vga_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~4 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~4_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( !\vga|bit_gen|pixel[0]~0_combout  $ (!\vga|bit_gen|pixel[2]~4_combout ) ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[3]~6_combout  & 
// ((!\vga|bit_gen|pixel[2]~4_combout ))) # (\vga|bit_gen|pixel[3]~6_combout  & ((\vga|bit_gen|pixel[2]~4_combout ) # (\vga|bit_gen|pixel[0]~0_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(!\vga|bit_gen|pixel[2]~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \rf|RAM~1600 .extended_lut = "off";
defparam \rf|RAM~1600 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1600 .shared_arith = "off";
=======
defparam \vga|bit_gen|clut_mem|ram~4 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~4 .lut_mask = 64'hF50FF50F55AA55AA;
defparam \vga|bit_gen|clut_mem|ram~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N28
dffeas \vga|bit_gen|clut_mem|data_out[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|display_g[4]~0 (
// Equation(s):
// \vga|bit_gen|display_g[4]~0_combout  = (!\vga|bit_gen|drawing_t1~q ) # (\vga|bit_gen|clut_mem|data_out [4])

	.dataa(!\vga|bit_gen|drawing_t1~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|clut_mem|data_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[4]~0 .extended_lut = "off";
defparam \vga|bit_gen|display_g[4]~0 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \vga|bit_gen|display_g[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N4
dffeas \vga|bit_gen|vga_g[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N39
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~5 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~5_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( (\vga|bit_gen|pixel[2]~4_combout  & ((!\vga|bit_gen|pixel[0]~0_combout ) # (!\vga|bit_gen|pixel[3]~6_combout ))) ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( 
// (!\vga|bit_gen|pixel[0]~0_combout ) # ((\vga|bit_gen|pixel[3]~6_combout  & !\vga|bit_gen|pixel[2]~4_combout )) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(!\vga|bit_gen|pixel[2]~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~5 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~5 .lut_mask = 64'hAFAAAFAA00FA00FA;
defparam \vga|bit_gen|clut_mem|ram~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N40
dffeas \vga|bit_gen|clut_mem|data_out[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|display_g[5]~1 (
// Equation(s):
// \vga|bit_gen|display_g[5]~1_combout  = (!\vga|bit_gen|drawing_t1~q ) # (\vga|bit_gen|clut_mem|data_out [5])

	.dataa(!\vga|bit_gen|drawing_t1~q ),
	.datab(!\vga|bit_gen|clut_mem|data_out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|display_g[5]~1 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \vga|bit_gen|display_g[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N43
dffeas \vga|bit_gen|vga_g[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~6 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~6_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( ((\vga|bit_gen|pixel[0]~0_combout  & !\vga|bit_gen|pixel[3]~6_combout )) # (\vga|bit_gen|pixel[2]~4_combout ) ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( 
// (!\vga|bit_gen|pixel[0]~0_combout  & (\vga|bit_gen|pixel[3]~6_combout  & !\vga|bit_gen|pixel[2]~4_combout )) # (\vga|bit_gen|pixel[0]~0_combout  & (!\vga|bit_gen|pixel[3]~6_combout  & \vga|bit_gen|pixel[2]~4_combout )) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(!\vga|bit_gen|pixel[2]~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~6 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~6 .lut_mask = 64'h0A500A5050FF50FF;
defparam \vga|bit_gen|clut_mem|ram~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N43
dffeas \vga|bit_gen|clut_mem|data_out[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|display_g[6]~2 (
// Equation(s):
// \vga|bit_gen|display_g[6]~2_combout  = ( \vga|bit_gen|drawing_t1~q  & ( \vga|bit_gen|clut_mem|data_out [6] ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|clut_mem|data_out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|drawing_t1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[6]~2 .extended_lut = "off";
defparam \vga|bit_gen|display_g[6]~2 .lut_mask = 64'h0000333300003333;
defparam \vga|bit_gen|display_g[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N26
dffeas \vga|bit_gen|vga_g[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~7 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~7_combout  = ( \vga|bit_gen|pixel[3]~5_combout  & ( \vga|bit_gen|pixel[1]~1_combout  & ( (!\vga|bit_gen|sprite_f|drawing~q  & (((!\vga|bit_gen|pixel[2]~3_combout )))) # (\vga|bit_gen|sprite_f|drawing~q  & 
// ((!\vga|bit_gen|sprite_f|pix [1] & ((\vga|bit_gen|sprite_f|pix [0]))) # (\vga|bit_gen|sprite_f|pix [1] & ((!\vga|bit_gen|pixel[2]~3_combout ) # (!\vga|bit_gen|sprite_f|pix [0]))))) ) ) ) # ( !\vga|bit_gen|pixel[3]~5_combout  & ( 
// \vga|bit_gen|pixel[1]~1_combout  & ( (!\vga|bit_gen|sprite_f|drawing~q  & (((\vga|bit_gen|pixel[2]~3_combout )))) # (\vga|bit_gen|sprite_f|drawing~q  & ((!\vga|bit_gen|sprite_f|pix [1] & ((\vga|bit_gen|sprite_f|pix [0]))) # (\vga|bit_gen|sprite_f|pix [1] 
// & ((!\vga|bit_gen|sprite_f|pix [0]) # (\vga|bit_gen|pixel[2]~3_combout ))))) ) ) ) # ( \vga|bit_gen|pixel[3]~5_combout  & ( !\vga|bit_gen|pixel[1]~1_combout  & ( (!\vga|bit_gen|sprite_f|drawing~q ) # ((\vga|bit_gen|sprite_f|pix [0]) # 
// (\vga|bit_gen|sprite_f|pix [1])) ) ) ) # ( !\vga|bit_gen|pixel[3]~5_combout  & ( !\vga|bit_gen|pixel[1]~1_combout  & ( (!\vga|bit_gen|sprite_f|drawing~q  & (((\vga|bit_gen|pixel[2]~3_combout )))) # (\vga|bit_gen|sprite_f|drawing~q  & 
// ((!\vga|bit_gen|sprite_f|pix [1] & ((\vga|bit_gen|sprite_f|pix [0]))) # (\vga|bit_gen|sprite_f|pix [1] & ((!\vga|bit_gen|sprite_f|pix [0]) # (\vga|bit_gen|pixel[2]~3_combout ))))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|drawing~q ),
	.datab(!\vga|bit_gen|sprite_f|pix [1]),
	.datac(!\vga|bit_gen|pixel[2]~3_combout ),
	.datad(!\vga|bit_gen|sprite_f|pix [0]),
	.datae(!\vga|bit_gen|pixel[3]~5_combout ),
	.dataf(!\vga|bit_gen|pixel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~7 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~7 .lut_mask = 64'h1B4FBBFF1B4FB1F4;
defparam \vga|bit_gen|clut_mem|ram~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N13
dffeas \vga|bit_gen|clut_mem|data_out[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|display_g[7]~3 (
// Equation(s):
// \vga|bit_gen|display_g[7]~3_combout  = ( \vga|bit_gen|clut_mem|data_out [7] & ( \vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[7]~3 .extended_lut = "off";
defparam \vga|bit_gen|display_g[7]~3 .lut_mask = 64'h0000000033333333;
defparam \vga|bit_gen|display_g[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N32
dffeas \vga|bit_gen|vga_g[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~8 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~8_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[0]~0_combout  & (!\vga|bit_gen|pixel[2]~4_combout )) # (\vga|bit_gen|pixel[0]~0_combout  & (\vga|bit_gen|pixel[2]~4_combout  & 
// \vga|bit_gen|pixel[3]~6_combout )) ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( !\vga|bit_gen|pixel[0]~0_combout  $ (!\vga|bit_gen|pixel[3]~6_combout ) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[2]~4_combout ),
	.datad(!\vga|bit_gen|pixel[3]~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~8 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~8 .lut_mask = 64'h55AA55AAA0A5A0A5;
defparam \vga|bit_gen|clut_mem|ram~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N7
dffeas \vga|bit_gen|clut_mem|data_out[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|display_b[4]~0 (
// Equation(s):
// \vga|bit_gen|display_b[4]~0_combout  = ( \vga|bit_gen|drawing_t1~q  & ( \vga|bit_gen|clut_mem|data_out [0] ) ) # ( !\vga|bit_gen|drawing_t1~q  )

	.dataa(gnd),
	.datab(!\vga|bit_gen|clut_mem|data_out [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|drawing_t1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[4]~0 .extended_lut = "off";
defparam \vga|bit_gen|display_b[4]~0 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \vga|bit_gen|display_b[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N58
dffeas \vga|bit_gen|vga_b[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~9 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~9_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( (\vga|bit_gen|pixel[2]~4_combout ) # (\vga|bit_gen|pixel[0]~0_combout ) ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[0]~0_combout  & 
// \vga|bit_gen|pixel[3]~6_combout ) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[2]~4_combout ),
	.datad(!\vga|bit_gen|pixel[3]~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~9 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~9 .lut_mask = 64'h00AA00AA5F5F5F5F;
defparam \vga|bit_gen|clut_mem|ram~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N37
dffeas \vga|bit_gen|clut_mem|data_out[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|display_b[5]~1 (
// Equation(s):
// \vga|bit_gen|display_b[5]~1_combout  = ( \vga|bit_gen|drawing_t1~q  & ( \vga|bit_gen|clut_mem|data_out [1] ) ) # ( !\vga|bit_gen|drawing_t1~q  )

	.dataa(!\vga|bit_gen|clut_mem|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|drawing_t1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|display_b[5]~1 .lut_mask = 64'hFFFF5555FFFF5555;
defparam \vga|bit_gen|display_b[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N37
dffeas \vga|bit_gen|vga_b[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~10 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~10_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[0]~0_combout  & ((!\vga|bit_gen|pixel[2]~4_combout ))) # (\vga|bit_gen|pixel[0]~0_combout  & (\vga|bit_gen|pixel[3]~6_combout  & 
// \vga|bit_gen|pixel[2]~4_combout )) ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( (!\vga|bit_gen|pixel[2]~4_combout  & (\vga|bit_gen|pixel[0]~0_combout )) # (\vga|bit_gen|pixel[2]~4_combout  & ((\vga|bit_gen|pixel[3]~6_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(!\vga|bit_gen|pixel[2]~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~10 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~10 .lut_mask = 64'h550F550FAA05AA05;
defparam \vga|bit_gen|clut_mem|ram~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N46
dffeas \vga|bit_gen|clut_mem|data_out[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|display_b[6]~2 (
// Equation(s):
// \vga|bit_gen|display_b[6]~2_combout  = ( \vga|bit_gen|drawing_t1~q  & ( \vga|bit_gen|clut_mem|data_out [2] ) ) # ( !\vga|bit_gen|drawing_t1~q  )

	.dataa(!\vga|bit_gen|clut_mem|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|drawing_t1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[6]~2 .extended_lut = "off";
defparam \vga|bit_gen|display_b[6]~2 .lut_mask = 64'hFFFF5555FFFF5555;
defparam \vga|bit_gen|display_b[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N34
dffeas \vga|bit_gen|vga_b[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~11 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~11_combout  = ( \vga|bit_gen|pixel[1]~2_combout  & ( (\vga|bit_gen|pixel[3]~6_combout  & (!\vga|bit_gen|pixel[0]~0_combout  $ (!\vga|bit_gen|pixel[2]~4_combout ))) ) ) # ( !\vga|bit_gen|pixel[1]~2_combout  & ( 
// (\vga|bit_gen|pixel[2]~4_combout  & \vga|bit_gen|pixel[3]~6_combout ) ) )

	.dataa(!\vga|bit_gen|pixel[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[2]~4_combout ),
	.datad(!\vga|bit_gen|pixel[3]~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~11 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~11 .lut_mask = 64'h000F000F005A005A;
defparam \vga|bit_gen|clut_mem|ram~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N19
dffeas \vga|bit_gen|clut_mem|data_out[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|display_b[7]~3 (
// Equation(s):
// \vga|bit_gen|display_b[7]~3_combout  = (\vga|bit_gen|drawing_t1~q  & \vga|bit_gen|clut_mem|data_out [3])

	.dataa(!\vga|bit_gen|drawing_t1~q ),
	.datab(!\vga|bit_gen|clut_mem|data_out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[7]~3 .extended_lut = "off";
defparam \vga|bit_gen|display_b[7]~3 .lut_mask = 64'h1111111111111111;
defparam \vga|bit_gen|display_b[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N13
dffeas \vga|bit_gen|vga_b[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[7] .power_up = "low";
>>>>>>> Stashed changes
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \ra1[4]~input (
	.i(ra1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[4]~input_o ));
// synopsys translate_off
defparam \ra1[4]~input .bus_hold = "false";
defparam \ra1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N38
cyclonev_io_ibuf \ra1[3]~input (
	.i(ra1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[3]~input_o ));
// synopsys translate_off
defparam \ra1[3]~input .bus_hold = "false";
defparam \ra1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \ra1[2]~input (
	.i(ra1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[2]~input_o ));
// synopsys translate_off
defparam \ra1[2]~input .bus_hold = "false";
defparam \ra1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \regwrite~input (
	.i(regwrite),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regwrite~input_o ));
// synopsys translate_off
defparam \regwrite~input .bus_hold = "false";
defparam \regwrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \ra1[0]~input (
	.i(ra1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[0]~input_o ));
// synopsys translate_off
defparam \ra1[0]~input .bus_hold = "false";
defparam \ra1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \ra1[1]~input (
	.i(ra1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[1]~input_o ));
// synopsys translate_off
defparam \ra1[1]~input .bus_hold = "false";
defparam \ra1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N0
cyclonev_lcell_comb \rf|RAM~1568 (
// Equation(s):
// \rf|RAM~1568_combout  = ( \ra1[0]~input_o  & ( !\ra1[1]~input_o  & ( (!\ra1[4]~input_o  & (!\ra1[3]~input_o  & (\ra1[2]~input_o  & \regwrite~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\regwrite~input_o ),
	.datae(!\ra1[0]~input_o ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1568 .extended_lut = "off";
defparam \rf|RAM~1568 .lut_mask = 64'h0000000800000000;
defparam \rf|RAM~1568 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N41
dffeas \rf|RAM~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1600_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~80 .is_wysiwyg = "true";
defparam \rf|RAM~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N36
cyclonev_lcell_comb \rf|RAM~1601 (
// Equation(s):
// \rf|RAM~1601_combout  = ( !\alunit|result [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1601 .extended_lut = "off";
defparam \rf|RAM~1601 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N3
cyclonev_lcell_comb \rf|RAM~1571 (
// Equation(s):
// \rf|RAM~1571_combout  = ( \ra1[1]~input_o  & ( !\ra1[0]~input_o  & ( (!\ra1[4]~input_o  & (!\ra1[3]~input_o  & (\regwrite~input_o  & \ra1[2]~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\ra1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1571 .extended_lut = "off";
defparam \rf|RAM~1571 .lut_mask = 64'h0000000800000000;
defparam \rf|RAM~1571 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N38
dffeas \rf|RAM~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1601_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~96 .is_wysiwyg = "true";
defparam \rf|RAM~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N54
cyclonev_lcell_comb \rf|RAM~1569 (
// Equation(s):
// \rf|RAM~1569_combout  = ( \ra1[0]~input_o  & ( !\ra1[3]~input_o  & ( (!\ra1[4]~input_o  & (\regwrite~input_o  & (\ra1[1]~input_o  & \ra1[2]~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[0]~input_o ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1569 .extended_lut = "off";
defparam \rf|RAM~1569 .lut_mask = 64'h0000000200000000;
defparam \rf|RAM~1569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y25_N20
dffeas \rf|RAM~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~112 .is_wysiwyg = "true";
defparam \rf|RAM~112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N54
cyclonev_lcell_comb \rf|RAM~1619 (
// Equation(s):
// \rf|RAM~1619_combout  = !\alunit|result [0]

	.dataa(gnd),
	.datab(!\alunit|result [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1619 .extended_lut = "off";
defparam \rf|RAM~1619 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \rf|RAM~1619 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N48
cyclonev_lcell_comb \rf|RAM~1587 (
// Equation(s):
// \rf|RAM~1587_combout  = ( !\ra1[3]~input_o  & ( \ra1[1]~input_o  & ( (!\ra1[4]~input_o  & (\regwrite~input_o  & (!\ra1[0]~input_o  & !\ra1[2]~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\ra1[0]~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1587 .extended_lut = "off";
defparam \rf|RAM~1587 .lut_mask = 64'h0000000020000000;
defparam \rf|RAM~1587 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N56
dffeas \rf|RAM~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~32 .is_wysiwyg = "true";
defparam \rf|RAM~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N36
cyclonev_lcell_comb \rf|RAM~1585 (
// Equation(s):
// \rf|RAM~1585_combout  = ( !\ra1[4]~input_o  & ( \ra1[1]~input_o  & ( (!\ra1[3]~input_o  & (!\ra1[2]~input_o  & (\ra1[0]~input_o  & \regwrite~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\ra1[0]~input_o ),
	.datad(!\regwrite~input_o ),
	.datae(!\ra1[4]~input_o ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1585 .extended_lut = "off";
defparam \rf|RAM~1585 .lut_mask = 64'h0000000000080000;
defparam \rf|RAM~1585 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y25_N38
dffeas \rf|RAM~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~48 .is_wysiwyg = "true";
defparam \rf|RAM~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N54
cyclonev_lcell_comb \rf|RAM~1618 (
// Equation(s):
// \rf|RAM~1618_combout  = ( !\alunit|result [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|result [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1618 .extended_lut = "off";
defparam \rf|RAM~1618 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \rf|RAM~1618 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N15
cyclonev_lcell_comb \rf|RAM~1584 (
// Equation(s):
// \rf|RAM~1584_combout  = ( !\ra1[2]~input_o  & ( \ra1[0]~input_o  & ( (!\ra1[3]~input_o  & (!\ra1[4]~input_o  & (\regwrite~input_o  & !\ra1[1]~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\ra1[2]~input_o ),
	.dataf(!\ra1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1584 .extended_lut = "off";
defparam \rf|RAM~1584 .lut_mask = 64'h0000000008000000;
defparam \rf|RAM~1584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y25_N56
dffeas \rf|RAM~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1618_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~16 .is_wysiwyg = "true";
defparam \rf|RAM~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N0
cyclonev_lcell_comb \rf|RAM~1586 (
// Equation(s):
// \rf|RAM~1586_combout  = ( !\ra1[4]~input_o  & ( \regwrite~input_o  & ( (!\ra1[1]~input_o  & (!\ra1[2]~input_o  & (!\ra1[3]~input_o  & !\ra1[0]~input_o ))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[4]~input_o ),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1586 .extended_lut = "off";
defparam \rf|RAM~1586 .lut_mask = 64'h0000000080000000;
defparam \rf|RAM~1586 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N2
dffeas \rf|RAM~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~0 .is_wysiwyg = "true";
defparam \rf|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N6
cyclonev_lcell_comb \rf|RAM~1072 (
// Equation(s):
// \rf|RAM~1072_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~0_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~16_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (!\rf|RAM~32_q )) # (\ra2[0]~input_o  & (((\rf|RAM~48_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~32_q ),
	.datad(!\rf|RAM~48_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~16_q ),
	.datag(!\rf|RAM~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1072 .extended_lut = "on";
defparam \rf|RAM~1072 .lut_mask = 64'h3B3B91B3191991B3;
defparam \rf|RAM~1072 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N30
cyclonev_lcell_comb \rf|RAM~64feeder (
// Equation(s):
// \rf|RAM~64feeder_combout  = \alunit|result [0]

	.dataa(gnd),
	.datab(!\alunit|result [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~64feeder .extended_lut = "off";
defparam \rf|RAM~64feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N12
cyclonev_lcell_comb \rf|RAM~1570 (
// Equation(s):
// \rf|RAM~1570_combout  = ( !\ra1[0]~input_o  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & (!\ra1[4]~input_o  & (!\ra1[1]~input_o  & \regwrite~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\regwrite~input_o ),
	.datae(!\ra1[0]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1570 .extended_lut = "off";
defparam \rf|RAM~1570 .lut_mask = 64'h0000000000800000;
defparam \rf|RAM~1570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N31
dffeas \rf|RAM~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~64 .is_wysiwyg = "true";
defparam \rf|RAM~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N48
cyclonev_lcell_comb \rf|RAM~529 (
// Equation(s):
// \rf|RAM~529_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1072_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1072_combout  & ((\rf|RAM~64_q ))) # (\rf|RAM~1072_combout  & (!\rf|RAM~80_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1072_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1072_combout  & (!\rf|RAM~96_q )) # (\rf|RAM~1072_combout  & ((\rf|RAM~112_q )))))) ) )

	.dataa(!\rf|RAM~80_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~96_q ),
	.datad(!\rf|RAM~112_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1072_combout ),
	.datag(!\rf|RAM~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~529 .extended_lut = "on";
defparam \rf|RAM~529 .lut_mask = 64'h03033030EEEECCFF;
defparam \rf|RAM~529 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y26_N48
cyclonev_lcell_comb \rf|RAM~464feeder (
// Equation(s):
// \rf|RAM~464feeder_combout  = ( \alunit|result [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~464feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~464feeder .extended_lut = "off";
defparam \rf|RAM~464feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~464feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N45
cyclonev_lcell_comb \rf|RAM~1580 (
// Equation(s):
// \rf|RAM~1580_combout  = ( !\ra1[1]~input_o  & ( \ra1[3]~input_o  & ( (\ra1[0]~input_o  & (\ra1[4]~input_o  & (\regwrite~input_o  & \ra1[2]~input_o ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1580 .extended_lut = "off";
defparam \rf|RAM~1580 .lut_mask = 64'h0000000000010000;
defparam \rf|RAM~1580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y26_N50
dffeas \rf|RAM~464 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~464 .is_wysiwyg = "true";
defparam \rf|RAM~464 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N24
cyclonev_lcell_comb \rf|RAM~1583 (
// Equation(s):
// \rf|RAM~1583_combout  = ( \regwrite~input_o  & ( !\ra1[0]~input_o  & ( (\ra1[4]~input_o  & (\ra1[1]~input_o  & (\ra1[3]~input_o  & \ra1[2]~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[1]~input_o ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\regwrite~input_o ),
	.dataf(!\ra1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1583 .extended_lut = "off";
defparam \rf|RAM~1583 .lut_mask = 64'h0000000100000000;
defparam \rf|RAM~1583 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N59
dffeas \rf|RAM~480 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~480 .is_wysiwyg = "true";
defparam \rf|RAM~480 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N42
cyclonev_lcell_comb \rf|RAM~1581 (
// Equation(s):
// \rf|RAM~1581_combout  = ( \ra1[1]~input_o  & ( \ra1[0]~input_o  & ( (\ra1[3]~input_o  & (\ra1[4]~input_o  & (\ra1[2]~input_o  & \regwrite~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\regwrite~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\ra1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1581 .extended_lut = "off";
defparam \rf|RAM~1581 .lut_mask = 64'h0000000000000001;
defparam \rf|RAM~1581 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N50
dffeas \rf|RAM~496 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~496 .is_wysiwyg = "true";
defparam \rf|RAM~496 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N42
cyclonev_lcell_comb \rf|RAM~432feeder (
// Equation(s):
// \rf|RAM~432feeder_combout  = \alunit|result [0]

	.dataa(gnd),
	.datab(!\alunit|result [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~432feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~432feeder .extended_lut = "off";
defparam \rf|RAM~432feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~432feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N30
cyclonev_lcell_comb \rf|RAM~1597 (
// Equation(s):
// \rf|RAM~1597_combout  = ( \ra1[4]~input_o  & ( !\ra1[2]~input_o  & ( (\ra1[0]~input_o  & (\ra1[3]~input_o  & (\ra1[1]~input_o  & \regwrite~input_o ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\regwrite~input_o ),
	.datae(!\ra1[4]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1597 .extended_lut = "off";
defparam \rf|RAM~1597 .lut_mask = 64'h0000000100000000;
defparam \rf|RAM~1597 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N44
dffeas \rf|RAM~432 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~432 .is_wysiwyg = "true";
defparam \rf|RAM~432 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N0
cyclonev_lcell_comb \rf|RAM~1599 (
// Equation(s):
// \rf|RAM~1599_combout  = ( \ra1[1]~input_o  & ( \regwrite~input_o  & ( (\ra1[3]~input_o  & (\ra1[4]~input_o  & (!\ra1[2]~input_o  & !\ra1[0]~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1599 .extended_lut = "off";
defparam \rf|RAM~1599 .lut_mask = 64'h0000000000001000;
defparam \rf|RAM~1599 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N20
dffeas \rf|RAM~416 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~416 .is_wysiwyg = "true";
defparam \rf|RAM~416 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y26_N24
cyclonev_lcell_comb \rf|RAM~400feeder (
// Equation(s):
// \rf|RAM~400feeder_combout  = ( \alunit|result [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~400feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~400feeder .extended_lut = "off";
defparam \rf|RAM~400feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~400feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N36
cyclonev_lcell_comb \rf|RAM~1596 (
// Equation(s):
// \rf|RAM~1596_combout  = ( \ra1[4]~input_o  & ( !\ra1[2]~input_o  & ( (\ra1[3]~input_o  & (\ra1[0]~input_o  & (!\ra1[1]~input_o  & \regwrite~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\regwrite~input_o ),
	.datae(!\ra1[4]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1596 .extended_lut = "off";
defparam \rf|RAM~1596 .lut_mask = 64'h0000001000000000;
defparam \rf|RAM~1596 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y26_N26
dffeas \rf|RAM~400 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~400 .is_wysiwyg = "true";
defparam \rf|RAM~400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N36
cyclonev_lcell_comb \rf|RAM~384feeder (
// Equation(s):
// \rf|RAM~384feeder_combout  = \alunit|result [0]

	.dataa(gnd),
	.datab(!\alunit|result [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~384feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~384feeder .extended_lut = "off";
defparam \rf|RAM~384feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~384feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N15
cyclonev_lcell_comb \rf|RAM~1598 (
// Equation(s):
// \rf|RAM~1598_combout  = ( !\ra1[0]~input_o  & ( \ra1[3]~input_o  & ( (\ra1[4]~input_o  & (!\ra1[2]~input_o  & (\regwrite~input_o  & !\ra1[1]~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\ra1[0]~input_o ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1598 .extended_lut = "off";
defparam \rf|RAM~1598 .lut_mask = 64'h0000000004000000;
defparam \rf|RAM~1598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N38
dffeas \rf|RAM~384 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~384feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~384 .is_wysiwyg = "true";
defparam \rf|RAM~384 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y26_N6
cyclonev_lcell_comb \rf|RAM~1084 (
// Equation(s):
// \rf|RAM~1084_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~384_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~400_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~416_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~432_q ))) ) )

	.dataa(!\rf|RAM~432_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~416_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~400_q ),
	.datag(!\rf|RAM~384_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1084 .extended_lut = "on";
defparam \rf|RAM~1084 .lut_mask = 64'h0C331D333F331D33;
defparam \rf|RAM~1084 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y26_N57
cyclonev_lcell_comb \rf|RAM~448feeder (
// Equation(s):
// \rf|RAM~448feeder_combout  = ( \alunit|result [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~448feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~448feeder .extended_lut = "off";
defparam \rf|RAM~448feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~448feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N48
cyclonev_lcell_comb \rf|RAM~1582 (
// Equation(s):
// \rf|RAM~1582_combout  = ( \ra1[4]~input_o  & ( \regwrite~input_o  & ( (!\ra1[0]~input_o  & (\ra1[2]~input_o  & (\ra1[3]~input_o  & !\ra1[1]~input_o ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\ra1[4]~input_o ),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1582 .extended_lut = "off";
defparam \rf|RAM~1582 .lut_mask = 64'h0000000000000200;
defparam \rf|RAM~1582 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y26_N59
dffeas \rf|RAM~448 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~448 .is_wysiwyg = "true";
defparam \rf|RAM~448 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y26_N0
cyclonev_lcell_comb \rf|RAM~541 (
// Equation(s):
// \rf|RAM~541_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1084_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1084_combout  & ((\rf|RAM~448_q ))) # (\rf|RAM~1084_combout  & (\rf|RAM~464_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1084_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1084_combout  & (\rf|RAM~480_q )) # (\rf|RAM~1084_combout  & ((\rf|RAM~496_q )))))) ) )

	.dataa(!\rf|RAM~464_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~480_q ),
	.datad(!\rf|RAM~496_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1084_combout ),
	.datag(!\rf|RAM~448_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~541 .extended_lut = "on";
defparam \rf|RAM~541 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rf|RAM~541 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N33
cyclonev_lcell_comb \rf|RAM~1573 (
// Equation(s):
// \rf|RAM~1573_combout  = ( \ra1[2]~input_o  & ( !\ra1[4]~input_o  & ( (\ra1[0]~input_o  & (\ra1[3]~input_o  & (\regwrite~input_o  & \ra1[1]~input_o ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\ra1[2]~input_o ),
	.dataf(!\ra1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1573 .extended_lut = "off";
defparam \rf|RAM~1573 .lut_mask = 64'h0000000100000000;
defparam \rf|RAM~1573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N29
dffeas \rf|RAM~240 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~240 .is_wysiwyg = "true";
defparam \rf|RAM~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N57
cyclonev_lcell_comb \rf|RAM~1575 (
// Equation(s):
// \rf|RAM~1575_combout  = ( \ra1[3]~input_o  & ( !\ra1[0]~input_o  & ( (!\ra1[4]~input_o  & (\regwrite~input_o  & (\ra1[2]~input_o  & \ra1[1]~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1575 .extended_lut = "off";
defparam \rf|RAM~1575 .lut_mask = 64'h0000000200000000;
defparam \rf|RAM~1575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N20
dffeas \rf|RAM~224 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~224 .is_wysiwyg = "true";
defparam \rf|RAM~224 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N54
cyclonev_lcell_comb \rf|RAM~1589 (
// Equation(s):
// \rf|RAM~1589_combout  = ( !\ra1[4]~input_o  & ( \ra1[3]~input_o  & ( (\ra1[1]~input_o  & (\regwrite~input_o  & (\ra1[0]~input_o  & !\ra1[2]~input_o ))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\ra1[0]~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[4]~input_o ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1589 .extended_lut = "off";
defparam \rf|RAM~1589 .lut_mask = 64'h0000000001000000;
defparam \rf|RAM~1589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N38
dffeas \rf|RAM~176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~176 .is_wysiwyg = "true";
defparam \rf|RAM~176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N36
cyclonev_lcell_comb \rf|RAM~1591 (
// Equation(s):
// \rf|RAM~1591_combout  = ( !\ra1[0]~input_o  & ( \ra1[1]~input_o  & ( (\ra1[3]~input_o  & (\regwrite~input_o  & (!\ra1[2]~input_o  & !\ra1[4]~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\ra1[4]~input_o ),
	.datae(!\ra1[0]~input_o ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1591 .extended_lut = "off";
defparam \rf|RAM~1591 .lut_mask = 64'h0000000010000000;
defparam \rf|RAM~1591 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N20
dffeas \rf|RAM~160 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~160 .is_wysiwyg = "true";
defparam \rf|RAM~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N6
cyclonev_lcell_comb \rf|RAM~1620 (
// Equation(s):
// \rf|RAM~1620_combout  = ( !\alunit|result [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1620 .extended_lut = "off";
defparam \rf|RAM~1620 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1620 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N39
cyclonev_lcell_comb \rf|RAM~1588 (
// Equation(s):
// \rf|RAM~1588_combout  = ( !\ra1[1]~input_o  & ( \ra1[0]~input_o  & ( (\ra1[3]~input_o  & (\regwrite~input_o  & (!\ra1[4]~input_o  & !\ra1[2]~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\ra1[4]~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\ra1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1588 .extended_lut = "off";
defparam \rf|RAM~1588 .lut_mask = 64'h0000000010000000;
defparam \rf|RAM~1588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N8
dffeas \rf|RAM~144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1620_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~144 .is_wysiwyg = "true";
defparam \rf|RAM~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N0
cyclonev_lcell_comb \rf|RAM~1621 (
// Equation(s):
// \rf|RAM~1621_combout  = ( !\alunit|result [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1621 .extended_lut = "off";
defparam \rf|RAM~1621 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1621 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N51
cyclonev_lcell_comb \rf|RAM~1590 (
// Equation(s):
// \rf|RAM~1590_combout  = ( !\ra1[1]~input_o  & ( \ra1[3]~input_o  & ( (!\ra1[4]~input_o  & (\regwrite~input_o  & (!\ra1[2]~input_o  & !\ra1[0]~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1590 .extended_lut = "off";
defparam \rf|RAM~1590 .lut_mask = 64'h0000000020000000;
defparam \rf|RAM~1590 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N2
dffeas \rf|RAM~128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1621_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~128 .is_wysiwyg = "true";
defparam \rf|RAM~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N54
cyclonev_lcell_comb \rf|RAM~1076 (
// Equation(s):
// \rf|RAM~1076_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (!\rf|RAM~128_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~144_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~160_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~176_q ))) ) )

	.dataa(!\rf|RAM~176_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~160_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~144_q ),
	.datag(!\rf|RAM~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1076 .extended_lut = "on";
defparam \rf|RAM~1076 .lut_mask = 64'hF3331D33C0331D33;
defparam \rf|RAM~1076 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N39
cyclonev_lcell_comb \rf|RAM~1572 (
// Equation(s):
// \rf|RAM~1572_combout  = ( \ra1[2]~input_o  & ( !\ra1[4]~input_o  & ( (\ra1[3]~input_o  & (\ra1[0]~input_o  & (\regwrite~input_o  & !\ra1[1]~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\ra1[2]~input_o ),
	.dataf(!\ra1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1572 .extended_lut = "off";
defparam \rf|RAM~1572 .lut_mask = 64'h0000010000000000;
defparam \rf|RAM~1572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N35
dffeas \rf|RAM~208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~208 .is_wysiwyg = "true";
defparam \rf|RAM~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N27
cyclonev_lcell_comb \rf|RAM~192feeder (
// Equation(s):
// \rf|RAM~192feeder_combout  = ( \alunit|result [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~192feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~192feeder .extended_lut = "off";
defparam \rf|RAM~192feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~192feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N18
cyclonev_lcell_comb \rf|RAM~1574 (
// Equation(s):
// \rf|RAM~1574_combout  = ( !\ra1[4]~input_o  & ( \ra1[3]~input_o  & ( (!\ra1[0]~input_o  & (\ra1[2]~input_o  & (!\ra1[1]~input_o  & \regwrite~input_o ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\regwrite~input_o ),
	.datae(!\ra1[4]~input_o ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1574 .extended_lut = "off";
defparam \rf|RAM~1574 .lut_mask = 64'h0000000000200000;
defparam \rf|RAM~1574 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N29
dffeas \rf|RAM~192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~192 .is_wysiwyg = "true";
defparam \rf|RAM~192 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N48
cyclonev_lcell_comb \rf|RAM~533 (
// Equation(s):
// \rf|RAM~533_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & (((\rf|RAM~1076_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1076_combout  & (\rf|RAM~192_q )) # (\rf|RAM~1076_combout  & ((\rf|RAM~208_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1076_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1076_combout  & (((\rf|RAM~224_q )))) # (\rf|RAM~1076_combout  & (\rf|RAM~240_q )))) ) )

	.dataa(!\rf|RAM~240_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~224_q ),
	.datad(!\rf|RAM~1076_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~208_q ),
	.datag(!\rf|RAM~192_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~533 .extended_lut = "on";
defparam \rf|RAM~533 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~533 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N30
cyclonev_lcell_comb \rf|RAM~1576 (
// Equation(s):
// \rf|RAM~1576_combout  = ( \ra1[0]~input_o  & ( !\ra1[1]~input_o  & ( (\ra1[4]~input_o  & (\ra1[2]~input_o  & (!\ra1[3]~input_o  & \regwrite~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\regwrite~input_o ),
	.datae(!\ra1[0]~input_o ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1576 .extended_lut = "off";
defparam \rf|RAM~1576 .lut_mask = 64'h0000001000000000;
defparam \rf|RAM~1576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y23_N20
dffeas \rf|RAM~336 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~336 .is_wysiwyg = "true";
defparam \rf|RAM~336 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N33
cyclonev_lcell_comb \rf|RAM~1579 (
// Equation(s):
// \rf|RAM~1579_combout  = ( \ra1[1]~input_o  & ( !\ra1[0]~input_o  & ( (\ra1[4]~input_o  & (\ra1[2]~input_o  & (\regwrite~input_o  & !\ra1[3]~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[3]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\ra1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1579 .extended_lut = "off";
defparam \rf|RAM~1579 .lut_mask = 64'h0000010000000000;
defparam \rf|RAM~1579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N2
dffeas \rf|RAM~352 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~352 .is_wysiwyg = "true";
defparam \rf|RAM~352 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N42
cyclonev_lcell_comb \rf|RAM~1577 (
// Equation(s):
// \rf|RAM~1577_combout  = ( !\ra1[3]~input_o  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & (\ra1[4]~input_o  & (\ra1[2]~input_o  & \regwrite~input_o ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\regwrite~input_o ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1577 .extended_lut = "off";
defparam \rf|RAM~1577 .lut_mask = 64'h0000000000010000;
defparam \rf|RAM~1577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y24_N38
dffeas \rf|RAM~368 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~368 .is_wysiwyg = "true";
defparam \rf|RAM~368 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N9
cyclonev_lcell_comb \rf|RAM~288feeder (
// Equation(s):
// \rf|RAM~288feeder_combout  = \alunit|result [0]

	.dataa(gnd),
	.datab(!\alunit|result [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~288feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~288feeder .extended_lut = "off";
defparam \rf|RAM~288feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~288feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N57
cyclonev_lcell_comb \rf|RAM~1595 (
// Equation(s):
// \rf|RAM~1595_combout  = ( !\ra1[0]~input_o  & ( !\ra1[3]~input_o  & ( (\ra1[4]~input_o  & (!\ra1[2]~input_o  & (\regwrite~input_o  & \ra1[1]~input_o ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\ra1[0]~input_o ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1595 .extended_lut = "off";
defparam \rf|RAM~1595 .lut_mask = 64'h0004000000000000;
defparam \rf|RAM~1595 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N11
dffeas \rf|RAM~288 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~288 .is_wysiwyg = "true";
defparam \rf|RAM~288 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N57
cyclonev_lcell_comb \rf|RAM~1593 (
// Equation(s):
// \rf|RAM~1593_combout  = ( !\ra1[3]~input_o  & ( \ra1[4]~input_o  & ( (\ra1[1]~input_o  & (\regwrite~input_o  & (!\ra1[2]~input_o  & \ra1[0]~input_o ))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1593 .extended_lut = "off";
defparam \rf|RAM~1593 .lut_mask = 64'h0000000000100000;
defparam \rf|RAM~1593 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y24_N47
dffeas \rf|RAM~304 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~304 .is_wysiwyg = "true";
defparam \rf|RAM~304 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N39
cyclonev_lcell_comb \rf|RAM~1592 (
// Equation(s):
// \rf|RAM~1592_combout  = ( !\ra1[1]~input_o  & ( \ra1[4]~input_o  & ( (!\ra1[3]~input_o  & (!\ra1[2]~input_o  & (\regwrite~input_o  & \ra1[0]~input_o ))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\ra1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1592 .extended_lut = "off";
defparam \rf|RAM~1592 .lut_mask = 64'h0000000000080000;
defparam \rf|RAM~1592 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y24_N50
dffeas \rf|RAM~272 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~272 .is_wysiwyg = "true";
defparam \rf|RAM~272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N6
cyclonev_lcell_comb \rf|RAM~1594 (
// Equation(s):
// \rf|RAM~1594_combout  = ( !\ra1[1]~input_o  & ( \regwrite~input_o  & ( (!\ra1[2]~input_o  & (\ra1[4]~input_o  & (!\ra1[3]~input_o  & !\ra1[0]~input_o ))) ) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1594 .extended_lut = "off";
defparam \rf|RAM~1594 .lut_mask = 64'h0000000020000000;
defparam \rf|RAM~1594 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y24_N53
dffeas \rf|RAM~256 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~256 .is_wysiwyg = "true";
defparam \rf|RAM~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N48
cyclonev_lcell_comb \rf|RAM~1080 (
// Equation(s):
// \rf|RAM~1080_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~256_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~272_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~288_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~304_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~288_q ),
	.datad(!\rf|RAM~304_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~272_q ),
	.datag(!\rf|RAM~256_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1080 .extended_lut = "on";
defparam \rf|RAM~1080 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1080 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N21
cyclonev_lcell_comb \rf|RAM~1578 (
// Equation(s):
// \rf|RAM~1578_combout  = ( !\ra1[3]~input_o  & ( \ra1[4]~input_o  & ( (!\ra1[0]~input_o  & (\ra1[2]~input_o  & (\regwrite~input_o  & !\ra1[1]~input_o ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1578 .extended_lut = "off";
defparam \rf|RAM~1578 .lut_mask = 64'h0000000002000000;
defparam \rf|RAM~1578 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N13
dffeas \rf|RAM~320 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~320 .is_wysiwyg = "true";
defparam \rf|RAM~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N24
cyclonev_lcell_comb \rf|RAM~537 (
// Equation(s):
// \rf|RAM~537_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1080_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1080_combout  & ((\rf|RAM~320_q ))) # (\rf|RAM~1080_combout  & (\rf|RAM~336_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1080_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1080_combout  & (\rf|RAM~352_q )) # (\rf|RAM~1080_combout  & ((\rf|RAM~368_q )))))) ) )

	.dataa(!\rf|RAM~336_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~352_q ),
	.datad(!\rf|RAM~368_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1080_combout ),
	.datag(!\rf|RAM~320_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~537 .extended_lut = "on";
defparam \rf|RAM~537 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rf|RAM~537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N18
cyclonev_lcell_comb \rf|RAM~545 (
// Equation(s):
// \rf|RAM~545_combout  = ( \rf|RAM~533_combout  & ( \rf|RAM~537_combout  & ( (!\ra2[4]~input_o  & (((\rf|RAM~529_combout )) # (\ra2[3]~input_o ))) # (\ra2[4]~input_o  & ((!\ra2[3]~input_o ) # ((\rf|RAM~541_combout )))) ) ) ) # ( !\rf|RAM~533_combout  & ( 
// \rf|RAM~537_combout  & ( (!\ra2[4]~input_o  & (!\ra2[3]~input_o  & (\rf|RAM~529_combout ))) # (\ra2[4]~input_o  & ((!\ra2[3]~input_o ) # ((\rf|RAM~541_combout )))) ) ) ) # ( \rf|RAM~533_combout  & ( !\rf|RAM~537_combout  & ( (!\ra2[4]~input_o  & 
// (((\rf|RAM~529_combout )) # (\ra2[3]~input_o ))) # (\ra2[4]~input_o  & (\ra2[3]~input_o  & ((\rf|RAM~541_combout )))) ) ) ) # ( !\rf|RAM~533_combout  & ( !\rf|RAM~537_combout  & ( (!\ra2[4]~input_o  & (!\ra2[3]~input_o  & (\rf|RAM~529_combout ))) # 
// (\ra2[4]~input_o  & (\ra2[3]~input_o  & ((\rf|RAM~541_combout )))) ) ) )

	.dataa(!\ra2[4]~input_o ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\rf|RAM~529_combout ),
	.datad(!\rf|RAM~541_combout ),
	.datae(!\rf|RAM~533_combout ),
	.dataf(!\rf|RAM~537_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~545 .extended_lut = "off";
defparam \rf|RAM~545 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \rf|RAM~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N45
cyclonev_lcell_comb \rf|rd2[0]~0 (
// Equation(s):
// \rf|rd2[0]~0_combout  = ( \rf|RAM~545_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[0]~0 .extended_lut = "off";
defparam \rf|rd2[0]~0 .lut_mask = 64'h0000000055555555;
defparam \rf|rd2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N24
cyclonev_lcell_comb \rf|WideOr0 (
// Equation(s):
// \rf|WideOr0~combout  = ( \ra1[0]~input_o  & ( \ra1[1]~input_o  ) ) # ( !\ra1[0]~input_o  & ( \ra1[1]~input_o  ) ) # ( \ra1[0]~input_o  & ( !\ra1[1]~input_o  ) ) # ( !\ra1[0]~input_o  & ( !\ra1[1]~input_o  & ( ((\ra1[4]~input_o ) # (\ra1[2]~input_o )) # 
// (\ra1[3]~input_o ) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\ra1[4]~input_o ),
	.datad(gnd),
	.datae(!\ra1[0]~input_o ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|WideOr0 .extended_lut = "off";
defparam \rf|WideOr0 .lut_mask = 64'h7F7FFFFFFFFFFFFF;
defparam \rf|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N0
cyclonev_lcell_comb \rf|RAM~1064 (
// Equation(s):
// \rf|RAM~1064_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~256_q )) # (\ra1[0]~input_o  & (((\rf|RAM~272_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~288_q )) # (\ra1[0]~input_o  & (((\rf|RAM~304_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~288_q ),
	.datad(!\rf|RAM~304_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~272_q ),
	.datag(!\rf|RAM~256_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1064 .extended_lut = "on";
defparam \rf|RAM~1064 .lut_mask = 64'h1919193B3B3B193B;
defparam \rf|RAM~1064 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N36
cyclonev_lcell_comb \rf|RAM~520 (
// Equation(s):
// \rf|RAM~520_combout  = ( !\ra1[1]~input_o  & ( (!\rf|RAM~1064_combout  & (((\rf|RAM~320_q  & (\ra1[2]~input_o ))))) # (\rf|RAM~1064_combout  & ((((!\ra1[2]~input_o ))) # (\rf|RAM~336_q ))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1064_combout  & 
// (((\rf|RAM~352_q  & (\ra1[2]~input_o ))))) # (\rf|RAM~1064_combout  & ((((!\ra1[2]~input_o ) # (\rf|RAM~368_q ))))) ) )

	.dataa(!\rf|RAM~1064_combout ),
	.datab(!\rf|RAM~336_q ),
	.datac(!\rf|RAM~352_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~368_q ),
	.datag(!\rf|RAM~320_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~520 .extended_lut = "on";
defparam \rf|RAM~520 .lut_mask = 64'h551B550A551B555F;
defparam \rf|RAM~520 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N30
cyclonev_lcell_comb \rf|RAM~1056 (
// Equation(s):
// \rf|RAM~1056_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[0]~input_o  & (\rf|RAM~0_q  & (!\ra1[2]~input_o ))) # (\ra1[0]~input_o  & (((!\rf|RAM~16_q ) # (\ra1[2]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (((!\rf|RAM~32_q  & 
// (!\ra1[2]~input_o ))))) # (\ra1[0]~input_o  & ((((\ra1[2]~input_o ))) # (\rf|RAM~48_q ))) ) )

	.dataa(!\rf|RAM~48_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~32_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~16_q ),
	.datag(!\rf|RAM~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1056 .extended_lut = "on";
defparam \rf|RAM~1056 .lut_mask = 64'h3F33D1330C33D133;
defparam \rf|RAM~1056 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N48
cyclonev_lcell_comb \rf|RAM~512 (
// Equation(s):
// \rf|RAM~512_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1056_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1056_combout  & (((\rf|RAM~64_q )))) # (\rf|RAM~1056_combout  & (!\rf|RAM~80_q )))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1056_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1056_combout  & (!\rf|RAM~96_q )) # (\rf|RAM~1056_combout  & ((\rf|RAM~112_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~80_q ),
	.datac(!\rf|RAM~96_q ),
	.datad(!\rf|RAM~1056_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~112_q ),
	.datag(!\rf|RAM~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~512 .extended_lut = "on";
defparam \rf|RAM~512 .lut_mask = 64'h05EE50AA05EE50FF;
defparam \rf|RAM~512 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N36
cyclonev_lcell_comb \rf|RAM~1060 (
// Equation(s):
// \rf|RAM~1060_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (!\rf|RAM~128_q )) # (\ra1[0]~input_o  & ((!\rf|RAM~144_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (((\rf|RAM~160_q )))) # (\ra1[0]~input_o  & (\rf|RAM~176_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~176_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~160_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~144_q ),
	.datag(!\rf|RAM~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1060 .extended_lut = "on";
defparam \rf|RAM~1060 .lut_mask = 64'hC0FF0C77C0330C77;
defparam \rf|RAM~1060 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N36
cyclonev_lcell_comb \rf|RAM~516 (
// Equation(s):
// \rf|RAM~516_combout  = ( !\ra1[1]~input_o  & ( ((!\rf|RAM~1060_combout  & (\rf|RAM~192_q  & (\ra1[2]~input_o ))) # (\rf|RAM~1060_combout  & (((!\ra1[2]~input_o ) # (\rf|RAM~208_q ))))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1060_combout  & 
// (((\rf|RAM~224_q  & (\ra1[2]~input_o ))))) # (\rf|RAM~1060_combout  & ((((!\ra1[2]~input_o ))) # (\rf|RAM~240_q ))) ) )

	.dataa(!\rf|RAM~240_q ),
	.datab(!\rf|RAM~1060_combout ),
	.datac(!\rf|RAM~224_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~208_q ),
	.datag(!\rf|RAM~192_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~516 .extended_lut = "on";
defparam \rf|RAM~516 .lut_mask = 64'h330C331D333F331D;
defparam \rf|RAM~516 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N30
cyclonev_lcell_comb \rf|RAM~1068 (
// Equation(s):
// \rf|RAM~1068_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~384_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~400_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~416_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~432_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~416_q ),
	.datad(!\rf|RAM~432_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~400_q ),
	.datag(!\rf|RAM~384_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1068 .extended_lut = "on";
defparam \rf|RAM~1068 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1068 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N18
cyclonev_lcell_comb \rf|RAM~524 (
// Equation(s):
// \rf|RAM~524_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1068_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1068_combout  & (\rf|RAM~448_q )) # (\rf|RAM~1068_combout  & ((\rf|RAM~464_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1068_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1068_combout  & ((\rf|RAM~480_q ))) # (\rf|RAM~1068_combout  & (\rf|RAM~496_q ))))) ) )

	.dataa(!\rf|RAM~496_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~480_q ),
	.datad(!\rf|RAM~464_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1068_combout ),
	.datag(!\rf|RAM~448_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~524 .extended_lut = "on";
defparam \rf|RAM~524 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rf|RAM~524 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N42
cyclonev_lcell_comb \rf|RAM~528 (
// Equation(s):
// \rf|RAM~528_combout  = ( \rf|RAM~516_combout  & ( \rf|RAM~524_combout  & ( ((!\ra1[4]~input_o  & ((\rf|RAM~512_combout ))) # (\ra1[4]~input_o  & (\rf|RAM~520_combout ))) # (\ra1[3]~input_o ) ) ) ) # ( !\rf|RAM~516_combout  & ( \rf|RAM~524_combout  & ( 
// (!\ra1[3]~input_o  & ((!\ra1[4]~input_o  & ((\rf|RAM~512_combout ))) # (\ra1[4]~input_o  & (\rf|RAM~520_combout )))) # (\ra1[3]~input_o  & (\ra1[4]~input_o )) ) ) ) # ( \rf|RAM~516_combout  & ( !\rf|RAM~524_combout  & ( (!\ra1[3]~input_o  & 
// ((!\ra1[4]~input_o  & ((\rf|RAM~512_combout ))) # (\ra1[4]~input_o  & (\rf|RAM~520_combout )))) # (\ra1[3]~input_o  & (!\ra1[4]~input_o )) ) ) ) # ( !\rf|RAM~516_combout  & ( !\rf|RAM~524_combout  & ( (!\ra1[3]~input_o  & ((!\ra1[4]~input_o  & 
// ((\rf|RAM~512_combout ))) # (\ra1[4]~input_o  & (\rf|RAM~520_combout )))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\rf|RAM~520_combout ),
	.datad(!\rf|RAM~512_combout ),
	.datae(!\rf|RAM~516_combout ),
	.dataf(!\rf|RAM~524_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~528 .extended_lut = "off";
defparam \rf|RAM~528 .lut_mask = 64'h028A46CE139B57DF;
defparam \rf|RAM~528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N6
cyclonev_lcell_comb \alunit|Add1~66 (
// Equation(s):
// \alunit|Add1~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alunit|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~66 .extended_lut = "off";
defparam \alunit|Add1~66 .lut_mask = 64'h000000000000FFFF;
defparam \alunit|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N9
cyclonev_lcell_comb \alunit|Add1~1 (
// Equation(s):
// \alunit|Add1~1_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~528_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~545_combout ) ) + ( \alunit|Add1~66_cout  ))
// \alunit|Add1~2  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~528_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~545_combout ) ) + ( \alunit|Add1~66_cout  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~545_combout ),
	.datad(!\rf|RAM~528_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~1_sumout ),
	.cout(\alunit|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~1 .extended_lut = "off";
defparam \alunit|Add1~1 .lut_mask = 64'h0000050500000033;
defparam \alunit|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N33
cyclonev_lcell_comb \alunit|Mux3~4 (
// Equation(s):
// \alunit|Mux3~4_combout  = ( \rf|rd2[0]~0_combout  & ( \alunit|Add1~1_sumout  & ( !\alucont[0]~input_o  ) ) ) # ( !\rf|rd2[0]~0_combout  & ( \alunit|Add1~1_sumout  & ( (!\alucont[0]~input_o  & !\alucont[1]~input_o ) ) ) ) # ( \rf|rd2[0]~0_combout  & ( 
// !\alunit|Add1~1_sumout  & ( (!\alucont[0]~input_o  & \alucont[1]~input_o ) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alucont[1]~input_o ),
	.datae(!\rf|rd2[0]~0_combout ),
	.dataf(!\alunit|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux3~4 .extended_lut = "off";
defparam \alunit|Mux3~4 .lut_mask = 64'h000000AAAA00AAAA;
defparam \alunit|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N9
cyclonev_lcell_comb \alunit|Mux9~3 (
// Equation(s):
// \alunit|Mux9~3_combout  = ( \alucont[0]~input_o  & ( (\alucont[2]~input_o  & !\alucont[1]~input_o ) ) ) # ( !\alucont[0]~input_o  & ( \alucont[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alucont[2]~input_o ),
	.datad(!\alucont[1]~input_o ),
	.datae(gnd),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~3 .extended_lut = "off";
defparam \alunit|Mux9~3 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \alunit|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N3
cyclonev_lcell_comb \alunit|Mux9~4 (
// Equation(s):
// \alunit|Mux9~4_combout  = (\alucont[2]~input_o  & \alucont[1]~input_o )

	.dataa(!\alucont[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alucont[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~4 .extended_lut = "off";
defparam \alunit|Mux9~4 .lut_mask = 64'h0055005500550055;
defparam \alunit|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N36
cyclonev_lcell_comb \alunit|Mux12~0 (
// Equation(s):
// \alunit|Mux12~0_combout  = ( \alucont[3]~input_o  & ( (!\alucont[2]~input_o  & !\alucont[1]~input_o ) ) )

	.dataa(!\alucont[2]~input_o ),
	.datab(gnd),
	.datac(!\alucont[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alucont[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~0 .extended_lut = "off";
defparam \alunit|Mux12~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \alunit|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N26
dffeas \rf|RAM~468 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~468 .is_wysiwyg = "true";
defparam \rf|RAM~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N58
dffeas \rf|RAM~484 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~484 .is_wysiwyg = "true";
defparam \rf|RAM~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y26_N8
dffeas \rf|RAM~500 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~500 .is_wysiwyg = "true";
defparam \rf|RAM~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y26_N5
dffeas \rf|RAM~420 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~420 .is_wysiwyg = "true";
defparam \rf|RAM~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y26_N44
dffeas \rf|RAM~404 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~404 .is_wysiwyg = "true";
defparam \rf|RAM~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y26_N14
dffeas \rf|RAM~436 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~436 .is_wysiwyg = "true";
defparam \rf|RAM~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y26_N35
dffeas \rf|RAM~388 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~388 .is_wysiwyg = "true";
defparam \rf|RAM~388 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N42
cyclonev_lcell_comb \rf|RAM~1388 (
// Equation(s):
// \rf|RAM~1388_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~388_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~404_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~420_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~436_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~420_q ),
	.datad(!\rf|RAM~404_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~436_q ),
	.datag(!\rf|RAM~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1388 .extended_lut = "on";
defparam \rf|RAM~1388 .lut_mask = 64'h195D1919195D5D5D;
defparam \rf|RAM~1388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y23_N47
dffeas \rf|RAM~452 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~452 .is_wysiwyg = "true";
defparam \rf|RAM~452 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N24
cyclonev_lcell_comb \rf|RAM~864 (
// Equation(s):
// \rf|RAM~864_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1388_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1388_combout  & ((\rf|RAM~452_q ))) # (\rf|RAM~1388_combout  & (\rf|RAM~468_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1388_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1388_combout  & (\rf|RAM~484_q )) # (\rf|RAM~1388_combout  & ((\rf|RAM~500_q )))))) ) )

	.dataa(!\rf|RAM~468_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~484_q ),
	.datad(!\rf|RAM~500_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1388_combout ),
	.datag(!\rf|RAM~452_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~864_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~864 .extended_lut = "on";
defparam \rf|RAM~864 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rf|RAM~864 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y23_N2
dffeas \rf|RAM~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~100 .is_wysiwyg = "true";
defparam \rf|RAM~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N20
dffeas \rf|RAM~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~36 .is_wysiwyg = "true";
defparam \rf|RAM~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N18
cyclonev_lcell_comb \rf|RAM~1627 (
// Equation(s):
// \rf|RAM~1627_combout  = ( !\alunit|result [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1627 .extended_lut = "off";
defparam \rf|RAM~1627 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1627 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y25_N20
dffeas \rf|RAM~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1627_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~52 .is_wysiwyg = "true";
defparam \rf|RAM~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N21
cyclonev_lcell_comb \rf|RAM~1626 (
// Equation(s):
// \rf|RAM~1626_combout  = !\alunit|result [4]

	.dataa(gnd),
	.datab(!\alunit|result [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1626 .extended_lut = "off";
defparam \rf|RAM~1626 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \rf|RAM~1626 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N23
dffeas \rf|RAM~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1626_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~20 .is_wysiwyg = "true";
defparam \rf|RAM~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N38
dffeas \rf|RAM~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~4 .is_wysiwyg = "true";
defparam \rf|RAM~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N36
cyclonev_lcell_comb \rf|RAM~1376 (
// Equation(s):
// \rf|RAM~1376_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~4_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~20_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~36_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~52_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~36_q ),
	.datad(!\rf|RAM~52_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~20_q ),
	.datag(!\rf|RAM~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1376 .extended_lut = "on";
defparam \rf|RAM~1376 .lut_mask = 64'h5D5D5D1919195D19;
defparam \rf|RAM~1376 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y23_N14
dffeas \rf|RAM~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~116 .is_wysiwyg = "true";
defparam \rf|RAM~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N14
dffeas \rf|RAM~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~68 .is_wysiwyg = "true";
defparam \rf|RAM~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N0
cyclonev_lcell_comb \rf|RAM~852 (
// Equation(s):
// \rf|RAM~852_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1376_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1376_combout  & (((\rf|RAM~68_q )))) # (\rf|RAM~1376_combout  & (!\rf|RAM~84_q )))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1376_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1376_combout  & (\rf|RAM~100_q )) # (\rf|RAM~1376_combout  & ((\rf|RAM~116_q )))))) ) )

	.dataa(!\rf|RAM~84_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~100_q ),
	.datad(!\rf|RAM~1376_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~116_q ),
	.datag(!\rf|RAM~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~852_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~852 .extended_lut = "on";
defparam \rf|RAM~852 .lut_mask = 64'h03EE03CC03EE03FF;
defparam \rf|RAM~852 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y22_N29
dffeas \rf|RAM~164 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~164 .is_wysiwyg = "true";
defparam \rf|RAM~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N32
dffeas \rf|RAM~180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~180 .is_wysiwyg = "true";
defparam \rf|RAM~180 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N51
cyclonev_lcell_comb \rf|RAM~1628 (
// Equation(s):
// \rf|RAM~1628_combout  = !\alunit|result [4]

	.dataa(!\alunit|result [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1628 .extended_lut = "off";
defparam \rf|RAM~1628 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \rf|RAM~1628 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y22_N53
dffeas \rf|RAM~148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1628_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~148 .is_wysiwyg = "true";
defparam \rf|RAM~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N42
cyclonev_lcell_comb \rf|RAM~132feeder (
// Equation(s):
// \rf|RAM~132feeder_combout  = ( \alunit|result [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~132feeder .extended_lut = "off";
defparam \rf|RAM~132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N44
dffeas \rf|RAM~132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~132 .is_wysiwyg = "true";
defparam \rf|RAM~132 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N30
cyclonev_lcell_comb \rf|RAM~1380 (
// Equation(s):
// \rf|RAM~1380_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~132_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~148_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~164_q )) # (\ra1[0]~input_o  & (((\rf|RAM~180_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~164_q ),
	.datad(!\rf|RAM~180_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~148_q ),
	.datag(!\rf|RAM~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1380 .extended_lut = "on";
defparam \rf|RAM~1380 .lut_mask = 64'h3B3B193B1919193B;
defparam \rf|RAM~1380 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N5
dffeas \rf|RAM~228 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~228 .is_wysiwyg = "true";
defparam \rf|RAM~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y22_N14
dffeas \rf|RAM~212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~212 .is_wysiwyg = "true";
defparam \rf|RAM~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N14
dffeas \rf|RAM~244 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~244 .is_wysiwyg = "true";
defparam \rf|RAM~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N2
dffeas \rf|RAM~196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~196 .is_wysiwyg = "true";
defparam \rf|RAM~196 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N12
cyclonev_lcell_comb \rf|RAM~856 (
// Equation(s):
// \rf|RAM~856_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & (\rf|RAM~1380_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1380_combout  & (\rf|RAM~196_q )) # (\rf|RAM~1380_combout  & (((\rf|RAM~212_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & (\rf|RAM~1380_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1380_combout  & (\rf|RAM~228_q )) # (\rf|RAM~1380_combout  & (((\rf|RAM~244_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~1380_combout ),
	.datac(!\rf|RAM~228_q ),
	.datad(!\rf|RAM~212_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~244_q ),
	.datag(!\rf|RAM~196_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~856 .extended_lut = "on";
defparam \rf|RAM~856 .lut_mask = 64'h2637262626373737;
defparam \rf|RAM~856 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N21
cyclonev_lcell_comb \rf|RAM~340feeder (
// Equation(s):
// \rf|RAM~340feeder_combout  = ( \alunit|result [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~340feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~340feeder .extended_lut = "off";
defparam \rf|RAM~340feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~340feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y23_N23
dffeas \rf|RAM~340 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~340 .is_wysiwyg = "true";
defparam \rf|RAM~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N35
dffeas \rf|RAM~356 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~356 .is_wysiwyg = "true";
defparam \rf|RAM~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N56
dffeas \rf|RAM~372 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~372 .is_wysiwyg = "true";
defparam \rf|RAM~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N50
dffeas \rf|RAM~292 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~292 .is_wysiwyg = "true";
defparam \rf|RAM~292 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N6
cyclonev_lcell_comb \rf|RAM~276feeder (
// Equation(s):
// \rf|RAM~276feeder_combout  = ( \alunit|result [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~276feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~276feeder .extended_lut = "off";
defparam \rf|RAM~276feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~276feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N8
dffeas \rf|RAM~276 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~276 .is_wysiwyg = "true";
defparam \rf|RAM~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N20
dffeas \rf|RAM~308 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~308 .is_wysiwyg = "true";
defparam \rf|RAM~308 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N57
cyclonev_lcell_comb \rf|RAM~260feeder (
// Equation(s):
// \rf|RAM~260feeder_combout  = ( \alunit|result [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~260feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~260feeder .extended_lut = "off";
defparam \rf|RAM~260feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~260feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N59
dffeas \rf|RAM~260 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~260 .is_wysiwyg = "true";
defparam \rf|RAM~260 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N18
cyclonev_lcell_comb \rf|RAM~1384 (
// Equation(s):
// \rf|RAM~1384_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~260_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~276_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~292_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~308_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~292_q ),
	.datad(!\rf|RAM~276_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~308_q ),
	.datag(!\rf|RAM~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1384 .extended_lut = "on";
defparam \rf|RAM~1384 .lut_mask = 64'h195D1919195D5D5D;
defparam \rf|RAM~1384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N29
dffeas \rf|RAM~324 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~324 .is_wysiwyg = "true";
defparam \rf|RAM~324 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N6
cyclonev_lcell_comb \rf|RAM~860 (
// Equation(s):
// \rf|RAM~860_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1384_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1384_combout  & ((\rf|RAM~324_q ))) # (\rf|RAM~1384_combout  & (\rf|RAM~340_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1384_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1384_combout  & (\rf|RAM~356_q )) # (\rf|RAM~1384_combout  & ((\rf|RAM~372_q )))))) ) )

	.dataa(!\rf|RAM~340_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~356_q ),
	.datad(!\rf|RAM~372_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1384_combout ),
	.datag(!\rf|RAM~324_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~860_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~860 .extended_lut = "on";
defparam \rf|RAM~860 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rf|RAM~860 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N24
cyclonev_lcell_comb \rf|RAM~868 (
// Equation(s):
// \rf|RAM~868_combout  = ( \ra1[4]~input_o  & ( \rf|RAM~860_combout  & ( (!\ra1[3]~input_o ) # (\rf|RAM~864_combout ) ) ) ) # ( !\ra1[4]~input_o  & ( \rf|RAM~860_combout  & ( (!\ra1[3]~input_o  & (\rf|RAM~852_combout )) # (\ra1[3]~input_o  & 
// ((\rf|RAM~856_combout ))) ) ) ) # ( \ra1[4]~input_o  & ( !\rf|RAM~860_combout  & ( (\rf|RAM~864_combout  & \ra1[3]~input_o ) ) ) ) # ( !\ra1[4]~input_o  & ( !\rf|RAM~860_combout  & ( (!\ra1[3]~input_o  & (\rf|RAM~852_combout )) # (\ra1[3]~input_o  & 
// ((\rf|RAM~856_combout ))) ) ) )

	.dataa(!\rf|RAM~864_combout ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\rf|RAM~852_combout ),
	.datad(!\rf|RAM~856_combout ),
	.datae(!\ra1[4]~input_o ),
	.dataf(!\rf|RAM~860_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~868 .extended_lut = "off";
defparam \rf|RAM~868 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \rf|RAM~868 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N45
cyclonev_lcell_comb \alunit|Mux9~0 (
// Equation(s):
// \alunit|Mux9~0_combout  = ( \rf|WideOr1~combout  & ( \rf|RAM~783_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rf|WideOr1~combout ),
	.dataf(!\rf|RAM~783_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~0 .extended_lut = "off";
defparam \alunit|Mux9~0 .lut_mask = 64'h000000000000FFFF;
defparam \alunit|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N45
cyclonev_lcell_comb \rf|RAM~1602 (
// Equation(s):
// \rf|RAM~1602_combout  = !\alunit|result [1]

	.dataa(!\alunit|result [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1602 .extended_lut = "off";
defparam \rf|RAM~1602 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \rf|RAM~1602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y27_N47
dffeas \rf|RAM~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1602_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~81 .is_wysiwyg = "true";
defparam \rf|RAM~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y27_N30
cyclonev_lcell_comb \rf|RAM~97feeder (
// Equation(s):
// \rf|RAM~97feeder_combout  = \alunit|result [1]

	.dataa(gnd),
	.datab(!\alunit|result [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~97feeder .extended_lut = "off";
defparam \rf|RAM~97feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y27_N32
dffeas \rf|RAM~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~97 .is_wysiwyg = "true";
defparam \rf|RAM~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N59
dffeas \rf|RAM~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~33 .is_wysiwyg = "true";
defparam \rf|RAM~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y25_N59
dffeas \rf|RAM~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~17 .is_wysiwyg = "true";
defparam \rf|RAM~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N42
cyclonev_lcell_comb \rf|RAM~1622 (
// Equation(s):
// \rf|RAM~1622_combout  = ( !\alunit|result [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1622 .extended_lut = "off";
defparam \rf|RAM~1622 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1622 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y25_N44
dffeas \rf|RAM~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1622_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~49 .is_wysiwyg = "true";
defparam \rf|RAM~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N5
dffeas \rf|RAM~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~1 .is_wysiwyg = "true";
defparam \rf|RAM~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N12
cyclonev_lcell_comb \rf|RAM~1088 (
// Equation(s):
// \rf|RAM~1088_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~1_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~17_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~33_q ))) # (\ra2[0]~input_o  & ((((!\rf|RAM~49_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~33_q ),
	.datad(!\rf|RAM~17_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~49_q ),
	.datag(!\rf|RAM~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1088 .extended_lut = "on";
defparam \rf|RAM~1088 .lut_mask = 64'h195D5D5D195D1919;
defparam \rf|RAM~1088 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y25_N8
dffeas \rf|RAM~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~113 .is_wysiwyg = "true";
defparam \rf|RAM~113 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N15
cyclonev_lcell_comb \rf|RAM~1603 (
// Equation(s):
// \rf|RAM~1603_combout  = !\alunit|result [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alunit|result [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1603 .extended_lut = "off";
defparam \rf|RAM~1603 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \rf|RAM~1603 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N17
dffeas \rf|RAM~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1603_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~65 .is_wysiwyg = "true";
defparam \rf|RAM~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N6
cyclonev_lcell_comb \rf|RAM~546 (
// Equation(s):
// \rf|RAM~546_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1088_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1088_combout  & (((!\rf|RAM~65_q )))) # (\rf|RAM~1088_combout  & (!\rf|RAM~81_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1088_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1088_combout  & (\rf|RAM~97_q )) # (\rf|RAM~1088_combout  & ((\rf|RAM~113_q )))))) ) )

	.dataa(!\rf|RAM~81_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~97_q ),
	.datad(!\rf|RAM~1088_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~113_q ),
	.datag(!\rf|RAM~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~546 .extended_lut = "on";
defparam \rf|RAM~546 .lut_mask = 64'h30EE03CC30EE03FF;
defparam \rf|RAM~546 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y26_N2
dffeas \rf|RAM~401 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~401 .is_wysiwyg = "true";
defparam \rf|RAM~401 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N24
cyclonev_lcell_comb \rf|RAM~417feeder (
// Equation(s):
// \rf|RAM~417feeder_combout  = \alunit|result [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~417feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~417feeder .extended_lut = "off";
defparam \rf|RAM~417feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~417feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y26_N26
dffeas \rf|RAM~417 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~417 .is_wysiwyg = "true";
defparam \rf|RAM~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y26_N35
dffeas \rf|RAM~433 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~433 .is_wysiwyg = "true";
defparam \rf|RAM~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y26_N35
dffeas \rf|RAM~385 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~385 .is_wysiwyg = "true";
defparam \rf|RAM~385 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N36
cyclonev_lcell_comb \rf|RAM~1100 (
// Equation(s):
// \rf|RAM~1100_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~385_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~401_q ))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~417_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~433_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~401_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~417_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~433_q ),
	.datag(!\rf|RAM~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1100 .extended_lut = "on";
defparam \rf|RAM~1100 .lut_mask = 64'h1D330C331D333F33;
defparam \rf|RAM~1100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N56
dffeas \rf|RAM~481 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~481 .is_wysiwyg = "true";
defparam \rf|RAM~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N38
dffeas \rf|RAM~465 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~465 .is_wysiwyg = "true";
defparam \rf|RAM~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N50
dffeas \rf|RAM~449 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~449 .is_wysiwyg = "true";
defparam \rf|RAM~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N18
cyclonev_lcell_comb \rf|RAM~558 (
// Equation(s):
// \rf|RAM~558_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1100_combout  & (\ra2[2]~input_o  & (\rf|RAM~449_q ))) # (\rf|RAM~1100_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~465_q ))))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1100_combout  & 
// (\ra2[2]~input_o  & (\rf|RAM~481_q ))) # (\rf|RAM~1100_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~497_q ))))) ) )

	.dataa(!\rf|RAM~1100_combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~481_q ),
	.datad(!\rf|RAM~465_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~497_q ),
	.datag(!\rf|RAM~449_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~558 .extended_lut = "on";
defparam \rf|RAM~558 .lut_mask = 64'h4657464646575757;
defparam \rf|RAM~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y22_N11
dffeas \rf|RAM~209 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~209 .is_wysiwyg = "true";
defparam \rf|RAM~209 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N54
cyclonev_lcell_comb \rf|RAM~225feeder (
// Equation(s):
// \rf|RAM~225feeder_combout  = \alunit|result [1]

	.dataa(gnd),
	.datab(!\alunit|result [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~225feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~225feeder .extended_lut = "off";
defparam \rf|RAM~225feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~225feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N55
dffeas \rf|RAM~225 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~225 .is_wysiwyg = "true";
defparam \rf|RAM~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y22_N23
dffeas \rf|RAM~161 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~161 .is_wysiwyg = "true";
defparam \rf|RAM~161 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N54
cyclonev_lcell_comb \rf|RAM~1623 (
// Equation(s):
// \rf|RAM~1623_combout  = ( !\alunit|result [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1623 .extended_lut = "off";
defparam \rf|RAM~1623 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1623 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y22_N56
dffeas \rf|RAM~145 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1623_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~145 .is_wysiwyg = "true";
defparam \rf|RAM~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N41
dffeas \rf|RAM~177 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~177 .is_wysiwyg = "true";
defparam \rf|RAM~177 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N9
cyclonev_lcell_comb \rf|RAM~129feeder (
// Equation(s):
// \rf|RAM~129feeder_combout  = \alunit|result [1]

	.dataa(!\alunit|result [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~129feeder .extended_lut = "off";
defparam \rf|RAM~129feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N11
dffeas \rf|RAM~129 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~129 .is_wysiwyg = "true";
defparam \rf|RAM~129 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N6
cyclonev_lcell_comb \rf|RAM~1092 (
// Equation(s):
// \rf|RAM~1092_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~129_q ))) # (\ra2[0]~input_o  & ((((!\rf|RAM~145_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~161_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~177_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~161_q ),
	.datad(!\rf|RAM~145_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~177_q ),
	.datag(!\rf|RAM~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1092 .extended_lut = "on";
defparam \rf|RAM~1092 .lut_mask = 64'h5D1919195D195D5D;
defparam \rf|RAM~1092 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N48
cyclonev_lcell_comb \rf|RAM~241feeder (
// Equation(s):
// \rf|RAM~241feeder_combout  = ( \alunit|result [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~241feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~241feeder .extended_lut = "off";
defparam \rf|RAM~241feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~241feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y23_N50
dffeas \rf|RAM~241 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~241 .is_wysiwyg = "true";
defparam \rf|RAM~241 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N45
cyclonev_lcell_comb \rf|RAM~193feeder (
// Equation(s):
// \rf|RAM~193feeder_combout  = \alunit|result [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~193feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~193feeder .extended_lut = "off";
defparam \rf|RAM~193feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~193feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N47
dffeas \rf|RAM~193 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~193 .is_wysiwyg = "true";
defparam \rf|RAM~193 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N54
cyclonev_lcell_comb \rf|RAM~550 (
// Equation(s):
// \rf|RAM~550_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1092_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1092_combout  & (((\rf|RAM~193_q )))) # (\rf|RAM~1092_combout  & (\rf|RAM~209_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1092_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1092_combout  & (\rf|RAM~225_q )) # (\rf|RAM~1092_combout  & ((\rf|RAM~241_q )))))) ) )

	.dataa(!\rf|RAM~209_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~225_q ),
	.datad(!\rf|RAM~1092_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~241_q ),
	.datag(!\rf|RAM~193_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~550 .extended_lut = "on";
defparam \rf|RAM~550 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rf|RAM~550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N14
dffeas \rf|RAM~337 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~337 .is_wysiwyg = "true";
defparam \rf|RAM~337 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N39
cyclonev_lcell_comb \rf|RAM~353feeder (
// Equation(s):
// \rf|RAM~353feeder_combout  = \alunit|result [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~353feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~353feeder .extended_lut = "off";
defparam \rf|RAM~353feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~353feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y22_N41
dffeas \rf|RAM~353 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~353 .is_wysiwyg = "true";
defparam \rf|RAM~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N5
dffeas \rf|RAM~305 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~305 .is_wysiwyg = "true";
defparam \rf|RAM~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N35
dffeas \rf|RAM~289 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~289 .is_wysiwyg = "true";
defparam \rf|RAM~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N14
dffeas \rf|RAM~273 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~273 .is_wysiwyg = "true";
defparam \rf|RAM~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N14
dffeas \rf|RAM~257 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~257 .is_wysiwyg = "true";
defparam \rf|RAM~257 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N42
cyclonev_lcell_comb \rf|RAM~1096 (
// Equation(s):
// \rf|RAM~1096_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~257_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~273_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~289_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~305_q ))) ) )

	.dataa(!\rf|RAM~305_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~289_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~273_q ),
	.datag(!\rf|RAM~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1096 .extended_lut = "on";
defparam \rf|RAM~1096 .lut_mask = 64'h0C331D333F331D33;
defparam \rf|RAM~1096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N8
dffeas \rf|RAM~369 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~369 .is_wysiwyg = "true";
defparam \rf|RAM~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y22_N11
dffeas \rf|RAM~321 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~321 .is_wysiwyg = "true";
defparam \rf|RAM~321 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N6
cyclonev_lcell_comb \rf|RAM~554 (
// Equation(s):
// \rf|RAM~554_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1096_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1096_combout  & (((\rf|RAM~321_q )))) # (\rf|RAM~1096_combout  & (\rf|RAM~337_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1096_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1096_combout  & (\rf|RAM~353_q )) # (\rf|RAM~1096_combout  & ((\rf|RAM~369_q )))))) ) )

	.dataa(!\rf|RAM~337_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~353_q ),
	.datad(!\rf|RAM~1096_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~369_q ),
	.datag(!\rf|RAM~321_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~554 .extended_lut = "on";
defparam \rf|RAM~554 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rf|RAM~554 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N36
cyclonev_lcell_comb \rf|RAM~562 (
// Equation(s):
// \rf|RAM~562_combout  = ( \rf|RAM~550_combout  & ( \rf|RAM~554_combout  & ( (!\ra2[3]~input_o  & (((\ra2[4]~input_o )) # (\rf|RAM~546_combout ))) # (\ra2[3]~input_o  & (((!\ra2[4]~input_o ) # (\rf|RAM~558_combout )))) ) ) ) # ( !\rf|RAM~550_combout  & ( 
// \rf|RAM~554_combout  & ( (!\ra2[3]~input_o  & (((\ra2[4]~input_o )) # (\rf|RAM~546_combout ))) # (\ra2[3]~input_o  & (((\ra2[4]~input_o  & \rf|RAM~558_combout )))) ) ) ) # ( \rf|RAM~550_combout  & ( !\rf|RAM~554_combout  & ( (!\ra2[3]~input_o  & 
// (\rf|RAM~546_combout  & (!\ra2[4]~input_o ))) # (\ra2[3]~input_o  & (((!\ra2[4]~input_o ) # (\rf|RAM~558_combout )))) ) ) ) # ( !\rf|RAM~550_combout  & ( !\rf|RAM~554_combout  & ( (!\ra2[3]~input_o  & (\rf|RAM~546_combout  & (!\ra2[4]~input_o ))) # 
// (\ra2[3]~input_o  & (((\ra2[4]~input_o  & \rf|RAM~558_combout )))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\rf|RAM~546_combout ),
	.datac(!\ra2[4]~input_o ),
	.datad(!\rf|RAM~558_combout ),
	.datae(!\rf|RAM~550_combout ),
	.dataf(!\rf|RAM~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~562 .extended_lut = "off";
defparam \rf|RAM~562 .lut_mask = 64'h202570752A2F7A7F;
defparam \rf|RAM~562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N9
cyclonev_lcell_comb \alunit|ShiftLeft0~0 (
// Equation(s):
// \alunit|ShiftLeft0~0_combout  = ( \rf|WideOr0~combout  & ( \rf|RAM~528_combout  & ( (!\rf|WideOr1~combout  & (\rf|RAM~817_combout )) # (\rf|WideOr1~combout  & (!\rf|RAM~562_combout  & ((\rf|RAM~545_combout ) # (\rf|RAM~817_combout )))) ) ) ) # ( 
// \rf|WideOr0~combout  & ( !\rf|RAM~528_combout  & ( (\rf|RAM~817_combout  & ((!\rf|WideOr1~combout ) # ((!\rf|RAM~545_combout  & !\rf|RAM~562_combout )))) ) ) )

	.dataa(!\rf|RAM~817_combout ),
	.datab(!\rf|RAM~545_combout ),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|RAM~562_combout ),
	.datae(!\rf|WideOr0~combout ),
	.dataf(!\rf|RAM~528_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~0 .extended_lut = "off";
defparam \alunit|ShiftLeft0~0 .lut_mask = 64'h0000545000005750;
defparam \alunit|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y27_N27
cyclonev_lcell_comb \alunit|Mux2~0 (
// Equation(s):
// \alunit|Mux2~0_combout  = ( \alunit|always0~1_combout  & ( \alunit|ShiftLeft0~0_combout  & ( (\alunit|Mux3~2_combout  & (\alunit|always0~0_combout  & \alunit|always0~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alunit|Mux3~2_combout ),
	.datac(!\alunit|always0~0_combout ),
	.datad(!\alunit|always0~2_combout ),
	.datae(!\alunit|always0~1_combout ),
	.dataf(!\alunit|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux2~0 .extended_lut = "off";
defparam \alunit|Mux2~0 .lut_mask = 64'h0000000000000003;
defparam \alunit|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N0
cyclonev_lcell_comb \alunit|Add0~1 (
// Equation(s):
// \alunit|Add0~1_sumout  = SUM(( (\rf|WideOr1~combout  & \rf|RAM~545_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~528_combout ) ) + ( !VCC ))
// \alunit|Add0~2  = CARRY(( (\rf|WideOr1~combout  & \rf|RAM~545_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~528_combout ) ) + ( !VCC ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~528_combout ),
	.datad(!\rf|RAM~545_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~1_sumout ),
	.cout(\alunit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~1 .extended_lut = "off";
defparam \alunit|Add0~1 .lut_mask = 64'h0000FAFA00000033;
defparam \alunit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N3
cyclonev_lcell_comb \alunit|Add0~5 (
// Equation(s):
// \alunit|Add0~5_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~817_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~562_combout ) ) + ( \alunit|Add0~2  ))
// \alunit|Add0~6  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~817_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~562_combout ) ) + ( \alunit|Add0~2  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~562_combout ),
	.datad(!\rf|RAM~817_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~5_sumout ),
	.cout(\alunit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~5 .extended_lut = "off";
defparam \alunit|Add0~5 .lut_mask = 64'h0000FCFC00000055;
defparam \alunit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N0
cyclonev_lcell_comb \alunit|Add4~1 (
// Equation(s):
// \alunit|Add4~1_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~528_combout ) ) + ( VCC ) + ( !VCC ))
// \alunit|Add4~2  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~528_combout ) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(gnd),
	.datad(!\rf|RAM~528_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~1_sumout ),
	.cout(\alunit|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~1 .extended_lut = "off";
defparam \alunit|Add4~1 .lut_mask = 64'h0000000000000033;
defparam \alunit|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N3
cyclonev_lcell_comb \alunit|Add4~5 (
// Equation(s):
// \alunit|Add4~5_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~817_combout ) ) + ( GND ) + ( \alunit|Add4~2  ))
// \alunit|Add4~6  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~817_combout ) ) + ( GND ) + ( \alunit|Add4~2  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~817_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~5_sumout ),
	.cout(\alunit|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~5 .extended_lut = "off";
defparam \alunit|Add4~5 .lut_mask = 64'h0000FFFF00000303;
defparam \alunit|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N57
cyclonev_lcell_comb \alunit|Mux2~3 (
// Equation(s):
// \alunit|Mux2~3_combout  = ( \alunit|Add0~5_sumout  & ( \alunit|Add4~5_sumout  & ( ((\alucont[0]~input_o  & \rf|rd1[1]~1_combout )) # (\alucont[1]~input_o ) ) ) ) # ( !\alunit|Add0~5_sumout  & ( \alunit|Add4~5_sumout  & ( (!\alucont[0]~input_o  & 
// ((\alucont[1]~input_o ))) # (\alucont[0]~input_o  & (\rf|rd1[1]~1_combout  & !\alucont[1]~input_o )) ) ) ) # ( \alunit|Add0~5_sumout  & ( !\alunit|Add4~5_sumout  & ( (\alucont[0]~input_o  & ((\alucont[1]~input_o ) # (\rf|rd1[1]~1_combout ))) ) ) ) # ( 
// !\alunit|Add0~5_sumout  & ( !\alunit|Add4~5_sumout  & ( (\alucont[0]~input_o  & (\rf|rd1[1]~1_combout  & !\alucont[1]~input_o )) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(gnd),
	.datac(!\rf|rd1[1]~1_combout ),
	.datad(!\alucont[1]~input_o ),
	.datae(!\alunit|Add0~5_sumout ),
	.dataf(!\alunit|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux2~3 .extended_lut = "off";
defparam \alunit|Mux2~3 .lut_mask = 64'h0500055505AA05FF;
defparam \alunit|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N48
cyclonev_lcell_comb \alunit|Mux2~2 (
// Equation(s):
// \alunit|Mux2~2_combout  = ( \alunit|Add0~5_sumout  & ( \rf|RAM~562_combout  & ( (!\alucont[0]~input_o  & ((!\rf|WideOr1~combout  & (\alucont[1]~input_o  & \rf|rd1[1]~1_combout )) # (\rf|WideOr1~combout  & (!\alucont[1]~input_o  $ (!\rf|rd1[1]~1_combout 
// ))))) # (\alucont[0]~input_o  & (((\rf|rd1[1]~1_combout ) # (\alucont[1]~input_o )) # (\rf|WideOr1~combout ))) ) ) ) # ( !\alunit|Add0~5_sumout  & ( \rf|RAM~562_combout  & ( (!\rf|WideOr1~combout  & (\rf|rd1[1]~1_combout  & (!\alucont[0]~input_o  $ 
// (!\alucont[1]~input_o )))) # (\rf|WideOr1~combout  & (!\alucont[1]~input_o  $ (((!\alucont[0]~input_o  & !\rf|rd1[1]~1_combout ))))) ) ) ) # ( \alunit|Add0~5_sumout  & ( !\rf|RAM~562_combout  & ( (!\alucont[0]~input_o  & (\alucont[1]~input_o  & 
// \rf|rd1[1]~1_combout )) # (\alucont[0]~input_o  & ((\rf|rd1[1]~1_combout ) # (\alucont[1]~input_o ))) ) ) ) # ( !\alunit|Add0~5_sumout  & ( !\rf|RAM~562_combout  & ( (\rf|rd1[1]~1_combout  & (!\alucont[0]~input_o  $ (!\alucont[1]~input_o ))) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\alucont[1]~input_o ),
	.datad(!\rf|rd1[1]~1_combout ),
	.datae(!\alunit|Add0~5_sumout ),
	.dataf(!\rf|RAM~562_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux2~2 .extended_lut = "off";
defparam \alunit|Mux2~2 .lut_mask = 64'h005A055F1278177D;
defparam \alunit|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N12
cyclonev_lcell_comb \alunit|Add1~5 (
// Equation(s):
// \alunit|Add1~5_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~817_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~562_combout ) ) + ( \alunit|Add1~2  ))
// \alunit|Add1~6  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~817_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~562_combout ) ) + ( \alunit|Add1~2  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~562_combout ),
	.datad(!\rf|RAM~817_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~5_sumout ),
	.cout(\alunit|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~5 .extended_lut = "off";
defparam \alunit|Add1~5 .lut_mask = 64'h0000050500000033;
defparam \alunit|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N27
cyclonev_lcell_comb \rf|rd2[1]~1 (
// Equation(s):
// \rf|rd2[1]~1_combout  = (\rf|WideOr1~combout  & \rf|RAM~562_combout )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|RAM~562_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[1]~1 .extended_lut = "off";
defparam \rf|rd2[1]~1 .lut_mask = 64'h0055005500550055;
defparam \rf|rd2[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N0
cyclonev_lcell_comb \alunit|Mux2~1 (
// Equation(s):
// \alunit|Mux2~1_combout  = ( \alunit|Add1~5_sumout  & ( \rf|rd2[1]~1_combout  & ( !\alucont[0]~input_o  ) ) ) # ( !\alunit|Add1~5_sumout  & ( \rf|rd2[1]~1_combout  & ( (!\alucont[0]~input_o  & \alucont[1]~input_o ) ) ) ) # ( \alunit|Add1~5_sumout  & ( 
// !\rf|rd2[1]~1_combout  & ( (!\alucont[0]~input_o  & !\alucont[1]~input_o ) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(gnd),
	.datac(!\alucont[1]~input_o ),
	.datad(gnd),
	.datae(!\alunit|Add1~5_sumout ),
	.dataf(!\rf|rd2[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux2~1 .extended_lut = "off";
defparam \alunit|Mux2~1 .lut_mask = 64'h0000A0A00A0AAAAA;
defparam \alunit|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N18
cyclonev_lcell_comb \alunit|Mux2~4 (
// Equation(s):
// \alunit|Mux2~4_combout  = ( \alunit|Mux2~2_combout  & ( \alunit|Mux2~1_combout  & ( (!\alucont[3]~input_o ) # ((\alunit|Mux2~3_combout  & !\alucont[2]~input_o )) ) ) ) # ( !\alunit|Mux2~2_combout  & ( \alunit|Mux2~1_combout  & ( (!\alucont[2]~input_o  & 
// (\alunit|Mux2~3_combout  & \alucont[3]~input_o )) # (\alucont[2]~input_o  & ((!\alucont[3]~input_o ))) ) ) ) # ( \alunit|Mux2~2_combout  & ( !\alunit|Mux2~1_combout  & ( (!\alucont[2]~input_o  & (((!\alucont[3]~input_o ) # (\alunit|Mux2~3_combout )))) # 
// (\alucont[2]~input_o  & (\alunit|Mux2~0_combout  & ((!\alucont[3]~input_o )))) ) ) ) # ( !\alunit|Mux2~2_combout  & ( !\alunit|Mux2~1_combout  & ( (!\alucont[2]~input_o  & (((\alunit|Mux2~3_combout  & \alucont[3]~input_o )))) # (\alucont[2]~input_o  & 
// (\alunit|Mux2~0_combout  & ((!\alucont[3]~input_o )))) ) ) )

	.dataa(!\alunit|Mux2~0_combout ),
	.datab(!\alunit|Mux2~3_combout ),
	.datac(!\alucont[2]~input_o ),
	.datad(!\alucont[3]~input_o ),
	.datae(!\alunit|Mux2~2_combout ),
	.dataf(!\alunit|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux2~4 .extended_lut = "off";
defparam \alunit|Mux2~4 .lut_mask = 64'h0530F5300F30FF30;
defparam \alunit|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N42
cyclonev_lcell_comb \alunit|result[1] (
// Equation(s):
// \alunit|result [1] = ( \alunit|Mux16~0_combout  & ( \alunit|result [1] ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|Mux2~4_combout  ) )

	.dataa(gnd),
	.datab(!\alunit|Mux2~4_combout ),
	.datac(gnd),
	.datad(!\alunit|result [1]),
	.datae(gnd),
	.dataf(!\alunit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[1] .extended_lut = "off";
defparam \alunit|result[1] .lut_mask = 64'h3333333300FF00FF;
defparam \alunit|result[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y26_N20
dffeas \rf|RAM~497 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~497 .is_wysiwyg = "true";
defparam \rf|RAM~497 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N0
cyclonev_lcell_comb \rf|RAM~1340 (
// Equation(s):
// \rf|RAM~1340_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (((\rf|RAM~385_q )))) # (\ra1[0]~input_o  & (\rf|RAM~401_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~417_q )) # (\ra1[0]~input_o  & ((\rf|RAM~433_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~401_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~417_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~433_q ),
	.datag(!\rf|RAM~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1340 .extended_lut = "on";
defparam \rf|RAM~1340 .lut_mask = 64'h0C770C330C770CFF;
defparam \rf|RAM~1340 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N36
cyclonev_lcell_comb \rf|RAM~813 (
// Equation(s):
// \rf|RAM~813_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1340_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1340_combout  & (\rf|RAM~449_q )) # (\rf|RAM~1340_combout  & ((\rf|RAM~465_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1340_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1340_combout  & (((\rf|RAM~481_q )))) # (\rf|RAM~1340_combout  & (\rf|RAM~497_q )))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~497_q ),
	.datac(!\rf|RAM~481_q ),
	.datad(!\rf|RAM~1340_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~465_q ),
	.datag(!\rf|RAM~449_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~813_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~813 .extended_lut = "on";
defparam \rf|RAM~813 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \rf|RAM~813 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N18
cyclonev_lcell_comb \rf|RAM~1328 (
// Equation(s):
// \rf|RAM~1328_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~1_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~17_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~33_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~49_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~33_q ),
	.datad(!\rf|RAM~49_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~17_q ),
	.datag(!\rf|RAM~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1328 .extended_lut = "on";
defparam \rf|RAM~1328 .lut_mask = 64'h19195D195D5D5D19;
defparam \rf|RAM~1328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y27_N6
cyclonev_lcell_comb \rf|RAM~801 (
// Equation(s):
// \rf|RAM~801_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1328_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1328_combout  & (!\rf|RAM~65_q )) # (\rf|RAM~1328_combout  & ((!\rf|RAM~81_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1328_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1328_combout  & ((\rf|RAM~97_q ))) # (\rf|RAM~1328_combout  & (\rf|RAM~113_q ))))) ) )

	.dataa(!\rf|RAM~113_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~97_q ),
	.datad(!\rf|RAM~81_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1328_combout ),
	.datag(!\rf|RAM~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~801 .extended_lut = "on";
defparam \rf|RAM~801 .lut_mask = 64'h30300303FFCCDDDD;
defparam \rf|RAM~801 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N42
cyclonev_lcell_comb \rf|RAM~1332 (
// Equation(s):
// \rf|RAM~1332_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (((\rf|RAM~129_q  & (!\ra1[2]~input_o ))))) # (\ra1[0]~input_o  & ((!\rf|RAM~145_q ) # (((\ra1[2]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[0]~input_o  & (\rf|RAM~161_q  & 
// (!\ra1[2]~input_o ))) # (\ra1[0]~input_o  & (((\rf|RAM~177_q ) # (\ra1[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~145_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~161_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~177_q ),
	.datag(!\rf|RAM~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1332 .extended_lut = "on";
defparam \rf|RAM~1332 .lut_mask = 64'h2E330C332E333F33;
defparam \rf|RAM~1332 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N0
cyclonev_lcell_comb \rf|RAM~805 (
// Equation(s):
// \rf|RAM~805_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1332_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1332_combout  & (\rf|RAM~193_q )) # (\rf|RAM~1332_combout  & ((\rf|RAM~209_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1332_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1332_combout  & ((\rf|RAM~225_q ))) # (\rf|RAM~1332_combout  & (\rf|RAM~241_q ))))) ) )

	.dataa(!\rf|RAM~241_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~225_q ),
	.datad(!\rf|RAM~209_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1332_combout ),
	.datag(!\rf|RAM~193_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~805 .extended_lut = "on";
defparam \rf|RAM~805 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rf|RAM~805 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N30
cyclonev_lcell_comb \rf|RAM~1336 (
// Equation(s):
// \rf|RAM~1336_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~257_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~273_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~289_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~305_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~289_q ),
	.datad(!\rf|RAM~273_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~305_q ),
	.datag(!\rf|RAM~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1336 .extended_lut = "on";
defparam \rf|RAM~1336 .lut_mask = 64'h195D1919195D5D5D;
defparam \rf|RAM~1336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N3
cyclonev_lcell_comb \rf|RAM~809 (
// Equation(s):
// \rf|RAM~809_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1336_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1336_combout  & ((\rf|RAM~321_q ))) # (\rf|RAM~1336_combout  & (\rf|RAM~337_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1336_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1336_combout  & (\rf|RAM~353_q )) # (\rf|RAM~1336_combout  & ((\rf|RAM~369_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~337_q ),
	.datac(!\rf|RAM~353_q ),
	.datad(!\rf|RAM~369_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1336_combout ),
	.datag(!\rf|RAM~321_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~809_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~809 .extended_lut = "on";
defparam \rf|RAM~809 .lut_mask = 64'h05050505BBBBAAFF;
defparam \rf|RAM~809 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N54
cyclonev_lcell_comb \rf|RAM~817 (
// Equation(s):
// \rf|RAM~817_combout  = ( \rf|RAM~805_combout  & ( \rf|RAM~809_combout  & ( (!\ra1[4]~input_o  & (((\ra1[3]~input_o ) # (\rf|RAM~801_combout )))) # (\ra1[4]~input_o  & (((!\ra1[3]~input_o )) # (\rf|RAM~813_combout ))) ) ) ) # ( !\rf|RAM~805_combout  & ( 
// \rf|RAM~809_combout  & ( (!\ra1[4]~input_o  & (((\rf|RAM~801_combout  & !\ra1[3]~input_o )))) # (\ra1[4]~input_o  & (((!\ra1[3]~input_o )) # (\rf|RAM~813_combout ))) ) ) ) # ( \rf|RAM~805_combout  & ( !\rf|RAM~809_combout  & ( (!\ra1[4]~input_o  & 
// (((\ra1[3]~input_o ) # (\rf|RAM~801_combout )))) # (\ra1[4]~input_o  & (\rf|RAM~813_combout  & ((\ra1[3]~input_o )))) ) ) ) # ( !\rf|RAM~805_combout  & ( !\rf|RAM~809_combout  & ( (!\ra1[4]~input_o  & (((\rf|RAM~801_combout  & !\ra1[3]~input_o )))) # 
// (\ra1[4]~input_o  & (\rf|RAM~813_combout  & ((\ra1[3]~input_o )))) ) ) )

	.dataa(!\rf|RAM~813_combout ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\rf|RAM~801_combout ),
	.datad(!\ra1[3]~input_o ),
	.datae(!\rf|RAM~805_combout ),
	.dataf(!\rf|RAM~809_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~817_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~817 .extended_lut = "off";
defparam \rf|RAM~817 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \rf|RAM~817 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N12
cyclonev_lcell_comb \rf|rd1[1]~1 (
// Equation(s):
// \rf|rd1[1]~1_combout  = ( \rf|RAM~817_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rf|RAM~817_combout ),
	.dataf(!\rf|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[1]~1 .extended_lut = "off";
defparam \rf|rd1[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \rf|rd1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N32
dffeas \rf|RAM~370 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~370 .is_wysiwyg = "true";
defparam \rf|RAM~370 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N30
cyclonev_lcell_comb \rf|RAM~354feeder (
// Equation(s):
// \rf|RAM~354feeder_combout  = ( \alunit|result [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~354feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~354feeder .extended_lut = "off";
defparam \rf|RAM~354feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~354feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y22_N32
dffeas \rf|RAM~354 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~354 .is_wysiwyg = "true";
defparam \rf|RAM~354 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N48
cyclonev_lcell_comb \rf|RAM~338feeder (
// Equation(s):
// \rf|RAM~338feeder_combout  = ( \alunit|result [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~338feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~338feeder .extended_lut = "off";
defparam \rf|RAM~338feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~338feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N50
dffeas \rf|RAM~338 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~338 .is_wysiwyg = "true";
defparam \rf|RAM~338 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N9
cyclonev_lcell_comb \rf|RAM~290feeder (
// Equation(s):
// \rf|RAM~290feeder_combout  = \alunit|result [2]

	.dataa(gnd),
	.datab(!\alunit|result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~290feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~290feeder .extended_lut = "off";
defparam \rf|RAM~290feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~290feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N11
dffeas \rf|RAM~290 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~290 .is_wysiwyg = "true";
defparam \rf|RAM~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N44
dffeas \rf|RAM~306 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~306 .is_wysiwyg = "true";
defparam \rf|RAM~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N20
dffeas \rf|RAM~274 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~274 .is_wysiwyg = "true";
defparam \rf|RAM~274 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N39
cyclonev_lcell_comb \rf|RAM~258feeder (
// Equation(s):
// \rf|RAM~258feeder_combout  = \alunit|result [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~258feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~258feeder .extended_lut = "off";
defparam \rf|RAM~258feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~258feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N40
dffeas \rf|RAM~258 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~258 .is_wysiwyg = "true";
defparam \rf|RAM~258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N18
cyclonev_lcell_comb \rf|RAM~1352 (
// Equation(s):
// \rf|RAM~1352_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~258_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~274_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~290_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~306_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~290_q ),
	.datad(!\rf|RAM~306_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~274_q ),
	.datag(!\rf|RAM~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1352 .extended_lut = "on";
defparam \rf|RAM~1352 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N42
cyclonev_lcell_comb \rf|RAM~322feeder (
// Equation(s):
// \rf|RAM~322feeder_combout  = ( \alunit|result [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~322feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~322feeder .extended_lut = "off";
defparam \rf|RAM~322feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~322feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N44
dffeas \rf|RAM~322 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~322 .is_wysiwyg = "true";
defparam \rf|RAM~322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N57
cyclonev_lcell_comb \rf|RAM~826 (
// Equation(s):
// \rf|RAM~826_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1352_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1352_combout  & (\rf|RAM~322_q )) # (\rf|RAM~1352_combout  & ((\rf|RAM~338_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1352_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1352_combout  & ((\rf|RAM~354_q ))) # (\rf|RAM~1352_combout  & (\rf|RAM~370_q ))))) ) )

	.dataa(!\rf|RAM~370_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~354_q ),
	.datad(!\rf|RAM~338_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1352_combout ),
	.datag(!\rf|RAM~322_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~826_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~826 .extended_lut = "on";
defparam \rf|RAM~826 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rf|RAM~826 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N38
dffeas \rf|RAM~402 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~402 .is_wysiwyg = "true";
defparam \rf|RAM~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N17
dffeas \rf|RAM~418 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~418 .is_wysiwyg = "true";
defparam \rf|RAM~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N8
dffeas \rf|RAM~434 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~434 .is_wysiwyg = "true";
defparam \rf|RAM~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y25_N9
cyclonev_lcell_comb \rf|RAM~386feeder (
// Equation(s):
// \rf|RAM~386feeder_combout  = \alunit|result [2]

	.dataa(gnd),
	.datab(!\alunit|result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~386feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~386feeder .extended_lut = "off";
defparam \rf|RAM~386feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~386feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y25_N11
dffeas \rf|RAM~386 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~386 .is_wysiwyg = "true";
defparam \rf|RAM~386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N36
cyclonev_lcell_comb \rf|RAM~1356 (
// Equation(s):
// \rf|RAM~1356_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (((\rf|RAM~386_q )))) # (\ra1[0]~input_o  & (\rf|RAM~402_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~418_q )) # (\ra1[0]~input_o  & ((\rf|RAM~434_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~402_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~418_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~434_q ),
	.datag(!\rf|RAM~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1356 .extended_lut = "on";
defparam \rf|RAM~1356 .lut_mask = 64'h0C770C330C770CFF;
defparam \rf|RAM~1356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N54
cyclonev_lcell_comb \rf|RAM~482feeder (
// Equation(s):
// \rf|RAM~482feeder_combout  = \alunit|result [2]

	.dataa(gnd),
	.datab(!\alunit|result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~482feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~482feeder .extended_lut = "off";
defparam \rf|RAM~482feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~482feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N56
dffeas \rf|RAM~482 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~482feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~482 .is_wysiwyg = "true";
defparam \rf|RAM~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N14
dffeas \rf|RAM~498 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~498 .is_wysiwyg = "true";
defparam \rf|RAM~498 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N42
cyclonev_lcell_comb \rf|RAM~450feeder (
// Equation(s):
// \rf|RAM~450feeder_combout  = \alunit|result [2]

	.dataa(gnd),
	.datab(!\alunit|result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~450feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~450feeder .extended_lut = "off";
defparam \rf|RAM~450feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~450feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N44
dffeas \rf|RAM~450 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~450 .is_wysiwyg = "true";
defparam \rf|RAM~450 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N27
cyclonev_lcell_comb \rf|RAM~830 (
// Equation(s):
// \rf|RAM~830_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & (\rf|RAM~1356_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1356_combout  & (\rf|RAM~450_q )) # (\rf|RAM~1356_combout  & (((\rf|RAM~466_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & (\rf|RAM~1356_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1356_combout  & (\rf|RAM~482_q )) # (\rf|RAM~1356_combout  & (((\rf|RAM~498_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~1356_combout ),
	.datac(!\rf|RAM~482_q ),
	.datad(!\rf|RAM~466_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~498_q ),
	.datag(!\rf|RAM~450_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~830_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~830 .extended_lut = "on";
defparam \rf|RAM~830 .lut_mask = 64'h2637262626373737;
defparam \rf|RAM~830 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y23_N20
dffeas \rf|RAM~242 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~242 .is_wysiwyg = "true";
defparam \rf|RAM~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N44
dffeas \rf|RAM~226 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~226 .is_wysiwyg = "true";
defparam \rf|RAM~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y23_N26
dffeas \rf|RAM~162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~162 .is_wysiwyg = "true";
defparam \rf|RAM~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N5
dffeas \rf|RAM~178 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~178 .is_wysiwyg = "true";
defparam \rf|RAM~178 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N24
cyclonev_lcell_comb \rf|RAM~1654 (
// Equation(s):
// \rf|RAM~1654_combout  = ( !\alunit|result [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1654 .extended_lut = "off";
defparam \rf|RAM~1654 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1654 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y23_N26
dffeas \rf|RAM~146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1654_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~146 .is_wysiwyg = "true";
defparam \rf|RAM~146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N54
cyclonev_lcell_comb \rf|RAM~1655 (
// Equation(s):
// \rf|RAM~1655_combout  = ( !\alunit|result [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1655 .extended_lut = "off";
defparam \rf|RAM~1655 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1655 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y23_N56
dffeas \rf|RAM~130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1655_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~130 .is_wysiwyg = "true";
defparam \rf|RAM~130 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N42
cyclonev_lcell_comb \rf|RAM~1348 (
// Equation(s):
// \rf|RAM~1348_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (!\rf|RAM~130_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~146_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~162_q )) # (\ra1[0]~input_o  & (((\rf|RAM~178_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~162_q ),
	.datad(!\rf|RAM~178_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~146_q ),
	.datag(!\rf|RAM~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1348 .extended_lut = "on";
defparam \rf|RAM~1348 .lut_mask = 64'hB3B3193B9191193B;
defparam \rf|RAM~1348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N18
cyclonev_lcell_comb \rf|RAM~210feeder (
// Equation(s):
// \rf|RAM~210feeder_combout  = ( \alunit|result [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~210feeder .extended_lut = "off";
defparam \rf|RAM~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y23_N20
dffeas \rf|RAM~210 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~210 .is_wysiwyg = "true";
defparam \rf|RAM~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y23_N53
dffeas \rf|RAM~194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~194 .is_wysiwyg = "true";
defparam \rf|RAM~194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N48
cyclonev_lcell_comb \rf|RAM~822 (
// Equation(s):
// \rf|RAM~822_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1348_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1348_combout  & (\rf|RAM~194_q )) # (\rf|RAM~1348_combout  & ((\rf|RAM~210_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1348_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1348_combout  & (((\rf|RAM~226_q )))) # (\rf|RAM~1348_combout  & (\rf|RAM~242_q )))) ) )

	.dataa(!\rf|RAM~242_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~226_q ),
	.datad(!\rf|RAM~1348_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~210_q ),
	.datag(!\rf|RAM~194_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~822 .extended_lut = "on";
defparam \rf|RAM~822 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~822 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y22_N32
dffeas \rf|RAM~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~114 .is_wysiwyg = "true";
defparam \rf|RAM~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y22_N8
dffeas \rf|RAM~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~98 .is_wysiwyg = "true";
defparam \rf|RAM~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N54
cyclonev_lcell_comb \rf|RAM~1617 (
// Equation(s):
// \rf|RAM~1617_combout  = ( !\alunit|result [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1617 .extended_lut = "off";
defparam \rf|RAM~1617 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y22_N56
dffeas \rf|RAM~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1617_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~82 .is_wysiwyg = "true";
defparam \rf|RAM~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N42
cyclonev_lcell_comb \rf|RAM~1653 (
// Equation(s):
// \rf|RAM~1653_combout  = !\alunit|result [2]

	.dataa(!\alunit|result [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1653 .extended_lut = "off";
defparam \rf|RAM~1653 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \rf|RAM~1653 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y21_N44
dffeas \rf|RAM~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1653_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~34 .is_wysiwyg = "true";
defparam \rf|RAM~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N30
cyclonev_lcell_comb \rf|RAM~1652 (
// Equation(s):
// \rf|RAM~1652_combout  = !\alunit|result [2]

	.dataa(gnd),
	.datab(!\alunit|result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1652 .extended_lut = "off";
defparam \rf|RAM~1652 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \rf|RAM~1652 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y24_N32
dffeas \rf|RAM~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1652_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~50 .is_wysiwyg = "true";
defparam \rf|RAM~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N24
cyclonev_lcell_comb \rf|RAM~1651 (
// Equation(s):
// \rf|RAM~1651_combout  = !\alunit|result [2]

	.dataa(gnd),
	.datab(!\alunit|result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1651 .extended_lut = "off";
defparam \rf|RAM~1651 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \rf|RAM~1651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y24_N26
dffeas \rf|RAM~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1651_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~18 .is_wysiwyg = "true";
defparam \rf|RAM~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N54
cyclonev_lcell_comb \rf|RAM~2feeder (
// Equation(s):
// \rf|RAM~2feeder_combout  = \alunit|result [2]

	.dataa(gnd),
	.datab(!\alunit|result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~2feeder .extended_lut = "off";
defparam \rf|RAM~2feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y24_N56
dffeas \rf|RAM~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~2 .is_wysiwyg = "true";
defparam \rf|RAM~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N0
cyclonev_lcell_comb \rf|RAM~1344 (
// Equation(s):
// \rf|RAM~1344_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~2_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~18_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (!\rf|RAM~34_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~50_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~34_q ),
	.datad(!\rf|RAM~50_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~18_q ),
	.datag(!\rf|RAM~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1344 .extended_lut = "on";
defparam \rf|RAM~1344 .lut_mask = 64'h5D5DD5911919D591;
defparam \rf|RAM~1344 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N36
cyclonev_lcell_comb \rf|RAM~66feeder (
// Equation(s):
// \rf|RAM~66feeder_combout  = \alunit|result [2]

	.dataa(gnd),
	.datab(!\alunit|result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~66feeder .extended_lut = "off";
defparam \rf|RAM~66feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y22_N38
dffeas \rf|RAM~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~66 .is_wysiwyg = "true";
defparam \rf|RAM~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N6
cyclonev_lcell_comb \rf|RAM~818 (
// Equation(s):
// \rf|RAM~818_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1344_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1344_combout  & (\rf|RAM~66_q )) # (\rf|RAM~1344_combout  & ((!\rf|RAM~82_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1344_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1344_combout  & ((\rf|RAM~98_q ))) # (\rf|RAM~1344_combout  & (\rf|RAM~114_q ))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~114_q ),
	.datac(!\rf|RAM~98_q ),
	.datad(!\rf|RAM~82_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1344_combout ),
	.datag(!\rf|RAM~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~818 .extended_lut = "on";
defparam \rf|RAM~818 .lut_mask = 64'h05050505FFAABBBB;
defparam \rf|RAM~818 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N12
cyclonev_lcell_comb \rf|RAM~834 (
// Equation(s):
// \rf|RAM~834_combout  = ( \rf|RAM~822_combout  & ( \rf|RAM~818_combout  & ( (!\ra1[4]~input_o ) # ((!\ra1[3]~input_o  & (\rf|RAM~826_combout )) # (\ra1[3]~input_o  & ((\rf|RAM~830_combout )))) ) ) ) # ( !\rf|RAM~822_combout  & ( \rf|RAM~818_combout  & ( 
// (!\ra1[3]~input_o  & (((!\ra1[4]~input_o )) # (\rf|RAM~826_combout ))) # (\ra1[3]~input_o  & (((\ra1[4]~input_o  & \rf|RAM~830_combout )))) ) ) ) # ( \rf|RAM~822_combout  & ( !\rf|RAM~818_combout  & ( (!\ra1[3]~input_o  & (\rf|RAM~826_combout  & 
// (\ra1[4]~input_o ))) # (\ra1[3]~input_o  & (((!\ra1[4]~input_o ) # (\rf|RAM~830_combout )))) ) ) ) # ( !\rf|RAM~822_combout  & ( !\rf|RAM~818_combout  & ( (\ra1[4]~input_o  & ((!\ra1[3]~input_o  & (\rf|RAM~826_combout )) # (\ra1[3]~input_o  & 
// ((\rf|RAM~830_combout ))))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\rf|RAM~826_combout ),
	.datac(!\ra1[4]~input_o ),
	.datad(!\rf|RAM~830_combout ),
	.datae(!\rf|RAM~822_combout ),
	.dataf(!\rf|RAM~818_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~834_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~834 .extended_lut = "off";
defparam \rf|RAM~834 .lut_mask = 64'h02075257A2A7F2F7;
defparam \rf|RAM~834 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N57
cyclonev_lcell_comb \rf|rd1[2]~2 (
// Equation(s):
// \rf|rd1[2]~2_combout  = ( \rf|WideOr0~combout  & ( \rf|RAM~834_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rf|WideOr0~combout ),
	.dataf(!\rf|RAM~834_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[2]~2 .extended_lut = "off";
defparam \rf|rd1[2]~2 .lut_mask = 64'h000000000000FFFF;
defparam \rf|rd1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N51
cyclonev_lcell_comb \rf|RAM~355feeder (
// Equation(s):
// \rf|RAM~355feeder_combout  = \alunit|result [3]

	.dataa(!\alunit|result [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~355feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~355feeder .extended_lut = "off";
defparam \rf|RAM~355feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~355feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y22_N53
dffeas \rf|RAM~355 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~355 .is_wysiwyg = "true";
defparam \rf|RAM~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N44
dffeas \rf|RAM~371 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~371 .is_wysiwyg = "true";
defparam \rf|RAM~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N2
dffeas \rf|RAM~291 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~291 .is_wysiwyg = "true";
defparam \rf|RAM~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y19_N14
dffeas \rf|RAM~275 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~275 .is_wysiwyg = "true";
defparam \rf|RAM~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N26
dffeas \rf|RAM~307 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~307 .is_wysiwyg = "true";
defparam \rf|RAM~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N54
cyclonev_lcell_comb \rf|RAM~259feeder (
// Equation(s):
// \rf|RAM~259feeder_combout  = \alunit|result [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~259feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~259feeder .extended_lut = "off";
defparam \rf|RAM~259feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~259feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N55
dffeas \rf|RAM~259 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~259 .is_wysiwyg = "true";
defparam \rf|RAM~259 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N48
cyclonev_lcell_comb \rf|RAM~1368 (
// Equation(s):
// \rf|RAM~1368_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~259_q )) # (\ra1[0]~input_o  & (((\rf|RAM~275_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~291_q )) # (\ra1[0]~input_o  & (((\rf|RAM~307_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~291_q ),
	.datad(!\rf|RAM~275_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~307_q ),
	.datag(!\rf|RAM~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1368 .extended_lut = "on";
defparam \rf|RAM~1368 .lut_mask = 64'h193B1919193B3B3B;
defparam \rf|RAM~1368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N3
cyclonev_lcell_comb \rf|RAM~323feeder (
// Equation(s):
// \rf|RAM~323feeder_combout  = \alunit|result [3]

	.dataa(!\alunit|result [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~323feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~323feeder .extended_lut = "off";
defparam \rf|RAM~323feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~323feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y22_N5
dffeas \rf|RAM~323 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~323feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~323 .is_wysiwyg = "true";
defparam \rf|RAM~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N0
cyclonev_lcell_comb \rf|RAM~843 (
// Equation(s):
// \rf|RAM~843_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1368_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1368_combout  & ((\rf|RAM~323_q ))) # (\rf|RAM~1368_combout  & (\rf|RAM~339_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1368_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1368_combout  & (\rf|RAM~355_q )) # (\rf|RAM~1368_combout  & ((\rf|RAM~371_q )))))) ) )

	.dataa(!\rf|RAM~339_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~355_q ),
	.datad(!\rf|RAM~371_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1368_combout ),
	.datag(!\rf|RAM~323_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~843_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~843 .extended_lut = "on";
defparam \rf|RAM~843 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rf|RAM~843 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y23_N11
dffeas \rf|RAM~243 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~243 .is_wysiwyg = "true";
defparam \rf|RAM~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N32
dffeas \rf|RAM~211 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~211 .is_wysiwyg = "true";
defparam \rf|RAM~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N26
dffeas \rf|RAM~227 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~227 .is_wysiwyg = "true";
defparam \rf|RAM~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N20
dffeas \rf|RAM~163 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~163 .is_wysiwyg = "true";
defparam \rf|RAM~163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N33
cyclonev_lcell_comb \rf|RAM~1650 (
// Equation(s):
// \rf|RAM~1650_combout  = ( !\alunit|result [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|result [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1650 .extended_lut = "off";
defparam \rf|RAM~1650 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \rf|RAM~1650 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N35
dffeas \rf|RAM~147 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~147 .is_wysiwyg = "true";
defparam \rf|RAM~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y23_N56
dffeas \rf|RAM~179 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~179 .is_wysiwyg = "true";
defparam \rf|RAM~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N2
dffeas \rf|RAM~131 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~131 .is_wysiwyg = "true";
defparam \rf|RAM~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N18
cyclonev_lcell_comb \rf|RAM~1364 (
// Equation(s):
// \rf|RAM~1364_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~131_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~147_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~163_q )) # (\ra1[0]~input_o  & (((\rf|RAM~179_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~163_q ),
	.datad(!\rf|RAM~147_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~179_q ),
	.datag(!\rf|RAM~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1364 .extended_lut = "on";
defparam \rf|RAM~1364 .lut_mask = 64'h3B1919193B193B3B;
defparam \rf|RAM~1364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N0
cyclonev_lcell_comb \rf|RAM~195feeder (
// Equation(s):
// \rf|RAM~195feeder_combout  = ( \alunit|result [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~195feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~195feeder .extended_lut = "off";
defparam \rf|RAM~195feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~195feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y22_N1
dffeas \rf|RAM~195 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~195 .is_wysiwyg = "true";
defparam \rf|RAM~195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N30
cyclonev_lcell_comb \rf|RAM~839 (
// Equation(s):
// \rf|RAM~839_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1364_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1364_combout  & ((\rf|RAM~195_q ))) # (\rf|RAM~1364_combout  & (\rf|RAM~211_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1364_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1364_combout  & ((\rf|RAM~227_q ))) # (\rf|RAM~1364_combout  & (\rf|RAM~243_q ))))) ) )

	.dataa(!\rf|RAM~243_q ),
	.datab(!\rf|RAM~211_q ),
	.datac(!\rf|RAM~227_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1364_combout ),
	.datag(!\rf|RAM~195_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~839_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~839 .extended_lut = "on";
defparam \rf|RAM~839 .lut_mask = 64'h000F000FFF33FF55;
defparam \rf|RAM~839 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y19_N23
dffeas \rf|RAM~467 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~467 .is_wysiwyg = "true";
defparam \rf|RAM~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N29
dffeas \rf|RAM~483 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~483 .is_wysiwyg = "true";
defparam \rf|RAM~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N8
dffeas \rf|RAM~499 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~499 .is_wysiwyg = "true";
defparam \rf|RAM~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N11
dffeas \rf|RAM~419 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~419 .is_wysiwyg = "true";
defparam \rf|RAM~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N44
dffeas \rf|RAM~435 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~435 .is_wysiwyg = "true";
defparam \rf|RAM~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N26
dffeas \rf|RAM~403 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~403 .is_wysiwyg = "true";
defparam \rf|RAM~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N29
dffeas \rf|RAM~387 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~387 .is_wysiwyg = "true";
defparam \rf|RAM~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N24
cyclonev_lcell_comb \rf|RAM~1372 (
// Equation(s):
// \rf|RAM~1372_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~387_q )) # (\ra1[0]~input_o  & (((\rf|RAM~403_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~419_q )) # (\ra1[0]~input_o  & (((\rf|RAM~435_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~419_q ),
	.datad(!\rf|RAM~435_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~403_q ),
	.datag(!\rf|RAM~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1372 .extended_lut = "on";
defparam \rf|RAM~1372 .lut_mask = 64'h1919193B3B3B193B;
defparam \rf|RAM~1372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y19_N56
dffeas \rf|RAM~451 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~451 .is_wysiwyg = "true";
defparam \rf|RAM~451 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N48
cyclonev_lcell_comb \rf|RAM~847 (
// Equation(s):
// \rf|RAM~847_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1372_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1372_combout  & ((\rf|RAM~451_q ))) # (\rf|RAM~1372_combout  & (\rf|RAM~467_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1372_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1372_combout  & (\rf|RAM~483_q )) # (\rf|RAM~1372_combout  & ((\rf|RAM~499_q )))))) ) )

	.dataa(!\rf|RAM~467_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~483_q ),
	.datad(!\rf|RAM~499_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1372_combout ),
	.datag(!\rf|RAM~451_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~847_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~847 .extended_lut = "on";
defparam \rf|RAM~847 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rf|RAM~847 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N2
dffeas \rf|RAM~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~35 .is_wysiwyg = "true";
defparam \rf|RAM~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N12
cyclonev_lcell_comb \rf|RAM~1649 (
// Equation(s):
// \rf|RAM~1649_combout  = ( !\alunit|result [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1649 .extended_lut = "off";
defparam \rf|RAM~1649 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1649 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y21_N14
dffeas \rf|RAM~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~51 .is_wysiwyg = "true";
defparam \rf|RAM~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N17
dffeas \rf|RAM~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~19 .is_wysiwyg = "true";
defparam \rf|RAM~19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N9
cyclonev_lcell_comb \rf|RAM~3feeder (
// Equation(s):
// \rf|RAM~3feeder_combout  = \alunit|result [3]

	.dataa(gnd),
	.datab(!\alunit|result [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~3feeder .extended_lut = "off";
defparam \rf|RAM~3feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y21_N10
dffeas \rf|RAM~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~3 .is_wysiwyg = "true";
defparam \rf|RAM~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N24
cyclonev_lcell_comb \rf|RAM~1360 (
// Equation(s):
// \rf|RAM~1360_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~3_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~19_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~35_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~51_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~35_q ),
	.datad(!\rf|RAM~51_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~19_q ),
	.datag(!\rf|RAM~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1360 .extended_lut = "on";
defparam \rf|RAM~1360 .lut_mask = 64'h19195D195D5D5D19;
defparam \rf|RAM~1360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N8
dffeas \rf|RAM~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~99 .is_wysiwyg = "true";
defparam \rf|RAM~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y23_N44
dffeas \rf|RAM~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~115 .is_wysiwyg = "true";
defparam \rf|RAM~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N33
cyclonev_lcell_comb \rf|RAM~1616 (
// Equation(s):
// \rf|RAM~1616_combout  = ( !\alunit|result [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1616 .extended_lut = "off";
defparam \rf|RAM~1616 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1616 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N35
dffeas \rf|RAM~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1616_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~83 .is_wysiwyg = "true";
defparam \rf|RAM~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y23_N44
dffeas \rf|RAM~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~67 .is_wysiwyg = "true";
defparam \rf|RAM~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N6
cyclonev_lcell_comb \rf|RAM~835 (
// Equation(s):
// \rf|RAM~835_combout  = ( !\ra1[1]~input_o  & ( (!\rf|RAM~1360_combout  & (\ra1[2]~input_o  & (\rf|RAM~67_q ))) # (\rf|RAM~1360_combout  & ((!\ra1[2]~input_o ) # (((!\rf|RAM~83_q ))))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1360_combout  & (\ra1[2]~input_o 
//  & (\rf|RAM~99_q ))) # (\rf|RAM~1360_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~115_q ))))) ) )

	.dataa(!\rf|RAM~1360_combout ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~99_q ),
	.datad(!\rf|RAM~115_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~83_q ),
	.datag(!\rf|RAM~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~835_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~835 .extended_lut = "on";
defparam \rf|RAM~835 .lut_mask = 64'h5757465746464657;
defparam \rf|RAM~835 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N12
cyclonev_lcell_comb \rf|RAM~851 (
// Equation(s):
// \rf|RAM~851_combout  = ( \rf|RAM~847_combout  & ( \rf|RAM~835_combout  & ( (!\ra1[4]~input_o  & ((!\ra1[3]~input_o ) # ((\rf|RAM~839_combout )))) # (\ra1[4]~input_o  & (((\rf|RAM~843_combout )) # (\ra1[3]~input_o ))) ) ) ) # ( !\rf|RAM~847_combout  & ( 
// \rf|RAM~835_combout  & ( (!\ra1[4]~input_o  & ((!\ra1[3]~input_o ) # ((\rf|RAM~839_combout )))) # (\ra1[4]~input_o  & (!\ra1[3]~input_o  & (\rf|RAM~843_combout ))) ) ) ) # ( \rf|RAM~847_combout  & ( !\rf|RAM~835_combout  & ( (!\ra1[4]~input_o  & 
// (\ra1[3]~input_o  & ((\rf|RAM~839_combout )))) # (\ra1[4]~input_o  & (((\rf|RAM~843_combout )) # (\ra1[3]~input_o ))) ) ) ) # ( !\rf|RAM~847_combout  & ( !\rf|RAM~835_combout  & ( (!\ra1[4]~input_o  & (\ra1[3]~input_o  & ((\rf|RAM~839_combout )))) # 
// (\ra1[4]~input_o  & (!\ra1[3]~input_o  & (\rf|RAM~843_combout ))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\rf|RAM~843_combout ),
	.datad(!\rf|RAM~839_combout ),
	.datae(!\rf|RAM~847_combout ),
	.dataf(!\rf|RAM~835_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~851_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~851 .extended_lut = "off";
defparam \rf|RAM~851 .lut_mask = 64'h042615378CAE9DBF;
defparam \rf|RAM~851 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N3
cyclonev_lcell_comb \rf|rd1[3]~3 (
// Equation(s):
// \rf|rd1[3]~3_combout  = ( \rf|WideOr0~combout  & ( \rf|RAM~851_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rf|WideOr0~combout ),
	.dataf(!\rf|RAM~851_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[3]~3 .extended_lut = "off";
defparam \rf|rd1[3]~3 .lut_mask = 64'h000000000000FFFF;
defparam \rf|rd1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N15
cyclonev_lcell_comb \rf|rd1[0]~0 (
// Equation(s):
// \rf|rd1[0]~0_combout  = (\rf|RAM~528_combout  & \rf|WideOr0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|RAM~528_combout ),
	.datad(!\rf|WideOr0~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[0]~0 .extended_lut = "off";
defparam \rf|rd1[0]~0 .lut_mask = 64'h000F000F000F000F;
defparam \rf|rd1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N24
cyclonev_lcell_comb \alunit|ShiftLeft0~3 (
// Equation(s):
// \alunit|ShiftLeft0~3_combout  = ( \rf|rd2[0]~0_combout  & ( \rf|rd1[0]~0_combout  & ( (\rf|rd2[1]~1_combout ) # (\rf|rd1[2]~2_combout ) ) ) ) # ( !\rf|rd2[0]~0_combout  & ( \rf|rd1[0]~0_combout  & ( (!\rf|rd2[1]~1_combout  & ((\rf|rd1[3]~3_combout ))) # 
// (\rf|rd2[1]~1_combout  & (\rf|rd1[1]~1_combout )) ) ) ) # ( \rf|rd2[0]~0_combout  & ( !\rf|rd1[0]~0_combout  & ( (\rf|rd1[2]~2_combout  & !\rf|rd2[1]~1_combout ) ) ) ) # ( !\rf|rd2[0]~0_combout  & ( !\rf|rd1[0]~0_combout  & ( (!\rf|rd2[1]~1_combout  & 
// ((\rf|rd1[3]~3_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd1[1]~1_combout )) ) ) )

	.dataa(!\rf|rd1[1]~1_combout ),
	.datab(!\rf|rd1[2]~2_combout ),
	.datac(!\rf|rd2[1]~1_combout ),
	.datad(!\rf|rd1[3]~3_combout ),
	.datae(!\rf|rd2[0]~0_combout ),
	.dataf(!\rf|rd1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~3 .extended_lut = "off";
defparam \alunit|ShiftLeft0~3 .lut_mask = 64'h05F5303005F53F3F;
defparam \alunit|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N15
cyclonev_lcell_comb \alunit|Add1~9 (
// Equation(s):
// \alunit|Add1~9_sumout  = SUM(( (!\rf|WideOr1~combout ) # (!\rf|RAM~800_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~834_combout ) ) + ( \alunit|Add1~6  ))
// \alunit|Add1~10  = CARRY(( (!\rf|WideOr1~combout ) # (!\rf|RAM~800_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~834_combout ) ) + ( \alunit|Add1~6  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~834_combout ),
	.datad(!\rf|RAM~800_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~9_sumout ),
	.cout(\alunit|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~9 .extended_lut = "off";
defparam \alunit|Add1~9 .lut_mask = 64'h0000FCFC0000FFAA;
defparam \alunit|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N18
cyclonev_lcell_comb \alunit|Add1~13 (
// Equation(s):
// \alunit|Add1~13_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~851_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~783_combout ) ) + ( \alunit|Add1~10  ))
// \alunit|Add1~14  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~851_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~783_combout ) ) + ( \alunit|Add1~10  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~783_combout ),
	.datad(!\rf|RAM~851_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~13_sumout ),
	.cout(\alunit|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~13 .extended_lut = "off";
defparam \alunit|Add1~13 .lut_mask = 64'h0000050500000033;
defparam \alunit|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N54
cyclonev_lcell_comb \alunit|Mux3~6 (
// Equation(s):
// \alunit|Mux3~6_combout  = ( \alunit|always0~2_combout  & ( \alunit|Mux3~2_combout  & ( (\alunit|always0~0_combout  & \alunit|always0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|always0~0_combout ),
	.datad(!\alunit|always0~1_combout ),
	.datae(!\alunit|always0~2_combout ),
	.dataf(!\alunit|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux3~6 .extended_lut = "off";
defparam \alunit|Mux3~6 .lut_mask = 64'h000000000000000F;
defparam \alunit|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N30
cyclonev_lcell_comb \alunit|Mux0~0 (
// Equation(s):
// \alunit|Mux0~0_combout  = ( \alunit|Add1~13_sumout  & ( \alunit|Mux3~6_combout  & ( ((!\alucont[0]~input_o  & ((!\alucont[1]~input_o ) # (\alunit|Mux9~0_combout )))) # (\alunit|ShiftLeft0~3_combout ) ) ) ) # ( !\alunit|Add1~13_sumout  & ( 
// \alunit|Mux3~6_combout  & ( ((\alucont[1]~input_o  & (!\alucont[0]~input_o  & \alunit|Mux9~0_combout ))) # (\alunit|ShiftLeft0~3_combout ) ) ) ) # ( \alunit|Add1~13_sumout  & ( !\alunit|Mux3~6_combout  & ( (!\alucont[0]~input_o  & ((!\alucont[1]~input_o ) 
// # (\alunit|Mux9~0_combout ))) ) ) ) # ( !\alunit|Add1~13_sumout  & ( !\alunit|Mux3~6_combout  & ( (\alucont[1]~input_o  & (!\alucont[0]~input_o  & \alunit|Mux9~0_combout )) ) ) )

	.dataa(!\alucont[1]~input_o ),
	.datab(!\alucont[0]~input_o ),
	.datac(!\alunit|Mux9~0_combout ),
	.datad(!\alunit|ShiftLeft0~3_combout ),
	.datae(!\alunit|Add1~13_sumout ),
	.dataf(!\alunit|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux0~0 .extended_lut = "off";
defparam \alunit|Mux0~0 .lut_mask = 64'h04048C8C04FF8CFF;
defparam \alunit|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N6
cyclonev_lcell_comb \alunit|Add4~9 (
// Equation(s):
// \alunit|Add4~9_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~834_combout ) ) + ( GND ) + ( \alunit|Add4~6  ))
// \alunit|Add4~10  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~834_combout ) ) + ( GND ) + ( \alunit|Add4~6  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(gnd),
	.datad(!\rf|RAM~834_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~9_sumout ),
	.cout(\alunit|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~9 .extended_lut = "off";
defparam \alunit|Add4~9 .lut_mask = 64'h0000FFFF00000033;
defparam \alunit|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N9
cyclonev_lcell_comb \alunit|Add4~13 (
// Equation(s):
// \alunit|Add4~13_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~851_combout ) ) + ( GND ) + ( \alunit|Add4~10  ))
// \alunit|Add4~14  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~851_combout ) ) + ( GND ) + ( \alunit|Add4~10  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~851_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~13_sumout ),
	.cout(\alunit|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~13 .extended_lut = "off";
defparam \alunit|Add4~13 .lut_mask = 64'h0000FFFF00000303;
defparam \alunit|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N6
cyclonev_lcell_comb \alunit|Add0~9 (
// Equation(s):
// \alunit|Add0~9_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~834_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~800_combout ) ) + ( \alunit|Add0~6  ))
// \alunit|Add0~10  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~834_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~800_combout ) ) + ( \alunit|Add0~6  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~800_combout ),
	.datad(!\rf|RAM~834_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~9_sumout ),
	.cout(\alunit|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~9 .extended_lut = "off";
defparam \alunit|Add0~9 .lut_mask = 64'h0000FCFC00000055;
defparam \alunit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N9
cyclonev_lcell_comb \alunit|Add0~13 (
// Equation(s):
// \alunit|Add0~13_sumout  = SUM(( (\rf|WideOr1~combout  & \rf|RAM~783_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~851_combout ) ) + ( \alunit|Add0~10  ))
// \alunit|Add0~14  = CARRY(( (\rf|WideOr1~combout  & \rf|RAM~783_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~851_combout ) ) + ( \alunit|Add0~10  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~851_combout ),
	.datad(!\rf|RAM~783_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~13_sumout ),
	.cout(\alunit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~13 .extended_lut = "off";
defparam \alunit|Add0~13 .lut_mask = 64'h0000FAFA00000033;
defparam \alunit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N39
cyclonev_lcell_comb \alunit|Mux0~2 (
// Equation(s):
// \alunit|Mux0~2_combout  = ( \alunit|Add0~13_sumout  & ( (!\alucont[1]~input_o  & (\alucont[0]~input_o  & (\rf|rd1[3]~3_combout ))) # (\alucont[1]~input_o  & (((\alunit|Add4~13_sumout )) # (\alucont[0]~input_o ))) ) ) # ( !\alunit|Add0~13_sumout  & ( 
// (!\alucont[1]~input_o  & (\alucont[0]~input_o  & (\rf|rd1[3]~3_combout ))) # (\alucont[1]~input_o  & (!\alucont[0]~input_o  & ((\alunit|Add4~13_sumout )))) ) )

	.dataa(!\alucont[1]~input_o ),
	.datab(!\alucont[0]~input_o ),
	.datac(!\rf|rd1[3]~3_combout ),
	.datad(!\alunit|Add4~13_sumout ),
	.datae(gnd),
	.dataf(!\alunit|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux0~2 .extended_lut = "off";
defparam \alunit|Mux0~2 .lut_mask = 64'h0246024613571357;
defparam \alunit|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N6
cyclonev_lcell_comb \alunit|Mux0~1 (
// Equation(s):
// \alunit|Mux0~1_combout  = ( \rf|RAM~783_combout  & ( \alunit|Add0~13_sumout  & ( (!\alucont[1]~input_o  & ((!\alucont[0]~input_o  & (\rf|WideOr1~combout  & \rf|rd1[3]~3_combout )) # (\alucont[0]~input_o  & ((\rf|rd1[3]~3_combout ) # (\rf|WideOr1~combout 
// ))))) # (\alucont[1]~input_o  & ((!\rf|WideOr1~combout  $ (!\rf|rd1[3]~3_combout )) # (\alucont[0]~input_o ))) ) ) ) # ( !\rf|RAM~783_combout  & ( \alunit|Add0~13_sumout  & ( (!\alucont[1]~input_o  & (\alucont[0]~input_o  & \rf|rd1[3]~3_combout )) # 
// (\alucont[1]~input_o  & ((\rf|rd1[3]~3_combout ) # (\alucont[0]~input_o ))) ) ) ) # ( \rf|RAM~783_combout  & ( !\alunit|Add0~13_sumout  & ( (!\rf|WideOr1~combout  & (\rf|rd1[3]~3_combout  & (!\alucont[1]~input_o  $ (!\alucont[0]~input_o )))) # 
// (\rf|WideOr1~combout  & (!\alucont[1]~input_o  $ (((!\alucont[0]~input_o  & !\rf|rd1[3]~3_combout ))))) ) ) ) # ( !\rf|RAM~783_combout  & ( !\alunit|Add0~13_sumout  & ( (\rf|rd1[3]~3_combout  & (!\alucont[1]~input_o  $ (!\alucont[0]~input_o ))) ) ) )

	.dataa(!\alucont[1]~input_o ),
	.datab(!\alucont[0]~input_o ),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|rd1[3]~3_combout ),
	.datae(!\rf|RAM~783_combout ),
	.dataf(!\alunit|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux0~1 .extended_lut = "off";
defparam \alunit|Mux0~1 .lut_mask = 64'h0066066A1177177B;
defparam \alunit|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N45
cyclonev_lcell_comb \alunit|Mux0~3 (
// Equation(s):
// \alunit|Mux0~3_combout  = ( \alucont[3]~input_o  & ( \alunit|Mux0~1_combout  & ( (\alunit|Mux0~2_combout  & !\alucont[2]~input_o ) ) ) ) # ( !\alucont[3]~input_o  & ( \alunit|Mux0~1_combout  & ( (!\alucont[2]~input_o ) # (\alunit|Mux0~0_combout ) ) ) ) # 
// ( \alucont[3]~input_o  & ( !\alunit|Mux0~1_combout  & ( (\alunit|Mux0~2_combout  & !\alucont[2]~input_o ) ) ) ) # ( !\alucont[3]~input_o  & ( !\alunit|Mux0~1_combout  & ( (\alunit|Mux0~0_combout  & \alucont[2]~input_o ) ) ) )

	.dataa(!\alunit|Mux0~0_combout ),
	.datab(!\alunit|Mux0~2_combout ),
	.datac(gnd),
	.datad(!\alucont[2]~input_o ),
	.datae(!\alucont[3]~input_o ),
	.dataf(!\alunit|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux0~3 .extended_lut = "off";
defparam \alunit|Mux0~3 .lut_mask = 64'h00553300FF553300;
defparam \alunit|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N36
cyclonev_lcell_comb \alunit|result[3] (
// Equation(s):
// \alunit|result [3] = ( \alunit|Mux16~0_combout  & ( \alunit|result [3] ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|Mux0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [3]),
	.datad(!\alunit|Mux0~3_combout ),
	.datae(gnd),
	.dataf(!\alunit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[3] .extended_lut = "off";
defparam \alunit|result[3] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \alunit|result[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y19_N38
dffeas \rf|RAM~339 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~339 .is_wysiwyg = "true";
defparam \rf|RAM~339 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N24
cyclonev_lcell_comb \rf|RAM~1304 (
// Equation(s):
// \rf|RAM~1304_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~259_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~275_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~291_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~307_q ))) ) )

	.dataa(!\rf|RAM~307_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~291_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~275_q ),
	.datag(!\rf|RAM~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1304 .extended_lut = "on";
defparam \rf|RAM~1304 .lut_mask = 64'h0C331D333F331D33;
defparam \rf|RAM~1304 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N42
cyclonev_lcell_comb \rf|RAM~775 (
// Equation(s):
// \rf|RAM~775_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1304_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1304_combout  & (((\rf|RAM~323_q )))) # (\rf|RAM~1304_combout  & (\rf|RAM~339_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1304_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1304_combout  & (\rf|RAM~355_q )) # (\rf|RAM~1304_combout  & ((\rf|RAM~371_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~339_q ),
	.datac(!\rf|RAM~355_q ),
	.datad(!\rf|RAM~1304_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~371_q ),
	.datag(!\rf|RAM~323_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~775 .extended_lut = "on";
defparam \rf|RAM~775 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~775 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N48
cyclonev_lcell_comb \rf|RAM~1308 (
// Equation(s):
// \rf|RAM~1308_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~387_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~403_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~419_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~435_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~419_q ),
	.datad(!\rf|RAM~435_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~403_q ),
	.datag(!\rf|RAM~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1308 .extended_lut = "on";
defparam \rf|RAM~1308 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N6
cyclonev_lcell_comb \rf|RAM~779 (
// Equation(s):
// \rf|RAM~779_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1308_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1308_combout  & ((\rf|RAM~451_q ))) # (\rf|RAM~1308_combout  & (\rf|RAM~467_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1308_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1308_combout  & (\rf|RAM~483_q )) # (\rf|RAM~1308_combout  & ((\rf|RAM~499_q )))))) ) )

	.dataa(!\rf|RAM~467_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~483_q ),
	.datad(!\rf|RAM~499_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1308_combout ),
	.datag(!\rf|RAM~451_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~779 .extended_lut = "on";
defparam \rf|RAM~779 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rf|RAM~779 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N18
cyclonev_lcell_comb \rf|RAM~1296 (
// Equation(s):
// \rf|RAM~1296_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~3_q )) # (\ra2[0]~input_o  & (((\rf|RAM~19_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~35_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~51_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~35_q ),
	.datad(!\rf|RAM~19_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~51_q ),
	.datag(!\rf|RAM~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1296 .extended_lut = "on";
defparam \rf|RAM~1296 .lut_mask = 64'h193B3B3B193B1919;
defparam \rf|RAM~1296 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N36
cyclonev_lcell_comb \rf|RAM~767 (
// Equation(s):
// \rf|RAM~767_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1296_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1296_combout  & (\rf|RAM~67_q )) # (\rf|RAM~1296_combout  & ((!\rf|RAM~83_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1296_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1296_combout  & ((\rf|RAM~99_q ))) # (\rf|RAM~1296_combout  & (\rf|RAM~115_q ))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~115_q ),
	.datac(!\rf|RAM~99_q ),
	.datad(!\rf|RAM~83_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1296_combout ),
	.datag(!\rf|RAM~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~767 .extended_lut = "on";
defparam \rf|RAM~767 .lut_mask = 64'h05050505FFAABBBB;
defparam \rf|RAM~767 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N24
cyclonev_lcell_comb \rf|RAM~1300 (
// Equation(s):
// \rf|RAM~1300_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~131_q ))) # (\ra2[0]~input_o  & ((((!\rf|RAM~147_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~163_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~179_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~163_q ),
	.datad(!\rf|RAM~147_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~179_q ),
	.datag(!\rf|RAM~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1300 .extended_lut = "on";
defparam \rf|RAM~1300 .lut_mask = 64'h5D1919195D195D5D;
defparam \rf|RAM~1300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N30
cyclonev_lcell_comb \rf|RAM~771 (
// Equation(s):
// \rf|RAM~771_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & (((\rf|RAM~1300_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1300_combout  & ((\rf|RAM~195_q ))) # (\rf|RAM~1300_combout  & (\rf|RAM~211_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1300_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1300_combout  & ((\rf|RAM~227_q ))) # (\rf|RAM~1300_combout  & (\rf|RAM~243_q ))))) ) )

	.dataa(!\rf|RAM~211_q ),
	.datab(!\rf|RAM~243_q ),
	.datac(!\rf|RAM~227_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1300_combout ),
	.datag(!\rf|RAM~195_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~771 .extended_lut = "on";
defparam \rf|RAM~771 .lut_mask = 64'h000F000FFF55FF33;
defparam \rf|RAM~771 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N48
cyclonev_lcell_comb \rf|RAM~783 (
// Equation(s):
// \rf|RAM~783_combout  = ( \rf|RAM~767_combout  & ( \rf|RAM~771_combout  & ( (!\ra2[4]~input_o ) # ((!\ra2[3]~input_o  & (\rf|RAM~775_combout )) # (\ra2[3]~input_o  & ((\rf|RAM~779_combout )))) ) ) ) # ( !\rf|RAM~767_combout  & ( \rf|RAM~771_combout  & ( 
// (!\ra2[4]~input_o  & (((\ra2[3]~input_o )))) # (\ra2[4]~input_o  & ((!\ra2[3]~input_o  & (\rf|RAM~775_combout )) # (\ra2[3]~input_o  & ((\rf|RAM~779_combout ))))) ) ) ) # ( \rf|RAM~767_combout  & ( !\rf|RAM~771_combout  & ( (!\ra2[4]~input_o  & 
// (((!\ra2[3]~input_o )))) # (\ra2[4]~input_o  & ((!\ra2[3]~input_o  & (\rf|RAM~775_combout )) # (\ra2[3]~input_o  & ((\rf|RAM~779_combout ))))) ) ) ) # ( !\rf|RAM~767_combout  & ( !\rf|RAM~771_combout  & ( (\ra2[4]~input_o  & ((!\ra2[3]~input_o  & 
// (\rf|RAM~775_combout )) # (\ra2[3]~input_o  & ((\rf|RAM~779_combout ))))) ) ) )

	.dataa(!\rf|RAM~775_combout ),
	.datab(!\ra2[4]~input_o ),
	.datac(!\rf|RAM~779_combout ),
	.datad(!\ra2[3]~input_o ),
	.datae(!\rf|RAM~767_combout ),
	.dataf(!\rf|RAM~771_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~783_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~783 .extended_lut = "off";
defparam \rf|RAM~783 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \rf|RAM~783 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N21
cyclonev_lcell_comb \alunit|Add1~17 (
// Equation(s):
// \alunit|Add1~17_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~868_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~596_combout ) ) + ( \alunit|Add1~14  ))
// \alunit|Add1~18  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~868_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~596_combout ) ) + ( \alunit|Add1~14  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~596_combout ),
	.datad(!\rf|RAM~868_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~17_sumout ),
	.cout(\alunit|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~17 .extended_lut = "off";
defparam \alunit|Add1~17 .lut_mask = 64'h0000050500000033;
defparam \alunit|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N45
cyclonev_lcell_comb \alunit|Mux4~1 (
// Equation(s):
// \alunit|Mux4~1_combout  = ( \alucont[3]~input_o  & ( \alucont[1]~input_o  ) ) # ( !\alucont[3]~input_o  & ( (\alucont[1]~input_o  & \alucont[0]~input_o ) ) )

	.dataa(!\alucont[1]~input_o ),
	.datab(!\alucont[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alucont[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux4~1 .extended_lut = "off";
defparam \alunit|Mux4~1 .lut_mask = 64'h1111555511115555;
defparam \alunit|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N48
cyclonev_lcell_comb \alunit|Mux4~0 (
// Equation(s):
// \alunit|Mux4~0_combout  = ( \rf|RAM~596_combout  & ( \alucont[0]~input_o  & ( (!\rf|WideOr0~combout  & (\rf|WideOr1~combout  & (!\alucont[3]~input_o ))) # (\rf|WideOr0~combout  & (((\rf|WideOr1~combout  & !\alucont[3]~input_o )) # (\rf|RAM~868_combout ))) 
// ) ) ) # ( !\rf|RAM~596_combout  & ( \alucont[0]~input_o  & ( (\rf|WideOr0~combout  & \rf|RAM~868_combout ) ) ) ) # ( \rf|RAM~596_combout  & ( !\alucont[0]~input_o  & ( (\rf|WideOr0~combout  & (\rf|WideOr1~combout  & (!\alucont[3]~input_o  & 
// \rf|RAM~868_combout ))) ) ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\alucont[3]~input_o ),
	.datad(!\rf|RAM~868_combout ),
	.datae(!\rf|RAM~596_combout ),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux4~0 .extended_lut = "off";
defparam \alunit|Mux4~0 .lut_mask = 64'h0000001000553075;
defparam \alunit|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N30
cyclonev_lcell_comb \alunit|Mux2~5 (
// Equation(s):
// \alunit|Mux2~5_combout  = ( \alucont[1]~input_o  & ( !\alucont[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\alucont[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alucont[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux2~5 .extended_lut = "off";
defparam \alunit|Mux2~5 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \alunit|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N6
cyclonev_lcell_comb \alunit|result~0 (
// Equation(s):
// \alunit|result~0_combout  = ( \rf|RAM~596_combout  & ( !\rf|WideOr1~combout  $ (((!\rf|WideOr0~combout ) # (!\rf|RAM~868_combout ))) ) ) # ( !\rf|RAM~596_combout  & ( (\rf|WideOr0~combout  & \rf|RAM~868_combout ) ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~868_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~596_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result~0 .extended_lut = "off";
defparam \alunit|result~0 .lut_mask = 64'h0505050536363636;
defparam \alunit|result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N12
cyclonev_lcell_comb \alunit|Add0~17 (
// Equation(s):
// \alunit|Add0~17_sumout  = SUM(( (\rf|WideOr1~combout  & \rf|RAM~596_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~868_combout ) ) + ( \alunit|Add0~14  ))
// \alunit|Add0~18  = CARRY(( (\rf|WideOr1~combout  & \rf|RAM~596_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~868_combout ) ) + ( \alunit|Add0~14  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~868_combout ),
	.datad(!\rf|RAM~596_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~17_sumout ),
	.cout(\alunit|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~17 .extended_lut = "off";
defparam \alunit|Add0~17 .lut_mask = 64'h0000FAFA00000033;
defparam \alunit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N12
cyclonev_lcell_comb \alunit|Add4~17 (
// Equation(s):
// \alunit|Add4~17_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~868_combout ) ) + ( GND ) + ( \alunit|Add4~14  ))
// \alunit|Add4~18  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~868_combout ) ) + ( GND ) + ( \alunit|Add4~14  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~868_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~17_sumout ),
	.cout(\alunit|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~17 .extended_lut = "off";
defparam \alunit|Add4~17 .lut_mask = 64'h0000FFFF00000303;
defparam \alunit|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N24
cyclonev_lcell_comb \alunit|Mux4~2 (
// Equation(s):
// \alunit|Mux4~2_combout  = ( \alunit|Add0~17_sumout  & ( \alunit|Add4~17_sumout  & ( ((!\alunit|Mux2~5_combout  & (\alunit|Mux4~0_combout )) # (\alunit|Mux2~5_combout  & ((\alunit|result~0_combout )))) # (\alunit|Mux4~1_combout ) ) ) ) # ( 
// !\alunit|Add0~17_sumout  & ( \alunit|Add4~17_sumout  & ( (!\alunit|Mux4~1_combout  & ((!\alunit|Mux2~5_combout  & (\alunit|Mux4~0_combout )) # (\alunit|Mux2~5_combout  & ((\alunit|result~0_combout ))))) # (\alunit|Mux4~1_combout  & 
// (((\alunit|Mux2~5_combout )))) ) ) ) # ( \alunit|Add0~17_sumout  & ( !\alunit|Add4~17_sumout  & ( (!\alunit|Mux4~1_combout  & ((!\alunit|Mux2~5_combout  & (\alunit|Mux4~0_combout )) # (\alunit|Mux2~5_combout  & ((\alunit|result~0_combout ))))) # 
// (\alunit|Mux4~1_combout  & (((!\alunit|Mux2~5_combout )))) ) ) ) # ( !\alunit|Add0~17_sumout  & ( !\alunit|Add4~17_sumout  & ( (!\alunit|Mux4~1_combout  & ((!\alunit|Mux2~5_combout  & (\alunit|Mux4~0_combout )) # (\alunit|Mux2~5_combout  & 
// ((\alunit|result~0_combout ))))) ) ) )

	.dataa(!\alunit|Mux4~1_combout ),
	.datab(!\alunit|Mux4~0_combout ),
	.datac(!\alunit|Mux2~5_combout ),
	.datad(!\alunit|result~0_combout ),
	.datae(!\alunit|Add0~17_sumout ),
	.dataf(!\alunit|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux4~2 .extended_lut = "off";
defparam \alunit|Mux4~2 .lut_mask = 64'h202A707A252F757F;
defparam \alunit|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N30
cyclonev_lcell_comb \alunit|Mux4~3 (
// Equation(s):
// \alunit|Mux4~3_combout  = ( \alunit|Mux9~0_combout  & ( \alunit|always0~0_combout  & ( \alucont[1]~input_o  ) ) ) # ( !\alunit|Mux9~0_combout  & ( \alunit|always0~0_combout  & ( (\alucont[1]~input_o  & ((!\alunit|always0~1_combout ) # 
// (!\alunit|always0~2_combout ))) ) ) ) # ( \alunit|Mux9~0_combout  & ( !\alunit|always0~0_combout  & ( \alucont[1]~input_o  ) ) ) # ( !\alunit|Mux9~0_combout  & ( !\alunit|always0~0_combout  & ( \alucont[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\alucont[1]~input_o ),
	.datac(!\alunit|always0~1_combout ),
	.datad(!\alunit|always0~2_combout ),
	.datae(!\alunit|Mux9~0_combout ),
	.dataf(!\alunit|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux4~3 .extended_lut = "off";
defparam \alunit|Mux4~3 .lut_mask = 64'h3333333333303333;
defparam \alunit|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N54
cyclonev_lcell_comb \alunit|Mux8~0 (
// Equation(s):
// \alunit|Mux8~0_combout  = ( \rf|RAM~545_combout  & ( (\rf|WideOr0~combout  & (!\rf|WideOr1~combout  & \rf|RAM~528_combout )) ) ) # ( !\rf|RAM~545_combout  & ( (\rf|WideOr0~combout  & (\rf|RAM~528_combout  & ((!\rf|RAM~562_combout ) # (!\rf|WideOr1~combout 
// )))) ) )

	.dataa(!\rf|RAM~562_combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|RAM~528_combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux8~0 .extended_lut = "off";
defparam \alunit|Mux8~0 .lut_mask = 64'h0032003200300030;
defparam \alunit|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N48
cyclonev_lcell_comb \rf|rd2[4]~3 (
// Equation(s):
// \rf|rd2[4]~3_combout  = ( \rf|RAM~596_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(!\rf|WideOr1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~596_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[4]~3 .extended_lut = "off";
defparam \rf|rd2[4]~3 .lut_mask = 64'h0000000033333333;
defparam \rf|rd2[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N24
cyclonev_lcell_comb \rf|rd2[2]~2 (
// Equation(s):
// \rf|rd2[2]~2_combout  = ( \rf|RAM~800_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~800_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[2]~2 .extended_lut = "off";
defparam \rf|rd2[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|rd2[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N21
cyclonev_lcell_comb \rf|rd1[4]~4 (
// Equation(s):
// \rf|rd1[4]~4_combout  = ( \rf|RAM~868_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~868_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[4]~4 .extended_lut = "off";
defparam \rf|rd1[4]~4 .lut_mask = 64'h0000000055555555;
defparam \rf|rd1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N36
cyclonev_lcell_comb \alunit|ShiftLeft0~4 (
// Equation(s):
// \alunit|ShiftLeft0~4_combout  = ( \rf|rd1[3]~3_combout  & ( \rf|rd1[4]~4_combout  & ( (!\rf|rd2[1]~1_combout ) # ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[2]~2_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[1]~1_combout ))) ) ) ) # ( !\rf|rd1[3]~3_combout  & 
// ( \rf|rd1[4]~4_combout  & ( (!\rf|rd2[1]~1_combout  & (!\rf|rd2[0]~0_combout )) # (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[2]~2_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[1]~1_combout )))) ) ) ) # ( \rf|rd1[3]~3_combout  & ( 
// !\rf|rd1[4]~4_combout  & ( (!\rf|rd2[1]~1_combout  & (\rf|rd2[0]~0_combout )) # (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[2]~2_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[1]~1_combout )))) ) ) ) # ( !\rf|rd1[3]~3_combout  & ( 
// !\rf|rd1[4]~4_combout  & ( (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[2]~2_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[1]~1_combout )))) ) ) )

	.dataa(!\rf|rd2[1]~1_combout ),
	.datab(!\rf|rd2[0]~0_combout ),
	.datac(!\rf|rd1[1]~1_combout ),
	.datad(!\rf|rd1[2]~2_combout ),
	.datae(!\rf|rd1[3]~3_combout ),
	.dataf(!\rf|rd1[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~4 .extended_lut = "off";
defparam \alunit|ShiftLeft0~4 .lut_mask = 64'h0145236789CDABEF;
defparam \alunit|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N3
cyclonev_lcell_comb \alunit|Mux4~4 (
// Equation(s):
// \alunit|Mux4~4_combout  = ( \rf|rd2[2]~2_combout  & ( \alunit|ShiftLeft0~4_combout  & ( (!\alucont[0]~input_o  & (((\rf|rd2[4]~3_combout )))) # (\alucont[0]~input_o  & (!\alunit|Mux4~3_combout  & (\alunit|Mux8~0_combout ))) ) ) ) # ( !\rf|rd2[2]~2_combout 
//  & ( \alunit|ShiftLeft0~4_combout  & ( (!\alucont[0]~input_o  & ((\rf|rd2[4]~3_combout ))) # (\alucont[0]~input_o  & (!\alunit|Mux4~3_combout )) ) ) ) # ( \rf|rd2[2]~2_combout  & ( !\alunit|ShiftLeft0~4_combout  & ( (!\alucont[0]~input_o  & 
// (((\rf|rd2[4]~3_combout )))) # (\alucont[0]~input_o  & (!\alunit|Mux4~3_combout  & (\alunit|Mux8~0_combout ))) ) ) ) # ( !\rf|rd2[2]~2_combout  & ( !\alunit|ShiftLeft0~4_combout  & ( (!\alucont[0]~input_o  & \rf|rd2[4]~3_combout ) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(!\alunit|Mux4~3_combout ),
	.datac(!\alunit|Mux8~0_combout ),
	.datad(!\rf|rd2[4]~3_combout ),
	.datae(!\rf|rd2[2]~2_combout ),
	.dataf(!\alunit|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux4~4 .extended_lut = "off";
defparam \alunit|Mux4~4 .lut_mask = 64'h00AA04AE44EE04AE;
defparam \alunit|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N21
cyclonev_lcell_comb \alunit|Mux4~5 (
// Equation(s):
// \alunit|Mux4~5_combout  = ( \alunit|Mux4~4_combout  & ( (!\alucont[2]~input_o  & (((\alunit|Mux4~2_combout )))) # (\alucont[2]~input_o  & (((\alucont[1]~input_o )) # (\alunit|Add1~17_sumout ))) ) ) # ( !\alunit|Mux4~4_combout  & ( (!\alucont[2]~input_o  & 
// (((\alunit|Mux4~2_combout )))) # (\alucont[2]~input_o  & (\alunit|Add1~17_sumout  & ((!\alucont[1]~input_o )))) ) )

	.dataa(!\alunit|Add1~17_sumout ),
	.datab(!\alunit|Mux4~2_combout ),
	.datac(!\alucont[1]~input_o ),
	.datad(!\alucont[2]~input_o ),
	.datae(gnd),
	.dataf(!\alunit|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux4~5 .extended_lut = "off";
defparam \alunit|Mux4~5 .lut_mask = 64'h33503350335F335F;
defparam \alunit|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N57
cyclonev_lcell_comb \alunit|result[4] (
// Equation(s):
// \alunit|result [4] = ( \alunit|result [4] & ( \alunit|Mux16~0_combout  ) ) # ( \alunit|result [4] & ( !\alunit|Mux16~0_combout  & ( \alunit|Mux4~5_combout  ) ) ) # ( !\alunit|result [4] & ( !\alunit|Mux16~0_combout  & ( \alunit|Mux4~5_combout  ) ) )

	.dataa(gnd),
	.datab(!\alunit|Mux4~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|result [4]),
	.dataf(!\alunit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[4] .extended_lut = "off";
defparam \alunit|result[4] .lut_mask = 64'h333333330000FFFF;
defparam \alunit|result[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N36
cyclonev_lcell_comb \rf|RAM~1605 (
// Equation(s):
// \rf|RAM~1605_combout  = ( !\alunit|result [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1605 .extended_lut = "off";
defparam \rf|RAM~1605 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1605 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N38
dffeas \rf|RAM~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1605_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~84 .is_wysiwyg = "true";
defparam \rf|RAM~84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N24
cyclonev_lcell_comb \rf|RAM~1120 (
// Equation(s):
// \rf|RAM~1120_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~4_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~20_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~36_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~52_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~36_q ),
	.datad(!\rf|RAM~52_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~20_q ),
	.datag(!\rf|RAM~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1120 .extended_lut = "on";
defparam \rf|RAM~1120 .lut_mask = 64'h3B3B3B1919193B19;
defparam \rf|RAM~1120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N12
cyclonev_lcell_comb \rf|RAM~580 (
// Equation(s):
// \rf|RAM~580_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1120_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1120_combout  & (((\rf|RAM~68_q )))) # (\rf|RAM~1120_combout  & (!\rf|RAM~84_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1120_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1120_combout  & (\rf|RAM~100_q )) # (\rf|RAM~1120_combout  & ((\rf|RAM~116_q )))))) ) )

	.dataa(!\rf|RAM~84_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~100_q ),
	.datad(!\rf|RAM~1120_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~116_q ),
	.datag(!\rf|RAM~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~580 .extended_lut = "on";
defparam \rf|RAM~580 .lut_mask = 64'h03EE03CC03EE03FF;
defparam \rf|RAM~580 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N12
cyclonev_lcell_comb \rf|RAM~1132 (
// Equation(s):
// \rf|RAM~1132_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~388_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~404_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~420_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~436_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~420_q ),
	.datad(!\rf|RAM~404_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~436_q ),
	.datag(!\rf|RAM~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1132 .extended_lut = "on";
defparam \rf|RAM~1132 .lut_mask = 64'h195D1919195D5D5D;
defparam \rf|RAM~1132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N6
cyclonev_lcell_comb \rf|RAM~592 (
// Equation(s):
// \rf|RAM~592_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1132_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1132_combout  & (((\rf|RAM~452_q )))) # (\rf|RAM~1132_combout  & (\rf|RAM~468_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1132_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1132_combout  & (\rf|RAM~484_q )) # (\rf|RAM~1132_combout  & ((\rf|RAM~500_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~468_q ),
	.datac(!\rf|RAM~484_q ),
	.datad(!\rf|RAM~1132_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~500_q ),
	.datag(!\rf|RAM~452_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~592 .extended_lut = "on";
defparam \rf|RAM~592 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~592 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N24
cyclonev_lcell_comb \rf|RAM~1128 (
// Equation(s):
// \rf|RAM~1128_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~260_q )) # (\ra2[0]~input_o  & ((\rf|RAM~276_q ))))) # (\ra2[2]~input_o  & (((\ra2[0]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (((\rf|RAM~292_q )))) # (\ra2[0]~input_o  & (\rf|RAM~308_q )))) # (\ra2[2]~input_o  & ((((\ra2[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~308_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~292_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~276_q ),
	.datag(!\rf|RAM~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1128 .extended_lut = "on";
defparam \rf|RAM~1128 .lut_mask = 64'h0C330C770CFF0C77;
defparam \rf|RAM~1128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N54
cyclonev_lcell_comb \rf|RAM~588 (
// Equation(s):
// \rf|RAM~588_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1128_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1128_combout  & (((\rf|RAM~324_q )))) # (\rf|RAM~1128_combout  & (\rf|RAM~340_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1128_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1128_combout  & (\rf|RAM~356_q )) # (\rf|RAM~1128_combout  & ((\rf|RAM~372_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~340_q ),
	.datac(!\rf|RAM~356_q ),
	.datad(!\rf|RAM~1128_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~372_q ),
	.datag(!\rf|RAM~324_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~588 .extended_lut = "on";
defparam \rf|RAM~588 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~588 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N30
cyclonev_lcell_comb \rf|RAM~1124 (
// Equation(s):
// \rf|RAM~1124_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~132_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~148_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~164_q )) # (\ra2[0]~input_o  & (((\rf|RAM~180_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~164_q ),
	.datad(!\rf|RAM~180_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~148_q ),
	.datag(!\rf|RAM~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1124 .extended_lut = "on";
defparam \rf|RAM~1124 .lut_mask = 64'h3B3B193B1919193B;
defparam \rf|RAM~1124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N12
cyclonev_lcell_comb \rf|RAM~584 (
// Equation(s):
// \rf|RAM~584_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1124_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1124_combout  & (((\rf|RAM~196_q )))) # (\rf|RAM~1124_combout  & (\rf|RAM~212_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1124_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1124_combout  & (\rf|RAM~228_q )) # (\rf|RAM~1124_combout  & ((\rf|RAM~244_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~212_q ),
	.datac(!\rf|RAM~228_q ),
	.datad(!\rf|RAM~1124_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~244_q ),
	.datag(!\rf|RAM~196_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~584 .extended_lut = "on";
defparam \rf|RAM~584 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~584 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N18
cyclonev_lcell_comb \rf|RAM~596 (
// Equation(s):
// \rf|RAM~596_combout  = ( \rf|RAM~588_combout  & ( \rf|RAM~584_combout  & ( (!\ra2[4]~input_o  & (((\rf|RAM~580_combout )) # (\ra2[3]~input_o ))) # (\ra2[4]~input_o  & ((!\ra2[3]~input_o ) # ((\rf|RAM~592_combout )))) ) ) ) # ( !\rf|RAM~588_combout  & ( 
// \rf|RAM~584_combout  & ( (!\ra2[4]~input_o  & (((\rf|RAM~580_combout )) # (\ra2[3]~input_o ))) # (\ra2[4]~input_o  & (\ra2[3]~input_o  & ((\rf|RAM~592_combout )))) ) ) ) # ( \rf|RAM~588_combout  & ( !\rf|RAM~584_combout  & ( (!\ra2[4]~input_o  & 
// (!\ra2[3]~input_o  & (\rf|RAM~580_combout ))) # (\ra2[4]~input_o  & ((!\ra2[3]~input_o ) # ((\rf|RAM~592_combout )))) ) ) ) # ( !\rf|RAM~588_combout  & ( !\rf|RAM~584_combout  & ( (!\ra2[4]~input_o  & (!\ra2[3]~input_o  & (\rf|RAM~580_combout ))) # 
// (\ra2[4]~input_o  & (\ra2[3]~input_o  & ((\rf|RAM~592_combout )))) ) ) )

	.dataa(!\ra2[4]~input_o ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\rf|RAM~580_combout ),
	.datad(!\rf|RAM~592_combout ),
	.datae(!\rf|RAM~588_combout ),
	.dataf(!\rf|RAM~584_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~596 .extended_lut = "off";
defparam \rf|RAM~596 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \rf|RAM~596 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y22_N2
dffeas \rf|RAM~245 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~245 .is_wysiwyg = "true";
defparam \rf|RAM~245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N51
cyclonev_lcell_comb \rf|RAM~229feeder (
// Equation(s):
// \rf|RAM~229feeder_combout  = \alunit|result [5]

	.dataa(gnd),
	.datab(!\alunit|result [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~229feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~229feeder .extended_lut = "off";
defparam \rf|RAM~229feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~229feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N53
dffeas \rf|RAM~229 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~229 .is_wysiwyg = "true";
defparam \rf|RAM~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N44
dffeas \rf|RAM~165 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~165 .is_wysiwyg = "true";
defparam \rf|RAM~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N9
cyclonev_lcell_comb \rf|RAM~1625 (
// Equation(s):
// \rf|RAM~1625_combout  = ( !\alunit|result [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1625 .extended_lut = "off";
defparam \rf|RAM~1625 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y22_N11
dffeas \rf|RAM~149 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1625_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~149 .is_wysiwyg = "true";
defparam \rf|RAM~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N17
dffeas \rf|RAM~181 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~181 .is_wysiwyg = "true";
defparam \rf|RAM~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N41
dffeas \rf|RAM~133 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~133 .is_wysiwyg = "true";
defparam \rf|RAM~133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N42
cyclonev_lcell_comb \rf|RAM~1396 (
// Equation(s):
// \rf|RAM~1396_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~133_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~149_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~165_q )) # (\ra1[0]~input_o  & (((\rf|RAM~181_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~165_q ),
	.datad(!\rf|RAM~149_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~181_q ),
	.datag(!\rf|RAM~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1396 .extended_lut = "on";
defparam \rf|RAM~1396 .lut_mask = 64'h3B1919193B193B3B;
defparam \rf|RAM~1396 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y22_N8
dffeas \rf|RAM~213 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~213 .is_wysiwyg = "true";
defparam \rf|RAM~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N47
dffeas \rf|RAM~197 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~197 .is_wysiwyg = "true";
defparam \rf|RAM~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N6
cyclonev_lcell_comb \rf|RAM~873 (
// Equation(s):
// \rf|RAM~873_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1396_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1396_combout  & (\rf|RAM~197_q )) # (\rf|RAM~1396_combout  & ((\rf|RAM~213_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1396_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1396_combout  & (((\rf|RAM~229_q )))) # (\rf|RAM~1396_combout  & (\rf|RAM~245_q )))) ) )

	.dataa(!\rf|RAM~245_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~229_q ),
	.datad(!\rf|RAM~1396_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~213_q ),
	.datag(!\rf|RAM~197_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~873_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~873 .extended_lut = "on";
defparam \rf|RAM~873 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~873 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N39
cyclonev_lcell_comb \rf|RAM~1604 (
// Equation(s):
// \rf|RAM~1604_combout  = ( !\alunit|result [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1604 .extended_lut = "off";
defparam \rf|RAM~1604 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1604 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y22_N41
dffeas \rf|RAM~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~85 .is_wysiwyg = "true";
defparam \rf|RAM~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y22_N2
dffeas \rf|RAM~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~101 .is_wysiwyg = "true";
defparam \rf|RAM~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N33
cyclonev_lcell_comb \rf|RAM~1624 (
// Equation(s):
// \rf|RAM~1624_combout  = ( !\alunit|result [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1624 .extended_lut = "off";
defparam \rf|RAM~1624 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y22_N35
dffeas \rf|RAM~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~53 .is_wysiwyg = "true";
defparam \rf|RAM~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y22_N29
dffeas \rf|RAM~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~37 .is_wysiwyg = "true";
defparam \rf|RAM~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y22_N50
dffeas \rf|RAM~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~21 .is_wysiwyg = "true";
defparam \rf|RAM~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y21_N26
dffeas \rf|RAM~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~5 .is_wysiwyg = "true";
defparam \rf|RAM~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N12
cyclonev_lcell_comb \rf|RAM~1392 (
// Equation(s):
// \rf|RAM~1392_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[0]~input_o  & (\rf|RAM~5_q  & (!\ra1[2]~input_o ))) # (\ra1[0]~input_o  & (((\rf|RAM~21_q ) # (\ra1[2]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (((\rf|RAM~37_q  & 
// (!\ra1[2]~input_o ))))) # (\ra1[0]~input_o  & ((!\rf|RAM~53_q ) # (((\ra1[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~53_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~37_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~21_q ),
	.datag(!\rf|RAM~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1392 .extended_lut = "on";
defparam \rf|RAM~1392 .lut_mask = 64'h0C332E333F332E33;
defparam \rf|RAM~1392 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y22_N59
dffeas \rf|RAM~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~69 .is_wysiwyg = "true";
defparam \rf|RAM~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N0
cyclonev_lcell_comb \rf|RAM~869 (
// Equation(s):
// \rf|RAM~869_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1392_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1392_combout  & ((\rf|RAM~69_q ))) # (\rf|RAM~1392_combout  & (!\rf|RAM~85_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1392_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1392_combout  & (\rf|RAM~101_q )) # (\rf|RAM~1392_combout  & ((\rf|RAM~117_q )))))) ) )

	.dataa(!\rf|RAM~85_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~101_q ),
	.datad(!\rf|RAM~117_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1392_combout ),
	.datag(!\rf|RAM~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~869_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~869 .extended_lut = "on";
defparam \rf|RAM~869 .lut_mask = 64'h03030303EEEECCFF;
defparam \rf|RAM~869 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N9
cyclonev_lcell_comb \rf|RAM~501feeder (
// Equation(s):
// \rf|RAM~501feeder_combout  = \alunit|result [5]

	.dataa(gnd),
	.datab(!\alunit|result [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~501feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~501feeder .extended_lut = "off";
defparam \rf|RAM~501feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~501feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N11
dffeas \rf|RAM~501 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~501 .is_wysiwyg = "true";
defparam \rf|RAM~501 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N33
cyclonev_lcell_comb \rf|RAM~485feeder (
// Equation(s):
// \rf|RAM~485feeder_combout  = \alunit|result [5]

	.dataa(gnd),
	.datab(!\alunit|result [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~485feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~485feeder .extended_lut = "off";
defparam \rf|RAM~485feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~485feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N35
dffeas \rf|RAM~485 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~485feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~485 .is_wysiwyg = "true";
defparam \rf|RAM~485 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N36
cyclonev_lcell_comb \rf|RAM~469feeder (
// Equation(s):
// \rf|RAM~469feeder_combout  = \alunit|result [5]

	.dataa(gnd),
	.datab(!\alunit|result [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~469feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~469feeder .extended_lut = "off";
defparam \rf|RAM~469feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~469feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N38
dffeas \rf|RAM~469 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~469 .is_wysiwyg = "true";
defparam \rf|RAM~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N38
dffeas \rf|RAM~405 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~405 .is_wysiwyg = "true";
defparam \rf|RAM~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N20
dffeas \rf|RAM~421 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~421 .is_wysiwyg = "true";
defparam \rf|RAM~421 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N36
cyclonev_lcell_comb \rf|RAM~437feeder (
// Equation(s):
// \rf|RAM~437feeder_combout  = \alunit|result [5]

	.dataa(gnd),
	.datab(!\alunit|result [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~437feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~437feeder .extended_lut = "off";
defparam \rf|RAM~437feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~437feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N38
dffeas \rf|RAM~437 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~437 .is_wysiwyg = "true";
defparam \rf|RAM~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N2
dffeas \rf|RAM~389 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~389 .is_wysiwyg = "true";
defparam \rf|RAM~389 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N54
cyclonev_lcell_comb \rf|RAM~1404 (
// Equation(s):
// \rf|RAM~1404_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (((\rf|RAM~389_q )))) # (\ra1[0]~input_o  & (\rf|RAM~405_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~421_q )) # (\ra1[0]~input_o  & ((\rf|RAM~437_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~405_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~421_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~437_q ),
	.datag(!\rf|RAM~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1404 .extended_lut = "on";
defparam \rf|RAM~1404 .lut_mask = 64'h0C770C330C770CFF;
defparam \rf|RAM~1404 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N12
cyclonev_lcell_comb \rf|RAM~453feeder (
// Equation(s):
// \rf|RAM~453feeder_combout  = \alunit|result [5]

	.dataa(gnd),
	.datab(!\alunit|result [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~453feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~453feeder .extended_lut = "off";
defparam \rf|RAM~453feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~453feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N14
dffeas \rf|RAM~453 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~453feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~453 .is_wysiwyg = "true";
defparam \rf|RAM~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N3
cyclonev_lcell_comb \rf|RAM~881 (
// Equation(s):
// \rf|RAM~881_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1404_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1404_combout  & (\rf|RAM~453_q )) # (\rf|RAM~1404_combout  & ((\rf|RAM~469_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1404_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1404_combout  & ((\rf|RAM~485_q ))) # (\rf|RAM~1404_combout  & (\rf|RAM~501_q ))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~501_q ),
	.datac(!\rf|RAM~485_q ),
	.datad(!\rf|RAM~469_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1404_combout ),
	.datag(!\rf|RAM~453_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~881_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~881 .extended_lut = "on";
defparam \rf|RAM~881 .lut_mask = 64'h05050505AAFFBBBB;
defparam \rf|RAM~881 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N20
dffeas \rf|RAM~373 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~373 .is_wysiwyg = "true";
defparam \rf|RAM~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y22_N11
dffeas \rf|RAM~357 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~357 .is_wysiwyg = "true";
defparam \rf|RAM~357 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N39
cyclonev_lcell_comb \rf|RAM~293feeder (
// Equation(s):
// \rf|RAM~293feeder_combout  = \alunit|result [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~293feeder .extended_lut = "off";
defparam \rf|RAM~293feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N41
dffeas \rf|RAM~293 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~293 .is_wysiwyg = "true";
defparam \rf|RAM~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N59
dffeas \rf|RAM~309 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~309 .is_wysiwyg = "true";
defparam \rf|RAM~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N50
dffeas \rf|RAM~277 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~277 .is_wysiwyg = "true";
defparam \rf|RAM~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N17
dffeas \rf|RAM~261 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~261 .is_wysiwyg = "true";
defparam \rf|RAM~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N48
cyclonev_lcell_comb \rf|RAM~1400 (
// Equation(s):
// \rf|RAM~1400_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~261_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~277_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~293_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~309_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~293_q ),
	.datad(!\rf|RAM~309_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~277_q ),
	.datag(!\rf|RAM~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1400 .extended_lut = "on";
defparam \rf|RAM~1400 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1400 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N51
cyclonev_lcell_comb \rf|RAM~341feeder (
// Equation(s):
// \rf|RAM~341feeder_combout  = \alunit|result [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~341feeder .extended_lut = "off";
defparam \rf|RAM~341feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~341feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N53
dffeas \rf|RAM~341 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~341 .is_wysiwyg = "true";
defparam \rf|RAM~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y22_N38
dffeas \rf|RAM~325 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~325 .is_wysiwyg = "true";
defparam \rf|RAM~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N30
cyclonev_lcell_comb \rf|RAM~877 (
// Equation(s):
// \rf|RAM~877_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1400_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1400_combout  & (\rf|RAM~325_q )) # (\rf|RAM~1400_combout  & ((\rf|RAM~341_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1400_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1400_combout  & (((\rf|RAM~357_q )))) # (\rf|RAM~1400_combout  & (\rf|RAM~373_q )))) ) )

	.dataa(!\rf|RAM~373_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~357_q ),
	.datad(!\rf|RAM~1400_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~341_q ),
	.datag(!\rf|RAM~325_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~877_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~877 .extended_lut = "on";
defparam \rf|RAM~877 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~877 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N57
cyclonev_lcell_comb \rf|RAM~885 (
// Equation(s):
// \rf|RAM~885_combout  = ( \rf|RAM~881_combout  & ( \rf|RAM~877_combout  & ( ((!\ra1[3]~input_o  & ((\rf|RAM~869_combout ))) # (\ra1[3]~input_o  & (\rf|RAM~873_combout ))) # (\ra1[4]~input_o ) ) ) ) # ( !\rf|RAM~881_combout  & ( \rf|RAM~877_combout  & ( 
// (!\ra1[3]~input_o  & (((\rf|RAM~869_combout ) # (\ra1[4]~input_o )))) # (\ra1[3]~input_o  & (\rf|RAM~873_combout  & (!\ra1[4]~input_o ))) ) ) ) # ( \rf|RAM~881_combout  & ( !\rf|RAM~877_combout  & ( (!\ra1[3]~input_o  & (((!\ra1[4]~input_o  & 
// \rf|RAM~869_combout )))) # (\ra1[3]~input_o  & (((\ra1[4]~input_o )) # (\rf|RAM~873_combout ))) ) ) ) # ( !\rf|RAM~881_combout  & ( !\rf|RAM~877_combout  & ( (!\ra1[4]~input_o  & ((!\ra1[3]~input_o  & ((\rf|RAM~869_combout ))) # (\ra1[3]~input_o  & 
// (\rf|RAM~873_combout )))) ) ) )

	.dataa(!\rf|RAM~873_combout ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\ra1[4]~input_o ),
	.datad(!\rf|RAM~869_combout ),
	.datae(!\rf|RAM~881_combout ),
	.dataf(!\rf|RAM~877_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~885_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~885 .extended_lut = "off";
defparam \rf|RAM~885 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \rf|RAM~885 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N39
cyclonev_lcell_comb \alunit|Mux5~0 (
// Equation(s):
// \alunit|Mux5~0_combout  = ( \rf|WideOr1~combout  & ( \rf|RAM~579_combout  & ( (!\alucont[0]~input_o  & (\rf|RAM~885_combout  & (\rf|WideOr0~combout  & !\alucont[3]~input_o ))) # (\alucont[0]~input_o  & ((!\alucont[3]~input_o ) # ((\rf|RAM~885_combout  & 
// \rf|WideOr0~combout )))) ) ) ) # ( !\rf|WideOr1~combout  & ( \rf|RAM~579_combout  & ( (\alucont[0]~input_o  & (\rf|RAM~885_combout  & \rf|WideOr0~combout )) ) ) ) # ( \rf|WideOr1~combout  & ( !\rf|RAM~579_combout  & ( (\alucont[0]~input_o  & 
// (\rf|RAM~885_combout  & \rf|WideOr0~combout )) ) ) ) # ( !\rf|WideOr1~combout  & ( !\rf|RAM~579_combout  & ( (\alucont[0]~input_o  & (\rf|RAM~885_combout  & \rf|WideOr0~combout )) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(!\rf|RAM~885_combout ),
	.datac(!\rf|WideOr0~combout ),
	.datad(!\alucont[3]~input_o ),
	.datae(!\rf|WideOr1~combout ),
	.dataf(!\rf|RAM~579_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux5~0 .extended_lut = "off";
defparam \alunit|Mux5~0 .lut_mask = 64'h0101010101015701;
defparam \alunit|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N12
cyclonev_lcell_comb \alunit|result~1 (
// Equation(s):
// \alunit|result~1_combout  = ( \rf|RAM~885_combout  & ( !\rf|WideOr0~combout  $ (((!\rf|WideOr1~combout ) # (!\rf|RAM~579_combout ))) ) ) # ( !\rf|RAM~885_combout  & ( (\rf|WideOr1~combout  & \rf|RAM~579_combout ) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(!\rf|RAM~579_combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~885_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result~1 .extended_lut = "off";
defparam \alunit|result~1 .lut_mask = 64'h005500550F5A0F5A;
defparam \alunit|result~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N15
cyclonev_lcell_comb \alunit|Add0~21 (
// Equation(s):
// \alunit|Add0~21_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~885_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~579_combout ) ) + ( \alunit|Add0~18  ))
// \alunit|Add0~22  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~885_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~579_combout ) ) + ( \alunit|Add0~18  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~579_combout ),
	.datad(!\rf|RAM~885_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~21_sumout ),
	.cout(\alunit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~21 .extended_lut = "off";
defparam \alunit|Add0~21 .lut_mask = 64'h0000FCFC00000055;
defparam \alunit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N15
cyclonev_lcell_comb \alunit|Add4~21 (
// Equation(s):
// \alunit|Add4~21_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~885_combout ) ) + ( GND ) + ( \alunit|Add4~18  ))
// \alunit|Add4~22  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~885_combout ) ) + ( GND ) + ( \alunit|Add4~18  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(gnd),
	.datad(!\rf|RAM~885_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~21_sumout ),
	.cout(\alunit|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~21 .extended_lut = "off";
defparam \alunit|Add4~21 .lut_mask = 64'h0000FFFF00000033;
defparam \alunit|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N48
cyclonev_lcell_comb \alunit|Mux5~1 (
// Equation(s):
// \alunit|Mux5~1_combout  = ( \alunit|Add4~21_sumout  & ( \alunit|Mux2~5_combout  & ( (\alunit|result~1_combout ) # (\alunit|Mux4~1_combout ) ) ) ) # ( !\alunit|Add4~21_sumout  & ( \alunit|Mux2~5_combout  & ( (!\alunit|Mux4~1_combout  & 
// \alunit|result~1_combout ) ) ) ) # ( \alunit|Add4~21_sumout  & ( !\alunit|Mux2~5_combout  & ( (!\alunit|Mux4~1_combout  & (\alunit|Mux5~0_combout )) # (\alunit|Mux4~1_combout  & ((\alunit|Add0~21_sumout ))) ) ) ) # ( !\alunit|Add4~21_sumout  & ( 
// !\alunit|Mux2~5_combout  & ( (!\alunit|Mux4~1_combout  & (\alunit|Mux5~0_combout )) # (\alunit|Mux4~1_combout  & ((\alunit|Add0~21_sumout ))) ) ) )

	.dataa(!\alunit|Mux4~1_combout ),
	.datab(!\alunit|Mux5~0_combout ),
	.datac(!\alunit|result~1_combout ),
	.datad(!\alunit|Add0~21_sumout ),
	.datae(!\alunit|Add4~21_sumout ),
	.dataf(!\alunit|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux5~1 .extended_lut = "off";
defparam \alunit|Mux5~1 .lut_mask = 64'h227722770A0A5F5F;
defparam \alunit|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N24
cyclonev_lcell_comb \alunit|Add1~21 (
// Equation(s):
// \alunit|Add1~21_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~885_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~579_combout ) ) + ( \alunit|Add1~18  ))
// \alunit|Add1~22  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~885_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~579_combout ) ) + ( \alunit|Add1~18  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~579_combout ),
	.datad(!\rf|RAM~885_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~21_sumout ),
	.cout(\alunit|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~21 .extended_lut = "off";
defparam \alunit|Add1~21 .lut_mask = 64'h0000050500000033;
defparam \alunit|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N15
cyclonev_lcell_comb \rf|rd2[5]~4 (
// Equation(s):
// \rf|rd2[5]~4_combout  = ( \rf|RAM~579_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~579_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[5]~4 .extended_lut = "off";
defparam \rf|rd2[5]~4 .lut_mask = 64'h0000000055555555;
defparam \rf|rd2[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N0
cyclonev_lcell_comb \rf|rd1[5]~5 (
// Equation(s):
// \rf|rd1[5]~5_combout  = ( \rf|RAM~885_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~885_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[5]~5 .extended_lut = "off";
defparam \rf|rd1[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|rd1[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N12
cyclonev_lcell_comb \alunit|ShiftLeft0~5 (
// Equation(s):
// \alunit|ShiftLeft0~5_combout  = ( \rf|rd1[4]~4_combout  & ( \rf|rd1[5]~5_combout  & ( (!\rf|rd2[1]~1_combout ) # ((!\rf|rd2[0]~0_combout  & (\rf|rd1[3]~3_combout )) # (\rf|rd2[0]~0_combout  & ((\rf|rd1[2]~2_combout )))) ) ) ) # ( !\rf|rd1[4]~4_combout  & 
// ( \rf|rd1[5]~5_combout  & ( (!\rf|rd2[1]~1_combout  & (!\rf|rd2[0]~0_combout )) # (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & (\rf|rd1[3]~3_combout )) # (\rf|rd2[0]~0_combout  & ((\rf|rd1[2]~2_combout ))))) ) ) ) # ( \rf|rd1[4]~4_combout  & ( 
// !\rf|rd1[5]~5_combout  & ( (!\rf|rd2[1]~1_combout  & (\rf|rd2[0]~0_combout )) # (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & (\rf|rd1[3]~3_combout )) # (\rf|rd2[0]~0_combout  & ((\rf|rd1[2]~2_combout ))))) ) ) ) # ( !\rf|rd1[4]~4_combout  & ( 
// !\rf|rd1[5]~5_combout  & ( (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & (\rf|rd1[3]~3_combout )) # (\rf|rd2[0]~0_combout  & ((\rf|rd1[2]~2_combout ))))) ) ) )

	.dataa(!\rf|rd2[1]~1_combout ),
	.datab(!\rf|rd2[0]~0_combout ),
	.datac(!\rf|rd1[3]~3_combout ),
	.datad(!\rf|rd1[2]~2_combout ),
	.datae(!\rf|rd1[4]~4_combout ),
	.dataf(!\rf|rd1[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~5 .extended_lut = "off";
defparam \alunit|ShiftLeft0~5 .lut_mask = 64'h041526378C9DAEBF;
defparam \alunit|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N30
cyclonev_lcell_comb \alunit|Mux5~2 (
// Equation(s):
// \alunit|Mux5~2_combout  = ( \alunit|Mux4~3_combout  & ( \rf|rd2[2]~2_combout  & ( (\rf|rd2[5]~4_combout  & !\alucont[0]~input_o ) ) ) ) # ( !\alunit|Mux4~3_combout  & ( \rf|rd2[2]~2_combout  & ( (!\alucont[0]~input_o  & (\rf|rd2[5]~4_combout )) # 
// (\alucont[0]~input_o  & ((\alunit|ShiftLeft0~0_combout ))) ) ) ) # ( \alunit|Mux4~3_combout  & ( !\rf|rd2[2]~2_combout  & ( (\rf|rd2[5]~4_combout  & !\alucont[0]~input_o ) ) ) ) # ( !\alunit|Mux4~3_combout  & ( !\rf|rd2[2]~2_combout  & ( 
// (!\alucont[0]~input_o  & (\rf|rd2[5]~4_combout )) # (\alucont[0]~input_o  & ((\alunit|ShiftLeft0~5_combout ))) ) ) )

	.dataa(!\rf|rd2[5]~4_combout ),
	.datab(!\alunit|ShiftLeft0~5_combout ),
	.datac(!\alunit|ShiftLeft0~0_combout ),
	.datad(!\alucont[0]~input_o ),
	.datae(!\alunit|Mux4~3_combout ),
	.dataf(!\rf|rd2[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux5~2 .extended_lut = "off";
defparam \alunit|Mux5~2 .lut_mask = 64'h55335500550F5500;
defparam \alunit|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N27
cyclonev_lcell_comb \alunit|Mux5~3 (
// Equation(s):
// \alunit|Mux5~3_combout  = ( \alunit|Mux5~2_combout  & ( (!\alucont[2]~input_o  & (((\alunit|Mux5~1_combout )))) # (\alucont[2]~input_o  & (((\alunit|Add1~21_sumout )) # (\alucont[1]~input_o ))) ) ) # ( !\alunit|Mux5~2_combout  & ( (!\alucont[2]~input_o  & 
// (((\alunit|Mux5~1_combout )))) # (\alucont[2]~input_o  & (!\alucont[1]~input_o  & ((\alunit|Add1~21_sumout )))) ) )

	.dataa(!\alucont[1]~input_o ),
	.datab(!\alunit|Mux5~1_combout ),
	.datac(!\alucont[2]~input_o ),
	.datad(!\alunit|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\alunit|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux5~3 .extended_lut = "off";
defparam \alunit|Mux5~3 .lut_mask = 64'h303A303A353F353F;
defparam \alunit|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N42
cyclonev_lcell_comb \alunit|result[5] (
// Equation(s):
// \alunit|result [5] = ( \alunit|Mux16~0_combout  & ( \alunit|result [5] ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|result [5] & ( \alunit|Mux5~3_combout  ) ) ) # ( !\alunit|Mux16~0_combout  & ( !\alunit|result [5] & ( \alunit|Mux5~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\alunit|Mux5~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|Mux16~0_combout ),
	.dataf(!\alunit|result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[5] .extended_lut = "off";
defparam \alunit|result[5] .lut_mask = 64'h333300003333FFFF;
defparam \alunit|result[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y22_N44
dffeas \rf|RAM~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~117 .is_wysiwyg = "true";
defparam \rf|RAM~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N48
cyclonev_lcell_comb \rf|RAM~1104 (
// Equation(s):
// \rf|RAM~1104_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~5_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~21_q ))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~37_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~53_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~21_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~37_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~53_q ),
	.datag(!\rf|RAM~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1104 .extended_lut = "on";
defparam \rf|RAM~1104 .lut_mask = 64'h1D333F331D330C33;
defparam \rf|RAM~1104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N42
cyclonev_lcell_comb \rf|RAM~563 (
// Equation(s):
// \rf|RAM~563_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1104_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1104_combout  & (\rf|RAM~69_q )) # (\rf|RAM~1104_combout  & ((!\rf|RAM~85_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1104_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1104_combout  & (((\rf|RAM~101_q )))) # (\rf|RAM~1104_combout  & (\rf|RAM~117_q )))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~117_q ),
	.datac(!\rf|RAM~101_q ),
	.datad(!\rf|RAM~1104_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~85_q ),
	.datag(!\rf|RAM~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~563 .extended_lut = "on";
defparam \rf|RAM~563 .lut_mask = 64'h05FF05BB05AA05BB;
defparam \rf|RAM~563 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N0
cyclonev_lcell_comb \rf|RAM~1112 (
// Equation(s):
// \rf|RAM~1112_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~261_q )) # (\ra2[0]~input_o  & (((\rf|RAM~277_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~293_q )) # (\ra2[0]~input_o  & (((\rf|RAM~309_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~293_q ),
	.datad(!\rf|RAM~309_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~277_q ),
	.datag(!\rf|RAM~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1112 .extended_lut = "on";
defparam \rf|RAM~1112 .lut_mask = 64'h1919193B3B3B193B;
defparam \rf|RAM~1112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N18
cyclonev_lcell_comb \rf|RAM~571 (
// Equation(s):
// \rf|RAM~571_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1112_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1112_combout  & (((\rf|RAM~325_q )))) # (\rf|RAM~1112_combout  & (\rf|RAM~341_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1112_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1112_combout  & (\rf|RAM~357_q )) # (\rf|RAM~1112_combout  & ((\rf|RAM~373_q )))))) ) )

	.dataa(!\rf|RAM~341_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~357_q ),
	.datad(!\rf|RAM~1112_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~373_q ),
	.datag(!\rf|RAM~325_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~571 .extended_lut = "on";
defparam \rf|RAM~571 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rf|RAM~571 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N24
cyclonev_lcell_comb \rf|RAM~1116 (
// Equation(s):
// \rf|RAM~1116_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~389_q )) # (\ra2[0]~input_o  & ((\rf|RAM~405_q ))))) # (\ra2[2]~input_o  & (((\ra2[0]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (((\rf|RAM~421_q )))) # (\ra2[0]~input_o  & (\rf|RAM~437_q )))) # (\ra2[2]~input_o  & ((((\ra2[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~437_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~421_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~405_q ),
	.datag(!\rf|RAM~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1116 .extended_lut = "on";
defparam \rf|RAM~1116 .lut_mask = 64'h0C330C770CFF0C77;
defparam \rf|RAM~1116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N48
cyclonev_lcell_comb \rf|RAM~575 (
// Equation(s):
// \rf|RAM~575_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1116_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1116_combout  & ((\rf|RAM~453_q ))) # (\rf|RAM~1116_combout  & (\rf|RAM~469_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1116_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1116_combout  & (\rf|RAM~485_q )) # (\rf|RAM~1116_combout  & ((\rf|RAM~501_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~469_q ),
	.datac(!\rf|RAM~485_q ),
	.datad(!\rf|RAM~501_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1116_combout ),
	.datag(!\rf|RAM~453_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~575 .extended_lut = "on";
defparam \rf|RAM~575 .lut_mask = 64'h05050505BBBBAAFF;
defparam \rf|RAM~575 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N24
cyclonev_lcell_comb \rf|RAM~1108 (
// Equation(s):
// \rf|RAM~1108_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~133_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~149_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~165_q )) # (\ra2[0]~input_o  & (((\rf|RAM~181_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~165_q ),
	.datad(!\rf|RAM~149_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~181_q ),
	.datag(!\rf|RAM~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1108 .extended_lut = "on";
defparam \rf|RAM~1108 .lut_mask = 64'h3B1919193B193B3B;
defparam \rf|RAM~1108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N18
cyclonev_lcell_comb \rf|RAM~567 (
// Equation(s):
// \rf|RAM~567_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1108_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1108_combout  & (((\rf|RAM~197_q )))) # (\rf|RAM~1108_combout  & (\rf|RAM~213_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1108_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1108_combout  & (\rf|RAM~229_q )) # (\rf|RAM~1108_combout  & ((\rf|RAM~245_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~213_q ),
	.datac(!\rf|RAM~229_q ),
	.datad(!\rf|RAM~1108_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~245_q ),
	.datag(!\rf|RAM~197_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~567 .extended_lut = "on";
defparam \rf|RAM~567 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~567 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N3
cyclonev_lcell_comb \rf|RAM~579 (
// Equation(s):
// \rf|RAM~579_combout  = ( \rf|RAM~575_combout  & ( \rf|RAM~567_combout  & ( ((!\ra2[4]~input_o  & (\rf|RAM~563_combout )) # (\ra2[4]~input_o  & ((\rf|RAM~571_combout )))) # (\ra2[3]~input_o ) ) ) ) # ( !\rf|RAM~575_combout  & ( \rf|RAM~567_combout  & ( 
// (!\ra2[4]~input_o  & (((\rf|RAM~563_combout )) # (\ra2[3]~input_o ))) # (\ra2[4]~input_o  & (!\ra2[3]~input_o  & ((\rf|RAM~571_combout )))) ) ) ) # ( \rf|RAM~575_combout  & ( !\rf|RAM~567_combout  & ( (!\ra2[4]~input_o  & (!\ra2[3]~input_o  & 
// (\rf|RAM~563_combout ))) # (\ra2[4]~input_o  & (((\rf|RAM~571_combout )) # (\ra2[3]~input_o ))) ) ) ) # ( !\rf|RAM~575_combout  & ( !\rf|RAM~567_combout  & ( (!\ra2[3]~input_o  & ((!\ra2[4]~input_o  & (\rf|RAM~563_combout )) # (\ra2[4]~input_o  & 
// ((\rf|RAM~571_combout ))))) ) ) )

	.dataa(!\ra2[4]~input_o ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\rf|RAM~563_combout ),
	.datad(!\rf|RAM~571_combout ),
	.datae(!\rf|RAM~575_combout ),
	.dataf(!\rf|RAM~567_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~579 .extended_lut = "off";
defparam \rf|RAM~579 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \rf|RAM~579 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N51
cyclonev_lcell_comb \alunit|always0~0 (
// Equation(s):
// \alunit|always0~0_combout  = ( \rf|RAM~579_combout  & ( !\rf|WideOr1~combout  ) ) # ( !\rf|RAM~579_combout  & ( (!\rf|WideOr1~combout ) # (!\rf|RAM~596_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|RAM~596_combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~579_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|always0~0 .extended_lut = "off";
defparam \alunit|always0~0 .lut_mask = 64'hFFF0FFF0F0F0F0F0;
defparam \alunit|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N0
cyclonev_lcell_comb \alunit|Mux9~9 (
// Equation(s):
// \alunit|Mux9~9_combout  = ( !\alucont[0]~input_o  & ( (((!\rf|RAM~800_combout  & (\rf|WideOr1~combout  & \rf|RAM~783_combout )))) ) ) # ( \alucont[0]~input_o  & ( (!\alunit|always0~2_combout ) # ((!\alunit|always0~1_combout ) # 
// ((!\alunit|always0~0_combout ) # ((\rf|WideOr1~combout  & \rf|RAM~783_combout )))) ) )

	.dataa(!\alunit|always0~2_combout ),
	.datab(!\alunit|always0~1_combout ),
	.datac(!\alunit|always0~0_combout ),
	.datad(!\rf|WideOr1~combout ),
	.datae(!\alucont[0]~input_o ),
	.dataf(!\rf|RAM~783_combout ),
	.datag(!\rf|RAM~800_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~9 .extended_lut = "on";
defparam \alunit|Mux9~9 .lut_mask = 64'h0000FEFE00F0FEFF;
defparam \alunit|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N0
cyclonev_lcell_comb \alunit|Mux9~1 (
// Equation(s):
// \alunit|Mux9~1_combout  = ( \rf|RAM~800_combout  & ( \alucont[0]~input_o  & ( (\rf|WideOr1~combout  & !\rf|RAM~783_combout ) ) ) ) # ( !\rf|RAM~800_combout  & ( \alucont[0]~input_o  & ( (\rf|WideOr1~combout  & \rf|RAM~783_combout ) ) ) ) # ( 
// \rf|RAM~800_combout  & ( !\alucont[0]~input_o  & ( \rf|WideOr1~combout  ) ) ) # ( !\rf|RAM~800_combout  & ( !\alucont[0]~input_o  & ( (\rf|WideOr1~combout  & \rf|RAM~783_combout ) ) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(!\rf|RAM~783_combout ),
	.datad(gnd),
	.datae(!\rf|RAM~800_combout ),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~1 .extended_lut = "off";
defparam \alunit|Mux9~1 .lut_mask = 64'h0505555505055050;
defparam \alunit|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N48
cyclonev_lcell_comb \alunit|Mux9~2 (
// Equation(s):
// \alunit|Mux9~2_combout  = ( \alucont[0]~input_o  & ( (\alunit|always0~0_combout  & (\alunit|always0~1_combout  & (\alunit|Mux9~1_combout  & \alunit|always0~2_combout ))) ) ) # ( !\alucont[0]~input_o  & ( \alunit|Mux9~1_combout  ) )

	.dataa(!\alunit|always0~0_combout ),
	.datab(!\alunit|always0~1_combout ),
	.datac(!\alunit|Mux9~1_combout ),
	.datad(!\alunit|always0~2_combout ),
	.datae(gnd),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~2 .extended_lut = "off";
defparam \alunit|Mux9~2 .lut_mask = 64'h0F0F0F0F00010001;
defparam \alunit|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y19_N8
dffeas \rf|RAM~343 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~343 .is_wysiwyg = "true";
defparam \rf|RAM~343 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N33
cyclonev_lcell_comb \rf|RAM~359feeder (
// Equation(s):
// \rf|RAM~359feeder_combout  = ( \alunit|result [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~359feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~359feeder .extended_lut = "off";
defparam \rf|RAM~359feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~359feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N35
dffeas \rf|RAM~359 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~359 .is_wysiwyg = "true";
defparam \rf|RAM~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N5
dffeas \rf|RAM~295 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~295 .is_wysiwyg = "true";
defparam \rf|RAM~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y19_N26
dffeas \rf|RAM~279 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~279 .is_wysiwyg = "true";
defparam \rf|RAM~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N36
cyclonev_lcell_comb \rf|RAM~263feeder (
// Equation(s):
// \rf|RAM~263feeder_combout  = \alunit|result [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alunit|result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~263feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~263feeder .extended_lut = "off";
defparam \rf|RAM~263feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \rf|RAM~263feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N38
dffeas \rf|RAM~263 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~263 .is_wysiwyg = "true";
defparam \rf|RAM~263 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N6
cyclonev_lcell_comb \rf|RAM~1272 (
// Equation(s):
// \rf|RAM~1272_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~263_q )) # (\ra2[0]~input_o  & (((\rf|RAM~279_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~295_q )) # (\ra2[0]~input_o  & (((\rf|RAM~311_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~295_q ),
	.datad(!\rf|RAM~279_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~311_q ),
	.datag(!\rf|RAM~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1272 .extended_lut = "on";
defparam \rf|RAM~1272 .lut_mask = 64'h193B1919193B3B3B;
defparam \rf|RAM~1272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N32
dffeas \rf|RAM~375 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~375 .is_wysiwyg = "true";
defparam \rf|RAM~375 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N54
cyclonev_lcell_comb \rf|RAM~327feeder (
// Equation(s):
// \rf|RAM~327feeder_combout  = ( \alunit|result [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~327feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~327feeder .extended_lut = "off";
defparam \rf|RAM~327feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~327feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N56
dffeas \rf|RAM~327 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~327 .is_wysiwyg = "true";
defparam \rf|RAM~327 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N30
cyclonev_lcell_comb \rf|RAM~741 (
// Equation(s):
// \rf|RAM~741_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1272_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1272_combout  & (((\rf|RAM~327_q )))) # (\rf|RAM~1272_combout  & (\rf|RAM~343_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1272_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1272_combout  & (\rf|RAM~359_q )) # (\rf|RAM~1272_combout  & ((\rf|RAM~375_q )))))) ) )

	.dataa(!\rf|RAM~343_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~359_q ),
	.datad(!\rf|RAM~1272_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~375_q ),
	.datag(!\rf|RAM~327_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~741 .extended_lut = "on";
defparam \rf|RAM~741 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rf|RAM~741 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N3
cyclonev_lcell_comb \rf|RAM~39feeder (
// Equation(s):
// \rf|RAM~39feeder_combout  = \alunit|result [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~39feeder .extended_lut = "off";
defparam \rf|RAM~39feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y21_N5
dffeas \rf|RAM~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~39 .is_wysiwyg = "true";
defparam \rf|RAM~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N8
dffeas \rf|RAM~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~23 .is_wysiwyg = "true";
defparam \rf|RAM~23 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N36
cyclonev_lcell_comb \rf|RAM~1645 (
// Equation(s):
// \rf|RAM~1645_combout  = !\alunit|result [7]

	.dataa(gnd),
	.datab(!\alunit|result [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1645 .extended_lut = "off";
defparam \rf|RAM~1645 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \rf|RAM~1645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y21_N38
dffeas \rf|RAM~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1645_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~55 .is_wysiwyg = "true";
defparam \rf|RAM~55 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N15
cyclonev_lcell_comb \rf|RAM~7feeder (
// Equation(s):
// \rf|RAM~7feeder_combout  = \alunit|result [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~7feeder .extended_lut = "off";
defparam \rf|RAM~7feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y21_N17
dffeas \rf|RAM~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~7 .is_wysiwyg = "true";
defparam \rf|RAM~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N30
cyclonev_lcell_comb \rf|RAM~1264 (
// Equation(s):
// \rf|RAM~1264_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~7_q )) # (\ra2[0]~input_o  & (((\rf|RAM~23_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~39_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~55_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~39_q ),
	.datad(!\rf|RAM~23_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~55_q ),
	.datag(!\rf|RAM~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1264 .extended_lut = "on";
defparam \rf|RAM~1264 .lut_mask = 64'h193B3B3B193B1919;
defparam \rf|RAM~1264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y22_N44
dffeas \rf|RAM~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~103 .is_wysiwyg = "true";
defparam \rf|RAM~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N42
cyclonev_lcell_comb \rf|RAM~1614 (
// Equation(s):
// \rf|RAM~1614_combout  = ( !\alunit|result [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1614 .extended_lut = "off";
defparam \rf|RAM~1614 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1614 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N44
dffeas \rf|RAM~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~87 .is_wysiwyg = "true";
defparam \rf|RAM~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N36
cyclonev_lcell_comb \rf|RAM~119feeder (
// Equation(s):
// \rf|RAM~119feeder_combout  = ( \alunit|result [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~119feeder .extended_lut = "off";
defparam \rf|RAM~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N38
dffeas \rf|RAM~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~119 .is_wysiwyg = "true";
defparam \rf|RAM~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y22_N35
dffeas \rf|RAM~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~71 .is_wysiwyg = "true";
defparam \rf|RAM~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N48
cyclonev_lcell_comb \rf|RAM~733 (
// Equation(s):
// \rf|RAM~733_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & (\rf|RAM~1264_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1264_combout  & (\rf|RAM~71_q )) # (\rf|RAM~1264_combout  & (((!\rf|RAM~87_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & (\rf|RAM~1264_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1264_combout  & (\rf|RAM~103_q )) # (\rf|RAM~1264_combout  & (((\rf|RAM~119_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~1264_combout ),
	.datac(!\rf|RAM~103_q ),
	.datad(!\rf|RAM~87_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~119_q ),
	.datag(!\rf|RAM~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~733 .extended_lut = "on";
defparam \rf|RAM~733 .lut_mask = 64'h3726262637263737;
defparam \rf|RAM~733 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y26_N56
dffeas \rf|RAM~503 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~503 .is_wysiwyg = "true";
defparam \rf|RAM~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N5
dffeas \rf|RAM~487 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~487 .is_wysiwyg = "true";
defparam \rf|RAM~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y19_N32
dffeas \rf|RAM~471 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~471 .is_wysiwyg = "true";
defparam \rf|RAM~471 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y27_N12
cyclonev_lcell_comb \rf|RAM~423feeder (
// Equation(s):
// \rf|RAM~423feeder_combout  = \alunit|result [7]

	.dataa(gnd),
	.datab(!\alunit|result [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~423feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~423feeder .extended_lut = "off";
defparam \rf|RAM~423feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~423feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y27_N14
dffeas \rf|RAM~423 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~423 .is_wysiwyg = "true";
defparam \rf|RAM~423 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N30
cyclonev_lcell_comb \rf|RAM~439feeder (
// Equation(s):
// \rf|RAM~439feeder_combout  = \alunit|result [7]

	.dataa(!\alunit|result [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~439feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~439feeder .extended_lut = "off";
defparam \rf|RAM~439feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~439feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y26_N32
dffeas \rf|RAM~439 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~439 .is_wysiwyg = "true";
defparam \rf|RAM~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y26_N50
dffeas \rf|RAM~407 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~407 .is_wysiwyg = "true";
defparam \rf|RAM~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y26_N29
dffeas \rf|RAM~391 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~391 .is_wysiwyg = "true";
defparam \rf|RAM~391 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N24
cyclonev_lcell_comb \rf|RAM~1276 (
// Equation(s):
// \rf|RAM~1276_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~391_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~407_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~423_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~439_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~423_q ),
	.datad(!\rf|RAM~439_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~407_q ),
	.datag(!\rf|RAM~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1276 .extended_lut = "on";
defparam \rf|RAM~1276 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y26_N5
dffeas \rf|RAM~455 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~455 .is_wysiwyg = "true";
defparam \rf|RAM~455 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N54
cyclonev_lcell_comb \rf|RAM~745 (
// Equation(s):
// \rf|RAM~745_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & (((\rf|RAM~1276_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1276_combout  & (\rf|RAM~455_q )) # (\rf|RAM~1276_combout  & ((\rf|RAM~471_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1276_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1276_combout  & ((\rf|RAM~487_q ))) # (\rf|RAM~1276_combout  & (\rf|RAM~503_q ))))) ) )

	.dataa(!\rf|RAM~503_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~487_q ),
	.datad(!\rf|RAM~471_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1276_combout ),
	.datag(!\rf|RAM~455_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~745 .extended_lut = "on";
defparam \rf|RAM~745 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rf|RAM~745 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N29
dffeas \rf|RAM~183 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~183 .is_wysiwyg = "true";
defparam \rf|RAM~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N26
dffeas \rf|RAM~167 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~167 .is_wysiwyg = "true";
defparam \rf|RAM~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N18
cyclonev_lcell_comb \rf|RAM~1646 (
// Equation(s):
// \rf|RAM~1646_combout  = ( !\alunit|result [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1646 .extended_lut = "off";
defparam \rf|RAM~1646 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1646 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N20
dffeas \rf|RAM~151 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1646_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~151 .is_wysiwyg = "true";
defparam \rf|RAM~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N43
dffeas \rf|RAM~135 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~135 .is_wysiwyg = "true";
defparam \rf|RAM~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N0
cyclonev_lcell_comb \rf|RAM~1268 (
// Equation(s):
// \rf|RAM~1268_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~135_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~151_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~167_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~183_q ))) ) )

	.dataa(!\rf|RAM~183_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~167_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~151_q ),
	.datag(!\rf|RAM~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1268 .extended_lut = "on";
defparam \rf|RAM~1268 .lut_mask = 64'h3F331D330C331D33;
defparam \rf|RAM~1268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N57
cyclonev_lcell_comb \rf|RAM~215feeder (
// Equation(s):
// \rf|RAM~215feeder_combout  = ( \alunit|result [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~215feeder .extended_lut = "off";
defparam \rf|RAM~215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N59
dffeas \rf|RAM~215 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~215 .is_wysiwyg = "true";
defparam \rf|RAM~215 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N39
cyclonev_lcell_comb \rf|RAM~231feeder (
// Equation(s):
// \rf|RAM~231feeder_combout  = ( \alunit|result [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~231feeder .extended_lut = "off";
defparam \rf|RAM~231feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~231feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N40
dffeas \rf|RAM~231 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~231 .is_wysiwyg = "true";
defparam \rf|RAM~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y21_N59
dffeas \rf|RAM~247 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~247 .is_wysiwyg = "true";
defparam \rf|RAM~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y21_N49
dffeas \rf|RAM~199 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~199 .is_wysiwyg = "true";
defparam \rf|RAM~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N30
cyclonev_lcell_comb \rf|RAM~737 (
// Equation(s):
// \rf|RAM~737_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1268_combout  & (((\rf|RAM~199_q  & (\ra2[2]~input_o ))))) # (\rf|RAM~1268_combout  & ((((!\ra2[2]~input_o ))) # (\rf|RAM~215_q ))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1268_combout  & 
// (((\rf|RAM~231_q  & (\ra2[2]~input_o ))))) # (\rf|RAM~1268_combout  & ((((!\ra2[2]~input_o ) # (\rf|RAM~247_q ))))) ) )

	.dataa(!\rf|RAM~1268_combout ),
	.datab(!\rf|RAM~215_q ),
	.datac(!\rf|RAM~231_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~247_q ),
	.datag(!\rf|RAM~199_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~737 .extended_lut = "on";
defparam \rf|RAM~737 .lut_mask = 64'h551B550A551B555F;
defparam \rf|RAM~737 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N24
cyclonev_lcell_comb \rf|RAM~749 (
// Equation(s):
// \rf|RAM~749_combout  = ( \rf|RAM~745_combout  & ( \rf|RAM~737_combout  & ( ((!\ra2[4]~input_o  & ((\rf|RAM~733_combout ))) # (\ra2[4]~input_o  & (\rf|RAM~741_combout ))) # (\ra2[3]~input_o ) ) ) ) # ( !\rf|RAM~745_combout  & ( \rf|RAM~737_combout  & ( 
// (!\ra2[4]~input_o  & (((\rf|RAM~733_combout )) # (\ra2[3]~input_o ))) # (\ra2[4]~input_o  & (!\ra2[3]~input_o  & (\rf|RAM~741_combout ))) ) ) ) # ( \rf|RAM~745_combout  & ( !\rf|RAM~737_combout  & ( (!\ra2[4]~input_o  & (!\ra2[3]~input_o  & 
// ((\rf|RAM~733_combout )))) # (\ra2[4]~input_o  & (((\rf|RAM~741_combout )) # (\ra2[3]~input_o ))) ) ) ) # ( !\rf|RAM~745_combout  & ( !\rf|RAM~737_combout  & ( (!\ra2[3]~input_o  & ((!\ra2[4]~input_o  & ((\rf|RAM~733_combout ))) # (\ra2[4]~input_o  & 
// (\rf|RAM~741_combout )))) ) ) )

	.dataa(!\ra2[4]~input_o ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\rf|RAM~741_combout ),
	.datad(!\rf|RAM~733_combout ),
	.datae(!\rf|RAM~745_combout ),
	.dataf(!\rf|RAM~737_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~749 .extended_lut = "off";
defparam \rf|RAM~749 .lut_mask = 64'h048C159D26AE37BF;
defparam \rf|RAM~749 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N51
cyclonev_lcell_comb \rf|RAM~1615 (
// Equation(s):
// \rf|RAM~1615_combout  = ( !\alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1615 .extended_lut = "off";
defparam \rf|RAM~1615 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1615 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y21_N53
dffeas \rf|RAM~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1615_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~86 .is_wysiwyg = "true";
defparam \rf|RAM~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y22_N38
dffeas \rf|RAM~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~102 .is_wysiwyg = "true";
defparam \rf|RAM~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y22_N26
dffeas \rf|RAM~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~22 .is_wysiwyg = "true";
defparam \rf|RAM~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N24
cyclonev_lcell_comb \rf|RAM~38feeder (
// Equation(s):
// \rf|RAM~38feeder_combout  = \alunit|result [6]

	.dataa(gnd),
	.datab(!\alunit|result [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~38feeder .extended_lut = "off";
defparam \rf|RAM~38feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y22_N26
dffeas \rf|RAM~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~38 .is_wysiwyg = "true";
defparam \rf|RAM~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N45
cyclonev_lcell_comb \rf|RAM~1647 (
// Equation(s):
// \rf|RAM~1647_combout  = ( !\alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1647 .extended_lut = "off";
defparam \rf|RAM~1647 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y21_N47
dffeas \rf|RAM~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1647_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~54 .is_wysiwyg = "true";
defparam \rf|RAM~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N3
cyclonev_lcell_comb \rf|RAM~6feeder (
// Equation(s):
// \rf|RAM~6feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~6feeder .extended_lut = "off";
defparam \rf|RAM~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y21_N5
dffeas \rf|RAM~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~6 .is_wysiwyg = "true";
defparam \rf|RAM~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N24
cyclonev_lcell_comb \rf|RAM~1280 (
// Equation(s):
// \rf|RAM~1280_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (((\rf|RAM~6_q )))) # (\ra2[0]~input_o  & (\rf|RAM~22_q )))) # (\ra2[2]~input_o  & ((((\ra2[0]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~38_q )) # (\ra2[0]~input_o  & ((!\rf|RAM~54_q ))))) # (\ra2[2]~input_o  & (((\ra2[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~22_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~38_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~54_q ),
	.datag(!\rf|RAM~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1280 .extended_lut = "on";
defparam \rf|RAM~1280 .lut_mask = 64'h0C770CFF0C770C33;
defparam \rf|RAM~1280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y22_N14
dffeas \rf|RAM~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~118 .is_wysiwyg = "true";
defparam \rf|RAM~118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N12
cyclonev_lcell_comb \rf|RAM~70feeder (
// Equation(s):
// \rf|RAM~70feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~70feeder .extended_lut = "off";
defparam \rf|RAM~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y22_N14
dffeas \rf|RAM~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~70 .is_wysiwyg = "true";
defparam \rf|RAM~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N12
cyclonev_lcell_comb \rf|RAM~750 (
// Equation(s):
// \rf|RAM~750_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1280_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1280_combout  & (((\rf|RAM~70_q )))) # (\rf|RAM~1280_combout  & (!\rf|RAM~86_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1280_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1280_combout  & (\rf|RAM~102_q )) # (\rf|RAM~1280_combout  & ((\rf|RAM~118_q )))))) ) )

	.dataa(!\rf|RAM~86_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~102_q ),
	.datad(!\rf|RAM~1280_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~118_q ),
	.datag(!\rf|RAM~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~750 .extended_lut = "on";
defparam \rf|RAM~750 .lut_mask = 64'h03EE03CC03EE03FF;
defparam \rf|RAM~750 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N56
dffeas \rf|RAM~406 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~406 .is_wysiwyg = "true";
defparam \rf|RAM~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N47
dffeas \rf|RAM~422 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~422 .is_wysiwyg = "true";
defparam \rf|RAM~422 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N9
cyclonev_lcell_comb \rf|RAM~438feeder (
// Equation(s):
// \rf|RAM~438feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~438feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~438feeder .extended_lut = "off";
defparam \rf|RAM~438feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~438feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N11
dffeas \rf|RAM~438 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~438 .is_wysiwyg = "true";
defparam \rf|RAM~438 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y25_N15
cyclonev_lcell_comb \rf|RAM~390feeder (
// Equation(s):
// \rf|RAM~390feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~390feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~390feeder .extended_lut = "off";
defparam \rf|RAM~390feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~390feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y25_N17
dffeas \rf|RAM~390 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~390feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~390 .is_wysiwyg = "true";
defparam \rf|RAM~390 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N0
cyclonev_lcell_comb \rf|RAM~1292 (
// Equation(s):
// \rf|RAM~1292_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~390_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~406_q ))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~422_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~438_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~406_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~422_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~438_q ),
	.datag(!\rf|RAM~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1292 .extended_lut = "on";
defparam \rf|RAM~1292 .lut_mask = 64'h1D330C331D333F33;
defparam \rf|RAM~1292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N30
cyclonev_lcell_comb \rf|RAM~486feeder (
// Equation(s):
// \rf|RAM~486feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~486feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~486feeder .extended_lut = "off";
defparam \rf|RAM~486feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~486feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N32
dffeas \rf|RAM~486 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~486feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~486 .is_wysiwyg = "true";
defparam \rf|RAM~486 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N51
cyclonev_lcell_comb \rf|RAM~470feeder (
// Equation(s):
// \rf|RAM~470feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~470feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~470feeder .extended_lut = "off";
defparam \rf|RAM~470feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~470feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N53
dffeas \rf|RAM~470 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~470 .is_wysiwyg = "true";
defparam \rf|RAM~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N20
dffeas \rf|RAM~502 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~502 .is_wysiwyg = "true";
defparam \rf|RAM~502 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N15
cyclonev_lcell_comb \rf|RAM~454feeder (
// Equation(s):
// \rf|RAM~454feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~454feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~454feeder .extended_lut = "off";
defparam \rf|RAM~454feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~454feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N17
dffeas \rf|RAM~454 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~454feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~454 .is_wysiwyg = "true";
defparam \rf|RAM~454 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N18
cyclonev_lcell_comb \rf|RAM~762 (
// Equation(s):
// \rf|RAM~762_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1292_combout  & (\ra2[2]~input_o  & (\rf|RAM~454_q ))) # (\rf|RAM~1292_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~470_q ))))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1292_combout  & 
// (\ra2[2]~input_o  & (\rf|RAM~486_q ))) # (\rf|RAM~1292_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~502_q ))))) ) )

	.dataa(!\rf|RAM~1292_combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~486_q ),
	.datad(!\rf|RAM~470_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~502_q ),
	.datag(!\rf|RAM~454_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~762 .extended_lut = "on";
defparam \rf|RAM~762 .lut_mask = 64'h4657464646575757;
defparam \rf|RAM~762 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y22_N14
dffeas \rf|RAM~214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~214 .is_wysiwyg = "true";
defparam \rf|RAM~214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N6
cyclonev_lcell_comb \rf|RAM~230feeder (
// Equation(s):
// \rf|RAM~230feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~230feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~230feeder .extended_lut = "off";
defparam \rf|RAM~230feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~230feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N8
dffeas \rf|RAM~230 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~230 .is_wysiwyg = "true";
defparam \rf|RAM~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N56
dffeas \rf|RAM~166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~166 .is_wysiwyg = "true";
defparam \rf|RAM~166 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N42
cyclonev_lcell_comb \rf|RAM~1648 (
// Equation(s):
// \rf|RAM~1648_combout  = ( !\alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1648 .extended_lut = "off";
defparam \rf|RAM~1648 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1648 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y22_N44
dffeas \rf|RAM~150 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1648_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~150 .is_wysiwyg = "true";
defparam \rf|RAM~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y22_N35
dffeas \rf|RAM~182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~182 .is_wysiwyg = "true";
defparam \rf|RAM~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N38
dffeas \rf|RAM~134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~134 .is_wysiwyg = "true";
defparam \rf|RAM~134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N54
cyclonev_lcell_comb \rf|RAM~1284 (
// Equation(s):
// \rf|RAM~1284_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~134_q ))) # (\ra2[0]~input_o  & ((((!\rf|RAM~150_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~166_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~182_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~166_q ),
	.datad(!\rf|RAM~150_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~182_q ),
	.datag(!\rf|RAM~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1284 .extended_lut = "on";
defparam \rf|RAM~1284 .lut_mask = 64'h5D1919195D195D5D;
defparam \rf|RAM~1284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N21
cyclonev_lcell_comb \rf|RAM~198feeder (
// Equation(s):
// \rf|RAM~198feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~198feeder .extended_lut = "off";
defparam \rf|RAM~198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N23
dffeas \rf|RAM~198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~198 .is_wysiwyg = "true";
defparam \rf|RAM~198 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N21
cyclonev_lcell_comb \rf|RAM~754 (
// Equation(s):
// \rf|RAM~754_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1284_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1284_combout  & (((\rf|RAM~198_q )))) # (\rf|RAM~1284_combout  & (\rf|RAM~214_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1284_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1284_combout  & (\rf|RAM~230_q )) # (\rf|RAM~1284_combout  & ((\rf|RAM~246_q )))))) ) )

	.dataa(!\rf|RAM~214_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~230_q ),
	.datad(!\rf|RAM~1284_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~246_q ),
	.datag(!\rf|RAM~198_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~754 .extended_lut = "on";
defparam \rf|RAM~754 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rf|RAM~754 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N39
cyclonev_lcell_comb \rf|RAM~342feeder (
// Equation(s):
// \rf|RAM~342feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~342feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~342feeder .extended_lut = "off";
defparam \rf|RAM~342feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~342feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y19_N41
dffeas \rf|RAM~342 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~342 .is_wysiwyg = "true";
defparam \rf|RAM~342 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N36
cyclonev_lcell_comb \rf|RAM~358feeder (
// Equation(s):
// \rf|RAM~358feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~358feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~358feeder .extended_lut = "off";
defparam \rf|RAM~358feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~358feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y22_N38
dffeas \rf|RAM~358 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~358 .is_wysiwyg = "true";
defparam \rf|RAM~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N26
dffeas \rf|RAM~310 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~310 .is_wysiwyg = "true";
defparam \rf|RAM~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N40
dffeas \rf|RAM~294 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~294 .is_wysiwyg = "true";
defparam \rf|RAM~294 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N15
cyclonev_lcell_comb \rf|RAM~278feeder (
// Equation(s):
// \rf|RAM~278feeder_combout  = ( \alunit|result [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~278feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~278feeder .extended_lut = "off";
defparam \rf|RAM~278feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~278feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y19_N17
dffeas \rf|RAM~278 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~278 .is_wysiwyg = "true";
defparam \rf|RAM~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N37
dffeas \rf|RAM~262 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~262 .is_wysiwyg = "true";
defparam \rf|RAM~262 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N24
cyclonev_lcell_comb \rf|RAM~1288 (
// Equation(s):
// \rf|RAM~1288_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~262_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~278_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~294_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~310_q ))) ) )

	.dataa(!\rf|RAM~310_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~294_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~278_q ),
	.datag(!\rf|RAM~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1288 .extended_lut = "on";
defparam \rf|RAM~1288 .lut_mask = 64'h0C331D333F331D33;
defparam \rf|RAM~1288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N50
dffeas \rf|RAM~374 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~374 .is_wysiwyg = "true";
defparam \rf|RAM~374 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N45
cyclonev_lcell_comb \rf|RAM~326feeder (
// Equation(s):
// \rf|RAM~326feeder_combout  = \alunit|result [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~326feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~326feeder .extended_lut = "off";
defparam \rf|RAM~326feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~326feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N47
dffeas \rf|RAM~326 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~326 .is_wysiwyg = "true";
defparam \rf|RAM~326 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N48
cyclonev_lcell_comb \rf|RAM~758 (
// Equation(s):
// \rf|RAM~758_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1288_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1288_combout  & (((\rf|RAM~326_q )))) # (\rf|RAM~1288_combout  & (\rf|RAM~342_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1288_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1288_combout  & (\rf|RAM~358_q )) # (\rf|RAM~1288_combout  & ((\rf|RAM~374_q )))))) ) )

	.dataa(!\rf|RAM~342_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~358_q ),
	.datad(!\rf|RAM~1288_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~374_q ),
	.datag(!\rf|RAM~326_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~758 .extended_lut = "on";
defparam \rf|RAM~758 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rf|RAM~758 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N36
cyclonev_lcell_comb \rf|RAM~766 (
// Equation(s):
// \rf|RAM~766_combout  = ( \rf|RAM~754_combout  & ( \rf|RAM~758_combout  & ( (!\ra2[3]~input_o  & (((\ra2[4]~input_o )) # (\rf|RAM~750_combout ))) # (\ra2[3]~input_o  & (((!\ra2[4]~input_o ) # (\rf|RAM~762_combout )))) ) ) ) # ( !\rf|RAM~754_combout  & ( 
// \rf|RAM~758_combout  & ( (!\ra2[3]~input_o  & (((\ra2[4]~input_o )) # (\rf|RAM~750_combout ))) # (\ra2[3]~input_o  & (((\ra2[4]~input_o  & \rf|RAM~762_combout )))) ) ) ) # ( \rf|RAM~754_combout  & ( !\rf|RAM~758_combout  & ( (!\ra2[3]~input_o  & 
// (\rf|RAM~750_combout  & (!\ra2[4]~input_o ))) # (\ra2[3]~input_o  & (((!\ra2[4]~input_o ) # (\rf|RAM~762_combout )))) ) ) ) # ( !\rf|RAM~754_combout  & ( !\rf|RAM~758_combout  & ( (!\ra2[3]~input_o  & (\rf|RAM~750_combout  & (!\ra2[4]~input_o ))) # 
// (\ra2[3]~input_o  & (((\ra2[4]~input_o  & \rf|RAM~762_combout )))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\rf|RAM~750_combout ),
	.datac(!\ra2[4]~input_o ),
	.datad(!\rf|RAM~762_combout ),
	.datae(!\rf|RAM~754_combout ),
	.dataf(!\rf|RAM~758_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~766 .extended_lut = "off";
defparam \rf|RAM~766 .lut_mask = 64'h202570752A2F7A7F;
defparam \rf|RAM~766 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N54
cyclonev_lcell_comb \alunit|Mux6~0 (
// Equation(s):
// \alunit|Mux6~0_combout  = ( \alucont[3]~input_o  & ( \rf|RAM~902_combout  & ( (\alucont[0]~input_o  & \rf|WideOr0~combout ) ) ) ) # ( !\alucont[3]~input_o  & ( \rf|RAM~902_combout  & ( (!\alucont[0]~input_o  & (\rf|WideOr1~combout  & (\rf|WideOr0~combout  
// & \rf|RAM~766_combout ))) # (\alucont[0]~input_o  & (((\rf|WideOr1~combout  & \rf|RAM~766_combout )) # (\rf|WideOr0~combout ))) ) ) ) # ( !\alucont[3]~input_o  & ( !\rf|RAM~902_combout  & ( (\alucont[0]~input_o  & (\rf|WideOr1~combout  & 
// \rf|RAM~766_combout )) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|WideOr0~combout ),
	.datad(!\rf|RAM~766_combout ),
	.datae(!\alucont[3]~input_o ),
	.dataf(!\rf|RAM~902_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux6~0 .extended_lut = "off";
defparam \alunit|Mux6~0 .lut_mask = 64'h0011000005170505;
defparam \alunit|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N18
cyclonev_lcell_comb \alunit|Add0~25 (
// Equation(s):
// \alunit|Add0~25_sumout  = SUM(( (\rf|WideOr1~combout  & \rf|RAM~766_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~902_combout ) ) + ( \alunit|Add0~22  ))
// \alunit|Add0~26  = CARRY(( (\rf|WideOr1~combout  & \rf|RAM~766_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~902_combout ) ) + ( \alunit|Add0~22  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~902_combout ),
	.datad(!\rf|RAM~766_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~25_sumout ),
	.cout(\alunit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~25 .extended_lut = "off";
defparam \alunit|Add0~25 .lut_mask = 64'h0000FAFA00000033;
defparam \alunit|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N45
cyclonev_lcell_comb \alunit|result~2 (
// Equation(s):
// \alunit|result~2_combout  = ( \rf|RAM~902_combout  & ( \rf|RAM~766_combout  & ( !\rf|WideOr0~combout  $ (!\rf|WideOr1~combout ) ) ) ) # ( !\rf|RAM~902_combout  & ( \rf|RAM~766_combout  & ( \rf|WideOr1~combout  ) ) ) # ( \rf|RAM~902_combout  & ( 
// !\rf|RAM~766_combout  & ( \rf|WideOr0~combout  ) ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(gnd),
	.datac(!\rf|WideOr1~combout ),
	.datad(gnd),
	.datae(!\rf|RAM~902_combout ),
	.dataf(!\rf|RAM~766_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result~2 .extended_lut = "off";
defparam \alunit|result~2 .lut_mask = 64'h000055550F0F5A5A;
defparam \alunit|result~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N18
cyclonev_lcell_comb \alunit|Add4~25 (
// Equation(s):
// \alunit|Add4~25_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~902_combout ) ) + ( GND ) + ( \alunit|Add4~22  ))
// \alunit|Add4~26  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~902_combout ) ) + ( GND ) + ( \alunit|Add4~22  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|RAM~902_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~25_sumout ),
	.cout(\alunit|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~25 .extended_lut = "off";
defparam \alunit|Add4~25 .lut_mask = 64'h0000FFFF00000055;
defparam \alunit|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N36
cyclonev_lcell_comb \alunit|Mux6~1 (
// Equation(s):
// \alunit|Mux6~1_combout  = ( \alunit|Add4~25_sumout  & ( \alunit|Mux2~5_combout  & ( (\alunit|result~2_combout ) # (\alunit|Mux4~1_combout ) ) ) ) # ( !\alunit|Add4~25_sumout  & ( \alunit|Mux2~5_combout  & ( (!\alunit|Mux4~1_combout  & 
// \alunit|result~2_combout ) ) ) ) # ( \alunit|Add4~25_sumout  & ( !\alunit|Mux2~5_combout  & ( (!\alunit|Mux4~1_combout  & (\alunit|Mux6~0_combout )) # (\alunit|Mux4~1_combout  & ((\alunit|Add0~25_sumout ))) ) ) ) # ( !\alunit|Add4~25_sumout  & ( 
// !\alunit|Mux2~5_combout  & ( (!\alunit|Mux4~1_combout  & (\alunit|Mux6~0_combout )) # (\alunit|Mux4~1_combout  & ((\alunit|Add0~25_sumout ))) ) ) )

	.dataa(!\alunit|Mux4~1_combout ),
	.datab(!\alunit|Mux6~0_combout ),
	.datac(!\alunit|Add0~25_sumout ),
	.datad(!\alunit|result~2_combout ),
	.datae(!\alunit|Add4~25_sumout ),
	.dataf(!\alunit|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux6~1 .extended_lut = "off";
defparam \alunit|Mux6~1 .lut_mask = 64'h2727272700AA55FF;
defparam \alunit|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N27
cyclonev_lcell_comb \alunit|Add1~25 (
// Equation(s):
// \alunit|Add1~25_sumout  = SUM(( (!\rf|WideOr1~combout ) # (!\rf|RAM~766_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~902_combout ) ) + ( \alunit|Add1~22  ))
// \alunit|Add1~26  = CARRY(( (!\rf|WideOr1~combout ) # (!\rf|RAM~766_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~902_combout ) ) + ( \alunit|Add1~22  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~902_combout ),
	.datad(!\rf|RAM~766_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~25_sumout ),
	.cout(\alunit|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~25 .extended_lut = "off";
defparam \alunit|Add1~25 .lut_mask = 64'h0000FCFC0000FFAA;
defparam \alunit|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N36
cyclonev_lcell_comb \alunit|ShiftLeft0~1 (
// Equation(s):
// \alunit|ShiftLeft0~1_combout  = ( \rf|RAM~562_combout  & ( \rf|RAM~528_combout  & ( (\rf|WideOr0~combout  & ((!\rf|WideOr1~combout  & ((\rf|RAM~834_combout ))) # (\rf|WideOr1~combout  & (!\rf|RAM~545_combout )))) ) ) ) # ( !\rf|RAM~562_combout  & ( 
// \rf|RAM~528_combout  & ( (\rf|WideOr0~combout  & (\rf|RAM~834_combout  & ((!\rf|RAM~545_combout ) # (!\rf|WideOr1~combout )))) ) ) ) # ( \rf|RAM~562_combout  & ( !\rf|RAM~528_combout  & ( (\rf|WideOr0~combout  & (!\rf|WideOr1~combout  & 
// \rf|RAM~834_combout )) ) ) ) # ( !\rf|RAM~562_combout  & ( !\rf|RAM~528_combout  & ( (\rf|WideOr0~combout  & (\rf|RAM~834_combout  & ((!\rf|RAM~545_combout ) # (!\rf|WideOr1~combout )))) ) ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|RAM~545_combout ),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|RAM~834_combout ),
	.datae(!\rf|RAM~562_combout ),
	.dataf(!\rf|RAM~528_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~1 .extended_lut = "off";
defparam \alunit|ShiftLeft0~1 .lut_mask = 64'h0054005000540454;
defparam \alunit|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N33
cyclonev_lcell_comb \alunit|ShiftLeft0~2 (
// Equation(s):
// \alunit|ShiftLeft0~2_combout  = ( !\rf|RAM~562_combout  & ( \rf|RAM~817_combout  & ( (\rf|WideOr0~combout  & (\rf|RAM~545_combout  & \rf|WideOr1~combout )) ) ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(gnd),
	.datac(!\rf|RAM~545_combout ),
	.datad(!\rf|WideOr1~combout ),
	.datae(!\rf|RAM~562_combout ),
	.dataf(!\rf|RAM~817_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~2 .extended_lut = "off";
defparam \alunit|ShiftLeft0~2 .lut_mask = 64'h0000000000050000;
defparam \alunit|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N12
cyclonev_lcell_comb \alunit|ShiftLeft0~6 (
// Equation(s):
// \alunit|ShiftLeft0~6_combout  = ( !\alunit|ShiftLeft0~2_combout  & ( !\alunit|ShiftLeft0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alunit|ShiftLeft0~1_combout ),
	.datae(gnd),
	.dataf(!\alunit|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~6 .extended_lut = "off";
defparam \alunit|ShiftLeft0~6 .lut_mask = 64'hFF00FF0000000000;
defparam \alunit|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N15
cyclonev_lcell_comb \rf|rd2[6]~5 (
// Equation(s):
// \rf|rd2[6]~5_combout  = (\rf|WideOr1~combout  & \rf|RAM~766_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|RAM~766_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[6]~5 .extended_lut = "off";
defparam \rf|rd2[6]~5 .lut_mask = 64'h000F000F000F000F;
defparam \rf|rd2[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N39
cyclonev_lcell_comb \rf|rd1[6]~6 (
// Equation(s):
// \rf|rd1[6]~6_combout  = ( \rf|RAM~902_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~902_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[6]~6 .extended_lut = "off";
defparam \rf|rd1[6]~6 .lut_mask = 64'h0000000000FF00FF;
defparam \rf|rd1[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N42
cyclonev_lcell_comb \alunit|ShiftLeft0~7 (
// Equation(s):
// \alunit|ShiftLeft0~7_combout  = ( \rf|rd1[5]~5_combout  & ( \rf|rd1[3]~3_combout  & ( ((!\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd1[4]~4_combout ))) # (\rf|rd2[0]~0_combout ) ) ) ) # ( !\rf|rd1[5]~5_combout  & ( 
// \rf|rd1[3]~3_combout  & ( (!\rf|rd2[0]~0_combout  & ((!\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd1[4]~4_combout )))) # (\rf|rd2[0]~0_combout  & (((\rf|rd2[1]~1_combout )))) ) ) ) # ( \rf|rd1[5]~5_combout  & ( 
// !\rf|rd1[3]~3_combout  & ( (!\rf|rd2[0]~0_combout  & ((!\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd1[4]~4_combout )))) # (\rf|rd2[0]~0_combout  & (((!\rf|rd2[1]~1_combout )))) ) ) ) # ( !\rf|rd1[5]~5_combout  & ( 
// !\rf|rd1[3]~3_combout  & ( (!\rf|rd2[0]~0_combout  & ((!\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd1[4]~4_combout )))) ) ) )

	.dataa(!\rf|rd1[4]~4_combout ),
	.datab(!\rf|rd2[0]~0_combout ),
	.datac(!\rf|rd1[6]~6_combout ),
	.datad(!\rf|rd2[1]~1_combout ),
	.datae(!\rf|rd1[5]~5_combout ),
	.dataf(!\rf|rd1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~7 .extended_lut = "off";
defparam \alunit|ShiftLeft0~7 .lut_mask = 64'h0C443F440C773F77;
defparam \alunit|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N12
cyclonev_lcell_comb \alunit|Mux6~2 (
// Equation(s):
// \alunit|Mux6~2_combout  = ( \rf|rd2[2]~2_combout  & ( \alunit|ShiftLeft0~7_combout  & ( (!\alucont[0]~input_o  & (((\rf|rd2[6]~5_combout )))) # (\alucont[0]~input_o  & (!\alunit|ShiftLeft0~6_combout  & (!\alunit|Mux4~3_combout ))) ) ) ) # ( 
// !\rf|rd2[2]~2_combout  & ( \alunit|ShiftLeft0~7_combout  & ( (!\alucont[0]~input_o  & ((\rf|rd2[6]~5_combout ))) # (\alucont[0]~input_o  & (!\alunit|Mux4~3_combout )) ) ) ) # ( \rf|rd2[2]~2_combout  & ( !\alunit|ShiftLeft0~7_combout  & ( 
// (!\alucont[0]~input_o  & (((\rf|rd2[6]~5_combout )))) # (\alucont[0]~input_o  & (!\alunit|ShiftLeft0~6_combout  & (!\alunit|Mux4~3_combout ))) ) ) ) # ( !\rf|rd2[2]~2_combout  & ( !\alunit|ShiftLeft0~7_combout  & ( (!\alucont[0]~input_o  & 
// \rf|rd2[6]~5_combout ) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(!\alunit|ShiftLeft0~6_combout ),
	.datac(!\alunit|Mux4~3_combout ),
	.datad(!\rf|rd2[6]~5_combout ),
	.datae(!\rf|rd2[2]~2_combout ),
	.dataf(!\alunit|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux6~2 .extended_lut = "off";
defparam \alunit|Mux6~2 .lut_mask = 64'h00AA40EA50FA40EA;
defparam \alunit|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N51
cyclonev_lcell_comb \alunit|Mux6~3 (
// Equation(s):
// \alunit|Mux6~3_combout  = ( \alunit|Add1~25_sumout  & ( \alunit|Mux6~2_combout  & ( (\alucont[2]~input_o ) # (\alunit|Mux6~1_combout ) ) ) ) # ( !\alunit|Add1~25_sumout  & ( \alunit|Mux6~2_combout  & ( (!\alucont[2]~input_o  & ((\alunit|Mux6~1_combout ))) 
// # (\alucont[2]~input_o  & (\alucont[1]~input_o )) ) ) ) # ( \alunit|Add1~25_sumout  & ( !\alunit|Mux6~2_combout  & ( (!\alucont[2]~input_o  & ((\alunit|Mux6~1_combout ))) # (\alucont[2]~input_o  & (!\alucont[1]~input_o )) ) ) ) # ( !\alunit|Add1~25_sumout 
//  & ( !\alunit|Mux6~2_combout  & ( (\alunit|Mux6~1_combout  & !\alucont[2]~input_o ) ) ) )

	.dataa(!\alucont[1]~input_o ),
	.datab(!\alunit|Mux6~1_combout ),
	.datac(gnd),
	.datad(!\alucont[2]~input_o ),
	.datae(!\alunit|Add1~25_sumout ),
	.dataf(!\alunit|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux6~3 .extended_lut = "off";
defparam \alunit|Mux6~3 .lut_mask = 64'h330033AA335533FF;
defparam \alunit|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N24
cyclonev_lcell_comb \alunit|result[6] (
// Equation(s):
// \alunit|result [6] = ( \alunit|Mux16~0_combout  & ( \alunit|result [6] ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|result [6] & ( \alunit|Mux6~3_combout  ) ) ) # ( !\alunit|Mux16~0_combout  & ( !\alunit|result [6] & ( \alunit|Mux6~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\alunit|Mux6~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|Mux16~0_combout ),
	.dataf(!\alunit|result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[6] .extended_lut = "off";
defparam \alunit|result[6] .lut_mask = 64'h333300003333FFFF;
defparam \alunit|result[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y22_N14
dffeas \rf|RAM~246 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~246 .is_wysiwyg = "true";
defparam \rf|RAM~246 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N54
cyclonev_lcell_comb \rf|RAM~1412 (
// Equation(s):
// \rf|RAM~1412_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~134_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~150_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~166_q )) # (\ra1[0]~input_o  & (((\rf|RAM~182_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~166_q ),
	.datad(!\rf|RAM~150_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~182_q ),
	.datag(!\rf|RAM~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1412 .extended_lut = "on";
defparam \rf|RAM~1412 .lut_mask = 64'h3B1919193B193B3B;
defparam \rf|RAM~1412 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N12
cyclonev_lcell_comb \rf|RAM~890 (
// Equation(s):
// \rf|RAM~890_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1412_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1412_combout  & (\rf|RAM~198_q )) # (\rf|RAM~1412_combout  & ((\rf|RAM~214_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1412_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1412_combout  & (((\rf|RAM~230_q )))) # (\rf|RAM~1412_combout  & (\rf|RAM~246_q )))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~246_q ),
	.datac(!\rf|RAM~230_q ),
	.datad(!\rf|RAM~1412_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~214_q ),
	.datag(!\rf|RAM~198_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~890_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~890 .extended_lut = "on";
defparam \rf|RAM~890 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \rf|RAM~890 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N54
cyclonev_lcell_comb \rf|RAM~1420 (
// Equation(s):
// \rf|RAM~1420_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (((\rf|RAM~390_q )))) # (\ra1[0]~input_o  & (\rf|RAM~406_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~422_q )) # (\ra1[0]~input_o  & ((\rf|RAM~438_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~406_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~422_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~438_q ),
	.datag(!\rf|RAM~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1420 .extended_lut = "on";
defparam \rf|RAM~1420 .lut_mask = 64'h0C770C330C770CFF;
defparam \rf|RAM~1420 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N6
cyclonev_lcell_comb \rf|RAM~898 (
// Equation(s):
// \rf|RAM~898_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1420_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1420_combout  & (\rf|RAM~454_q )) # (\rf|RAM~1420_combout  & ((\rf|RAM~470_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1420_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1420_combout  & (((\rf|RAM~486_q )))) # (\rf|RAM~1420_combout  & (\rf|RAM~502_q )))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~502_q ),
	.datac(!\rf|RAM~486_q ),
	.datad(!\rf|RAM~1420_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~470_q ),
	.datag(!\rf|RAM~454_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~898_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~898 .extended_lut = "on";
defparam \rf|RAM~898 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \rf|RAM~898 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N18
cyclonev_lcell_comb \rf|RAM~1408 (
// Equation(s):
// \rf|RAM~1408_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (((\rf|RAM~6_q  & (!\ra1[2]~input_o ))))) # (\ra1[0]~input_o  & ((((\ra1[2]~input_o ))) # (\rf|RAM~22_q ))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[0]~input_o  & (\rf|RAM~38_q  & 
// (!\ra1[2]~input_o ))) # (\ra1[0]~input_o  & (((!\rf|RAM~54_q ) # (\ra1[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~22_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~38_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~54_q ),
	.datag(!\rf|RAM~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1408 .extended_lut = "on";
defparam \rf|RAM~1408 .lut_mask = 64'h1D333F331D330C33;
defparam \rf|RAM~1408 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N36
cyclonev_lcell_comb \rf|RAM~886 (
// Equation(s):
// \rf|RAM~886_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1408_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1408_combout  & ((\rf|RAM~70_q ))) # (\rf|RAM~1408_combout  & (!\rf|RAM~86_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1408_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1408_combout  & (\rf|RAM~102_q )) # (\rf|RAM~1408_combout  & ((\rf|RAM~118_q )))))) ) )

	.dataa(!\rf|RAM~86_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~102_q ),
	.datad(!\rf|RAM~118_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1408_combout ),
	.datag(!\rf|RAM~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~886_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~886 .extended_lut = "on";
defparam \rf|RAM~886 .lut_mask = 64'h03030303EEEECCFF;
defparam \rf|RAM~886 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N42
cyclonev_lcell_comb \rf|RAM~1416 (
// Equation(s):
// \rf|RAM~1416_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~262_q )) # (\ra1[0]~input_o  & (((\rf|RAM~278_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~294_q )) # (\ra1[0]~input_o  & (((\rf|RAM~310_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~294_q ),
	.datad(!\rf|RAM~278_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~310_q ),
	.datag(!\rf|RAM~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1416 .extended_lut = "on";
defparam \rf|RAM~1416 .lut_mask = 64'h193B1919193B3B3B;
defparam \rf|RAM~1416 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N54
cyclonev_lcell_comb \rf|RAM~894 (
// Equation(s):
// \rf|RAM~894_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1416_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1416_combout  & (\rf|RAM~326_q )) # (\rf|RAM~1416_combout  & ((\rf|RAM~342_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1416_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1416_combout  & ((\rf|RAM~358_q ))) # (\rf|RAM~1416_combout  & (\rf|RAM~374_q ))))) ) )

	.dataa(!\rf|RAM~374_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~358_q ),
	.datad(!\rf|RAM~342_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1416_combout ),
	.datag(!\rf|RAM~326_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~894_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~894 .extended_lut = "on";
defparam \rf|RAM~894 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rf|RAM~894 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N24
cyclonev_lcell_comb \rf|RAM~902 (
// Equation(s):
// \rf|RAM~902_combout  = ( \rf|RAM~886_combout  & ( \rf|RAM~894_combout  & ( (!\ra1[3]~input_o ) # ((!\ra1[4]~input_o  & (\rf|RAM~890_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~898_combout )))) ) ) ) # ( !\rf|RAM~886_combout  & ( \rf|RAM~894_combout  & ( 
// (!\ra1[3]~input_o  & (\ra1[4]~input_o )) # (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & (\rf|RAM~890_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~898_combout ))))) ) ) ) # ( \rf|RAM~886_combout  & ( !\rf|RAM~894_combout  & ( (!\ra1[3]~input_o  & 
// (!\ra1[4]~input_o )) # (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & (\rf|RAM~890_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~898_combout ))))) ) ) ) # ( !\rf|RAM~886_combout  & ( !\rf|RAM~894_combout  & ( (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & 
// (\rf|RAM~890_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~898_combout ))))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\rf|RAM~890_combout ),
	.datad(!\rf|RAM~898_combout ),
	.datae(!\rf|RAM~886_combout ),
	.dataf(!\rf|RAM~894_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~902_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~902 .extended_lut = "off";
defparam \rf|RAM~902 .lut_mask = 64'h04158C9D2637AEBF;
defparam \rf|RAM~902 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N30
cyclonev_lcell_comb \alunit|Add1~29 (
// Equation(s):
// \alunit|Add1~29_sumout  = SUM(( (!\rf|WideOr1~combout ) # (!\rf|RAM~749_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~919_combout ) ) + ( \alunit|Add1~26  ))
// \alunit|Add1~30  = CARRY(( (!\rf|WideOr1~combout ) # (!\rf|RAM~749_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~919_combout ) ) + ( \alunit|Add1~26  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~919_combout ),
	.datad(!\rf|RAM~749_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~29_sumout ),
	.cout(\alunit|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~29 .extended_lut = "off";
defparam \alunit|Add1~29 .lut_mask = 64'h0000FCFC0000FFAA;
defparam \alunit|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N21
cyclonev_lcell_comb \alunit|Add4~29 (
// Equation(s):
// \alunit|Add4~29_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~919_combout ) ) + ( GND ) + ( \alunit|Add4~26  ))
// \alunit|Add4~30  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~919_combout ) ) + ( GND ) + ( \alunit|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(!\rf|RAM~919_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~29_sumout ),
	.cout(\alunit|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~29 .extended_lut = "off";
defparam \alunit|Add4~29 .lut_mask = 64'h0000FFFF0000000F;
defparam \alunit|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N39
cyclonev_lcell_comb \alunit|result~3 (
// Equation(s):
// \alunit|result~3_combout  = ( \rf|RAM~919_combout  & ( !\rf|WideOr0~combout  $ (((!\rf|RAM~749_combout ) # (!\rf|WideOr1~combout ))) ) ) # ( !\rf|RAM~919_combout  & ( (\rf|RAM~749_combout  & \rf|WideOr1~combout ) ) )

	.dataa(!\rf|RAM~749_combout ),
	.datab(gnd),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~919_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result~3 .extended_lut = "off";
defparam \alunit|result~3 .lut_mask = 64'h0505050505FA05FA;
defparam \alunit|result~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N21
cyclonev_lcell_comb \alunit|Add0~29 (
// Equation(s):
// \alunit|Add0~29_sumout  = SUM(( (\rf|WideOr1~combout  & \rf|RAM~749_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~919_combout ) ) + ( \alunit|Add0~26  ))
// \alunit|Add0~30  = CARRY(( (\rf|WideOr1~combout  & \rf|RAM~749_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~919_combout ) ) + ( \alunit|Add0~26  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~919_combout ),
	.datad(!\rf|RAM~749_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~29_sumout ),
	.cout(\alunit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~29 .extended_lut = "off";
defparam \alunit|Add0~29 .lut_mask = 64'h0000FAFA00000033;
defparam \alunit|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N6
cyclonev_lcell_comb \alunit|Mux7~0 (
// Equation(s):
// \alunit|Mux7~0_combout  = ( \rf|RAM~919_combout  & ( \rf|RAM~749_combout  & ( (!\rf|WideOr0~combout  & (!\alucont[3]~input_o  & (\rf|WideOr1~combout  & \alucont[0]~input_o ))) # (\rf|WideOr0~combout  & (((!\alucont[3]~input_o  & \rf|WideOr1~combout )) # 
// (\alucont[0]~input_o ))) ) ) ) # ( !\rf|RAM~919_combout  & ( \rf|RAM~749_combout  & ( (!\alucont[3]~input_o  & (\rf|WideOr1~combout  & \alucont[0]~input_o )) ) ) ) # ( \rf|RAM~919_combout  & ( !\rf|RAM~749_combout  & ( (\rf|WideOr0~combout  & 
// \alucont[0]~input_o ) ) ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\alucont[3]~input_o ),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\alucont[0]~input_o ),
	.datae(!\rf|RAM~919_combout ),
	.dataf(!\rf|RAM~749_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux7~0 .extended_lut = "off";
defparam \alunit|Mux7~0 .lut_mask = 64'h00000055000C045D;
defparam \alunit|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N42
cyclonev_lcell_comb \alunit|Mux7~1 (
// Equation(s):
// \alunit|Mux7~1_combout  = ( \alunit|Add0~29_sumout  & ( \alunit|Mux7~0_combout  & ( (!\alunit|Mux2~5_combout ) # ((!\alunit|Mux4~1_combout  & ((\alunit|result~3_combout ))) # (\alunit|Mux4~1_combout  & (\alunit|Add4~29_sumout ))) ) ) ) # ( 
// !\alunit|Add0~29_sumout  & ( \alunit|Mux7~0_combout  & ( (!\alunit|Mux4~1_combout  & ((!\alunit|Mux2~5_combout ) # ((\alunit|result~3_combout )))) # (\alunit|Mux4~1_combout  & (\alunit|Mux2~5_combout  & (\alunit|Add4~29_sumout ))) ) ) ) # ( 
// \alunit|Add0~29_sumout  & ( !\alunit|Mux7~0_combout  & ( (!\alunit|Mux4~1_combout  & (\alunit|Mux2~5_combout  & ((\alunit|result~3_combout )))) # (\alunit|Mux4~1_combout  & ((!\alunit|Mux2~5_combout ) # ((\alunit|Add4~29_sumout )))) ) ) ) # ( 
// !\alunit|Add0~29_sumout  & ( !\alunit|Mux7~0_combout  & ( (\alunit|Mux2~5_combout  & ((!\alunit|Mux4~1_combout  & ((\alunit|result~3_combout ))) # (\alunit|Mux4~1_combout  & (\alunit|Add4~29_sumout )))) ) ) )

	.dataa(!\alunit|Mux4~1_combout ),
	.datab(!\alunit|Mux2~5_combout ),
	.datac(!\alunit|Add4~29_sumout ),
	.datad(!\alunit|result~3_combout ),
	.datae(!\alunit|Add0~29_sumout ),
	.dataf(!\alunit|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux7~1 .extended_lut = "off";
defparam \alunit|Mux7~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \alunit|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N54
cyclonev_lcell_comb \rf|rd2[7]~6 (
// Equation(s):
// \rf|rd2[7]~6_combout  = ( \rf|RAM~749_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(!\rf|WideOr1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~749_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[7]~6 .extended_lut = "off";
defparam \rf|rd2[7]~6 .lut_mask = 64'h0000000033333333;
defparam \rf|rd2[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N30
cyclonev_lcell_comb \alunit|ShiftLeft0~8 (
// Equation(s):
// \alunit|ShiftLeft0~8_combout  = ( \rf|rd1[5]~5_combout  & ( \rf|rd1[7]~7_combout  & ( (!\rf|rd2[0]~0_combout ) # ((!\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd1[4]~4_combout ))) ) ) ) # ( !\rf|rd1[5]~5_combout  & 
// ( \rf|rd1[7]~7_combout  & ( (!\rf|rd2[0]~0_combout  & (((!\rf|rd2[1]~1_combout )))) # (\rf|rd2[0]~0_combout  & ((!\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd1[4]~4_combout )))) ) ) ) # ( \rf|rd1[5]~5_combout  & ( 
// !\rf|rd1[7]~7_combout  & ( (!\rf|rd2[0]~0_combout  & (((\rf|rd2[1]~1_combout )))) # (\rf|rd2[0]~0_combout  & ((!\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd1[4]~4_combout )))) ) ) ) # ( !\rf|rd1[5]~5_combout  & ( 
// !\rf|rd1[7]~7_combout  & ( (\rf|rd2[0]~0_combout  & ((!\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd1[4]~4_combout )))) ) ) )

	.dataa(!\rf|rd1[4]~4_combout ),
	.datab(!\rf|rd2[0]~0_combout ),
	.datac(!\rf|rd1[6]~6_combout ),
	.datad(!\rf|rd2[1]~1_combout ),
	.datae(!\rf|rd1[5]~5_combout ),
	.dataf(!\rf|rd1[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~8 .extended_lut = "off";
defparam \alunit|ShiftLeft0~8 .lut_mask = 64'h031103DDCF11CFDD;
defparam \alunit|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N18
cyclonev_lcell_comb \alunit|Mux7~2 (
// Equation(s):
// \alunit|Mux7~2_combout  = ( \alunit|ShiftLeft0~8_combout  & ( \alunit|ShiftLeft0~3_combout  & ( (!\alucont[0]~input_o  & (\rf|rd2[7]~6_combout )) # (\alucont[0]~input_o  & ((!\alunit|Mux4~3_combout ))) ) ) ) # ( !\alunit|ShiftLeft0~8_combout  & ( 
// \alunit|ShiftLeft0~3_combout  & ( (!\alucont[0]~input_o  & (\rf|rd2[7]~6_combout )) # (\alucont[0]~input_o  & (((!\alunit|Mux4~3_combout  & \rf|rd2[2]~2_combout )))) ) ) ) # ( \alunit|ShiftLeft0~8_combout  & ( !\alunit|ShiftLeft0~3_combout  & ( 
// (!\alucont[0]~input_o  & (\rf|rd2[7]~6_combout )) # (\alucont[0]~input_o  & (((!\alunit|Mux4~3_combout  & !\rf|rd2[2]~2_combout )))) ) ) ) # ( !\alunit|ShiftLeft0~8_combout  & ( !\alunit|ShiftLeft0~3_combout  & ( (\rf|rd2[7]~6_combout  & 
// !\alucont[0]~input_o ) ) ) )

	.dataa(!\rf|rd2[7]~6_combout ),
	.datab(!\alunit|Mux4~3_combout ),
	.datac(!\alucont[0]~input_o ),
	.datad(!\rf|rd2[2]~2_combout ),
	.datae(!\alunit|ShiftLeft0~8_combout ),
	.dataf(!\alunit|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux7~2 .extended_lut = "off";
defparam \alunit|Mux7~2 .lut_mask = 64'h50505C50505C5C5C;
defparam \alunit|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N33
cyclonev_lcell_comb \alunit|Mux7~3 (
// Equation(s):
// \alunit|Mux7~3_combout  = ( \alucont[2]~input_o  & ( \alunit|Mux7~2_combout  & ( (\alucont[1]~input_o ) # (\alunit|Add1~29_sumout ) ) ) ) # ( !\alucont[2]~input_o  & ( \alunit|Mux7~2_combout  & ( \alunit|Mux7~1_combout  ) ) ) # ( \alucont[2]~input_o  & ( 
// !\alunit|Mux7~2_combout  & ( (\alunit|Add1~29_sumout  & !\alucont[1]~input_o ) ) ) ) # ( !\alucont[2]~input_o  & ( !\alunit|Mux7~2_combout  & ( \alunit|Mux7~1_combout  ) ) )

	.dataa(!\alunit|Add1~29_sumout ),
	.datab(!\alunit|Mux7~1_combout ),
	.datac(gnd),
	.datad(!\alucont[1]~input_o ),
	.datae(!\alucont[2]~input_o ),
	.dataf(!\alunit|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux7~3 .extended_lut = "off";
defparam \alunit|Mux7~3 .lut_mask = 64'h33335500333355FF;
defparam \alunit|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N54
cyclonev_lcell_comb \alunit|result[7] (
// Equation(s):
// \alunit|result [7] = ( \alunit|Mux7~3_combout  & ( (!\alunit|Mux16~0_combout ) # (\alunit|result [7]) ) ) # ( !\alunit|Mux7~3_combout  & ( (\alunit|Mux16~0_combout  & \alunit|result [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|Mux16~0_combout ),
	.datad(!\alunit|result [7]),
	.datae(gnd),
	.dataf(!\alunit|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[7] .extended_lut = "off";
defparam \alunit|result[7] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \alunit|result[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N8
dffeas \rf|RAM~311 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~311 .is_wysiwyg = "true";
defparam \rf|RAM~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N24
cyclonev_lcell_comb \rf|RAM~1432 (
// Equation(s):
// \rf|RAM~1432_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~263_q )) # (\ra1[0]~input_o  & ((\rf|RAM~279_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (((\rf|RAM~295_q )))) # (\ra1[0]~input_o  & (\rf|RAM~311_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~311_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~295_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~279_q ),
	.datag(!\rf|RAM~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1432 .extended_lut = "on";
defparam \rf|RAM~1432 .lut_mask = 64'h0C330C770CFF0C77;
defparam \rf|RAM~1432 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N6
cyclonev_lcell_comb \rf|RAM~911 (
// Equation(s):
// \rf|RAM~911_combout  = ( !\ra1[1]~input_o  & ( (!\rf|RAM~1432_combout  & (\ra1[2]~input_o  & (\rf|RAM~327_q ))) # (\rf|RAM~1432_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~343_q ))))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1432_combout  & 
// (\ra1[2]~input_o  & (\rf|RAM~359_q ))) # (\rf|RAM~1432_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~375_q ))))) ) )

	.dataa(!\rf|RAM~1432_combout ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~359_q ),
	.datad(!\rf|RAM~343_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~375_q ),
	.datag(!\rf|RAM~327_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~911_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~911 .extended_lut = "on";
defparam \rf|RAM~911 .lut_mask = 64'h4657464646575757;
defparam \rf|RAM~911 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N54
cyclonev_lcell_comb \rf|RAM~1424 (
// Equation(s):
// \rf|RAM~1424_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~7_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~23_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~39_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~55_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~39_q ),
	.datad(!\rf|RAM~23_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~55_q ),
	.datag(!\rf|RAM~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1424 .extended_lut = "on";
defparam \rf|RAM~1424 .lut_mask = 64'h195D5D5D195D1919;
defparam \rf|RAM~1424 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N9
cyclonev_lcell_comb \rf|RAM~903 (
// Equation(s):
// \rf|RAM~903_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1424_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1424_combout  & (\rf|RAM~71_q )) # (\rf|RAM~1424_combout  & ((!\rf|RAM~87_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1424_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1424_combout  & ((\rf|RAM~103_q ))) # (\rf|RAM~1424_combout  & (\rf|RAM~119_q ))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~119_q ),
	.datac(!\rf|RAM~103_q ),
	.datad(!\rf|RAM~87_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1424_combout ),
	.datag(!\rf|RAM~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~903_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~903 .extended_lut = "on";
defparam \rf|RAM~903 .lut_mask = 64'h05050505FFAABBBB;
defparam \rf|RAM~903 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N24
cyclonev_lcell_comb \rf|RAM~1428 (
// Equation(s):
// \rf|RAM~1428_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~135_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~151_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~167_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~183_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~167_q ),
	.datad(!\rf|RAM~183_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~151_q ),
	.datag(!\rf|RAM~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1428 .extended_lut = "on";
defparam \rf|RAM~1428 .lut_mask = 64'h5D5D195D1919195D;
defparam \rf|RAM~1428 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N12
cyclonev_lcell_comb \rf|RAM~907 (
// Equation(s):
// \rf|RAM~907_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & (\rf|RAM~1428_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1428_combout  & (\rf|RAM~199_q )) # (\rf|RAM~1428_combout  & (((\rf|RAM~215_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & (\rf|RAM~1428_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1428_combout  & (\rf|RAM~231_q )) # (\rf|RAM~1428_combout  & (((\rf|RAM~247_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~1428_combout ),
	.datac(!\rf|RAM~231_q ),
	.datad(!\rf|RAM~215_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~247_q ),
	.datag(!\rf|RAM~199_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~907_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~907 .extended_lut = "on";
defparam \rf|RAM~907 .lut_mask = 64'h2637262626373737;
defparam \rf|RAM~907 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y26_N48
cyclonev_lcell_comb \rf|RAM~1436 (
// Equation(s):
// \rf|RAM~1436_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~391_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~407_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~423_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~439_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~423_q ),
	.datad(!\rf|RAM~439_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~407_q ),
	.datag(!\rf|RAM~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1436 .extended_lut = "on";
defparam \rf|RAM~1436 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1436 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N18
cyclonev_lcell_comb \rf|RAM~915 (
// Equation(s):
// \rf|RAM~915_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1436_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1436_combout  & (\rf|RAM~455_q )) # (\rf|RAM~1436_combout  & ((\rf|RAM~471_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1436_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1436_combout  & ((\rf|RAM~487_q ))) # (\rf|RAM~1436_combout  & (\rf|RAM~503_q ))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~503_q ),
	.datac(!\rf|RAM~487_q ),
	.datad(!\rf|RAM~471_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1436_combout ),
	.datag(!\rf|RAM~455_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~915_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~915 .extended_lut = "on";
defparam \rf|RAM~915 .lut_mask = 64'h05050505AAFFBBBB;
defparam \rf|RAM~915 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N12
cyclonev_lcell_comb \rf|RAM~919 (
// Equation(s):
// \rf|RAM~919_combout  = ( \rf|RAM~907_combout  & ( \rf|RAM~915_combout  & ( ((!\ra1[4]~input_o  & ((\rf|RAM~903_combout ))) # (\ra1[4]~input_o  & (\rf|RAM~911_combout ))) # (\ra1[3]~input_o ) ) ) ) # ( !\rf|RAM~907_combout  & ( \rf|RAM~915_combout  & ( 
// (!\ra1[4]~input_o  & (!\ra1[3]~input_o  & ((\rf|RAM~903_combout )))) # (\ra1[4]~input_o  & (((\rf|RAM~911_combout )) # (\ra1[3]~input_o ))) ) ) ) # ( \rf|RAM~907_combout  & ( !\rf|RAM~915_combout  & ( (!\ra1[4]~input_o  & (((\rf|RAM~903_combout )) # 
// (\ra1[3]~input_o ))) # (\ra1[4]~input_o  & (!\ra1[3]~input_o  & (\rf|RAM~911_combout ))) ) ) ) # ( !\rf|RAM~907_combout  & ( !\rf|RAM~915_combout  & ( (!\ra1[3]~input_o  & ((!\ra1[4]~input_o  & ((\rf|RAM~903_combout ))) # (\ra1[4]~input_o  & 
// (\rf|RAM~911_combout )))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\rf|RAM~911_combout ),
	.datad(!\rf|RAM~903_combout ),
	.datae(!\rf|RAM~907_combout ),
	.dataf(!\rf|RAM~915_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~919_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~919 .extended_lut = "off";
defparam \rf|RAM~919 .lut_mask = 64'h048C26AE159D37BF;
defparam \rf|RAM~919 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N48
cyclonev_lcell_comb \rf|rd1[7]~7 (
// Equation(s):
// \rf|rd1[7]~7_combout  = ( \rf|RAM~919_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~919_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[7]~7 .extended_lut = "off";
defparam \rf|rd1[7]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|rd1[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y22_N41
dffeas \rf|RAM~248 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~248 .is_wysiwyg = "true";
defparam \rf|RAM~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N5
dffeas \rf|RAM~232 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~232 .is_wysiwyg = "true";
defparam \rf|RAM~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N26
dffeas \rf|RAM~168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~168 .is_wysiwyg = "true";
defparam \rf|RAM~168 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N48
cyclonev_lcell_comb \rf|RAM~1644 (
// Equation(s):
// \rf|RAM~1644_combout  = ( !\alunit|result [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|result [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1644 .extended_lut = "off";
defparam \rf|RAM~1644 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \rf|RAM~1644 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y22_N50
dffeas \rf|RAM~152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1644_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~152 .is_wysiwyg = "true";
defparam \rf|RAM~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y22_N11
dffeas \rf|RAM~184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~184 .is_wysiwyg = "true";
defparam \rf|RAM~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N5
dffeas \rf|RAM~136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~136 .is_wysiwyg = "true";
defparam \rf|RAM~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N24
cyclonev_lcell_comb \rf|RAM~1444 (
// Equation(s):
// \rf|RAM~1444_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~136_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~152_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~168_q )) # (\ra1[0]~input_o  & (((\rf|RAM~184_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~168_q ),
	.datad(!\rf|RAM~152_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~184_q ),
	.datag(!\rf|RAM~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1444 .extended_lut = "on";
defparam \rf|RAM~1444 .lut_mask = 64'h3B1919193B193B3B;
defparam \rf|RAM~1444 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y22_N50
dffeas \rf|RAM~216 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~216 .is_wysiwyg = "true";
defparam \rf|RAM~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N38
dffeas \rf|RAM~200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~200 .is_wysiwyg = "true";
defparam \rf|RAM~200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N48
cyclonev_lcell_comb \rf|RAM~924 (
// Equation(s):
// \rf|RAM~924_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1444_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1444_combout  & (\rf|RAM~200_q )) # (\rf|RAM~1444_combout  & ((\rf|RAM~216_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1444_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1444_combout  & (((\rf|RAM~232_q )))) # (\rf|RAM~1444_combout  & (\rf|RAM~248_q )))) ) )

	.dataa(!\rf|RAM~248_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~232_q ),
	.datad(!\rf|RAM~1444_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~216_q ),
	.datag(!\rf|RAM~200_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~924 .extended_lut = "on";
defparam \rf|RAM~924 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~924 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N26
dffeas \rf|RAM~408 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~408 .is_wysiwyg = "true";
defparam \rf|RAM~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N38
dffeas \rf|RAM~424 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~424 .is_wysiwyg = "true";
defparam \rf|RAM~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N44
dffeas \rf|RAM~440 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~440 .is_wysiwyg = "true";
defparam \rf|RAM~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N14
dffeas \rf|RAM~392 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~392 .is_wysiwyg = "true";
defparam \rf|RAM~392 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N24
cyclonev_lcell_comb \rf|RAM~1452 (
// Equation(s):
// \rf|RAM~1452_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (((\rf|RAM~392_q  & (!\ra1[2]~input_o ))))) # (\ra1[0]~input_o  & ((((\ra1[2]~input_o ))) # (\rf|RAM~408_q ))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[0]~input_o  & (\rf|RAM~424_q  & 
// (!\ra1[2]~input_o ))) # (\ra1[0]~input_o  & (((\rf|RAM~440_q ) # (\ra1[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~408_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~424_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~440_q ),
	.datag(!\rf|RAM~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1452 .extended_lut = "on";
defparam \rf|RAM~1452 .lut_mask = 64'h1D330C331D333F33;
defparam \rf|RAM~1452 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N57
cyclonev_lcell_comb \rf|RAM~488feeder (
// Equation(s):
// \rf|RAM~488feeder_combout  = ( \alunit|result [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~488feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~488feeder .extended_lut = "off";
defparam \rf|RAM~488feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~488feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N59
dffeas \rf|RAM~488 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~488feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~488 .is_wysiwyg = "true";
defparam \rf|RAM~488 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N39
cyclonev_lcell_comb \rf|RAM~472feeder (
// Equation(s):
// \rf|RAM~472feeder_combout  = ( \alunit|result [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~472feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~472feeder .extended_lut = "off";
defparam \rf|RAM~472feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~472feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N41
dffeas \rf|RAM~472 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~472 .is_wysiwyg = "true";
defparam \rf|RAM~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N50
dffeas \rf|RAM~504 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~504 .is_wysiwyg = "true";
defparam \rf|RAM~504 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N45
cyclonev_lcell_comb \rf|RAM~456feeder (
// Equation(s):
// \rf|RAM~456feeder_combout  = ( \alunit|result [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~456feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~456feeder .extended_lut = "off";
defparam \rf|RAM~456feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~456feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N47
dffeas \rf|RAM~456 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~456 .is_wysiwyg = "true";
defparam \rf|RAM~456 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N18
cyclonev_lcell_comb \rf|RAM~932 (
// Equation(s):
// \rf|RAM~932_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & (\rf|RAM~1452_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1452_combout  & (\rf|RAM~456_q )) # (\rf|RAM~1452_combout  & (((\rf|RAM~472_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & (\rf|RAM~1452_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1452_combout  & (\rf|RAM~488_q )) # (\rf|RAM~1452_combout  & (((\rf|RAM~504_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~1452_combout ),
	.datac(!\rf|RAM~488_q ),
	.datad(!\rf|RAM~472_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~504_q ),
	.datag(!\rf|RAM~456_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~932 .extended_lut = "on";
defparam \rf|RAM~932 .lut_mask = 64'h2637262626373737;
defparam \rf|RAM~932 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N6
cyclonev_lcell_comb \rf|RAM~1613 (
// Equation(s):
// \rf|RAM~1613_combout  = ( !\alunit|result [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1613 .extended_lut = "off";
defparam \rf|RAM~1613 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1613 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y22_N8
dffeas \rf|RAM~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1613_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~88 .is_wysiwyg = "true";
defparam \rf|RAM~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y22_N56
dffeas \rf|RAM~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~104 .is_wysiwyg = "true";
defparam \rf|RAM~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y22_N20
dffeas \rf|RAM~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~120 .is_wysiwyg = "true";
defparam \rf|RAM~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N42
cyclonev_lcell_comb \rf|RAM~1643 (
// Equation(s):
// \rf|RAM~1643_combout  = ( !\alunit|result [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1643 .extended_lut = "off";
defparam \rf|RAM~1643 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y22_N44
dffeas \rf|RAM~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1643_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~56 .is_wysiwyg = "true";
defparam \rf|RAM~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y22_N2
dffeas \rf|RAM~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~24 .is_wysiwyg = "true";
defparam \rf|RAM~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N11
dffeas \rf|RAM~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~8 .is_wysiwyg = "true";
defparam \rf|RAM~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N48
cyclonev_lcell_comb \rf|RAM~1440 (
// Equation(s):
// \rf|RAM~1440_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~8_q )) # (\ra1[0]~input_o  & (((\rf|RAM~24_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~40_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~56_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~40_q ),
	.datad(!\rf|RAM~56_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~24_q ),
	.datag(!\rf|RAM~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1440 .extended_lut = "on";
defparam \rf|RAM~1440 .lut_mask = 64'h19193B193B3B3B19;
defparam \rf|RAM~1440 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N21
cyclonev_lcell_comb \rf|RAM~72feeder (
// Equation(s):
// \rf|RAM~72feeder_combout  = ( \alunit|result [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~72feeder .extended_lut = "off";
defparam \rf|RAM~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y22_N23
dffeas \rf|RAM~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~72 .is_wysiwyg = "true";
defparam \rf|RAM~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N54
cyclonev_lcell_comb \rf|RAM~920 (
// Equation(s):
// \rf|RAM~920_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1440_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1440_combout  & ((\rf|RAM~72_q ))) # (\rf|RAM~1440_combout  & (!\rf|RAM~88_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1440_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1440_combout  & (\rf|RAM~104_q )) # (\rf|RAM~1440_combout  & ((\rf|RAM~120_q )))))) ) )

	.dataa(!\rf|RAM~88_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~104_q ),
	.datad(!\rf|RAM~120_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1440_combout ),
	.datag(!\rf|RAM~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~920 .extended_lut = "on";
defparam \rf|RAM~920 .lut_mask = 64'h03030303EEEECCFF;
defparam \rf|RAM~920 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N33
cyclonev_lcell_comb \rf|RAM~376feeder (
// Equation(s):
// \rf|RAM~376feeder_combout  = ( \alunit|result [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~376feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~376feeder .extended_lut = "off";
defparam \rf|RAM~376feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~376feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N35
dffeas \rf|RAM~376 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~376 .is_wysiwyg = "true";
defparam \rf|RAM~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y22_N29
dffeas \rf|RAM~360 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~360 .is_wysiwyg = "true";
defparam \rf|RAM~360 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N12
cyclonev_lcell_comb \rf|RAM~296feeder (
// Equation(s):
// \rf|RAM~296feeder_combout  = ( \alunit|result [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~296feeder .extended_lut = "off";
defparam \rf|RAM~296feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y20_N13
dffeas \rf|RAM~296 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~296 .is_wysiwyg = "true";
defparam \rf|RAM~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N2
dffeas \rf|RAM~312 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~312 .is_wysiwyg = "true";
defparam \rf|RAM~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N41
dffeas \rf|RAM~280 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~280 .is_wysiwyg = "true";
defparam \rf|RAM~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N59
dffeas \rf|RAM~264 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~264 .is_wysiwyg = "true";
defparam \rf|RAM~264 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N39
cyclonev_lcell_comb \rf|RAM~1448 (
// Equation(s):
// \rf|RAM~1448_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~264_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~280_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~296_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~312_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~296_q ),
	.datad(!\rf|RAM~312_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~280_q ),
	.datag(!\rf|RAM~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1448 .extended_lut = "on";
defparam \rf|RAM~1448 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1448 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N17
dffeas \rf|RAM~344 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~344 .is_wysiwyg = "true";
defparam \rf|RAM~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y22_N41
dffeas \rf|RAM~328 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~328 .is_wysiwyg = "true";
defparam \rf|RAM~328 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N24
cyclonev_lcell_comb \rf|RAM~928 (
// Equation(s):
// \rf|RAM~928_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1448_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1448_combout  & (\rf|RAM~328_q )) # (\rf|RAM~1448_combout  & ((\rf|RAM~344_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1448_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1448_combout  & (((\rf|RAM~360_q )))) # (\rf|RAM~1448_combout  & (\rf|RAM~376_q )))) ) )

	.dataa(!\rf|RAM~376_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~360_q ),
	.datad(!\rf|RAM~1448_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~344_q ),
	.datag(!\rf|RAM~328_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~928_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~928 .extended_lut = "on";
defparam \rf|RAM~928 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~928 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N18
cyclonev_lcell_comb \rf|RAM~936 (
// Equation(s):
// \rf|RAM~936_combout  = ( \rf|RAM~920_combout  & ( \rf|RAM~928_combout  & ( (!\ra1[3]~input_o ) # ((!\ra1[4]~input_o  & (\rf|RAM~924_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~932_combout )))) ) ) ) # ( !\rf|RAM~920_combout  & ( \rf|RAM~928_combout  & ( 
// (!\ra1[3]~input_o  & (\ra1[4]~input_o )) # (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & (\rf|RAM~924_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~932_combout ))))) ) ) ) # ( \rf|RAM~920_combout  & ( !\rf|RAM~928_combout  & ( (!\ra1[3]~input_o  & 
// (!\ra1[4]~input_o )) # (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & (\rf|RAM~924_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~932_combout ))))) ) ) ) # ( !\rf|RAM~920_combout  & ( !\rf|RAM~928_combout  & ( (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & 
// (\rf|RAM~924_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~932_combout ))))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\rf|RAM~924_combout ),
	.datad(!\rf|RAM~932_combout ),
	.datae(!\rf|RAM~920_combout ),
	.dataf(!\rf|RAM~928_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~936_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~936 .extended_lut = "off";
defparam \rf|RAM~936 .lut_mask = 64'h04158C9D2637AEBF;
defparam \rf|RAM~936 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N6
cyclonev_lcell_comb \rf|rd1[8]~8 (
// Equation(s):
// \rf|rd1[8]~8_combout  = ( \rf|RAM~936_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~936_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[8]~8 .extended_lut = "off";
defparam \rf|rd1[8]~8 .lut_mask = 64'h0000000033333333;
defparam \rf|rd1[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N24
cyclonev_lcell_comb \alunit|ShiftLeft0~9 (
// Equation(s):
// \alunit|ShiftLeft0~9_combout  = ( \rf|rd1[6]~6_combout  & ( \rf|rd1[5]~5_combout  & ( ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[7]~7_combout ))) # (\rf|rd2[1]~1_combout ) ) ) ) # ( !\rf|rd1[6]~6_combout  & ( 
// \rf|rd1[5]~5_combout  & ( (!\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[7]~7_combout )))) # (\rf|rd2[1]~1_combout  & (((\rf|rd2[0]~0_combout )))) ) ) ) # ( \rf|rd1[6]~6_combout  & ( 
// !\rf|rd1[5]~5_combout  & ( (!\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[7]~7_combout )))) # (\rf|rd2[1]~1_combout  & (((!\rf|rd2[0]~0_combout )))) ) ) ) # ( !\rf|rd1[6]~6_combout  & ( 
// !\rf|rd1[5]~5_combout  & ( (!\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[7]~7_combout )))) ) ) )

	.dataa(!\rf|rd1[7]~7_combout ),
	.datab(!\rf|rd1[8]~8_combout ),
	.datac(!\rf|rd2[1]~1_combout ),
	.datad(!\rf|rd2[0]~0_combout ),
	.datae(!\rf|rd1[6]~6_combout ),
	.dataf(!\rf|rd1[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~9 .extended_lut = "off";
defparam \alunit|ShiftLeft0~9 .lut_mask = 64'h30503F50305F3F5F;
defparam \alunit|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N30
cyclonev_lcell_comb \alunit|Mux8~3 (
// Equation(s):
// \alunit|Mux8~3_combout  = ( \alunit|Mux8~0_combout  & ( (!\alunit|Mux9~9_combout  & ((!\alunit|Mux9~2_combout  & (\alunit|ShiftLeft0~9_combout )) # (\alunit|Mux9~2_combout  & ((\alunit|ShiftLeft0~4_combout ))))) # (\alunit|Mux9~9_combout  & 
// (\alunit|Mux9~2_combout )) ) ) # ( !\alunit|Mux8~0_combout  & ( (!\alunit|Mux9~9_combout  & ((!\alunit|Mux9~2_combout  & (\alunit|ShiftLeft0~9_combout )) # (\alunit|Mux9~2_combout  & ((\alunit|ShiftLeft0~4_combout ))))) ) )

	.dataa(!\alunit|Mux9~9_combout ),
	.datab(!\alunit|Mux9~2_combout ),
	.datac(!\alunit|ShiftLeft0~9_combout ),
	.datad(!\alunit|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\alunit|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux8~3 .extended_lut = "off";
defparam \alunit|Mux8~3 .lut_mask = 64'h082A082A193B193B;
defparam \alunit|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N6
cyclonev_lcell_comb \alunit|Mux8~1 (
// Equation(s):
// \alunit|Mux8~1_combout  = ( \rf|rd1[8]~8_combout  & ( \alucont[0]~input_o  ) ) # ( !\rf|rd1[8]~8_combout  & ( \alucont[0]~input_o  & ( (!\alucont[3]~input_o  & (\rf|RAM~732_combout  & \rf|WideOr1~combout )) ) ) ) # ( \rf|rd1[8]~8_combout  & ( 
// !\alucont[0]~input_o  & ( (\rf|WideOr1~combout  & ((!\alucont[3]~input_o  & (\rf|RAM~732_combout )) # (\alucont[3]~input_o  & ((\rf|RAM~545_combout ))))) ) ) ) # ( !\rf|rd1[8]~8_combout  & ( !\alucont[0]~input_o  & ( (\alucont[3]~input_o  & 
// (\rf|RAM~545_combout  & \rf|WideOr1~combout )) ) ) )

	.dataa(!\alucont[3]~input_o ),
	.datab(!\rf|RAM~732_combout ),
	.datac(!\rf|RAM~545_combout ),
	.datad(!\rf|WideOr1~combout ),
	.datae(!\rf|rd1[8]~8_combout ),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux8~1 .extended_lut = "off";
defparam \alunit|Mux8~1 .lut_mask = 64'h000500270022FFFF;
defparam \alunit|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N42
cyclonev_lcell_comb \alunit|result~4 (
// Equation(s):
// \alunit|result~4_combout  = ( \rf|RAM~936_combout  & ( \rf|RAM~732_combout  & ( !\rf|WideOr1~combout  $ (!\rf|WideOr0~combout ) ) ) ) # ( !\rf|RAM~936_combout  & ( \rf|RAM~732_combout  & ( \rf|WideOr1~combout  ) ) ) # ( \rf|RAM~936_combout  & ( 
// !\rf|RAM~732_combout  & ( \rf|WideOr0~combout  ) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(gnd),
	.datae(!\rf|RAM~936_combout ),
	.dataf(!\rf|RAM~732_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result~4 .extended_lut = "off";
defparam \alunit|result~4 .lut_mask = 64'h00000F0F55555A5A;
defparam \alunit|result~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N24
cyclonev_lcell_comb \alunit|Add0~33 (
// Equation(s):
// \alunit|Add0~33_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~936_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~732_combout ) ) + ( \alunit|Add0~30  ))
// \alunit|Add0~34  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~936_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~732_combout ) ) + ( \alunit|Add0~30  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~732_combout ),
	.datad(!\rf|RAM~936_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~33_sumout ),
	.cout(\alunit|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~33 .extended_lut = "off";
defparam \alunit|Add0~33 .lut_mask = 64'h0000FCFC00000055;
defparam \alunit|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N24
cyclonev_lcell_comb \alunit|Add4~33 (
// Equation(s):
// \alunit|Add4~33_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~936_combout ) ) + ( GND ) + ( \alunit|Add4~30  ))
// \alunit|Add4~34  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~936_combout ) ) + ( GND ) + ( \alunit|Add4~30  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(gnd),
	.datad(!\rf|RAM~936_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~33_sumout ),
	.cout(\alunit|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~33 .extended_lut = "off";
defparam \alunit|Add4~33 .lut_mask = 64'h0000FFFF00000033;
defparam \alunit|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N36
cyclonev_lcell_comb \alunit|Mux8~2 (
// Equation(s):
// \alunit|Mux8~2_combout  = ( \alunit|Add4~33_sumout  & ( \alunit|Mux4~1_combout  & ( (\alunit|Add0~33_sumout ) # (\alunit|Mux2~5_combout ) ) ) ) # ( !\alunit|Add4~33_sumout  & ( \alunit|Mux4~1_combout  & ( (!\alunit|Mux2~5_combout  & \alunit|Add0~33_sumout 
// ) ) ) ) # ( \alunit|Add4~33_sumout  & ( !\alunit|Mux4~1_combout  & ( (!\alunit|Mux2~5_combout  & (\alunit|Mux8~1_combout )) # (\alunit|Mux2~5_combout  & ((\alunit|result~4_combout ))) ) ) ) # ( !\alunit|Add4~33_sumout  & ( !\alunit|Mux4~1_combout  & ( 
// (!\alunit|Mux2~5_combout  & (\alunit|Mux8~1_combout )) # (\alunit|Mux2~5_combout  & ((\alunit|result~4_combout ))) ) ) )

	.dataa(!\alunit|Mux2~5_combout ),
	.datab(!\alunit|Mux8~1_combout ),
	.datac(!\alunit|result~4_combout ),
	.datad(!\alunit|Add0~33_sumout ),
	.datae(!\alunit|Add4~33_sumout ),
	.dataf(!\alunit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux8~2 .extended_lut = "off";
defparam \alunit|Mux8~2 .lut_mask = 64'h2727272700AA55FF;
defparam \alunit|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N33
cyclonev_lcell_comb \alunit|Add1~33 (
// Equation(s):
// \alunit|Add1~33_sumout  = SUM(( (!\rf|WideOr1~combout ) # (!\rf|RAM~732_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~936_combout ) ) + ( \alunit|Add1~30  ))
// \alunit|Add1~34  = CARRY(( (!\rf|WideOr1~combout ) # (!\rf|RAM~732_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~936_combout ) ) + ( \alunit|Add1~30  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~936_combout ),
	.datad(!\rf|RAM~732_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~33_sumout ),
	.cout(\alunit|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~33 .extended_lut = "off";
defparam \alunit|Add1~33 .lut_mask = 64'h0000FCFC0000FFAA;
defparam \alunit|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N57
cyclonev_lcell_comb \rf|rd2[8]~7 (
// Equation(s):
// \rf|rd2[8]~7_combout  = ( \rf|RAM~732_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|WideOr1~combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~732_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[8]~7 .extended_lut = "off";
defparam \rf|rd2[8]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \rf|rd2[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N24
cyclonev_lcell_comb \alunit|Mux8~4 (
// Equation(s):
// \alunit|Mux8~4_combout  = ( \alunit|Mux9~3_combout  & ( \rf|rd2[8]~7_combout  & ( (\alunit|Mux9~4_combout ) # (\alunit|Add1~33_sumout ) ) ) ) # ( !\alunit|Mux9~3_combout  & ( \rf|rd2[8]~7_combout  & ( (!\alunit|Mux9~4_combout  & ((\alunit|Mux8~2_combout 
// ))) # (\alunit|Mux9~4_combout  & (\alunit|Mux8~3_combout )) ) ) ) # ( \alunit|Mux9~3_combout  & ( !\rf|rd2[8]~7_combout  & ( (\alunit|Add1~33_sumout  & !\alunit|Mux9~4_combout ) ) ) ) # ( !\alunit|Mux9~3_combout  & ( !\rf|rd2[8]~7_combout  & ( 
// (!\alunit|Mux9~4_combout  & ((\alunit|Mux8~2_combout ))) # (\alunit|Mux9~4_combout  & (\alunit|Mux8~3_combout )) ) ) )

	.dataa(!\alunit|Mux8~3_combout ),
	.datab(!\alunit|Mux8~2_combout ),
	.datac(!\alunit|Add1~33_sumout ),
	.datad(!\alunit|Mux9~4_combout ),
	.datae(!\alunit|Mux9~3_combout ),
	.dataf(!\rf|rd2[8]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux8~4 .extended_lut = "off";
defparam \alunit|Mux8~4 .lut_mask = 64'h33550F0033550FFF;
defparam \alunit|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N33
cyclonev_lcell_comb \alunit|result[8] (
// Equation(s):
// \alunit|result [8] = ( \alunit|result [8] & ( (\alunit|Mux16~0_combout ) # (\alunit|Mux8~4_combout ) ) ) # ( !\alunit|result [8] & ( (\alunit|Mux8~4_combout  & !\alunit|Mux16~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|Mux8~4_combout ),
	.datad(!\alunit|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\alunit|result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[8] .extended_lut = "off";
defparam \alunit|result[8] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \alunit|result[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y22_N50
dffeas \rf|RAM~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~40 .is_wysiwyg = "true";
defparam \rf|RAM~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N0
cyclonev_lcell_comb \rf|RAM~1248 (
// Equation(s):
// \rf|RAM~1248_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~8_q )) # (\ra2[0]~input_o  & (((\rf|RAM~24_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~40_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~56_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~40_q ),
	.datad(!\rf|RAM~56_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~24_q ),
	.datag(!\rf|RAM~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1248 .extended_lut = "on";
defparam \rf|RAM~1248 .lut_mask = 64'h19193B193B3B3B19;
defparam \rf|RAM~1248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N18
cyclonev_lcell_comb \rf|RAM~716 (
// Equation(s):
// \rf|RAM~716_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1248_combout  & (\ra2[2]~input_o  & (\rf|RAM~72_q ))) # (\rf|RAM~1248_combout  & ((!\ra2[2]~input_o ) # (((!\rf|RAM~88_q ))))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1248_combout  & (\ra2[2]~input_o 
//  & (\rf|RAM~104_q ))) # (\rf|RAM~1248_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~120_q ))))) ) )

	.dataa(!\rf|RAM~1248_combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~104_q ),
	.datad(!\rf|RAM~88_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~120_q ),
	.datag(!\rf|RAM~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~716 .extended_lut = "on";
defparam \rf|RAM~716 .lut_mask = 64'h5746464657465757;
defparam \rf|RAM~716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N42
cyclonev_lcell_comb \rf|RAM~1260 (
// Equation(s):
// \rf|RAM~1260_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (((\rf|RAM~392_q )))) # (\ra2[0]~input_o  & (\rf|RAM~408_q )))) # (\ra2[2]~input_o  & ((((\ra2[0]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~424_q )) # (\ra2[0]~input_o  & ((\rf|RAM~440_q ))))) # (\ra2[2]~input_o  & (((\ra2[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~408_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~424_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~440_q ),
	.datag(!\rf|RAM~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1260 .extended_lut = "on";
defparam \rf|RAM~1260 .lut_mask = 64'h0C770C330C770CFF;
defparam \rf|RAM~1260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N48
cyclonev_lcell_comb \rf|RAM~728 (
// Equation(s):
// \rf|RAM~728_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1260_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1260_combout  & (((\rf|RAM~456_q )))) # (\rf|RAM~1260_combout  & (\rf|RAM~472_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1260_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1260_combout  & (\rf|RAM~488_q )) # (\rf|RAM~1260_combout  & ((\rf|RAM~504_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~472_q ),
	.datac(!\rf|RAM~488_q ),
	.datad(!\rf|RAM~1260_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~504_q ),
	.datag(!\rf|RAM~456_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~728 .extended_lut = "on";
defparam \rf|RAM~728 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~728 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N30
cyclonev_lcell_comb \rf|RAM~1256 (
// Equation(s):
// \rf|RAM~1256_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~264_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~280_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~296_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~312_q ))) ) )

	.dataa(!\rf|RAM~312_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~296_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~280_q ),
	.datag(!\rf|RAM~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1256 .extended_lut = "on";
defparam \rf|RAM~1256 .lut_mask = 64'h0C331D333F331D33;
defparam \rf|RAM~1256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N27
cyclonev_lcell_comb \rf|RAM~724 (
// Equation(s):
// \rf|RAM~724_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1256_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1256_combout  & (((\rf|RAM~328_q )))) # (\rf|RAM~1256_combout  & (\rf|RAM~344_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1256_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1256_combout  & (\rf|RAM~360_q )) # (\rf|RAM~1256_combout  & ((\rf|RAM~376_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~344_q ),
	.datac(!\rf|RAM~360_q ),
	.datad(!\rf|RAM~1256_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~376_q ),
	.datag(!\rf|RAM~328_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~724 .extended_lut = "on";
defparam \rf|RAM~724 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~724 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N0
cyclonev_lcell_comb \rf|RAM~1252 (
// Equation(s):
// \rf|RAM~1252_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~136_q ))) # (\ra2[0]~input_o  & ((((!\rf|RAM~152_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~168_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~184_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~168_q ),
	.datad(!\rf|RAM~184_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~152_q ),
	.datag(!\rf|RAM~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1252 .extended_lut = "on";
defparam \rf|RAM~1252 .lut_mask = 64'h5D5D195D1919195D;
defparam \rf|RAM~1252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N24
cyclonev_lcell_comb \rf|RAM~720 (
// Equation(s):
// \rf|RAM~720_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1252_combout  & (((\rf|RAM~200_q  & (\ra2[2]~input_o ))))) # (\rf|RAM~1252_combout  & ((((!\ra2[2]~input_o ))) # (\rf|RAM~216_q ))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1252_combout  & 
// (((\rf|RAM~232_q  & (\ra2[2]~input_o ))))) # (\rf|RAM~1252_combout  & ((((!\ra2[2]~input_o ) # (\rf|RAM~248_q ))))) ) )

	.dataa(!\rf|RAM~1252_combout ),
	.datab(!\rf|RAM~216_q ),
	.datac(!\rf|RAM~232_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~248_q ),
	.datag(!\rf|RAM~200_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~720 .extended_lut = "on";
defparam \rf|RAM~720 .lut_mask = 64'h551B550A551B555F;
defparam \rf|RAM~720 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N30
cyclonev_lcell_comb \rf|RAM~732 (
// Equation(s):
// \rf|RAM~732_combout  = ( \rf|RAM~724_combout  & ( \rf|RAM~720_combout  & ( (!\ra2[3]~input_o  & (((\ra2[4]~input_o )) # (\rf|RAM~716_combout ))) # (\ra2[3]~input_o  & (((!\ra2[4]~input_o ) # (\rf|RAM~728_combout )))) ) ) ) # ( !\rf|RAM~724_combout  & ( 
// \rf|RAM~720_combout  & ( (!\ra2[3]~input_o  & (\rf|RAM~716_combout  & (!\ra2[4]~input_o ))) # (\ra2[3]~input_o  & (((!\ra2[4]~input_o ) # (\rf|RAM~728_combout )))) ) ) ) # ( \rf|RAM~724_combout  & ( !\rf|RAM~720_combout  & ( (!\ra2[3]~input_o  & 
// (((\ra2[4]~input_o )) # (\rf|RAM~716_combout ))) # (\ra2[3]~input_o  & (((\ra2[4]~input_o  & \rf|RAM~728_combout )))) ) ) ) # ( !\rf|RAM~724_combout  & ( !\rf|RAM~720_combout  & ( (!\ra2[3]~input_o  & (\rf|RAM~716_combout  & (!\ra2[4]~input_o ))) # 
// (\ra2[3]~input_o  & (((\ra2[4]~input_o  & \rf|RAM~728_combout )))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\rf|RAM~716_combout ),
	.datac(!\ra2[4]~input_o ),
	.datad(!\rf|RAM~728_combout ),
	.datae(!\rf|RAM~724_combout ),
	.dataf(!\rf|RAM~720_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~732 .extended_lut = "off";
defparam \rf|RAM~732 .lut_mask = 64'h20252A2F70757A7F;
defparam \rf|RAM~732 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N8
dffeas \rf|RAM~170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~170 .is_wysiwyg = "true";
defparam \rf|RAM~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N36
cyclonev_lcell_comb \rf|RAM~1640 (
// Equation(s):
// \rf|RAM~1640_combout  = !\alunit|result [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alunit|result [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1640 .extended_lut = "off";
defparam \rf|RAM~1640 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \rf|RAM~1640 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N38
dffeas \rf|RAM~154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1640_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~154 .is_wysiwyg = "true";
defparam \rf|RAM~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y21_N50
dffeas \rf|RAM~186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~186 .is_wysiwyg = "true";
defparam \rf|RAM~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N5
dffeas \rf|RAM~138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~138 .is_wysiwyg = "true";
defparam \rf|RAM~138 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N0
cyclonev_lcell_comb \rf|RAM~1476 (
// Equation(s):
// \rf|RAM~1476_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~138_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~154_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~170_q )) # (\ra1[0]~input_o  & (((\rf|RAM~186_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~170_q ),
	.datad(!\rf|RAM~154_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~186_q ),
	.datag(!\rf|RAM~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1476 .extended_lut = "on";
defparam \rf|RAM~1476 .lut_mask = 64'h3B1919193B193B3B;
defparam \rf|RAM~1476 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N2
dffeas \rf|RAM~234 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~234 .is_wysiwyg = "true";
defparam \rf|RAM~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y21_N20
dffeas \rf|RAM~218 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~218 .is_wysiwyg = "true";
defparam \rf|RAM~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N3
cyclonev_lcell_comb \rf|RAM~202feeder (
// Equation(s):
// \rf|RAM~202feeder_combout  = \alunit|result [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~202feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~202feeder .extended_lut = "off";
defparam \rf|RAM~202feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~202feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N4
dffeas \rf|RAM~202 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~202 .is_wysiwyg = "true";
defparam \rf|RAM~202 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N18
cyclonev_lcell_comb \rf|RAM~958 (
// Equation(s):
// \rf|RAM~958_combout  = ( !\ra1[1]~input_o  & ( (!\rf|RAM~1476_combout  & (\ra1[2]~input_o  & (\rf|RAM~202_q ))) # (\rf|RAM~1476_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~218_q ))))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1476_combout  & 
// (\ra1[2]~input_o  & (\rf|RAM~234_q ))) # (\rf|RAM~1476_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~250_q ))))) ) )

	.dataa(!\rf|RAM~1476_combout ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~234_q ),
	.datad(!\rf|RAM~250_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~218_q ),
	.datag(!\rf|RAM~202_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~958_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~958 .extended_lut = "on";
defparam \rf|RAM~958 .lut_mask = 64'h4646465757574657;
defparam \rf|RAM~958 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y24_N38
dffeas \rf|RAM~506 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~506 .is_wysiwyg = "true";
defparam \rf|RAM~506 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N3
cyclonev_lcell_comb \rf|RAM~490feeder (
// Equation(s):
// \rf|RAM~490feeder_combout  = \alunit|result [10]

	.dataa(!\alunit|result [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~490feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~490feeder .extended_lut = "off";
defparam \rf|RAM~490feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~490feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N4
dffeas \rf|RAM~490 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~490feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~490 .is_wysiwyg = "true";
defparam \rf|RAM~490 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N0
cyclonev_lcell_comb \rf|RAM~442feeder (
// Equation(s):
// \rf|RAM~442feeder_combout  = ( \alunit|result [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~442feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~442feeder .extended_lut = "off";
defparam \rf|RAM~442feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~442feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N2
dffeas \rf|RAM~442 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~442 .is_wysiwyg = "true";
defparam \rf|RAM~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y26_N50
dffeas \rf|RAM~426 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~426 .is_wysiwyg = "true";
defparam \rf|RAM~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N14
dffeas \rf|RAM~410 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~410 .is_wysiwyg = "true";
defparam \rf|RAM~410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N0
cyclonev_lcell_comb \rf|RAM~394feeder (
// Equation(s):
// \rf|RAM~394feeder_combout  = \alunit|result [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~394feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~394feeder .extended_lut = "off";
defparam \rf|RAM~394feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~394feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N1
dffeas \rf|RAM~394 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~394 .is_wysiwyg = "true";
defparam \rf|RAM~394 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N12
cyclonev_lcell_comb \rf|RAM~1484 (
// Equation(s):
// \rf|RAM~1484_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[0]~input_o  & (\rf|RAM~394_q  & (!\ra1[2]~input_o ))) # (\ra1[0]~input_o  & (((\rf|RAM~410_q ) # (\ra1[2]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (((\rf|RAM~426_q  & 
// (!\ra1[2]~input_o ))))) # (\ra1[0]~input_o  & ((((\ra1[2]~input_o ))) # (\rf|RAM~442_q ))) ) )

	.dataa(!\rf|RAM~442_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~426_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~410_q ),
	.datag(!\rf|RAM~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1484 .extended_lut = "on";
defparam \rf|RAM~1484 .lut_mask = 64'h0C331D333F331D33;
defparam \rf|RAM~1484 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N20
dffeas \rf|RAM~474 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~474 .is_wysiwyg = "true";
defparam \rf|RAM~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N44
dffeas \rf|RAM~458 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~458 .is_wysiwyg = "true";
defparam \rf|RAM~458 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N18
cyclonev_lcell_comb \rf|RAM~966 (
// Equation(s):
// \rf|RAM~966_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1484_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1484_combout  & (\rf|RAM~458_q )) # (\rf|RAM~1484_combout  & ((\rf|RAM~474_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1484_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1484_combout  & (((\rf|RAM~490_q )))) # (\rf|RAM~1484_combout  & (\rf|RAM~506_q )))) ) )

	.dataa(!\rf|RAM~506_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~490_q ),
	.datad(!\rf|RAM~1484_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~474_q ),
	.datag(!\rf|RAM~458_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~966_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~966 .extended_lut = "on";
defparam \rf|RAM~966 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~966 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N42
cyclonev_lcell_comb \rf|RAM~1611 (
// Equation(s):
// \rf|RAM~1611_combout  = ( !\alunit|result [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1611 .extended_lut = "off";
defparam \rf|RAM~1611 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1611 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N44
dffeas \rf|RAM~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1611_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~90 .is_wysiwyg = "true";
defparam \rf|RAM~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N48
cyclonev_lcell_comb \rf|RAM~106feeder (
// Equation(s):
// \rf|RAM~106feeder_combout  = \alunit|result [10]

	.dataa(gnd),
	.datab(!\alunit|result [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~106feeder .extended_lut = "off";
defparam \rf|RAM~106feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y19_N50
dffeas \rf|RAM~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~106 .is_wysiwyg = "true";
defparam \rf|RAM~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N26
dffeas \rf|RAM~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~122 .is_wysiwyg = "true";
defparam \rf|RAM~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N26
dffeas \rf|RAM~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~42 .is_wysiwyg = "true";
defparam \rf|RAM~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N2
dffeas \rf|RAM~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~26 .is_wysiwyg = "true";
defparam \rf|RAM~26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N51
cyclonev_lcell_comb \rf|RAM~1639 (
// Equation(s):
// \rf|RAM~1639_combout  = ( !\alunit|result [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1639 .extended_lut = "off";
defparam \rf|RAM~1639 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y21_N53
dffeas \rf|RAM~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~58 .is_wysiwyg = "true";
defparam \rf|RAM~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N14
dffeas \rf|RAM~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~10 .is_wysiwyg = "true";
defparam \rf|RAM~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N24
cyclonev_lcell_comb \rf|RAM~1472 (
// Equation(s):
// \rf|RAM~1472_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~10_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~26_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~42_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~58_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~42_q ),
	.datad(!\rf|RAM~26_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~58_q ),
	.datag(!\rf|RAM~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1472 .extended_lut = "on";
defparam \rf|RAM~1472 .lut_mask = 64'h195D5D5D195D1919;
defparam \rf|RAM~1472 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N57
cyclonev_lcell_comb \rf|RAM~74feeder (
// Equation(s):
// \rf|RAM~74feeder_combout  = ( \alunit|result [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~74feeder .extended_lut = "off";
defparam \rf|RAM~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N59
dffeas \rf|RAM~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~74 .is_wysiwyg = "true";
defparam \rf|RAM~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N48
cyclonev_lcell_comb \rf|RAM~954 (
// Equation(s):
// \rf|RAM~954_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1472_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1472_combout  & ((\rf|RAM~74_q ))) # (\rf|RAM~1472_combout  & (!\rf|RAM~90_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1472_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1472_combout  & (\rf|RAM~106_q )) # (\rf|RAM~1472_combout  & ((\rf|RAM~122_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~90_q ),
	.datac(!\rf|RAM~106_q ),
	.datad(!\rf|RAM~122_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1472_combout ),
	.datag(!\rf|RAM~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~954_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~954 .extended_lut = "on";
defparam \rf|RAM~954 .lut_mask = 64'h05050505EEEEAAFF;
defparam \rf|RAM~954 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y24_N50
dffeas \rf|RAM~346 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~346 .is_wysiwyg = "true";
defparam \rf|RAM~346 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N18
cyclonev_lcell_comb \rf|RAM~362feeder (
// Equation(s):
// \rf|RAM~362feeder_combout  = \alunit|result [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~362feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~362feeder .extended_lut = "off";
defparam \rf|RAM~362feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~362feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N19
dffeas \rf|RAM~362 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~362 .is_wysiwyg = "true";
defparam \rf|RAM~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N32
dffeas \rf|RAM~378 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~378 .is_wysiwyg = "true";
defparam \rf|RAM~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N56
dffeas \rf|RAM~314 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~314 .is_wysiwyg = "true";
defparam \rf|RAM~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N36
cyclonev_lcell_comb \rf|RAM~298feeder (
// Equation(s):
// \rf|RAM~298feeder_combout  = \alunit|result [10]

	.dataa(!\alunit|result [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~298feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~298feeder .extended_lut = "off";
defparam \rf|RAM~298feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~298feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N37
dffeas \rf|RAM~298 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~298 .is_wysiwyg = "true";
defparam \rf|RAM~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N20
dffeas \rf|RAM~282 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~282 .is_wysiwyg = "true";
defparam \rf|RAM~282 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N36
cyclonev_lcell_comb \rf|RAM~266feeder (
// Equation(s):
// \rf|RAM~266feeder_combout  = \alunit|result [10]

	.dataa(!\alunit|result [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~266feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~266feeder .extended_lut = "off";
defparam \rf|RAM~266feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~266feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y24_N37
dffeas \rf|RAM~266 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~266 .is_wysiwyg = "true";
defparam \rf|RAM~266 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N18
cyclonev_lcell_comb \rf|RAM~1480 (
// Equation(s):
// \rf|RAM~1480_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~266_q )) # (\ra1[0]~input_o  & ((\rf|RAM~282_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (((\rf|RAM~298_q )))) # (\ra1[0]~input_o  & (\rf|RAM~314_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~314_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~298_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~282_q ),
	.datag(!\rf|RAM~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1480 .extended_lut = "on";
defparam \rf|RAM~1480 .lut_mask = 64'h0C330C770CFF0C77;
defparam \rf|RAM~1480 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N6
cyclonev_lcell_comb \rf|RAM~330feeder (
// Equation(s):
// \rf|RAM~330feeder_combout  = \alunit|result [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~330feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~330feeder .extended_lut = "off";
defparam \rf|RAM~330feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~330feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N8
dffeas \rf|RAM~330 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~330 .is_wysiwyg = "true";
defparam \rf|RAM~330 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N0
cyclonev_lcell_comb \rf|RAM~962 (
// Equation(s):
// \rf|RAM~962_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1480_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1480_combout  & ((\rf|RAM~330_q ))) # (\rf|RAM~1480_combout  & (\rf|RAM~346_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1480_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1480_combout  & (\rf|RAM~362_q )) # (\rf|RAM~1480_combout  & ((\rf|RAM~378_q )))))) ) )

	.dataa(!\rf|RAM~346_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~362_q ),
	.datad(!\rf|RAM~378_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1480_combout ),
	.datag(!\rf|RAM~330_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~962_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~962 .extended_lut = "on";
defparam \rf|RAM~962 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rf|RAM~962 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N48
cyclonev_lcell_comb \rf|RAM~970 (
// Equation(s):
// \rf|RAM~970_combout  = ( \rf|RAM~954_combout  & ( \rf|RAM~962_combout  & ( (!\ra1[3]~input_o ) # ((!\ra1[4]~input_o  & (\rf|RAM~958_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~966_combout )))) ) ) ) # ( !\rf|RAM~954_combout  & ( \rf|RAM~962_combout  & ( 
// (!\ra1[3]~input_o  & (\ra1[4]~input_o )) # (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & (\rf|RAM~958_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~966_combout ))))) ) ) ) # ( \rf|RAM~954_combout  & ( !\rf|RAM~962_combout  & ( (!\ra1[3]~input_o  & 
// (!\ra1[4]~input_o )) # (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & (\rf|RAM~958_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~966_combout ))))) ) ) ) # ( !\rf|RAM~954_combout  & ( !\rf|RAM~962_combout  & ( (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & 
// (\rf|RAM~958_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~966_combout ))))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\rf|RAM~958_combout ),
	.datad(!\rf|RAM~966_combout ),
	.datae(!\rf|RAM~954_combout ),
	.dataf(!\rf|RAM~962_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~970_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~970 .extended_lut = "off";
defparam \rf|RAM~970 .lut_mask = 64'h04158C9D2637AEBF;
defparam \rf|RAM~970 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N48
cyclonev_lcell_comb \rf|rd1[10]~10 (
// Equation(s):
// \rf|rd1[10]~10_combout  = ( \rf|RAM~970_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~970_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[10]~10 .extended_lut = "off";
defparam \rf|rd1[10]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|rd1[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N21
cyclonev_lcell_comb \alunit|Mux10~0 (
// Equation(s):
// \alunit|Mux10~0_combout  = ( \rf|RAM~800_combout  & ( \rf|rd1[10]~10_combout  & ( ((\rf|WideOr1~combout  & ((\alucont[3]~input_o ) # (\rf|RAM~698_combout )))) # (\alucont[0]~input_o ) ) ) ) # ( !\rf|RAM~800_combout  & ( \rf|rd1[10]~10_combout  & ( 
// ((\rf|RAM~698_combout  & (\rf|WideOr1~combout  & !\alucont[3]~input_o ))) # (\alucont[0]~input_o ) ) ) ) # ( \rf|RAM~800_combout  & ( !\rf|rd1[10]~10_combout  & ( (\rf|WideOr1~combout  & ((!\alucont[0]~input_o  & ((\alucont[3]~input_o ))) # 
// (\alucont[0]~input_o  & (\rf|RAM~698_combout  & !\alucont[3]~input_o )))) ) ) ) # ( !\rf|RAM~800_combout  & ( !\rf|rd1[10]~10_combout  & ( (\alucont[0]~input_o  & (\rf|RAM~698_combout  & (\rf|WideOr1~combout  & !\alucont[3]~input_o ))) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(!\rf|RAM~698_combout ),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\alucont[3]~input_o ),
	.datae(!\rf|RAM~800_combout ),
	.dataf(!\rf|rd1[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux10~0 .extended_lut = "off";
defparam \alunit|Mux10~0 .lut_mask = 64'h0100010A5755575F;
defparam \alunit|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N57
cyclonev_lcell_comb \rf|RAM~1612 (
// Equation(s):
// \rf|RAM~1612_combout  = ( !\alunit|result [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1612 .extended_lut = "off";
defparam \rf|RAM~1612 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1612 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N59
dffeas \rf|RAM~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1612_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~89 .is_wysiwyg = "true";
defparam \rf|RAM~89 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N36
cyclonev_lcell_comb \rf|RAM~105feeder (
// Equation(s):
// \rf|RAM~105feeder_combout  = ( \alunit|result [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~105feeder .extended_lut = "off";
defparam \rf|RAM~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N38
dffeas \rf|RAM~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~105 .is_wysiwyg = "true";
defparam \rf|RAM~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N32
dffeas \rf|RAM~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~121 .is_wysiwyg = "true";
defparam \rf|RAM~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N38
dffeas \rf|RAM~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~41 .is_wysiwyg = "true";
defparam \rf|RAM~41 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N57
cyclonev_lcell_comb \rf|RAM~1641 (
// Equation(s):
// \rf|RAM~1641_combout  = ( !\alunit|result [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1641 .extended_lut = "off";
defparam \rf|RAM~1641 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y21_N59
dffeas \rf|RAM~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1641_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~57 .is_wysiwyg = "true";
defparam \rf|RAM~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N50
dffeas \rf|RAM~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~25 .is_wysiwyg = "true";
defparam \rf|RAM~25 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N45
cyclonev_lcell_comb \rf|RAM~9feeder (
// Equation(s):
// \rf|RAM~9feeder_combout  = \alunit|result [9]

	.dataa(gnd),
	.datab(!\alunit|result [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~9feeder .extended_lut = "off";
defparam \rf|RAM~9feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y21_N47
dffeas \rf|RAM~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~9 .is_wysiwyg = "true";
defparam \rf|RAM~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N18
cyclonev_lcell_comb \rf|RAM~1456 (
// Equation(s):
// \rf|RAM~1456_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~9_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~25_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~41_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~57_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~41_q ),
	.datad(!\rf|RAM~57_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~25_q ),
	.datag(!\rf|RAM~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1456 .extended_lut = "on";
defparam \rf|RAM~1456 .lut_mask = 64'h19195D195D5D5D19;
defparam \rf|RAM~1456 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y21_N29
dffeas \rf|RAM~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~73 .is_wysiwyg = "true";
defparam \rf|RAM~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N12
cyclonev_lcell_comb \rf|RAM~937 (
// Equation(s):
// \rf|RAM~937_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1456_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1456_combout  & ((\rf|RAM~73_q ))) # (\rf|RAM~1456_combout  & (!\rf|RAM~89_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1456_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1456_combout  & (\rf|RAM~105_q )) # (\rf|RAM~1456_combout  & ((\rf|RAM~121_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~89_q ),
	.datac(!\rf|RAM~105_q ),
	.datad(!\rf|RAM~121_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1456_combout ),
	.datag(!\rf|RAM~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~937_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~937 .extended_lut = "on";
defparam \rf|RAM~937 .lut_mask = 64'h05050505EEEEAAFF;
defparam \rf|RAM~937 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y25_N20
dffeas \rf|RAM~425 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~425 .is_wysiwyg = "true";
defparam \rf|RAM~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N44
dffeas \rf|RAM~441 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~441 .is_wysiwyg = "true";
defparam \rf|RAM~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N8
dffeas \rf|RAM~409 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~409 .is_wysiwyg = "true";
defparam \rf|RAM~409 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N3
cyclonev_lcell_comb \rf|RAM~393feeder (
// Equation(s):
// \rf|RAM~393feeder_combout  = ( \alunit|result [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~393feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~393feeder .extended_lut = "off";
defparam \rf|RAM~393feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~393feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N4
dffeas \rf|RAM~393 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~393 .is_wysiwyg = "true";
defparam \rf|RAM~393 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N6
cyclonev_lcell_comb \rf|RAM~1468 (
// Equation(s):
// \rf|RAM~1468_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~393_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~409_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~425_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~441_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~425_q ),
	.datad(!\rf|RAM~441_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~409_q ),
	.datag(!\rf|RAM~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1468 .extended_lut = "on";
defparam \rf|RAM~1468 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1468 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N0
cyclonev_lcell_comb \rf|RAM~489feeder (
// Equation(s):
// \rf|RAM~489feeder_combout  = \alunit|result [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alunit|result [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~489feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~489feeder .extended_lut = "off";
defparam \rf|RAM~489feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \rf|RAM~489feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N2
dffeas \rf|RAM~489 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~489feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~489 .is_wysiwyg = "true";
defparam \rf|RAM~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N26
dffeas \rf|RAM~505 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~505 .is_wysiwyg = "true";
defparam \rf|RAM~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N50
dffeas \rf|RAM~473 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~473 .is_wysiwyg = "true";
defparam \rf|RAM~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N53
dffeas \rf|RAM~457 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~457 .is_wysiwyg = "true";
defparam \rf|RAM~457 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N48
cyclonev_lcell_comb \rf|RAM~949 (
// Equation(s):
// \rf|RAM~949_combout  = ( !\ra1[1]~input_o  & ( (!\rf|RAM~1468_combout  & (\ra1[2]~input_o  & (\rf|RAM~457_q ))) # (\rf|RAM~1468_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~473_q ))))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1468_combout  & 
// (\ra1[2]~input_o  & (\rf|RAM~489_q ))) # (\rf|RAM~1468_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~505_q ))))) ) )

	.dataa(!\rf|RAM~1468_combout ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~489_q ),
	.datad(!\rf|RAM~505_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~473_q ),
	.datag(!\rf|RAM~457_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~949_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~949 .extended_lut = "on";
defparam \rf|RAM~949 .lut_mask = 64'h4646465757574657;
defparam \rf|RAM~949 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N8
dffeas \rf|RAM~249 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~249 .is_wysiwyg = "true";
defparam \rf|RAM~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y21_N59
dffeas \rf|RAM~233 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~233 .is_wysiwyg = "true";
defparam \rf|RAM~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N2
dffeas \rf|RAM~169 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~169 .is_wysiwyg = "true";
defparam \rf|RAM~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N44
dffeas \rf|RAM~185 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~185 .is_wysiwyg = "true";
defparam \rf|RAM~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N9
cyclonev_lcell_comb \rf|RAM~1642 (
// Equation(s):
// \rf|RAM~1642_combout  = ( !\alunit|result [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1642 .extended_lut = "off";
defparam \rf|RAM~1642 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N11
dffeas \rf|RAM~153 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1642_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~153 .is_wysiwyg = "true";
defparam \rf|RAM~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N45
cyclonev_lcell_comb \rf|RAM~137feeder (
// Equation(s):
// \rf|RAM~137feeder_combout  = \alunit|result [9]

	.dataa(!\alunit|result [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~137feeder .extended_lut = "off";
defparam \rf|RAM~137feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N46
dffeas \rf|RAM~137 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~137 .is_wysiwyg = "true";
defparam \rf|RAM~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N30
cyclonev_lcell_comb \rf|RAM~1460 (
// Equation(s):
// \rf|RAM~1460_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~137_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~153_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~169_q )) # (\ra1[0]~input_o  & (((\rf|RAM~185_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~169_q ),
	.datad(!\rf|RAM~185_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~153_q ),
	.datag(!\rf|RAM~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1460 .extended_lut = "on";
defparam \rf|RAM~1460 .lut_mask = 64'h3B3B193B1919193B;
defparam \rf|RAM~1460 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N18
cyclonev_lcell_comb \rf|RAM~201feeder (
// Equation(s):
// \rf|RAM~201feeder_combout  = ( \alunit|result [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~201feeder .extended_lut = "off";
defparam \rf|RAM~201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N19
dffeas \rf|RAM~201 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~201 .is_wysiwyg = "true";
defparam \rf|RAM~201 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N42
cyclonev_lcell_comb \rf|RAM~941 (
// Equation(s):
// \rf|RAM~941_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1460_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1460_combout  & (\rf|RAM~201_q )) # (\rf|RAM~1460_combout  & ((\rf|RAM~217_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1460_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1460_combout  & (((\rf|RAM~233_q )))) # (\rf|RAM~1460_combout  & (\rf|RAM~249_q )))) ) )

	.dataa(!\rf|RAM~249_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~233_q ),
	.datad(!\rf|RAM~1460_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~217_q ),
	.datag(!\rf|RAM~201_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~941_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~941 .extended_lut = "on";
defparam \rf|RAM~941 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~941 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N18
cyclonev_lcell_comb \rf|RAM~297feeder (
// Equation(s):
// \rf|RAM~297feeder_combout  = \alunit|result [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~297feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~297feeder .extended_lut = "off";
defparam \rf|RAM~297feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~297feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N19
dffeas \rf|RAM~297 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~297 .is_wysiwyg = "true";
defparam \rf|RAM~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N14
dffeas \rf|RAM~313 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~313 .is_wysiwyg = "true";
defparam \rf|RAM~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N26
dffeas \rf|RAM~281 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~281 .is_wysiwyg = "true";
defparam \rf|RAM~281 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N6
cyclonev_lcell_comb \rf|RAM~265feeder (
// Equation(s):
// \rf|RAM~265feeder_combout  = ( \alunit|result [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~265feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~265feeder .extended_lut = "off";
defparam \rf|RAM~265feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~265feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y24_N8
dffeas \rf|RAM~265 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~265 .is_wysiwyg = "true";
defparam \rf|RAM~265 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N24
cyclonev_lcell_comb \rf|RAM~1464 (
// Equation(s):
// \rf|RAM~1464_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~265_q )) # (\ra1[0]~input_o  & (((\rf|RAM~281_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~297_q )) # (\ra1[0]~input_o  & (((\rf|RAM~313_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~297_q ),
	.datad(!\rf|RAM~313_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~281_q ),
	.datag(!\rf|RAM~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1464 .extended_lut = "on";
defparam \rf|RAM~1464 .lut_mask = 64'h1919193B3B3B193B;
defparam \rf|RAM~1464 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y24_N52
dffeas \rf|RAM~361 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~361 .is_wysiwyg = "true";
defparam \rf|RAM~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N44
dffeas \rf|RAM~377 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~377 .is_wysiwyg = "true";
defparam \rf|RAM~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N20
dffeas \rf|RAM~345 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~345 .is_wysiwyg = "true";
defparam \rf|RAM~345 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N24
cyclonev_lcell_comb \rf|RAM~329feeder (
// Equation(s):
// \rf|RAM~329feeder_combout  = ( \alunit|result [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~329feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~329feeder .extended_lut = "off";
defparam \rf|RAM~329feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~329feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N26
dffeas \rf|RAM~329 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~329 .is_wysiwyg = "true";
defparam \rf|RAM~329 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N18
cyclonev_lcell_comb \rf|RAM~945 (
// Equation(s):
// \rf|RAM~945_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & (\rf|RAM~1464_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1464_combout  & (\rf|RAM~329_q )) # (\rf|RAM~1464_combout  & (((\rf|RAM~345_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & (\rf|RAM~1464_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1464_combout  & (\rf|RAM~361_q )) # (\rf|RAM~1464_combout  & (((\rf|RAM~377_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~1464_combout ),
	.datac(!\rf|RAM~361_q ),
	.datad(!\rf|RAM~377_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~345_q ),
	.datag(!\rf|RAM~329_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~945_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~945 .extended_lut = "on";
defparam \rf|RAM~945 .lut_mask = 64'h2626263737372637;
defparam \rf|RAM~945 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N18
cyclonev_lcell_comb \rf|RAM~953 (
// Equation(s):
// \rf|RAM~953_combout  = ( \rf|RAM~941_combout  & ( \rf|RAM~945_combout  & ( (!\ra1[3]~input_o  & (((\ra1[4]~input_o )) # (\rf|RAM~937_combout ))) # (\ra1[3]~input_o  & (((!\ra1[4]~input_o ) # (\rf|RAM~949_combout )))) ) ) ) # ( !\rf|RAM~941_combout  & ( 
// \rf|RAM~945_combout  & ( (!\ra1[3]~input_o  & (((\ra1[4]~input_o )) # (\rf|RAM~937_combout ))) # (\ra1[3]~input_o  & (((\ra1[4]~input_o  & \rf|RAM~949_combout )))) ) ) ) # ( \rf|RAM~941_combout  & ( !\rf|RAM~945_combout  & ( (!\ra1[3]~input_o  & 
// (\rf|RAM~937_combout  & (!\ra1[4]~input_o ))) # (\ra1[3]~input_o  & (((!\ra1[4]~input_o ) # (\rf|RAM~949_combout )))) ) ) ) # ( !\rf|RAM~941_combout  & ( !\rf|RAM~945_combout  & ( (!\ra1[3]~input_o  & (\rf|RAM~937_combout  & (!\ra1[4]~input_o ))) # 
// (\ra1[3]~input_o  & (((\ra1[4]~input_o  & \rf|RAM~949_combout )))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\rf|RAM~937_combout ),
	.datac(!\ra1[4]~input_o ),
	.datad(!\rf|RAM~949_combout ),
	.datae(!\rf|RAM~941_combout ),
	.dataf(!\rf|RAM~945_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~953_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~953 .extended_lut = "off";
defparam \rf|RAM~953 .lut_mask = 64'h202570752A2F7A7F;
defparam \rf|RAM~953 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N54
cyclonev_lcell_comb \alunit|result~5 (
// Equation(s):
// \alunit|result~5_combout  = ( \rf|RAM~715_combout  & ( !\rf|WideOr1~combout  $ (((!\rf|WideOr0~combout ) # (!\rf|RAM~953_combout ))) ) ) # ( !\rf|RAM~715_combout  & ( (\rf|WideOr0~combout  & \rf|RAM~953_combout ) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(!\rf|RAM~953_combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~715_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result~5 .extended_lut = "off";
defparam \alunit|result~5 .lut_mask = 64'h000F000F555A555A;
defparam \alunit|result~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N6
cyclonev_lcell_comb \rf|rd1[9]~9 (
// Equation(s):
// \rf|rd1[9]~9_combout  = ( \rf|RAM~953_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~953_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[9]~9 .extended_lut = "off";
defparam \rf|rd1[9]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|rd1[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N45
cyclonev_lcell_comb \alunit|Mux9~5 (
// Equation(s):
// \alunit|Mux9~5_combout  = ( \rf|RAM~562_combout  & ( \rf|rd1[9]~9_combout  & ( ((\rf|WideOr1~combout  & ((\alucont[3]~input_o ) # (\rf|RAM~715_combout )))) # (\alucont[0]~input_o ) ) ) ) # ( !\rf|RAM~562_combout  & ( \rf|rd1[9]~9_combout  & ( 
// ((\rf|RAM~715_combout  & (!\alucont[3]~input_o  & \rf|WideOr1~combout ))) # (\alucont[0]~input_o ) ) ) ) # ( \rf|RAM~562_combout  & ( !\rf|rd1[9]~9_combout  & ( (\rf|WideOr1~combout  & ((!\alucont[0]~input_o  & ((\alucont[3]~input_o ))) # 
// (\alucont[0]~input_o  & (\rf|RAM~715_combout  & !\alucont[3]~input_o )))) ) ) ) # ( !\rf|RAM~562_combout  & ( !\rf|rd1[9]~9_combout  & ( (\rf|RAM~715_combout  & (\alucont[0]~input_o  & (!\alucont[3]~input_o  & \rf|WideOr1~combout ))) ) ) )

	.dataa(!\rf|RAM~715_combout ),
	.datab(!\alucont[0]~input_o ),
	.datac(!\alucont[3]~input_o ),
	.datad(!\rf|WideOr1~combout ),
	.datae(!\rf|RAM~562_combout ),
	.dataf(!\rf|rd1[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~5 .extended_lut = "off";
defparam \alunit|Mux9~5 .lut_mask = 64'h0010001C3373337F;
defparam \alunit|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N27
cyclonev_lcell_comb \alunit|Add4~37 (
// Equation(s):
// \alunit|Add4~37_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~953_combout ) ) + ( GND ) + ( \alunit|Add4~34  ))
// \alunit|Add4~38  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~953_combout ) ) + ( GND ) + ( \alunit|Add4~34  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(gnd),
	.datad(!\rf|RAM~953_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~37_sumout ),
	.cout(\alunit|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~37 .extended_lut = "off";
defparam \alunit|Add4~37 .lut_mask = 64'h0000FFFF00000033;
defparam \alunit|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N27
cyclonev_lcell_comb \alunit|Add0~37 (
// Equation(s):
// \alunit|Add0~37_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~953_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~715_combout ) ) + ( \alunit|Add0~34  ))
// \alunit|Add0~38  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~953_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~715_combout ) ) + ( \alunit|Add0~34  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~715_combout ),
	.datad(!\rf|RAM~953_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~37_sumout ),
	.cout(\alunit|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~37 .extended_lut = "off";
defparam \alunit|Add0~37 .lut_mask = 64'h0000FCFC00000055;
defparam \alunit|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N42
cyclonev_lcell_comb \alunit|Mux9~6 (
// Equation(s):
// \alunit|Mux9~6_combout  = ( \alunit|Add4~37_sumout  & ( \alunit|Add0~37_sumout  & ( ((!\alunit|Mux2~5_combout  & ((\alunit|Mux9~5_combout ))) # (\alunit|Mux2~5_combout  & (\alunit|result~5_combout ))) # (\alunit|Mux4~1_combout ) ) ) ) # ( 
// !\alunit|Add4~37_sumout  & ( \alunit|Add0~37_sumout  & ( (!\alunit|Mux4~1_combout  & ((!\alunit|Mux2~5_combout  & ((\alunit|Mux9~5_combout ))) # (\alunit|Mux2~5_combout  & (\alunit|result~5_combout )))) # (\alunit|Mux4~1_combout  & 
// (!\alunit|Mux2~5_combout )) ) ) ) # ( \alunit|Add4~37_sumout  & ( !\alunit|Add0~37_sumout  & ( (!\alunit|Mux4~1_combout  & ((!\alunit|Mux2~5_combout  & ((\alunit|Mux9~5_combout ))) # (\alunit|Mux2~5_combout  & (\alunit|result~5_combout )))) # 
// (\alunit|Mux4~1_combout  & (\alunit|Mux2~5_combout )) ) ) ) # ( !\alunit|Add4~37_sumout  & ( !\alunit|Add0~37_sumout  & ( (!\alunit|Mux4~1_combout  & ((!\alunit|Mux2~5_combout  & ((\alunit|Mux9~5_combout ))) # (\alunit|Mux2~5_combout  & 
// (\alunit|result~5_combout )))) ) ) )

	.dataa(!\alunit|Mux4~1_combout ),
	.datab(!\alunit|Mux2~5_combout ),
	.datac(!\alunit|result~5_combout ),
	.datad(!\alunit|Mux9~5_combout ),
	.datae(!\alunit|Add4~37_sumout ),
	.dataf(!\alunit|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~6 .extended_lut = "off";
defparam \alunit|Mux9~6 .lut_mask = 64'h028A139B46CE57DF;
defparam \alunit|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N36
cyclonev_lcell_comb \alunit|Add1~37 (
// Equation(s):
// \alunit|Add1~37_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~953_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~715_combout ) ) + ( \alunit|Add1~34  ))
// \alunit|Add1~38  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~953_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~715_combout ) ) + ( \alunit|Add1~34  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~715_combout ),
	.datad(!\rf|RAM~953_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~37_sumout ),
	.cout(\alunit|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~37 .extended_lut = "off";
defparam \alunit|Add1~37 .lut_mask = 64'h0000030300000055;
defparam \alunit|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N9
cyclonev_lcell_comb \rf|rd2[9]~8 (
// Equation(s):
// \rf|rd2[9]~8_combout  = ( \rf|WideOr1~combout  & ( \rf|RAM~715_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|RAM~715_combout ),
	.datae(gnd),
	.dataf(!\rf|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[9]~8 .extended_lut = "off";
defparam \rf|rd2[9]~8 .lut_mask = 64'h0000000000FF00FF;
defparam \rf|rd2[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N6
cyclonev_lcell_comb \alunit|ShiftLeft0~10 (
// Equation(s):
// \alunit|ShiftLeft0~10_combout  = ( \rf|rd1[9]~9_combout  & ( \rf|rd1[7]~7_combout  & ( (!\rf|rd2[0]~0_combout ) # ((!\rf|rd2[1]~1_combout  & (\rf|rd1[8]~8_combout )) # (\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout )))) ) ) ) # ( !\rf|rd1[9]~9_combout  & 
// ( \rf|rd1[7]~7_combout  & ( (!\rf|rd2[1]~1_combout  & (\rf|rd1[8]~8_combout  & ((\rf|rd2[0]~0_combout )))) # (\rf|rd2[1]~1_combout  & (((!\rf|rd2[0]~0_combout ) # (\rf|rd1[6]~6_combout )))) ) ) ) # ( \rf|rd1[9]~9_combout  & ( !\rf|rd1[7]~7_combout  & ( 
// (!\rf|rd2[1]~1_combout  & (((!\rf|rd2[0]~0_combout )) # (\rf|rd1[8]~8_combout ))) # (\rf|rd2[1]~1_combout  & (((\rf|rd1[6]~6_combout  & \rf|rd2[0]~0_combout )))) ) ) ) # ( !\rf|rd1[9]~9_combout  & ( !\rf|rd1[7]~7_combout  & ( (\rf|rd2[0]~0_combout  & 
// ((!\rf|rd2[1]~1_combout  & (\rf|rd1[8]~8_combout )) # (\rf|rd2[1]~1_combout  & ((\rf|rd1[6]~6_combout ))))) ) ) )

	.dataa(!\rf|rd1[8]~8_combout ),
	.datab(!\rf|rd2[1]~1_combout ),
	.datac(!\rf|rd1[6]~6_combout ),
	.datad(!\rf|rd2[0]~0_combout ),
	.datae(!\rf|rd1[9]~9_combout ),
	.dataf(!\rf|rd1[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~10 .extended_lut = "off";
defparam \alunit|ShiftLeft0~10 .lut_mask = 64'h0047CC473347FF47;
defparam \alunit|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N3
cyclonev_lcell_comb \alunit|Mux9~7 (
// Equation(s):
// \alunit|Mux9~7_combout  = ( \alunit|ShiftLeft0~0_combout  & ( \alunit|Mux9~2_combout  & ( (\alunit|ShiftLeft0~5_combout ) # (\alunit|Mux9~9_combout ) ) ) ) # ( !\alunit|ShiftLeft0~0_combout  & ( \alunit|Mux9~2_combout  & ( (!\alunit|Mux9~9_combout  & 
// \alunit|ShiftLeft0~5_combout ) ) ) ) # ( \alunit|ShiftLeft0~0_combout  & ( !\alunit|Mux9~2_combout  & ( (!\alunit|Mux9~9_combout  & \alunit|ShiftLeft0~10_combout ) ) ) ) # ( !\alunit|ShiftLeft0~0_combout  & ( !\alunit|Mux9~2_combout  & ( 
// (!\alunit|Mux9~9_combout  & \alunit|ShiftLeft0~10_combout ) ) ) )

	.dataa(!\alunit|Mux9~9_combout ),
	.datab(!\alunit|ShiftLeft0~5_combout ),
	.datac(!\alunit|ShiftLeft0~10_combout ),
	.datad(gnd),
	.datae(!\alunit|ShiftLeft0~0_combout ),
	.dataf(!\alunit|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~7 .extended_lut = "off";
defparam \alunit|Mux9~7 .lut_mask = 64'h0A0A0A0A22227777;
defparam \alunit|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N36
cyclonev_lcell_comb \alunit|Mux9~8 (
// Equation(s):
// \alunit|Mux9~8_combout  = ( \alunit|Mux9~3_combout  & ( \alunit|Mux9~7_combout  & ( (!\alunit|Mux9~4_combout  & (\alunit|Add1~37_sumout )) # (\alunit|Mux9~4_combout  & ((\rf|rd2[9]~8_combout ))) ) ) ) # ( !\alunit|Mux9~3_combout  & ( 
// \alunit|Mux9~7_combout  & ( (\alunit|Mux9~6_combout ) # (\alunit|Mux9~4_combout ) ) ) ) # ( \alunit|Mux9~3_combout  & ( !\alunit|Mux9~7_combout  & ( (!\alunit|Mux9~4_combout  & (\alunit|Add1~37_sumout )) # (\alunit|Mux9~4_combout  & ((\rf|rd2[9]~8_combout 
// ))) ) ) ) # ( !\alunit|Mux9~3_combout  & ( !\alunit|Mux9~7_combout  & ( (!\alunit|Mux9~4_combout  & \alunit|Mux9~6_combout ) ) ) )

	.dataa(!\alunit|Mux9~4_combout ),
	.datab(!\alunit|Mux9~6_combout ),
	.datac(!\alunit|Add1~37_sumout ),
	.datad(!\rf|rd2[9]~8_combout ),
	.datae(!\alunit|Mux9~3_combout ),
	.dataf(!\alunit|Mux9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux9~8 .extended_lut = "off";
defparam \alunit|Mux9~8 .lut_mask = 64'h22220A5F77770A5F;
defparam \alunit|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N48
cyclonev_lcell_comb \alunit|result[9] (
// Equation(s):
// \alunit|result [9] = ( \alunit|Mux16~0_combout  & ( \alunit|Mux9~8_combout  & ( \alunit|result [9] ) ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|Mux9~8_combout  ) ) # ( \alunit|Mux16~0_combout  & ( !\alunit|Mux9~8_combout  & ( \alunit|result [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [9]),
	.datad(gnd),
	.datae(!\alunit|Mux16~0_combout ),
	.dataf(!\alunit|Mux9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[9] .extended_lut = "off";
defparam \alunit|result[9] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \alunit|result[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N44
dffeas \rf|RAM~217 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~217 .is_wysiwyg = "true";
defparam \rf|RAM~217 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N36
cyclonev_lcell_comb \rf|RAM~1236 (
// Equation(s):
// \rf|RAM~1236_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~137_q ))) # (\ra2[0]~input_o  & ((((!\rf|RAM~153_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~169_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~185_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~169_q ),
	.datad(!\rf|RAM~185_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~153_q ),
	.datag(!\rf|RAM~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1236 .extended_lut = "on";
defparam \rf|RAM~1236 .lut_mask = 64'h5D5D195D1919195D;
defparam \rf|RAM~1236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N12
cyclonev_lcell_comb \rf|RAM~703 (
// Equation(s):
// \rf|RAM~703_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1236_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1236_combout  & (((\rf|RAM~201_q )))) # (\rf|RAM~1236_combout  & (\rf|RAM~217_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1236_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1236_combout  & (\rf|RAM~233_q )) # (\rf|RAM~1236_combout  & ((\rf|RAM~249_q )))))) ) )

	.dataa(!\rf|RAM~217_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~233_q ),
	.datad(!\rf|RAM~1236_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~249_q ),
	.datag(!\rf|RAM~201_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~703 .extended_lut = "on";
defparam \rf|RAM~703 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rf|RAM~703 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N36
cyclonev_lcell_comb \rf|RAM~1244 (
// Equation(s):
// \rf|RAM~1244_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~393_q )) # (\ra2[0]~input_o  & (((\rf|RAM~409_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~425_q )) # (\ra2[0]~input_o  & (((\rf|RAM~441_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~425_q ),
	.datad(!\rf|RAM~441_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~409_q ),
	.datag(!\rf|RAM~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1244 .extended_lut = "on";
defparam \rf|RAM~1244 .lut_mask = 64'h1919193B3B3B193B;
defparam \rf|RAM~1244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N12
cyclonev_lcell_comb \rf|RAM~711 (
// Equation(s):
// \rf|RAM~711_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1244_combout  & (\ra2[2]~input_o  & (\rf|RAM~457_q ))) # (\rf|RAM~1244_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~473_q ))))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1244_combout  & 
// (\ra2[2]~input_o  & (\rf|RAM~489_q ))) # (\rf|RAM~1244_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~505_q ))))) ) )

	.dataa(!\rf|RAM~1244_combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~489_q ),
	.datad(!\rf|RAM~473_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~505_q ),
	.datag(!\rf|RAM~457_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~711 .extended_lut = "on";
defparam \rf|RAM~711 .lut_mask = 64'h4657464646575757;
defparam \rf|RAM~711 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N48
cyclonev_lcell_comb \rf|RAM~1232 (
// Equation(s):
// \rf|RAM~1232_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~9_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~25_q ))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~41_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~57_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~25_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~41_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~57_q ),
	.datag(!\rf|RAM~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1232 .extended_lut = "on";
defparam \rf|RAM~1232 .lut_mask = 64'h1D333F331D330C33;
defparam \rf|RAM~1232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N30
cyclonev_lcell_comb \rf|RAM~699 (
// Equation(s):
// \rf|RAM~699_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1232_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1232_combout  & (((\rf|RAM~73_q )))) # (\rf|RAM~1232_combout  & (!\rf|RAM~89_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1232_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1232_combout  & (\rf|RAM~105_q )) # (\rf|RAM~1232_combout  & ((\rf|RAM~121_q )))))) ) )

	.dataa(!\rf|RAM~89_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~105_q ),
	.datad(!\rf|RAM~1232_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~121_q ),
	.datag(!\rf|RAM~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~699 .extended_lut = "on";
defparam \rf|RAM~699 .lut_mask = 64'h03EE03CC03EE03FF;
defparam \rf|RAM~699 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N12
cyclonev_lcell_comb \rf|RAM~1240 (
// Equation(s):
// \rf|RAM~1240_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~265_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\rf|RAM~281_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~297_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~313_q ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\rf|RAM~313_q ),
	.datac(!\rf|RAM~297_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~281_q ),
	.datag(!\rf|RAM~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1240 .extended_lut = "on";
defparam \rf|RAM~1240 .lut_mask = 64'h0A551B555F551B55;
defparam \rf|RAM~1240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N42
cyclonev_lcell_comb \rf|RAM~707 (
// Equation(s):
// \rf|RAM~707_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1240_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1240_combout  & (\rf|RAM~329_q )) # (\rf|RAM~1240_combout  & ((\rf|RAM~345_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1240_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1240_combout  & (((\rf|RAM~361_q )))) # (\rf|RAM~1240_combout  & (\rf|RAM~377_q )))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~377_q ),
	.datac(!\rf|RAM~361_q ),
	.datad(!\rf|RAM~1240_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~345_q ),
	.datag(!\rf|RAM~329_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~707 .extended_lut = "on";
defparam \rf|RAM~707 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \rf|RAM~707 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N6
cyclonev_lcell_comb \rf|RAM~715 (
// Equation(s):
// \rf|RAM~715_combout  = ( \rf|RAM~699_combout  & ( \rf|RAM~707_combout  & ( (!\ra2[3]~input_o ) # ((!\ra2[4]~input_o  & (\rf|RAM~703_combout )) # (\ra2[4]~input_o  & ((\rf|RAM~711_combout )))) ) ) ) # ( !\rf|RAM~699_combout  & ( \rf|RAM~707_combout  & ( 
// (!\ra2[3]~input_o  & (\ra2[4]~input_o )) # (\ra2[3]~input_o  & ((!\ra2[4]~input_o  & (\rf|RAM~703_combout )) # (\ra2[4]~input_o  & ((\rf|RAM~711_combout ))))) ) ) ) # ( \rf|RAM~699_combout  & ( !\rf|RAM~707_combout  & ( (!\ra2[3]~input_o  & 
// (!\ra2[4]~input_o )) # (\ra2[3]~input_o  & ((!\ra2[4]~input_o  & (\rf|RAM~703_combout )) # (\ra2[4]~input_o  & ((\rf|RAM~711_combout ))))) ) ) ) # ( !\rf|RAM~699_combout  & ( !\rf|RAM~707_combout  & ( (\ra2[3]~input_o  & ((!\ra2[4]~input_o  & 
// (\rf|RAM~703_combout )) # (\ra2[4]~input_o  & ((\rf|RAM~711_combout ))))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\ra2[4]~input_o ),
	.datac(!\rf|RAM~703_combout ),
	.datad(!\rf|RAM~711_combout ),
	.datae(!\rf|RAM~699_combout ),
	.dataf(!\rf|RAM~707_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~715 .extended_lut = "off";
defparam \rf|RAM~715 .lut_mask = 64'h04158C9D2637AEBF;
defparam \rf|RAM~715 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N30
cyclonev_lcell_comb \alunit|Add0~41 (
// Equation(s):
// \alunit|Add0~41_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~970_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~698_combout ) ) + ( \alunit|Add0~38  ))
// \alunit|Add0~42  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~970_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~698_combout ) ) + ( \alunit|Add0~38  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~970_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~698_combout ),
	.datag(gnd),
	.cin(\alunit|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~41_sumout ),
	.cout(\alunit|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~41 .extended_lut = "off";
defparam \alunit|Add0~41 .lut_mask = 64'h0000FFCC00000505;
defparam \alunit|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N12
cyclonev_lcell_comb \alunit|result~6 (
// Equation(s):
// \alunit|result~6_combout  = ( \rf|WideOr1~combout  & ( \rf|RAM~970_combout  & ( !\rf|WideOr0~combout  $ (!\rf|RAM~698_combout ) ) ) ) # ( !\rf|WideOr1~combout  & ( \rf|RAM~970_combout  & ( \rf|WideOr0~combout  ) ) ) # ( \rf|WideOr1~combout  & ( 
// !\rf|RAM~970_combout  & ( \rf|RAM~698_combout  ) ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(gnd),
	.datac(!\rf|RAM~698_combout ),
	.datad(gnd),
	.datae(!\rf|WideOr1~combout ),
	.dataf(!\rf|RAM~970_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result~6 .extended_lut = "off";
defparam \alunit|result~6 .lut_mask = 64'h00000F0F55555A5A;
defparam \alunit|result~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N30
cyclonev_lcell_comb \alunit|Add4~41 (
// Equation(s):
// \alunit|Add4~41_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~970_combout ) ) + ( GND ) + ( \alunit|Add4~38  ))
// \alunit|Add4~42  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~970_combout ) ) + ( GND ) + ( \alunit|Add4~38  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(gnd),
	.datad(!\rf|RAM~970_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~41_sumout ),
	.cout(\alunit|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~41 .extended_lut = "off";
defparam \alunit|Add4~41 .lut_mask = 64'h0000FFFF00000033;
defparam \alunit|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N0
cyclonev_lcell_comb \alunit|Mux10~1 (
// Equation(s):
// \alunit|Mux10~1_combout  = ( \alunit|Mux2~5_combout  & ( \alunit|Add4~41_sumout  & ( (\alunit|result~6_combout ) # (\alunit|Mux4~1_combout ) ) ) ) # ( !\alunit|Mux2~5_combout  & ( \alunit|Add4~41_sumout  & ( (!\alunit|Mux4~1_combout  & 
// (\alunit|Mux10~0_combout )) # (\alunit|Mux4~1_combout  & ((\alunit|Add0~41_sumout ))) ) ) ) # ( \alunit|Mux2~5_combout  & ( !\alunit|Add4~41_sumout  & ( (!\alunit|Mux4~1_combout  & \alunit|result~6_combout ) ) ) ) # ( !\alunit|Mux2~5_combout  & ( 
// !\alunit|Add4~41_sumout  & ( (!\alunit|Mux4~1_combout  & (\alunit|Mux10~0_combout )) # (\alunit|Mux4~1_combout  & ((\alunit|Add0~41_sumout ))) ) ) )

	.dataa(!\alunit|Mux4~1_combout ),
	.datab(!\alunit|Mux10~0_combout ),
	.datac(!\alunit|Add0~41_sumout ),
	.datad(!\alunit|result~6_combout ),
	.datae(!\alunit|Mux2~5_combout ),
	.dataf(!\alunit|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux10~1 .extended_lut = "off";
defparam \alunit|Mux10~1 .lut_mask = 64'h272700AA272755FF;
defparam \alunit|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N36
cyclonev_lcell_comb \alunit|ShiftLeft0~11 (
// Equation(s):
// \alunit|ShiftLeft0~11_combout  = ( \rf|rd1[9]~9_combout  & ( \rf|rd1[10]~10_combout  & ( (!\rf|rd2[1]~1_combout ) # ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[7]~7_combout ))) ) ) ) # ( !\rf|rd1[9]~9_combout  
// & ( \rf|rd1[10]~10_combout  & ( (!\rf|rd2[1]~1_combout  & (((!\rf|rd2[0]~0_combout )))) # (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[7]~7_combout )))) ) ) ) # ( \rf|rd1[9]~9_combout  
// & ( !\rf|rd1[10]~10_combout  & ( (!\rf|rd2[1]~1_combout  & (((\rf|rd2[0]~0_combout )))) # (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[7]~7_combout )))) ) ) ) # ( !\rf|rd1[9]~9_combout  
// & ( !\rf|rd1[10]~10_combout  & ( (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout ))) # (\rf|rd2[0]~0_combout  & (\rf|rd1[7]~7_combout )))) ) ) )

	.dataa(!\rf|rd1[7]~7_combout ),
	.datab(!\rf|rd1[8]~8_combout ),
	.datac(!\rf|rd2[1]~1_combout ),
	.datad(!\rf|rd2[0]~0_combout ),
	.datae(!\rf|rd1[9]~9_combout ),
	.dataf(!\rf|rd1[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~11 .extended_lut = "off";
defparam \alunit|ShiftLeft0~11 .lut_mask = 64'h030503F5F305F3F5;
defparam \alunit|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N54
cyclonev_lcell_comb \alunit|Mux10~2 (
// Equation(s):
// \alunit|Mux10~2_combout  = ( \alunit|ShiftLeft0~7_combout  & ( (!\alunit|Mux9~9_combout  & (((\alunit|ShiftLeft0~11_combout )) # (\alunit|Mux9~2_combout ))) # (\alunit|Mux9~9_combout  & (\alunit|Mux9~2_combout  & ((!\alunit|ShiftLeft0~6_combout )))) ) ) # 
// ( !\alunit|ShiftLeft0~7_combout  & ( (!\alunit|Mux9~9_combout  & (!\alunit|Mux9~2_combout  & (\alunit|ShiftLeft0~11_combout ))) # (\alunit|Mux9~9_combout  & (\alunit|Mux9~2_combout  & ((!\alunit|ShiftLeft0~6_combout )))) ) )

	.dataa(!\alunit|Mux9~9_combout ),
	.datab(!\alunit|Mux9~2_combout ),
	.datac(!\alunit|ShiftLeft0~11_combout ),
	.datad(!\alunit|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\alunit|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux10~2 .extended_lut = "off";
defparam \alunit|Mux10~2 .lut_mask = 64'h190819083B2A3B2A;
defparam \alunit|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N39
cyclonev_lcell_comb \alunit|Add1~41 (
// Equation(s):
// \alunit|Add1~41_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~970_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~698_combout ) ) + ( \alunit|Add1~38  ))
// \alunit|Add1~42  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~970_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~698_combout ) ) + ( \alunit|Add1~38  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~698_combout ),
	.datad(!\rf|RAM~970_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~41_sumout ),
	.cout(\alunit|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~41 .extended_lut = "off";
defparam \alunit|Add1~41 .lut_mask = 64'h0000030300000055;
defparam \alunit|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N57
cyclonev_lcell_comb \rf|rd2[10]~9 (
// Equation(s):
// \rf|rd2[10]~9_combout  = ( \rf|RAM~698_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~698_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[10]~9 .extended_lut = "off";
defparam \rf|rd2[10]~9 .lut_mask = 64'h0000000055555555;
defparam \rf|rd2[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N12
cyclonev_lcell_comb \alunit|Mux10~3 (
// Equation(s):
// \alunit|Mux10~3_combout  = ( \alunit|Mux9~3_combout  & ( \rf|rd2[10]~9_combout  & ( (\alunit|Add1~41_sumout ) # (\alunit|Mux9~4_combout ) ) ) ) # ( !\alunit|Mux9~3_combout  & ( \rf|rd2[10]~9_combout  & ( (!\alunit|Mux9~4_combout  & 
// (\alunit|Mux10~1_combout )) # (\alunit|Mux9~4_combout  & ((\alunit|Mux10~2_combout ))) ) ) ) # ( \alunit|Mux9~3_combout  & ( !\rf|rd2[10]~9_combout  & ( (!\alunit|Mux9~4_combout  & \alunit|Add1~41_sumout ) ) ) ) # ( !\alunit|Mux9~3_combout  & ( 
// !\rf|rd2[10]~9_combout  & ( (!\alunit|Mux9~4_combout  & (\alunit|Mux10~1_combout )) # (\alunit|Mux9~4_combout  & ((\alunit|Mux10~2_combout ))) ) ) )

	.dataa(!\alunit|Mux10~1_combout ),
	.datab(!\alunit|Mux10~2_combout ),
	.datac(!\alunit|Mux9~4_combout ),
	.datad(!\alunit|Add1~41_sumout ),
	.datae(!\alunit|Mux9~3_combout ),
	.dataf(!\rf|rd2[10]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux10~3 .extended_lut = "off";
defparam \alunit|Mux10~3 .lut_mask = 64'h535300F053530FFF;
defparam \alunit|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N6
cyclonev_lcell_comb \alunit|result[10] (
// Equation(s):
// \alunit|result [10] = ( \alunit|Mux16~0_combout  & ( \alunit|result [10] ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|result [10] & ( \alunit|Mux10~3_combout  ) ) ) # ( !\alunit|Mux16~0_combout  & ( !\alunit|result [10] & ( \alunit|Mux10~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\alunit|Mux10~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|Mux16~0_combout ),
	.dataf(!\alunit|result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[10] .extended_lut = "off";
defparam \alunit|result[10] .lut_mask = 64'h333300003333FFFF;
defparam \alunit|result[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N17
dffeas \rf|RAM~250 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~250 .is_wysiwyg = "true";
defparam \rf|RAM~250 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N48
cyclonev_lcell_comb \rf|RAM~1220 (
// Equation(s):
// \rf|RAM~1220_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~138_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((!\rf|RAM~154_q ) # (((\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~170_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~186_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~154_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~170_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~186_q ),
	.datag(!\rf|RAM~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1220 .extended_lut = "on";
defparam \rf|RAM~1220 .lut_mask = 64'h2E330C332E333F33;
defparam \rf|RAM~1220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N42
cyclonev_lcell_comb \rf|RAM~686 (
// Equation(s):
// \rf|RAM~686_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1220_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1220_combout  & (\rf|RAM~202_q )) # (\rf|RAM~1220_combout  & ((\rf|RAM~218_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1220_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1220_combout  & ((\rf|RAM~234_q ))) # (\rf|RAM~1220_combout  & (\rf|RAM~250_q ))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~250_q ),
	.datac(!\rf|RAM~234_q ),
	.datad(!\rf|RAM~218_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1220_combout ),
	.datag(!\rf|RAM~202_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~686 .extended_lut = "on";
defparam \rf|RAM~686 .lut_mask = 64'h05050505AAFFBBBB;
defparam \rf|RAM~686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N54
cyclonev_lcell_comb \rf|RAM~1224 (
// Equation(s):
// \rf|RAM~1224_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~266_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~282_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~298_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~314_q ))) ) )

	.dataa(!\rf|RAM~314_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~298_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~282_q ),
	.datag(!\rf|RAM~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1224 .extended_lut = "on";
defparam \rf|RAM~1224 .lut_mask = 64'h0C331D333F331D33;
defparam \rf|RAM~1224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N30
cyclonev_lcell_comb \rf|RAM~690 (
// Equation(s):
// \rf|RAM~690_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & (((\rf|RAM~1224_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1224_combout  & ((\rf|RAM~330_q ))) # (\rf|RAM~1224_combout  & (\rf|RAM~346_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1224_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1224_combout  & ((\rf|RAM~362_q ))) # (\rf|RAM~1224_combout  & (\rf|RAM~378_q ))))) ) )

	.dataa(!\rf|RAM~346_q ),
	.datab(!\rf|RAM~378_q ),
	.datac(!\rf|RAM~362_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1224_combout ),
	.datag(!\rf|RAM~330_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~690 .extended_lut = "on";
defparam \rf|RAM~690 .lut_mask = 64'h000F000FFF55FF33;
defparam \rf|RAM~690 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N0
cyclonev_lcell_comb \rf|RAM~1216 (
// Equation(s):
// \rf|RAM~1216_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (((\rf|RAM~10_q )))) # (\ra2[0]~input_o  & (\rf|RAM~26_q )))) # (\ra2[2]~input_o  & ((((\ra2[0]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~42_q )) # (\ra2[0]~input_o  & ((!\rf|RAM~58_q ))))) # (\ra2[2]~input_o  & (((\ra2[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~26_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~42_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~58_q ),
	.datag(!\rf|RAM~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1216 .extended_lut = "on";
defparam \rf|RAM~1216 .lut_mask = 64'h0C770CFF0C770C33;
defparam \rf|RAM~1216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N24
cyclonev_lcell_comb \rf|RAM~682 (
// Equation(s):
// \rf|RAM~682_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1216_combout  & (\ra2[2]~input_o  & (\rf|RAM~74_q ))) # (\rf|RAM~1216_combout  & ((!\ra2[2]~input_o ) # (((!\rf|RAM~90_q ))))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1216_combout  & (\ra2[2]~input_o 
//  & (\rf|RAM~106_q ))) # (\rf|RAM~1216_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~122_q ))))) ) )

	.dataa(!\rf|RAM~1216_combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~106_q ),
	.datad(!\rf|RAM~90_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~122_q ),
	.datag(!\rf|RAM~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~682 .extended_lut = "on";
defparam \rf|RAM~682 .lut_mask = 64'h5746464657465757;
defparam \rf|RAM~682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N54
cyclonev_lcell_comb \rf|RAM~1228 (
// Equation(s):
// \rf|RAM~1228_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~394_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~410_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~426_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~442_q ))) ) )

	.dataa(!\rf|RAM~442_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~426_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~410_q ),
	.datag(!\rf|RAM~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1228 .extended_lut = "on";
defparam \rf|RAM~1228 .lut_mask = 64'h0C331D333F331D33;
defparam \rf|RAM~1228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N6
cyclonev_lcell_comb \rf|RAM~694 (
// Equation(s):
// \rf|RAM~694_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1228_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1228_combout  & (((\rf|RAM~458_q )))) # (\rf|RAM~1228_combout  & (\rf|RAM~474_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1228_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1228_combout  & (\rf|RAM~490_q )) # (\rf|RAM~1228_combout  & ((\rf|RAM~506_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~474_q ),
	.datac(!\rf|RAM~490_q ),
	.datad(!\rf|RAM~1228_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~506_q ),
	.datag(!\rf|RAM~458_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~694 .extended_lut = "on";
defparam \rf|RAM~694 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~694 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N51
cyclonev_lcell_comb \rf|RAM~698 (
// Equation(s):
// \rf|RAM~698_combout  = ( \rf|RAM~682_combout  & ( \rf|RAM~694_combout  & ( (!\ra2[4]~input_o  & (((!\ra2[3]~input_o )) # (\rf|RAM~686_combout ))) # (\ra2[4]~input_o  & (((\rf|RAM~690_combout ) # (\ra2[3]~input_o )))) ) ) ) # ( !\rf|RAM~682_combout  & ( 
// \rf|RAM~694_combout  & ( (!\ra2[4]~input_o  & (\rf|RAM~686_combout  & (\ra2[3]~input_o ))) # (\ra2[4]~input_o  & (((\rf|RAM~690_combout ) # (\ra2[3]~input_o )))) ) ) ) # ( \rf|RAM~682_combout  & ( !\rf|RAM~694_combout  & ( (!\ra2[4]~input_o  & 
// (((!\ra2[3]~input_o )) # (\rf|RAM~686_combout ))) # (\ra2[4]~input_o  & (((!\ra2[3]~input_o  & \rf|RAM~690_combout )))) ) ) ) # ( !\rf|RAM~682_combout  & ( !\rf|RAM~694_combout  & ( (!\ra2[4]~input_o  & (\rf|RAM~686_combout  & (\ra2[3]~input_o ))) # 
// (\ra2[4]~input_o  & (((!\ra2[3]~input_o  & \rf|RAM~690_combout )))) ) ) )

	.dataa(!\rf|RAM~686_combout ),
	.datab(!\ra2[4]~input_o ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\rf|RAM~690_combout ),
	.datae(!\rf|RAM~682_combout ),
	.dataf(!\rf|RAM~694_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~698 .extended_lut = "off";
defparam \rf|RAM~698 .lut_mask = 64'h0434C4F40737C7F7;
defparam \rf|RAM~698 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N12
cyclonev_lcell_comb \alunit|always0~2 (
// Equation(s):
// \alunit|always0~2_combout  = ( \rf|RAM~749_combout  & ( \rf|RAM~715_combout  & ( !\rf|WideOr1~combout  ) ) ) # ( !\rf|RAM~749_combout  & ( \rf|RAM~715_combout  & ( !\rf|WideOr1~combout  ) ) ) # ( \rf|RAM~749_combout  & ( !\rf|RAM~715_combout  & ( 
// !\rf|WideOr1~combout  ) ) ) # ( !\rf|RAM~749_combout  & ( !\rf|RAM~715_combout  & ( (!\rf|WideOr1~combout ) # ((!\rf|RAM~732_combout  & (!\rf|RAM~766_combout  & !\rf|RAM~698_combout ))) ) ) )

	.dataa(!\rf|RAM~732_combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~766_combout ),
	.datad(!\rf|RAM~698_combout ),
	.datae(!\rf|RAM~749_combout ),
	.dataf(!\rf|RAM~715_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|always0~2 .extended_lut = "off";
defparam \alunit|always0~2 .lut_mask = 64'hECCCCCCCCCCCCCCC;
defparam \alunit|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N42
cyclonev_lcell_comb \alunit|Mux12~1 (
// Equation(s):
// \alunit|Mux12~1_combout  = ( \rf|RAM~800_combout  & ( \rf|RAM~783_combout  & ( (\alunit|Mux9~4_combout  & !\rf|WideOr1~combout ) ) ) ) # ( !\rf|RAM~800_combout  & ( \rf|RAM~783_combout  & ( (\alunit|Mux9~4_combout  & !\rf|WideOr1~combout ) ) ) ) # ( 
// \rf|RAM~800_combout  & ( !\rf|RAM~783_combout  & ( (\alunit|Mux9~4_combout  & !\rf|WideOr1~combout ) ) ) ) # ( !\rf|RAM~800_combout  & ( !\rf|RAM~783_combout  & ( (\alunit|Mux9~4_combout  & ((!\rf|WideOr1~combout ) # ((!\rf|RAM~562_combout  & 
// !\rf|RAM~545_combout )))) ) ) )

	.dataa(!\rf|RAM~562_combout ),
	.datab(!\alunit|Mux9~4_combout ),
	.datac(!\rf|RAM~545_combout ),
	.datad(!\rf|WideOr1~combout ),
	.datae(!\rf|RAM~800_combout ),
	.dataf(!\rf|RAM~783_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~1 .extended_lut = "off";
defparam \alunit|Mux12~1 .lut_mask = 64'h3320330033003300;
defparam \alunit|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N54
cyclonev_lcell_comb \alunit|Mux12~2 (
// Equation(s):
// \alunit|Mux12~2_combout  = ( \alunit|always0~0_combout  & ( \alucont[0]~input_o  & ( ((\alunit|always0~1_combout  & (\alunit|always0~2_combout  & \alunit|Mux12~1_combout ))) # (\alunit|Mux12~0_combout ) ) ) ) # ( !\alunit|always0~0_combout  & ( 
// \alucont[0]~input_o  & ( \alunit|Mux12~0_combout  ) ) )

	.dataa(!\alunit|Mux12~0_combout ),
	.datab(!\alunit|always0~1_combout ),
	.datac(!\alunit|always0~2_combout ),
	.datad(!\alunit|Mux12~1_combout ),
	.datae(!\alunit|always0~0_combout ),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~2 .extended_lut = "off";
defparam \alunit|Mux12~2 .lut_mask = 64'h0000000055555557;
defparam \alunit|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N39
cyclonev_lcell_comb \alunit|Mux12~14 (
// Equation(s):
// \alunit|Mux12~14_combout  = ( !\alunit|Mux12~2_combout  & ( (!\alunit|Mux9~3_combout  & \alunit|Mux9~4_combout ) ) )

	.dataa(gnd),
	.datab(!\alunit|Mux9~3_combout ),
	.datac(!\alunit|Mux9~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~14 .extended_lut = "off";
defparam \alunit|Mux12~14 .lut_mask = 64'h0C0C0C0C00000000;
defparam \alunit|Mux12~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N18
cyclonev_lcell_comb \alunit|Mux12~9 (
// Equation(s):
// \alunit|Mux12~9_combout  = ( \alucont[0]~input_o  & ( \rf|rd2[2]~2_combout  & ( (\alunit|always0~2_combout  & (\alunit|Mux9~0_combout  & (\alunit|always0~0_combout  & \alunit|always0~1_combout ))) ) ) ) # ( !\alucont[0]~input_o  & ( \rf|rd2[2]~2_combout  
// & ( \alunit|Mux9~0_combout  ) ) ) # ( \alucont[0]~input_o  & ( !\rf|rd2[2]~2_combout  & ( (\alunit|always0~2_combout  & (\alunit|always0~0_combout  & \alunit|always0~1_combout )) ) ) ) # ( !\alucont[0]~input_o  & ( !\rf|rd2[2]~2_combout  ) )

	.dataa(!\alunit|always0~2_combout ),
	.datab(!\alunit|Mux9~0_combout ),
	.datac(!\alunit|always0~0_combout ),
	.datad(!\alunit|always0~1_combout ),
	.datae(!\alucont[0]~input_o ),
	.dataf(!\rf|rd2[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~9 .extended_lut = "off";
defparam \alunit|Mux12~9 .lut_mask = 64'hFFFF000533330001;
defparam \alunit|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N36
cyclonev_lcell_comb \alunit|Mux12~12 (
// Equation(s):
// \alunit|Mux12~12_combout  = ( !\rf|RAM~783_combout  & ( \rf|RAM~545_combout  & ( \rf|WideOr1~combout  ) ) )

	.dataa(gnd),
	.datab(!\rf|WideOr1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rf|RAM~783_combout ),
	.dataf(!\rf|RAM~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~12 .extended_lut = "off";
defparam \alunit|Mux12~12 .lut_mask = 64'h0000000033330000;
defparam \alunit|Mux12~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N32
dffeas \rf|RAM~220 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~220 .is_wysiwyg = "true";
defparam \rf|RAM~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y21_N41
dffeas \rf|RAM~236 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~236 .is_wysiwyg = "true";
defparam \rf|RAM~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N8
dffeas \rf|RAM~252 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~252 .is_wysiwyg = "true";
defparam \rf|RAM~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N14
dffeas \rf|RAM~188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~188 .is_wysiwyg = "true";
defparam \rf|RAM~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N36
cyclonev_lcell_comb \rf|RAM~1636 (
// Equation(s):
// \rf|RAM~1636_combout  = ( !\alunit|result [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1636 .extended_lut = "off";
defparam \rf|RAM~1636 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1636 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N38
dffeas \rf|RAM~156 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1636_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~156 .is_wysiwyg = "true";
defparam \rf|RAM~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N7
dffeas \rf|RAM~140 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~140 .is_wysiwyg = "true";
defparam \rf|RAM~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N12
cyclonev_lcell_comb \rf|RAM~1188 (
// Equation(s):
// \rf|RAM~1188_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~140_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((!\rf|RAM~156_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~172_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~188_q ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\rf|RAM~188_q ),
	.datac(!\rf|RAM~172_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~156_q ),
	.datag(!\rf|RAM~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1188 .extended_lut = "on";
defparam \rf|RAM~1188 .lut_mask = 64'h5F551B550A551B55;
defparam \rf|RAM~1188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N24
cyclonev_lcell_comb \rf|RAM~204feeder (
// Equation(s):
// \rf|RAM~204feeder_combout  = \alunit|result [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~204feeder .extended_lut = "off";
defparam \rf|RAM~204feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~204feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N26
dffeas \rf|RAM~204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~204 .is_wysiwyg = "true";
defparam \rf|RAM~204 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N6
cyclonev_lcell_comb \rf|RAM~652 (
// Equation(s):
// \rf|RAM~652_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1188_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1188_combout  & ((\rf|RAM~204_q ))) # (\rf|RAM~1188_combout  & (\rf|RAM~220_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1188_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1188_combout  & (\rf|RAM~236_q )) # (\rf|RAM~1188_combout  & ((\rf|RAM~252_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~220_q ),
	.datac(!\rf|RAM~236_q ),
	.datad(!\rf|RAM~252_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1188_combout ),
	.datag(!\rf|RAM~204_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~652 .extended_lut = "on";
defparam \rf|RAM~652 .lut_mask = 64'h05050505BBBBAAFF;
defparam \rf|RAM~652 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N6
cyclonev_lcell_comb \rf|RAM~1609 (
// Equation(s):
// \rf|RAM~1609_combout  = !\alunit|result [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1609 .extended_lut = "off";
defparam \rf|RAM~1609 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \rf|RAM~1609 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y24_N8
dffeas \rf|RAM~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~92 .is_wysiwyg = "true";
defparam \rf|RAM~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y23_N32
dffeas \rf|RAM~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~108 .is_wysiwyg = "true";
defparam \rf|RAM~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N56
dffeas \rf|RAM~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~28 .is_wysiwyg = "true";
defparam \rf|RAM~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N0
cyclonev_lcell_comb \rf|RAM~44feeder (
// Equation(s):
// \rf|RAM~44feeder_combout  = \alunit|result [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~44feeder .extended_lut = "off";
defparam \rf|RAM~44feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y21_N2
dffeas \rf|RAM~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~44 .is_wysiwyg = "true";
defparam \rf|RAM~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N21
cyclonev_lcell_comb \rf|RAM~1635 (
// Equation(s):
// \rf|RAM~1635_combout  = ( !\alunit|result [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1635 .extended_lut = "off";
defparam \rf|RAM~1635 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y21_N23
dffeas \rf|RAM~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~60 .is_wysiwyg = "true";
defparam \rf|RAM~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N7
dffeas \rf|RAM~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~12 .is_wysiwyg = "true";
defparam \rf|RAM~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N54
cyclonev_lcell_comb \rf|RAM~1184 (
// Equation(s):
// \rf|RAM~1184_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~12_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~28_q ))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~44_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~60_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~28_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~44_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~60_q ),
	.datag(!\rf|RAM~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1184 .extended_lut = "on";
defparam \rf|RAM~1184 .lut_mask = 64'h1D333F331D330C33;
defparam \rf|RAM~1184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y23_N41
dffeas \rf|RAM~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~124 .is_wysiwyg = "true";
defparam \rf|RAM~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N35
dffeas \rf|RAM~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~76 .is_wysiwyg = "true";
defparam \rf|RAM~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N42
cyclonev_lcell_comb \rf|RAM~648 (
// Equation(s):
// \rf|RAM~648_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1184_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1184_combout  & (((\rf|RAM~76_q )))) # (\rf|RAM~1184_combout  & (!\rf|RAM~92_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1184_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1184_combout  & (\rf|RAM~108_q )) # (\rf|RAM~1184_combout  & ((\rf|RAM~124_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~92_q ),
	.datac(!\rf|RAM~108_q ),
	.datad(!\rf|RAM~1184_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~124_q ),
	.datag(!\rf|RAM~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~648 .extended_lut = "on";
defparam \rf|RAM~648 .lut_mask = 64'h05EE05AA05EE05FF;
defparam \rf|RAM~648 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y23_N56
dffeas \rf|RAM~348 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~348 .is_wysiwyg = "true";
defparam \rf|RAM~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N28
dffeas \rf|RAM~364 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~364 .is_wysiwyg = "true";
defparam \rf|RAM~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N14
dffeas \rf|RAM~380 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~380 .is_wysiwyg = "true";
defparam \rf|RAM~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N23
dffeas \rf|RAM~300 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~300 .is_wysiwyg = "true";
defparam \rf|RAM~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N12
cyclonev_lcell_comb \rf|RAM~284feeder (
// Equation(s):
// \rf|RAM~284feeder_combout  = ( \alunit|result [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~284feeder .extended_lut = "off";
defparam \rf|RAM~284feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~284feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N14
dffeas \rf|RAM~284 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~284 .is_wysiwyg = "true";
defparam \rf|RAM~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N50
dffeas \rf|RAM~316 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~316 .is_wysiwyg = "true";
defparam \rf|RAM~316 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N3
cyclonev_lcell_comb \rf|RAM~268feeder (
// Equation(s):
// \rf|RAM~268feeder_combout  = \alunit|result [12]

	.dataa(!\alunit|result [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~268feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~268feeder .extended_lut = "off";
defparam \rf|RAM~268feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~268feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N5
dffeas \rf|RAM~268 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~268 .is_wysiwyg = "true";
defparam \rf|RAM~268 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N48
cyclonev_lcell_comb \rf|RAM~1192 (
// Equation(s):
// \rf|RAM~1192_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~268_q )) # (\ra2[0]~input_o  & (((\rf|RAM~284_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~300_q )) # (\ra2[0]~input_o  & (((\rf|RAM~316_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~300_q ),
	.datad(!\rf|RAM~284_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~316_q ),
	.datag(!\rf|RAM~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1192 .extended_lut = "on";
defparam \rf|RAM~1192 .lut_mask = 64'h193B1919193B3B3B;
defparam \rf|RAM~1192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N39
cyclonev_lcell_comb \rf|RAM~332feeder (
// Equation(s):
// \rf|RAM~332feeder_combout  = ( \alunit|result [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~332feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~332feeder .extended_lut = "off";
defparam \rf|RAM~332feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~332feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N40
dffeas \rf|RAM~332 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~332 .is_wysiwyg = "true";
defparam \rf|RAM~332 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N12
cyclonev_lcell_comb \rf|RAM~656 (
// Equation(s):
// \rf|RAM~656_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1192_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1192_combout  & ((\rf|RAM~332_q ))) # (\rf|RAM~1192_combout  & (\rf|RAM~348_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1192_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1192_combout  & (\rf|RAM~364_q )) # (\rf|RAM~1192_combout  & ((\rf|RAM~380_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~348_q ),
	.datac(!\rf|RAM~364_q ),
	.datad(!\rf|RAM~380_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1192_combout ),
	.datag(!\rf|RAM~332_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~656 .extended_lut = "on";
defparam \rf|RAM~656 .lut_mask = 64'h05050505BBBBAAFF;
defparam \rf|RAM~656 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y24_N5
dffeas \rf|RAM~508 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~508 .is_wysiwyg = "true";
defparam \rf|RAM~508 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N54
cyclonev_lcell_comb \rf|RAM~492feeder (
// Equation(s):
// \rf|RAM~492feeder_combout  = \alunit|result [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~492feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~492feeder .extended_lut = "off";
defparam \rf|RAM~492feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~492feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N55
dffeas \rf|RAM~492 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~492feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~492 .is_wysiwyg = "true";
defparam \rf|RAM~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N8
dffeas \rf|RAM~476 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~476 .is_wysiwyg = "true";
defparam \rf|RAM~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y23_N17
dffeas \rf|RAM~428 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~428 .is_wysiwyg = "true";
defparam \rf|RAM~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N44
dffeas \rf|RAM~444 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~444 .is_wysiwyg = "true";
defparam \rf|RAM~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N32
dffeas \rf|RAM~412 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~412 .is_wysiwyg = "true";
defparam \rf|RAM~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N59
dffeas \rf|RAM~396 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~396 .is_wysiwyg = "true";
defparam \rf|RAM~396 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N42
cyclonev_lcell_comb \rf|RAM~1196 (
// Equation(s):
// \rf|RAM~1196_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~396_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~412_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~428_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~444_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~428_q ),
	.datad(!\rf|RAM~444_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~412_q ),
	.datag(!\rf|RAM~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1196 .extended_lut = "on";
defparam \rf|RAM~1196 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N13
dffeas \rf|RAM~460 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~460 .is_wysiwyg = "true";
defparam \rf|RAM~460 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N18
cyclonev_lcell_comb \rf|RAM~660 (
// Equation(s):
// \rf|RAM~660_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & (((\rf|RAM~1196_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1196_combout  & (\rf|RAM~460_q )) # (\rf|RAM~1196_combout  & ((\rf|RAM~476_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1196_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1196_combout  & ((\rf|RAM~492_q ))) # (\rf|RAM~1196_combout  & (\rf|RAM~508_q ))))) ) )

	.dataa(!\rf|RAM~508_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~492_q ),
	.datad(!\rf|RAM~476_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1196_combout ),
	.datag(!\rf|RAM~460_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~660 .extended_lut = "on";
defparam \rf|RAM~660 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rf|RAM~660 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N0
cyclonev_lcell_comb \rf|RAM~664 (
// Equation(s):
// \rf|RAM~664_combout  = ( \rf|RAM~656_combout  & ( \rf|RAM~660_combout  & ( ((!\ra2[3]~input_o  & ((\rf|RAM~648_combout ))) # (\ra2[3]~input_o  & (\rf|RAM~652_combout ))) # (\ra2[4]~input_o ) ) ) ) # ( !\rf|RAM~656_combout  & ( \rf|RAM~660_combout  & ( 
// (!\ra2[3]~input_o  & (!\ra2[4]~input_o  & ((\rf|RAM~648_combout )))) # (\ra2[3]~input_o  & (((\rf|RAM~652_combout )) # (\ra2[4]~input_o ))) ) ) ) # ( \rf|RAM~656_combout  & ( !\rf|RAM~660_combout  & ( (!\ra2[3]~input_o  & (((\rf|RAM~648_combout )) # 
// (\ra2[4]~input_o ))) # (\ra2[3]~input_o  & (!\ra2[4]~input_o  & (\rf|RAM~652_combout ))) ) ) ) # ( !\rf|RAM~656_combout  & ( !\rf|RAM~660_combout  & ( (!\ra2[4]~input_o  & ((!\ra2[3]~input_o  & ((\rf|RAM~648_combout ))) # (\ra2[3]~input_o  & 
// (\rf|RAM~652_combout )))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\ra2[4]~input_o ),
	.datac(!\rf|RAM~652_combout ),
	.datad(!\rf|RAM~648_combout ),
	.datae(!\rf|RAM~656_combout ),
	.dataf(!\rf|RAM~660_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~664 .extended_lut = "off";
defparam \rf|RAM~664 .lut_mask = 64'h048C26AE159D37BF;
defparam \rf|RAM~664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N30
cyclonev_lcell_comb \rf|rd2[12]~11 (
// Equation(s):
// \rf|rd2[12]~11_combout  = ( \rf|RAM~664_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~664_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[12]~11 .extended_lut = "off";
defparam \rf|rd2[12]~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|rd2[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N21
cyclonev_lcell_comb \alunit|Mux12~16 (
// Equation(s):
// \alunit|Mux12~16_combout  = ( \rf|rd1[12]~12_combout  & ( \alunit|Mux12~2_combout  ) ) # ( \rf|rd1[12]~12_combout  & ( !\alunit|Mux12~2_combout  & ( (\alunit|Mux9~3_combout  & (\rf|rd2[12]~11_combout  & \alunit|Mux9~4_combout )) ) ) ) # ( 
// !\rf|rd1[12]~12_combout  & ( !\alunit|Mux12~2_combout  & ( (\alunit|Mux9~3_combout  & (\rf|rd2[12]~11_combout  & \alunit|Mux9~4_combout )) ) ) )

	.dataa(!\alunit|Mux9~3_combout ),
	.datab(gnd),
	.datac(!\rf|rd2[12]~11_combout ),
	.datad(!\alunit|Mux9~4_combout ),
	.datae(!\rf|rd1[12]~12_combout ),
	.dataf(!\alunit|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~16 .extended_lut = "off";
defparam \alunit|Mux12~16 .lut_mask = 64'h000500050000FFFF;
defparam \alunit|Mux12~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N30
cyclonev_lcell_comb \rf|RAM~299feeder (
// Equation(s):
// \rf|RAM~299feeder_combout  = \alunit|result [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~299feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~299feeder .extended_lut = "off";
defparam \rf|RAM~299feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~299feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N32
dffeas \rf|RAM~299 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~299 .is_wysiwyg = "true";
defparam \rf|RAM~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N8
dffeas \rf|RAM~283 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~283 .is_wysiwyg = "true";
defparam \rf|RAM~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N32
dffeas \rf|RAM~315 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~315 .is_wysiwyg = "true";
defparam \rf|RAM~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y24_N35
dffeas \rf|RAM~267 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~267 .is_wysiwyg = "true";
defparam \rf|RAM~267 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N30
cyclonev_lcell_comb \rf|RAM~1208 (
// Equation(s):
// \rf|RAM~1208_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~267_q )) # (\ra2[0]~input_o  & (((\rf|RAM~283_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~299_q )) # (\ra2[0]~input_o  & (((\rf|RAM~315_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~299_q ),
	.datad(!\rf|RAM~283_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~315_q ),
	.datag(!\rf|RAM~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1208 .extended_lut = "on";
defparam \rf|RAM~1208 .lut_mask = 64'h193B1919193B3B3B;
defparam \rf|RAM~1208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N11
dffeas \rf|RAM~347 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~347 .is_wysiwyg = "true";
defparam \rf|RAM~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y23_N56
dffeas \rf|RAM~363 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~363 .is_wysiwyg = "true";
defparam \rf|RAM~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y24_N47
dffeas \rf|RAM~379 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~379 .is_wysiwyg = "true";
defparam \rf|RAM~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N56
dffeas \rf|RAM~331 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~331 .is_wysiwyg = "true";
defparam \rf|RAM~331 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N12
cyclonev_lcell_comb \rf|RAM~673 (
// Equation(s):
// \rf|RAM~673_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1208_combout  & (((\rf|RAM~331_q  & (\ra2[2]~input_o ))))) # (\rf|RAM~1208_combout  & ((((!\ra2[2]~input_o ))) # (\rf|RAM~347_q ))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1208_combout  & 
// (((\rf|RAM~363_q  & (\ra2[2]~input_o ))))) # (\rf|RAM~1208_combout  & ((((!\ra2[2]~input_o ) # (\rf|RAM~379_q ))))) ) )

	.dataa(!\rf|RAM~1208_combout ),
	.datab(!\rf|RAM~347_q ),
	.datac(!\rf|RAM~363_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~379_q ),
	.datag(!\rf|RAM~331_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~673 .extended_lut = "on";
defparam \rf|RAM~673 .lut_mask = 64'h551B550A551B555F;
defparam \rf|RAM~673 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y21_N44
dffeas \rf|RAM~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~43 .is_wysiwyg = "true";
defparam \rf|RAM~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N14
dffeas \rf|RAM~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~27 .is_wysiwyg = "true";
defparam \rf|RAM~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N12
cyclonev_lcell_comb \rf|RAM~1637 (
// Equation(s):
// \rf|RAM~1637_combout  = !\alunit|result [11]

	.dataa(gnd),
	.datab(!\alunit|result [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1637 .extended_lut = "off";
defparam \rf|RAM~1637 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \rf|RAM~1637 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N14
dffeas \rf|RAM~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1637_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~59 .is_wysiwyg = "true";
defparam \rf|RAM~59 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N3
cyclonev_lcell_comb \rf|RAM~11feeder (
// Equation(s):
// \rf|RAM~11feeder_combout  = \alunit|result [11]

	.dataa(!\alunit|result [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~11feeder .extended_lut = "off";
defparam \rf|RAM~11feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N4
dffeas \rf|RAM~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~11 .is_wysiwyg = "true";
defparam \rf|RAM~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N12
cyclonev_lcell_comb \rf|RAM~1200 (
// Equation(s):
// \rf|RAM~1200_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~11_q )) # (\ra2[0]~input_o  & (((\rf|RAM~27_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~43_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~59_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~43_q ),
	.datad(!\rf|RAM~27_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~59_q ),
	.datag(!\rf|RAM~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1200 .extended_lut = "on";
defparam \rf|RAM~1200 .lut_mask = 64'h193B3B3B193B1919;
defparam \rf|RAM~1200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N24
cyclonev_lcell_comb \rf|RAM~107feeder (
// Equation(s):
// \rf|RAM~107feeder_combout  = \alunit|result [11]

	.dataa(gnd),
	.datab(!\alunit|result [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~107feeder .extended_lut = "off";
defparam \rf|RAM~107feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N26
dffeas \rf|RAM~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~107 .is_wysiwyg = "true";
defparam \rf|RAM~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N50
dffeas \rf|RAM~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~123 .is_wysiwyg = "true";
defparam \rf|RAM~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N49
dffeas \rf|RAM~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~75 .is_wysiwyg = "true";
defparam \rf|RAM~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N48
cyclonev_lcell_comb \rf|RAM~665 (
// Equation(s):
// \rf|RAM~665_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & (\rf|RAM~1200_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1200_combout  & (\rf|RAM~75_q )) # (\rf|RAM~1200_combout  & (((!\rf|RAM~91_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & (\rf|RAM~1200_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1200_combout  & (\rf|RAM~107_q )) # (\rf|RAM~1200_combout  & (((\rf|RAM~123_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~1200_combout ),
	.datac(!\rf|RAM~107_q ),
	.datad(!\rf|RAM~91_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~123_q ),
	.datag(!\rf|RAM~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~665 .extended_lut = "on";
defparam \rf|RAM~665 .lut_mask = 64'h3726262637263737;
defparam \rf|RAM~665 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N14
dffeas \rf|RAM~219 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~219 .is_wysiwyg = "true";
defparam \rf|RAM~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y22_N50
dffeas \rf|RAM~235 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~235 .is_wysiwyg = "true";
defparam \rf|RAM~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N26
dffeas \rf|RAM~187 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~187 .is_wysiwyg = "true";
defparam \rf|RAM~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N5
dffeas \rf|RAM~171 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~171 .is_wysiwyg = "true";
defparam \rf|RAM~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N12
cyclonev_lcell_comb \rf|RAM~1638 (
// Equation(s):
// \rf|RAM~1638_combout  = ( !\alunit|result [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1638 .extended_lut = "off";
defparam \rf|RAM~1638 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1638 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N14
dffeas \rf|RAM~155 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1638_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~155 .is_wysiwyg = "true";
defparam \rf|RAM~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N6
cyclonev_lcell_comb \rf|RAM~139feeder (
// Equation(s):
// \rf|RAM~139feeder_combout  = ( \alunit|result [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~139feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~139feeder .extended_lut = "off";
defparam \rf|RAM~139feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~139feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N8
dffeas \rf|RAM~139 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~139 .is_wysiwyg = "true";
defparam \rf|RAM~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N24
cyclonev_lcell_comb \rf|RAM~1204 (
// Equation(s):
// \rf|RAM~1204_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~139_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~155_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~171_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~187_q ))) ) )

	.dataa(!\rf|RAM~187_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~171_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~155_q ),
	.datag(!\rf|RAM~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1204 .extended_lut = "on";
defparam \rf|RAM~1204 .lut_mask = 64'h3F331D330C331D33;
defparam \rf|RAM~1204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N56
dffeas \rf|RAM~251 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~251 .is_wysiwyg = "true";
defparam \rf|RAM~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N20
dffeas \rf|RAM~203 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~203 .is_wysiwyg = "true";
defparam \rf|RAM~203 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N54
cyclonev_lcell_comb \rf|RAM~669 (
// Equation(s):
// \rf|RAM~669_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1204_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1204_combout  & (((\rf|RAM~203_q )))) # (\rf|RAM~1204_combout  & (\rf|RAM~219_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1204_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1204_combout  & (\rf|RAM~235_q )) # (\rf|RAM~1204_combout  & ((\rf|RAM~251_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~219_q ),
	.datac(!\rf|RAM~235_q ),
	.datad(!\rf|RAM~1204_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~251_q ),
	.datag(!\rf|RAM~203_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~669 .extended_lut = "on";
defparam \rf|RAM~669 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~669 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N39
cyclonev_lcell_comb \rf|RAM~507feeder (
// Equation(s):
// \rf|RAM~507feeder_combout  = ( \alunit|result [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~507feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~507feeder .extended_lut = "off";
defparam \rf|RAM~507feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~507feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N41
dffeas \rf|RAM~507 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~507 .is_wysiwyg = "true";
defparam \rf|RAM~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N31
dffeas \rf|RAM~491 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~491 .is_wysiwyg = "true";
defparam \rf|RAM~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N20
dffeas \rf|RAM~475 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~475 .is_wysiwyg = "true";
defparam \rf|RAM~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N20
dffeas \rf|RAM~411 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~411 .is_wysiwyg = "true";
defparam \rf|RAM~411 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N3
cyclonev_lcell_comb \rf|RAM~427feeder (
// Equation(s):
// \rf|RAM~427feeder_combout  = ( \alunit|result [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~427feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~427feeder .extended_lut = "off";
defparam \rf|RAM~427feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~427feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N5
dffeas \rf|RAM~427 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~427 .is_wysiwyg = "true";
defparam \rf|RAM~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N50
dffeas \rf|RAM~443 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~443 .is_wysiwyg = "true";
defparam \rf|RAM~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N2
dffeas \rf|RAM~395 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~395 .is_wysiwyg = "true";
defparam \rf|RAM~395 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N48
cyclonev_lcell_comb \rf|RAM~1212 (
// Equation(s):
// \rf|RAM~1212_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~395_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~411_q ))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~427_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~443_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~411_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~427_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~443_q ),
	.datag(!\rf|RAM~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1212 .extended_lut = "on";
defparam \rf|RAM~1212 .lut_mask = 64'h1D330C331D333F33;
defparam \rf|RAM~1212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N42
cyclonev_lcell_comb \rf|RAM~459feeder (
// Equation(s):
// \rf|RAM~459feeder_combout  = \alunit|result [11]

	.dataa(gnd),
	.datab(!\alunit|result [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~459feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~459feeder .extended_lut = "off";
defparam \rf|RAM~459feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~459feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N43
dffeas \rf|RAM~459 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~459 .is_wysiwyg = "true";
defparam \rf|RAM~459 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N18
cyclonev_lcell_comb \rf|RAM~677 (
// Equation(s):
// \rf|RAM~677_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1212_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1212_combout  & (\rf|RAM~459_q )) # (\rf|RAM~1212_combout  & ((\rf|RAM~475_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1212_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1212_combout  & ((\rf|RAM~491_q ))) # (\rf|RAM~1212_combout  & (\rf|RAM~507_q ))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~507_q ),
	.datac(!\rf|RAM~491_q ),
	.datad(!\rf|RAM~475_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1212_combout ),
	.datag(!\rf|RAM~459_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~677 .extended_lut = "on";
defparam \rf|RAM~677 .lut_mask = 64'h05050505AAFFBBBB;
defparam \rf|RAM~677 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N30
cyclonev_lcell_comb \rf|RAM~681 (
// Equation(s):
// \rf|RAM~681_combout  = ( \rf|RAM~669_combout  & ( \rf|RAM~677_combout  & ( ((!\ra2[4]~input_o  & ((\rf|RAM~665_combout ))) # (\ra2[4]~input_o  & (\rf|RAM~673_combout ))) # (\ra2[3]~input_o ) ) ) ) # ( !\rf|RAM~669_combout  & ( \rf|RAM~677_combout  & ( 
// (!\ra2[4]~input_o  & (!\ra2[3]~input_o  & ((\rf|RAM~665_combout )))) # (\ra2[4]~input_o  & (((\rf|RAM~673_combout )) # (\ra2[3]~input_o ))) ) ) ) # ( \rf|RAM~669_combout  & ( !\rf|RAM~677_combout  & ( (!\ra2[4]~input_o  & (((\rf|RAM~665_combout )) # 
// (\ra2[3]~input_o ))) # (\ra2[4]~input_o  & (!\ra2[3]~input_o  & (\rf|RAM~673_combout ))) ) ) ) # ( !\rf|RAM~669_combout  & ( !\rf|RAM~677_combout  & ( (!\ra2[3]~input_o  & ((!\ra2[4]~input_o  & ((\rf|RAM~665_combout ))) # (\ra2[4]~input_o  & 
// (\rf|RAM~673_combout )))) ) ) )

	.dataa(!\ra2[4]~input_o ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\rf|RAM~673_combout ),
	.datad(!\rf|RAM~665_combout ),
	.datae(!\rf|RAM~669_combout ),
	.dataf(!\rf|RAM~677_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~681 .extended_lut = "off";
defparam \rf|RAM~681 .lut_mask = 64'h048C26AE159D37BF;
defparam \rf|RAM~681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N57
cyclonev_lcell_comb \rf|rd2[11]~10 (
// Equation(s):
// \rf|rd2[11]~10_combout  = (\rf|WideOr1~combout  & \rf|RAM~681_combout )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|RAM~681_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[11]~10 .extended_lut = "off";
defparam \rf|rd2[11]~10 .lut_mask = 64'h0055005500550055;
defparam \rf|rd2[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N57
cyclonev_lcell_comb \rf|rd1[11]~11 (
// Equation(s):
// \rf|rd1[11]~11_combout  = ( \rf|RAM~987_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(gnd),
	.datae(!\rf|RAM~987_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[11]~11 .extended_lut = "off";
defparam \rf|rd1[11]~11 .lut_mask = 64'h00000F0F00000F0F;
defparam \rf|rd1[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N48
cyclonev_lcell_comb \alunit|Mux11~0 (
// Equation(s):
// \alunit|Mux11~0_combout  = ( \rf|RAM~783_combout  & ( \rf|rd1[11]~11_combout  & ( ((\rf|WideOr1~combout  & ((\alucont[3]~input_o ) # (\rf|RAM~681_combout )))) # (\alucont[0]~input_o ) ) ) ) # ( !\rf|RAM~783_combout  & ( \rf|rd1[11]~11_combout  & ( 
// ((\rf|WideOr1~combout  & (\rf|RAM~681_combout  & !\alucont[3]~input_o ))) # (\alucont[0]~input_o ) ) ) ) # ( \rf|RAM~783_combout  & ( !\rf|rd1[11]~11_combout  & ( (\rf|WideOr1~combout  & ((!\alucont[0]~input_o  & ((\alucont[3]~input_o ))) # 
// (\alucont[0]~input_o  & (\rf|RAM~681_combout  & !\alucont[3]~input_o )))) ) ) ) # ( !\rf|RAM~783_combout  & ( !\rf|rd1[11]~11_combout  & ( (\rf|WideOr1~combout  & (\alucont[0]~input_o  & (\rf|RAM~681_combout  & !\alucont[3]~input_o ))) ) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\alucont[0]~input_o ),
	.datac(!\rf|RAM~681_combout ),
	.datad(!\alucont[3]~input_o ),
	.datae(!\rf|RAM~783_combout ),
	.dataf(!\rf|rd1[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux11~0 .extended_lut = "off";
defparam \alunit|Mux11~0 .lut_mask = 64'h0100014437333777;
defparam \alunit|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N33
cyclonev_lcell_comb \alunit|Add0~45 (
// Equation(s):
// \alunit|Add0~45_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~987_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~681_combout ) ) + ( \alunit|Add0~42  ))
// \alunit|Add0~46  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~987_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~681_combout ) ) + ( \alunit|Add0~42  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~681_combout ),
	.datad(!\rf|RAM~987_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~45_sumout ),
	.cout(\alunit|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~45 .extended_lut = "off";
defparam \alunit|Add0~45 .lut_mask = 64'h0000FCFC00000055;
defparam \alunit|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N57
cyclonev_lcell_comb \alunit|result~7 (
// Equation(s):
// \alunit|result~7_combout  = ( \rf|RAM~987_combout  & ( !\rf|WideOr0~combout  $ (((!\rf|WideOr1~combout ) # (!\rf|RAM~681_combout ))) ) ) # ( !\rf|RAM~987_combout  & ( (\rf|WideOr1~combout  & \rf|RAM~681_combout ) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(!\rf|RAM~681_combout ),
	.datad(!\rf|WideOr0~combout ),
	.datae(!\rf|RAM~987_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result~7 .extended_lut = "off";
defparam \alunit|result~7 .lut_mask = 64'h050505FA050505FA;
defparam \alunit|result~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N33
cyclonev_lcell_comb \alunit|Add4~45 (
// Equation(s):
// \alunit|Add4~45_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~987_combout ) ) + ( GND ) + ( \alunit|Add4~42  ))
// \alunit|Add4~46  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~987_combout ) ) + ( GND ) + ( \alunit|Add4~42  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~987_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~45_sumout ),
	.cout(\alunit|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~45 .extended_lut = "off";
defparam \alunit|Add4~45 .lut_mask = 64'h0000FFFF00000303;
defparam \alunit|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N36
cyclonev_lcell_comb \alunit|Mux11~1 (
// Equation(s):
// \alunit|Mux11~1_combout  = ( \alunit|Mux2~5_combout  & ( \alunit|Add4~45_sumout  & ( (\alunit|result~7_combout ) # (\alunit|Mux4~1_combout ) ) ) ) # ( !\alunit|Mux2~5_combout  & ( \alunit|Add4~45_sumout  & ( (!\alunit|Mux4~1_combout  & 
// (\alunit|Mux11~0_combout )) # (\alunit|Mux4~1_combout  & ((\alunit|Add0~45_sumout ))) ) ) ) # ( \alunit|Mux2~5_combout  & ( !\alunit|Add4~45_sumout  & ( (!\alunit|Mux4~1_combout  & \alunit|result~7_combout ) ) ) ) # ( !\alunit|Mux2~5_combout  & ( 
// !\alunit|Add4~45_sumout  & ( (!\alunit|Mux4~1_combout  & (\alunit|Mux11~0_combout )) # (\alunit|Mux4~1_combout  & ((\alunit|Add0~45_sumout ))) ) ) )

	.dataa(!\alunit|Mux11~0_combout ),
	.datab(!\alunit|Mux4~1_combout ),
	.datac(!\alunit|Add0~45_sumout ),
	.datad(!\alunit|result~7_combout ),
	.datae(!\alunit|Mux2~5_combout ),
	.dataf(!\alunit|Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux11~1 .extended_lut = "off";
defparam \alunit|Mux11~1 .lut_mask = 64'h474700CC474733FF;
defparam \alunit|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N42
cyclonev_lcell_comb \alunit|Add1~45 (
// Equation(s):
// \alunit|Add1~45_sumout  = SUM(( (!\rf|WideOr1~combout ) # (!\rf|RAM~681_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~987_combout ) ) + ( \alunit|Add1~42  ))
// \alunit|Add1~46  = CARRY(( (!\rf|WideOr1~combout ) # (!\rf|RAM~681_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~987_combout ) ) + ( \alunit|Add1~42  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~987_combout ),
	.datad(!\rf|RAM~681_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~45_sumout ),
	.cout(\alunit|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~45 .extended_lut = "off";
defparam \alunit|Add1~45 .lut_mask = 64'h0000FAFA0000FFCC;
defparam \alunit|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N30
cyclonev_lcell_comb \alunit|ShiftLeft0~12 (
// Equation(s):
// \alunit|ShiftLeft0~12_combout  = ( \rf|rd1[9]~9_combout  & ( \rf|rd1[10]~10_combout  & ( (!\rf|rd2[1]~1_combout  & (((\rf|rd1[11]~11_combout )) # (\rf|rd2[0]~0_combout ))) # (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout ) # ((\rf|rd1[8]~8_combout )))) 
// ) ) ) # ( !\rf|rd1[9]~9_combout  & ( \rf|rd1[10]~10_combout  & ( (!\rf|rd2[1]~1_combout  & (((\rf|rd1[11]~11_combout )) # (\rf|rd2[0]~0_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout )))) ) ) ) # ( 
// \rf|rd1[9]~9_combout  & ( !\rf|rd1[10]~10_combout  & ( (!\rf|rd2[1]~1_combout  & (!\rf|rd2[0]~0_combout  & (\rf|rd1[11]~11_combout ))) # (\rf|rd2[1]~1_combout  & ((!\rf|rd2[0]~0_combout ) # ((\rf|rd1[8]~8_combout )))) ) ) ) # ( !\rf|rd1[9]~9_combout  & ( 
// !\rf|rd1[10]~10_combout  & ( (!\rf|rd2[1]~1_combout  & (!\rf|rd2[0]~0_combout  & (\rf|rd1[11]~11_combout ))) # (\rf|rd2[1]~1_combout  & (\rf|rd2[0]~0_combout  & ((\rf|rd1[8]~8_combout )))) ) ) )

	.dataa(!\rf|rd2[1]~1_combout ),
	.datab(!\rf|rd2[0]~0_combout ),
	.datac(!\rf|rd1[11]~11_combout ),
	.datad(!\rf|rd1[8]~8_combout ),
	.datae(!\rf|rd1[9]~9_combout ),
	.dataf(!\rf|rd1[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|ShiftLeft0~12 .extended_lut = "off";
defparam \alunit|ShiftLeft0~12 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \alunit|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N9
cyclonev_lcell_comb \alunit|Mux11~2 (
// Equation(s):
// \alunit|Mux11~2_combout  = ( \alunit|ShiftLeft0~12_combout  & ( \alunit|ShiftLeft0~3_combout  & ( (!\alunit|Mux9~9_combout  & ((!\alunit|Mux9~2_combout ) # (\alunit|ShiftLeft0~8_combout ))) # (\alunit|Mux9~9_combout  & (\alunit|Mux9~2_combout )) ) ) ) # ( 
// !\alunit|ShiftLeft0~12_combout  & ( \alunit|ShiftLeft0~3_combout  & ( (\alunit|Mux9~2_combout  & ((\alunit|ShiftLeft0~8_combout ) # (\alunit|Mux9~9_combout ))) ) ) ) # ( \alunit|ShiftLeft0~12_combout  & ( !\alunit|ShiftLeft0~3_combout  & ( 
// (!\alunit|Mux9~9_combout  & ((!\alunit|Mux9~2_combout ) # (\alunit|ShiftLeft0~8_combout ))) ) ) ) # ( !\alunit|ShiftLeft0~12_combout  & ( !\alunit|ShiftLeft0~3_combout  & ( (!\alunit|Mux9~9_combout  & (\alunit|Mux9~2_combout  & 
// \alunit|ShiftLeft0~8_combout )) ) ) )

	.dataa(!\alunit|Mux9~9_combout ),
	.datab(!\alunit|Mux9~2_combout ),
	.datac(gnd),
	.datad(!\alunit|ShiftLeft0~8_combout ),
	.datae(!\alunit|ShiftLeft0~12_combout ),
	.dataf(!\alunit|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux11~2 .extended_lut = "off";
defparam \alunit|Mux11~2 .lut_mask = 64'h002288AA113399BB;
defparam \alunit|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N42
cyclonev_lcell_comb \alunit|Mux11~3 (
// Equation(s):
// \alunit|Mux11~3_combout  = ( \alunit|Mux9~3_combout  & ( \alunit|Mux11~2_combout  & ( (!\alunit|Mux9~4_combout  & ((\alunit|Add1~45_sumout ))) # (\alunit|Mux9~4_combout  & (\rf|rd2[11]~10_combout )) ) ) ) # ( !\alunit|Mux9~3_combout  & ( 
// \alunit|Mux11~2_combout  & ( (\alunit|Mux9~4_combout ) # (\alunit|Mux11~1_combout ) ) ) ) # ( \alunit|Mux9~3_combout  & ( !\alunit|Mux11~2_combout  & ( (!\alunit|Mux9~4_combout  & ((\alunit|Add1~45_sumout ))) # (\alunit|Mux9~4_combout  & 
// (\rf|rd2[11]~10_combout )) ) ) ) # ( !\alunit|Mux9~3_combout  & ( !\alunit|Mux11~2_combout  & ( (\alunit|Mux11~1_combout  & !\alunit|Mux9~4_combout ) ) ) )

	.dataa(!\rf|rd2[11]~10_combout ),
	.datab(!\alunit|Mux11~1_combout ),
	.datac(!\alunit|Add1~45_sumout ),
	.datad(!\alunit|Mux9~4_combout ),
	.datae(!\alunit|Mux9~3_combout ),
	.dataf(!\alunit|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux11~3 .extended_lut = "off";
defparam \alunit|Mux11~3 .lut_mask = 64'h33000F5533FF0F55;
defparam \alunit|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N30
cyclonev_lcell_comb \alunit|result[11] (
// Equation(s):
// \alunit|result [11] = ( \alunit|Mux16~0_combout  & ( \alunit|result [11] ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|result [11] & ( \alunit|Mux11~3_combout  ) ) ) # ( !\alunit|Mux16~0_combout  & ( !\alunit|result [11] & ( \alunit|Mux11~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\alunit|Mux11~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|Mux16~0_combout ),
	.dataf(!\alunit|result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[11] .extended_lut = "off";
defparam \alunit|result[11] .lut_mask = 64'h333300003333FFFF;
defparam \alunit|result[11] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N57
cyclonev_lcell_comb \rf|RAM~1610 (
// Equation(s):
// \rf|RAM~1610_combout  = ( !\alunit|result [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|result [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1610 .extended_lut = "off";
defparam \rf|RAM~1610 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \rf|RAM~1610 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y24_N59
dffeas \rf|RAM~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1610_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~91 .is_wysiwyg = "true";
defparam \rf|RAM~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N42
cyclonev_lcell_comb \rf|RAM~1488 (
// Equation(s):
// \rf|RAM~1488_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~11_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~27_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~43_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~59_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~43_q ),
	.datad(!\rf|RAM~27_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~59_q ),
	.datag(!\rf|RAM~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1488 .extended_lut = "on";
defparam \rf|RAM~1488 .lut_mask = 64'h195D5D5D195D1919;
defparam \rf|RAM~1488 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N36
cyclonev_lcell_comb \rf|RAM~971 (
// Equation(s):
// \rf|RAM~971_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1488_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1488_combout  & ((\rf|RAM~75_q ))) # (\rf|RAM~1488_combout  & (!\rf|RAM~91_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1488_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1488_combout  & (\rf|RAM~107_q )) # (\rf|RAM~1488_combout  & ((\rf|RAM~123_q )))))) ) )

	.dataa(!\rf|RAM~91_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~107_q ),
	.datad(!\rf|RAM~123_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1488_combout ),
	.datag(!\rf|RAM~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~971_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~971 .extended_lut = "on";
defparam \rf|RAM~971 .lut_mask = 64'h03030303EEEECCFF;
defparam \rf|RAM~971 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y24_N6
cyclonev_lcell_comb \rf|RAM~1496 (
// Equation(s):
// \rf|RAM~1496_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~267_q )) # (\ra1[0]~input_o  & (((\rf|RAM~283_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~299_q )) # (\ra1[0]~input_o  & (((\rf|RAM~315_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~299_q ),
	.datad(!\rf|RAM~283_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~315_q ),
	.datag(!\rf|RAM~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1496 .extended_lut = "on";
defparam \rf|RAM~1496 .lut_mask = 64'h193B1919193B3B3B;
defparam \rf|RAM~1496 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N48
cyclonev_lcell_comb \rf|RAM~979 (
// Equation(s):
// \rf|RAM~979_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1496_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1496_combout  & (\rf|RAM~331_q )) # (\rf|RAM~1496_combout  & ((\rf|RAM~347_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1496_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1496_combout  & ((\rf|RAM~363_q ))) # (\rf|RAM~1496_combout  & (\rf|RAM~379_q ))))) ) )

	.dataa(!\rf|RAM~379_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~363_q ),
	.datad(!\rf|RAM~347_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1496_combout ),
	.datag(!\rf|RAM~331_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~979_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~979 .extended_lut = "on";
defparam \rf|RAM~979 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rf|RAM~979 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N18
cyclonev_lcell_comb \rf|RAM~1500 (
// Equation(s):
// \rf|RAM~1500_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (((\rf|RAM~395_q )))) # (\ra1[0]~input_o  & (\rf|RAM~411_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~427_q )) # (\ra1[0]~input_o  & ((\rf|RAM~443_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~411_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~427_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~443_q ),
	.datag(!\rf|RAM~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1500 .extended_lut = "on";
defparam \rf|RAM~1500 .lut_mask = 64'h0C770C330C770CFF;
defparam \rf|RAM~1500 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N18
cyclonev_lcell_comb \rf|RAM~983 (
// Equation(s):
// \rf|RAM~983_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1500_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1500_combout  & (\rf|RAM~459_q )) # (\rf|RAM~1500_combout  & ((\rf|RAM~475_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1500_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1500_combout  & (((\rf|RAM~491_q )))) # (\rf|RAM~1500_combout  & (\rf|RAM~507_q )))) ) )

	.dataa(!\rf|RAM~507_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~491_q ),
	.datad(!\rf|RAM~1500_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~475_q ),
	.datag(!\rf|RAM~459_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~983_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~983 .extended_lut = "on";
defparam \rf|RAM~983 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~983 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N6
cyclonev_lcell_comb \rf|RAM~1492 (
// Equation(s):
// \rf|RAM~1492_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[0]~input_o  & (\rf|RAM~139_q  & (!\ra1[2]~input_o ))) # (\ra1[0]~input_o  & (((!\rf|RAM~155_q ) # (\ra1[2]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (((\rf|RAM~171_q  & 
// (!\ra1[2]~input_o ))))) # (\ra1[0]~input_o  & ((((\ra1[2]~input_o ))) # (\rf|RAM~187_q ))) ) )

	.dataa(!\rf|RAM~187_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~171_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~155_q ),
	.datag(!\rf|RAM~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1492 .extended_lut = "on";
defparam \rf|RAM~1492 .lut_mask = 64'h3F331D330C331D33;
defparam \rf|RAM~1492 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N12
cyclonev_lcell_comb \rf|RAM~975 (
// Equation(s):
// \rf|RAM~975_combout  = ( !\ra1[1]~input_o  & ( (!\rf|RAM~1492_combout  & (\ra1[2]~input_o  & (\rf|RAM~203_q ))) # (\rf|RAM~1492_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~219_q ))))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1492_combout  & 
// (\ra1[2]~input_o  & (\rf|RAM~235_q ))) # (\rf|RAM~1492_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~251_q ))))) ) )

	.dataa(!\rf|RAM~1492_combout ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~235_q ),
	.datad(!\rf|RAM~219_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~251_q ),
	.datag(!\rf|RAM~203_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~975_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~975 .extended_lut = "on";
defparam \rf|RAM~975 .lut_mask = 64'h4657464646575757;
defparam \rf|RAM~975 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N21
cyclonev_lcell_comb \rf|RAM~987 (
// Equation(s):
// \rf|RAM~987_combout  = ( \rf|RAM~983_combout  & ( \rf|RAM~975_combout  & ( ((!\ra1[4]~input_o  & (\rf|RAM~971_combout )) # (\ra1[4]~input_o  & ((\rf|RAM~979_combout )))) # (\ra1[3]~input_o ) ) ) ) # ( !\rf|RAM~983_combout  & ( \rf|RAM~975_combout  & ( 
// (!\ra1[4]~input_o  & (((\rf|RAM~971_combout )) # (\ra1[3]~input_o ))) # (\ra1[4]~input_o  & (!\ra1[3]~input_o  & ((\rf|RAM~979_combout )))) ) ) ) # ( \rf|RAM~983_combout  & ( !\rf|RAM~975_combout  & ( (!\ra1[4]~input_o  & (!\ra1[3]~input_o  & 
// (\rf|RAM~971_combout ))) # (\ra1[4]~input_o  & (((\rf|RAM~979_combout )) # (\ra1[3]~input_o ))) ) ) ) # ( !\rf|RAM~983_combout  & ( !\rf|RAM~975_combout  & ( (!\ra1[3]~input_o  & ((!\ra1[4]~input_o  & (\rf|RAM~971_combout )) # (\ra1[4]~input_o  & 
// ((\rf|RAM~979_combout ))))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\rf|RAM~971_combout ),
	.datad(!\rf|RAM~979_combout ),
	.datae(!\rf|RAM~983_combout ),
	.dataf(!\rf|RAM~975_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~987_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~987 .extended_lut = "off";
defparam \rf|RAM~987 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \rf|RAM~987 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N36
cyclonev_lcell_comb \alunit|Add4~49 (
// Equation(s):
// \alunit|Add4~49_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~1004_combout ) ) + ( GND ) + ( \alunit|Add4~46  ))
// \alunit|Add4~50  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~1004_combout ) ) + ( GND ) + ( \alunit|Add4~46  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~1004_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~49_sumout ),
	.cout(\alunit|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~49 .extended_lut = "off";
defparam \alunit|Add4~49 .lut_mask = 64'h0000FFFF00000303;
defparam \alunit|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N36
cyclonev_lcell_comb \alunit|result~8 (
// Equation(s):
// \alunit|result~8_combout  = ( \rf|RAM~664_combout  & ( !\rf|WideOr1~combout  $ (((!\rf|WideOr0~combout ) # (!\rf|RAM~1004_combout ))) ) ) # ( !\rf|RAM~664_combout  & ( (\rf|WideOr0~combout  & \rf|RAM~1004_combout ) ) )

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~1004_combout ),
	.datad(!\rf|WideOr1~combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~664_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result~8 .extended_lut = "off";
defparam \alunit|result~8 .lut_mask = 64'h0303030303FC03FC;
defparam \alunit|result~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N36
cyclonev_lcell_comb \alunit|Add0~49 (
// Equation(s):
// \alunit|Add0~49_sumout  = SUM(( (\rf|WideOr1~combout  & \rf|RAM~664_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~1004_combout ) ) + ( \alunit|Add0~46  ))
// \alunit|Add0~50  = CARRY(( (\rf|WideOr1~combout  & \rf|RAM~664_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~1004_combout ) ) + ( \alunit|Add0~46  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~1004_combout ),
	.datad(!\rf|RAM~664_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~49_sumout ),
	.cout(\alunit|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~49 .extended_lut = "off";
defparam \alunit|Add0~49 .lut_mask = 64'h0000FAFA00000033;
defparam \alunit|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N57
cyclonev_lcell_comb \alunit|Mux12~6 (
// Equation(s):
// \alunit|Mux12~6_combout  = ( \alunit|Add0~49_sumout  & ( ((!\alucont[3]~input_o  & ((\alunit|result~8_combout ))) # (\alucont[3]~input_o  & (\alunit|Add4~49_sumout ))) # (\alucont[0]~input_o ) ) ) # ( !\alunit|Add0~49_sumout  & ( (!\alucont[0]~input_o  & 
// ((!\alucont[3]~input_o  & ((\alunit|result~8_combout ))) # (\alucont[3]~input_o  & (\alunit|Add4~49_sumout )))) ) )

	.dataa(!\alucont[3]~input_o ),
	.datab(!\alucont[0]~input_o ),
	.datac(!\alunit|Add4~49_sumout ),
	.datad(!\alunit|result~8_combout ),
	.datae(gnd),
	.dataf(!\alunit|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~6 .extended_lut = "off";
defparam \alunit|Mux12~6 .lut_mask = 64'h048C048C37BF37BF;
defparam \alunit|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N54
cyclonev_lcell_comb \alunit|Mux12~4 (
// Equation(s):
// \alunit|Mux12~4_combout  = ( !\alucont[1]~input_o  & ( !\alucont[3]~input_o  ) )

	.dataa(!\alucont[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alucont[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~4 .extended_lut = "off";
defparam \alunit|Mux12~4 .lut_mask = 64'hAAAAAAAA00000000;
defparam \alunit|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N48
cyclonev_lcell_comb \alunit|Mux12~5 (
// Equation(s):
// \alunit|Mux12~5_combout  = ( \alucont[3]~input_o  & ( \alucont[0]~input_o  & ( !\alucont[1]~input_o  ) ) ) # ( !\alucont[3]~input_o  & ( \alucont[0]~input_o  & ( !\alucont[1]~input_o  ) ) ) # ( \alucont[3]~input_o  & ( !\alucont[0]~input_o  & ( 
// !\alucont[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\alucont[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alucont[3]~input_o ),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~5 .extended_lut = "off";
defparam \alunit|Mux12~5 .lut_mask = 64'h0000CCCCCCCCCCCC;
defparam \alunit|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N24
cyclonev_lcell_comb \alunit|Mux12~7 (
// Equation(s):
// \alunit|Mux12~7_combout  = ( \rf|rd1[12]~12_combout  & ( \alunit|Mux12~5_combout  & ( (\rf|rd2[4]~3_combout ) # (\alunit|Mux12~4_combout ) ) ) ) # ( !\rf|rd1[12]~12_combout  & ( \alunit|Mux12~5_combout  & ( (!\alunit|Mux12~4_combout  & 
// ((\rf|rd2[4]~3_combout ))) # (\alunit|Mux12~4_combout  & (\rf|rd2[12]~11_combout )) ) ) ) # ( \rf|rd1[12]~12_combout  & ( !\alunit|Mux12~5_combout  & ( (!\alunit|Mux12~4_combout  & (\alunit|Mux12~6_combout )) # (\alunit|Mux12~4_combout  & 
// ((\rf|rd2[12]~11_combout ))) ) ) ) # ( !\rf|rd1[12]~12_combout  & ( !\alunit|Mux12~5_combout  & ( (\alunit|Mux12~6_combout  & !\alunit|Mux12~4_combout ) ) ) )

	.dataa(!\alunit|Mux12~6_combout ),
	.datab(!\rf|rd2[12]~11_combout ),
	.datac(!\alunit|Mux12~4_combout ),
	.datad(!\rf|rd2[4]~3_combout ),
	.datae(!\rf|rd1[12]~12_combout ),
	.dataf(!\alunit|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~7 .extended_lut = "off";
defparam \alunit|Mux12~7 .lut_mask = 64'h5050535303F30FFF;
defparam \alunit|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N6
cyclonev_lcell_comb \alunit|Mux12~10 (
// Equation(s):
// \alunit|Mux12~10_combout  = ( \alucont[0]~input_o  & ( \rf|rd2[2]~2_combout  & ( (!\rf|RAM~783_combout  & (\alunit|always0~2_combout  & (\alunit|always0~0_combout  & \alunit|always0~1_combout ))) ) ) ) # ( !\alucont[0]~input_o  & ( \rf|rd2[2]~2_combout  & 
// ( !\rf|RAM~783_combout  ) ) ) # ( \alucont[0]~input_o  & ( !\rf|rd2[2]~2_combout  & ( (\alunit|always0~2_combout  & (\alunit|always0~0_combout  & \alunit|always0~1_combout )) ) ) ) # ( !\alucont[0]~input_o  & ( !\rf|rd2[2]~2_combout  ) )

	.dataa(!\rf|RAM~783_combout ),
	.datab(!\alunit|always0~2_combout ),
	.datac(!\alunit|always0~0_combout ),
	.datad(!\alunit|always0~1_combout ),
	.datae(!\alucont[0]~input_o ),
	.dataf(!\rf|rd2[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~10 .extended_lut = "off";
defparam \alunit|Mux12~10 .lut_mask = 64'hFFFF0003AAAA0002;
defparam \alunit|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N0
cyclonev_lcell_comb \alunit|Mux12~11 (
// Equation(s):
// \alunit|Mux12~11_combout  = ( \rf|RAM~562_combout  & ( \rf|RAM~545_combout  & ( (\rf|WideOr1~combout  & \rf|RAM~783_combout ) ) ) ) # ( !\rf|RAM~562_combout  & ( \rf|RAM~545_combout  & ( \rf|WideOr1~combout  ) ) ) # ( \rf|RAM~562_combout  & ( 
// !\rf|RAM~545_combout  & ( (\rf|WideOr1~combout  & \rf|RAM~783_combout ) ) ) ) # ( !\rf|RAM~562_combout  & ( !\rf|RAM~545_combout  & ( (\rf|WideOr1~combout  & \rf|RAM~783_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|RAM~783_combout ),
	.datae(!\rf|RAM~562_combout ),
	.dataf(!\rf|RAM~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~11 .extended_lut = "off";
defparam \alunit|Mux12~11 .lut_mask = 64'h000F000F0F0F000F;
defparam \alunit|Mux12~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N54
cyclonev_lcell_comb \alunit|Mux12~13 (
// Equation(s):
// \alunit|Mux12~13_combout  = ( \alunit|ShiftLeft0~4_combout  & ( \rf|rd1[10]~10_combout  & ( (!\alunit|Mux12~12_combout ) # ((!\alunit|Mux12~11_combout  & ((\rf|rd1[9]~9_combout ))) # (\alunit|Mux12~11_combout  & (\rf|rd1[11]~11_combout ))) ) ) ) # ( 
// !\alunit|ShiftLeft0~4_combout  & ( \rf|rd1[10]~10_combout  & ( (!\alunit|Mux12~11_combout  & (((!\alunit|Mux12~12_combout ) # (\rf|rd1[9]~9_combout )))) # (\alunit|Mux12~11_combout  & (\rf|rd1[11]~11_combout  & ((\alunit|Mux12~12_combout )))) ) ) ) # ( 
// \alunit|ShiftLeft0~4_combout  & ( !\rf|rd1[10]~10_combout  & ( (!\alunit|Mux12~11_combout  & (((\rf|rd1[9]~9_combout  & \alunit|Mux12~12_combout )))) # (\alunit|Mux12~11_combout  & (((!\alunit|Mux12~12_combout )) # (\rf|rd1[11]~11_combout ))) ) ) ) # ( 
// !\alunit|ShiftLeft0~4_combout  & ( !\rf|rd1[10]~10_combout  & ( (\alunit|Mux12~12_combout  & ((!\alunit|Mux12~11_combout  & ((\rf|rd1[9]~9_combout ))) # (\alunit|Mux12~11_combout  & (\rf|rd1[11]~11_combout )))) ) ) )

	.dataa(!\rf|rd1[11]~11_combout ),
	.datab(!\alunit|Mux12~11_combout ),
	.datac(!\rf|rd1[9]~9_combout ),
	.datad(!\alunit|Mux12~12_combout ),
	.datae(!\alunit|ShiftLeft0~4_combout ),
	.dataf(!\rf|rd1[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~13 .extended_lut = "off";
defparam \alunit|Mux12~13 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \alunit|Mux12~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N30
cyclonev_lcell_comb \alunit|Mux12~15 (
// Equation(s):
// \alunit|Mux12~15_combout  = ( \alunit|ShiftLeft0~9_combout  & ( \alunit|Mux12~13_combout  & ( (\alunit|Mux12~14_combout  & (((\alunit|Mux12~9_combout  & \alunit|Mux8~0_combout )) # (\alunit|Mux12~10_combout ))) ) ) ) # ( !\alunit|ShiftLeft0~9_combout  & ( 
// \alunit|Mux12~13_combout  & ( (\alunit|Mux12~9_combout  & (\alunit|Mux12~14_combout  & ((\alunit|Mux8~0_combout ) # (\alunit|Mux12~10_combout )))) ) ) ) # ( \alunit|ShiftLeft0~9_combout  & ( !\alunit|Mux12~13_combout  & ( (\alunit|Mux12~14_combout  & 
// ((!\alunit|Mux12~10_combout  & (\alunit|Mux12~9_combout  & \alunit|Mux8~0_combout )) # (\alunit|Mux12~10_combout  & (!\alunit|Mux12~9_combout )))) ) ) ) # ( !\alunit|ShiftLeft0~9_combout  & ( !\alunit|Mux12~13_combout  & ( (!\alunit|Mux12~10_combout  & 
// (\alunit|Mux12~9_combout  & (\alunit|Mux12~14_combout  & \alunit|Mux8~0_combout ))) ) ) )

	.dataa(!\alunit|Mux12~10_combout ),
	.datab(!\alunit|Mux12~9_combout ),
	.datac(!\alunit|Mux12~14_combout ),
	.datad(!\alunit|Mux8~0_combout ),
	.datae(!\alunit|ShiftLeft0~9_combout ),
	.dataf(!\alunit|Mux12~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~15 .extended_lut = "off";
defparam \alunit|Mux12~15 .lut_mask = 64'h0002040601030507;
defparam \alunit|Mux12~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N30
cyclonev_lcell_comb \alunit|Mux12~8 (
// Equation(s):
// \alunit|Mux12~8_combout  = (!\alunit|Mux9~3_combout  & (!\alunit|Mux12~2_combout  & !\alunit|Mux9~4_combout ))

	.dataa(!\alunit|Mux9~3_combout ),
	.datab(!\alunit|Mux12~2_combout ),
	.datac(gnd),
	.datad(!\alunit|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~8 .extended_lut = "off";
defparam \alunit|Mux12~8 .lut_mask = 64'h8800880088008800;
defparam \alunit|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N45
cyclonev_lcell_comb \alunit|Add1~49 (
// Equation(s):
// \alunit|Add1~49_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~1004_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~664_combout ) ) + ( \alunit|Add1~46  ))
// \alunit|Add1~50  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~1004_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~664_combout ) ) + ( \alunit|Add1~46  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~664_combout ),
	.datad(!\rf|RAM~1004_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~49_sumout ),
	.cout(\alunit|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~49 .extended_lut = "off";
defparam \alunit|Add1~49 .lut_mask = 64'h0000030300000055;
defparam \alunit|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N6
cyclonev_lcell_comb \alunit|Mux12~3 (
// Equation(s):
// \alunit|Mux12~3_combout  = ( !\alunit|Mux9~4_combout  & ( (\alunit|Mux9~3_combout  & !\alunit|Mux12~2_combout ) ) )

	.dataa(!\alunit|Mux9~3_combout ),
	.datab(!\alunit|Mux12~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~3 .extended_lut = "off";
defparam \alunit|Mux12~3 .lut_mask = 64'h4444444400000000;
defparam \alunit|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N6
cyclonev_lcell_comb \alunit|Mux12~17 (
// Equation(s):
// \alunit|Mux12~17_combout  = ( \alunit|Add1~49_sumout  & ( \alunit|Mux12~3_combout  ) ) # ( !\alunit|Add1~49_sumout  & ( \alunit|Mux12~3_combout  & ( (((\alunit|Mux12~7_combout  & \alunit|Mux12~8_combout )) # (\alunit|Mux12~15_combout )) # 
// (\alunit|Mux12~16_combout ) ) ) ) # ( \alunit|Add1~49_sumout  & ( !\alunit|Mux12~3_combout  & ( (((\alunit|Mux12~7_combout  & \alunit|Mux12~8_combout )) # (\alunit|Mux12~15_combout )) # (\alunit|Mux12~16_combout ) ) ) ) # ( !\alunit|Add1~49_sumout  & ( 
// !\alunit|Mux12~3_combout  & ( (((\alunit|Mux12~7_combout  & \alunit|Mux12~8_combout )) # (\alunit|Mux12~15_combout )) # (\alunit|Mux12~16_combout ) ) ) )

	.dataa(!\alunit|Mux12~16_combout ),
	.datab(!\alunit|Mux12~7_combout ),
	.datac(!\alunit|Mux12~15_combout ),
	.datad(!\alunit|Mux12~8_combout ),
	.datae(!\alunit|Add1~49_sumout ),
	.dataf(!\alunit|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux12~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux12~17 .extended_lut = "off";
defparam \alunit|Mux12~17 .lut_mask = 64'h5F7F5F7F5F7FFFFF;
defparam \alunit|Mux12~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y25_N12
cyclonev_lcell_comb \alunit|result[12] (
// Equation(s):
// \alunit|result [12] = ( \alunit|Mux16~0_combout  & ( \alunit|result [12] ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|result [12] & ( \alunit|Mux12~17_combout  ) ) ) # ( !\alunit|Mux16~0_combout  & ( !\alunit|result [12] & ( \alunit|Mux12~17_combout  ) ) 
// )

	.dataa(gnd),
	.datab(!\alunit|Mux12~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|Mux16~0_combout ),
	.dataf(!\alunit|result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[12] .extended_lut = "off";
defparam \alunit|result[12] .lut_mask = 64'h333300003333FFFF;
defparam \alunit|result[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N53
dffeas \rf|RAM~172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~172 .is_wysiwyg = "true";
defparam \rf|RAM~172 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N12
cyclonev_lcell_comb \rf|RAM~1508 (
// Equation(s):
// \rf|RAM~1508_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~140_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~156_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~172_q )) # (\ra1[0]~input_o  & (((\rf|RAM~188_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~172_q ),
	.datad(!\rf|RAM~188_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~156_q ),
	.datag(!\rf|RAM~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1508 .extended_lut = "on";
defparam \rf|RAM~1508 .lut_mask = 64'h3B3B193B1919193B;
defparam \rf|RAM~1508 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N30
cyclonev_lcell_comb \rf|RAM~992 (
// Equation(s):
// \rf|RAM~992_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & (\rf|RAM~1508_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1508_combout  & (\rf|RAM~204_q )) # (\rf|RAM~1508_combout  & (((\rf|RAM~220_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & (\rf|RAM~1508_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1508_combout  & (\rf|RAM~236_q )) # (\rf|RAM~1508_combout  & (((\rf|RAM~252_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~1508_combout ),
	.datac(!\rf|RAM~236_q ),
	.datad(!\rf|RAM~252_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~220_q ),
	.datag(!\rf|RAM~204_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~992_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~992 .extended_lut = "on";
defparam \rf|RAM~992 .lut_mask = 64'h2626263737372637;
defparam \rf|RAM~992 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N36
cyclonev_lcell_comb \rf|RAM~1504 (
// Equation(s):
// \rf|RAM~1504_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~12_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~28_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~44_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~60_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~44_q ),
	.datad(!\rf|RAM~28_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~60_q ),
	.datag(!\rf|RAM~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1504 .extended_lut = "on";
defparam \rf|RAM~1504 .lut_mask = 64'h195D5D5D195D1919;
defparam \rf|RAM~1504 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N30
cyclonev_lcell_comb \rf|RAM~988 (
// Equation(s):
// \rf|RAM~988_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1504_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1504_combout  & (((\rf|RAM~76_q )))) # (\rf|RAM~1504_combout  & (!\rf|RAM~92_q )))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1504_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1504_combout  & (\rf|RAM~108_q )) # (\rf|RAM~1504_combout  & ((\rf|RAM~124_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~92_q ),
	.datac(!\rf|RAM~108_q ),
	.datad(!\rf|RAM~1504_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~124_q ),
	.datag(!\rf|RAM~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~988 .extended_lut = "on";
defparam \rf|RAM~988 .lut_mask = 64'h05EE05AA05EE05FF;
defparam \rf|RAM~988 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N30
cyclonev_lcell_comb \rf|RAM~1516 (
// Equation(s):
// \rf|RAM~1516_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~396_q )) # (\ra1[0]~input_o  & (((\rf|RAM~412_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~428_q )) # (\ra1[0]~input_o  & (((\rf|RAM~444_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~428_q ),
	.datad(!\rf|RAM~444_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~412_q ),
	.datag(!\rf|RAM~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1516 .extended_lut = "on";
defparam \rf|RAM~1516 .lut_mask = 64'h1919193B3B3B193B;
defparam \rf|RAM~1516 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N6
cyclonev_lcell_comb \rf|RAM~1000 (
// Equation(s):
// \rf|RAM~1000_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1516_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1516_combout  & (\rf|RAM~460_q )) # (\rf|RAM~1516_combout  & ((\rf|RAM~476_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1516_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1516_combout  & (((\rf|RAM~492_q )))) # (\rf|RAM~1516_combout  & (\rf|RAM~508_q )))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~508_q ),
	.datac(!\rf|RAM~492_q ),
	.datad(!\rf|RAM~1516_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~476_q ),
	.datag(!\rf|RAM~460_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1000_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1000 .extended_lut = "on";
defparam \rf|RAM~1000 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \rf|RAM~1000 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N0
cyclonev_lcell_comb \rf|RAM~1512 (
// Equation(s):
// \rf|RAM~1512_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~268_q )) # (\ra1[0]~input_o  & (((\rf|RAM~284_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~300_q )) # (\ra1[0]~input_o  & (((\rf|RAM~316_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~300_q ),
	.datad(!\rf|RAM~284_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~316_q ),
	.datag(!\rf|RAM~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1512 .extended_lut = "on";
defparam \rf|RAM~1512 .lut_mask = 64'h193B1919193B3B3B;
defparam \rf|RAM~1512 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N51
cyclonev_lcell_comb \rf|RAM~996 (
// Equation(s):
// \rf|RAM~996_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & (\rf|RAM~1512_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1512_combout  & (\rf|RAM~332_q )) # (\rf|RAM~1512_combout  & (((\rf|RAM~348_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & (\rf|RAM~1512_combout )) # (\ra1[2]~input_o  & ((!\rf|RAM~1512_combout  & (\rf|RAM~364_q )) # (\rf|RAM~1512_combout  & (((\rf|RAM~380_q )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~1512_combout ),
	.datac(!\rf|RAM~364_q ),
	.datad(!\rf|RAM~380_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~348_q ),
	.datag(!\rf|RAM~332_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~996_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~996 .extended_lut = "on";
defparam \rf|RAM~996 .lut_mask = 64'h2626263737372637;
defparam \rf|RAM~996 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N36
cyclonev_lcell_comb \rf|RAM~1004 (
// Equation(s):
// \rf|RAM~1004_combout  = ( \rf|RAM~1000_combout  & ( \rf|RAM~996_combout  & ( ((!\ra1[3]~input_o  & ((\rf|RAM~988_combout ))) # (\ra1[3]~input_o  & (\rf|RAM~992_combout ))) # (\ra1[4]~input_o ) ) ) ) # ( !\rf|RAM~1000_combout  & ( \rf|RAM~996_combout  & ( 
// (!\ra1[4]~input_o  & ((!\ra1[3]~input_o  & ((\rf|RAM~988_combout ))) # (\ra1[3]~input_o  & (\rf|RAM~992_combout )))) # (\ra1[4]~input_o  & (((!\ra1[3]~input_o )))) ) ) ) # ( \rf|RAM~1000_combout  & ( !\rf|RAM~996_combout  & ( (!\ra1[4]~input_o  & 
// ((!\ra1[3]~input_o  & ((\rf|RAM~988_combout ))) # (\ra1[3]~input_o  & (\rf|RAM~992_combout )))) # (\ra1[4]~input_o  & (((\ra1[3]~input_o )))) ) ) ) # ( !\rf|RAM~1000_combout  & ( !\rf|RAM~996_combout  & ( (!\ra1[4]~input_o  & ((!\ra1[3]~input_o  & 
// ((\rf|RAM~988_combout ))) # (\ra1[3]~input_o  & (\rf|RAM~992_combout )))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\rf|RAM~992_combout ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\rf|RAM~988_combout ),
	.datae(!\rf|RAM~1000_combout ),
	.dataf(!\rf|RAM~996_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1004_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1004 .extended_lut = "off";
defparam \rf|RAM~1004 .lut_mask = 64'h02A207A752F257F7;
defparam \rf|RAM~1004 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N39
cyclonev_lcell_comb \rf|rd1[12]~12 (
// Equation(s):
// \rf|rd1[12]~12_combout  = ( \rf|RAM~1004_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~1004_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[12]~12 .extended_lut = "off";
defparam \rf|rd1[12]~12 .lut_mask = 64'h0000000000FF00FF;
defparam \rf|rd1[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N12
cyclonev_lcell_comb \alunit|Mux13~2 (
// Equation(s):
// \alunit|Mux13~2_combout  = ( \alunit|Mux12~11_combout  & ( \alunit|ShiftLeft0~5_combout  & ( (!\alunit|Mux12~12_combout ) # (\rf|rd1[12]~12_combout ) ) ) ) # ( !\alunit|Mux12~11_combout  & ( \alunit|ShiftLeft0~5_combout  & ( (!\alunit|Mux12~12_combout  & 
// (\rf|rd1[11]~11_combout )) # (\alunit|Mux12~12_combout  & ((\rf|rd1[10]~10_combout ))) ) ) ) # ( \alunit|Mux12~11_combout  & ( !\alunit|ShiftLeft0~5_combout  & ( (\alunit|Mux12~12_combout  & \rf|rd1[12]~12_combout ) ) ) ) # ( !\alunit|Mux12~11_combout  & 
// ( !\alunit|ShiftLeft0~5_combout  & ( (!\alunit|Mux12~12_combout  & (\rf|rd1[11]~11_combout )) # (\alunit|Mux12~12_combout  & ((\rf|rd1[10]~10_combout ))) ) ) )

	.dataa(!\alunit|Mux12~12_combout ),
	.datab(!\rf|rd1[12]~12_combout ),
	.datac(!\rf|rd1[11]~11_combout ),
	.datad(!\rf|rd1[10]~10_combout ),
	.datae(!\alunit|Mux12~11_combout ),
	.dataf(!\alunit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux13~2 .extended_lut = "off";
defparam \alunit|Mux13~2 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \alunit|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N0
cyclonev_lcell_comb \alunit|Mux13~3 (
// Equation(s):
// \alunit|Mux13~3_combout  = ( \alunit|Mux13~2_combout  & ( \alunit|Mux12~10_combout  & ( (\alunit|Mux12~14_combout  & ((\alunit|ShiftLeft0~10_combout ) # (\alunit|Mux12~9_combout ))) ) ) ) # ( !\alunit|Mux13~2_combout  & ( \alunit|Mux12~10_combout  & ( 
// (\alunit|Mux12~14_combout  & (!\alunit|Mux12~9_combout  & \alunit|ShiftLeft0~10_combout )) ) ) ) # ( \alunit|Mux13~2_combout  & ( !\alunit|Mux12~10_combout  & ( (\alunit|Mux12~14_combout  & (\alunit|Mux12~9_combout  & \alunit|ShiftLeft0~0_combout )) ) ) ) 
// # ( !\alunit|Mux13~2_combout  & ( !\alunit|Mux12~10_combout  & ( (\alunit|Mux12~14_combout  & (\alunit|Mux12~9_combout  & \alunit|ShiftLeft0~0_combout )) ) ) )

	.dataa(!\alunit|Mux12~14_combout ),
	.datab(!\alunit|Mux12~9_combout ),
	.datac(!\alunit|ShiftLeft0~0_combout ),
	.datad(!\alunit|ShiftLeft0~10_combout ),
	.datae(!\alunit|Mux13~2_combout ),
	.dataf(!\alunit|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux13~3 .extended_lut = "off";
defparam \alunit|Mux13~3 .lut_mask = 64'h0101010100441155;
defparam \alunit|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N15
cyclonev_lcell_comb \rf|rd2[13]~12 (
// Equation(s):
// \rf|rd2[13]~12_combout  = ( \rf|RAM~647_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~647_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[13]~12 .extended_lut = "off";
defparam \rf|rd2[13]~12 .lut_mask = 64'h0000000055555555;
defparam \rf|rd2[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y24_N41
dffeas \rf|RAM~509 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~509 .is_wysiwyg = "true";
defparam \rf|RAM~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N1
dffeas \rf|RAM~493 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~493 .is_wysiwyg = "true";
defparam \rf|RAM~493 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N12
cyclonev_lcell_comb \rf|RAM~429feeder (
// Equation(s):
// \rf|RAM~429feeder_combout  = \alunit|result [13]

	.dataa(!\alunit|result [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~429feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~429feeder .extended_lut = "off";
defparam \rf|RAM~429feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~429feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N14
dffeas \rf|RAM~429 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~429 .is_wysiwyg = "true";
defparam \rf|RAM~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N26
dffeas \rf|RAM~445 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~445 .is_wysiwyg = "true";
defparam \rf|RAM~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N56
dffeas \rf|RAM~397 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~397 .is_wysiwyg = "true";
defparam \rf|RAM~397 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N36
cyclonev_lcell_comb \rf|RAM~1532 (
// Equation(s):
// \rf|RAM~1532_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (((\rf|RAM~397_q )))) # (\ra1[0]~input_o  & (\rf|RAM~413_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~429_q )) # (\ra1[0]~input_o  & ((\rf|RAM~445_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~413_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~429_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~445_q ),
	.datag(!\rf|RAM~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1532 .extended_lut = "on";
defparam \rf|RAM~1532 .lut_mask = 64'h0C770C330C770CFF;
defparam \rf|RAM~1532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N32
dffeas \rf|RAM~477 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~477 .is_wysiwyg = "true";
defparam \rf|RAM~477 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N45
cyclonev_lcell_comb \rf|RAM~461feeder (
// Equation(s):
// \rf|RAM~461feeder_combout  = ( \alunit|result [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~461feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~461feeder .extended_lut = "off";
defparam \rf|RAM~461feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~461feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N46
dffeas \rf|RAM~461 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~461 .is_wysiwyg = "true";
defparam \rf|RAM~461 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N48
cyclonev_lcell_comb \rf|RAM~1017 (
// Equation(s):
// \rf|RAM~1017_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1532_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1532_combout  & (\rf|RAM~461_q )) # (\rf|RAM~1532_combout  & ((\rf|RAM~477_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1532_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1532_combout  & (((\rf|RAM~493_q )))) # (\rf|RAM~1532_combout  & (\rf|RAM~509_q )))) ) )

	.dataa(!\rf|RAM~509_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~493_q ),
	.datad(!\rf|RAM~1532_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~477_q ),
	.datag(!\rf|RAM~461_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1017_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1017 .extended_lut = "on";
defparam \rf|RAM~1017 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~1017 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N50
dffeas \rf|RAM~253 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~253 .is_wysiwyg = "true";
defparam \rf|RAM~253 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N36
cyclonev_lcell_comb \rf|RAM~237feeder (
// Equation(s):
// \rf|RAM~237feeder_combout  = ( \alunit|result [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~237feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~237feeder .extended_lut = "off";
defparam \rf|RAM~237feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~237feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N38
dffeas \rf|RAM~237 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~237 .is_wysiwyg = "true";
defparam \rf|RAM~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N50
dffeas \rf|RAM~189 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~189 .is_wysiwyg = "true";
defparam \rf|RAM~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N56
dffeas \rf|RAM~173 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~173 .is_wysiwyg = "true";
defparam \rf|RAM~173 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N45
cyclonev_lcell_comb \rf|RAM~1634 (
// Equation(s):
// \rf|RAM~1634_combout  = ( !\alunit|result [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1634 .extended_lut = "off";
defparam \rf|RAM~1634 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N47
dffeas \rf|RAM~157 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~157 .is_wysiwyg = "true";
defparam \rf|RAM~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N47
dffeas \rf|RAM~141 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~141 .is_wysiwyg = "true";
defparam \rf|RAM~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N18
cyclonev_lcell_comb \rf|RAM~1524 (
// Equation(s):
// \rf|RAM~1524_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~141_q )) # (\ra1[0]~input_o  & ((!\rf|RAM~157_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (((\rf|RAM~173_q )))) # (\ra1[0]~input_o  & (\rf|RAM~189_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~189_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~173_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~157_q ),
	.datag(!\rf|RAM~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1524 .extended_lut = "on";
defparam \rf|RAM~1524 .lut_mask = 64'h0CFF0C770C330C77;
defparam \rf|RAM~1524 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N26
dffeas \rf|RAM~221 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~221 .is_wysiwyg = "true";
defparam \rf|RAM~221 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N21
cyclonev_lcell_comb \rf|RAM~205feeder (
// Equation(s):
// \rf|RAM~205feeder_combout  = \alunit|result [13]

	.dataa(!\alunit|result [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~205feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~205feeder .extended_lut = "off";
defparam \rf|RAM~205feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~205feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N23
dffeas \rf|RAM~205 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~205 .is_wysiwyg = "true";
defparam \rf|RAM~205 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N24
cyclonev_lcell_comb \rf|RAM~1009 (
// Equation(s):
// \rf|RAM~1009_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1524_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1524_combout  & (\rf|RAM~205_q )) # (\rf|RAM~1524_combout  & ((\rf|RAM~221_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1524_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1524_combout  & (((\rf|RAM~237_q )))) # (\rf|RAM~1524_combout  & (\rf|RAM~253_q )))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~253_q ),
	.datac(!\rf|RAM~237_q ),
	.datad(!\rf|RAM~1524_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~221_q ),
	.datag(!\rf|RAM~205_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1009_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1009 .extended_lut = "on";
defparam \rf|RAM~1009 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \rf|RAM~1009 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N54
cyclonev_lcell_comb \rf|RAM~381feeder (
// Equation(s):
// \rf|RAM~381feeder_combout  = ( \alunit|result [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~381feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~381feeder .extended_lut = "off";
defparam \rf|RAM~381feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~381feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N56
dffeas \rf|RAM~381 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~381 .is_wysiwyg = "true";
defparam \rf|RAM~381 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N21
cyclonev_lcell_comb \rf|RAM~365feeder (
// Equation(s):
// \rf|RAM~365feeder_combout  = \alunit|result [13]

	.dataa(!\alunit|result [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~365feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~365feeder .extended_lut = "off";
defparam \rf|RAM~365feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~365feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N23
dffeas \rf|RAM~365 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~365 .is_wysiwyg = "true";
defparam \rf|RAM~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N38
dffeas \rf|RAM~301 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~301 .is_wysiwyg = "true";
defparam \rf|RAM~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N6
cyclonev_lcell_comb \rf|RAM~285feeder (
// Equation(s):
// \rf|RAM~285feeder_combout  = ( \alunit|result [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~285feeder .extended_lut = "off";
defparam \rf|RAM~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~285feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N8
dffeas \rf|RAM~285 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~285 .is_wysiwyg = "true";
defparam \rf|RAM~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N56
dffeas \rf|RAM~317 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~317 .is_wysiwyg = "true";
defparam \rf|RAM~317 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N0
cyclonev_lcell_comb \rf|RAM~269feeder (
// Equation(s):
// \rf|RAM~269feeder_combout  = ( \alunit|result [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~269feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~269feeder .extended_lut = "off";
defparam \rf|RAM~269feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~269feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N2
dffeas \rf|RAM~269 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~269feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~269 .is_wysiwyg = "true";
defparam \rf|RAM~269 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N42
cyclonev_lcell_comb \rf|RAM~1528 (
// Equation(s):
// \rf|RAM~1528_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~269_q )) # (\ra1[0]~input_o  & (((\rf|RAM~285_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~301_q )) # (\ra1[0]~input_o  & (((\rf|RAM~317_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~301_q ),
	.datad(!\rf|RAM~285_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~317_q ),
	.datag(!\rf|RAM~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1528 .extended_lut = "on";
defparam \rf|RAM~1528 .lut_mask = 64'h193B1919193B3B3B;
defparam \rf|RAM~1528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N30
cyclonev_lcell_comb \rf|RAM~349feeder (
// Equation(s):
// \rf|RAM~349feeder_combout  = \alunit|result [13]

	.dataa(gnd),
	.datab(!\alunit|result [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~349feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~349feeder .extended_lut = "off";
defparam \rf|RAM~349feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~349feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N32
dffeas \rf|RAM~349 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~349 .is_wysiwyg = "true";
defparam \rf|RAM~349 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N12
cyclonev_lcell_comb \rf|RAM~333feeder (
// Equation(s):
// \rf|RAM~333feeder_combout  = \alunit|result [13]

	.dataa(gnd),
	.datab(!\alunit|result [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~333feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~333feeder .extended_lut = "off";
defparam \rf|RAM~333feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~333feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N14
dffeas \rf|RAM~333 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~333 .is_wysiwyg = "true";
defparam \rf|RAM~333 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N51
cyclonev_lcell_comb \rf|RAM~1013 (
// Equation(s):
// \rf|RAM~1013_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1528_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1528_combout  & (\rf|RAM~333_q )) # (\rf|RAM~1528_combout  & ((\rf|RAM~349_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1528_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1528_combout  & (((\rf|RAM~365_q )))) # (\rf|RAM~1528_combout  & (\rf|RAM~381_q )))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~381_q ),
	.datac(!\rf|RAM~365_q ),
	.datad(!\rf|RAM~1528_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~349_q ),
	.datag(!\rf|RAM~333_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1013_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1013 .extended_lut = "on";
defparam \rf|RAM~1013 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \rf|RAM~1013 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y21_N20
dffeas \rf|RAM~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~125 .is_wysiwyg = "true";
defparam \rf|RAM~125 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N39
cyclonev_lcell_comb \rf|RAM~109feeder (
// Equation(s):
// \rf|RAM~109feeder_combout  = \alunit|result [13]

	.dataa(!\alunit|result [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~109feeder .extended_lut = "off";
defparam \rf|RAM~109feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N41
dffeas \rf|RAM~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~109 .is_wysiwyg = "true";
defparam \rf|RAM~109 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N24
cyclonev_lcell_comb \rf|RAM~1608 (
// Equation(s):
// \rf|RAM~1608_combout  = ( !\alunit|result [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|result [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1608 .extended_lut = "off";
defparam \rf|RAM~1608 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \rf|RAM~1608 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y24_N26
dffeas \rf|RAM~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1608_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~93 .is_wysiwyg = "true";
defparam \rf|RAM~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N38
dffeas \rf|RAM~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~29 .is_wysiwyg = "true";
defparam \rf|RAM~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N32
dffeas \rf|RAM~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~45 .is_wysiwyg = "true";
defparam \rf|RAM~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N30
cyclonev_lcell_comb \rf|RAM~1633 (
// Equation(s):
// \rf|RAM~1633_combout  = ( !\alunit|result [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1633 .extended_lut = "off";
defparam \rf|RAM~1633 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1633 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N32
dffeas \rf|RAM~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1633_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~61 .is_wysiwyg = "true";
defparam \rf|RAM~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N44
dffeas \rf|RAM~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~13 .is_wysiwyg = "true";
defparam \rf|RAM~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N6
cyclonev_lcell_comb \rf|RAM~1520 (
// Equation(s):
// \rf|RAM~1520_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (((\rf|RAM~13_q )))) # (\ra1[0]~input_o  & (\rf|RAM~29_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~45_q )) # (\ra1[0]~input_o  & ((!\rf|RAM~61_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~29_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~45_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~61_q ),
	.datag(!\rf|RAM~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1520 .extended_lut = "on";
defparam \rf|RAM~1520 .lut_mask = 64'h0C770CFF0C770C33;
defparam \rf|RAM~1520 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N32
dffeas \rf|RAM~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~77 .is_wysiwyg = "true";
defparam \rf|RAM~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N24
cyclonev_lcell_comb \rf|RAM~1005 (
// Equation(s):
// \rf|RAM~1005_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1520_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1520_combout  & (\rf|RAM~77_q )) # (\rf|RAM~1520_combout  & ((!\rf|RAM~93_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1520_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1520_combout  & ((\rf|RAM~109_q ))) # (\rf|RAM~1520_combout  & (\rf|RAM~125_q ))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~125_q ),
	.datac(!\rf|RAM~109_q ),
	.datad(!\rf|RAM~93_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1520_combout ),
	.datag(!\rf|RAM~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1005_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1005 .extended_lut = "on";
defparam \rf|RAM~1005 .lut_mask = 64'h05050505FFAABBBB;
defparam \rf|RAM~1005 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N57
cyclonev_lcell_comb \rf|RAM~1021 (
// Equation(s):
// \rf|RAM~1021_combout  = ( \rf|RAM~1013_combout  & ( \rf|RAM~1005_combout  & ( (!\ra1[3]~input_o ) # ((!\ra1[4]~input_o  & ((\rf|RAM~1009_combout ))) # (\ra1[4]~input_o  & (\rf|RAM~1017_combout ))) ) ) ) # ( !\rf|RAM~1013_combout  & ( \rf|RAM~1005_combout  
// & ( (!\ra1[3]~input_o  & (!\ra1[4]~input_o )) # (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & ((\rf|RAM~1009_combout ))) # (\ra1[4]~input_o  & (\rf|RAM~1017_combout )))) ) ) ) # ( \rf|RAM~1013_combout  & ( !\rf|RAM~1005_combout  & ( (!\ra1[3]~input_o  & 
// (\ra1[4]~input_o )) # (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & ((\rf|RAM~1009_combout ))) # (\ra1[4]~input_o  & (\rf|RAM~1017_combout )))) ) ) ) # ( !\rf|RAM~1013_combout  & ( !\rf|RAM~1005_combout  & ( (\ra1[3]~input_o  & ((!\ra1[4]~input_o  & 
// ((\rf|RAM~1009_combout ))) # (\ra1[4]~input_o  & (\rf|RAM~1017_combout )))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[4]~input_o ),
	.datac(!\rf|RAM~1017_combout ),
	.datad(!\rf|RAM~1009_combout ),
	.datae(!\rf|RAM~1013_combout ),
	.dataf(!\rf|RAM~1005_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1021_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1021 .extended_lut = "off";
defparam \rf|RAM~1021 .lut_mask = 64'h0145236789CDABEF;
defparam \rf|RAM~1021 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N51
cyclonev_lcell_comb \rf|rd1[13]~13 (
// Equation(s):
// \rf|rd1[13]~13_combout  = ( \rf|RAM~1021_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~1021_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[13]~13 .extended_lut = "off";
defparam \rf|rd1[13]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \rf|rd1[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N39
cyclonev_lcell_comb \alunit|Add4~53 (
// Equation(s):
// \alunit|Add4~53_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~1021_combout ) ) + ( GND ) + ( \alunit|Add4~50  ))
// \alunit|Add4~54  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~1021_combout ) ) + ( GND ) + ( \alunit|Add4~50  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(gnd),
	.datad(!\rf|RAM~1021_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~53_sumout ),
	.cout(\alunit|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~53 .extended_lut = "off";
defparam \alunit|Add4~53 .lut_mask = 64'h0000FFFF00000033;
defparam \alunit|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N39
cyclonev_lcell_comb \alunit|Add0~53 (
// Equation(s):
// \alunit|Add0~53_sumout  = SUM(( (\rf|WideOr1~combout  & \rf|RAM~647_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~1021_combout ) ) + ( \alunit|Add0~50  ))
// \alunit|Add0~54  = CARRY(( (\rf|WideOr1~combout  & \rf|RAM~647_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~1021_combout ) ) + ( \alunit|Add0~50  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~1021_combout ),
	.datad(!\rf|RAM~647_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~53_sumout ),
	.cout(\alunit|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~53 .extended_lut = "off";
defparam \alunit|Add0~53 .lut_mask = 64'h0000FAFA00000033;
defparam \alunit|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N42
cyclonev_lcell_comb \alunit|Mux13~0 (
// Equation(s):
// \alunit|Mux13~0_combout  = ( \alunit|Add4~53_sumout  & ( \alunit|Add0~53_sumout  & ( ((!\rf|rd2[13]~12_combout  $ (!\rf|rd1[13]~13_combout )) # (\alucont[3]~input_o )) # (\alucont[0]~input_o ) ) ) ) # ( !\alunit|Add4~53_sumout  & ( \alunit|Add0~53_sumout  
// & ( ((!\alucont[3]~input_o  & (!\rf|rd2[13]~12_combout  $ (!\rf|rd1[13]~13_combout )))) # (\alucont[0]~input_o ) ) ) ) # ( \alunit|Add4~53_sumout  & ( !\alunit|Add0~53_sumout  & ( (!\alucont[0]~input_o  & ((!\rf|rd2[13]~12_combout  $ 
// (!\rf|rd1[13]~13_combout )) # (\alucont[3]~input_o ))) ) ) ) # ( !\alunit|Add4~53_sumout  & ( !\alunit|Add0~53_sumout  & ( (!\alucont[0]~input_o  & (!\alucont[3]~input_o  & (!\rf|rd2[13]~12_combout  $ (!\rf|rd1[13]~13_combout )))) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(!\rf|rd2[13]~12_combout ),
	.datac(!\rf|rd1[13]~13_combout ),
	.datad(!\alucont[3]~input_o ),
	.datae(!\alunit|Add4~53_sumout ),
	.dataf(!\alunit|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux13~0 .extended_lut = "off";
defparam \alunit|Mux13~0 .lut_mask = 64'h280028AA7D557DFF;
defparam \alunit|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N12
cyclonev_lcell_comb \alunit|Mux13~1 (
// Equation(s):
// \alunit|Mux13~1_combout  = ( \rf|rd2[13]~12_combout  & ( \rf|rd1[13]~13_combout  & ( ((!\alunit|Mux12~5_combout  & (\alunit|Mux13~0_combout )) # (\alunit|Mux12~5_combout  & ((\rf|rd2[5]~4_combout )))) # (\alunit|Mux12~4_combout ) ) ) ) # ( 
// !\rf|rd2[13]~12_combout  & ( \rf|rd1[13]~13_combout  & ( (!\alunit|Mux12~5_combout  & (\alunit|Mux13~0_combout  & (!\alunit|Mux12~4_combout ))) # (\alunit|Mux12~5_combout  & (((\rf|rd2[5]~4_combout ) # (\alunit|Mux12~4_combout )))) ) ) ) # ( 
// \rf|rd2[13]~12_combout  & ( !\rf|rd1[13]~13_combout  & ( (!\alunit|Mux12~5_combout  & (\alunit|Mux13~0_combout  & (!\alunit|Mux12~4_combout ))) # (\alunit|Mux12~5_combout  & (((\rf|rd2[5]~4_combout ) # (\alunit|Mux12~4_combout )))) ) ) ) # ( 
// !\rf|rd2[13]~12_combout  & ( !\rf|rd1[13]~13_combout  & ( (!\alunit|Mux12~4_combout  & ((!\alunit|Mux12~5_combout  & (\alunit|Mux13~0_combout )) # (\alunit|Mux12~5_combout  & ((\rf|rd2[5]~4_combout ))))) ) ) )

	.dataa(!\alunit|Mux12~5_combout ),
	.datab(!\alunit|Mux13~0_combout ),
	.datac(!\alunit|Mux12~4_combout ),
	.datad(!\rf|rd2[5]~4_combout ),
	.datae(!\rf|rd2[13]~12_combout ),
	.dataf(!\rf|rd1[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux13~1 .extended_lut = "off";
defparam \alunit|Mux13~1 .lut_mask = 64'h2070257525752F7F;
defparam \alunit|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N48
cyclonev_lcell_comb \alunit|Add1~53 (
// Equation(s):
// \alunit|Add1~53_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~1021_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~647_combout ) ) + ( \alunit|Add1~50  ))
// \alunit|Add1~54  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~1021_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~647_combout ) ) + ( \alunit|Add1~50  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~647_combout ),
	.datad(!\rf|RAM~1021_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~53_sumout ),
	.cout(\alunit|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~53 .extended_lut = "off";
defparam \alunit|Add1~53 .lut_mask = 64'h0000030300000055;
defparam \alunit|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N57
cyclonev_lcell_comb \alunit|Mux13~4 (
// Equation(s):
// \alunit|Mux13~4_combout  = ( \rf|rd2[13]~12_combout  & ( \rf|rd1[13]~13_combout  & ( ((\alunit|Mux9~3_combout  & \alunit|Mux9~4_combout )) # (\alunit|Mux12~2_combout ) ) ) ) # ( !\rf|rd2[13]~12_combout  & ( \rf|rd1[13]~13_combout  & ( 
// \alunit|Mux12~2_combout  ) ) ) # ( \rf|rd2[13]~12_combout  & ( !\rf|rd1[13]~13_combout  & ( (!\alunit|Mux12~2_combout  & (\alunit|Mux9~3_combout  & \alunit|Mux9~4_combout )) ) ) )

	.dataa(!\alunit|Mux12~2_combout ),
	.datab(!\alunit|Mux9~3_combout ),
	.datac(gnd),
	.datad(!\alunit|Mux9~4_combout ),
	.datae(!\rf|rd2[13]~12_combout ),
	.dataf(!\rf|rd1[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux13~4 .extended_lut = "off";
defparam \alunit|Mux13~4 .lut_mask = 64'h0000002255555577;
defparam \alunit|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N30
cyclonev_lcell_comb \alunit|Mux13~5 (
// Equation(s):
// \alunit|Mux13~5_combout  = ( \alunit|Mux12~8_combout  & ( \alunit|Mux12~3_combout  & ( (((\alunit|Mux13~4_combout ) # (\alunit|Add1~53_sumout )) # (\alunit|Mux13~1_combout )) # (\alunit|Mux13~3_combout ) ) ) ) # ( !\alunit|Mux12~8_combout  & ( 
// \alunit|Mux12~3_combout  & ( ((\alunit|Mux13~4_combout ) # (\alunit|Add1~53_sumout )) # (\alunit|Mux13~3_combout ) ) ) ) # ( \alunit|Mux12~8_combout  & ( !\alunit|Mux12~3_combout  & ( ((\alunit|Mux13~4_combout ) # (\alunit|Mux13~1_combout )) # 
// (\alunit|Mux13~3_combout ) ) ) ) # ( !\alunit|Mux12~8_combout  & ( !\alunit|Mux12~3_combout  & ( (\alunit|Mux13~4_combout ) # (\alunit|Mux13~3_combout ) ) ) )

	.dataa(!\alunit|Mux13~3_combout ),
	.datab(!\alunit|Mux13~1_combout ),
	.datac(!\alunit|Add1~53_sumout ),
	.datad(!\alunit|Mux13~4_combout ),
	.datae(!\alunit|Mux12~8_combout ),
	.dataf(!\alunit|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux13~5 .extended_lut = "off";
defparam \alunit|Mux13~5 .lut_mask = 64'h55FF77FF5FFF7FFF;
defparam \alunit|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N48
cyclonev_lcell_comb \alunit|result[13] (
// Equation(s):
// \alunit|result [13] = ( \alunit|Mux13~5_combout  & ( (!\alunit|Mux16~0_combout ) # (\alunit|result [13]) ) ) # ( !\alunit|Mux13~5_combout  & ( (\alunit|result [13] & \alunit|Mux16~0_combout ) ) )

	.dataa(!\alunit|result [13]),
	.datab(gnd),
	.datac(!\alunit|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[13] .extended_lut = "off";
defparam \alunit|result[13] .lut_mask = 64'h05050505F5F5F5F5;
defparam \alunit|result[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N38
dffeas \rf|RAM~413 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~413 .is_wysiwyg = "true";
defparam \rf|RAM~413 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N24
cyclonev_lcell_comb \rf|RAM~1180 (
// Equation(s):
// \rf|RAM~1180_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~397_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~413_q ))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~429_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~445_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~413_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~429_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~445_q ),
	.datag(!\rf|RAM~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1180 .extended_lut = "on";
defparam \rf|RAM~1180 .lut_mask = 64'h1D330C331D333F33;
defparam \rf|RAM~1180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N54
cyclonev_lcell_comb \rf|RAM~643 (
// Equation(s):
// \rf|RAM~643_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1180_combout  & (((\rf|RAM~461_q  & (\ra2[2]~input_o ))))) # (\rf|RAM~1180_combout  & ((((!\ra2[2]~input_o ))) # (\rf|RAM~477_q ))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1180_combout  & 
// (((\rf|RAM~493_q  & (\ra2[2]~input_o ))))) # (\rf|RAM~1180_combout  & ((((!\ra2[2]~input_o ) # (\rf|RAM~509_q ))))) ) )

	.dataa(!\rf|RAM~1180_combout ),
	.datab(!\rf|RAM~477_q ),
	.datac(!\rf|RAM~493_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~509_q ),
	.datag(!\rf|RAM~461_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~643 .extended_lut = "on";
defparam \rf|RAM~643 .lut_mask = 64'h551B550A551B555F;
defparam \rf|RAM~643 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N48
cyclonev_lcell_comb \rf|RAM~1172 (
// Equation(s):
// \rf|RAM~1172_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~141_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~157_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~173_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~189_q ))) ) )

	.dataa(!\rf|RAM~189_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~173_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~157_q ),
	.datag(!\rf|RAM~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1172 .extended_lut = "on";
defparam \rf|RAM~1172 .lut_mask = 64'h3F331D330C331D33;
defparam \rf|RAM~1172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N48
cyclonev_lcell_comb \rf|RAM~635 (
// Equation(s):
// \rf|RAM~635_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & (\rf|RAM~1172_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1172_combout  & (\rf|RAM~205_q )) # (\rf|RAM~1172_combout  & (((\rf|RAM~221_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & (\rf|RAM~1172_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1172_combout  & (\rf|RAM~237_q )) # (\rf|RAM~1172_combout  & (((\rf|RAM~253_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~1172_combout ),
	.datac(!\rf|RAM~237_q ),
	.datad(!\rf|RAM~221_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~253_q ),
	.datag(!\rf|RAM~205_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~635 .extended_lut = "on";
defparam \rf|RAM~635 .lut_mask = 64'h2637262626373737;
defparam \rf|RAM~635 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N36
cyclonev_lcell_comb \rf|RAM~1168 (
// Equation(s):
// \rf|RAM~1168_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~13_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~29_q ))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~45_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~61_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~29_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~45_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~61_q ),
	.datag(!\rf|RAM~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1168 .extended_lut = "on";
defparam \rf|RAM~1168 .lut_mask = 64'h1D333F331D330C33;
defparam \rf|RAM~1168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N18
cyclonev_lcell_comb \rf|RAM~631 (
// Equation(s):
// \rf|RAM~631_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1168_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1168_combout  & (((\rf|RAM~77_q )))) # (\rf|RAM~1168_combout  & (!\rf|RAM~93_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1168_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1168_combout  & (\rf|RAM~109_q )) # (\rf|RAM~1168_combout  & ((\rf|RAM~125_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~93_q ),
	.datac(!\rf|RAM~109_q ),
	.datad(!\rf|RAM~1168_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~125_q ),
	.datag(!\rf|RAM~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~631 .extended_lut = "on";
defparam \rf|RAM~631 .lut_mask = 64'h05EE05AA05EE05FF;
defparam \rf|RAM~631 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N54
cyclonev_lcell_comb \rf|RAM~1176 (
// Equation(s):
// \rf|RAM~1176_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~269_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((\rf|RAM~285_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~301_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~317_q ))) ) )

	.dataa(!\rf|RAM~317_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~301_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~285_q ),
	.datag(!\rf|RAM~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1176 .extended_lut = "on";
defparam \rf|RAM~1176 .lut_mask = 64'h0C331D333F331D33;
defparam \rf|RAM~1176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N42
cyclonev_lcell_comb \rf|RAM~639 (
// Equation(s):
// \rf|RAM~639_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & (((\rf|RAM~1176_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1176_combout  & (\rf|RAM~333_q )) # (\rf|RAM~1176_combout  & ((\rf|RAM~349_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1176_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1176_combout  & ((\rf|RAM~365_q ))) # (\rf|RAM~1176_combout  & (\rf|RAM~381_q ))))) ) )

	.dataa(!\rf|RAM~381_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~365_q ),
	.datad(!\rf|RAM~349_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1176_combout ),
	.datag(!\rf|RAM~333_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~639 .extended_lut = "on";
defparam \rf|RAM~639 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rf|RAM~639 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N6
cyclonev_lcell_comb \rf|RAM~647 (
// Equation(s):
// \rf|RAM~647_combout  = ( \rf|RAM~631_combout  & ( \rf|RAM~639_combout  & ( (!\ra2[3]~input_o ) # ((!\ra2[4]~input_o  & ((\rf|RAM~635_combout ))) # (\ra2[4]~input_o  & (\rf|RAM~643_combout ))) ) ) ) # ( !\rf|RAM~631_combout  & ( \rf|RAM~639_combout  & ( 
// (!\ra2[3]~input_o  & (((\ra2[4]~input_o )))) # (\ra2[3]~input_o  & ((!\ra2[4]~input_o  & ((\rf|RAM~635_combout ))) # (\ra2[4]~input_o  & (\rf|RAM~643_combout )))) ) ) ) # ( \rf|RAM~631_combout  & ( !\rf|RAM~639_combout  & ( (!\ra2[3]~input_o  & 
// (((!\ra2[4]~input_o )))) # (\ra2[3]~input_o  & ((!\ra2[4]~input_o  & ((\rf|RAM~635_combout ))) # (\ra2[4]~input_o  & (\rf|RAM~643_combout )))) ) ) ) # ( !\rf|RAM~631_combout  & ( !\rf|RAM~639_combout  & ( (\ra2[3]~input_o  & ((!\ra2[4]~input_o  & 
// ((\rf|RAM~635_combout ))) # (\ra2[4]~input_o  & (\rf|RAM~643_combout )))) ) ) )

	.dataa(!\rf|RAM~643_combout ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\ra2[4]~input_o ),
	.datad(!\rf|RAM~635_combout ),
	.datae(!\rf|RAM~631_combout ),
	.dataf(!\rf|RAM~639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~647 .extended_lut = "off";
defparam \rf|RAM~647 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \rf|RAM~647 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N12
cyclonev_lcell_comb \alunit|Mux14~2 (
// Equation(s):
// \alunit|Mux14~2_combout  = ( \alunit|Mux12~12_combout  & ( \alunit|ShiftLeft0~7_combout  & ( (!\alunit|Mux12~11_combout  & ((\rf|rd1[11]~11_combout ))) # (\alunit|Mux12~11_combout  & (\rf|rd1[13]~13_combout )) ) ) ) # ( !\alunit|Mux12~12_combout  & ( 
// \alunit|ShiftLeft0~7_combout  & ( (\alunit|Mux12~11_combout ) # (\rf|rd1[12]~12_combout ) ) ) ) # ( \alunit|Mux12~12_combout  & ( !\alunit|ShiftLeft0~7_combout  & ( (!\alunit|Mux12~11_combout  & ((\rf|rd1[11]~11_combout ))) # (\alunit|Mux12~11_combout  & 
// (\rf|rd1[13]~13_combout )) ) ) ) # ( !\alunit|Mux12~12_combout  & ( !\alunit|ShiftLeft0~7_combout  & ( (\rf|rd1[12]~12_combout  & !\alunit|Mux12~11_combout ) ) ) )

	.dataa(!\rf|rd1[13]~13_combout ),
	.datab(!\rf|rd1[12]~12_combout ),
	.datac(!\rf|rd1[11]~11_combout ),
	.datad(!\alunit|Mux12~11_combout ),
	.datae(!\alunit|Mux12~12_combout ),
	.dataf(!\alunit|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux14~2 .extended_lut = "off";
defparam \alunit|Mux14~2 .lut_mask = 64'h33000F5533FF0F55;
defparam \alunit|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N36
cyclonev_lcell_comb \alunit|Mux14~3 (
// Equation(s):
// \alunit|Mux14~3_combout  = ( \alunit|Mux14~2_combout  & ( \alunit|Mux12~10_combout  & ( (\alunit|Mux12~14_combout  & ((\alunit|ShiftLeft0~11_combout ) # (\alunit|Mux12~9_combout ))) ) ) ) # ( !\alunit|Mux14~2_combout  & ( \alunit|Mux12~10_combout  & ( 
// (\alunit|Mux12~14_combout  & (!\alunit|Mux12~9_combout  & \alunit|ShiftLeft0~11_combout )) ) ) ) # ( \alunit|Mux14~2_combout  & ( !\alunit|Mux12~10_combout  & ( (\alunit|Mux12~14_combout  & (\alunit|Mux12~9_combout  & !\alunit|ShiftLeft0~6_combout )) ) ) 
// ) # ( !\alunit|Mux14~2_combout  & ( !\alunit|Mux12~10_combout  & ( (\alunit|Mux12~14_combout  & (\alunit|Mux12~9_combout  & !\alunit|ShiftLeft0~6_combout )) ) ) )

	.dataa(!\alunit|Mux12~14_combout ),
	.datab(!\alunit|Mux12~9_combout ),
	.datac(!\alunit|ShiftLeft0~11_combout ),
	.datad(!\alunit|ShiftLeft0~6_combout ),
	.datae(!\alunit|Mux14~2_combout ),
	.dataf(!\alunit|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux14~3 .extended_lut = "off";
defparam \alunit|Mux14~3 .lut_mask = 64'h1100110004041515;
defparam \alunit|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N0
cyclonev_lcell_comb \rf|rd2[14]~13 (
// Equation(s):
// \rf|rd2[14]~13_combout  = ( \rf|RAM~630_combout  & ( \rf|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(!\rf|WideOr1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~630_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[14]~13 .extended_lut = "off";
defparam \rf|rd2[14]~13 .lut_mask = 64'h0000000033333333;
defparam \rf|rd2[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N32
dffeas \rf|RAM~382 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~382 .is_wysiwyg = "true";
defparam \rf|RAM~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y23_N5
dffeas \rf|RAM~366 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~366 .is_wysiwyg = "true";
defparam \rf|RAM~366 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N48
cyclonev_lcell_comb \rf|RAM~286feeder (
// Equation(s):
// \rf|RAM~286feeder_combout  = ( \alunit|result [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~286feeder .extended_lut = "off";
defparam \rf|RAM~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N50
dffeas \rf|RAM~286 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~286 .is_wysiwyg = "true";
defparam \rf|RAM~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N53
dffeas \rf|RAM~302 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~302 .is_wysiwyg = "true";
defparam \rf|RAM~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N23
dffeas \rf|RAM~318 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~318 .is_wysiwyg = "true";
defparam \rf|RAM~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N14
dffeas \rf|RAM~270 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~270 .is_wysiwyg = "true";
defparam \rf|RAM~270 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N30
cyclonev_lcell_comb \rf|RAM~1544 (
// Equation(s):
// \rf|RAM~1544_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (((\rf|RAM~270_q  & (!\ra1[2]~input_o ))))) # (\ra1[0]~input_o  & ((((\ra1[2]~input_o ))) # (\rf|RAM~286_q ))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[0]~input_o  & (\rf|RAM~302_q  & 
// (!\ra1[2]~input_o ))) # (\ra1[0]~input_o  & (((\rf|RAM~318_q ) # (\ra1[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~286_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~302_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~318_q ),
	.datag(!\rf|RAM~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1544 .extended_lut = "on";
defparam \rf|RAM~1544 .lut_mask = 64'h1D330C331D333F33;
defparam \rf|RAM~1544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N8
dffeas \rf|RAM~350 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~350 .is_wysiwyg = "true";
defparam \rf|RAM~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N44
dffeas \rf|RAM~334 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~334 .is_wysiwyg = "true";
defparam \rf|RAM~334 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N30
cyclonev_lcell_comb \rf|RAM~1030 (
// Equation(s):
// \rf|RAM~1030_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1544_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1544_combout  & (\rf|RAM~334_q )) # (\rf|RAM~1544_combout  & ((\rf|RAM~350_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1544_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1544_combout  & (((\rf|RAM~366_q )))) # (\rf|RAM~1544_combout  & (\rf|RAM~382_q )))) ) )

	.dataa(!\rf|RAM~382_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~366_q ),
	.datad(!\rf|RAM~1544_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~350_q ),
	.datag(!\rf|RAM~334_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1030 .extended_lut = "on";
defparam \rf|RAM~1030 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~1030 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N38
dffeas \rf|RAM~510 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~510 .is_wysiwyg = "true";
defparam \rf|RAM~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N5
dffeas \rf|RAM~494 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~494 .is_wysiwyg = "true";
defparam \rf|RAM~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y26_N32
dffeas \rf|RAM~478 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~478 .is_wysiwyg = "true";
defparam \rf|RAM~478 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N51
cyclonev_lcell_comb \rf|RAM~430feeder (
// Equation(s):
// \rf|RAM~430feeder_combout  = \alunit|result [14]

	.dataa(gnd),
	.datab(!\alunit|result [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~430feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~430feeder .extended_lut = "off";
defparam \rf|RAM~430feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~430feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N53
dffeas \rf|RAM~430 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~430feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~430 .is_wysiwyg = "true";
defparam \rf|RAM~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N8
dffeas \rf|RAM~446 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~446 .is_wysiwyg = "true";
defparam \rf|RAM~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N14
dffeas \rf|RAM~414 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~414 .is_wysiwyg = "true";
defparam \rf|RAM~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N5
dffeas \rf|RAM~398 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~398 .is_wysiwyg = "true";
defparam \rf|RAM~398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N12
cyclonev_lcell_comb \rf|RAM~1548 (
// Equation(s):
// \rf|RAM~1548_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~398_q )) # (\ra1[0]~input_o  & (((\rf|RAM~414_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~430_q )) # (\ra1[0]~input_o  & (((\rf|RAM~446_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~430_q ),
	.datad(!\rf|RAM~446_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~414_q ),
	.datag(!\rf|RAM~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1548 .extended_lut = "on";
defparam \rf|RAM~1548 .lut_mask = 64'h1919193B3B3B193B;
defparam \rf|RAM~1548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N16
dffeas \rf|RAM~462 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~462 .is_wysiwyg = "true";
defparam \rf|RAM~462 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N30
cyclonev_lcell_comb \rf|RAM~1034 (
// Equation(s):
// \rf|RAM~1034_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1548_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1548_combout  & (\rf|RAM~462_q )) # (\rf|RAM~1548_combout  & ((\rf|RAM~478_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1548_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1548_combout  & ((\rf|RAM~494_q ))) # (\rf|RAM~1548_combout  & (\rf|RAM~510_q ))))) ) )

	.dataa(!\rf|RAM~510_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~494_q ),
	.datad(!\rf|RAM~478_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1548_combout ),
	.datag(!\rf|RAM~462_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1034 .extended_lut = "on";
defparam \rf|RAM~1034 .lut_mask = 64'h03030303CCFFDDDD;
defparam \rf|RAM~1034 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N44
dffeas \rf|RAM~254 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~254 .is_wysiwyg = "true";
defparam \rf|RAM~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y22_N38
dffeas \rf|RAM~238 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~238 .is_wysiwyg = "true";
defparam \rf|RAM~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y22_N8
dffeas \rf|RAM~222 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~222 .is_wysiwyg = "true";
defparam \rf|RAM~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N20
dffeas \rf|RAM~190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~190 .is_wysiwyg = "true";
defparam \rf|RAM~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N56
dffeas \rf|RAM~174 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~174 .is_wysiwyg = "true";
defparam \rf|RAM~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N48
cyclonev_lcell_comb \rf|RAM~1632 (
// Equation(s):
// \rf|RAM~1632_combout  = ( !\alunit|result [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1632 .extended_lut = "off";
defparam \rf|RAM~1632 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1632 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N50
dffeas \rf|RAM~158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1632_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~158 .is_wysiwyg = "true";
defparam \rf|RAM~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N3
cyclonev_lcell_comb \rf|RAM~142feeder (
// Equation(s):
// \rf|RAM~142feeder_combout  = ( \alunit|result [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~142feeder .extended_lut = "off";
defparam \rf|RAM~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N4
dffeas \rf|RAM~142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~142 .is_wysiwyg = "true";
defparam \rf|RAM~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N54
cyclonev_lcell_comb \rf|RAM~1540 (
// Equation(s):
// \rf|RAM~1540_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[0]~input_o  & (\rf|RAM~142_q  & (!\ra1[2]~input_o ))) # (\ra1[0]~input_o  & (((!\rf|RAM~158_q ) # (\ra1[2]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (((\rf|RAM~174_q  & 
// (!\ra1[2]~input_o ))))) # (\ra1[0]~input_o  & ((((\ra1[2]~input_o ))) # (\rf|RAM~190_q ))) ) )

	.dataa(!\rf|RAM~190_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~174_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~158_q ),
	.datag(!\rf|RAM~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1540 .extended_lut = "on";
defparam \rf|RAM~1540 .lut_mask = 64'h3F331D330C331D33;
defparam \rf|RAM~1540 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N44
dffeas \rf|RAM~206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~206 .is_wysiwyg = "true";
defparam \rf|RAM~206 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N6
cyclonev_lcell_comb \rf|RAM~1026 (
// Equation(s):
// \rf|RAM~1026_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1540_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1540_combout  & (\rf|RAM~206_q )) # (\rf|RAM~1540_combout  & ((\rf|RAM~222_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1540_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1540_combout  & ((\rf|RAM~238_q ))) # (\rf|RAM~1540_combout  & (\rf|RAM~254_q ))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\rf|RAM~254_q ),
	.datac(!\rf|RAM~238_q ),
	.datad(!\rf|RAM~222_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1540_combout ),
	.datag(!\rf|RAM~206_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1026 .extended_lut = "on";
defparam \rf|RAM~1026 .lut_mask = 64'h05050505AAFFBBBB;
defparam \rf|RAM~1026 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y25_N38
dffeas \rf|RAM~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~46 .is_wysiwyg = "true";
defparam \rf|RAM~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N18
cyclonev_lcell_comb \rf|RAM~1631 (
// Equation(s):
// \rf|RAM~1631_combout  = ( !\alunit|result [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1631 .extended_lut = "off";
defparam \rf|RAM~1631 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1631 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N20
dffeas \rf|RAM~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1631_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~62 .is_wysiwyg = "true";
defparam \rf|RAM~62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N0
cyclonev_lcell_comb \rf|RAM~14feeder (
// Equation(s):
// \rf|RAM~14feeder_combout  = \alunit|result [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~14feeder .extended_lut = "off";
defparam \rf|RAM~14feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rf|RAM~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N1
dffeas \rf|RAM~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~14 .is_wysiwyg = "true";
defparam \rf|RAM~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N0
cyclonev_lcell_comb \rf|RAM~1536 (
// Equation(s):
// \rf|RAM~1536_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~14_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~30_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~46_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~62_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~46_q ),
	.datad(!\rf|RAM~30_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~62_q ),
	.datag(!\rf|RAM~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1536 .extended_lut = "on";
defparam \rf|RAM~1536 .lut_mask = 64'h195D5D5D195D1919;
defparam \rf|RAM~1536 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y26_N41
dffeas \rf|RAM~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~110 .is_wysiwyg = "true";
defparam \rf|RAM~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y25_N26
dffeas \rf|RAM~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~126 .is_wysiwyg = "true";
defparam \rf|RAM~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N27
cyclonev_lcell_comb \rf|RAM~1607 (
// Equation(s):
// \rf|RAM~1607_combout  = !\alunit|result [14]

	.dataa(!\alunit|result [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1607 .extended_lut = "off";
defparam \rf|RAM~1607 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \rf|RAM~1607 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y26_N29
dffeas \rf|RAM~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1607_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~94 .is_wysiwyg = "true";
defparam \rf|RAM~94 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N33
cyclonev_lcell_comb \rf|RAM~78feeder (
// Equation(s):
// \rf|RAM~78feeder_combout  = \alunit|result [14]

	.dataa(!\alunit|result [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~78feeder .extended_lut = "off";
defparam \rf|RAM~78feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N34
dffeas \rf|RAM~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~78 .is_wysiwyg = "true";
defparam \rf|RAM~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N9
cyclonev_lcell_comb \rf|RAM~1022 (
// Equation(s):
// \rf|RAM~1022_combout  = ( !\ra1[1]~input_o  & ( (!\rf|RAM~1536_combout  & (\ra1[2]~input_o  & (\rf|RAM~78_q ))) # (\rf|RAM~1536_combout  & ((!\ra1[2]~input_o ) # (((!\rf|RAM~94_q ))))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1536_combout  & 
// (\ra1[2]~input_o  & (\rf|RAM~110_q ))) # (\rf|RAM~1536_combout  & ((!\ra1[2]~input_o ) # (((\rf|RAM~126_q ))))) ) )

	.dataa(!\rf|RAM~1536_combout ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~110_q ),
	.datad(!\rf|RAM~126_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~94_q ),
	.datag(!\rf|RAM~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1022_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1022 .extended_lut = "on";
defparam \rf|RAM~1022 .lut_mask = 64'h5757465746464657;
defparam \rf|RAM~1022 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N24
cyclonev_lcell_comb \rf|RAM~1038 (
// Equation(s):
// \rf|RAM~1038_combout  = ( \rf|RAM~1026_combout  & ( \rf|RAM~1022_combout  & ( (!\ra1[4]~input_o ) # ((!\ra1[3]~input_o  & (\rf|RAM~1030_combout )) # (\ra1[3]~input_o  & ((\rf|RAM~1034_combout )))) ) ) ) # ( !\rf|RAM~1026_combout  & ( \rf|RAM~1022_combout  
// & ( (!\ra1[4]~input_o  & (!\ra1[3]~input_o )) # (\ra1[4]~input_o  & ((!\ra1[3]~input_o  & (\rf|RAM~1030_combout )) # (\ra1[3]~input_o  & ((\rf|RAM~1034_combout ))))) ) ) ) # ( \rf|RAM~1026_combout  & ( !\rf|RAM~1022_combout  & ( (!\ra1[4]~input_o  & 
// (\ra1[3]~input_o )) # (\ra1[4]~input_o  & ((!\ra1[3]~input_o  & (\rf|RAM~1030_combout )) # (\ra1[3]~input_o  & ((\rf|RAM~1034_combout ))))) ) ) ) # ( !\rf|RAM~1026_combout  & ( !\rf|RAM~1022_combout  & ( (\ra1[4]~input_o  & ((!\ra1[3]~input_o  & 
// (\rf|RAM~1030_combout )) # (\ra1[3]~input_o  & ((\rf|RAM~1034_combout ))))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\rf|RAM~1030_combout ),
	.datad(!\rf|RAM~1034_combout ),
	.datae(!\rf|RAM~1026_combout ),
	.dataf(!\rf|RAM~1022_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1038 .extended_lut = "off";
defparam \rf|RAM~1038 .lut_mask = 64'h041526378C9DAEBF;
defparam \rf|RAM~1038 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N54
cyclonev_lcell_comb \rf|rd1[14]~14 (
// Equation(s):
// \rf|rd1[14]~14_combout  = ( \rf|RAM~1038_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|WideOr0~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~1038_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[14]~14 .extended_lut = "off";
defparam \rf|rd1[14]~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|rd1[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N42
cyclonev_lcell_comb \alunit|Add0~57 (
// Equation(s):
// \alunit|Add0~57_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~1038_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~630_combout ) ) + ( \alunit|Add0~54  ))
// \alunit|Add0~58  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~1038_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~630_combout ) ) + ( \alunit|Add0~54  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~630_combout ),
	.datad(!\rf|RAM~1038_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~57_sumout ),
	.cout(\alunit|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~57 .extended_lut = "off";
defparam \alunit|Add0~57 .lut_mask = 64'h0000FCFC00000055;
defparam \alunit|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N42
cyclonev_lcell_comb \alunit|Add4~57 (
// Equation(s):
// \alunit|Add4~57_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~1038_combout ) ) + ( GND ) + ( \alunit|Add4~54  ))
// \alunit|Add4~58  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~1038_combout ) ) + ( GND ) + ( \alunit|Add4~54  ))

	.dataa(gnd),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~1038_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~57_sumout ),
	.cout(\alunit|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~57 .extended_lut = "off";
defparam \alunit|Add4~57 .lut_mask = 64'h0000FFFF00000303;
defparam \alunit|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N18
cyclonev_lcell_comb \alunit|Mux14~0 (
// Equation(s):
// \alunit|Mux14~0_combout  = ( \alunit|Add0~57_sumout  & ( \alunit|Add4~57_sumout  & ( ((!\rf|rd2[14]~13_combout  $ (!\rf|rd1[14]~14_combout )) # (\alucont[3]~input_o )) # (\alucont[0]~input_o ) ) ) ) # ( !\alunit|Add0~57_sumout  & ( \alunit|Add4~57_sumout  
// & ( (!\alucont[0]~input_o  & ((!\rf|rd2[14]~13_combout  $ (!\rf|rd1[14]~14_combout )) # (\alucont[3]~input_o ))) ) ) ) # ( \alunit|Add0~57_sumout  & ( !\alunit|Add4~57_sumout  & ( ((!\alucont[3]~input_o  & (!\rf|rd2[14]~13_combout  $ 
// (!\rf|rd1[14]~14_combout )))) # (\alucont[0]~input_o ) ) ) ) # ( !\alunit|Add0~57_sumout  & ( !\alunit|Add4~57_sumout  & ( (!\alucont[0]~input_o  & (!\alucont[3]~input_o  & (!\rf|rd2[14]~13_combout  $ (!\rf|rd1[14]~14_combout )))) ) ) )

	.dataa(!\rf|rd2[14]~13_combout ),
	.datab(!\alucont[0]~input_o ),
	.datac(!\alucont[3]~input_o ),
	.datad(!\rf|rd1[14]~14_combout ),
	.datae(!\alunit|Add0~57_sumout ),
	.dataf(!\alunit|Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux14~0 .extended_lut = "off";
defparam \alunit|Mux14~0 .lut_mask = 64'h408073B34C8C7FBF;
defparam \alunit|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N12
cyclonev_lcell_comb \alunit|Mux14~1 (
// Equation(s):
// \alunit|Mux14~1_combout  = ( \rf|rd2[14]~13_combout  & ( \alunit|Mux12~5_combout  & ( (\rf|rd2[6]~5_combout ) # (\alunit|Mux12~4_combout ) ) ) ) # ( !\rf|rd2[14]~13_combout  & ( \alunit|Mux12~5_combout  & ( (!\alunit|Mux12~4_combout  & 
// (\rf|rd2[6]~5_combout )) # (\alunit|Mux12~4_combout  & ((\rf|rd1[14]~14_combout ))) ) ) ) # ( \rf|rd2[14]~13_combout  & ( !\alunit|Mux12~5_combout  & ( (!\alunit|Mux12~4_combout  & (\alunit|Mux14~0_combout )) # (\alunit|Mux12~4_combout  & 
// ((\rf|rd1[14]~14_combout ))) ) ) ) # ( !\rf|rd2[14]~13_combout  & ( !\alunit|Mux12~5_combout  & ( (!\alunit|Mux12~4_combout  & \alunit|Mux14~0_combout ) ) ) )

	.dataa(!\alunit|Mux12~4_combout ),
	.datab(!\alunit|Mux14~0_combout ),
	.datac(!\rf|rd2[6]~5_combout ),
	.datad(!\rf|rd1[14]~14_combout ),
	.datae(!\rf|rd2[14]~13_combout ),
	.dataf(!\alunit|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux14~1 .extended_lut = "off";
defparam \alunit|Mux14~1 .lut_mask = 64'h222222770A5F5F5F;
defparam \alunit|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N51
cyclonev_lcell_comb \alunit|Add1~57 (
// Equation(s):
// \alunit|Add1~57_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~1038_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~630_combout ) ) + ( \alunit|Add1~54  ))
// \alunit|Add1~58  = CARRY(( (\rf|WideOr0~combout  & \rf|RAM~1038_combout ) ) + ( (!\rf|WideOr1~combout ) # (!\rf|RAM~630_combout ) ) + ( \alunit|Add1~54  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~630_combout ),
	.datad(!\rf|RAM~1038_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~57_sumout ),
	.cout(\alunit|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~57 .extended_lut = "off";
defparam \alunit|Add1~57 .lut_mask = 64'h0000030300000055;
defparam \alunit|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N0
cyclonev_lcell_comb \alunit|Mux14~4 (
// Equation(s):
// \alunit|Mux14~4_combout  = ( \rf|rd2[14]~13_combout  & ( \rf|rd1[14]~14_combout  & ( ((\alunit|Mux9~3_combout  & \alunit|Mux9~4_combout )) # (\alunit|Mux12~2_combout ) ) ) ) # ( !\rf|rd2[14]~13_combout  & ( \rf|rd1[14]~14_combout  & ( 
// \alunit|Mux12~2_combout  ) ) ) # ( \rf|rd2[14]~13_combout  & ( !\rf|rd1[14]~14_combout  & ( (\alunit|Mux9~3_combout  & (!\alunit|Mux12~2_combout  & \alunit|Mux9~4_combout )) ) ) )

	.dataa(!\alunit|Mux9~3_combout ),
	.datab(!\alunit|Mux12~2_combout ),
	.datac(gnd),
	.datad(!\alunit|Mux9~4_combout ),
	.datae(!\rf|rd2[14]~13_combout ),
	.dataf(!\rf|rd1[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux14~4 .extended_lut = "off";
defparam \alunit|Mux14~4 .lut_mask = 64'h0000004433333377;
defparam \alunit|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N51
cyclonev_lcell_comb \alunit|Mux14~5 (
// Equation(s):
// \alunit|Mux14~5_combout  = ( \alunit|Mux12~3_combout  & ( \alunit|Mux12~8_combout  & ( (((\alunit|Mux14~4_combout ) # (\alunit|Add1~57_sumout )) # (\alunit|Mux14~1_combout )) # (\alunit|Mux14~3_combout ) ) ) ) # ( !\alunit|Mux12~3_combout  & ( 
// \alunit|Mux12~8_combout  & ( ((\alunit|Mux14~4_combout ) # (\alunit|Mux14~1_combout )) # (\alunit|Mux14~3_combout ) ) ) ) # ( \alunit|Mux12~3_combout  & ( !\alunit|Mux12~8_combout  & ( ((\alunit|Mux14~4_combout ) # (\alunit|Add1~57_sumout )) # 
// (\alunit|Mux14~3_combout ) ) ) ) # ( !\alunit|Mux12~3_combout  & ( !\alunit|Mux12~8_combout  & ( (\alunit|Mux14~4_combout ) # (\alunit|Mux14~3_combout ) ) ) )

	.dataa(!\alunit|Mux14~3_combout ),
	.datab(!\alunit|Mux14~1_combout ),
	.datac(!\alunit|Add1~57_sumout ),
	.datad(!\alunit|Mux14~4_combout ),
	.datae(!\alunit|Mux12~3_combout ),
	.dataf(!\alunit|Mux12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux14~5 .extended_lut = "off";
defparam \alunit|Mux14~5 .lut_mask = 64'h55FF5FFF77FF7FFF;
defparam \alunit|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y26_N18
cyclonev_lcell_comb \alunit|result[14] (
// Equation(s):
// \alunit|result [14] = ( \alunit|Mux16~0_combout  & ( \alunit|Mux14~5_combout  & ( \alunit|result [14] ) ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|Mux14~5_combout  ) ) # ( \alunit|Mux16~0_combout  & ( !\alunit|Mux14~5_combout  & ( \alunit|result [14] ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|result [14]),
	.datad(gnd),
	.datae(!\alunit|Mux16~0_combout ),
	.dataf(!\alunit|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[14] .extended_lut = "off";
defparam \alunit|result[14] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \alunit|result[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y25_N2
dffeas \rf|RAM~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~30 .is_wysiwyg = "true";
defparam \rf|RAM~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N0
cyclonev_lcell_comb \rf|RAM~1152 (
// Equation(s):
// \rf|RAM~1152_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~14_q  & (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~30_q ))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~46_q  & 
// (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~62_q ) # (\ra2[2]~input_o ))))) ) )

	.dataa(!\rf|RAM~30_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~46_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~62_q ),
	.datag(!\rf|RAM~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1152 .extended_lut = "on";
defparam \rf|RAM~1152 .lut_mask = 64'h1D333F331D330C33;
defparam \rf|RAM~1152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N24
cyclonev_lcell_comb \rf|RAM~614 (
// Equation(s):
// \rf|RAM~614_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1152_combout  & (\ra2[2]~input_o  & (\rf|RAM~78_q ))) # (\rf|RAM~1152_combout  & ((!\ra2[2]~input_o ) # (((!\rf|RAM~94_q ))))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1152_combout  & (\ra2[2]~input_o 
//  & (\rf|RAM~110_q ))) # (\rf|RAM~1152_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~126_q ))))) ) )

	.dataa(!\rf|RAM~1152_combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~110_q ),
	.datad(!\rf|RAM~94_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~126_q ),
	.datag(!\rf|RAM~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~614 .extended_lut = "on";
defparam \rf|RAM~614 .lut_mask = 64'h5746464657465757;
defparam \rf|RAM~614 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N18
cyclonev_lcell_comb \rf|RAM~1156 (
// Equation(s):
// \rf|RAM~1156_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~142_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~158_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~174_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~190_q ))) ) )

	.dataa(!\rf|RAM~190_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~174_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~158_q ),
	.datag(!\rf|RAM~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1156 .extended_lut = "on";
defparam \rf|RAM~1156 .lut_mask = 64'h3F331D330C331D33;
defparam \rf|RAM~1156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N42
cyclonev_lcell_comb \rf|RAM~618 (
// Equation(s):
// \rf|RAM~618_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & (\rf|RAM~1156_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1156_combout  & (\rf|RAM~206_q )) # (\rf|RAM~1156_combout  & (((\rf|RAM~222_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & (\rf|RAM~1156_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1156_combout  & (\rf|RAM~238_q )) # (\rf|RAM~1156_combout  & (((\rf|RAM~254_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~1156_combout ),
	.datac(!\rf|RAM~238_q ),
	.datad(!\rf|RAM~222_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~254_q ),
	.datag(!\rf|RAM~206_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~618 .extended_lut = "on";
defparam \rf|RAM~618 .lut_mask = 64'h2637262626373737;
defparam \rf|RAM~618 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N6
cyclonev_lcell_comb \rf|RAM~1164 (
// Equation(s):
// \rf|RAM~1164_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~398_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~414_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~430_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~446_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~430_q ),
	.datad(!\rf|RAM~446_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~414_q ),
	.datag(!\rf|RAM~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1164 .extended_lut = "on";
defparam \rf|RAM~1164 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N0
cyclonev_lcell_comb \rf|RAM~626 (
// Equation(s):
// \rf|RAM~626_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1164_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1164_combout  & (((\rf|RAM~462_q )))) # (\rf|RAM~1164_combout  & (\rf|RAM~478_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1164_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1164_combout  & (\rf|RAM~494_q )) # (\rf|RAM~1164_combout  & ((\rf|RAM~510_q )))))) ) )

	.dataa(!\rf|RAM~478_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~494_q ),
	.datad(!\rf|RAM~1164_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~510_q ),
	.datag(!\rf|RAM~462_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~626 .extended_lut = "on";
defparam \rf|RAM~626 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rf|RAM~626 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N42
cyclonev_lcell_comb \rf|RAM~1160 (
// Equation(s):
// \rf|RAM~1160_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~270_q )) # (\ra2[0]~input_o  & ((\rf|RAM~286_q ))))) # (\ra2[2]~input_o  & (((\ra2[0]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (((\rf|RAM~302_q )))) # (\ra2[0]~input_o  & (\rf|RAM~318_q )))) # (\ra2[2]~input_o  & ((((\ra2[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~318_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~302_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~286_q ),
	.datag(!\rf|RAM~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1160 .extended_lut = "on";
defparam \rf|RAM~1160 .lut_mask = 64'h0C330C770CFF0C77;
defparam \rf|RAM~1160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N30
cyclonev_lcell_comb \rf|RAM~622 (
// Equation(s):
// \rf|RAM~622_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1160_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1160_combout  & ((\rf|RAM~334_q ))) # (\rf|RAM~1160_combout  & (\rf|RAM~350_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1160_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1160_combout  & (\rf|RAM~366_q )) # (\rf|RAM~1160_combout  & ((\rf|RAM~382_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~350_q ),
	.datac(!\rf|RAM~366_q ),
	.datad(!\rf|RAM~382_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1160_combout ),
	.datag(!\rf|RAM~334_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~622 .extended_lut = "on";
defparam \rf|RAM~622 .lut_mask = 64'h05050505BBBBAAFF;
defparam \rf|RAM~622 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N24
cyclonev_lcell_comb \rf|RAM~630 (
// Equation(s):
// \rf|RAM~630_combout  = ( \rf|RAM~626_combout  & ( \rf|RAM~622_combout  & ( ((!\ra2[3]~input_o  & (\rf|RAM~614_combout )) # (\ra2[3]~input_o  & ((\rf|RAM~618_combout )))) # (\ra2[4]~input_o ) ) ) ) # ( !\rf|RAM~626_combout  & ( \rf|RAM~622_combout  & ( 
// (!\ra2[4]~input_o  & ((!\ra2[3]~input_o  & (\rf|RAM~614_combout )) # (\ra2[3]~input_o  & ((\rf|RAM~618_combout ))))) # (\ra2[4]~input_o  & (!\ra2[3]~input_o )) ) ) ) # ( \rf|RAM~626_combout  & ( !\rf|RAM~622_combout  & ( (!\ra2[4]~input_o  & 
// ((!\ra2[3]~input_o  & (\rf|RAM~614_combout )) # (\ra2[3]~input_o  & ((\rf|RAM~618_combout ))))) # (\ra2[4]~input_o  & (\ra2[3]~input_o )) ) ) ) # ( !\rf|RAM~626_combout  & ( !\rf|RAM~622_combout  & ( (!\ra2[4]~input_o  & ((!\ra2[3]~input_o  & 
// (\rf|RAM~614_combout )) # (\ra2[3]~input_o  & ((\rf|RAM~618_combout ))))) ) ) )

	.dataa(!\ra2[4]~input_o ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\rf|RAM~614_combout ),
	.datad(!\rf|RAM~618_combout ),
	.datae(!\rf|RAM~626_combout ),
	.dataf(!\rf|RAM~622_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~630 .extended_lut = "off";
defparam \rf|RAM~630 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \rf|RAM~630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N3
cyclonev_lcell_comb \rf|rd2[15]~14 (
// Equation(s):
// \rf|rd2[15]~14_combout  = ( \rf|WideOr1~combout  & ( \rf|RAM~613_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|RAM~613_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd2[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd2[15]~14 .extended_lut = "off";
defparam \rf|rd2[15]~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|rd2[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y26_N26
dffeas \rf|RAM~479 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~479 .is_wysiwyg = "true";
defparam \rf|RAM~479 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y26_N57
cyclonev_lcell_comb \rf|RAM~495feeder (
// Equation(s):
// \rf|RAM~495feeder_combout  = \alunit|result [15]

	.dataa(!\alunit|result [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~495feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~495feeder .extended_lut = "off";
defparam \rf|RAM~495feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~495feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N59
dffeas \rf|RAM~495 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~495 .is_wysiwyg = "true";
defparam \rf|RAM~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y24_N38
dffeas \rf|RAM~511 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~511 .is_wysiwyg = "true";
defparam \rf|RAM~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y27_N44
dffeas \rf|RAM~431 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~431 .is_wysiwyg = "true";
defparam \rf|RAM~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N32
dffeas \rf|RAM~415 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~415 .is_wysiwyg = "true";
defparam \rf|RAM~415 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N6
cyclonev_lcell_comb \rf|RAM~447feeder (
// Equation(s):
// \rf|RAM~447feeder_combout  = ( \alunit|result [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~447feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~447feeder .extended_lut = "off";
defparam \rf|RAM~447feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~447feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N8
dffeas \rf|RAM~447 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1597_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~447 .is_wysiwyg = "true";
defparam \rf|RAM~447 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N54
cyclonev_lcell_comb \rf|RAM~399feeder (
// Equation(s):
// \rf|RAM~399feeder_combout  = ( \alunit|result [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~399feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~399feeder .extended_lut = "off";
defparam \rf|RAM~399feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~399feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N56
dffeas \rf|RAM~399 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~399 .is_wysiwyg = "true";
defparam \rf|RAM~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N30
cyclonev_lcell_comb \rf|RAM~1564 (
// Equation(s):
// \rf|RAM~1564_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~399_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~415_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~431_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~447_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~431_q ),
	.datad(!\rf|RAM~415_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~447_q ),
	.datag(!\rf|RAM~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1564 .extended_lut = "on";
defparam \rf|RAM~1564 .lut_mask = 64'h195D1919195D5D5D;
defparam \rf|RAM~1564 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y26_N47
dffeas \rf|RAM~463 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~463 .is_wysiwyg = "true";
defparam \rf|RAM~463 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y26_N24
cyclonev_lcell_comb \rf|RAM~1051 (
// Equation(s):
// \rf|RAM~1051_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((((\rf|RAM~1564_combout ))))) # (\ra1[2]~input_o  & (((!\rf|RAM~1564_combout  & ((\rf|RAM~463_q ))) # (\rf|RAM~1564_combout  & (\rf|RAM~479_q ))))) ) ) # ( \ra1[1]~input_o  & ( 
// ((!\ra1[2]~input_o  & (((\rf|RAM~1564_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1564_combout  & (\rf|RAM~495_q )) # (\rf|RAM~1564_combout  & ((\rf|RAM~511_q )))))) ) )

	.dataa(!\rf|RAM~479_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~495_q ),
	.datad(!\rf|RAM~511_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~1564_combout ),
	.datag(!\rf|RAM~463_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1051_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1051 .extended_lut = "on";
defparam \rf|RAM~1051 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rf|RAM~1051 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y24_N32
dffeas \rf|RAM~383 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~383 .is_wysiwyg = "true";
defparam \rf|RAM~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y23_N32
dffeas \rf|RAM~367 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~367 .is_wysiwyg = "true";
defparam \rf|RAM~367 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N48
cyclonev_lcell_comb \rf|RAM~287feeder (
// Equation(s):
// \rf|RAM~287feeder_combout  = \alunit|result [15]

	.dataa(!\alunit|result [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~287feeder .extended_lut = "off";
defparam \rf|RAM~287feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N50
dffeas \rf|RAM~287 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~287 .is_wysiwyg = "true";
defparam \rf|RAM~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N8
dffeas \rf|RAM~303 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1595_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~303 .is_wysiwyg = "true";
defparam \rf|RAM~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N38
dffeas \rf|RAM~319 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~319 .is_wysiwyg = "true";
defparam \rf|RAM~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N56
dffeas \rf|RAM~271 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~271 .is_wysiwyg = "true";
defparam \rf|RAM~271 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N30
cyclonev_lcell_comb \rf|RAM~1560 (
// Equation(s):
// \rf|RAM~1560_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (((\rf|RAM~271_q )))) # (\ra1[0]~input_o  & (\rf|RAM~287_q )))) # (\ra1[2]~input_o  & ((((\ra1[0]~input_o ))))) ) ) # ( \ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~303_q )) # (\ra1[0]~input_o  & ((\rf|RAM~319_q ))))) # (\ra1[2]~input_o  & (((\ra1[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~287_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~303_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~319_q ),
	.datag(!\rf|RAM~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1560 .extended_lut = "on";
defparam \rf|RAM~1560 .lut_mask = 64'h0C770C330C770CFF;
defparam \rf|RAM~1560 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N44
dffeas \rf|RAM~351 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~351 .is_wysiwyg = "true";
defparam \rf|RAM~351 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N12
cyclonev_lcell_comb \rf|RAM~335feeder (
// Equation(s):
// \rf|RAM~335feeder_combout  = ( \alunit|result [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~335feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~335feeder .extended_lut = "off";
defparam \rf|RAM~335feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|RAM~335feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N14
dffeas \rf|RAM~335 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~335 .is_wysiwyg = "true";
defparam \rf|RAM~335 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N42
cyclonev_lcell_comb \rf|RAM~1047 (
// Equation(s):
// \rf|RAM~1047_combout  = ( !\ra1[1]~input_o  & ( ((!\ra1[2]~input_o  & (((\rf|RAM~1560_combout )))) # (\ra1[2]~input_o  & ((!\rf|RAM~1560_combout  & (\rf|RAM~335_q )) # (\rf|RAM~1560_combout  & ((\rf|RAM~351_q )))))) ) ) # ( \ra1[1]~input_o  & ( 
// (!\ra1[2]~input_o  & ((((\rf|RAM~1560_combout ))))) # (\ra1[2]~input_o  & ((!\rf|RAM~1560_combout  & (((\rf|RAM~367_q )))) # (\rf|RAM~1560_combout  & (\rf|RAM~383_q )))) ) )

	.dataa(!\rf|RAM~383_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~367_q ),
	.datad(!\rf|RAM~1560_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~351_q ),
	.datag(!\rf|RAM~335_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1047_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1047 .extended_lut = "on";
defparam \rf|RAM~1047 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rf|RAM~1047 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N44
dffeas \rf|RAM~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~47 .is_wysiwyg = "true";
defparam \rf|RAM~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y25_N50
dffeas \rf|RAM~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~31 .is_wysiwyg = "true";
defparam \rf|RAM~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N45
cyclonev_lcell_comb \rf|RAM~1629 (
// Equation(s):
// \rf|RAM~1629_combout  = ( !\alunit|result [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1629 .extended_lut = "off";
defparam \rf|RAM~1629 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1629 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y25_N47
dffeas \rf|RAM~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~63 .is_wysiwyg = "true";
defparam \rf|RAM~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N8
dffeas \rf|RAM~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~15 .is_wysiwyg = "true";
defparam \rf|RAM~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N42
cyclonev_lcell_comb \rf|RAM~1552 (
// Equation(s):
// \rf|RAM~1552_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & (\rf|RAM~15_q ))) # (\ra1[0]~input_o  & ((((\rf|RAM~31_q ))) # (\ra1[2]~input_o ))) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (!\ra1[2]~input_o  & 
// (\rf|RAM~47_q ))) # (\ra1[0]~input_o  & ((((!\rf|RAM~63_q ))) # (\ra1[2]~input_o ))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\rf|RAM~47_q ),
	.datad(!\rf|RAM~31_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~63_q ),
	.datag(!\rf|RAM~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1552 .extended_lut = "on";
defparam \rf|RAM~1552 .lut_mask = 64'h195D5D5D195D1919;
defparam \rf|RAM~1552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y24_N56
dffeas \rf|RAM~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~95 .is_wysiwyg = "true";
defparam \rf|RAM~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N21
cyclonev_lcell_comb \rf|RAM~111feeder (
// Equation(s):
// \rf|RAM~111feeder_combout  = \alunit|result [15]

	.dataa(!\alunit|result [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~111feeder .extended_lut = "off";
defparam \rf|RAM~111feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N23
dffeas \rf|RAM~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~111 .is_wysiwyg = "true";
defparam \rf|RAM~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N50
dffeas \rf|RAM~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~79 .is_wysiwyg = "true";
defparam \rf|RAM~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N54
cyclonev_lcell_comb \rf|RAM~1039 (
// Equation(s):
// \rf|RAM~1039_combout  = ( !\ra1[1]~input_o  & ( (!\rf|RAM~1552_combout  & (((\rf|RAM~79_q  & (\ra1[2]~input_o ))))) # (\rf|RAM~1552_combout  & ((((!\ra1[2]~input_o ))) # (\rf|RAM~95_q ))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1552_combout  & 
// (((\rf|RAM~111_q  & (\ra1[2]~input_o ))))) # (\rf|RAM~1552_combout  & ((((!\ra1[2]~input_o ) # (!\rf|RAM~127_q ))))) ) )

	.dataa(!\rf|RAM~1552_combout ),
	.datab(!\rf|RAM~95_q ),
	.datac(!\rf|RAM~111_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~127_q ),
	.datag(!\rf|RAM~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1039_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1039 .extended_lut = "on";
defparam \rf|RAM~1039 .lut_mask = 64'h551B555F551B550A;
defparam \rf|RAM~1039 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y22_N38
dffeas \rf|RAM~255 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~255 .is_wysiwyg = "true";
defparam \rf|RAM~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N38
dffeas \rf|RAM~175 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~175 .is_wysiwyg = "true";
defparam \rf|RAM~175 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N18
cyclonev_lcell_comb \rf|RAM~1630 (
// Equation(s):
// \rf|RAM~1630_combout  = ( !\alunit|result [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1630 .extended_lut = "off";
defparam \rf|RAM~1630 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rf|RAM~1630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y24_N20
dffeas \rf|RAM~159 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1630_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~159 .is_wysiwyg = "true";
defparam \rf|RAM~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N50
dffeas \rf|RAM~191 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~191 .is_wysiwyg = "true";
defparam \rf|RAM~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N10
dffeas \rf|RAM~143 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~143 .is_wysiwyg = "true";
defparam \rf|RAM~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N42
cyclonev_lcell_comb \rf|RAM~1556 (
// Equation(s):
// \rf|RAM~1556_combout  = ( !\ra1[1]~input_o  & ( (!\ra1[2]~input_o  & ((!\ra1[0]~input_o  & (\rf|RAM~143_q )) # (\ra1[0]~input_o  & (((!\rf|RAM~159_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) ) # ( \ra1[1]~input_o  & ( (!\ra1[2]~input_o  & 
// ((!\ra1[0]~input_o  & (\rf|RAM~175_q )) # (\ra1[0]~input_o  & (((\rf|RAM~191_q )))))) # (\ra1[2]~input_o  & (\ra1[0]~input_o )) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\rf|RAM~175_q ),
	.datad(!\rf|RAM~159_q ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~191_q ),
	.datag(!\rf|RAM~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1556 .extended_lut = "on";
defparam \rf|RAM~1556 .lut_mask = 64'h3B1919193B193B3B;
defparam \rf|RAM~1556 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N3
cyclonev_lcell_comb \rf|RAM~239feeder (
// Equation(s):
// \rf|RAM~239feeder_combout  = \alunit|result [15]

	.dataa(!\alunit|result [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~239feeder .extended_lut = "off";
defparam \rf|RAM~239feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N4
dffeas \rf|RAM~239 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~239 .is_wysiwyg = "true";
defparam \rf|RAM~239 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N42
cyclonev_lcell_comb \rf|RAM~223feeder (
// Equation(s):
// \rf|RAM~223feeder_combout  = \alunit|result [15]

	.dataa(!\alunit|result [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~223feeder .extended_lut = "off";
defparam \rf|RAM~223feeder .lut_mask = 64'h5555555555555555;
defparam \rf|RAM~223feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N44
dffeas \rf|RAM~223 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~223 .is_wysiwyg = "true";
defparam \rf|RAM~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N5
dffeas \rf|RAM~207 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alunit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|RAM~1574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~207 .is_wysiwyg = "true";
defparam \rf|RAM~207 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N24
cyclonev_lcell_comb \rf|RAM~1043 (
// Equation(s):
// \rf|RAM~1043_combout  = ( !\ra1[1]~input_o  & ( ((!\rf|RAM~1556_combout  & (\rf|RAM~207_q  & (\ra1[2]~input_o ))) # (\rf|RAM~1556_combout  & (((!\ra1[2]~input_o ) # (\rf|RAM~223_q ))))) ) ) # ( \ra1[1]~input_o  & ( (!\rf|RAM~1556_combout  & 
// (((\rf|RAM~239_q  & (\ra1[2]~input_o ))))) # (\rf|RAM~1556_combout  & ((((!\ra1[2]~input_o ))) # (\rf|RAM~255_q ))) ) )

	.dataa(!\rf|RAM~255_q ),
	.datab(!\rf|RAM~1556_combout ),
	.datac(!\rf|RAM~239_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\rf|RAM~223_q ),
	.datag(!\rf|RAM~207_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1043_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1043 .extended_lut = "on";
defparam \rf|RAM~1043 .lut_mask = 64'h330C331D333F331D;
defparam \rf|RAM~1043 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N12
cyclonev_lcell_comb \rf|RAM~1055 (
// Equation(s):
// \rf|RAM~1055_combout  = ( \rf|RAM~1039_combout  & ( \rf|RAM~1043_combout  & ( (!\ra1[4]~input_o ) # ((!\ra1[3]~input_o  & ((\rf|RAM~1047_combout ))) # (\ra1[3]~input_o  & (\rf|RAM~1051_combout ))) ) ) ) # ( !\rf|RAM~1039_combout  & ( \rf|RAM~1043_combout  
// & ( (!\ra1[4]~input_o  & (\ra1[3]~input_o )) # (\ra1[4]~input_o  & ((!\ra1[3]~input_o  & ((\rf|RAM~1047_combout ))) # (\ra1[3]~input_o  & (\rf|RAM~1051_combout )))) ) ) ) # ( \rf|RAM~1039_combout  & ( !\rf|RAM~1043_combout  & ( (!\ra1[4]~input_o  & 
// (!\ra1[3]~input_o )) # (\ra1[4]~input_o  & ((!\ra1[3]~input_o  & ((\rf|RAM~1047_combout ))) # (\ra1[3]~input_o  & (\rf|RAM~1051_combout )))) ) ) ) # ( !\rf|RAM~1039_combout  & ( !\rf|RAM~1043_combout  & ( (\ra1[4]~input_o  & ((!\ra1[3]~input_o  & 
// ((\rf|RAM~1047_combout ))) # (\ra1[3]~input_o  & (\rf|RAM~1051_combout )))) ) ) )

	.dataa(!\ra1[4]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\rf|RAM~1051_combout ),
	.datad(!\rf|RAM~1047_combout ),
	.datae(!\rf|RAM~1039_combout ),
	.dataf(!\rf|RAM~1043_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1055 .extended_lut = "off";
defparam \rf|RAM~1055 .lut_mask = 64'h014589CD2367ABEF;
defparam \rf|RAM~1055 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N15
cyclonev_lcell_comb \rf|rd1[15]~15 (
// Equation(s):
// \rf|rd1[15]~15_combout  = ( \rf|RAM~1055_combout  & ( \rf|WideOr0~combout  ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~1055_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|rd1[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|rd1[15]~15 .extended_lut = "off";
defparam \rf|rd1[15]~15 .lut_mask = 64'h0000000055555555;
defparam \rf|rd1[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N45
cyclonev_lcell_comb \alunit|Mux15~4 (
// Equation(s):
// \alunit|Mux15~4_combout  = ( \rf|rd2[15]~14_combout  & ( \rf|rd1[15]~15_combout  & ( ((\alunit|Mux9~3_combout  & \alunit|Mux9~4_combout )) # (\alunit|Mux12~2_combout ) ) ) ) # ( !\rf|rd2[15]~14_combout  & ( \rf|rd1[15]~15_combout  & ( 
// \alunit|Mux12~2_combout  ) ) ) # ( \rf|rd2[15]~14_combout  & ( !\rf|rd1[15]~15_combout  & ( (!\alunit|Mux12~2_combout  & (\alunit|Mux9~3_combout  & \alunit|Mux9~4_combout )) ) ) )

	.dataa(!\alunit|Mux12~2_combout ),
	.datab(!\alunit|Mux9~3_combout ),
	.datac(!\alunit|Mux9~4_combout ),
	.datad(gnd),
	.datae(!\rf|rd2[15]~14_combout ),
	.dataf(!\rf|rd1[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux15~4 .extended_lut = "off";
defparam \alunit|Mux15~4 .lut_mask = 64'h0000020255555757;
defparam \alunit|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N48
cyclonev_lcell_comb \alunit|Mux15~2 (
// Equation(s):
// \alunit|Mux15~2_combout  = ( \rf|rd1[12]~12_combout  & ( \alunit|ShiftLeft0~8_combout  & ( (!\alunit|Mux12~12_combout  & (((\alunit|Mux12~11_combout ) # (\rf|rd1[13]~13_combout )))) # (\alunit|Mux12~12_combout  & (((!\alunit|Mux12~11_combout )) # 
// (\rf|rd1[14]~14_combout ))) ) ) ) # ( !\rf|rd1[12]~12_combout  & ( \alunit|ShiftLeft0~8_combout  & ( (!\alunit|Mux12~12_combout  & (((\alunit|Mux12~11_combout ) # (\rf|rd1[13]~13_combout )))) # (\alunit|Mux12~12_combout  & (\rf|rd1[14]~14_combout  & 
// ((\alunit|Mux12~11_combout )))) ) ) ) # ( \rf|rd1[12]~12_combout  & ( !\alunit|ShiftLeft0~8_combout  & ( (!\alunit|Mux12~12_combout  & (((\rf|rd1[13]~13_combout  & !\alunit|Mux12~11_combout )))) # (\alunit|Mux12~12_combout  & (((!\alunit|Mux12~11_combout 
// )) # (\rf|rd1[14]~14_combout ))) ) ) ) # ( !\rf|rd1[12]~12_combout  & ( !\alunit|ShiftLeft0~8_combout  & ( (!\alunit|Mux12~12_combout  & (((\rf|rd1[13]~13_combout  & !\alunit|Mux12~11_combout )))) # (\alunit|Mux12~12_combout  & (\rf|rd1[14]~14_combout  & 
// ((\alunit|Mux12~11_combout )))) ) ) )

	.dataa(!\alunit|Mux12~12_combout ),
	.datab(!\rf|rd1[14]~14_combout ),
	.datac(!\rf|rd1[13]~13_combout ),
	.datad(!\alunit|Mux12~11_combout ),
	.datae(!\rf|rd1[12]~12_combout ),
	.dataf(!\alunit|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux15~2 .extended_lut = "off";
defparam \alunit|Mux15~2 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \alunit|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N21
cyclonev_lcell_comb \alunit|Mux15~3 (
// Equation(s):
// \alunit|Mux15~3_combout  = ( \alunit|ShiftLeft0~12_combout  & ( \alunit|ShiftLeft0~3_combout  & ( (\alunit|Mux12~14_combout  & ((!\alunit|Mux12~9_combout  & (\alunit|Mux12~10_combout )) # (\alunit|Mux12~9_combout  & ((!\alunit|Mux12~10_combout ) # 
// (\alunit|Mux15~2_combout ))))) ) ) ) # ( !\alunit|ShiftLeft0~12_combout  & ( \alunit|ShiftLeft0~3_combout  & ( (\alunit|Mux12~9_combout  & (\alunit|Mux12~14_combout  & ((!\alunit|Mux12~10_combout ) # (\alunit|Mux15~2_combout )))) ) ) ) # ( 
// \alunit|ShiftLeft0~12_combout  & ( !\alunit|ShiftLeft0~3_combout  & ( (\alunit|Mux12~10_combout  & (\alunit|Mux12~14_combout  & ((!\alunit|Mux12~9_combout ) # (\alunit|Mux15~2_combout )))) ) ) ) # ( !\alunit|ShiftLeft0~12_combout  & ( 
// !\alunit|ShiftLeft0~3_combout  & ( (\alunit|Mux12~9_combout  & (\alunit|Mux12~10_combout  & (\alunit|Mux15~2_combout  & \alunit|Mux12~14_combout ))) ) ) )

	.dataa(!\alunit|Mux12~9_combout ),
	.datab(!\alunit|Mux12~10_combout ),
	.datac(!\alunit|Mux15~2_combout ),
	.datad(!\alunit|Mux12~14_combout ),
	.datae(!\alunit|ShiftLeft0~12_combout ),
	.dataf(!\alunit|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux15~3 .extended_lut = "off";
defparam \alunit|Mux15~3 .lut_mask = 64'h0001002300450067;
defparam \alunit|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N54
cyclonev_lcell_comb \alunit|Add1~61 (
// Equation(s):
// \alunit|Add1~61_sumout  = SUM(( (!\rf|WideOr1~combout ) # (!\rf|RAM~613_combout ) ) + ( (\rf|WideOr0~combout  & \rf|RAM~1055_combout ) ) + ( \alunit|Add1~58  ))

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~1055_combout ),
	.datad(!\rf|RAM~613_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Add1~61 .extended_lut = "off";
defparam \alunit|Add1~61 .lut_mask = 64'h0000FCFC0000FFAA;
defparam \alunit|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y25_N45
cyclonev_lcell_comb \alunit|Add4~61 (
// Equation(s):
// \alunit|Add4~61_sumout  = SUM(( (\rf|RAM~1055_combout  & \rf|WideOr0~combout ) ) + ( GND ) + ( \alunit|Add4~58  ))

	.dataa(!\rf|RAM~1055_combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alunit|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add4~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Add4~61 .extended_lut = "off";
defparam \alunit|Add4~61 .lut_mask = 64'h0000FFFF00001111;
defparam \alunit|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N45
cyclonev_lcell_comb \alunit|Add0~61 (
// Equation(s):
// \alunit|Add0~61_sumout  = SUM(( (\rf|WideOr0~combout  & \rf|RAM~1055_combout ) ) + ( (\rf|WideOr1~combout  & \rf|RAM~613_combout ) ) + ( \alunit|Add0~58  ))

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~1055_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|RAM~613_combout ),
	.datag(gnd),
	.cin(\alunit|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alunit|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Add0~61 .extended_lut = "off";
defparam \alunit|Add0~61 .lut_mask = 64'h0000FFCC00000505;
defparam \alunit|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N12
cyclonev_lcell_comb \alunit|Mux15~0 (
// Equation(s):
// \alunit|Mux15~0_combout  = ( \rf|rd1[15]~15_combout  & ( \alunit|Add0~61_sumout  & ( ((!\alucont[3]~input_o  & ((!\rf|rd2[15]~14_combout ))) # (\alucont[3]~input_o  & (\alunit|Add4~61_sumout ))) # (\alucont[0]~input_o ) ) ) ) # ( !\rf|rd1[15]~15_combout  
// & ( \alunit|Add0~61_sumout  & ( ((!\alucont[3]~input_o  & ((\rf|rd2[15]~14_combout ))) # (\alucont[3]~input_o  & (\alunit|Add4~61_sumout ))) # (\alucont[0]~input_o ) ) ) ) # ( \rf|rd1[15]~15_combout  & ( !\alunit|Add0~61_sumout  & ( (!\alucont[0]~input_o  
// & ((!\alucont[3]~input_o  & ((!\rf|rd2[15]~14_combout ))) # (\alucont[3]~input_o  & (\alunit|Add4~61_sumout )))) ) ) ) # ( !\rf|rd1[15]~15_combout  & ( !\alunit|Add0~61_sumout  & ( (!\alucont[0]~input_o  & ((!\alucont[3]~input_o  & 
// ((\rf|rd2[15]~14_combout ))) # (\alucont[3]~input_o  & (\alunit|Add4~61_sumout )))) ) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(!\alucont[3]~input_o ),
	.datac(!\alunit|Add4~61_sumout ),
	.datad(!\rf|rd2[15]~14_combout ),
	.datae(!\rf|rd1[15]~15_combout ),
	.dataf(!\alunit|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux15~0 .extended_lut = "off";
defparam \alunit|Mux15~0 .lut_mask = 64'h028A8A0257DFDF57;
defparam \alunit|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N48
cyclonev_lcell_comb \alunit|Mux15~1 (
// Equation(s):
// \alunit|Mux15~1_combout  = ( \rf|rd1[15]~15_combout  & ( \alunit|Mux12~5_combout  & ( (\rf|rd2[7]~6_combout ) # (\alunit|Mux12~4_combout ) ) ) ) # ( !\rf|rd1[15]~15_combout  & ( \alunit|Mux12~5_combout  & ( (!\alunit|Mux12~4_combout  & 
// (\rf|rd2[7]~6_combout )) # (\alunit|Mux12~4_combout  & ((\rf|rd2[15]~14_combout ))) ) ) ) # ( \rf|rd1[15]~15_combout  & ( !\alunit|Mux12~5_combout  & ( (!\alunit|Mux12~4_combout  & (\alunit|Mux15~0_combout )) # (\alunit|Mux12~4_combout  & 
// ((\rf|rd2[15]~14_combout ))) ) ) ) # ( !\rf|rd1[15]~15_combout  & ( !\alunit|Mux12~5_combout  & ( (!\alunit|Mux12~4_combout  & \alunit|Mux15~0_combout ) ) ) )

	.dataa(!\alunit|Mux12~4_combout ),
	.datab(!\alunit|Mux15~0_combout ),
	.datac(!\rf|rd2[7]~6_combout ),
	.datad(!\rf|rd2[15]~14_combout ),
	.datae(!\rf|rd1[15]~15_combout ),
	.dataf(!\alunit|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux15~1 .extended_lut = "off";
defparam \alunit|Mux15~1 .lut_mask = 64'h222222770A5F5F5F;
defparam \alunit|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N30
cyclonev_lcell_comb \alunit|Mux15~5 (
// Equation(s):
// \alunit|Mux15~5_combout  = ( \alunit|Add1~61_sumout  & ( \alunit|Mux15~1_combout  & ( (((\alunit|Mux12~8_combout ) # (\alunit|Mux12~3_combout )) # (\alunit|Mux15~3_combout )) # (\alunit|Mux15~4_combout ) ) ) ) # ( !\alunit|Add1~61_sumout  & ( 
// \alunit|Mux15~1_combout  & ( ((\alunit|Mux12~8_combout ) # (\alunit|Mux15~3_combout )) # (\alunit|Mux15~4_combout ) ) ) ) # ( \alunit|Add1~61_sumout  & ( !\alunit|Mux15~1_combout  & ( ((\alunit|Mux12~3_combout ) # (\alunit|Mux15~3_combout )) # 
// (\alunit|Mux15~4_combout ) ) ) ) # ( !\alunit|Add1~61_sumout  & ( !\alunit|Mux15~1_combout  & ( (\alunit|Mux15~3_combout ) # (\alunit|Mux15~4_combout ) ) ) )

	.dataa(!\alunit|Mux15~4_combout ),
	.datab(!\alunit|Mux15~3_combout ),
	.datac(!\alunit|Mux12~3_combout ),
	.datad(!\alunit|Mux12~8_combout ),
	.datae(!\alunit|Add1~61_sumout ),
	.dataf(!\alunit|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux15~5 .extended_lut = "off";
defparam \alunit|Mux15~5 .lut_mask = 64'h77777F7F77FF7FFF;
defparam \alunit|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N12
cyclonev_lcell_comb \alunit|result[15] (
// Equation(s):
// \alunit|result [15] = ( \alunit|Mux15~5_combout  & ( (!\alunit|Mux16~0_combout ) # (\alunit|result [15]) ) ) # ( !\alunit|Mux15~5_combout  & ( (\alunit|result [15] & \alunit|Mux16~0_combout ) ) )

	.dataa(gnd),
	.datab(!\alunit|result [15]),
	.datac(!\alunit|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alunit|Mux15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[15] .extended_lut = "off";
defparam \alunit|result[15] .lut_mask = 64'h03030303F3F3F3F3;
defparam \alunit|result[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N48
cyclonev_lcell_comb \rf|RAM~1606 (
// Equation(s):
// \rf|RAM~1606_combout  = !\alunit|result [15]

	.dataa(!\alunit|result [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1606 .extended_lut = "off";
defparam \rf|RAM~1606 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \rf|RAM~1606 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N50
dffeas \rf|RAM~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~1606_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~127 .is_wysiwyg = "true";
defparam \rf|RAM~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y25_N18
cyclonev_lcell_comb \rf|RAM~1136 (
// Equation(s):
// \rf|RAM~1136_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~15_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~31_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~47_q ))) # (\ra2[0]~input_o  & ((((!\rf|RAM~63_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~47_q ),
	.datad(!\rf|RAM~63_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~31_q ),
	.datag(!\rf|RAM~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1136 .extended_lut = "on";
defparam \rf|RAM~1136 .lut_mask = 64'h19195D195D5D5D19;
defparam \rf|RAM~1136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N48
cyclonev_lcell_comb \rf|RAM~597 (
// Equation(s):
// \rf|RAM~597_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & (((\rf|RAM~1136_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1136_combout  & (\rf|RAM~79_q )) # (\rf|RAM~1136_combout  & ((\rf|RAM~95_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1136_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1136_combout  & (((\rf|RAM~111_q )))) # (\rf|RAM~1136_combout  & (!\rf|RAM~127_q )))) ) )

	.dataa(!\rf|RAM~127_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~111_q ),
	.datad(!\rf|RAM~1136_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~95_q ),
	.datag(!\rf|RAM~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~597 .extended_lut = "on";
defparam \rf|RAM~597 .lut_mask = 64'h03CC03EE03FF03EE;
defparam \rf|RAM~597 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N48
cyclonev_lcell_comb \rf|RAM~1140 (
// Equation(s):
// \rf|RAM~1140_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[0]~input_o  & (\rf|RAM~143_q  & (!\ra2[2]~input_o ))) # (\ra2[0]~input_o  & (((!\rf|RAM~159_q ) # (\ra2[2]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (((\rf|RAM~175_q  & 
// (!\ra2[2]~input_o ))))) # (\ra2[0]~input_o  & ((((\ra2[2]~input_o ))) # (\rf|RAM~191_q ))) ) )

	.dataa(!\rf|RAM~191_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~175_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~159_q ),
	.datag(!\rf|RAM~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1140 .extended_lut = "on";
defparam \rf|RAM~1140 .lut_mask = 64'h3F331D330C331D33;
defparam \rf|RAM~1140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N36
cyclonev_lcell_comb \rf|RAM~601 (
// Equation(s):
// \rf|RAM~601_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1140_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1140_combout  & (((\rf|RAM~207_q )))) # (\rf|RAM~1140_combout  & (\rf|RAM~223_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1140_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1140_combout  & (\rf|RAM~239_q )) # (\rf|RAM~1140_combout  & ((\rf|RAM~255_q )))))) ) )

	.dataa(!\rf|RAM~223_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~239_q ),
	.datad(!\rf|RAM~1140_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~255_q ),
	.datag(!\rf|RAM~207_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~601 .extended_lut = "on";
defparam \rf|RAM~601 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rf|RAM~601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N36
cyclonev_lcell_comb \rf|RAM~1148 (
// Equation(s):
// \rf|RAM~1148_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & (\rf|RAM~399_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~415_q ))) # (\ra2[2]~input_o ))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (!\ra2[2]~input_o  & 
// (\rf|RAM~431_q ))) # (\ra2[0]~input_o  & ((((\rf|RAM~447_q ))) # (\ra2[2]~input_o ))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~431_q ),
	.datad(!\rf|RAM~447_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~415_q ),
	.datag(!\rf|RAM~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1148 .extended_lut = "on";
defparam \rf|RAM~1148 .lut_mask = 64'h1919195D5D5D195D;
defparam \rf|RAM~1148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N36
cyclonev_lcell_comb \rf|RAM~609 (
// Equation(s):
// \rf|RAM~609_combout  = ( !\ra2[1]~input_o  & ( (!\rf|RAM~1148_combout  & (\ra2[2]~input_o  & (\rf|RAM~463_q ))) # (\rf|RAM~1148_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~479_q ))))) ) ) # ( \ra2[1]~input_o  & ( (!\rf|RAM~1148_combout  & 
// (\ra2[2]~input_o  & (\rf|RAM~495_q ))) # (\rf|RAM~1148_combout  & ((!\ra2[2]~input_o ) # (((\rf|RAM~511_q ))))) ) )

	.dataa(!\rf|RAM~1148_combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~495_q ),
	.datad(!\rf|RAM~479_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~511_q ),
	.datag(!\rf|RAM~463_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~609 .extended_lut = "on";
defparam \rf|RAM~609 .lut_mask = 64'h4657464646575757;
defparam \rf|RAM~609 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N36
cyclonev_lcell_comb \rf|RAM~1144 (
// Equation(s):
// \rf|RAM~1144_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~271_q )) # (\ra2[0]~input_o  & ((\rf|RAM~287_q ))))) # (\ra2[2]~input_o  & (((\ra2[0]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (((\rf|RAM~303_q )))) # (\ra2[0]~input_o  & (\rf|RAM~319_q )))) # (\ra2[2]~input_o  & ((((\ra2[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~319_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~303_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~287_q ),
	.datag(!\rf|RAM~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1144 .extended_lut = "on";
defparam \rf|RAM~1144 .lut_mask = 64'h0C330C770CFF0C77;
defparam \rf|RAM~1144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N30
cyclonev_lcell_comb \rf|RAM~605 (
// Equation(s):
// \rf|RAM~605_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & (((\rf|RAM~1144_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1144_combout  & ((\rf|RAM~335_q ))) # (\rf|RAM~1144_combout  & (\rf|RAM~351_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1144_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1144_combout  & ((\rf|RAM~367_q ))) # (\rf|RAM~1144_combout  & (\rf|RAM~383_q ))))) ) )

	.dataa(!\rf|RAM~351_q ),
	.datab(!\rf|RAM~383_q ),
	.datac(!\rf|RAM~367_q ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1144_combout ),
	.datag(!\rf|RAM~335_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~605 .extended_lut = "on";
defparam \rf|RAM~605 .lut_mask = 64'h000F000FFF55FF33;
defparam \rf|RAM~605 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N42
cyclonev_lcell_comb \rf|RAM~613 (
// Equation(s):
// \rf|RAM~613_combout  = ( \rf|RAM~609_combout  & ( \rf|RAM~605_combout  & ( ((!\ra2[3]~input_o  & (\rf|RAM~597_combout )) # (\ra2[3]~input_o  & ((\rf|RAM~601_combout )))) # (\ra2[4]~input_o ) ) ) ) # ( !\rf|RAM~609_combout  & ( \rf|RAM~605_combout  & ( 
// (!\ra2[3]~input_o  & (((\rf|RAM~597_combout )) # (\ra2[4]~input_o ))) # (\ra2[3]~input_o  & (!\ra2[4]~input_o  & ((\rf|RAM~601_combout )))) ) ) ) # ( \rf|RAM~609_combout  & ( !\rf|RAM~605_combout  & ( (!\ra2[3]~input_o  & (!\ra2[4]~input_o  & 
// (\rf|RAM~597_combout ))) # (\ra2[3]~input_o  & (((\rf|RAM~601_combout )) # (\ra2[4]~input_o ))) ) ) ) # ( !\rf|RAM~609_combout  & ( !\rf|RAM~605_combout  & ( (!\ra2[4]~input_o  & ((!\ra2[3]~input_o  & (\rf|RAM~597_combout )) # (\ra2[3]~input_o  & 
// ((\rf|RAM~601_combout ))))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\ra2[4]~input_o ),
	.datac(!\rf|RAM~597_combout ),
	.datad(!\rf|RAM~601_combout ),
	.datae(!\rf|RAM~609_combout ),
	.dataf(!\rf|RAM~605_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~613 .extended_lut = "off";
defparam \rf|RAM~613 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \rf|RAM~613 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N42
cyclonev_lcell_comb \alunit|always0~1 (
// Equation(s):
// \alunit|always0~1_combout  = ( \rf|RAM~613_combout  & ( \rf|RAM~681_combout  & ( !\rf|WideOr1~combout  ) ) ) # ( !\rf|RAM~613_combout  & ( \rf|RAM~681_combout  & ( !\rf|WideOr1~combout  ) ) ) # ( \rf|RAM~613_combout  & ( !\rf|RAM~681_combout  & ( 
// !\rf|WideOr1~combout  ) ) ) # ( !\rf|RAM~613_combout  & ( !\rf|RAM~681_combout  & ( (!\rf|WideOr1~combout ) # ((!\rf|RAM~647_combout  & (!\rf|RAM~664_combout  & !\rf|RAM~630_combout ))) ) ) )

	.dataa(!\rf|RAM~647_combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~664_combout ),
	.datad(!\rf|RAM~630_combout ),
	.datae(!\rf|RAM~613_combout ),
	.dataf(!\rf|RAM~681_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|always0~1 .extended_lut = "off";
defparam \alunit|always0~1 .lut_mask = 64'hECCCCCCCCCCCCCCC;
defparam \alunit|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N42
cyclonev_lcell_comb \alunit|Mux1~0 (
// Equation(s):
// \alunit|Mux1~0_combout  = ( \alunit|ShiftLeft0~2_combout  & ( \alunit|ShiftLeft0~1_combout  & ( (\alunit|always0~1_combout  & (\alunit|Mux3~2_combout  & (\alunit|always0~0_combout  & \alunit|always0~2_combout ))) ) ) ) # ( !\alunit|ShiftLeft0~2_combout  & 
// ( \alunit|ShiftLeft0~1_combout  & ( (\alunit|always0~1_combout  & (\alunit|Mux3~2_combout  & (\alunit|always0~0_combout  & \alunit|always0~2_combout ))) ) ) ) # ( \alunit|ShiftLeft0~2_combout  & ( !\alunit|ShiftLeft0~1_combout  & ( 
// (\alunit|always0~1_combout  & (\alunit|Mux3~2_combout  & (\alunit|always0~0_combout  & \alunit|always0~2_combout ))) ) ) )

	.dataa(!\alunit|always0~1_combout ),
	.datab(!\alunit|Mux3~2_combout ),
	.datac(!\alunit|always0~0_combout ),
	.datad(!\alunit|always0~2_combout ),
	.datae(!\alunit|ShiftLeft0~2_combout ),
	.dataf(!\alunit|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux1~0 .extended_lut = "off";
defparam \alunit|Mux1~0 .lut_mask = 64'h0000000100010001;
defparam \alunit|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N18
cyclonev_lcell_comb \alunit|Mux1~1 (
// Equation(s):
// \alunit|Mux1~1_combout  = ( \alunit|Add1~9_sumout  & ( \rf|rd2[2]~2_combout  & ( !\alucont[0]~input_o  ) ) ) # ( !\alunit|Add1~9_sumout  & ( \rf|rd2[2]~2_combout  & ( (\alucont[1]~input_o  & !\alucont[0]~input_o ) ) ) ) # ( \alunit|Add1~9_sumout  & ( 
// !\rf|rd2[2]~2_combout  & ( (!\alucont[1]~input_o  & !\alucont[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alucont[1]~input_o ),
	.datad(!\alucont[0]~input_o ),
	.datae(!\alunit|Add1~9_sumout ),
	.dataf(!\rf|rd2[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux1~1 .extended_lut = "off";
defparam \alunit|Mux1~1 .lut_mask = 64'h0000F0000F00FF00;
defparam \alunit|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N3
cyclonev_lcell_comb \alunit|Mux1~3 (
// Equation(s):
// \alunit|Mux1~3_combout  = ( \alunit|Add0~9_sumout  & ( (!\alucont[1]~input_o  & (\rf|rd1[2]~2_combout  & (\alucont[0]~input_o ))) # (\alucont[1]~input_o  & (((\alunit|Add4~9_sumout ) # (\alucont[0]~input_o )))) ) ) # ( !\alunit|Add0~9_sumout  & ( 
// (!\alucont[1]~input_o  & (\rf|rd1[2]~2_combout  & (\alucont[0]~input_o ))) # (\alucont[1]~input_o  & (((!\alucont[0]~input_o  & \alunit|Add4~9_sumout )))) ) )

	.dataa(!\alucont[1]~input_o ),
	.datab(!\rf|rd1[2]~2_combout ),
	.datac(!\alucont[0]~input_o ),
	.datad(!\alunit|Add4~9_sumout ),
	.datae(gnd),
	.dataf(!\alunit|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux1~3 .extended_lut = "off";
defparam \alunit|Mux1~3 .lut_mask = 64'h0252025207570757;
defparam \alunit|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N12
cyclonev_lcell_comb \alunit|Mux1~2 (
// Equation(s):
// \alunit|Mux1~2_combout  = ( \alucont[0]~input_o  & ( \alunit|Add0~9_sumout  & ( (((\rf|WideOr1~combout  & \rf|RAM~800_combout )) # (\rf|rd1[2]~2_combout )) # (\alucont[1]~input_o ) ) ) ) # ( !\alucont[0]~input_o  & ( \alunit|Add0~9_sumout  & ( 
// (!\alucont[1]~input_o  & (\rf|WideOr1~combout  & (\rf|RAM~800_combout  & \rf|rd1[2]~2_combout ))) # (\alucont[1]~input_o  & (!\rf|rd1[2]~2_combout  $ (((!\rf|WideOr1~combout ) # (!\rf|RAM~800_combout ))))) ) ) ) # ( \alucont[0]~input_o  & ( 
// !\alunit|Add0~9_sumout  & ( (!\alucont[1]~input_o  & (((\rf|WideOr1~combout  & \rf|RAM~800_combout )) # (\rf|rd1[2]~2_combout ))) ) ) ) # ( !\alucont[0]~input_o  & ( !\alunit|Add0~9_sumout  & ( (!\alucont[1]~input_o  & (\rf|WideOr1~combout  & 
// (\rf|RAM~800_combout  & \rf|rd1[2]~2_combout ))) # (\alucont[1]~input_o  & (!\rf|rd1[2]~2_combout  $ (((!\rf|WideOr1~combout ) # (!\rf|RAM~800_combout ))))) ) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|RAM~800_combout ),
	.datac(!\alucont[1]~input_o ),
	.datad(!\rf|rd1[2]~2_combout ),
	.datae(!\alucont[0]~input_o ),
	.dataf(!\alunit|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux1~2 .extended_lut = "off";
defparam \alunit|Mux1~2 .lut_mask = 64'h011E10F0011E1FFF;
defparam \alunit|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N48
cyclonev_lcell_comb \alunit|Mux1~4 (
// Equation(s):
// \alunit|Mux1~4_combout  = ( \alunit|Mux1~3_combout  & ( \alunit|Mux1~2_combout  & ( (!\alucont[2]~input_o ) # ((!\alucont[3]~input_o  & ((\alunit|Mux1~1_combout ) # (\alunit|Mux1~0_combout )))) ) ) ) # ( !\alunit|Mux1~3_combout  & ( \alunit|Mux1~2_combout 
//  & ( (!\alucont[3]~input_o  & (((!\alucont[2]~input_o ) # (\alunit|Mux1~1_combout )) # (\alunit|Mux1~0_combout ))) ) ) ) # ( \alunit|Mux1~3_combout  & ( !\alunit|Mux1~2_combout  & ( (!\alucont[2]~input_o  & (((\alucont[3]~input_o )))) # 
// (\alucont[2]~input_o  & (!\alucont[3]~input_o  & ((\alunit|Mux1~1_combout ) # (\alunit|Mux1~0_combout )))) ) ) ) # ( !\alunit|Mux1~3_combout  & ( !\alunit|Mux1~2_combout  & ( (\alucont[2]~input_o  & (!\alucont[3]~input_o  & ((\alunit|Mux1~1_combout ) # 
// (\alunit|Mux1~0_combout )))) ) ) )

	.dataa(!\alunit|Mux1~0_combout ),
	.datab(!\alunit|Mux1~1_combout ),
	.datac(!\alucont[2]~input_o ),
	.datad(!\alucont[3]~input_o ),
	.datae(!\alunit|Mux1~3_combout ),
	.dataf(!\alunit|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux1~4 .extended_lut = "off";
defparam \alunit|Mux1~4 .lut_mask = 64'h070007F0F700F7F0;
defparam \alunit|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N27
cyclonev_lcell_comb \alunit|result[2] (
// Equation(s):
// \alunit|result [2] = ( \alunit|Mux16~0_combout  & ( \alunit|result [2] ) ) # ( !\alunit|Mux16~0_combout  & ( \alunit|Mux1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|Mux1~4_combout ),
	.datad(!\alunit|result [2]),
	.datae(gnd),
	.dataf(!\alunit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[2] .extended_lut = "off";
defparam \alunit|result[2] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \alunit|result[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N48
cyclonev_lcell_comb \rf|RAM~466feeder (
// Equation(s):
// \rf|RAM~466feeder_combout  = \alunit|result [2]

	.dataa(gnd),
	.datab(!\alunit|result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~466feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~466feeder .extended_lut = "off";
defparam \rf|RAM~466feeder .lut_mask = 64'h3333333333333333;
defparam \rf|RAM~466feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N50
dffeas \rf|RAM~466 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|RAM~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|RAM~1580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|RAM~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|RAM~466 .is_wysiwyg = "true";
defparam \rf|RAM~466 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N30
cyclonev_lcell_comb \rf|RAM~1324 (
// Equation(s):
// \rf|RAM~1324_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (((\rf|RAM~386_q )))) # (\ra2[0]~input_o  & (\rf|RAM~402_q )))) # (\ra2[2]~input_o  & ((((\ra2[0]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~418_q )) # (\ra2[0]~input_o  & ((\rf|RAM~434_q ))))) # (\ra2[2]~input_o  & (((\ra2[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~402_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~418_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~434_q ),
	.datag(!\rf|RAM~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1324 .extended_lut = "on";
defparam \rf|RAM~1324 .lut_mask = 64'h0C770C330C770CFF;
defparam \rf|RAM~1324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N12
cyclonev_lcell_comb \rf|RAM~796 (
// Equation(s):
// \rf|RAM~796_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1324_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1324_combout  & (((\rf|RAM~450_q )))) # (\rf|RAM~1324_combout  & (\rf|RAM~466_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1324_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1324_combout  & (\rf|RAM~482_q )) # (\rf|RAM~1324_combout  & ((\rf|RAM~498_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~466_q ),
	.datac(!\rf|RAM~482_q ),
	.datad(!\rf|RAM~1324_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~498_q ),
	.datag(!\rf|RAM~450_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~796 .extended_lut = "on";
defparam \rf|RAM~796 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~796 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N30
cyclonev_lcell_comb \rf|RAM~1316 (
// Equation(s):
// \rf|RAM~1316_combout  = ( !\ra2[1]~input_o  & ( ((!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (!\rf|RAM~130_q )) # (\ra2[0]~input_o  & ((!\rf|RAM~146_q ))))) # (\ra2[2]~input_o  & (((\ra2[0]~input_o ))))) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (((\rf|RAM~162_q )))) # (\ra2[0]~input_o  & (\rf|RAM~178_q )))) # (\ra2[2]~input_o  & ((((\ra2[0]~input_o ))))) ) )

	.dataa(!\rf|RAM~178_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~162_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~146_q ),
	.datag(!\rf|RAM~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1316 .extended_lut = "on";
defparam \rf|RAM~1316 .lut_mask = 64'hC0FF0C77C0330C77;
defparam \rf|RAM~1316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N12
cyclonev_lcell_comb \rf|RAM~788 (
// Equation(s):
// \rf|RAM~788_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & (\rf|RAM~1316_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1316_combout  & (\rf|RAM~194_q )) # (\rf|RAM~1316_combout  & (((\rf|RAM~210_q )))))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & (\rf|RAM~1316_combout )) # (\ra2[2]~input_o  & ((!\rf|RAM~1316_combout  & (\rf|RAM~226_q )) # (\rf|RAM~1316_combout  & (((\rf|RAM~242_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~1316_combout ),
	.datac(!\rf|RAM~226_q ),
	.datad(!\rf|RAM~210_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~242_q ),
	.datag(!\rf|RAM~194_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~788 .extended_lut = "on";
defparam \rf|RAM~788 .lut_mask = 64'h2637262626373737;
defparam \rf|RAM~788 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N6
cyclonev_lcell_comb \rf|RAM~1320 (
// Equation(s):
// \rf|RAM~1320_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~258_q )) # (\ra2[0]~input_o  & (((\rf|RAM~274_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (\rf|RAM~290_q )) # (\ra2[0]~input_o  & (((\rf|RAM~306_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~290_q ),
	.datad(!\rf|RAM~306_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~274_q ),
	.datag(!\rf|RAM~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1320 .extended_lut = "on";
defparam \rf|RAM~1320 .lut_mask = 64'h1919193B3B3B193B;
defparam \rf|RAM~1320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N12
cyclonev_lcell_comb \rf|RAM~792 (
// Equation(s):
// \rf|RAM~792_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1320_combout ))))) # (\ra2[2]~input_o  & ((!\rf|RAM~1320_combout  & (((\rf|RAM~322_q )))) # (\rf|RAM~1320_combout  & (\rf|RAM~338_q )))) ) ) # ( \ra2[1]~input_o  & ( 
// (!\ra2[2]~input_o  & ((((\rf|RAM~1320_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1320_combout  & (\rf|RAM~354_q )) # (\rf|RAM~1320_combout  & ((\rf|RAM~370_q )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\rf|RAM~338_q ),
	.datac(!\rf|RAM~354_q ),
	.datad(!\rf|RAM~1320_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~370_q ),
	.datag(!\rf|RAM~322_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~792 .extended_lut = "on";
defparam \rf|RAM~792 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \rf|RAM~792 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N18
cyclonev_lcell_comb \rf|RAM~1312 (
// Equation(s):
// \rf|RAM~1312_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((!\ra2[0]~input_o  & (\rf|RAM~2_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~18_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) ) # ( \ra2[1]~input_o  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[0]~input_o  & (!\rf|RAM~34_q )) # (\ra2[0]~input_o  & (((!\rf|RAM~50_q )))))) # (\ra2[2]~input_o  & (\ra2[0]~input_o )) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\rf|RAM~34_q ),
	.datad(!\rf|RAM~50_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~18_q ),
	.datag(!\rf|RAM~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~1312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~1312 .extended_lut = "on";
defparam \rf|RAM~1312 .lut_mask = 64'h3B3BB3911919B391;
defparam \rf|RAM~1312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N30
cyclonev_lcell_comb \rf|RAM~784 (
// Equation(s):
// \rf|RAM~784_combout  = ( !\ra2[1]~input_o  & ( (!\ra2[2]~input_o  & ((((\rf|RAM~1312_combout ))))) # (\ra2[2]~input_o  & (((!\rf|RAM~1312_combout  & ((\rf|RAM~66_q ))) # (\rf|RAM~1312_combout  & (!\rf|RAM~82_q ))))) ) ) # ( \ra2[1]~input_o  & ( 
// ((!\ra2[2]~input_o  & (((\rf|RAM~1312_combout )))) # (\ra2[2]~input_o  & ((!\rf|RAM~1312_combout  & (\rf|RAM~98_q )) # (\rf|RAM~1312_combout  & ((\rf|RAM~114_q )))))) ) )

	.dataa(!\rf|RAM~82_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\rf|RAM~98_q ),
	.datad(!\rf|RAM~114_q ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\rf|RAM~1312_combout ),
	.datag(!\rf|RAM~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~784 .extended_lut = "on";
defparam \rf|RAM~784 .lut_mask = 64'h03030303EEEECCFF;
defparam \rf|RAM~784 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N0
cyclonev_lcell_comb \rf|RAM~800 (
// Equation(s):
// \rf|RAM~800_combout  = ( \rf|RAM~792_combout  & ( \rf|RAM~784_combout  & ( (!\ra2[3]~input_o ) # ((!\ra2[4]~input_o  & ((\rf|RAM~788_combout ))) # (\ra2[4]~input_o  & (\rf|RAM~796_combout ))) ) ) ) # ( !\rf|RAM~792_combout  & ( \rf|RAM~784_combout  & ( 
// (!\ra2[4]~input_o  & (((!\ra2[3]~input_o ) # (\rf|RAM~788_combout )))) # (\ra2[4]~input_o  & (\rf|RAM~796_combout  & (\ra2[3]~input_o ))) ) ) ) # ( \rf|RAM~792_combout  & ( !\rf|RAM~784_combout  & ( (!\ra2[4]~input_o  & (((\ra2[3]~input_o  & 
// \rf|RAM~788_combout )))) # (\ra2[4]~input_o  & (((!\ra2[3]~input_o )) # (\rf|RAM~796_combout ))) ) ) ) # ( !\rf|RAM~792_combout  & ( !\rf|RAM~784_combout  & ( (\ra2[3]~input_o  & ((!\ra2[4]~input_o  & ((\rf|RAM~788_combout ))) # (\ra2[4]~input_o  & 
// (\rf|RAM~796_combout )))) ) ) )

	.dataa(!\ra2[4]~input_o ),
	.datab(!\rf|RAM~796_combout ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\rf|RAM~788_combout ),
	.datae(!\rf|RAM~792_combout ),
	.dataf(!\rf|RAM~784_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|RAM~800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|RAM~800 .extended_lut = "off";
defparam \rf|RAM~800 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \rf|RAM~800 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N24
cyclonev_lcell_comb \alunit|Mux3~2 (
// Equation(s):
// \alunit|Mux3~2_combout  = ( \alucont[1]~input_o  & ( (\alucont[0]~input_o  & ((!\rf|WideOr1~combout ) # ((!\rf|RAM~800_combout  & !\rf|RAM~783_combout )))) ) )

	.dataa(!\alucont[0]~input_o ),
	.datab(!\rf|RAM~800_combout ),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|RAM~783_combout ),
	.datae(gnd),
	.dataf(!\alucont[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux3~2 .extended_lut = "off";
defparam \alunit|Mux3~2 .lut_mask = 64'h0000000054505450;
defparam \alunit|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N39
cyclonev_lcell_comb \alunit|Mux3~3 (
// Equation(s):
// \alunit|Mux3~3_combout  = ( \alunit|Mux8~0_combout  & ( \alunit|always0~0_combout  & ( (\alunit|Mux3~2_combout  & (\alunit|always0~2_combout  & \alunit|always0~1_combout )) ) ) )

	.dataa(!\alunit|Mux3~2_combout ),
	.datab(gnd),
	.datac(!\alunit|always0~2_combout ),
	.datad(!\alunit|always0~1_combout ),
	.datae(!\alunit|Mux8~0_combout ),
	.dataf(!\alunit|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux3~3 .extended_lut = "off";
defparam \alunit|Mux3~3 .lut_mask = 64'h0000000000000005;
defparam \alunit|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N12
cyclonev_lcell_comb \alunit|Mux3~0 (
// Equation(s):
// \alunit|Mux3~0_combout  = ( \rf|rd1[0]~0_combout  & ( (!\alucont[1]~input_o  & (((!\alucont[3]~input_o  & \rf|rd2[0]~0_combout )) # (\alucont[0]~input_o ))) ) ) # ( !\rf|rd1[0]~0_combout  & ( (!\alucont[3]~input_o  & (\alucont[0]~input_o  & 
// (!\alucont[1]~input_o  & \rf|rd2[0]~0_combout ))) ) )

	.dataa(!\alucont[3]~input_o ),
	.datab(!\alucont[0]~input_o ),
	.datac(!\alucont[1]~input_o ),
	.datad(!\rf|rd2[0]~0_combout ),
	.datae(gnd),
	.dataf(!\rf|rd1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux3~0 .extended_lut = "off";
defparam \alunit|Mux3~0 .lut_mask = 64'h0020002030B030B0;
defparam \alunit|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N27
cyclonev_lcell_comb \alunit|Mux3~1 (
// Equation(s):
// \alunit|Mux3~1_combout  = ( \alunit|Add0~1_sumout  & ( \alunit|Add4~1_sumout  & ( \alucont[1]~input_o  ) ) ) # ( !\alunit|Add0~1_sumout  & ( \alunit|Add4~1_sumout  & ( (\alucont[1]~input_o  & (!\alucont[0]~input_o  & \alucont[3]~input_o )) ) ) ) # ( 
// \alunit|Add0~1_sumout  & ( !\alunit|Add4~1_sumout  & ( (\alucont[1]~input_o  & ((!\alucont[3]~input_o ) # (\alucont[0]~input_o ))) ) ) )

	.dataa(!\alucont[1]~input_o ),
	.datab(!\alucont[0]~input_o ),
	.datac(gnd),
	.datad(!\alucont[3]~input_o ),
	.datae(!\alunit|Add0~1_sumout ),
	.dataf(!\alunit|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux3~1 .extended_lut = "off";
defparam \alunit|Mux3~1 .lut_mask = 64'h0000551100445555;
defparam \alunit|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N36
cyclonev_lcell_comb \alunit|Mux3~5 (
// Equation(s):
// \alunit|Mux3~5_combout  = ( \alunit|Mux3~0_combout  & ( \alunit|Mux3~1_combout  & ( (!\alucont[2]~input_o ) # ((!\alucont[3]~input_o  & ((\alunit|Mux3~3_combout ) # (\alunit|Mux3~4_combout )))) ) ) ) # ( !\alunit|Mux3~0_combout  & ( \alunit|Mux3~1_combout 
//  & ( (!\alucont[2]~input_o ) # ((!\alucont[3]~input_o  & ((\alunit|Mux3~3_combout ) # (\alunit|Mux3~4_combout )))) ) ) ) # ( \alunit|Mux3~0_combout  & ( !\alunit|Mux3~1_combout  & ( (!\alucont[2]~input_o ) # ((!\alucont[3]~input_o  & 
// ((\alunit|Mux3~3_combout ) # (\alunit|Mux3~4_combout )))) ) ) ) # ( !\alunit|Mux3~0_combout  & ( !\alunit|Mux3~1_combout  & ( (\alucont[2]~input_o  & (!\alucont[3]~input_o  & ((\alunit|Mux3~3_combout ) # (\alunit|Mux3~4_combout )))) ) ) )

	.dataa(!\alunit|Mux3~4_combout ),
	.datab(!\alunit|Mux3~3_combout ),
	.datac(!\alucont[2]~input_o ),
	.datad(!\alucont[3]~input_o ),
	.datae(!\alunit|Mux3~0_combout ),
	.dataf(!\alunit|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Mux3~5 .extended_lut = "off";
defparam \alunit|Mux3~5 .lut_mask = 64'h0700F7F0F7F0F7F0;
defparam \alunit|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y27_N6
cyclonev_lcell_comb \alunit|result[0] (
// Equation(s):
// \alunit|result [0] = ( \alunit|Mux3~5_combout  & ( (!\alunit|Mux16~0_combout ) # (\alunit|result [0]) ) ) # ( !\alunit|Mux3~5_combout  & ( (\alunit|Mux16~0_combout  & \alunit|result [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|Mux16~0_combout ),
	.datad(!\alunit|result [0]),
	.datae(gnd),
	.dataf(!\alunit|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|result [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|result[0] .extended_lut = "off";
defparam \alunit|result[0] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \alunit|result[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N57
cyclonev_lcell_comb \alunit|Selector1~0 (
// Equation(s):
// \alunit|Selector1~0_combout  = ( \alucont[0]~input_o  & ( (!\alucont[2]~input_o  & (!\alucont[4]~input_o  & \alucont[1]~input_o )) ) ) # ( !\alucont[0]~input_o  & ( (\alucont[2]~input_o  & (!\alucont[4]~input_o  & (!\alucont[3]~input_o  & 
// !\alucont[1]~input_o ))) ) )

	.dataa(!\alucont[2]~input_o ),
	.datab(!\alucont[4]~input_o ),
	.datac(!\alucont[3]~input_o ),
	.datad(!\alucont[1]~input_o ),
	.datae(gnd),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Selector1~0 .extended_lut = "off";
defparam \alunit|Selector1~0 .lut_mask = 64'h4000400000880088;
defparam \alunit|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N18
cyclonev_lcell_comb \alunit|Decoder0~0 (
// Equation(s):
// \alunit|Decoder0~0_combout  = ( !\alucont[4]~input_o  & ( !\alucont[0]~input_o  & ( (\alucont[2]~input_o  & (!\alucont[1]~input_o  & !\alucont[3]~input_o )) ) ) )

	.dataa(!\alucont[2]~input_o ),
	.datab(!\alucont[1]~input_o ),
	.datac(!\alucont[3]~input_o ),
	.datad(gnd),
	.datae(!\alucont[4]~input_o ),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Decoder0~0 .extended_lut = "off";
defparam \alunit|Decoder0~0 .lut_mask = 64'h4040000000000000;
defparam \alunit|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N6
cyclonev_lcell_comb \alunit|Selector0~5 (
// Equation(s):
// \alunit|Selector0~5_combout  = ( \rf|rd1[15]~15_combout  & ( (\alunit|Decoder0~0_combout  & \rf|rd2[15]~14_combout ) ) ) # ( !\rf|rd1[15]~15_combout  & ( (\alunit|Decoder0~0_combout  & !\rf|rd2[15]~14_combout ) ) )

	.dataa(gnd),
	.datab(!\alunit|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\rf|rd2[15]~14_combout ),
	.datae(!\rf|rd1[15]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Selector0~5 .extended_lut = "off";
defparam \alunit|Selector0~5 .lut_mask = 64'h3300003333000033;
defparam \alunit|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N57
cyclonev_lcell_comb \alunit|Selector0~0 (
// Equation(s):
// \alunit|Selector0~0_combout  = ( !\rf|rd1[15]~15_combout  & ( (\alunit|Decoder0~0_combout  & \rf|rd2[15]~14_combout ) ) )

	.dataa(!\alunit|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|rd2[15]~14_combout ),
	.datae(gnd),
	.dataf(!\rf|rd1[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Selector0~0 .extended_lut = "off";
defparam \alunit|Selector0~0 .lut_mask = 64'h0055005500000000;
defparam \alunit|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y24_N45
cyclonev_lcell_comb \alunit|always0~3 (
// Equation(s):
// \alunit|always0~3_combout  = ( \alunit|always0~0_combout  & ( (\alunit|always0~2_combout  & (!\alunit|Mux9~0_combout  & \alunit|always0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\alunit|always0~2_combout ),
	.datac(!\alunit|Mux9~0_combout ),
	.datad(!\alunit|always0~1_combout ),
	.datae(gnd),
	.dataf(!\alunit|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|always0~3 .extended_lut = "off";
defparam \alunit|always0~3 .lut_mask = 64'h0000000000300030;
defparam \alunit|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N18
cyclonev_lcell_comb \alunit|always0~7 (
// Equation(s):
// \alunit|always0~7_combout  = ( \rf|RAM~834_combout  & ( \rf|RAM~817_combout  & ( \rf|WideOr0~combout  ) ) ) # ( !\rf|RAM~834_combout  & ( \rf|RAM~817_combout  & ( \rf|WideOr0~combout  ) ) ) # ( \rf|RAM~834_combout  & ( !\rf|RAM~817_combout  & ( 
// \rf|WideOr0~combout  ) ) ) # ( !\rf|RAM~834_combout  & ( !\rf|RAM~817_combout  & ( (\rf|WideOr0~combout  & (((\rf|RAM~851_combout ) # (\rf|RAM~885_combout )) # (\rf|RAM~868_combout ))) ) ) )

	.dataa(!\rf|RAM~868_combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~885_combout ),
	.datad(!\rf|RAM~851_combout ),
	.datae(!\rf|RAM~834_combout ),
	.dataf(!\rf|RAM~817_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|always0~7 .extended_lut = "off";
defparam \alunit|always0~7 .lut_mask = 64'h1333333333333333;
defparam \alunit|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N12
cyclonev_lcell_comb \alunit|always0~6 (
// Equation(s):
// \alunit|always0~6_combout  = ( \rf|RAM~953_combout  & ( \rf|RAM~970_combout  & ( \rf|WideOr0~combout  ) ) ) # ( !\rf|RAM~953_combout  & ( \rf|RAM~970_combout  & ( \rf|WideOr0~combout  ) ) ) # ( \rf|RAM~953_combout  & ( !\rf|RAM~970_combout  & ( 
// \rf|WideOr0~combout  ) ) ) # ( !\rf|RAM~953_combout  & ( !\rf|RAM~970_combout  & ( (\rf|WideOr0~combout  & (((\rf|RAM~919_combout ) # (\rf|RAM~902_combout )) # (\rf|RAM~936_combout ))) ) ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|RAM~936_combout ),
	.datac(!\rf|RAM~902_combout ),
	.datad(!\rf|RAM~919_combout ),
	.datae(!\rf|RAM~953_combout ),
	.dataf(!\rf|RAM~970_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|always0~6 .extended_lut = "off";
defparam \alunit|always0~6 .lut_mask = 64'h1555555555555555;
defparam \alunit|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N21
cyclonev_lcell_comb \alunit|always0~5 (
// Equation(s):
// \alunit|always0~5_combout  = ( \rf|RAM~800_combout  & ( \rf|WideOr1~combout  ) ) # ( !\rf|RAM~800_combout  & ( (\rf|WideOr1~combout  & ((\rf|RAM~545_combout ) # (\rf|RAM~562_combout ))) ) )

	.dataa(!\rf|RAM~562_combout ),
	.datab(gnd),
	.datac(!\rf|RAM~545_combout ),
	.datad(!\rf|WideOr1~combout ),
	.datae(!\rf|RAM~800_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|always0~5 .extended_lut = "off";
defparam \alunit|always0~5 .lut_mask = 64'h005F00FF005F00FF;
defparam \alunit|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N12
cyclonev_lcell_comb \alunit|always0~4 (
// Equation(s):
// \alunit|always0~4_combout  = ( \rf|RAM~1055_combout  & ( \rf|WideOr0~combout  ) ) # ( !\rf|RAM~1055_combout  & ( (\rf|WideOr0~combout  & (((\rf|RAM~1038_combout ) # (\rf|RAM~1021_combout )) # (\rf|RAM~528_combout ))) ) )

	.dataa(!\rf|RAM~528_combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~1021_combout ),
	.datad(!\rf|RAM~1038_combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~1055_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|always0~4 .extended_lut = "off";
defparam \alunit|always0~4 .lut_mask = 64'h1333133333333333;
defparam \alunit|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N30
cyclonev_lcell_comb \alunit|always0~8 (
// Equation(s):
// \alunit|always0~8_combout  = ( !\alunit|always0~4_combout  & ( !\rf|rd1[12]~12_combout  & ( (!\alunit|always0~7_combout  & (!\alunit|always0~6_combout  & (!\alunit|always0~5_combout  & !\rf|rd1[11]~11_combout ))) ) ) )

	.dataa(!\alunit|always0~7_combout ),
	.datab(!\alunit|always0~6_combout ),
	.datac(!\alunit|always0~5_combout ),
	.datad(!\rf|rd1[11]~11_combout ),
	.datae(!\alunit|always0~4_combout ),
	.dataf(!\rf|rd1[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|always0~8 .extended_lut = "off";
defparam \alunit|always0~8 .lut_mask = 64'h8000000000000000;
defparam \alunit|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N54
cyclonev_lcell_comb \alunit|Selector0~3 (
// Equation(s):
// \alunit|Selector0~3_combout  = ( !\alunit|Add0~37_sumout  & ( !\alunit|Add0~21_sumout  & ( (!\alunit|Add0~25_sumout  & (!\alunit|Add0~33_sumout  & !\alunit|Add0~29_sumout )) ) ) )

	.dataa(!\alunit|Add0~25_sumout ),
	.datab(gnd),
	.datac(!\alunit|Add0~33_sumout ),
	.datad(!\alunit|Add0~29_sumout ),
	.datae(!\alunit|Add0~37_sumout ),
	.dataf(!\alunit|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Selector0~3 .extended_lut = "off";
defparam \alunit|Selector0~3 .lut_mask = 64'hA000000000000000;
defparam \alunit|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N0
cyclonev_lcell_comb \alunit|Selector0~4 (
// Equation(s):
// \alunit|Selector0~4_combout  = ( \alunit|Selector0~3_combout  & ( !\alunit|Add0~45_sumout  & ( (!\alunit|Add0~41_sumout  & (!\alunit|Add0~57_sumout  & ((!\alunit|always0~3_combout ) # (!\alunit|always0~8_combout )))) ) ) )

	.dataa(!\alunit|always0~3_combout ),
	.datab(!\alunit|always0~8_combout ),
	.datac(!\alunit|Add0~41_sumout ),
	.datad(!\alunit|Add0~57_sumout ),
	.datae(!\alunit|Selector0~3_combout ),
	.dataf(!\alunit|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Selector0~4 .extended_lut = "off";
defparam \alunit|Selector0~4 .lut_mask = 64'h0000E00000000000;
defparam \alunit|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N33
cyclonev_lcell_comb \alunit|LessThan1~7 (
// Equation(s):
// \alunit|LessThan1~7_combout  = ( \rf|RAM~1021_combout  & ( \rf|RAM~1038_combout  & ( (\rf|WideOr1~combout  & (!\rf|WideOr0~combout  & ((\rf|RAM~630_combout ) # (\rf|RAM~647_combout )))) ) ) ) # ( !\rf|RAM~1021_combout  & ( \rf|RAM~1038_combout  & ( 
// (\rf|WideOr1~combout  & ((!\rf|RAM~647_combout  & (\rf|RAM~630_combout  & !\rf|WideOr0~combout )) # (\rf|RAM~647_combout  & ((!\rf|WideOr0~combout ) # (\rf|RAM~630_combout ))))) ) ) ) # ( \rf|RAM~1021_combout  & ( !\rf|RAM~1038_combout  & ( 
// (\rf|WideOr1~combout  & (((\rf|RAM~647_combout  & !\rf|WideOr0~combout )) # (\rf|RAM~630_combout ))) ) ) ) # ( !\rf|RAM~1021_combout  & ( !\rf|RAM~1038_combout  & ( (\rf|WideOr1~combout  & ((\rf|RAM~630_combout ) # (\rf|RAM~647_combout ))) ) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|RAM~647_combout ),
	.datac(!\rf|RAM~630_combout ),
	.datad(!\rf|WideOr0~combout ),
	.datae(!\rf|RAM~1021_combout ),
	.dataf(!\rf|RAM~1038_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~7 .extended_lut = "off";
defparam \alunit|LessThan1~7 .lut_mask = 64'h1515150515011500;
defparam \alunit|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y24_N48
cyclonev_lcell_comb \alunit|LessThan1~2 (
// Equation(s):
// \alunit|LessThan1~2_combout  = ( \rf|RAM~1038_combout  & ( \rf|RAM~630_combout  & ( (!\rf|WideOr0~combout  & (!\rf|WideOr1~combout )) # (\rf|WideOr0~combout  & (\rf|WideOr1~combout  & (!\rf|RAM~647_combout  $ (\rf|RAM~1021_combout )))) ) ) ) # ( 
// !\rf|RAM~1038_combout  & ( \rf|RAM~630_combout  & ( (!\rf|WideOr1~combout  & ((!\rf|WideOr0~combout ) # (!\rf|RAM~1021_combout ))) ) ) ) # ( \rf|RAM~1038_combout  & ( !\rf|RAM~630_combout  & ( (!\rf|WideOr0~combout  & ((!\rf|WideOr1~combout ) # 
// (!\rf|RAM~647_combout ))) ) ) ) # ( !\rf|RAM~1038_combout  & ( !\rf|RAM~630_combout  & ( (!\rf|WideOr0~combout  & ((!\rf|WideOr1~combout ) # ((!\rf|RAM~647_combout )))) # (\rf|WideOr0~combout  & (!\rf|RAM~1021_combout  $ (((\rf|WideOr1~combout  & 
// \rf|RAM~647_combout ))))) ) ) )

	.dataa(!\rf|WideOr0~combout ),
	.datab(!\rf|WideOr1~combout ),
	.datac(!\rf|RAM~647_combout ),
	.datad(!\rf|RAM~1021_combout ),
	.datae(!\rf|RAM~1038_combout ),
	.dataf(!\rf|RAM~630_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~2 .extended_lut = "off";
defparam \alunit|LessThan1~2 .lut_mask = 64'hFCA9A8A8CC889889;
defparam \alunit|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N0
cyclonev_lcell_comb \alunit|LessThan1~8 (
// Equation(s):
// \alunit|LessThan1~8_combout  = ( \alunit|LessThan1~2_combout  & ( \rf|rd2[12]~11_combout  & ( (!\alunit|LessThan1~7_combout  & (\rf|rd1[12]~12_combout  & ((!\rf|rd2[11]~10_combout ) # (\rf|rd1[11]~11_combout )))) ) ) ) # ( !\alunit|LessThan1~2_combout  & 
// ( \rf|rd2[12]~11_combout  & ( !\alunit|LessThan1~7_combout  ) ) ) # ( \alunit|LessThan1~2_combout  & ( !\rf|rd2[12]~11_combout  & ( (!\alunit|LessThan1~7_combout  & ((!\rf|rd2[11]~10_combout ) # ((\rf|rd1[12]~12_combout ) # (\rf|rd1[11]~11_combout )))) ) 
// ) ) # ( !\alunit|LessThan1~2_combout  & ( !\rf|rd2[12]~11_combout  & ( !\alunit|LessThan1~7_combout  ) ) )

	.dataa(!\alunit|LessThan1~7_combout ),
	.datab(!\rf|rd2[11]~10_combout ),
	.datac(!\rf|rd1[11]~11_combout ),
	.datad(!\rf|rd1[12]~12_combout ),
	.datae(!\alunit|LessThan1~2_combout ),
	.dataf(!\rf|rd2[12]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~8 .extended_lut = "off";
defparam \alunit|LessThan1~8 .lut_mask = 64'hAAAA8AAAAAAA008A;
defparam \alunit|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N6
cyclonev_lcell_comb \alunit|LessThan1~9 (
// Equation(s):
// \alunit|LessThan1~9_combout  = ( \rf|rd2[10]~9_combout  & ( (!\rf|rd1[10]~10_combout  & (!\alunit|result~7_combout  & (\alunit|LessThan1~2_combout  & !\alunit|result~8_combout ))) ) )

	.dataa(!\rf|rd1[10]~10_combout ),
	.datab(!\alunit|result~7_combout ),
	.datac(!\alunit|LessThan1~2_combout ),
	.datad(!\alunit|result~8_combout ),
	.datae(gnd),
	.dataf(!\rf|rd2[10]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~9 .extended_lut = "off";
defparam \alunit|LessThan1~9 .lut_mask = 64'h0000000008000800;
defparam \alunit|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N27
cyclonev_lcell_comb \alunit|LessThan1~6 (
// Equation(s):
// \alunit|LessThan1~6_combout  = ( \rf|RAM~732_combout  & ( (\rf|WideOr1~combout  & ((!\rf|RAM~936_combout ) # (!\rf|WideOr0~combout ))) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(gnd),
	.datac(!\rf|RAM~936_combout ),
	.datad(!\rf|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\rf|RAM~732_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~6 .extended_lut = "off";
defparam \alunit|LessThan1~6 .lut_mask = 64'h0000000055505550;
defparam \alunit|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N39
cyclonev_lcell_comb \alunit|Equal1~2 (
// Equation(s):
// \alunit|Equal1~2_combout  = ( !\alunit|result~6_combout  & ( (\alunit|LessThan1~2_combout  & (!\alunit|result~7_combout  & !\alunit|result~8_combout )) ) )

	.dataa(!\alunit|LessThan1~2_combout ),
	.datab(gnd),
	.datac(!\alunit|result~7_combout ),
	.datad(!\alunit|result~8_combout ),
	.datae(gnd),
	.dataf(!\alunit|result~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Equal1~2 .extended_lut = "off";
defparam \alunit|Equal1~2 .lut_mask = 64'h5000500000000000;
defparam \alunit|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N18
cyclonev_lcell_comb \alunit|LessThan1~10 (
// Equation(s):
// \alunit|LessThan1~10_combout  = ( \alunit|LessThan1~6_combout  & ( \alunit|Equal1~2_combout  & ( (\alunit|LessThan1~8_combout  & (!\rf|rd2[9]~8_combout  & (\rf|rd1[9]~9_combout  & !\alunit|LessThan1~9_combout ))) ) ) ) # ( !\alunit|LessThan1~6_combout  & 
// ( \alunit|Equal1~2_combout  & ( (\alunit|LessThan1~8_combout  & (!\alunit|LessThan1~9_combout  & ((!\rf|rd2[9]~8_combout ) # (\rf|rd1[9]~9_combout )))) ) ) ) # ( \alunit|LessThan1~6_combout  & ( !\alunit|Equal1~2_combout  & ( (\alunit|LessThan1~8_combout  
// & !\alunit|LessThan1~9_combout ) ) ) ) # ( !\alunit|LessThan1~6_combout  & ( !\alunit|Equal1~2_combout  & ( (\alunit|LessThan1~8_combout  & !\alunit|LessThan1~9_combout ) ) ) )

	.dataa(!\alunit|LessThan1~8_combout ),
	.datab(!\rf|rd2[9]~8_combout ),
	.datac(!\rf|rd1[9]~9_combout ),
	.datad(!\alunit|LessThan1~9_combout ),
	.datae(!\alunit|LessThan1~6_combout ),
	.dataf(!\alunit|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~10 .extended_lut = "off";
defparam \alunit|LessThan1~10 .lut_mask = 64'h5500550045000400;
defparam \alunit|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N48
cyclonev_lcell_comb \alunit|Equal1~1 (
// Equation(s):
// \alunit|Equal1~1_combout  = ( !\alunit|result~5_combout  & ( !\alunit|result~6_combout  & ( (\alunit|LessThan1~2_combout  & (!\alunit|result~4_combout  & (!\alunit|result~8_combout  & !\alunit|result~7_combout ))) ) ) )

	.dataa(!\alunit|LessThan1~2_combout ),
	.datab(!\alunit|result~4_combout ),
	.datac(!\alunit|result~8_combout ),
	.datad(!\alunit|result~7_combout ),
	.datae(!\alunit|result~5_combout ),
	.dataf(!\alunit|result~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Equal1~1 .extended_lut = "off";
defparam \alunit|Equal1~1 .lut_mask = 64'h4000000000000000;
defparam \alunit|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N24
cyclonev_lcell_comb \alunit|LessThan1~3 (
// Equation(s):
// \alunit|LessThan1~3_combout  = ( !\rf|rd1[4]~4_combout  & ( !\alunit|result~2_combout  & ( (!\alunit|result~3_combout  & (\rf|rd2[4]~3_combout  & !\alunit|result~1_combout )) ) ) )

	.dataa(!\alunit|result~3_combout ),
	.datab(gnd),
	.datac(!\rf|rd2[4]~3_combout ),
	.datad(!\alunit|result~1_combout ),
	.datae(!\rf|rd1[4]~4_combout ),
	.dataf(!\alunit|result~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~3 .extended_lut = "off";
defparam \alunit|LessThan1~3 .lut_mask = 64'h0A00000000000000;
defparam \alunit|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N42
cyclonev_lcell_comb \alunit|LessThan1~4 (
// Equation(s):
// \alunit|LessThan1~4_combout  = ( \rf|rd1[5]~5_combout  & ( \rf|rd1[7]~7_combout  & ( (!\rf|rd1[6]~6_combout  & (\rf|rd2[7]~6_combout  & \rf|rd2[6]~5_combout )) ) ) ) # ( !\rf|rd1[5]~5_combout  & ( \rf|rd1[7]~7_combout  & ( (\rf|rd2[7]~6_combout  & 
// ((!\rf|rd1[6]~6_combout  & ((\rf|rd2[5]~4_combout ) # (\rf|rd2[6]~5_combout ))) # (\rf|rd1[6]~6_combout  & (\rf|rd2[6]~5_combout  & \rf|rd2[5]~4_combout )))) ) ) ) # ( \rf|rd1[5]~5_combout  & ( !\rf|rd1[7]~7_combout  & ( ((!\rf|rd1[6]~6_combout  & 
// \rf|rd2[6]~5_combout )) # (\rf|rd2[7]~6_combout ) ) ) ) # ( !\rf|rd1[5]~5_combout  & ( !\rf|rd1[7]~7_combout  & ( ((!\rf|rd1[6]~6_combout  & ((\rf|rd2[5]~4_combout ) # (\rf|rd2[6]~5_combout ))) # (\rf|rd1[6]~6_combout  & (\rf|rd2[6]~5_combout  & 
// \rf|rd2[5]~4_combout ))) # (\rf|rd2[7]~6_combout ) ) ) )

	.dataa(!\rf|rd1[6]~6_combout ),
	.datab(!\rf|rd2[7]~6_combout ),
	.datac(!\rf|rd2[6]~5_combout ),
	.datad(!\rf|rd2[5]~4_combout ),
	.datae(!\rf|rd1[5]~5_combout ),
	.dataf(!\rf|rd1[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~4 .extended_lut = "off";
defparam \alunit|LessThan1~4 .lut_mask = 64'h3BBF3B3B02230202;
defparam \alunit|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N27
cyclonev_lcell_comb \alunit|Equal1~0 (
// Equation(s):
// \alunit|Equal1~0_combout  = ( !\alunit|result~2_combout  & ( (!\alunit|result~3_combout  & (!\alunit|result~0_combout  & !\alunit|result~1_combout )) ) )

	.dataa(!\alunit|result~3_combout ),
	.datab(gnd),
	.datac(!\alunit|result~0_combout ),
	.datad(!\alunit|result~1_combout ),
	.datae(gnd),
	.dataf(!\alunit|result~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Equal1~0 .extended_lut = "off";
defparam \alunit|Equal1~0 .lut_mask = 64'hA000A00000000000;
defparam \alunit|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N48
cyclonev_lcell_comb \alunit|LessThan1~0 (
// Equation(s):
// \alunit|LessThan1~0_combout  = ( \rf|RAM~817_combout  & ( \rf|RAM~545_combout  & ( (\rf|WideOr1~combout  & ((!\rf|WideOr0~combout ) # ((\rf|RAM~562_combout  & !\rf|RAM~528_combout )))) ) ) ) # ( !\rf|RAM~817_combout  & ( \rf|RAM~545_combout  & ( 
// (\rf|WideOr1~combout  & ((!\rf|WideOr0~combout ) # ((!\rf|RAM~528_combout ) # (\rf|RAM~562_combout )))) ) ) ) # ( \rf|RAM~817_combout  & ( !\rf|RAM~545_combout  & ( (\rf|WideOr1~combout  & (!\rf|WideOr0~combout  & \rf|RAM~562_combout )) ) ) ) # ( 
// !\rf|RAM~817_combout  & ( !\rf|RAM~545_combout  & ( (\rf|WideOr1~combout  & \rf|RAM~562_combout ) ) ) )

	.dataa(!\rf|WideOr1~combout ),
	.datab(!\rf|WideOr0~combout ),
	.datac(!\rf|RAM~562_combout ),
	.datad(!\rf|RAM~528_combout ),
	.datae(!\rf|RAM~817_combout ),
	.dataf(!\rf|RAM~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~0 .extended_lut = "off";
defparam \alunit|LessThan1~0 .lut_mask = 64'h0505040455454544;
defparam \alunit|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N3
cyclonev_lcell_comb \alunit|LessThan1~1 (
// Equation(s):
// \alunit|LessThan1~1_combout  = ( \rf|rd2[2]~2_combout  & ( \alunit|Mux9~0_combout  & ( (!\rf|rd1[2]~2_combout ) # ((!\rf|rd1[3]~3_combout ) # (\alunit|LessThan1~0_combout )) ) ) ) # ( !\rf|rd2[2]~2_combout  & ( \alunit|Mux9~0_combout  & ( 
// (!\rf|rd1[3]~3_combout ) # ((!\rf|rd1[2]~2_combout  & \alunit|LessThan1~0_combout )) ) ) ) # ( \rf|rd2[2]~2_combout  & ( !\alunit|Mux9~0_combout  & ( (!\rf|rd1[3]~3_combout  & ((!\rf|rd1[2]~2_combout ) # (\alunit|LessThan1~0_combout ))) ) ) ) # ( 
// !\rf|rd2[2]~2_combout  & ( !\alunit|Mux9~0_combout  & ( (!\rf|rd1[2]~2_combout  & (!\rf|rd1[3]~3_combout  & \alunit|LessThan1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\rf|rd1[2]~2_combout ),
	.datac(!\rf|rd1[3]~3_combout ),
	.datad(!\alunit|LessThan1~0_combout ),
	.datae(!\rf|rd2[2]~2_combout ),
	.dataf(!\alunit|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~1 .extended_lut = "off";
defparam \alunit|LessThan1~1 .lut_mask = 64'h00C0C0F0F0FCFCFF;
defparam \alunit|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N33
cyclonev_lcell_comb \alunit|LessThan1~5 (
// Equation(s):
// \alunit|LessThan1~5_combout  = ( \alunit|LessThan1~1_combout  & ( (\alunit|Equal1~1_combout  & (((\alunit|Equal1~0_combout ) # (\alunit|LessThan1~4_combout )) # (\alunit|LessThan1~3_combout ))) ) ) # ( !\alunit|LessThan1~1_combout  & ( 
// (\alunit|Equal1~1_combout  & ((\alunit|LessThan1~4_combout ) # (\alunit|LessThan1~3_combout ))) ) )

	.dataa(!\alunit|Equal1~1_combout ),
	.datab(!\alunit|LessThan1~3_combout ),
	.datac(!\alunit|LessThan1~4_combout ),
	.datad(!\alunit|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\alunit|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|LessThan1~5 .extended_lut = "off";
defparam \alunit|LessThan1~5 .lut_mask = 64'h1515151515551555;
defparam \alunit|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N36
cyclonev_lcell_comb \alunit|Selector0~1 (
// Equation(s):
// \alunit|Selector0~1_combout  = ( !\alunit|Add0~13_sumout  & ( (!\alunit|Decoder0~0_combout  & (!\alunit|Add0~1_sumout  & (!\alunit|Add0~9_sumout  & !\alunit|Add0~5_sumout ))) ) )

	.dataa(!\alunit|Decoder0~0_combout ),
	.datab(!\alunit|Add0~1_sumout ),
	.datac(!\alunit|Add0~9_sumout ),
	.datad(!\alunit|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\alunit|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Selector0~1 .extended_lut = "off";
defparam \alunit|Selector0~1 .lut_mask = 64'h8000800000000000;
defparam \alunit|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N6
cyclonev_lcell_comb \alunit|Selector0~2 (
// Equation(s):
// \alunit|Selector0~2_combout  = ( !\alunit|Add0~53_sumout  & ( (\alunit|Selector0~1_combout  & (!\alunit|Add0~17_sumout  & (!\alunit|Add0~61_sumout  & !\alunit|Add0~49_sumout ))) ) )

	.dataa(!\alunit|Selector0~1_combout ),
	.datab(!\alunit|Add0~17_sumout ),
	.datac(!\alunit|Add0~61_sumout ),
	.datad(!\alunit|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\alunit|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Selector0~2 .extended_lut = "off";
defparam \alunit|Selector0~2 .lut_mask = 64'h4000400000000000;
defparam \alunit|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N24
cyclonev_lcell_comb \alunit|Selector0~6 (
// Equation(s):
// \alunit|Selector0~6_combout  = ( \alunit|LessThan1~5_combout  & ( \alunit|Selector0~2_combout  & ( ((\alunit|Selector0~4_combout ) # (\alunit|Selector0~0_combout )) # (\alunit|Selector0~5_combout ) ) ) ) # ( !\alunit|LessThan1~5_combout  & ( 
// \alunit|Selector0~2_combout  & ( (((\alunit|Selector0~5_combout  & !\alunit|LessThan1~10_combout )) # (\alunit|Selector0~4_combout )) # (\alunit|Selector0~0_combout ) ) ) ) # ( \alunit|LessThan1~5_combout  & ( !\alunit|Selector0~2_combout  & ( 
// (\alunit|Selector0~0_combout ) # (\alunit|Selector0~5_combout ) ) ) ) # ( !\alunit|LessThan1~5_combout  & ( !\alunit|Selector0~2_combout  & ( ((\alunit|Selector0~5_combout  & !\alunit|LessThan1~10_combout )) # (\alunit|Selector0~0_combout ) ) ) )

	.dataa(!\alunit|Selector0~5_combout ),
	.datab(!\alunit|Selector0~0_combout ),
	.datac(!\alunit|Selector0~4_combout ),
	.datad(!\alunit|LessThan1~10_combout ),
	.datae(!\alunit|LessThan1~5_combout ),
	.dataf(!\alunit|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Selector0~6 .extended_lut = "off";
defparam \alunit|Selector0~6 .lut_mask = 64'h773377777F3F7F7F;
defparam \alunit|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N57
cyclonev_lcell_comb \alunit|C (
// Equation(s):
// \alunit|C~combout  = ( \alunit|C~combout  & ( \alunit|Selector0~6_combout  ) ) # ( !\alunit|C~combout  & ( \alunit|Selector0~6_combout  & ( \alunit|Selector1~0_combout  ) ) ) # ( \alunit|C~combout  & ( !\alunit|Selector0~6_combout  & ( 
// !\alunit|Selector1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alunit|Selector1~0_combout ),
	.datae(!\alunit|C~combout ),
	.dataf(!\alunit|Selector0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|C~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|C .extended_lut = "off";
defparam \alunit|C .lut_mask = 64'h0000FF0000FFFFFF;
defparam \alunit|C .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N42
cyclonev_lcell_comb \alunit|Decoder0~1 (
// Equation(s):
// \alunit|Decoder0~1_combout  = ( !\alucont[3]~input_o  & ( \alucont[0]~input_o  & ( (!\alucont[1]~input_o  & (\alucont[2]~input_o  & !\alucont[4]~input_o )) ) ) )

	.dataa(!\alucont[1]~input_o ),
	.datab(!\alucont[2]~input_o ),
	.datac(!\alucont[4]~input_o ),
	.datad(gnd),
	.datae(!\alucont[3]~input_o ),
	.dataf(!\alucont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Decoder0~1 .extended_lut = "off";
defparam \alunit|Decoder0~1 .lut_mask = 64'h0000000020200000;
defparam \alunit|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N6
cyclonev_lcell_comb \alunit|L (
// Equation(s):
// \alunit|L~combout  = ( \alunit|Add1~61_sumout  & ( \alunit|L~combout  ) ) # ( !\alunit|Add1~61_sumout  & ( \alunit|L~combout  & ( !\alunit|Decoder0~1_combout  ) ) ) # ( \alunit|Add1~61_sumout  & ( !\alunit|L~combout  & ( \alunit|Decoder0~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\alunit|Decoder0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alunit|Add1~61_sumout ),
	.dataf(!\alunit|L~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|L~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|L .extended_lut = "off";
defparam \alunit|L .lut_mask = 64'h00003333CCCCFFFF;
defparam \alunit|L .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y23_N0
cyclonev_lcell_comb \alunit|Selector2~0 (
// Equation(s):
// \alunit|Selector2~0_combout  = ( \alunit|Add0~61_sumout  & ( (!\alunit|Add1~61_sumout  & (!\rf|rd2[15]~14_combout  & (!\alunit|Decoder0~0_combout  $ (\rf|rd1[15]~15_combout )))) # (\alunit|Add1~61_sumout  & (!\rf|rd1[15]~15_combout  & 
// (!\rf|rd2[15]~14_combout  $ (\alunit|Decoder0~0_combout )))) ) ) # ( !\alunit|Add0~61_sumout  & ( (!\alunit|Add1~61_sumout  & (\rf|rd1[15]~15_combout  & (!\rf|rd2[15]~14_combout  $ (!\alunit|Decoder0~0_combout )))) # (\alunit|Add1~61_sumout  & 
// (\rf|rd2[15]~14_combout  & (!\alunit|Decoder0~0_combout  $ (!\rf|rd1[15]~15_combout )))) ) )

	.dataa(!\rf|rd2[15]~14_combout ),
	.datab(!\alunit|Decoder0~0_combout ),
	.datac(!\rf|rd1[15]~15_combout ),
	.datad(!\alunit|Add1~61_sumout ),
	.datae(gnd),
	.dataf(!\alunit|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Selector2~0 .extended_lut = "off";
defparam \alunit|Selector2~0 .lut_mask = 64'h0614061482908290;
defparam \alunit|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y25_N0
cyclonev_lcell_comb \alunit|F (
// Equation(s):
// \alunit|F~combout  = ( \alunit|Selector2~0_combout  & ( (\alunit|Selector1~0_combout ) # (\alunit|F~combout ) ) ) # ( !\alunit|Selector2~0_combout  & ( (\alunit|F~combout  & !\alunit|Selector1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|F~combout ),
	.datad(!\alunit|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\alunit|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|F .extended_lut = "off";
defparam \alunit|F .lut_mask = 64'h0F000F000FFF0FFF;
defparam \alunit|F .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N12
cyclonev_lcell_comb \alunit|Equal1~3 (
// Equation(s):
// \alunit|Equal1~3_combout  = ( \rf|RAM~817_combout  & ( \rf|RAM~834_combout  & ( (!\rf|WideOr1~combout  & (((!\rf|WideOr0~combout )))) # (\rf|WideOr1~combout  & ((!\rf|RAM~562_combout  & (!\rf|RAM~800_combout  & !\rf|WideOr0~combout )) # 
// (\rf|RAM~562_combout  & (\rf|RAM~800_combout  & \rf|WideOr0~combout )))) ) ) ) # ( !\rf|RAM~817_combout  & ( \rf|RAM~834_combout  & ( (!\rf|WideOr1~combout  & (((!\rf|WideOr0~combout )))) # (\rf|WideOr1~combout  & (!\rf|RAM~562_combout  & 
// (!\rf|RAM~800_combout  $ (\rf|WideOr0~combout )))) ) ) ) # ( \rf|RAM~817_combout  & ( !\rf|RAM~834_combout  & ( (!\rf|WideOr1~combout  & (((!\rf|WideOr0~combout )))) # (\rf|WideOr1~combout  & (!\rf|RAM~800_combout  & (!\rf|RAM~562_combout  $ 
// (\rf|WideOr0~combout )))) ) ) ) # ( !\rf|RAM~817_combout  & ( !\rf|RAM~834_combout  & ( (!\rf|WideOr1~combout ) # ((!\rf|RAM~562_combout  & !\rf|RAM~800_combout )) ) ) )

	.dataa(!\rf|RAM~562_combout ),
	.datab(!\rf|RAM~800_combout ),
	.datac(!\rf|WideOr1~combout ),
	.datad(!\rf|WideOr0~combout ),
	.datae(!\rf|RAM~817_combout ),
	.dataf(!\rf|RAM~834_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Equal1~3 .extended_lut = "off";
defparam \alunit|Equal1~3 .lut_mask = 64'hF8F8F804F802F801;
defparam \alunit|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N54
cyclonev_lcell_comb \alunit|Equal1~4 (
// Equation(s):
// \alunit|Equal1~4_combout  = ( \rf|rd1[15]~15_combout  & ( (\rf|rd2[15]~14_combout  & (\alunit|Equal1~3_combout  & (!\rf|rd1[3]~3_combout  $ (\alunit|Mux9~0_combout )))) ) ) # ( !\rf|rd1[15]~15_combout  & ( (!\rf|rd2[15]~14_combout  & 
// (\alunit|Equal1~3_combout  & (!\rf|rd1[3]~3_combout  $ (\alunit|Mux9~0_combout )))) ) )

	.dataa(!\rf|rd2[15]~14_combout ),
	.datab(!\rf|rd1[3]~3_combout ),
	.datac(!\alunit|Mux9~0_combout ),
	.datad(!\alunit|Equal1~3_combout ),
	.datae(gnd),
	.dataf(!\rf|rd1[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Equal1~4 .extended_lut = "off";
defparam \alunit|Equal1~4 .lut_mask = 64'h0082008200410041;
defparam \alunit|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N36
cyclonev_lcell_comb \alunit|Equal1~5 (
// Equation(s):
// \alunit|Equal1~5_combout  = ( \alunit|Equal1~4_combout  & ( (\alunit|Equal1~0_combout  & (\alunit|Equal1~1_combout  & (!\rf|rd2[0]~0_combout  $ (\rf|rd1[0]~0_combout )))) ) )

	.dataa(!\rf|rd2[0]~0_combout ),
	.datab(!\rf|rd1[0]~0_combout ),
	.datac(!\alunit|Equal1~0_combout ),
	.datad(!\alunit|Equal1~1_combout ),
	.datae(!\alunit|Equal1~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Equal1~5 .extended_lut = "off";
defparam \alunit|Equal1~5 .lut_mask = 64'h0000000900000009;
defparam \alunit|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y25_N57
cyclonev_lcell_comb \alunit|Z (
// Equation(s):
// \alunit|Z~combout  = ( \alunit|Equal1~5_combout  & ( (\alunit|Z~combout ) # (\alunit|Decoder0~1_combout ) ) ) # ( !\alunit|Equal1~5_combout  & ( (!\alunit|Decoder0~1_combout  & \alunit|Z~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|Decoder0~1_combout ),
	.datad(!\alunit|Z~combout ),
	.datae(gnd),
	.dataf(!\alunit|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|Z~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|Z .extended_lut = "off";
defparam \alunit|Z .lut_mask = 64'h00F000F00FFF0FFF;
defparam \alunit|Z .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N24
cyclonev_lcell_comb \alunit|N~0 (
// Equation(s):
// \alunit|N~0_combout  = ( \alunit|LessThan1~10_combout  & ( (!\rf|rd2[15]~14_combout  & ((\rf|rd1[15]~15_combout ) # (\alunit|LessThan1~5_combout ))) # (\rf|rd2[15]~14_combout  & (\alunit|LessThan1~5_combout  & \rf|rd1[15]~15_combout )) ) ) # ( 
// !\alunit|LessThan1~10_combout  & ( (!\rf|rd2[15]~14_combout ) # (\rf|rd1[15]~15_combout ) ) )

	.dataa(gnd),
	.datab(!\rf|rd2[15]~14_combout ),
	.datac(!\alunit|LessThan1~5_combout ),
	.datad(!\rf|rd1[15]~15_combout ),
	.datae(gnd),
	.dataf(!\alunit|LessThan1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|N~0 .extended_lut = "off";
defparam \alunit|N~0 .lut_mask = 64'hCCFFCCFF0CCF0CCF;
defparam \alunit|N~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N9
cyclonev_lcell_comb \alunit|N (
// Equation(s):
// \alunit|N~combout  = ( \alunit|N~0_combout  & ( (\alunit|Decoder0~1_combout ) # (\alunit|N~combout ) ) ) # ( !\alunit|N~0_combout  & ( (\alunit|N~combout  & !\alunit|Decoder0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alunit|N~combout ),
	.datad(!\alunit|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\alunit|N~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alunit|N~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alunit|N .extended_lut = "off";
defparam \alunit|N .lut_mask = 64'h0F000F000FFF0FFF;
defparam \alunit|N .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \alucont[5]~input (
	.i(alucont[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alucont[5]~input_o ));
// synopsys translate_off
defparam \alucont[5]~input .bus_hold = "false";
defparam \alucont[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
