

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'
================================================================
* Date:           Sun Dec  7 21:53:54 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.264 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    612|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    153|    -|
|Register         |        -|    -|     499|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     499|    765|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |icmp_ln45_10_fu_248_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_11_fu_258_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_12_fu_268_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_13_fu_278_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_14_fu_288_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_15_fu_298_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_1_fu_158_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_2_fu_168_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_3_fu_178_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_4_fu_188_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_5_fu_198_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_6_fu_208_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_7_fu_218_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_8_fu_228_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_9_fu_238_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_fu_148_p2        |      icmp|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |datareg_10_fu_364_p3       |    select|   0|  0|  15|           1|          15|
    |datareg_11_fu_370_p3       |    select|   0|  0|  15|           1|          15|
    |datareg_12_fu_376_p3       |    select|   0|  0|  15|           1|          15|
    |datareg_13_fu_382_p3       |    select|   0|  0|  15|           1|          15|
    |datareg_14_fu_388_p3       |    select|   0|  0|  15|           1|          15|
    |datareg_15_fu_394_p3       |    select|   0|  0|  15|           1|          15|
    |datareg_1_fu_310_p3        |    select|   0|  0|  15|           1|          15|
    |datareg_2_fu_316_p3        |    select|   0|  0|  15|           1|          15|
    |datareg_3_fu_322_p3        |    select|   0|  0|  15|           1|          15|
    |datareg_4_fu_328_p3        |    select|   0|  0|  15|           1|          15|
    |datareg_5_fu_334_p3        |    select|   0|  0|  15|           1|          15|
    |datareg_6_fu_340_p3        |    select|   0|  0|  15|           1|          15|
    |datareg_7_fu_346_p3        |    select|   0|  0|  15|           1|          15|
    |datareg_8_fu_352_p3        |    select|   0|  0|  15|           1|          15|
    |datareg_9_fu_358_p3        |    select|   0|  0|  15|           1|          15|
    |datareg_fu_304_p3          |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 612|         274|         259|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |ap_return_0   |   9|          2|   15|         30|
    |ap_return_1   |   9|          2|   15|         30|
    |ap_return_10  |   9|          2|   15|         30|
    |ap_return_11  |   9|          2|   15|         30|
    |ap_return_12  |   9|          2|   15|         30|
    |ap_return_13  |   9|          2|   15|         30|
    |ap_return_14  |   9|          2|   15|         30|
    |ap_return_15  |   9|          2|   15|         30|
    |ap_return_2   |   9|          2|   15|         30|
    |ap_return_3   |   9|          2|   15|         30|
    |ap_return_4   |   9|          2|   15|         30|
    |ap_return_5   |   9|          2|   15|         30|
    |ap_return_6   |   9|          2|   15|         30|
    |ap_return_7   |   9|          2|   15|         30|
    |ap_return_8   |   9|          2|   15|         30|
    |ap_return_9   |   9|          2|   15|         30|
    +--------------+----+-----------+-----+-----------+
    |Total         | 153|         34|  241|        482|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_0_preg         |  15|   0|   15|          0|
    |ap_return_10_preg        |  15|   0|   15|          0|
    |ap_return_11_preg        |  15|   0|   15|          0|
    |ap_return_12_preg        |  15|   0|   15|          0|
    |ap_return_13_preg        |  15|   0|   15|          0|
    |ap_return_14_preg        |  15|   0|   15|          0|
    |ap_return_15_preg        |  15|   0|   15|          0|
    |ap_return_1_preg         |  15|   0|   15|          0|
    |ap_return_2_preg         |  15|   0|   15|          0|
    |ap_return_3_preg         |  15|   0|   15|          0|
    |ap_return_4_preg         |  15|   0|   15|          0|
    |ap_return_5_preg         |  15|   0|   15|          0|
    |ap_return_6_preg         |  15|   0|   15|          0|
    |ap_return_7_preg         |  15|   0|   15|          0|
    |ap_return_8_preg         |  15|   0|   15|          0|
    |ap_return_9_preg         |  15|   0|   15|          0|
    |icmp_ln45_10_reg_601     |   1|   0|    1|          0|
    |icmp_ln45_11_reg_611     |   1|   0|    1|          0|
    |icmp_ln45_12_reg_621     |   1|   0|    1|          0|
    |icmp_ln45_13_reg_631     |   1|   0|    1|          0|
    |icmp_ln45_14_reg_641     |   1|   0|    1|          0|
    |icmp_ln45_15_reg_651     |   1|   0|    1|          0|
    |icmp_ln45_1_reg_511      |   1|   0|    1|          0|
    |icmp_ln45_2_reg_521      |   1|   0|    1|          0|
    |icmp_ln45_3_reg_531      |   1|   0|    1|          0|
    |icmp_ln45_4_reg_541      |   1|   0|    1|          0|
    |icmp_ln45_5_reg_551      |   1|   0|    1|          0|
    |icmp_ln45_6_reg_561      |   1|   0|    1|          0|
    |icmp_ln45_7_reg_571      |   1|   0|    1|          0|
    |icmp_ln45_8_reg_581      |   1|   0|    1|          0|
    |icmp_ln45_9_reg_591      |   1|   0|    1|          0|
    |icmp_ln45_reg_501        |   1|   0|    1|          0|
    |trunc_ln42_10_reg_596    |  15|   0|   15|          0|
    |trunc_ln42_11_reg_606    |  15|   0|   15|          0|
    |trunc_ln42_12_reg_616    |  15|   0|   15|          0|
    |trunc_ln42_13_reg_626    |  15|   0|   15|          0|
    |trunc_ln42_14_reg_636    |  15|   0|   15|          0|
    |trunc_ln42_15_reg_646    |  15|   0|   15|          0|
    |trunc_ln42_1_reg_506     |  15|   0|   15|          0|
    |trunc_ln42_2_reg_516     |  15|   0|   15|          0|
    |trunc_ln42_3_reg_526     |  15|   0|   15|          0|
    |trunc_ln42_4_reg_536     |  15|   0|   15|          0|
    |trunc_ln42_5_reg_546     |  15|   0|   15|          0|
    |trunc_ln42_6_reg_556     |  15|   0|   15|          0|
    |trunc_ln42_7_reg_566     |  15|   0|   15|          0|
    |trunc_ln42_8_reg_576     |  15|   0|   15|          0|
    |trunc_ln42_9_reg_586     |  15|   0|   15|          0|
    |trunc_ln42_reg_496       |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 499|   0|  499|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+--------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_0   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_1   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_2   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_3   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_4   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_5   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_6   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_7   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_8   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_9   |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_10  |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_11  |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_12  |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_13  |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_14  |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_15  |  out|   15|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|p_read        |   in|   16|     ap_none|                                                                  p_read|        scalar|
|p_read1       |   in|   16|     ap_none|                                                                 p_read1|        scalar|
|p_read2       |   in|   16|     ap_none|                                                                 p_read2|        scalar|
|p_read3       |   in|   16|     ap_none|                                                                 p_read3|        scalar|
|p_read4       |   in|   16|     ap_none|                                                                 p_read4|        scalar|
|p_read5       |   in|   16|     ap_none|                                                                 p_read5|        scalar|
|p_read6       |   in|   16|     ap_none|                                                                 p_read6|        scalar|
|p_read7       |   in|   16|     ap_none|                                                                 p_read7|        scalar|
|p_read8       |   in|   16|     ap_none|                                                                 p_read8|        scalar|
|p_read9       |   in|   16|     ap_none|                                                                 p_read9|        scalar|
|p_read10      |   in|   16|     ap_none|                                                                p_read10|        scalar|
|p_read11      |   in|   16|     ap_none|                                                                p_read11|        scalar|
|p_read12      |   in|   16|     ap_none|                                                                p_read12|        scalar|
|p_read13      |   in|   16|     ap_none|                                                                p_read13|        scalar|
|p_read14      |   in|   16|     ap_none|                                                                p_read14|        scalar|
|p_read15      |   in|   16|     ap_none|                                                                p_read15|        scalar|
+--------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.26>
ST_1 : Operation 3 [1/1] (2.18ns)   --->   "%p_read_65 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read_65' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (2.18ns)   --->   "%p_read_66 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read_66' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (2.18ns)   --->   "%p_read_67 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read_67' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (2.18ns)   --->   "%p_read_68 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'p_read_68' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (2.18ns)   --->   "%p_read_69 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'p_read_69' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "%p_read1026 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'p_read1026' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (2.18ns)   --->   "%p_read925 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'p_read925' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (2.18ns)   --->   "%p_read824 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'p_read824' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%p_read723 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'p_read723' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (2.18ns)   --->   "%p_read622 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'p_read622' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (2.18ns)   --->   "%p_read521 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'read' 'p_read521' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (2.18ns)   --->   "%p_read420 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'read' 'p_read420' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (2.18ns)   --->   "%p_read319 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'read' 'p_read319' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (2.18ns)   --->   "%p_read218 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'read' 'p_read218' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (2.18ns)   --->   "%p_read117 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'read' 'p_read117' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (2.18ns)   --->   "%p_read16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'read' 'p_read16' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i16 %p_read16" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 19 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.07ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %p_read16, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i16 %p_read117" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 21 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.07ns)   --->   "%icmp_ln45_1 = icmp_sgt  i16 %p_read117, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i16 %p_read218" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 23 'trunc' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%icmp_ln45_2 = icmp_sgt  i16 %p_read218, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i16 %p_read319" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 25 'trunc' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%icmp_ln45_3 = icmp_sgt  i16 %p_read319, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 26 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i16 %p_read420" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 27 'trunc' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.07ns)   --->   "%icmp_ln45_4 = icmp_sgt  i16 %p_read420, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 28 'icmp' 'icmp_ln45_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = trunc i16 %p_read521" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 29 'trunc' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.07ns)   --->   "%icmp_ln45_5 = icmp_sgt  i16 %p_read521, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 30 'icmp' 'icmp_ln45_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = trunc i16 %p_read622" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 31 'trunc' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.07ns)   --->   "%icmp_ln45_6 = icmp_sgt  i16 %p_read622, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 32 'icmp' 'icmp_ln45_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = trunc i16 %p_read723" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 33 'trunc' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.07ns)   --->   "%icmp_ln45_7 = icmp_sgt  i16 %p_read723, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 34 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = trunc i16 %p_read824" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 35 'trunc' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.07ns)   --->   "%icmp_ln45_8 = icmp_sgt  i16 %p_read824, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 36 'icmp' 'icmp_ln45_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = trunc i16 %p_read925" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 37 'trunc' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.07ns)   --->   "%icmp_ln45_9 = icmp_sgt  i16 %p_read925, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 38 'icmp' 'icmp_ln45_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = trunc i16 %p_read1026" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 39 'trunc' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.07ns)   --->   "%icmp_ln45_10 = icmp_sgt  i16 %p_read1026, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 40 'icmp' 'icmp_ln45_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = trunc i16 %p_read_69" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 41 'trunc' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.07ns)   --->   "%icmp_ln45_11 = icmp_sgt  i16 %p_read_69, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'icmp' 'icmp_ln45_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = trunc i16 %p_read_68" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 43 'trunc' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.07ns)   --->   "%icmp_ln45_12 = icmp_sgt  i16 %p_read_68, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 44 'icmp' 'icmp_ln45_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = trunc i16 %p_read_67" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 45 'trunc' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.07ns)   --->   "%icmp_ln45_13 = icmp_sgt  i16 %p_read_67, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 46 'icmp' 'icmp_ln45_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = trunc i16 %p_read_66" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 47 'trunc' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.07ns)   --->   "%icmp_ln45_14 = icmp_sgt  i16 %p_read_66, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 48 'icmp' 'icmp_ln45_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = trunc i16 %p_read_65" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 49 'trunc' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.07ns)   --->   "%icmp_ln45_15 = icmp_sgt  i16 %p_read_65, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 50 'icmp' 'icmp_ln45_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 51 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.75ns)   --->   "%datareg = select i1 %icmp_ln45, i15 %trunc_ln42, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 52 'select' 'datareg' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.75ns)   --->   "%datareg_1 = select i1 %icmp_ln45_1, i15 %trunc_ln42_1, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 53 'select' 'datareg_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.75ns)   --->   "%datareg_2 = select i1 %icmp_ln45_2, i15 %trunc_ln42_2, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 54 'select' 'datareg_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.75ns)   --->   "%datareg_3 = select i1 %icmp_ln45_3, i15 %trunc_ln42_3, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 55 'select' 'datareg_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.75ns)   --->   "%datareg_4 = select i1 %icmp_ln45_4, i15 %trunc_ln42_4, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 56 'select' 'datareg_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.75ns)   --->   "%datareg_5 = select i1 %icmp_ln45_5, i15 %trunc_ln42_5, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 57 'select' 'datareg_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.75ns)   --->   "%datareg_6 = select i1 %icmp_ln45_6, i15 %trunc_ln42_6, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 58 'select' 'datareg_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.75ns)   --->   "%datareg_7 = select i1 %icmp_ln45_7, i15 %trunc_ln42_7, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 59 'select' 'datareg_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.75ns)   --->   "%datareg_8 = select i1 %icmp_ln45_8, i15 %trunc_ln42_8, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 60 'select' 'datareg_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.75ns)   --->   "%datareg_9 = select i1 %icmp_ln45_9, i15 %trunc_ln42_9, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 61 'select' 'datareg_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.75ns)   --->   "%datareg_10 = select i1 %icmp_ln45_10, i15 %trunc_ln42_10, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 62 'select' 'datareg_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.75ns)   --->   "%datareg_11 = select i1 %icmp_ln45_11, i15 %trunc_ln42_11, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 63 'select' 'datareg_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.75ns)   --->   "%datareg_12 = select i1 %icmp_ln45_12, i15 %trunc_ln42_12, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 64 'select' 'datareg_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.75ns)   --->   "%datareg_13 = select i1 %icmp_ln45_13, i15 %trunc_ln42_13, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 65 'select' 'datareg_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.75ns)   --->   "%datareg_14 = select i1 %icmp_ln45_14, i15 %trunc_ln42_14, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 66 'select' 'datareg_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.75ns)   --->   "%datareg_15 = select i1 %icmp_ln45_15, i15 %trunc_ln42_15, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 67 'select' 'datareg_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mrv = insertvalue i240 <undef>, i15 %datareg" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 68 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i240 %mrv, i15 %datareg_1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 69 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i240 %mrv_1, i15 %datareg_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 70 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i240 %mrv_2, i15 %datareg_3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 71 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i240 %mrv_3, i15 %datareg_4" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 72 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i240 %mrv_4, i15 %datareg_5" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 73 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i240 %mrv_5, i15 %datareg_6" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 74 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i240 %mrv_6, i15 %datareg_7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 75 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i240 %mrv_7, i15 %datareg_8" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 76 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i240 %mrv_8, i15 %datareg_9" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 77 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i240 %mrv_9, i15 %datareg_10" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 78 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i240 %mrv_s, i15 %datareg_11" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 79 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i240 %mrv_10, i15 %datareg_12" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 80 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i240 %mrv_11, i15 %datareg_13" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 81 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i240 %mrv_12, i15 %datareg_14" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 82 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i240 %mrv_13, i15 %datareg_15" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 83 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i240 %mrv_14" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 84 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_65         (read        ) [ 000]
p_read_66         (read        ) [ 000]
p_read_67         (read        ) [ 000]
p_read_68         (read        ) [ 000]
p_read_69         (read        ) [ 000]
p_read1026        (read        ) [ 000]
p_read925         (read        ) [ 000]
p_read824         (read        ) [ 000]
p_read723         (read        ) [ 000]
p_read622         (read        ) [ 000]
p_read521         (read        ) [ 000]
p_read420         (read        ) [ 000]
p_read319         (read        ) [ 000]
p_read218         (read        ) [ 000]
p_read117         (read        ) [ 000]
p_read16          (read        ) [ 000]
trunc_ln42        (trunc       ) [ 011]
icmp_ln45         (icmp        ) [ 011]
trunc_ln42_1      (trunc       ) [ 011]
icmp_ln45_1       (icmp        ) [ 011]
trunc_ln42_2      (trunc       ) [ 011]
icmp_ln45_2       (icmp        ) [ 011]
trunc_ln42_3      (trunc       ) [ 011]
icmp_ln45_3       (icmp        ) [ 011]
trunc_ln42_4      (trunc       ) [ 011]
icmp_ln45_4       (icmp        ) [ 011]
trunc_ln42_5      (trunc       ) [ 011]
icmp_ln45_5       (icmp        ) [ 011]
trunc_ln42_6      (trunc       ) [ 011]
icmp_ln45_6       (icmp        ) [ 011]
trunc_ln42_7      (trunc       ) [ 011]
icmp_ln45_7       (icmp        ) [ 011]
trunc_ln42_8      (trunc       ) [ 011]
icmp_ln45_8       (icmp        ) [ 011]
trunc_ln42_9      (trunc       ) [ 011]
icmp_ln45_9       (icmp        ) [ 011]
trunc_ln42_10     (trunc       ) [ 011]
icmp_ln45_10      (icmp        ) [ 011]
trunc_ln42_11     (trunc       ) [ 011]
icmp_ln45_11      (icmp        ) [ 011]
trunc_ln42_12     (trunc       ) [ 011]
icmp_ln45_12      (icmp        ) [ 011]
trunc_ln42_13     (trunc       ) [ 011]
icmp_ln45_13      (icmp        ) [ 011]
trunc_ln42_14     (trunc       ) [ 011]
icmp_ln45_14      (icmp        ) [ 011]
trunc_ln42_15     (trunc       ) [ 011]
icmp_ln45_15      (icmp        ) [ 011]
specpipeline_ln40 (specpipeline) [ 000]
datareg           (select      ) [ 000]
datareg_1         (select      ) [ 000]
datareg_2         (select      ) [ 000]
datareg_3         (select      ) [ 000]
datareg_4         (select      ) [ 000]
datareg_5         (select      ) [ 000]
datareg_6         (select      ) [ 000]
datareg_7         (select      ) [ 000]
datareg_8         (select      ) [ 000]
datareg_9         (select      ) [ 000]
datareg_10        (select      ) [ 000]
datareg_11        (select      ) [ 000]
datareg_12        (select      ) [ 000]
datareg_13        (select      ) [ 000]
datareg_14        (select      ) [ 000]
datareg_15        (select      ) [ 000]
mrv               (insertvalue ) [ 000]
mrv_1             (insertvalue ) [ 000]
mrv_2             (insertvalue ) [ 000]
mrv_3             (insertvalue ) [ 000]
mrv_4             (insertvalue ) [ 000]
mrv_5             (insertvalue ) [ 000]
mrv_6             (insertvalue ) [ 000]
mrv_7             (insertvalue ) [ 000]
mrv_8             (insertvalue ) [ 000]
mrv_9             (insertvalue ) [ 000]
mrv_s             (insertvalue ) [ 000]
mrv_10            (insertvalue ) [ 000]
mrv_11            (insertvalue ) [ 000]
mrv_12            (insertvalue ) [ 000]
mrv_13            (insertvalue ) [ 000]
mrv_14            (insertvalue ) [ 000]
ret_ln50          (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_65_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_65/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_66_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_66/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_67_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_67/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_68_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_68/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_69_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_69/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read1026_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1026/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read925_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read925/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read824_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read824/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read723_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read723/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read622_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read622/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read521_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read521/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read420_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read420/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read319_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read319/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read218_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read218/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read117_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read117/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read16_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln42_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln45_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln42_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln45_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln42_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln45_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln42_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln45_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln42_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln45_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln42_5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln45_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln42_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_6/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln45_6_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_6/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln42_7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_7/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln45_7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_7/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln42_8_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_8/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln45_8_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_8/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln42_9_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_9/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln45_9_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_9/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln42_10_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_10/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln45_10_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_10/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln42_11_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_11/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln45_11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_11/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln42_12_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_12/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln45_12_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_12/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln42_13_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_13/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln45_13_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_13/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln42_14_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_14/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln45_14_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_14/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln42_15_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_15/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln45_15_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_15/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="datareg_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="15" slack="1"/>
<pin id="307" dir="0" index="2" bw="15" slack="0"/>
<pin id="308" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="datareg_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="15" slack="1"/>
<pin id="313" dir="0" index="2" bw="15" slack="0"/>
<pin id="314" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="datareg_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="15" slack="1"/>
<pin id="319" dir="0" index="2" bw="15" slack="0"/>
<pin id="320" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="datareg_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="15" slack="1"/>
<pin id="325" dir="0" index="2" bw="15" slack="0"/>
<pin id="326" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="datareg_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="15" slack="1"/>
<pin id="331" dir="0" index="2" bw="15" slack="0"/>
<pin id="332" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_4/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="datareg_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="15" slack="1"/>
<pin id="337" dir="0" index="2" bw="15" slack="0"/>
<pin id="338" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_5/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="datareg_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="15" slack="1"/>
<pin id="343" dir="0" index="2" bw="15" slack="0"/>
<pin id="344" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_6/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="datareg_7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="15" slack="1"/>
<pin id="349" dir="0" index="2" bw="15" slack="0"/>
<pin id="350" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_7/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="datareg_8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="15" slack="1"/>
<pin id="355" dir="0" index="2" bw="15" slack="0"/>
<pin id="356" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_8/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="datareg_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="15" slack="1"/>
<pin id="361" dir="0" index="2" bw="15" slack="0"/>
<pin id="362" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_9/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="datareg_10_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="15" slack="1"/>
<pin id="367" dir="0" index="2" bw="15" slack="0"/>
<pin id="368" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_10/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="datareg_11_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="15" slack="1"/>
<pin id="373" dir="0" index="2" bw="15" slack="0"/>
<pin id="374" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_11/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="datareg_12_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="15" slack="1"/>
<pin id="379" dir="0" index="2" bw="15" slack="0"/>
<pin id="380" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_12/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="datareg_13_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="15" slack="1"/>
<pin id="385" dir="0" index="2" bw="15" slack="0"/>
<pin id="386" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_13/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="datareg_14_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="15" slack="1"/>
<pin id="391" dir="0" index="2" bw="15" slack="0"/>
<pin id="392" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_14/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="datareg_15_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="15" slack="1"/>
<pin id="397" dir="0" index="2" bw="15" slack="0"/>
<pin id="398" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_15/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mrv_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="240" slack="0"/>
<pin id="402" dir="0" index="1" bw="15" slack="0"/>
<pin id="403" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mrv_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="240" slack="0"/>
<pin id="408" dir="0" index="1" bw="15" slack="0"/>
<pin id="409" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mrv_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="240" slack="0"/>
<pin id="414" dir="0" index="1" bw="15" slack="0"/>
<pin id="415" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mrv_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="240" slack="0"/>
<pin id="420" dir="0" index="1" bw="15" slack="0"/>
<pin id="421" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mrv_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="240" slack="0"/>
<pin id="426" dir="0" index="1" bw="15" slack="0"/>
<pin id="427" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mrv_5_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="240" slack="0"/>
<pin id="432" dir="0" index="1" bw="15" slack="0"/>
<pin id="433" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mrv_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="240" slack="0"/>
<pin id="438" dir="0" index="1" bw="15" slack="0"/>
<pin id="439" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mrv_7_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="240" slack="0"/>
<pin id="444" dir="0" index="1" bw="15" slack="0"/>
<pin id="445" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mrv_8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="240" slack="0"/>
<pin id="450" dir="0" index="1" bw="15" slack="0"/>
<pin id="451" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="mrv_9_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="240" slack="0"/>
<pin id="456" dir="0" index="1" bw="15" slack="0"/>
<pin id="457" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mrv_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="240" slack="0"/>
<pin id="462" dir="0" index="1" bw="15" slack="0"/>
<pin id="463" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="mrv_10_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="240" slack="0"/>
<pin id="468" dir="0" index="1" bw="15" slack="0"/>
<pin id="469" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mrv_11_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="240" slack="0"/>
<pin id="474" dir="0" index="1" bw="15" slack="0"/>
<pin id="475" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="mrv_12_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="240" slack="0"/>
<pin id="480" dir="0" index="1" bw="15" slack="0"/>
<pin id="481" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mrv_13_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="240" slack="0"/>
<pin id="486" dir="0" index="1" bw="15" slack="0"/>
<pin id="487" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mrv_14_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="240" slack="0"/>
<pin id="492" dir="0" index="1" bw="15" slack="0"/>
<pin id="493" dir="1" index="2" bw="240" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="trunc_ln42_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="15" slack="1"/>
<pin id="498" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="501" class="1005" name="icmp_ln45_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="506" class="1005" name="trunc_ln42_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="15" slack="1"/>
<pin id="508" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="icmp_ln45_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln42_2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="15" slack="1"/>
<pin id="518" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_2 "/>
</bind>
</comp>

<comp id="521" class="1005" name="icmp_ln45_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="trunc_ln42_3_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="15" slack="1"/>
<pin id="528" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_3 "/>
</bind>
</comp>

<comp id="531" class="1005" name="icmp_ln45_3_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="trunc_ln42_4_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="15" slack="1"/>
<pin id="538" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_4 "/>
</bind>
</comp>

<comp id="541" class="1005" name="icmp_ln45_4_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_4 "/>
</bind>
</comp>

<comp id="546" class="1005" name="trunc_ln42_5_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="15" slack="1"/>
<pin id="548" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_5 "/>
</bind>
</comp>

<comp id="551" class="1005" name="icmp_ln45_5_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_5 "/>
</bind>
</comp>

<comp id="556" class="1005" name="trunc_ln42_6_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="1"/>
<pin id="558" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_6 "/>
</bind>
</comp>

<comp id="561" class="1005" name="icmp_ln45_6_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_6 "/>
</bind>
</comp>

<comp id="566" class="1005" name="trunc_ln42_7_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="1"/>
<pin id="568" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_7 "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln45_7_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_7 "/>
</bind>
</comp>

<comp id="576" class="1005" name="trunc_ln42_8_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="15" slack="1"/>
<pin id="578" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_8 "/>
</bind>
</comp>

<comp id="581" class="1005" name="icmp_ln45_8_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_8 "/>
</bind>
</comp>

<comp id="586" class="1005" name="trunc_ln42_9_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="15" slack="1"/>
<pin id="588" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_9 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln45_9_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_9 "/>
</bind>
</comp>

<comp id="596" class="1005" name="trunc_ln42_10_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="15" slack="1"/>
<pin id="598" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_10 "/>
</bind>
</comp>

<comp id="601" class="1005" name="icmp_ln45_10_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_10 "/>
</bind>
</comp>

<comp id="606" class="1005" name="trunc_ln42_11_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="15" slack="1"/>
<pin id="608" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_11 "/>
</bind>
</comp>

<comp id="611" class="1005" name="icmp_ln45_11_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_11 "/>
</bind>
</comp>

<comp id="616" class="1005" name="trunc_ln42_12_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="15" slack="1"/>
<pin id="618" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_12 "/>
</bind>
</comp>

<comp id="621" class="1005" name="icmp_ln45_12_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_12 "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln42_13_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="1"/>
<pin id="628" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_13 "/>
</bind>
</comp>

<comp id="631" class="1005" name="icmp_ln45_13_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_13 "/>
</bind>
</comp>

<comp id="636" class="1005" name="trunc_ln42_14_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="15" slack="1"/>
<pin id="638" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_14 "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln45_14_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_14 "/>
</bind>
</comp>

<comp id="646" class="1005" name="trunc_ln42_15_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="15" slack="1"/>
<pin id="648" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_15 "/>
</bind>
</comp>

<comp id="651" class="1005" name="icmp_ln45_15_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="32" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="28" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="138" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="132" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="132" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="126" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="126" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="120" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="120" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="114" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="114" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="108" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="108" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="102" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="102" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="96" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="96" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="90" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="90" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="84" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="84" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="78" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="78" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="72" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="72" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="66" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="66" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="60" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="60" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="54" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="54" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="48" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="48" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="44" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="304" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="310" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="316" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="322" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="328" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="334" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="340" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="346" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="352" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="358" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="364" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="370" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="376" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="382" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="388" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="394" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="144" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="504"><net_src comp="148" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="509"><net_src comp="154" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="514"><net_src comp="158" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="519"><net_src comp="164" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="524"><net_src comp="168" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="529"><net_src comp="174" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="534"><net_src comp="178" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="539"><net_src comp="184" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="544"><net_src comp="188" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="549"><net_src comp="194" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="554"><net_src comp="198" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="559"><net_src comp="204" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="564"><net_src comp="208" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="569"><net_src comp="214" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="574"><net_src comp="218" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="579"><net_src comp="224" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="584"><net_src comp="228" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="589"><net_src comp="234" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="594"><net_src comp="238" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="599"><net_src comp="244" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="604"><net_src comp="248" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="609"><net_src comp="254" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="614"><net_src comp="258" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="619"><net_src comp="264" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="624"><net_src comp="268" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="629"><net_src comp="274" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="634"><net_src comp="278" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="639"><net_src comp="284" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="644"><net_src comp="288" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="649"><net_src comp="294" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="654"><net_src comp="298" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="394" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: p_read5 | {}
	Port: p_read6 | {}
	Port: p_read7 | {}
	Port: p_read8 | {}
	Port: p_read9 | {}
	Port: p_read10 | {}
	Port: p_read11 | {}
	Port: p_read12 | {}
	Port: p_read13 | {}
	Port: p_read14 | {}
	Port: p_read15 | {}
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read1 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read2 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read3 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read4 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read5 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read6 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read7 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read8 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read9 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read10 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read11 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read12 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read13 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read14 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : p_read15 | {1 }
  - Chain level:
	State 1
	State 2
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_s : 11
		mrv_10 : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		ret_ln50 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln45_fu_148   |    0    |    23   |
|          |   icmp_ln45_1_fu_158  |    0    |    23   |
|          |   icmp_ln45_2_fu_168  |    0    |    23   |
|          |   icmp_ln45_3_fu_178  |    0    |    23   |
|          |   icmp_ln45_4_fu_188  |    0    |    23   |
|          |   icmp_ln45_5_fu_198  |    0    |    23   |
|          |   icmp_ln45_6_fu_208  |    0    |    23   |
|   icmp   |   icmp_ln45_7_fu_218  |    0    |    23   |
|          |   icmp_ln45_8_fu_228  |    0    |    23   |
|          |   icmp_ln45_9_fu_238  |    0    |    23   |
|          |  icmp_ln45_10_fu_248  |    0    |    23   |
|          |  icmp_ln45_11_fu_258  |    0    |    23   |
|          |  icmp_ln45_12_fu_268  |    0    |    23   |
|          |  icmp_ln45_13_fu_278  |    0    |    23   |
|          |  icmp_ln45_14_fu_288  |    0    |    23   |
|          |  icmp_ln45_15_fu_298  |    0    |    23   |
|----------|-----------------------|---------|---------|
|          |     datareg_fu_304    |    0    |    15   |
|          |    datareg_1_fu_310   |    0    |    15   |
|          |    datareg_2_fu_316   |    0    |    15   |
|          |    datareg_3_fu_322   |    0    |    15   |
|          |    datareg_4_fu_328   |    0    |    15   |
|          |    datareg_5_fu_334   |    0    |    15   |
|          |    datareg_6_fu_340   |    0    |    15   |
|  select  |    datareg_7_fu_346   |    0    |    15   |
|          |    datareg_8_fu_352   |    0    |    15   |
|          |    datareg_9_fu_358   |    0    |    15   |
|          |   datareg_10_fu_364   |    0    |    15   |
|          |   datareg_11_fu_370   |    0    |    15   |
|          |   datareg_12_fu_376   |    0    |    15   |
|          |   datareg_13_fu_382   |    0    |    15   |
|          |   datareg_14_fu_388   |    0    |    15   |
|          |   datareg_15_fu_394   |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |  p_read_65_read_fu_48 |    0    |    0    |
|          |  p_read_66_read_fu_54 |    0    |    0    |
|          |  p_read_67_read_fu_60 |    0    |    0    |
|          |  p_read_68_read_fu_66 |    0    |    0    |
|          |  p_read_69_read_fu_72 |    0    |    0    |
|          | p_read1026_read_fu_78 |    0    |    0    |
|          |  p_read925_read_fu_84 |    0    |    0    |
|   read   |  p_read824_read_fu_90 |    0    |    0    |
|          |  p_read723_read_fu_96 |    0    |    0    |
|          | p_read622_read_fu_102 |    0    |    0    |
|          | p_read521_read_fu_108 |    0    |    0    |
|          | p_read420_read_fu_114 |    0    |    0    |
|          | p_read319_read_fu_120 |    0    |    0    |
|          | p_read218_read_fu_126 |    0    |    0    |
|          | p_read117_read_fu_132 |    0    |    0    |
|          |  p_read16_read_fu_138 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln42_fu_144   |    0    |    0    |
|          |  trunc_ln42_1_fu_154  |    0    |    0    |
|          |  trunc_ln42_2_fu_164  |    0    |    0    |
|          |  trunc_ln42_3_fu_174  |    0    |    0    |
|          |  trunc_ln42_4_fu_184  |    0    |    0    |
|          |  trunc_ln42_5_fu_194  |    0    |    0    |
|          |  trunc_ln42_6_fu_204  |    0    |    0    |
|   trunc  |  trunc_ln42_7_fu_214  |    0    |    0    |
|          |  trunc_ln42_8_fu_224  |    0    |    0    |
|          |  trunc_ln42_9_fu_234  |    0    |    0    |
|          |  trunc_ln42_10_fu_244 |    0    |    0    |
|          |  trunc_ln42_11_fu_254 |    0    |    0    |
|          |  trunc_ln42_12_fu_264 |    0    |    0    |
|          |  trunc_ln42_13_fu_274 |    0    |    0    |
|          |  trunc_ln42_14_fu_284 |    0    |    0    |
|          |  trunc_ln42_15_fu_294 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       mrv_fu_400      |    0    |    0    |
|          |      mrv_1_fu_406     |    0    |    0    |
|          |      mrv_2_fu_412     |    0    |    0    |
|          |      mrv_3_fu_418     |    0    |    0    |
|          |      mrv_4_fu_424     |    0    |    0    |
|          |      mrv_5_fu_430     |    0    |    0    |
|          |      mrv_6_fu_436     |    0    |    0    |
|insertvalue|      mrv_7_fu_442     |    0    |    0    |
|          |      mrv_8_fu_448     |    0    |    0    |
|          |      mrv_9_fu_454     |    0    |    0    |
|          |      mrv_s_fu_460     |    0    |    0    |
|          |     mrv_10_fu_466     |    0    |    0    |
|          |     mrv_11_fu_472     |    0    |    0    |
|          |     mrv_12_fu_478     |    0    |    0    |
|          |     mrv_13_fu_484     |    0    |    0    |
|          |     mrv_14_fu_490     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   608   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| icmp_ln45_10_reg_601|    1   |
| icmp_ln45_11_reg_611|    1   |
| icmp_ln45_12_reg_621|    1   |
| icmp_ln45_13_reg_631|    1   |
| icmp_ln45_14_reg_641|    1   |
| icmp_ln45_15_reg_651|    1   |
| icmp_ln45_1_reg_511 |    1   |
| icmp_ln45_2_reg_521 |    1   |
| icmp_ln45_3_reg_531 |    1   |
| icmp_ln45_4_reg_541 |    1   |
| icmp_ln45_5_reg_551 |    1   |
| icmp_ln45_6_reg_561 |    1   |
| icmp_ln45_7_reg_571 |    1   |
| icmp_ln45_8_reg_581 |    1   |
| icmp_ln45_9_reg_591 |    1   |
|  icmp_ln45_reg_501  |    1   |
|trunc_ln42_10_reg_596|   15   |
|trunc_ln42_11_reg_606|   15   |
|trunc_ln42_12_reg_616|   15   |
|trunc_ln42_13_reg_626|   15   |
|trunc_ln42_14_reg_636|   15   |
|trunc_ln42_15_reg_646|   15   |
| trunc_ln42_1_reg_506|   15   |
| trunc_ln42_2_reg_516|   15   |
| trunc_ln42_3_reg_526|   15   |
| trunc_ln42_4_reg_536|   15   |
| trunc_ln42_5_reg_546|   15   |
| trunc_ln42_6_reg_556|   15   |
| trunc_ln42_7_reg_566|   15   |
| trunc_ln42_8_reg_576|   15   |
| trunc_ln42_9_reg_586|   15   |
|  trunc_ln42_reg_496 |   15   |
+---------------------+--------+
|        Total        |   256  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   608  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   256  |    -   |
+-----------+--------+--------+
|   Total   |   256  |   608  |
+-----------+--------+--------+
