// metal/src/engine/stubs_144.cpp - the 0.1.44 PC entry points the Metal engine does not implement (merge of the Mac branch
// with the PC release): new overloads / new functions that stubs.cpp (generated) does not know.  Each either stops the engine
// with its name (like stubs.cpp) or, where the caller has a documented fallback, answers "not available".  None is reached
// with the Metal defaults: CORTEX_COMMIT_BATCH is off on Metal, the NVFP4 CPU rows need AVX2 / AVX-512, and the K-quant /
// NVFP4 prompt paths are CUDA / HIP only.

#include <cstddef>
#include <cstdint>

#include "cortex/kernels/cpu/nvfp4_avx2.hpp"
#include "cortex/kernels/cpu/nvfp4_avx512.hpp"
#include "cortex/kernels/iq_kernels.hpp"
#include "cortex/kernels/native_qsa_indexer.hpp"
#include "cortex/kernels/qsa_decode_attn.hpp"
#include "cortex/kernels/qsa_select.hpp"
#include "cortex/kernels/verify_kernels.hpp"
#include "cortex/prefill/kernels.hpp"

namespace cortex::metal_engine {
void missing(const char* name);
}

namespace cortex::kernels {
void iq_dequant_f16(int, const void*, int64_t, uint16_t*, void*, const float*) { cortex::metal_engine::missing("cortex::kernels::iq_dequant_f16(scale)"); }
void iq_dequant_gu_f16(int, const void*, const void*, int64_t, int64_t, uint16_t*, void*, const float*) { cortex::metal_engine::missing("cortex::kernels::iq_dequant_gu_f16(tail)"); }
bool gdn_commit_layers(float*, int64_t, int64_t, const float*, int64_t, const float*, int64_t, const float*, const float*, int64_t,
                       int, int, int, int, int, const int32_t*, void*) { return false; }   // "nothing launched: keep the per-layer loop"
void native_qsa_indexer_append_steps_layers(const float*, int64_t, const int32_t*, int, int, int32_t, float, const QsaIndexerLayers&, int,
                                            const QsaShapes&, int64_t, const RopeScaling&, void*) {
    cortex::metal_engine::missing("cortex::kernels::native_qsa_indexer_append_steps_layers");
}
}  // namespace cortex::kernels

namespace cortex::prefill {
void moe_combine(const float*, const int32_t*, const float*, const float*, const float*, float*, int64_t, void*, const float*) {
    cortex::metal_engine::missing("cortex::prefill::moe_combine(row_sd)");
}
}  // namespace cortex::prefill

namespace cortex::kernels::cpu {
bool nvfp4_256_fits(int) { return false; }
bool nvfp4_512_fits(int) { return false; }
void nvfp4_256_gu_rows(const uint8_t*, size_t, size_t, int, const void* const*, int, float* const*, int, int, float, float) {
    cortex::metal_engine::missing("cortex::kernels::cpu::nvfp4_256_gu_rows");
}
void nvfp4_256_rows(const uint8_t*, size_t, int, const void* const*, int, float* const*, int, int, float) {
    cortex::metal_engine::missing("cortex::kernels::cpu::nvfp4_256_rows");
}
void nvfp4_512_gu_rows(const uint8_t*, size_t, size_t, int, const void* const*, int, float* const*, int, int, float, float) {
    cortex::metal_engine::missing("cortex::kernels::cpu::nvfp4_512_gu_rows");
}
void nvfp4_512_rows(const uint8_t*, size_t, int, const void* const*, int, float* const*, int, int, float) {
    cortex::metal_engine::missing("cortex::kernels::cpu::nvfp4_512_rows");
}
}  // namespace cortex::kernels::cpu

// CORTEX_QSA_SLOTS (PR #2364): the one-launch-over-the-rows QSA launchers have no Metal kernel; false = "run the per-row calls",
// which is what Verifier::record_window does on a decline.
namespace cortex::kernels {
bool qsa_block_scores_slots(const float* const*, const float* const*, const float*, const int32_t*, int64_t, int64_t,
                            const QsaShapes&, float*, void*) { return false; }
bool qsa_decode_attn_slots(const float*, const QsaAttnSlotPools&, const int32_t*, const int32_t*, int64_t, const QsaShapes&,
                           float*, float*, int64_t, void*) { return false; }
}  // namespace cortex::kernels
