// Seed: 4292776490
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd51
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_9,
      id_6
  );
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_12 = id_12[id_3];
endmodule
