# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../PracticaLibre/Apartado1/display.vhd" \
"../../../../../../PracticaLibre/Apartado1/display_controller.vhd" \
"../../../../../../PracticaLibre/Apartado2/oled_controller.vhd" \
"../../../../../../PracticaLibre/Apartado3/pc_tx.vhd" \
"../../../../../../PracticaLibre/Apartado3/receiver.vhd" \
"../../../../../../PracticaLibre/Apartado2/spi_controller.vhd" \
"../../../../../../PracticaLibre/Apartado2/spi_device.vhd" \
"../../../../../../PracticaLibre/Apartado4/top_system.vhd" \
"../../../../../../PracticaLibre/Apartado4/top_system_tb.vhd" \

# Do not sort compile order
nosort
