extant_misspec_R0_sim5.log.ancStates	.079	.101	.688	.071	.058
extant_misspec_R0_sim11.log.ancStates	.007	.941	.021	.005	.023
extant_misspec_R0_sim12.log.ancStates	0	0	.005	.992	.002
extant_misspec_R0_sim14.log.ancStates	.047	.031	.819	.045	.055
extant_misspec_R0_sim20.log.ancStates	.093	.063	.071	.401	.369
extant_misspec_R0_sim21.log.ancStates	.007	.002	0	0	.989
extant_misspec_R0_sim26.log.ancStates	.034	.023	.882	.039	.018
extant_misspec_R0_sim31.log.ancStates	.031	.063	.803	.055	.045
extant_misspec_R0_sim34.log.ancStates	.050	.018	.882	.031	.015
extant_misspec_R0_sim42.log.ancStates	.002	.994	0	0	.002
extant_misspec_R0_sim46.log.ancStates	.989	.005	0	.002	.002
extant_misspec_R0_sim72.log.ancStates	.010	.718	.061	.202	.007
extant_misspec_R0_sim77.log.ancStates	.007	.010	.965	.005	.010
extant_misspec_R0_sim81.log.ancStates	.074	.050	.781	.050	.042
extant_misspec_R0_sim83.log.ancStates	.002	.013	.981	.002	0
extant_misspec_R0_sim84.log.ancStates	.029	.029	.037	.864	.039
extant_misspec_R0_sim87.log.ancStates	.047	.045	.031	.026	.848
extant_misspec_R0_sim88.log.ancStates	.875	.026	.039	.029	.029
extant_misspec_R0_sim101.log.ancStates	.005	.026	.010	.954	.002
extant_misspec_R0_sim102.log.ancStates	.042	.021	.851	.031	.053
extant_misspec_R0_sim105.log.ancStates	.045	.348	.494	.063	.047
extant_misspec_R0_sim108.log.ancStates	.029	.178	.077	.087	.627
extant_misspec_R0_sim114.log.ancStates	.047	.484	.034	.055	.377
extant_misspec_R0_sim126.log.ancStates	.026	.920	.013	.029	.010
extant_misspec_R0_sim130.log.ancStates	.005	.005	.002	0	.986
extant_misspec_R0_sim136.log.ancStates	.023	.021	.013	.015	.925
extant_misspec_R0_sim149.log.ancStates	.021	.010	.015	.925	.026
extant_misspec_R0_sim153.log.ancStates	.803	.034	.071	.061	.029
extant_misspec_R0_sim162.log.ancStates	0	0	0	0	1.000
extant_misspec_R0_sim165.log.ancStates	.914	.023	.015	.029	.015
extant_misspec_R0_sim167.log.ancStates	.002	0	0	.997	0
extant_misspec_R0_sim168.log.ancStates	.010	.965	.007	.007	.007
extant_misspec_R0_sim169.log.ancStates	.954	.010	.013	.002	.018
extant_misspec_R0_sim175.log.ancStates	.938	.018	.007	.013	.021
extant_misspec_R0_sim181.log.ancStates	.313	.111	.324	.119	.130
extant_misspec_R0_sim182.log.ancStates	.074	.010	.880	.007	.026
extant_misspec_R0_sim183.log.ancStates	.029	.037	.859	.029	.045
extant_misspec_R0_sim184.log.ancStates	.047	.058	.662	.090	.140
extant_misspec_R0_sim185.log.ancStates	0	1.000	0	0	0
extant_misspec_R0_sim191.log.ancStates	.114	.063	.654	.082	.085
extant_misspec_R0_sim194.log.ancStates	.005	.005	0	0	.989
extant_misspec_R0_sim201.log.ancStates	.005	.007	.981	.002	.002
extant_misspec_R0_sim206.log.ancStates	.039	.859	.031	.031	.037
extant_misspec_R0_sim211.log.ancStates	.023	.013	.936	.013	.013
extant_misspec_R0_sim216.log.ancStates	0	.002	0	.005	.992
extant_misspec_R0_sim220.log.ancStates	.085	.087	.648	.069	.109
extant_misspec_R0_sim223.log.ancStates	.061	.053	.061	.760	.063
extant_misspec_R0_sim225.log.ancStates	.031	.188	.680	.013	.085
extant_misspec_R0_sim227.log.ancStates	.010	.010	.007	.957	.013
extant_misspec_R0_sim228.log.ancStates	.037	.031	.053	.422	.454
extant_misspec_R0_sim235.log.ancStates	.005	.002	.010	.002	.978
extant_misspec_R0_sim239.log.ancStates	.728	.055	.127	.042	.045
extant_misspec_R0_sim243.log.ancStates	.029	.037	.021	.015	.896
extant_misspec_R0_sim244.log.ancStates	.066	.098	.069	.699	.066
extant_misspec_R0_sim246.log.ancStates	.890	.021	.034	.023	.029
extant_misspec_R0_sim260.log.ancStates	.247	.082	.324	.186	.159
extant_misspec_R0_sim261.log.ancStates	.119	.077	.045	.138	.619
extant_misspec_R0_sim266.log.ancStates	.954	.018	.005	.010	.010
extant_misspec_R0_sim268.log.ancStates	.106	.053	.731	.055	.053
extant_misspec_R0_sim275.log.ancStates	.984	0	.007	.002	.005
extant_misspec_R0_sim279.log.ancStates	.890	.018	.037	.021	.031
extant_misspec_R0_sim284.log.ancStates	.013	.952	.005	.021	.007
extant_misspec_R0_sim288.log.ancStates	.055	.755	.061	.082	.045
extant_misspec_R0_sim290.log.ancStates	.015	.007	.954	.013	.007
extant_misspec_R0_sim293.log.ancStates	.050	.135	.327	.446	.039
extant_misspec_R0_sim301.log.ancStates	.005	.029	.906	.037	.021
extant_misspec_R0_sim307.log.ancStates	0	0	1.000	0	0
extant_misspec_R0_sim308.log.ancStates	.018	.026	.880	.042	.031
extant_misspec_R0_sim312.log.ancStates	.023	.053	.037	.053	.832
extant_misspec_R0_sim313.log.ancStates	.005	.005	.005	.007	.976
extant_misspec_R0_sim316.log.ancStates	.053	0	0	.010	.936
extant_misspec_R0_sim317.log.ancStates	.045	0	.954	0	0
extant_misspec_R0_sim322.log.ancStates	.023	.593	.026	.303	.053
extant_misspec_R0_sim330.log.ancStates	.460	.037	.430	.042	.029
extant_misspec_R0_sim334.log.ancStates	.042	.029	.875	.026	.026
extant_misspec_R0_sim339.log.ancStates	.029	.045	.856	.039	.029
extant_misspec_R0_sim341.log.ancStates	.021	.015	.018	.922	.021
extant_misspec_R0_sim343.log.ancStates	.861	.034	.029	.045	.029
extant_misspec_R0_sim351.log.ancStates	.085	.053	.593	.255	.013
extant_misspec_R0_sim353.log.ancStates	0	.994	0	.005	0
extant_misspec_R0_sim372.log.ancStates	.021	.005	.018	.018	.936
extant_misspec_R0_sim373.log.ancStates	.755	.015	.021	.188	.018
extant_misspec_R0_sim376.log.ancStates	.077	.071	.242	.404	.204
extant_misspec_R0_sim384.log.ancStates	0	.005	0	.005	.989
extant_misspec_R0_sim388.log.ancStates	.021	.843	.077	.031	.026
extant_misspec_R0_sim389.log.ancStates	.013	.034	.015	.920	.015
extant_misspec_R0_sim393.log.ancStates	.013	.002	.965	.010	.007
extant_misspec_R0_sim395.log.ancStates	.013	0	.005	.007	.973
extant_misspec_R0_sim400.log.ancStates	.005	.007	.976	.005	.005
extant_misspec_R0_sim411.log.ancStates	.047	.436	.329	.138	.047
extant_misspec_R0_sim417.log.ancStates	.324	.077	.063	.167	.367
extant_misspec_R0_sim422.log.ancStates	.805	.039	.055	.029	.069
extant_misspec_R0_sim429.log.ancStates	.045	.037	.013	.867	.037
