{
    "DESIGN_NAME": "peripheral_subsystem_wb_wrapper",
    "FP_PDN_MULTILAYER": false,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 40,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/peripheral_subsystem_wb_wrapper.v",
        "dir::../../verilog/rtl/peripheral_subsystem.v",
        "dir::../../verilog/rtl/CF_SPI_WB.v",
        "dir::../../verilog/rtl/CF_SPI.v",
        "dir::../../verilog/rtl/spi_master.v",
        "dir::../../verilog/rtl/cf_util_lib.v",
        "dir::../../verilog/rtl/EF_I2C_WB.v",
        "dir::../../verilog/rtl/i2c_master_wbs_16.v",
        "dir::../../verilog/rtl/i2c_master.v",
        "dir::../../verilog/rtl/axis_fifo.v",
        "dir::../../verilog/rtl/EF_GPIO8_WB.v",
        "dir::../../verilog/rtl/EF_GPIO8.v",
        "dir::../../verilog/rtl/aucohl_lib.v",
        "dir::../../verilog/rtl/ef_util_gating_cell.v"
    ],
    "FP_CORE_UTIL": 60,
    "PL_TARGET_DENSITY_PCT": 65
}