// Seed: 1730095337
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = ~id_0 ? ~id_1 : 1;
  assign id_2 = id_1;
  logic id_3;
  logic id_4;
  assign id_2 = 1;
  logic id_5;
  logic id_6;
endmodule
