/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  reg [3:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [10:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_12z[5] ? celloutsig_1_11z[3] : celloutsig_1_12z[2]);
  assign celloutsig_0_18z = !(1'h0 ? celloutsig_0_10z[5] : celloutsig_0_12z);
  assign celloutsig_0_14z = ~((celloutsig_0_12z | 1'h0) & celloutsig_0_3z);
  assign celloutsig_0_31z = ~((celloutsig_0_4z | celloutsig_0_4z) & celloutsig_0_16z);
  assign celloutsig_1_18z = celloutsig_1_4z | ~(celloutsig_1_6z);
  assign celloutsig_0_7z = in_data[90] | ~(celloutsig_0_1z[3]);
  assign celloutsig_0_16z = celloutsig_0_6z | ~(celloutsig_0_10z[5]);
  assign celloutsig_0_23z = in_data[9] | ~(celloutsig_0_14z);
  assign celloutsig_0_33z = celloutsig_0_23z ^ celloutsig_0_31z;
  assign celloutsig_1_3z = _00_ ^ in_data[108];
  assign celloutsig_1_7z = celloutsig_1_6z ^ celloutsig_1_4z;
  assign celloutsig_0_11z = celloutsig_0_10z[0] ^ celloutsig_0_6z;
  assign celloutsig_0_21z = celloutsig_0_17z ^ celloutsig_0_18z;
  assign celloutsig_0_25z = celloutsig_0_19z ^ celloutsig_0_3z;
  reg [13:0] _16_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 14'h0000;
    else _16_ <= { in_data[111:100], celloutsig_1_0z, celloutsig_1_0z };
  assign { _01_[13:12], _00_, _01_[10:0] } = _16_;
  assign celloutsig_0_32z = { celloutsig_0_15z[4:2], 1'h0 } % { 1'h1, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_16z };
  assign celloutsig_0_34z = { celloutsig_0_20z[11:9], celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_14z } % { 1'h1, celloutsig_0_10z[4:1], celloutsig_0_33z };
  assign celloutsig_1_8z = in_data[137:130] % { 1'h1, in_data[166:164], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_11z = in_data[151:147] % { 1'h1, _01_[3:2], celloutsig_1_10z, 1'h0 };
  assign celloutsig_1_12z = { in_data[115:110], celloutsig_1_5z } % { 1'h1, celloutsig_1_11z[2:0], 1'h0, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, in_data[71:62] };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, celloutsig_1_8z[6:4], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_6z, in_data[96] };
  assign celloutsig_0_29z = { celloutsig_0_1z[1], celloutsig_0_26z, celloutsig_0_26z } % { 1'h1, celloutsig_0_20z[10:5], celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_0_35z = { 1'h0, celloutsig_0_29z, celloutsig_0_12z } * { celloutsig_0_34z[4:1], celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[59:56];
  assign celloutsig_0_20z = { celloutsig_0_15z[7:6], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z } * { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[8:7], celloutsig_0_0z, celloutsig_0_1z } * { celloutsig_0_1z[2:0], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[67:62] != in_data[43:38];
  assign celloutsig_0_3z = in_data[95:87] != { celloutsig_0_2z[6:2], celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[51:41], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } != in_data[67:44];
  assign celloutsig_1_6z = { _01_[4], celloutsig_1_5z } != { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_10z = { _01_[12], _00_, _01_[10:1] } != in_data[143:132];
  assign celloutsig_0_6z = in_data[82:74] != { celloutsig_0_5z[10:3], celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_5z != in_data[18:8];
  assign celloutsig_0_13z = { celloutsig_0_2z[5], 1'h0, celloutsig_0_8z } != celloutsig_0_2z[4:2];
  assign celloutsig_0_17z = { in_data[74:67], celloutsig_0_11z } != in_data[63:55];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } !== { _01_[7], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_19z = { in_data[73:69], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_13z, 1'h0 } !== { celloutsig_0_15z, celloutsig_0_14z, 1'h0, celloutsig_0_7z };
  assign celloutsig_0_12z = & { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, in_data[33:29], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[111] & in_data[178];
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[135];
  assign celloutsig_1_4z = _01_[2] & in_data[132];
  assign celloutsig_1_19z = celloutsig_1_15z[2] & celloutsig_1_11z[0];
  assign celloutsig_0_10z = { in_data[73:70], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z } ^ { celloutsig_0_5z[7:3], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_15z = { in_data[66:65], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_13z } ^ { celloutsig_0_5z[9:2], celloutsig_0_7z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_26z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_21z };
  assign _01_[11] = _00_;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
