
*** Running vivado
    with args -log pfm_dynamic_k_verify_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_k_verify_1_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_k_verify_1_0.tcl -notrace
INFO: Dispatch client connection id - 39335
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2691.008 ; gain = 2.992 ; free physical = 60092 ; free virtual = 196131
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/int/xo/ip_repo/xilinx_com_hls_k_verify_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_k_verify_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3039657
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.133 ; gain = 298.766 ; free physical = 56719 ; free virtual = 192750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_k_verify_1_0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_verify_1_0/synth/pfm_dynamic_k_verify_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'k_verify' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify.v:12]
INFO: [Synth 8-6157] synthesizing module 'k_verify_control_s_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_control_s_axi.v:253]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_control_s_axi.v:337]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_control_s_axi' (1#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_fifo' (2#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_reg_slice' (3#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized0' (3#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_buffer' (4#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized1' (4#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized2' (4#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_write' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_buffer__parameterized0' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_reg_slice__parameterized0' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_read' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_reg_slice__parameterized1' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized3' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_fifo__parameterized4' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi_throttle' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemver_m_axi' (8#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemver_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_fifo' (9#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_decoder' (10#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_reg_slice' (11#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized0' (11#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_buffer' (12#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized1' (12#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized2' (12#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_write' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_buffer__parameterized0' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_reg_slice__parameterized0' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_read' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_reg_slice__parameterized1' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized3' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_fifo__parameterized4' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi_throttle' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemsig_m_axi' (16#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemsig_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_fifo' (17#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_decoder' (18#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_reg_slice' (19#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized0' (19#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_buffer' (20#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized1' (20#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized2' (20#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_write' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_buffer__parameterized0' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_reg_slice__parameterized0' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_read' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_reg_slice__parameterized1' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized3' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_fifo__parameterized4' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi_throttle' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmemm_m_axi' (24#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmemm_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_fifo' (25#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_decoder' (26#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_reg_slice' (27#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized0' (27#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_buffer' (28#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized1' (28#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized2' (28#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_write' (29#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_buffer__parameterized0' (29#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_reg_slice__parameterized0' (29#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_read' (30#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_reg_slice__parameterized1' (30#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized3' (30#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_fifo__parameterized4' (30#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi_throttle' (31#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_gmempk_m_axi' (32#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_gmempk_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_verify_entry_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_entry_proc' (33#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_Block_split2_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_Block_split2_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_mul_32s_12ns_32_2_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_12ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_mul_32s_12ns_32_2_1' (34#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_12ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_Block_split2_proc' (35#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_Block_split2_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_readmem_unsigned_char_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_readmem_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_readmem_unsigned_char_Pipeline_readmem' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_readmem_unsigned_char_Pipeline_readmem.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_flow_control_loop_pipe_sequential_init' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_flow_control_loop_pipe_sequential_init' (36#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_readmem_unsigned_char_Pipeline_readmem' (37#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_readmem_unsigned_char_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_readmem_unsigned_char_s' (38#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_readmem_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_duplicate_unsigned_char_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_duplicate_unsigned_char_Pipeline_duplicate' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_unsigned_char_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_duplicate_unsigned_char_Pipeline_duplicate' (39#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_unsigned_char_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_duplicate_unsigned_char_s' (40#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_pk' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_pk.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_pk_Pipeline_VITIS_LOOP_307_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_pk_Pipeline_VITIS_LOOP_307_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_pk_Pipeline_VITIS_LOOP_307_2' (41#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_pk_Pipeline_VITIS_LOOP_307_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_pk_Pipeline_VITIS_LOOP_311_3' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_pk_Pipeline_VITIS_LOOP_311_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_pk_Pipeline_VITIS_LOOP_311_3' (42#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_pk_Pipeline_VITIS_LOOP_311_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_pk' (43#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_pk.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_Block_split26_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_Block_split26_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_mul_32s_13ns_32_2_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_13ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_mul_32s_13ns_32_2_1' (44#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_13ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_Block_split26_proc' (45#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_Block_split26_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_readmem_unsigned_char_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_readmem_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_readmem_unsigned_char_1_Pipeline_readmem' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_readmem_unsigned_char_1_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_readmem_unsigned_char_1_Pipeline_readmem' (46#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_readmem_unsigned_char_1_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_readmem_unsigned_char_1' (47#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_readmem_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig_sig_RAM_AUTO_1R1W' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_sig_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig_sig_RAM_AUTO_1R1W' (48#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_sig_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig_h_RAM_AUTO_1R1W' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_h_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig_h_RAM_AUTO_1R1W' (49#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_h_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_337_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_337_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_337_2' (50#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_337_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_341_3' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_341_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_341_3' (51#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_341_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_401_4' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_401_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_401_4' (52#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_401_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_407_6' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_407_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_407_6' (53#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_407_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_424_9' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_424_9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_424_9' (54#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_424_9.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_413_7' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_413_7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_413_7' (55#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_413_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_419_8' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_419_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig_Pipeline_VITIS_LOOP_419_8' (56#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_419_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_unpack_sig' (57#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_Block_split29_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_Block_split29_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_Block_split29_proc' (58#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_Block_split29_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_duplicate_int_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_duplicate_int_Pipeline_duplicate' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_int_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_duplicate_int_Pipeline_duplicate' (59#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_int_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_duplicate_int_s' (60#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_Block_split211_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_Block_split211_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_Block_split211_proc' (61#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_Block_split211_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_duplicate_unsigned_char_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_flow_control_loop_pipe' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_flow_control_loop_pipe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_flow_control_loop_pipe' (62#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_flow_control_loop_pipe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_duplicate_unsigned_char_1' (63#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_duplicate_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_chknorm' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_chknorm.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2' (64#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_chknorm' (65#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_chknorm.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_verify_shake' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_shake.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'k_verify_mux_2529_64_1_1' (66#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mux_2529_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_absorb_rate' (67#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_absorb_rate.v:10]
INFO: [Synth 8-3876] $readmem data file './k_verify_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.dat' is read successfully [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'k_verify_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' (68#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './k_verify_ntt_layer_Pipeline_VITIS_LOOP_942_1_zetas30_ROM_AUTO_1R.dat' is read successfully [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_ntt_layer_Pipeline_VITIS_LOOP_942_1_zetas30_ROM_AUTO_1R.v:22]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-7129] Port m_axi_gmemver_AWREADY in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_ARREADY in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RVALID in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[31] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[30] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[29] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[28] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[27] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[26] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[25] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[24] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[23] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[22] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[21] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[20] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[19] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[18] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[17] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[16] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[15] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[14] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[13] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[12] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[11] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[10] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[9] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[8] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[7] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[6] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[5] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[4] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[3] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[2] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[1] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RDATA[0] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RLAST in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RID[0] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RFIFONUM[8] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RFIFONUM[7] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RFIFONUM[6] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RFIFONUM[5] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RFIFONUM[4] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RFIFONUM[3] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RFIFONUM[2] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RFIFONUM[1] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RFIFONUM[0] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RUSER[0] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RRESP[1] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_RRESP[0] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_BVALID in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_BRESP[1] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_BRESP[0] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_BID[0] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemver_BUSER[0] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[61] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[60] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[59] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[58] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[57] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[56] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[55] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[54] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[53] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[52] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[51] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[50] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[49] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[48] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[47] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[46] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[45] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[44] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[43] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[42] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[41] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[40] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[39] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[38] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[37] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[36] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[35] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[34] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[33] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[32] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[31] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[30] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[29] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[28] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[27] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[26] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[25] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[24] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[23] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[22] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[21] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[20] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[19] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[18] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[17] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln277[16] in module k_verify_writemem_int_Pipeline_writemem is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3925.102 ; gain = 762.734 ; free physical = 53967 ; free virtual = 190171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 3936.977 ; gain = 774.609 ; free physical = 62532 ; free virtual = 198737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 3936.977 ; gain = 774.609 ; free physical = 62532 ; free virtual = 198738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3950.547 ; gain = 0.000 ; free physical = 63671 ; free virtual = 200205
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_verify_1_0/constraints/k_verify_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4405.109 ; gain = 23.781 ; free physical = 71849 ; free virtual = 208879
Finished Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_verify_1_0/constraints/k_verify_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_verify_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_verify_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4405.109 ; gain = 0.000 ; free physical = 71801 ; free virtual = 208834
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4462.984 ; gain = 57.875 ; free physical = 71620 ; free virtual = 208655
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 4462.984 ; gain = 1300.617 ; free physical = 75487 ; free virtual = 212491
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'k_verify_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'k_verify_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmemver_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmemver_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmemver_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmemsig_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmemsig_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmemsig_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmemm_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmemm_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmemm_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmempk_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmempk_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_verify_gmempk_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_114_reg_157_reg' and it is trimmed from '4' to '3' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_challenge_Pipeline_VITIS_LOOP_687_2.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_68_load_reg_289_reg' and it is trimmed from '32' to '8' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_challenge_Pipeline_VITIS_LOOP_697_4.v:222]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'k_2_reg_98_reg' and it is trimmed from '6' to '5' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_make_seed_Pipeline_VITIS_LOOP_764_2.v:142]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_3_reg_106_reg' and it is trimmed from '11' to '10' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_repeatl_int_Pipeline_VITIS_LOOP_1112_2.v:151]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_4_reg_106_reg' and it is trimmed from '9' to '8' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_repeat_int_Pipeline_VITIS_LOOP_1132_2.v:151]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Common 17-14] Message 'Synth 8-4490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'k_verify_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'k_verify_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmemver_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmemver_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmemver_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmemsig_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_verify_gmemsig_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmemsig_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmemsig_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmemm_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_verify_gmemm_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmemm_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmemm_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmempk_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_verify_gmempk_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmempk_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_verify_gmempk_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-6904] The RAM "k_verify_unpack_sig_sig_RAM_AUTO_1R1W:/ram_reg" of size (depth=84 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_verify_unpack_sig_h_RAM_AUTO_1R1W:/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_verify_challenge_buf_i_RAM_AUTO_1R1W:/ram_reg" of size (depth=136 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "k_verify_challenge_c_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "k_verify_challenge_c_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "k_verify_make_seed_rho_RAM_AUTO_1R1W:/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "k_verify_repeatl_int_s_tmp_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6904] The RAM "k_verify_fifo_w64_d100_A_ram:/mem_reg" of size (depth=99 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_verify_fifo_w32_d100_A_ram:/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_verify_fifo_w8_d200_A_ram:/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_verify_fifo_w8_d100_A_ram:/mem_reg" of size (depth=99 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "k_verify_fifo_w32_d1000_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "k_verify_fifo_w8_d5000_A_ram:/mem_reg"
INFO: [Synth 8-6793] RAM ("k_verify_fifo_w32_d5000_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("k_verify_fifo_w32_d5000_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "k_verify_fifo_w32_d5000_A_ram:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "k_verify_fifo_w32_d5000_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "k_verify_fifo_w32_d5000_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "k_verify_fifo_w32_d5000_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "k_verify_fifo_w32_d5000_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "k_verify_fifo_w24_d1000_A_ram:/mem_reg"
INFO: [Synth 8-6793] RAM ("k_verify_fifo_w32_d10000_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("k_verify_fifo_w32_d10000_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "k_verify_fifo_w32_d10000_A_ram:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 18 for RAM "k_verify_fifo_w32_d10000_A_ram:/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "k_verify_fifo_w32_d10000_A_ram:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "k_verify_fifo_w32_d10000_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "k_verify_fifo_w32_d10000_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "k_verify_fifo_w32_d10000_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_verify_fifo_w32_d128_A_ram:/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_verify_fifo_w25_d100_A_ram:/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:02:14 . Memory (MB): peak = 4474.906 ; gain = 1312.539 ; free physical = 68434 ; free virtual = 205939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 18    
	   2 Input   56 Bit       Adders := 33    
	   2 Input   52 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 114   
	   4 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 35    
	   2 Input   31 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 27    
	   2 Input   13 Bit       Adders := 50    
	   2 Input   12 Bit       Adders := 10    
	   2 Input   11 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 42    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 182   
	   2 Input    7 Bit       Adders := 314   
	   2 Input    6 Bit       Adders := 18    
	   2 Input    5 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 19    
	   2 Input    2 Bit       Adders := 55    
+---XORs : 
	   2 Input     64 Bit         XORs := 420   
	   5 Input     64 Bit         XORs := 25    
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               96 Bit    Registers := 24    
	               73 Bit    Registers := 3     
	               72 Bit    Registers := 13    
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 734   
	               63 Bit    Registers := 5     
	               62 Bit    Registers := 11    
	               61 Bit    Registers := 10    
	               58 Bit    Registers := 5     
	               56 Bit    Registers := 11    
	               55 Bit    Registers := 75    
	               54 Bit    Registers := 133   
	               52 Bit    Registers := 8     
	               50 Bit    Registers := 5     
	               49 Bit    Registers := 11    
	               46 Bit    Registers := 5     
	               45 Bit    Registers := 5     
	               44 Bit    Registers := 10    
	               43 Bit    Registers := 10    
	               41 Bit    Registers := 5     
	               39 Bit    Registers := 10    
	               37 Bit    Registers := 9     
	               36 Bit    Registers := 13    
	               35 Bit    Registers := 12    
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 635   
	               31 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 13    
	               27 Bit    Registers := 6     
	               25 Bit    Registers := 89    
	               24 Bit    Registers := 26    
	               23 Bit    Registers := 80    
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 10    
	               20 Bit    Registers := 11    
	               19 Bit    Registers := 5     
	               18 Bit    Registers := 9     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 32    
	               13 Bit    Registers := 50    
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 39    
	                9 Bit    Registers := 38    
	                8 Bit    Registers := 257   
	                7 Bit    Registers := 347   
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 93    
	                2 Bit    Registers := 166   
	                1 Bit    Registers := 2473  
+---Multipliers : 
	              32x34  Multipliers := 1     
	              32x32  Multipliers := 3     
	              24x32  Multipliers := 35    
	              23x32  Multipliers := 32    
	              18x32  Multipliers := 1     
	              14x32  Multipliers := 1     
	              28x32  Multipliers := 35    
	              13x32  Multipliers := 1     
+---RAMs : 
	             312K Bit	(9999 X 32 bit)          RAMs := 1     
	             156K Bit	(4999 X 32 bit)          RAMs := 20    
	              39K Bit	(4999 X 8 bit)          RAMs := 5     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	              31K Bit	(999 X 32 bit)          RAMs := 1     
	              23K Bit	(999 X 24 bit)          RAMs := 1     
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 2     
	               8K Bit	(256 X 35 bit)          RAMs := 4     
	               6K Bit	(99 X 64 bit)          RAMs := 1     
	               3K Bit	(99 X 32 bit)          RAMs := 42    
	               3K Bit	(127 X 32 bit)          RAMs := 72    
	               2K Bit	(99 X 25 bit)          RAMs := 22    
	               2K Bit	(256 X 9 bit)          RAMs := 3     
	               1K Bit	(136 X 8 bit)          RAMs := 1     
	               1K Bit	(199 X 8 bit)          RAMs := 5     
	              792 Bit	(99 X 8 bit)          RAMs := 6     
	              672 Bit	(84 X 8 bit)          RAMs := 1     
	              512 Bit	(256 X 2 bit)          RAMs := 1     
	              256 Bit	(256 X 1 bit)          RAMs := 1     
	              256 Bit	(32 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 32    
+---Muxes : 
	   2 Input  133 Bit        Muxes := 2     
	 134 Input  133 Bit        Muxes := 1     
	   2 Input  132 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   73 Bit        Muxes := 6     
	  74 Input   73 Bit        Muxes := 3     
	   2 Input   72 Bit        Muxes := 6     
	  73 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1277  
	  25 Input   64 Bit        Muxes := 5     
	   2 Input   52 Bit        Muxes := 8     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 118   
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 101   
	   2 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 30    
	   2 Input    9 Bit        Muxes := 27    
	   2 Input    8 Bit        Muxes := 85    
	 128 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 294   
	   2 Input    6 Bit        Muxes := 13    
	   2 Input    5 Bit        Muxes := 19    
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 58    
	   3 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 57    
	   2 Input    3 Bit        Muxes := 37    
	   4 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 573   
	   4 Input    2 Bit        Muxes := 48    
	   5 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 139   
	   2 Input    1 Bit        Muxes := 2199  
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "inst/buf_i_U/ram_reg" of size (depth=136 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_117_1/s_2_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_117_1/s_2_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_117_1/s_1_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_117_1/s_1_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_117_1/times_assign_cast_loc_c217_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_117_1/s_0_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/zetas51_load_reg_295_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/zetas51_load_reg_295_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/dout_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/dout_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_23s_54_2_1_U459/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/dout_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/dout_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_27ns_32_2_1_U460/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/t_reg_320_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/dout_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/dout_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/dout_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/tmp_product is absorbed into DSP grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/mul_32s_24s_55_2_1_U461/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/zetas50_load_reg_295_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/zetas50_load_reg_295_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/dout_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/dout_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U445/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/dout_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/dout_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U446/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_320_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/dout_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/dout_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/dout_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/tmp_product is absorbed into DSP grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U447/dout_reg.
INFO: [Synth 8-6904] The RAM "inst/i_117_1/s_0_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/c_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "inst/c_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/c_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst/buf_i_U/ram_reg" of size (depth=136 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("inst/s_c_0_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/s_c_0_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "inst/s_2_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_2_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_1_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_1_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/times_assign_cast_loc_c217_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_0_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_0_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32ns_34ns_65_2_1.v:24]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U233/tmp_product, operation Mode is: (A:0x1e1e2)*B.
DSP Report: operator mul_32ns_34ns_65_2_1_U233/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U233/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U233/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U233/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U233/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_34ns_65_2_1_U233/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U233/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U233/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U233/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U233/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U233/dout_reg.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U233/tmp_product, operation Mode is: A*(B:0x1e1e2).
DSP Report: operator mul_32ns_34ns_65_2_1_U233/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U233/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U233/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U233/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U233/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_34ns_65_2_1_U233/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U233/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U233/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U233/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U233/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U233/dout_reg.
INFO: [Synth 8-4471] merging register 'grp_unpack_sig_Pipeline_VITIS_LOOP_401_4_fu_210/ap_CS_fsm_reg[0:0]' into 'grp_unpack_sig_Pipeline_VITIS_LOOP_337_2_fu_194/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_401_4.v:100]
INFO: [Synth 8-4471] merging register 'grp_unpack_sig_Pipeline_VITIS_LOOP_407_6_fu_217/ap_CS_fsm_reg[0:0]' into 'grp_unpack_sig_Pipeline_VITIS_LOOP_337_2_fu_194/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_407_6.v:83]
INFO: [Synth 8-4471] merging register 'grp_unpack_sig_Pipeline_VITIS_LOOP_424_9_fu_222/ap_CS_fsm_reg[0:0]' into 'grp_unpack_sig_Pipeline_VITIS_LOOP_337_2_fu_194/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_424_9.v:101]
INFO: [Synth 8-4471] merging register 'grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/ap_CS_fsm_reg[0:0]' into 'grp_unpack_sig_Pipeline_VITIS_LOOP_337_2_fu_194/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_413_7.v:133]
INFO: [Synth 8-4471] merging register 'grp_unpack_sig_Pipeline_VITIS_LOOP_419_8_fu_243/ap_CS_fsm_reg[0:0]' into 'grp_unpack_sig_Pipeline_VITIS_LOOP_337_2_fu_194/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_unpack_sig_Pipeline_VITIS_LOOP_419_8.v:97]
INFO: [Synth 8-6904] The RAM "unpack_sig_U0/sig_U/ram_reg" of size (depth=84 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "unpack_sig_U0/h_U/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "make_seed_U0/rho_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/zetas30_load_reg_293_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/zetas30_load_reg_293_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_313_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_318_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg.
DSP Report: register grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg.
DSP Report: operator grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/tmp_product is absorbed into DSP grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/zetas31_load_reg_295_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/zetas31_load_reg_295_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/dout_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/dout_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U375/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/dout_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/dout_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U376/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_320_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/dout_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/dout_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/dout_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/tmp_product is absorbed into DSP grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U377/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/zetas42_load_reg_295_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/zetas42_load_reg_295_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/dout_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/dout_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U389/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/dout_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/dout_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U390/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_320_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/dout_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/dout_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/dout_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/tmp_product is absorbed into DSP grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U391/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/zetas47_load_reg_295_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/zetas47_load_reg_295_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/dout_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/dout_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U403/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/dout_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/dout_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U404/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_320_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/dout_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/dout_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/dout_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/tmp_product is absorbed into DSP grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U405/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/zetas48_load_reg_293_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/zetas48_load_reg_293_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/dout_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/dout_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U417/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_313_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/dout_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/dout_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U418/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_318_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/dout_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/dout_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/dout_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/tmp_product is absorbed into DSP grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U419/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/zetas49_load_reg_293_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/zetas49_load_reg_293_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/dout_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/dout_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U431/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_313_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/dout_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/dout_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U432/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_318_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/dout_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/dout_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/dout_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/tmp_product is absorbed into DSP grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U433/dout_reg.
INFO: [Synth 8-6904] The RAM "s_rho_U/U_k_verify_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c179_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c185_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c221_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c180_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c184_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c218_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c186_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c178_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_8_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_5_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c219_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_3_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_3_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c220_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_4_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_8_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "shl_ln1477_1_loc_c199_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_7_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_7_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c223_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "shl_ln1477_1_loc_c200_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_6_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_6_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_4_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c222_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_5_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "unpack_sig_U0/sig_U/ram_reg" of size (depth=84 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "unpack_sig_U0/h_U/ram_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 22 bits of RAM "U_k_verify_fifo_w32_d1000_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 10 bits.
RAM ("s_t1_U/U_k_verify_fifo_w32_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "s_t1_U/U_k_verify_fifo_w32_d1000_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "make_seed_U0/rho_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_rho_U/U_k_verify_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c179_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c185_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c221_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c180_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c184_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c218_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c186_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nbatch_c178_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_8_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_5_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c219_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_3_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_3_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c220_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_4_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_8_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "shl_ln1477_1_loc_c199_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_7_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_7_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c223_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "shl_ln1477_1_loc_c200_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_6_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_6_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_4_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c222_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_5_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5784] Optimized 31 bits of RAM "U_k_verify_fifo_w32_d5000_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 1 bits.
INFO: [Synth 8-7124] RAM ("s_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_sig_U0/\grp_unpack_sig_Pipeline_VITIS_LOOP_407_6_fu_217/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[8]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[9]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[9]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[10]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[10]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[11]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[11]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[12]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[12]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[13]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[13]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[14]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[14]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[15]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[15]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[16]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[16]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[17]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[17]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[18]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[18]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[19]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[19]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[20]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[20]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[21]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[21]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[22]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[22]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[23]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[23]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[24]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[24]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[25]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[25]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[26]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[26]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[27]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[27]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[28]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[28]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[29]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[29]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[30]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[30]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[31]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[31]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[32]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[32]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[33]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[33]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[34]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[34]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[35]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[35]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[36]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[36]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[37]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[37]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[38]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[38]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[39]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[39]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[40]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[40]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[41]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[41]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[42]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[42]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[43]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[43]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[44]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[44]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[45]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[45]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[46]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[46]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[47]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[47]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[48]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[48]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[49]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[49]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[50]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[50]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[51]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[51]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[52]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[52]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[53]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[53]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[54]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[54]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[55]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[55]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[56]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[56]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[57]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[57]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[58]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[58]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[59]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[59]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[60]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[60]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[61]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[61]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[62]'
INFO: [Synth 8-3886] merging instance 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[62]' (FD) to 'unpack_sig_U0/grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_sig_U0/\grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/zext_ln413_1_cast_reg_229_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_sig_U0/\grp_unpack_sig_Pipeline_VITIS_LOOP_413_7_fu_232/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_sig_U0/\grp_unpack_sig_Pipeline_VITIS_LOOP_419_8_fu_243/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (make_seed_U0/\grp_make_seed_Pipeline_VITIS_LOOP_764_2_fu_72/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duplicate_int_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (make_seed_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_pk_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'Block_split26_proc_U0/mul_32s_13ns_32_2_1_U34/dout_reg[0]' (FDE) to 'Block_split26_proc_U0/mul_32s_13ns_32_2_1_U34/dout_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_split26_proc_U0/\mul_32s_13ns_32_2_1_U34/dout_reg[1] )
INFO: [Synth 8-3886] merging instance 'ntt_layer_5_U0/mul_i_reg_86_reg[6]' (FD) to 'ntt_layer_5_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_5_U0/mul_i_reg_86_reg[3]' (FD) to 'ntt_layer_5_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_5_U0/mul_i_reg_86_reg[4]' (FD) to 'ntt_layer_5_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_5_U0/mul_i_reg_86_reg[5]' (FD) to 'ntt_layer_5_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_5_U0/mul_i_reg_86_reg[0]' (FD) to 'ntt_layer_5_U0/mul_i_reg_86_reg[1]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_5_U0/mul_i_reg_86_reg[1]' (FD) to 'ntt_layer_5_U0/mul_i_reg_86_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_5_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3886] merging instance 'ntt_layer_4_U0/mul_i_reg_86_reg[6]' (FD) to 'ntt_layer_4_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_4_U0/mul_i_reg_86_reg[3]' (FD) to 'ntt_layer_4_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_4_U0/mul_i_reg_86_reg[4]' (FD) to 'ntt_layer_4_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_4_U0/mul_i_reg_86_reg[5]' (FD) to 'ntt_layer_4_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_4_U0/mul_i_reg_86_reg[0]' (FD) to 'ntt_layer_4_U0/mul_i_reg_86_reg[1]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_4_U0/mul_i_reg_86_reg[1]' (FD) to 'ntt_layer_4_U0/mul_i_reg_86_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_4_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3886] merging instance 'ntt_layer_3_U0/mul_i_reg_86_reg[6]' (FD) to 'ntt_layer_3_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_3_U0/mul_i_reg_86_reg[3]' (FD) to 'ntt_layer_3_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_3_U0/mul_i_reg_86_reg[4]' (FD) to 'ntt_layer_3_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_3_U0/mul_i_reg_86_reg[5]' (FD) to 'ntt_layer_3_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_3_U0/mul_i_reg_86_reg[0]' (FD) to 'ntt_layer_3_U0/mul_i_reg_86_reg[1]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_3_U0/mul_i_reg_86_reg[1]' (FD) to 'ntt_layer_3_U0/mul_i_reg_86_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_3_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3886] merging instance 'ntt_layer_2_U0/mul_i_reg_86_reg[6]' (FD) to 'ntt_layer_2_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_2_U0/mul_i_reg_86_reg[3]' (FD) to 'ntt_layer_2_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_2_U0/mul_i_reg_86_reg[4]' (FD) to 'ntt_layer_2_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_2_U0/mul_i_reg_86_reg[5]' (FD) to 'ntt_layer_2_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_2_U0/mul_i_reg_86_reg[0]' (FD) to 'ntt_layer_2_U0/mul_i_reg_86_reg[1]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_2_U0/mul_i_reg_86_reg[1]' (FD) to 'ntt_layer_2_U0/mul_i_reg_86_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_2_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3886] merging instance 'ntt_layer_1_U0/mul_i_reg_86_reg[6]' (FD) to 'ntt_layer_1_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_1_U0/mul_i_reg_86_reg[3]' (FD) to 'ntt_layer_1_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_1_U0/mul_i_reg_86_reg[4]' (FD) to 'ntt_layer_1_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_1_U0/mul_i_reg_86_reg[5]' (FD) to 'ntt_layer_1_U0/mul_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_1_U0/mul_i_reg_86_reg[0]' (FD) to 'ntt_layer_1_U0/mul_i_reg_86_reg[1]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_1_U0/mul_i_reg_86_reg[1]' (FD) to 'ntt_layer_1_U0/mul_i_reg_86_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_1_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3886] merging instance 'ntt_layer_U0/mul_i_reg_86_reg[6]' (FD) to 'ntt_layer_U0/mul_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_U0/mul_i_reg_86_reg[3]' (FD) to 'ntt_layer_U0/mul_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_U0/mul_i_reg_86_reg[4]' (FD) to 'ntt_layer_U0/mul_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_U0/mul_i_reg_86_reg[5]' (FD) to 'ntt_layer_U0/mul_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_U0/mul_i_reg_86_reg[0]' (FD) to 'ntt_layer_U0/mul_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'ntt_layer_U0/mul_i_reg_86_reg[1]' (FD) to 'ntt_layer_U0/mul_i_reg_86_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (split_int_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (make_seed_U0/\grp_make_seed_Pipeline_VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5_fu_79/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chknorm_U0/\grp_chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2_fu_40/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'chknorm_U0/tmp_s_reg_62_reg[9]' (FD) to 'chknorm_U0/tmp_s_reg_62_reg[8]'
INFO: [Synth 8-3886] merging instance 'chknorm_U0/tmp_s_reg_62_reg[6]' (FD) to 'chknorm_U0/tmp_s_reg_62_reg[8]'
INFO: [Synth 8-3886] merging instance 'chknorm_U0/tmp_s_reg_62_reg[7]' (FD) to 'chknorm_U0/tmp_s_reg_62_reg[8]'
INFO: [Synth 8-3886] merging instance 'chknorm_U0/tmp_s_reg_62_reg[8]' (FD) to 'chknorm_U0/tmp_s_reg_62_reg[5]'
INFO: [Synth 8-3886] merging instance 'chknorm_U0/tmp_s_reg_62_reg[3]' (FD) to 'chknorm_U0/tmp_s_reg_62_reg[5]'
INFO: [Synth 8-3886] merging instance 'chknorm_U0/tmp_s_reg_62_reg[4]' (FD) to 'chknorm_U0/tmp_s_reg_62_reg[5]'
INFO: [Synth 8-3886] merging instance 'chknorm_U0/tmp_s_reg_62_reg[5]' (FD) to 'chknorm_U0/tmp_s_reg_62_reg[2]'
INFO: [Synth 8-3886] merging instance 'chknorm_U0/tmp_s_reg_62_reg[0]' (FD) to 'chknorm_U0/tmp_s_reg_62_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chknorm_U0/\tmp_s_reg_62_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_split239_proc_U0/\ap_return_preg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_sig_U0/\grp_unpack_sig_Pipeline_VITIS_LOOP_424_9_fu_222/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_sig_U0/\grp_unpack_sig_Pipeline_VITIS_LOOP_337_2_fu_194/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_sig_U0/\grp_unpack_sig_Pipeline_VITIS_LOOP_341_3_fu_202/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_sig_U0/\grp_unpack_sig_Pipeline_VITIS_LOOP_401_4_fu_210/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chknorm_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_pk_U0/\grp_unpack_pk_Pipeline_VITIS_LOOP_307_2_fu_62/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (make_seed_U0/\grp_make_seed_Pipeline_VITIS_LOOP_764_2_fu_72/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_pk_U0/\grp_unpack_pk_Pipeline_VITIS_LOOP_311_3_fu_70/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_split239_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_5_U0/\grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_4_U0/\grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_3_U0/\grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_2_U0/\grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_1_U0/\grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_U0/\grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (split_int_U0/\grp_split_int_Pipeline_stream_split_fu_50/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (split_int_U0/\grp_split_int_Pipeline_stream_split_fu_50/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chknorm_U0/\grp_chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2_fu_40/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (duplicate_int_U0/\grp_duplicate_int_Pipeline_duplicate_fu_50/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duplicate_int_U0/\grp_duplicate_int_Pipeline_duplicate_fu_50/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (unpack_sig_U0/\grp_unpack_sig_Pipeline_VITIS_LOOP_337_2_fu_194/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (unpack_sig_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (unpack_pk_U0/\grp_unpack_pk_Pipeline_VITIS_LOOP_307_2_fu_62/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mul_ln1474_loc_channel_U/\U_k_verify_fifo_w32_d2_S_ram/SRL_SIG_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mul_ln1474_loc_channel_U/\U_k_verify_fifo_w32_d2_S_ram/SRL_SIG_reg[1][0] )
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[47]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[46]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[45]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[44]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[43]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[42]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[41]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[40]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[39]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[38]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[37]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[36]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[35]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[34]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[33]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[32]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[31]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[30]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[29]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[28]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[27]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[26]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[25]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[24]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[23]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[22]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[21]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[20]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[19]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[18]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U357/dout_reg[17]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[47]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[46]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[45]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[44]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[43]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[42]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[41]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[40]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[39]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[38]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[37]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[36]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[35]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[34]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[33]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[32]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[31]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[30]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[29]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[28]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[27]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[26]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[25]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[24]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[23]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[22]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[21]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[20]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[19]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[18]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U359/dout_reg[17]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[47]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[46]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[45]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[44]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[43]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[42]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[41]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[40]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[39]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[38]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[37]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[36]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[35]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[34]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[33]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[32]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[31]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[30]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[29]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[28]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[27]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[26]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[25]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[24]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[23]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[22]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[21]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[20]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[19]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[18]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[17]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[16]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[15]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[14]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[13]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[12]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[11]) is unused and will be removed from module k_verify_ntt_layer.
WARNING: [Synth 8-3332] Sequential element (grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U358/dout_reg[10]) is unused and will be removed from module k_verify_ntt_layer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "s_3_0_3_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_3_1_3_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c206_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c205_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_4_0_3_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_4_1_3_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c204_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_5_0_3_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_2_1_3_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_5_1_3_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c203_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_6_0_3_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_2_0_3_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg" of size (depth=127 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mac_muladd_8s_19s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mac_muladd_8s_19s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mac_muladd_25s_14ns_24ns_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mac_muladd_25s_14ns_24ns_32_4_1.v:31]
DSP Report: Generating DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffd1800)'*B2)')'.
DSP Report: register grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/tmp_183_reg_316_pp0_iter7_reg_reg is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/m is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_8s_19s_32s_32_4_1_U961/k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x800000)+(A2*(B:0x2c0b)')'.
DSP Report: register grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/m is absorbed into DSP grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/mac_muladd_25s_14ns_24ns_32_4_1_U960/k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product.
DSP Report: Generating DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product.
DSP Report: Generating DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B''.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_17ns_49_2_1_U942/dout_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/dout_reg.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/trunc_ln298_reg_168_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/dout_reg.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/dout_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/dout_reg.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/dout_reg.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_27ns_32_2_1_U943/dout_reg.
DSP Report: Generating DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/t_reg_173_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/dout_reg.
DSP Report: register grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/dout_reg is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/dout_reg.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/dout_reg.
DSP Report: operator grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/tmp_product is absorbed into DSP grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_24s_55_2_1_U944/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/sub_ln1042_reg_322_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/sub_ln1019_reg_332_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/dout_reg.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/sub_ln1042_reg_322_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/dout_reg.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/dout_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_23s_54_2_1_U920/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/trunc_ln298_reg_352_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/dout_reg.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/dout_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_27ns_32_2_1_U921/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/t_81_reg_357_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/dout_reg.
DSP Report: register grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/dout_reg is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/dout_reg.
DSP Report: operator grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/tmp_product is absorbed into DSP grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/mul_32s_24s_55_2_1_U922/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/sub_ln1019_reg_334_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/dout_reg.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/dout_reg.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/dout_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U906/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/trunc_ln298_reg_354_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/dout_reg.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/dout_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U907/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/t_83_reg_359_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/dout_reg.
DSP Report: register grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/dout_reg is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/dout_reg.
DSP Report: operator grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/tmp_product is absorbed into DSP grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U908/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/sub_ln1019_reg_334_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/dout_reg.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/dout_reg.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/dout_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U892/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/trunc_ln298_reg_354_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/dout_reg.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/dout_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U893/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/t_85_reg_359_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/dout_reg.
DSP Report: register grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/dout_reg is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/dout_reg.
DSP Report: operator grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/tmp_product is absorbed into DSP grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U894/dout_reg.
INFO: [Synth 8-6904] The RAM "times_assign_cast_loc_c207_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/sub_ln1019_reg_334_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/dout_reg.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/dout_reg.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/dout_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U878/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/trunc_ln298_reg_354_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/dout_reg.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/dout_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U879/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/t_87_reg_359_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/dout_reg.
DSP Report: register grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/dout_reg is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/dout_reg.
DSP Report: operator grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/tmp_product is absorbed into DSP grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U880/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_322_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/sub_ln1019_reg_332_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/dout_reg.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_322_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/dout_reg.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/dout_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U864/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/trunc_ln298_reg_352_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/dout_reg.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/dout_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U865/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/t_89_reg_357_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/dout_reg.
DSP Report: register grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/dout_reg is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/dout_reg.
DSP Report: operator grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/tmp_product is absorbed into DSP grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U866/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_322_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/sub_ln1019_reg_332_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/dout_reg.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_322_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/dout_reg.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/dout_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U850/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/trunc_ln298_reg_352_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/dout_reg.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/dout_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U851/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/t_91_reg_357_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/dout_reg.
DSP Report: register grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/dout_reg is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/dout_reg.
DSP Report: operator grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/tmp_product is absorbed into DSP grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U852/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/sub_ln1019_reg_334_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/dout_reg.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/dout_reg.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/dout_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U836/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/trunc_ln298_reg_354_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/dout_reg.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/dout_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U837/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/t_93_reg_359_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/dout_reg.
DSP Report: register grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/dout_reg is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/dout_reg.
DSP Report: operator grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/tmp_product is absorbed into DSP grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U838/dout_reg.
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (merge_int_3_U0/\grp_merge_int_3_Pipeline_merge_fu_50/ap_phi_reg_pp0_iter2_t_70_reg_81_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reducef_U0/\grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_32s_17ns_49_2_1_U942/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_1_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_2_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_3_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_4_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_5_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_6_U0/\mul_i_reg_86_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_6_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_7_U0/\mul_i_reg_74_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (merge_int_3_U0/\grp_merge_int_3_Pipeline_merge_fu_50/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (merge_int_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (reducef_U0/\grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reducef_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (caddq_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hint_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_1_U0/\grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_2_U0/\grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_3_U0/\grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_4_U0/\grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_5_U0/\grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_6_U0/\grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (invntt_layer_int_7_U0/\grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (merge_int_3_U0/\grp_merge_int_3_Pipeline_merge_fu_50/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reducef_U0/\grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (caddq_U0/\grp_caddq_Pipeline_VITIS_LOOP_1227_1_fu_48/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (caddq_U0/\grp_caddq_Pipeline_VITIS_LOOP_1227_1_fu_48/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (hint_U0/\grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hint_U0/\grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reducef_U0/\grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_ln1205_reg_163_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reducef_U0/\grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_ln1205_reg_163_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reducef_U0/\grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_ln1205_reg_163_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reducef_U0/\grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_ln1205_reg_163_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reducef_U0/\grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_ln1205_reg_163_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/sub_ln1019_reg_334_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/dout_reg.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/sub_ln1042_reg_324_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/dout_reg.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/dout_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_23s_54_2_1_U822/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/trunc_ln298_reg_354_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/dout_reg.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/dout_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_27ns_32_2_1_U823/dout_reg.
DSP Report: Generating DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/t_78_reg_359_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/dout_reg.
DSP Report: register grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/dout_reg is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/dout_reg.
DSP Report: operator grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/tmp_product is absorbed into DSP grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/mul_32s_24s_55_2_1_U824/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mac_muladd_9s_24s_32ns_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mac_muladd_9s_24s_32ns_32_4_1.v:31]
DSP Report: Generating DSP grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((A:0x3f801fff)'*B2)')'.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/tmp_reg_124_pp0_iter3_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/m is absorbed into DSP grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/mac_muladd_9s_24s_32ns_32_4_1_U804/k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_32s_64_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product.
DSP Report: Generating DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg.
DSP Report: Generating DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product.
DSP Report: Generating DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_32s_64_2_1_U783/dout_reg.
DSP Report: Generating DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/tmp_product, operation Mode is: (A:0x3802001)*B2.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/tmp_product.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/tmp_product.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/tmp_product.
DSP Report: Generating DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product.
DSP Report: Generating DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/trunc_ln298_reg_183_reg is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/dout_reg.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/dout_reg is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/dout_reg.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/dout_reg.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_27ns_32_2_1_U784/dout_reg.
DSP Report: Generating DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/t_reg_188_reg is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/dout_reg.
DSP Report: register grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/dout_reg is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/dout_reg.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/dout_reg.
DSP Report: operator grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/tmp_product is absorbed into DSP grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/mul_32s_24s_55_2_1_U785/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_32s_64_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP mul_32s_32s_64_2_1_U490/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U490/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U490/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U490/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/dout_reg.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U490/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/tmp_product.
DSP Report: register mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U490/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_64_2_1_U490/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U490/dout_reg.
DSP Report: register mul_32s_32s_64_2_1_U490/dout_reg is absorbed into DSP mul_32s_32s_64_2_1_U490/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/dout_reg.
DSP Report: operator mul_32s_32s_64_2_1_U490/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U490/dout_reg.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U491/tmp_product, operation Mode is: (A:0x3802001)*B2.
DSP Report: register mul_32s_27ns_32_2_1_U491/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U491/tmp_product.
DSP Report: operator mul_32s_27ns_32_2_1_U491/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U491/tmp_product.
DSP Report: operator mul_32s_27ns_32_2_1_U491/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U491/tmp_product.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U492/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register mul_32s_24s_55_2_1_U492/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U492/tmp_product.
DSP Report: register mul_32s_24s_55_2_1_U492/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U492/tmp_product.
DSP Report: operator mul_32s_24s_55_2_1_U492/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U492/tmp_product.
DSP Report: operator mul_32s_24s_55_2_1_U492/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U492/tmp_product.
DSP Report: Generating DSP mul_32s_27ns_32_2_1_U491/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register trunc_ln298_reg_183_reg is absorbed into DSP mul_32s_27ns_32_2_1_U491/dout_reg.
DSP Report: register mul_32s_27ns_32_2_1_U491/dout_reg is absorbed into DSP mul_32s_27ns_32_2_1_U491/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U491/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U491/dout_reg.
DSP Report: operator mul_32s_27ns_32_2_1_U491/tmp_product is absorbed into DSP mul_32s_27ns_32_2_1_U491/dout_reg.
DSP Report: Generating DSP mul_32s_24s_55_2_1_U492/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register t_reg_188_reg is absorbed into DSP mul_32s_24s_55_2_1_U492/dout_reg.
DSP Report: register mul_32s_24s_55_2_1_U492/dout_reg is absorbed into DSP mul_32s_24s_55_2_1_U492/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U492/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U492/dout_reg.
DSP Report: operator mul_32s_24s_55_2_1_U492/tmp_product is absorbed into DSP mul_32s_24s_55_2_1_U492/dout_reg.
INFO: [Synth 8-4471] merging register 'grp_repeatl_int_Pipeline_VITIS_LOOP_1117_3_VITIS_LOOP_1118_4_fu_63/ap_CS_fsm_reg[0:0]' into 'grp_repeatl_int_Pipeline_VITIS_LOOP_1112_2_fu_54/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_repeatl_int_Pipeline_VITIS_LOOP_1117_3_VITIS_LOOP_1118_4.v:102]
INFO: [Synth 8-7124] RAM ("s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_c_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_c_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg"
RAM ("montgomery_add_U0/grp_montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3_fu_52/tmp_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("repeatl_int_U0/tmp_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "repeatl_int_U0/tmp_U/ram_reg"
INFO: [Synth 8-7124] RAM ("s_z_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_z_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_z_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_z_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_z_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_z_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 13 bits of RAM "U_k_verify_fifo_w32_d5000_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 19 bits.
INFO: [Synth 8-7124] RAM ("s_t1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_t1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_t1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_t1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c197_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__55 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c197_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__55 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c197_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__55 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c196_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c196_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c196_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c195_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__49 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c195_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__49 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c195_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__49 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c194_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c194_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c194_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c193_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c193_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c193_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c192_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c192_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1477_1_loc_c192_U/i_111_0/i_111_0/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__15 due to constant propagation
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/zetas46_load_reg_295_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/zetas46_load_reg_295_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/dout_reg.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/dout_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U750/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/dout_reg.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/dout_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U751/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_320_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/dout_reg.
DSP Report: register grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/dout_reg is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/dout_reg.
DSP Report: operator grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/tmp_product is absorbed into DSP grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U752/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/zetas45_load_reg_295_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/zetas45_load_reg_295_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/dout_reg.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/dout_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U736/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/dout_reg.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/dout_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U737/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_320_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/dout_reg.
DSP Report: register grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/dout_reg is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/dout_reg.
DSP Report: operator grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/tmp_product is absorbed into DSP grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U738/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/zetas44_load_reg_293_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/zetas44_load_reg_293_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/dout_reg.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/dout_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U722/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_313_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/dout_reg.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/dout_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U723/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_318_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/dout_reg.
DSP Report: register grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/dout_reg is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/dout_reg.
DSP Report: operator grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/tmp_product is absorbed into DSP grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U724/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/zetas43_load_reg_293_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/zetas43_load_reg_293_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/dout_reg.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/dout_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U708/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_313_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/dout_reg.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/dout_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U709/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_318_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/dout_reg.
DSP Report: register grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/dout_reg is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/dout_reg.
DSP Report: operator grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/tmp_product is absorbed into DSP grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U710/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/zetas41_load_reg_295_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/zetas41_load_reg_295_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/dout_reg.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/dout_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U694/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/dout_reg.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/dout_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U695/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_320_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/dout_reg.
DSP Report: register grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/dout_reg is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/dout_reg.
DSP Report: operator grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/tmp_product is absorbed into DSP grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U696/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/zetas40_load_reg_295_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/zetas40_load_reg_295_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/dout_reg.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/dout_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U680/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/dout_reg.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/dout_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U681/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_320_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/dout_reg.
DSP Report: register grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/dout_reg is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/dout_reg.
DSP Report: operator grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/tmp_product is absorbed into DSP grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U682/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/zetas39_load_reg_295_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/zetas39_load_reg_295_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/dout_reg.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/dout_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U666/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/dout_reg.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/dout_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U667/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_320_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/dout_reg.
DSP Report: register grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/dout_reg is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/dout_reg.
DSP Report: operator grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/tmp_product is absorbed into DSP grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U668/dout_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/zetas38_load_reg_293_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/zetas38_load_reg_293_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/dout_reg.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/dout_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_23s_54_2_1_U652/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/trunc_ln298_reg_313_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/dout_reg.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/dout_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_27ns_32_2_1_U653/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/t_reg_318_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/dout_reg.
DSP Report: register grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/dout_reg is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/dout_reg.
DSP Report: operator grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/tmp_product is absorbed into DSP grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/mul_32s_24s_55_2_1_U654/dout_reg.
INFO: [Synth 8-4471] merging register 'grp_repeat_int_Pipeline_VITIS_LOOP_1137_3_VITIS_LOOP_1138_4_fu_75/ap_CS_fsm_reg[0:0]' into 'grp_repeat_int_Pipeline_VITIS_LOOP_1132_2_fu_66/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_repeat_int_Pipeline_VITIS_LOOP_1137_3_VITIS_LOOP_1138_4.v:102]
WARNING: [Synth 8-3936] Found unconnected internal register 'times_read_reg_77_reg' and it is trimmed from '32' to '25' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_ntt_layer_15.v:175]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/zetas37_load_reg_295_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/zetas37_load_reg_295_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/dout_reg.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/dout_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U614/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/dout_reg.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/dout_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U615/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/t_reg_320_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/dout_reg.
DSP Report: register grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/dout_reg is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/dout_reg.
DSP Report: operator grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/tmp_product is absorbed into DSP grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U616/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'times_read_reg_77_reg' and it is trimmed from '32' to '25' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_ntt_layer_14.v:197]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/zetas36_load_reg_295_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/zetas36_load_reg_295_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/dout_reg.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/dout_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U600/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/dout_reg.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/dout_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U601/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/t_reg_320_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/dout_reg.
DSP Report: register grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/dout_reg is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/dout_reg.
DSP Report: operator grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/tmp_product is absorbed into DSP grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U602/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'times_read_reg_77_reg' and it is trimmed from '32' to '25' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_ntt_layer_13.v:197]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/zetas35_load_reg_293_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/zetas35_load_reg_293_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/dout_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/dout_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U586/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/trunc_ln298_reg_313_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/dout_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/dout_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U587/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/t_reg_318_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/dout_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/dout_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/dout_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/tmp_product is absorbed into DSP grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U588/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'times_read_reg_77_reg' and it is trimmed from '32' to '25' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_ntt_layer_12.v:197]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/zetas34_load_reg_293_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/zetas34_load_reg_293_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/dout_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/dout_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U572/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/trunc_ln298_reg_313_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/dout_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/dout_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U573/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/t_reg_318_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/dout_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/dout_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/dout_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/tmp_product is absorbed into DSP grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U574/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'times_read_reg_77_reg' and it is trimmed from '32' to '25' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_ntt_layer_11.v:197]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/zetas33_load_reg_295_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/zetas33_load_reg_295_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/dout_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/dout_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U558/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/dout_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/dout_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U559/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/t_reg_320_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/dout_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/dout_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/dout_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/tmp_product is absorbed into DSP grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U560/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'times_read_reg_77_reg' and it is trimmed from '32' to '25' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_ntt_layer_10.v:197]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/zetas32_load_reg_295_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/zetas32_load_reg_295_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/dout_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/dout_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U544/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/dout_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/dout_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U545/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/t_reg_320_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/dout_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/dout_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/dout_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/tmp_product is absorbed into DSP grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U546/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'times_read_reg_77_reg' and it is trimmed from '32' to '25' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_ntt_layer_9.v:197]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/zetas53_load_reg_295_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/zetas53_load_reg_295_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/dout_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/dout_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U530/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/trunc_ln298_reg_315_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/dout_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/dout_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U531/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/t_reg_320_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/dout_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/dout_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/dout_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/tmp_product is absorbed into DSP grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U532/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'times_read_reg_77_reg' and it is trimmed from '32' to '25' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_ntt_layer_8.v:197]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_23s_54_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_27ns_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_24s_55_2_1.v:24]
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/zetas52_load_reg_293_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/zetas52_load_reg_293_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/dout_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/dout_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_23s_54_2_1_U516/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product, operation Mode is: (A:0x3802001)*B''.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product, operation Mode is: (A:0x3f801fff)*B''.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3802001)*B2.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/trunc_ln298_reg_313_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/dout_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/dout_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_27ns_32_2_1_U517/dout_reg.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/dout_reg, operation Mode is: (PCIN>>17)+(A:0x3f801fff)*B2.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/t_reg_318_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/dout_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/dout_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/dout_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/tmp_product is absorbed into DSP grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/mul_32s_24s_55_2_1_U518/dout_reg.
INFO: [Synth 8-7124] RAM ("s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
RAM ("repeat_int_U0/tmp_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_8_U0/\empty_reg_82_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_9_U0/\empty_reg_82_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_10_U0/\empty_reg_82_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_11_U0/\empty_reg_82_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_12_U0/\empty_reg_82_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_13_U0/\empty_reg_82_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_14_U0/\empty_reg_82_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ntt_layer_15_U0/\empty_reg_82_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (merge_int_1_U0/\grp_merge_int_1_Pipeline_merge_fu_38/ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'merge_unbalanced_unsigned_char_U0/grp_merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_659_2_fu_88/ap_CS_fsm_reg[0:0]' into 'merge_unbalanced_unsigned_char_U0/grp_merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_655_1_fu_80/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_659_2.v:99]
WARNING: [Synth 8-7257] Removed RAM (gmemm_m_axi_U/bus_write/buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element gmemm_m_axi_U/bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-7124] RAM ("k_verify__GCB6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "k_verify__GCB6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "k_verify__GCB6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "k_verify__GCB6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "k_verify__GCB6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "k_verify__GCB6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7257] Removed RAM (bus_write/buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-7124] RAM ("s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-4471] merging register 'grp_merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_659_2_fu_80/ap_CS_fsm_reg[0:0]' into 'grp_merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_655_1_fu_72/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_659_2.v:97]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e19a/hdl/verilog/k_verify_mul_32s_32s_32_2_1.v:24]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U209/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U209/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U209/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U209/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U209/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U209/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U209/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U209/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U209/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U209/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U209/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U209/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U209/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U209/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U209/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U209/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U209/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U209/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U209/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U209/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U209/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U209/dout_reg.
INFO: [Synth 8-7124] RAM ("s_buf_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_buf_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 9 bits of RAM "U_k_verify_fifo_w32_d10000_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 23 bits.
INFO: [Synth 8-6793] RAM ("s_mat_U/U_k_verify_fifo_w32_d10000_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "s_mat_U/U_k_verify_fifo_w32_d10000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 18 for RAM "s_mat_U/U_k_verify_fifo_w32_d10000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "s_mat_U/U_k_verify_fifo_w32_d10000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_mat_U/U_k_verify_fifo_w32_d10000_A_ram/mem_reg"
RAM ("s_mat_buf_U/U_k_verify_fifo_w24_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "s_mat_buf_U/U_k_verify_fifo_w24_d1000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_c_1_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_c_1_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_sig_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_sig_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg"
WARNING: [Synth 8-7257] Removed RAM (bus_write/buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:14 ; elapsed = 00:05:00 . Memory (MB): peak = 4490.918 ; gain = 1328.551 ; free physical = 64477 ; free virtual = 202158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------+------------------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                                       | Depth x Width | Implemented As | 
+---------------------+------------------------------------------------------------------+---------------+----------------+
|k_verify_ntt_layer_7 | grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/zetas51_U/q0_reg | 256x23        | Block RAM      | 
|k_verify_ntt_layer_6 | grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/zetas50_U/q0_reg | 256x23        | Block RAM      | 
|k_verify             | grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/zetas51_U/q0_reg | 256x23        | Block RAM      | 
|k_verify             | grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/zetas50_U/q0_reg | 256x23        | Block RAM      | 
+---------------------+------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                                                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst              | c_U/ram_reg                                                                                           | 256 x 2(NO_CHANGE)     | W |   | 256 x 2(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|s_w1_U            | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_t1_U            | U_k_verify_fifo_w32_d1000_A_ram/mem_reg                                                               | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|s_z_U             | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_z_1_U           | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_z_0_U           | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_h_U             | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst              | s_c_0_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                        | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|s_w1_i_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_w1_f_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_w1_c_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_w1_s_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_w1_r_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_c_U             | U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                                | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|montgomery_add_U0 | grp_montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3_fu_52/tmp_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|repeatl_int_U0    | tmp_U/ram_reg                                                                                         | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|s_z_t_U           | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_z_r_U           | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_w1_m_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_w1_h_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_t1_m_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_t1_t_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_t1_s_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 3      | 3,1             | 
|s_cp_t_U          | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|repeat_int_U0     | tmp_U/ram_reg                                                                                         | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|k_verify__GCB6    | gmemm_m_axi_U/bus_read/buff_rdata/mem_reg                                                             | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|k_verify__GCB6    | s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                      | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|gmemver_m_axi_U   | bus_write/buff_wdata/mem_reg                                                                          | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|gmemsig_m_axi_U   | bus_read/buff_rdata/mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_cp_U            | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_buf_U           | U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                                | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|s_mat_U           | U_k_verify_fifo_w32_d10000_A_ram/mem_reg                                                              | 9 K x 32(READ_FIRST)   | W |   | 9 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 5,2,1           | 
|s_mat_buf_U       | U_k_verify_fifo_w24_d1000_A_ram/mem_reg                                                               | 0 K x 24(READ_FIRST)   | W |   | 0 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|s_c_1_U           | U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                                | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|s_sig_U           | U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                                | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|gmempk_m_axi_U    | bus_read/buff_rdata/mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------+---------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name                  | RTL Object                                                          | Inference | Size (Depth x Width) | Primitives                  | 
+-----------------------------+---------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|inst                         | buf_i_U/ram_reg                                                     | Implied   | 256 x 8              | RAM16X1S x 8 RAM128X1S x 8  | 
|unpack_sig_U0                | sig_U/ram_reg                                                       | Implied   | 128 x 8              | RAM16X1D x 16 RAM64X1D x 8  | 
|unpack_sig_U0                | h_U/ram_reg                                                         | Implied   | 256 x 1              | RAM256X1S x 1               | 
|make_seed_U0                 | rho_U/ram_reg                                                       | Implied   | 32 x 8               | RAM32X1S x 8                | 
|s_rho_U                      | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|nbatch_c179_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c185_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c221_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|nbatch_c180_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c184_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c218_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|nbatch_c186_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c178_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c219_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_3_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c220_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_4_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c199_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c223_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|shl_ln1477_1_loc_c200_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c222_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_5_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_2_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_2_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_1_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_1_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | times_assign_cast_loc_c217_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|inst                         | s_0_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_0_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c206_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|times_assign_cast_loc_c205_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_4_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c204_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_5_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c203_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_6_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c207_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_1_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_1_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c191_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c202_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_7_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c_U    | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_8_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c190_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c189_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c_U         | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c192_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c176_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_loc_c_U         | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c193_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c194_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c195_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c196_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c197_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c215_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_6_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c214_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_5_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c213_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_4_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c212_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_3_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c211_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_2_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c210_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_1_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_1_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c209_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_0_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c208_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_mu_pre_U                   | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|nbatch_c182_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c183_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c167_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c168_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_1_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_1_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c169_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c170_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c171_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c172_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c173_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c174_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1003_loc_c_U           | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|ver_c_U                      | U_k_verify_fifo_w64_d100_A_ram/mem_reg                              | Implied   | 128 x 64             | RAM64M8 x 20                | 
|nbatch_c181_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c175_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_ver_U                      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c_U                   | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_c2_U                       | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|nbatch_c164_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_mubuf_U                    | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|nbatch_c165_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c166_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c177_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_seed_U                     | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|s_mu_U                       | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|s_mu_mrg_U                   | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|s_m_U                        | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|s_ver_pre_1_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_ver_pre_0_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_pk_1_U                     | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|s_pk_0_U                     | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|s_pk_U                       | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|mul_ln1470_loc_c_U           | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
+-----------------------------+---------------------------------------------------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                      | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|k_verify_ntt_layer_7                             | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_7                             | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_7                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_7                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_7                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_7                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_6                             | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_6                             | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_6                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_6                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_6                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_6                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_shake_1__GC0                            | (A:0x1e1e2)*B                  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_verify_shake_1__GC0                            | (PCIN>>17)+A*B                 | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_shake_1__GC0                            | A*(B:0x1e1e2)                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_verify_shake_1__GC0                            | (PCIN>>17)+A*B                 | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer                               | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer                               | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer                               | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer                               | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer                               | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer                               | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_1                             | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_1                             | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_1                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_1                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_1                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_1                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_2                             | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_2                             | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_2                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_2                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_2                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_2                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_3                             | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_3                             | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_3                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_3                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_3                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_3                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_4                             | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_4                             | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_4                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_4                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_4                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_4                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_5                             | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_5                             | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_5                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_5                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_5                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_5                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_mac_muladd_8s_19s_32s_32_4_1_DSP48_2    | (C'+((A:0x3ffd1800)'*B2)')'    | 27     | 9      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_verify_mac_muladd_25s_14ns_24ns_32_4_1_DSP48_1 | (C:0x800000)+(A2*(B:0x2c0b)')' | 27     | 18     | 25     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_verify_reducef                                 | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_reducef                                 | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_reducef                                 | (PCIN>>17)+(A:0x3802001)*B''   | 27     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|k_verify_reducef                                 | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_7                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_7                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_7                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_7                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_7                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_7                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_6                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_6                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_6                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_6                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_6                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_6                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_5                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_5                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_5                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_5                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_5                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_5                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_4                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_4                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_4                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_4                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_4                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_4                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_3                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_3                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_3                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_3                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_3                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_3                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_2                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_2                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_2                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_2                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_2                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_2                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_1                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_1                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_1                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_1                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_1                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_1                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_s                      | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_s                      | (PCIN>>17)+A2*B2               | 23     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_s                      | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_s                      | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_invntt_layer_int_s                      | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_invntt_layer_int_s                      | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_mac_muladd_9s_24s_32ns_32_4_1_DSP48_0   | (C'+((A:0x3f801fff)'*B2)')'    | 27     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_verify_montgomery_1                            | A2*B                           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|k_verify_montgomery_1                            | (PCIN>>17)+A*B                 | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_montgomery_1                            | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_montgomery_1                            | (PCIN>>17)+A2*B                | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_montgomery_1                            | (A:0x3802001)*B2               | 27     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_montgomery_1                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_montgomery_1                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_montgomery_1                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_montgomery                              | A2*B                           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|k_verify_montgomery                              | (PCIN>>17)+A*B                 | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_montgomery                              | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_montgomery                              | (PCIN>>17)+A2*B                | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_montgomery                              | (A:0x3802001)*B2               | 27     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_montgomery                              | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_montgomery                              | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_montgomery                              | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_23                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_23                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_23                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_23                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_23                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_23                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_22                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_22                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_22                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_22                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_22                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_22                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_21                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_21                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_21                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_21                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_21                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_21                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_20                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_20                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_20                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_20                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_20                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_20                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_19                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_19                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_19                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_19                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_19                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_19                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_18                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_18                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_18                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_18                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_18                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_18                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_17                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_17                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_17                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_17                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_17                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_17                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_16                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_16                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_16                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_16                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_16                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_16                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_15                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_15                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_15                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_15                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_15                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_15                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_14                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_14                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_14                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_14                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_14                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_14                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_13                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_13                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_13                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_13                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_13                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_13                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_12                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_12                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_12                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_12                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_12                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_12                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_11                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_11                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_11                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_11                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_11                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_11                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_10                            | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_10                            | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_10                            | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_10                            | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_10                            | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_10                            | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_9                             | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_9                             | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_9                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_9                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_9                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_9                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_8                             | A2*B2                          | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_8                             | (PCIN>>17)+A2*B                | 23     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_8                             | (A:0x3802001)*B''              | 27     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_8                             | (A:0x3f801fff)*B''             | 24     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|k_verify_ntt_layer_8                             | (PCIN>>17)+(A:0x3802001)*B2    | 27     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_ntt_layer_8                             | (PCIN>>17)+(A:0x3f801fff)*B2   | 24     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_verify_Block_split215_proc                     | A*B                            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_verify_Block_split215_proc                     | (PCIN>>17)+A*B                 | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_verify_Block_split215_proc                     | A*B                            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_verify_Block_split215_proc                     | (PCIN>>17)+A*B                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:27 ; elapsed = 00:05:15 . Memory (MB): peak = 4490.918 ; gain = 1328.551 ; free physical = 63574 ; free virtual = 201323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "inst/i_117_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_4/s_buf_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_4/s_buf_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/i_117_4/s_buf_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 9 bits of RAM "U_k_verify_fifo_w32_d10000_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 23 bits.
INFO: [Synth 8-5582] The block RAM "inst/i_117_4/s_mat_U/U_k_verify_fifo_w32_d10000_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM "inst/i_117_4/s_c_1_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_4/s_c_1_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/i_117_4/s_c_1_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_4/s_sig_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_4/s_sig_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/i_117_4/s_sig_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg"
INFO: [Synth 8-5582] The block RAM "inst/s_c_0_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_117_5/s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM "inst/i_117_3/s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_3/s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_3/s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_3/s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_3/s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_3/s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_3/s_w1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_3/s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_3/s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_3/s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_3/s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_3/s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_3/s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_3/s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_3/s_c_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_3/s_c_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/i_117_3/s_c_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg"
INFO: [Synth 8-5582] The block RAM "inst/i_117_3/s_z_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM "inst/i_117_3/s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_3/s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_3/s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_3/s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_3/s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_3/s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_3/s_z_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_3/s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_3/s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_3/s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_3/s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_3/s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_3/s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_3/s_w1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_3/s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_3/s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_3/s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_3/s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_3/s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_3/s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_3/s_w1_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_3/s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_3/s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_3/s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_3/s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_3/s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_3/s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_3/s_t1_m_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_3/s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_3/s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_3/s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_3/s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_3/s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_3/s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_3/s_t1_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 13 bits of RAM "U_k_verify_fifo_w32_d5000_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 19 bits.
INFO: [Synth 8-5556] The block RAM "inst/i_117_3/s_t1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_3/s_t1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_3/s_t1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_3/s_t1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_3/s_t1_s_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 31 bits of RAM "U_k_verify_fifo_w32_d5000_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 1 bits.
INFO: [Synth 8-5556] The block RAM "inst/i_117_0/s_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_0/s_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_0/s_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_2/s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_2/s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_2/s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_2/s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_2/s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_2/s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_2/s_w1_i_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_117_2/s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_117_2/s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_117_2/s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_117_2/s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_117_2/s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_117_2/s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_117_2/s_w1_c_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:14 ; elapsed = 00:06:04 . Memory (MB): peak = 4692.066 ; gain = 1529.699 ; free physical = 62072 ; free virtual = 199758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object                                                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                  | c_U/ram_reg                                                                                           | 256 x 2(NO_CHANGE)     | W |   | 256 x 2(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_117_0/s_w1_U   | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_t1_U                | U_k_verify_fifo_w32_d1000_A_ram/mem_reg                                                               | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_117_0/s_z_U    | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_0/s_z_1_U  | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_0/s_z_0_U  | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_0/s_h_U    | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                  | s_c_0_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                        | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|inst/i_117_2/s_w1_i_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_2/s_w1_f_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_2/s_w1_c_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_3/s_w1_s_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_3/s_w1_r_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_3/s_c_U    | U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                                | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|montgomery_add_U0     | grp_montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3_fu_52/tmp_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|repeatl_int_U0        | tmp_U/ram_reg                                                                                         | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst/i_117_3/s_z_t_U  | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      |                 | 
|inst/i_117_3/s_z_r_U  | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_3/s_w1_m_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_3/s_w1_h_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_3/s_t1_m_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_3/s_t1_t_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_3/s_t1_s_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 3      | 3,1             | 
|inst/i_117_5/s_cp_t_U | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      |                 | 
|repeat_int_U0         | tmp_U/ram_reg                                                                                         | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|k_verify__GCB6        | gmemm_m_axi_U/bus_read/buff_rdata/mem_reg                                                             | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                  | s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                      | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|gmemver_m_axi_U       | bus_write/buff_wdata/mem_reg                                                                          | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|gmemsig_m_axi_U       | bus_read/buff_rdata/mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_117_4/s_cp_U   | U_k_verify_fifo_w32_d5000_A_ram/mem_reg                                                               | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_117_4/s_buf_U  | U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                                | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|inst/i_117_4/s_mat_U  | U_k_verify_fifo_w32_d10000_A_ram/mem_reg                                                              | 9 K x 32(READ_FIRST)   | W |   | 9 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 11     |                 | 
|s_mat_buf_U           | U_k_verify_fifo_w24_d1000_A_ram/mem_reg                                                               | 0 K x 24(READ_FIRST)   | W |   | 0 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/i_117_4/s_c_1_U  | U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                                | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|inst/i_117_4/s_sig_U  | U_k_verify_fifo_w8_d5000_A_ram/mem_reg                                                                | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|gmempk_m_axi_U        | bus_read/buff_rdata/mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+----------------------+-------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-----------------------------+---------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name                  | RTL Object                                                          | Inference | Size (Depth x Width) | Primitives                  | 
+-----------------------------+---------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|inst                         | buf_i_U/ram_reg                                                     | Implied   | 256 x 8              | RAM16X1S x 8 RAM128X1S x 8  | 
|unpack_sig_U0                | sig_U/ram_reg                                                       | Implied   | 128 x 8              | RAM16X1D x 16 RAM64X1D x 8  | 
|unpack_sig_U0                | h_U/ram_reg                                                         | Implied   | 256 x 1              | RAM256X1S x 1               | 
|make_seed_U0                 | rho_U/ram_reg                                                       | Implied   | 32 x 8               | RAM32X1S x 8                | 
|s_rho_U                      | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|nbatch_c179_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c185_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c221_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|nbatch_c180_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c184_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c218_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|nbatch_c186_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c178_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c219_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_3_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c220_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_4_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c199_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c223_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|shl_ln1477_1_loc_c200_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_1_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c222_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_5_0_U                      | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_2_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_2_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_1_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_1_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | times_assign_cast_loc_c217_U/U_k_verify_fifo_w25_d100_A_ram/mem_reg | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|inst                         | s_0_0_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|inst                         | s_0_1_U/U_k_verify_fifo_w32_d128_A_ram/mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c206_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|times_assign_cast_loc_c205_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_4_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c204_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_5_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c203_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_6_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c207_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_1_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_1_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c191_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c202_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_7_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c_U    | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_8_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c190_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c189_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c_U         | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c192_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_0_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_1_3_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c176_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_loc_c_U         | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c193_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c194_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c195_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c196_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1477_1_loc_c197_U      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c167_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c168_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_1_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_1_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c169_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c170_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c171_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c172_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c173_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c174_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|shl_ln1003_loc_c_U           | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_1_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_0_1_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_8_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_7_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c215_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_6_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_6_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c214_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_5_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_5_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c213_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_4_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_4_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c212_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_3_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_3_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c211_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_2_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_2_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c210_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_1_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_1_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c209_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_0_0_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_0_1_2_U                    | U_k_verify_fifo_w32_d128_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|times_assign_cast_loc_c208_U | U_k_verify_fifo_w25_d100_A_ram/mem_reg                              | Implied   | 128 x 25             | RAM64M8 x 8                 | 
|s_mu_pre_U                   | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|nbatch_c182_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c183_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|ver_c_U                      | U_k_verify_fifo_w64_d100_A_ram/mem_reg                              | Implied   | 128 x 64             | RAM64M8 x 20                | 
|nbatch_c181_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c175_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_ver_U                      | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c_U                   | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_c2_U                       | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|nbatch_c164_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_mubuf_U                    | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|nbatch_c165_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c166_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|nbatch_c177_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_seed_U                     | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|s_mu_U                       | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|s_mu_mrg_U                   | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|s_m_U                        | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|s_ver_pre_1_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_ver_pre_0_U                | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
|s_pk_1_U                     | U_k_verify_fifo_w8_d100_A_ram/mem_reg                               | Implied   | 128 x 8              | RAM64M8 x 4                 | 
|s_pk_0_U                     | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|s_pk_U                       | U_k_verify_fifo_w8_d200_A_ram/mem_reg                               | Implied   | 256 x 8              | RAM64M8 x 8                 | 
|mul_ln1470_loc_c_U           | U_k_verify_fifo_w32_d100_A_ram/mem_reg                              | Implied   | 128 x 32             | RAM64M8 x 10                | 
+-----------------------------+---------------------------------------------------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/challenge_U0i_117_11/c_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_1/s_c_0_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_1/s_c_0_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_1/grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/zetas51_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_1/grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/zetas51_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_1/grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/zetas50_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_1/grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/zetas50_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_6/gmemm_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_6/s_cp_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_0/shl_ln1477_1_loc_c200_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_verify__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_0/shl_ln1477_1_loc_c200_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_verify__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_0/shl_ln1477_1_loc_c199_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_verify__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_0/shl_ln1477_1_loc_c199_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_verify__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_0/shl_ln1477_1_loc_c199_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_verify__GCB0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_w1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_t1_U/U_k_verify_fifo_w32_d1000_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/zetas30_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/zetas30_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/zetas31_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/zetas31_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/zetas42_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/zetas42_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/zetas47_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/zetas47_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/zetas48_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/zetas48_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/zetas49_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/zetas49_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_1_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_z_0_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_0/s_h_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_2/shl_ln1477_1_loc_c191_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_verify__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_2/shl_ln1477_1_loc_c191_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_verify__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_2/shl_ln1477_1_loc_c190_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_verify__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_2/shl_ln1477_1_loc_c190_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_verify__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_2/shl_ln1477_1_loc_c189_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_verify__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_2/shl_ln1477_1_loc_c189_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_verify__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_2/shl_ln1477_1_loc_c_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_verify__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_2/shl_ln1477_1_loc_c_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_verify__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_2/shl_ln1477_1_loc_c_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_verify__GCB2_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_2/s_w1_f_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_3/s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_3/s_w1_r_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_5/shl_ln1003_loc_c_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_verify__GCB5_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_5/shl_ln1003_loc_c_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module k_verify__GCB5_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_117_5/shl_ln1003_loc_c_U/U_k_verify_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module k_verify__GCB5_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/s_cp_t_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/repeat_int_U0/tmp_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/repeat_int_U0/tmp_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_15_U0/grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/zetas37_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_15_U0/grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/zetas37_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_14_U0/grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/zetas36_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_14_U0/grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/zetas36_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/zetas34_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/zetas34_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/zetas33_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/zetas33_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/zetas32_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/zetas32_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/zetas53_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/zetas53_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/zetas52_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_117_5/ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/zetas52_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_23_U0/grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/zetas46_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_23_U0/grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/zetas46_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_22_U0/grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/zetas45_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_22_U0/grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/zetas45_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_21_U0/grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/zetas44_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_21_U0/grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/zetas44_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_20_U0/grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/zetas43_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_20_U0/grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/zetas43_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_19_U0/grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/zetas41_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_19_U0/grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/zetas41_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_18_U0/grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/zetas40_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_18_U0/grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/zetas40_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_17_U0/grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/zetas39_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_17_U0/grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/zetas39_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_16_U0/grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/ntt_layer_16_U0/grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/gmemver_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/gmemsig_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/s_cp_U/U_k_verify_fifo_w32_d5000_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/s_buf_U/U_k_verify_fifo_w8_d5000_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/s_mat_U/U_k_verify_fifo_w32_d10000_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/s_mat_U/U_k_verify_fifo_w32_d10000_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_109_4/s_mat_U/U_k_verify_fifo_w32_d10000_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:47 ; elapsed = 00:08:05 . Memory (MB): peak = 4729.586 ; gain = 1567.219 ; free physical = 60633 ; free virtual = 198357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/shake_1_U0/grp_absorb_rate_fu_1864/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:44 ; elapsed = 00:09:04 . Memory (MB): peak = 5092.742 ; gain = 1930.375 ; free physical = 59301 ; free virtual = 197400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:44 ; elapsed = 00:09:05 . Memory (MB): peak = 5092.742 ; gain = 1930.375 ; free physical = 59316 ; free virtual = 197415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:09 ; elapsed = 00:09:29 . Memory (MB): peak = 5092.742 ; gain = 1930.375 ; free physical = 58364 ; free virtual = 196625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:09 ; elapsed = 00:09:30 . Memory (MB): peak = 5092.742 ; gain = 1930.375 ; free physical = 58362 ; free virtual = 196622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:14 ; elapsed = 00:09:35 . Memory (MB): peak = 5092.742 ; gain = 1930.375 ; free physical = 58295 ; free virtual = 196556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:15 ; elapsed = 00:09:36 . Memory (MB): peak = 5092.742 ; gain = 1930.375 ; free physical = 58276 ; free virtual = 196536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|k_verify    | ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_23_reg_278_pp0_iter4_reg_reg[0]                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_269_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_308_pp0_iter4_reg_reg[53]                     | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_24_reg_282_pp0_iter5_reg_reg[31]                 | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_62_reg_280_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_310_pp0_iter4_reg_reg[53]                 | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_63_reg_284_pp0_iter5_reg_reg[31]             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_47_reg_280_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_310_pp0_iter4_reg_reg[53]                 | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_48_reg_284_pp0_iter5_reg_reg[31]             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_44_reg_280_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_310_pp0_iter4_reg_reg[53]                 | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_45_reg_284_pp0_iter5_reg_reg[31]             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_41_reg_278_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_269_pp0_iter4_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_308_pp0_iter4_reg_reg[53]                 | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_42_reg_282_pp0_iter5_reg_reg[31]             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_38_reg_278_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_269_pp0_iter4_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_308_pp0_iter4_reg_reg[53]                 | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_39_reg_282_pp0_iter5_reg_reg[31]             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/tmp_32_reg_280_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/pr_reg_310_pp0_iter4_reg_reg[53]                 | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/tmp_33_reg_284_pp0_iter5_reg_reg[31]             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_35_reg_280_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_310_pp0_iter4_reg_reg[53]                 | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_36_reg_284_pp0_iter5_reg_reg[31]             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | hint_U0/grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/icmp_ln1263_reg_322_pp0_iter9_reg_reg[0]                      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | hint_U0/grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/tmp_183_reg_316_pp0_iter6_reg_reg[31]                         | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | hint_U0/grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/a1_2_reg_337_pp0_iter10_reg_reg[7]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|k_verify    | hint_U0/grp_hint_Pipeline_VITIS_LOOP_1256_1_fu_38/ap_loop_exit_ready_pp0_iter10_reg_reg                         | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | reducef_U0/grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_ln1205_reg_163_pp0_iter7_reg_reg[48]                | 6      | 17    | NO           | YES                | YES               | 17     | 0       | 
|k_verify    | reducef_U0/grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/mul_ln1205_reg_163_pp0_iter7_reg_reg[31]                | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | 
|k_verify    | reducef_U0/grp_reducef_Pipeline_VITIS_LOOP_1201_1_fu_48/ap_loop_exit_ready_pp0_iter7_reg_reg                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | invntt_layer_int_7_U0/grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/wing1_30_reg_327_pp0_iter4_reg_reg[31] | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | invntt_layer_int_7_U0/grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/pr_reg_347_pp0_iter4_reg_reg[53]       | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | invntt_layer_int_6_U0/grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/wing1_34_reg_329_pp0_iter4_reg_reg[31] | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | invntt_layer_int_6_U0/grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/pr_reg_349_pp0_iter4_reg_reg[53]       | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | invntt_layer_int_5_U0/grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/wing1_38_reg_329_pp0_iter4_reg_reg[31] | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | invntt_layer_int_5_U0/grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/pr_reg_349_pp0_iter4_reg_reg[53]       | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | invntt_layer_int_4_U0/grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/wing1_41_reg_329_pp0_iter4_reg_reg[31] | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | invntt_layer_int_4_U0/grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/pr_reg_349_pp0_iter4_reg_reg[53]       | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | invntt_layer_int_3_U0/grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/wing1_44_reg_327_pp0_iter4_reg_reg[31] | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | invntt_layer_int_3_U0/grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/pr_reg_347_pp0_iter4_reg_reg[53]       | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | invntt_layer_int_2_U0/grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/wing1_47_reg_327_pp0_iter4_reg_reg[31] | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | invntt_layer_int_2_U0/grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/pr_reg_347_pp0_iter4_reg_reg[53]       | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | invntt_layer_int_1_U0/grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/wing1_50_reg_329_pp0_iter4_reg_reg[31] | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | invntt_layer_int_1_U0/grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/pr_reg_349_pp0_iter4_reg_reg[53]       | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | invntt_layer_int_U0/grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/wing1_27_reg_329_pp0_iter4_reg_reg[31]     | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | invntt_layer_int_U0/grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/pr_reg_349_pp0_iter4_reg_reg[53]           | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | reduce32_U0/grp_reduce32_Pipeline_VITIS_LOOP_1212_1_fu_48/ap_loop_exit_ready_pp0_iter4_reg_reg                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | montgomery_1_U0/grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/a_reg_178_pp0_iter7_reg_reg[63]               | 5      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | montgomery_1_U0/grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/a_reg_178_pp0_iter7_reg_reg[31]               | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | montgomery_1_U0/grp_montgomery_1_Pipeline_VITIS_LOOP_1149_1_fu_50/ap_loop_exit_ready_pp0_iter7_reg_reg          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | montgomery_U0/a_reg_178_pp0_iter7_reg_reg[63]                                                                   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | 
|k_verify    | montgomery_U0/a_reg_178_pp0_iter7_reg_reg[31]                                                                   | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_15_U0/grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_77_reg_280_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_15_U0/grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_15_U0/grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/pr_reg_310_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_15_U0/grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_78_reg_284_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_14_U0/grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_80_reg_280_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_14_U0/grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_14_U0/grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/pr_reg_310_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_14_U0/grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_81_reg_284_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_83_reg_278_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/icmp_ln942_reg_269_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/pr_reg_308_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_84_reg_282_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_86_reg_278_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/icmp_ln942_reg_269_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/pr_reg_308_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_87_reg_282_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_89_reg_280_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/pr_reg_310_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_90_reg_284_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_92_reg_280_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/pr_reg_310_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_93_reg_284_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_26_reg_280_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/pr_reg_310_pp0_iter4_reg_reg[53]                 | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_27_reg_284_pp0_iter5_reg_reg[31]             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_29_reg_278_pp0_iter4_reg_reg[0]              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/icmp_ln942_reg_269_pp0_iter4_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/pr_reg_308_pp0_iter4_reg_reg[53]                 | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/tmp_30_reg_282_pp0_iter5_reg_reg[31]             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_23_U0/grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_50_reg_280_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_23_U0/grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_23_U0/grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_310_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_23_U0/grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_51_reg_284_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_22_U0/grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_53_reg_280_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_22_U0/grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_22_U0/grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_310_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_22_U0/grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_54_reg_284_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_21_U0/grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_56_reg_278_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_21_U0/grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_269_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_21_U0/grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_308_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_21_U0/grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_57_reg_282_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_20_U0/grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_59_reg_278_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_20_U0/grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_269_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_20_U0/grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_308_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_20_U0/grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_60_reg_282_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_19_U0/grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_65_reg_280_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_19_U0/grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_19_U0/grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_310_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_19_U0/grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_66_reg_284_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_18_U0/grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_68_reg_280_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_18_U0/grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_18_U0/grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_310_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_18_U0/grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_69_reg_284_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_17_U0/grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_71_reg_280_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_17_U0/grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_271_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_17_U0/grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_310_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_17_U0/grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_72_reg_284_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|k_verify    | ntt_layer_16_U0/grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_74_reg_278_pp0_iter4_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_16_U0/grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/icmp_ln942_reg_269_pp0_iter4_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_verify    | ntt_layer_16_U0/grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/pr_reg_308_pp0_iter4_reg_reg[53]               | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|k_verify    | ntt_layer_16_U0/grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/tmp_75_reg_282_pp0_iter5_reg_reg[31]           | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68]      | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__1     | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__2     | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__4     | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__7     | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__8     | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__10    | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__13    | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__14    | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__16    | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__19    | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__20    | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__22    | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__24    | SRL_SIG_reg[4]   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[3]   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__26    | SRL_SIG_reg[6]   | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__27    | SRL_SIG_reg[5]   | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__28    | SRL_SIG_reg[16]  | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__29    | SRL_SIG_reg[19]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__30    | SRL_SIG_reg[199] | 1      | 1          | 0      | 7       | 4      | 2      | 0      | 
|dsrl__31    | SRL_SIG_reg[15]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__32    | SRL_SIG_reg[5]   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__33    | SRL_SIG_reg[36]  | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__34    | SRL_SIG_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__35    | SRL_SIG_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__36    | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__37    | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__38    | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__39    | SRL_SIG_reg[12]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__40    | SRL_SIG_reg[29]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__41    | SRL_SIG_reg[33]  | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__42    | SRL_SIG_reg[28]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__43    | SRL_SIG_reg[9]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__44    | SRL_SIG_reg[16]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__45    | SRL_SIG_reg[9]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__46    | SRL_SIG_reg[9]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__47    | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__48    | SRL_SIG_reg[9]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1856|
|2     |DSP_ALU         |   222|
|4     |DSP_A_B_DATA    |   222|
|10    |DSP_C_DATA      |   222|
|12    |DSP_MULTIPLIER  |   222|
|13    |DSP_M_DATA      |   222|
|15    |DSP_OUTPUT      |   222|
|17    |DSP_PREADD      |   222|
|18    |DSP_PREADD_DATA |   222|
|19    |LUT1            |  1731|
|20    |LUT2            | 15236|
|21    |LUT3            | 14870|
|22    |LUT4            |  7438|
|23    |LUT5            | 18311|
|24    |LUT6            | 23336|
|25    |MUXF7           |  2661|
|26    |MUXF8           |   505|
|27    |RAM128X1S       |     8|
|28    |RAM16X1D        |    16|
|29    |RAM16X1S        |     8|
|30    |RAM256X1S       |     1|
|31    |RAM32X1S        |     8|
|32    |RAM64M8         |  1328|
|33    |RAM64X1D        |    42|
|34    |RAMB18E2        |    58|
|44    |RAMB36E2        |   135|
|56    |SRL16E          |  3341|
|57    |SRLC32E         |  1268|
|58    |FDRE            | 85607|
|59    |FDSE            |   447|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:16 ; elapsed = 00:09:37 . Memory (MB): peak = 5092.742 ; gain = 1930.375 ; free physical = 58272 ; free virtual = 196532
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48337 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:44 ; elapsed = 00:08:53 . Memory (MB): peak = 5096.652 ; gain = 1408.277 ; free physical = 61050 ; free virtual = 199318
Synthesis Optimization Complete : Time (s): cpu = 00:08:22 ; elapsed = 00:09:39 . Memory (MB): peak = 5096.652 ; gain = 1934.285 ; free physical = 61068 ; free virtual = 199317
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5096.652 ; gain = 0.000 ; free physical = 66407 ; free virtual = 204635
INFO: [Netlist 29-17] Analyzing 6655 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_int_1_U0/grp_invntt_layer_int_1_Pipeline_invntt_layer_fu_58/zetas23_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_int_2_U0/grp_invntt_layer_int_2_Pipeline_invntt_layer_fu_58/zetas24_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_int_3_U0/grp_invntt_layer_int_3_Pipeline_invntt_layer_fu_58/zetas25_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_int_4_U0/grp_invntt_layer_int_4_Pipeline_invntt_layer_fu_58/zetas26_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_int_5_U0/grp_invntt_layer_int_5_Pipeline_invntt_layer_fu_58/zetas27_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_int_6_U0/grp_invntt_layer_int_6_Pipeline_invntt_layer_fu_58/zetas28_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_int_7_U0/grp_invntt_layer_int_7_Pipeline_invntt_layer_fu_46/zetas29_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_int_U0/grp_invntt_layer_int_Pipeline_invntt_layer_fu_58/zetas_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_VITIS_LOOP_942_1_fu_56/zetas32_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_VITIS_LOOP_942_1_fu_56/zetas33_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_VITIS_LOOP_942_1_fu_56/zetas34_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_VITIS_LOOP_942_1_fu_56/zetas35_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_14_U0/grp_ntt_layer_14_Pipeline_VITIS_LOOP_942_1_fu_56/zetas36_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_15_U0/grp_ntt_layer_15_Pipeline_VITIS_LOOP_942_1_fu_56/zetas37_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_16_U0/grp_ntt_layer_16_Pipeline_VITIS_LOOP_942_1_fu_58/zetas38_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_17_U0/grp_ntt_layer_17_Pipeline_VITIS_LOOP_942_1_fu_58/zetas39_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_18_U0/grp_ntt_layer_18_Pipeline_VITIS_LOOP_942_1_fu_58/zetas40_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_19_U0/grp_ntt_layer_19_Pipeline_VITIS_LOOP_942_1_fu_58/zetas41_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_VITIS_LOOP_942_1_fu_58/zetas31_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_20_U0/grp_ntt_layer_20_Pipeline_VITIS_LOOP_942_1_fu_58/zetas43_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_21_U0/grp_ntt_layer_21_Pipeline_VITIS_LOOP_942_1_fu_58/zetas44_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_22_U0/grp_ntt_layer_22_Pipeline_VITIS_LOOP_942_1_fu_58/zetas45_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_23_U0/grp_ntt_layer_23_Pipeline_VITIS_LOOP_942_1_fu_58/zetas46_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_VITIS_LOOP_942_1_fu_58/zetas42_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_VITIS_LOOP_942_1_fu_58/zetas47_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_VITIS_LOOP_942_1_fu_58/zetas48_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_VITIS_LOOP_942_1_fu_58/zetas49_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_VITIS_LOOP_942_1_fu_56/zetas52_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_VITIS_LOOP_942_1_fu_56/zetas53_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_U0/grp_ntt_layer_Pipeline_VITIS_LOOP_942_1_fu_58/zetas30_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/repeat_int_U0/tmp_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_ntt_layer_6_Pipeline_VITIS_LOOP_942_1_fu_58/zetas50_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_ntt_layer_7_Pipeline_VITIS_LOOP_942_1_fu_46/zetas51_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5096.652 ; gain = 0.000 ; free physical = 65526 ; free virtual = 203741
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1633 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 222 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 1328 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 42 instances

Synth Design complete, checksum: efda763a
INFO: [Common 17-83] Releasing license: Synthesis
1251 Infos, 338 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:03 ; elapsed = 00:10:29 . Memory (MB): peak = 5096.652 ; gain = 2405.645 ; free physical = 66004 ; free virtual = 204219
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_verify_1_0_synth_1/pfm_dynamic_k_verify_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 5096.652 ; gain = 0.000 ; free physical = 65827 ; free virtual = 204703
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5096.652 ; gain = 0.000 ; free physical = 65424 ; free virtual = 204822
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_k_verify_1_0, cache-ID = 437033a247aebf5a
INFO: [Coretcl 2-1174] Renamed 917 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_verify_1_0_synth_1/pfm_dynamic_k_verify_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 5096.652 ; gain = 0.000 ; free physical = 65727 ; free virtual = 205467
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_k_verify_1_0_utilization_synth.rpt -pb pfm_dynamic_k_verify_1_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5096.652 ; gain = 0.000 ; free physical = 76331 ; free virtual = 216429
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 14:29:35 2023...
