#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  1 19:27:07 2021
# Process ID: 5348
# Current directory: D:/V20/Pipeline/SOC_P1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent816 D:\V20\Pipeline\SOC_P1\SOC_NEW.xpr
# Log file: D:/V20/Pipeline/SOC_P1/vivado.log
# Journal file: D:/V20/Pipeline/SOC_P1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/V20/Pipeline/SOC_P1/SOC_NEW.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/V20/Pipeline/SOC_P1/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.121 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Reading block design file <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd>...
Adding component instance block -- xilinx.com:user:SAnti_jitter:1.0 - SAnti_jitter_0
Adding component instance block -- xilinx.com:user:clk_div:1.0 - clk_div_0
Adding component instance block -- xilinx.com:user:MIO_BUS:1.0 - MIO_BUS_0
Adding component instance block -- xilinx.com:user:Multi_8CH32:1.0 - Multi_8CH32_0
Adding component instance block -- xilinx.com:user:Counter_x:1.0 - Counter_x_0
Adding component instance block -- xilinx.com:user:SPIO:1.0 - SPIO_0
Adding component instance block -- xilinx.com:user:SSeg7_Dev:1.0 - SSeg7_Dev_0
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - ROM_B
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - DIV31_31
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - B64_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - B2_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW7_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV20
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV25
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - RAM_Data
Adding component instance block -- xilinx.com:user:VGA:1.0 - VGA_0
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <CSSTE> from block design file <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd>
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/V20/Pipeline/SOC_P1/COE/I_mem.coe}] [get_bd_cells ROM_B]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/V20/Pipeline/SOC_P1/COE/I_mem.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE/I_mem.coe'
endgroup
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/V20/Pipeline/SOC_P1/COE/D_mem.coe}] [get_bd_cells RAM_Data]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/V20/Pipeline/SOC_P1/COE/D_mem.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE/D_mem.coe'
endgroup
export_ip_user_files -of_objects  [get_files d:/V20/Pipeline/SOC_P1/COE/PPL_mem_1.coe] -no_script -reset -force -quiet
remove_files  d:/V20/Pipeline/SOC_P1/COE/PPL_mem_1.coe
open_bd_design {D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd}
Reading block design file <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd>...
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC_11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Addr_11_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - CLK_Not
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - ROM
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - RAM
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <SCPU_SIM> from block design file <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd>
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/V20/Pipeline/SOC_P1/COE/PPL_mem_1.coe}] [get_bd_cells ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/V20/Pipeline/SOC_P1/COE/PPL_mem_1.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE/PPL_mem_1.coe'
endgroup
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/V20/Pipeline/SOC_P1/COE/D_mem.coe}] [get_bd_cells RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/V20/Pipeline/SOC_P1/COE/D_mem.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE/D_mem.coe'
endgroup
save_bd_design
Wrote  : <D:\V20\Pipeline\SOC_P1\SOC_NEW.srcs\sources_1\bd\SCPU_SIM\SCPU_SIM.bd> 
Wrote  : <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/ui/bd_7b4c90ed.ui> 
current_bd_design [get_bd_designs CSSTE]
save_bd_design
Wrote  : <D:\V20\Pipeline\SOC_P1\SOC_NEW.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
current_bd_design [get_bd_designs SCPU_SIM]
generate_target Simulation [get_files D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd]
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
Wrote  : <D:\V20\Pipeline\SOC_P1\SOC_NEW.srcs\sources_1\bd\SCPU_SIM\SCPU_SIM.bd> 
VHDL Output written to : D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/synth/SCPU_SIM.v
VHDL Output written to : D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/sim/SCPU_SIM.v
VHDL Output written to : D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/hdl/SCPU_SIM_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipeline_CPU_0 .
Exporting to file D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/hw_handoff/SCPU_SIM.hwh
Generated Block Design Tcl file D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/hw_handoff/SCPU_SIM_bd.tcl
Generated Hardware Definition File D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/synth/SCPU_SIM.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.637 ; gain = 149.613
export_ip_user_files -of_objects [get_files D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd] -directory D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/sim_scripts -ip_user_files_dir D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files -ipstatic_source_dir D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/modelsim} {questa=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/questa} {riviera=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/riviera} {activehdl=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/CSSTE_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/SCPU_SIM_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/PPL_mem_1.coe'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/SCPU_SIM_dist_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_xlslice_0_0/sim/SCPU_SIM_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_xlslice_0_1/sim/SCPU_SIM_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_util_vector_logic_0_0/sim/SCPU_SIM_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_dist_mem_gen_0_0/sim/SCPU_SIM_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_dist_mem_gen_0_1/sim/SCPU_SIM_dist_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_dist_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/EX_reg_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ID_reg_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MEM_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_Pipeline_CPU_0_0/sim/SCPU_SIM_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/sim/SCPU_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/imports/hdl/SCPU_SIM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sim_1/new/SCPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
"xelab -wto a9dad49d401d41c6a87071758a78c593 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCPU_tb_behav xil_defaultlib.SCPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a9dad49d401d41c6a87071758a78c593 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCPU_tb_behav xil_defaultlib.SCPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_ID.v:80]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.SCPU_SIM_xlslice_0_1
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.SCPU_SIM_util_vector_logic_0_0
Compiling module xil_defaultlib.SCPU_SIM_xlslice_0_0
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_EX
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.EX_reg_MEM
Compiling module xil_defaultlib.Pipeline_MEM
Compiling module xil_defaultlib.MEM_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.SCPU_SIM_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.SCPU_SIM_dist_mem_gen_0_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.SCPU_SIM_dist_mem_gen_0_0
Compiling module xil_defaultlib.SCPU_SIM
Compiling module xil_defaultlib.SCPU_SIM_wrapper
Compiling module xil_defaultlib.SCPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/xsim.dir/SCPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/xsim.dir/SCPU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun  1 19:31:07 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  1 19:31:07 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_tb_behav -key {Behavioral:sim_1:Functional:SCPU_tb} -tclbatch {SCPU_tb.tcl} -protoinst "protoinst_files/SCPU_SIM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SCPU_SIM.protoinst
Time resolution is 1 ps
source SCPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1277.762 ; gain = 18.125
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/x0}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/ra}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/sp}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/gp}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/tp}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/t0}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/t1}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/t2}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s0}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s1}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/a0}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/a1}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/a2}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/a3}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/a4}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/a5}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/a6}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/a7}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s2}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s3}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s4}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s5}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s6}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s7}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s8}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s9}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s10}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/s11}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/t3}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/t4}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/t5}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/BB/t6}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/SCPU_tb/u/SCPU_SIM_i/Data_out_WB}} {{/SCPU_tb/u/SCPU_SIM_i/MemRW_EX_0}} {{/SCPU_tb/u/SCPU_SIM_i/PC_out_EX}} {{/SCPU_tb/u/SCPU_SIM_i/PC_out_ID}} {{/SCPU_tb/u/SCPU_SIM_i/clk}} {{/SCPU_tb/u/SCPU_SIM_i/inst_ID}} {{/SCPU_tb/u/SCPU_SIM_i/rst}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.637 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/CSSTE_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/SCPU_SIM_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/PPL_mem_1.coe'
INFO: [SIM-utils-43] Exported 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim/SCPU_SIM_dist_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_xlslice_0_0/sim/SCPU_SIM_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_xlslice_0_1/sim/SCPU_SIM_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_util_vector_logic_0_0/sim/SCPU_SIM_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_dist_mem_gen_0_0/sim/SCPU_SIM_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_dist_mem_gen_0_1/sim/SCPU_SIM_dist_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_dist_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/EX_reg_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ID_reg_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MEM_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_Pipeline_CPU_0_0/sim/SCPU_SIM_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/sim/SCPU_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/imports/hdl/SCPU_SIM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sim_1/new/SCPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/V20/Pipeline/SOC_P1/SOC_NEW.sim/sim_1/behav/xsim'
"xelab -wto a9dad49d401d41c6a87071758a78c593 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCPU_tb_behav xil_defaultlib.SCPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a9dad49d401d41c6a87071758a78c593 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCPU_tb_behav xil_defaultlib.SCPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_ID.v:80]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.SCPU_SIM_xlslice_0_1
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.SCPU_SIM_util_vector_logic_0_0
Compiling module xil_defaultlib.SCPU_SIM_xlslice_0_0
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_EX
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.EX_reg_MEM
Compiling module xil_defaultlib.Pipeline_MEM
Compiling module xil_defaultlib.MEM_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.SCPU_SIM_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.SCPU_SIM_dist_mem_gen_0_1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.SCPU_SIM_dist_mem_gen_0_0
Compiling module xil_defaultlib.SCPU_SIM
Compiling module xil_defaultlib.SCPU_SIM_wrapper
Compiling module xil_defaultlib.SCPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SCPU_SIM.protoinst
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1319.637 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/V20/Pipeline/SOC_P1/SOC_NEW.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
CRITICAL WARNING: [BD 41-1347] Reset pin /clk_div_0/rst (associated clock /clk_div_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /MIO_BUS_0/rst (associated clock /MIO_BUS_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /Multi_8CH32_0/rst (associated clock /Multi_8CH32_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /Counter_x_0/rst (associated clock /Counter_x_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipeline_CPU_0/rst (associated clock /Pipeline_CPU_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_div_0/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/SAnti_jitter_0/readn

Wrote  : <D:\V20\Pipeline\SOC_P1\SOC_NEW.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ROM_B .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipeline_CPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Data .
Exporting to file D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Tue Jun  1 19:32:56 2021] Launched synth_1...
Run output will be captured here: D:/V20/Pipeline/SOC_P1/SOC_NEW.runs/synth_1/runme.log
[Tue Jun  1 19:32:56 2021] Launched impl_1...
Run output will be captured here: D:/V20/Pipeline/SOC_P1/SOC_NEW.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.801 ; gain = 6.559
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.379 ; gain = 1558.578
set_property PROGRAM.FILE {D:/V20/Pipeline/SOC_P1/SOC_NEW.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/V20/Pipeline/SOC_P1/SOC_NEW.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2917.477 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd}
