*** Start analyzing build configuration ***
Auto-config - Scanning: C:\Users\lsfan\Documents\GitHub\MIPS_CPU
Auto-config - VLOG: C:\Users\lsfan\Documents\GitHub\MIPS_CPU
Auto-config - VHDL: C:\Users\lsfan\Documents\GitHub\MIPS_CPU
Auto-config - Wrote:
    C:\Users\lsfan\Documents\GitHub\MIPS_CPU\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  C:\Users\lsfan\Documents\GitHub\MIPS_CPU\.dvt\default.build
    -f C:\Users\lsfan\Documents\GitHub\MIPS_CPU\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in C:\Users\lsfan\Documents\GitHub\MIPS_CPU\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [176 ms] ***

*** Start VHDL build ***
*** Done parsing [166.0 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [12 ms] ...
*** Done VHDL build [184 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\decode.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\decode.sv [55 ms, 37 lines, SystemVerilog_2012] ...
Loading (2) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\decode_tb.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\decode_tb.sv [2 ms, 46 lines, SystemVerilog_2012] ...
Loading (3) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\defines.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\defines.sv [14 ms, 155 lines, SystemVerilog_2012] ...
Loading (4) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_wb.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_wb.sv [2 ms, 47 lines, SystemVerilog_2012] ...
Loading (5) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_mem.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_mem.sv [2 ms, 75 lines, SystemVerilog_2012] ...
Loading (6) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_if.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_if.sv [1 ms, 31 lines, SystemVerilog_2012] ...
Loading (7) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_id.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_id.sv [11 ms, 349 lines, SystemVerilog_2012] ...
Loading (8) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_exe.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\stage_exe.sv [3 ms, 84 lines, SystemVerilog_2012] ...
Loading (9) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regs_memwb.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regs_memwb.sv [2 ms, 54 lines, SystemVerilog_2012] ...
Loading (10) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regs_ifid.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regs_ifid.sv [0 ms, 15 lines, SystemVerilog_2012] ...
Loading (11) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regs_idexe.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regs_idexe.sv [2 ms, 59 lines, SystemVerilog_2012] ...
Loading (12) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regs_exemem.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regs_exemem.sv [1 ms, 51 lines, SystemVerilog_2012] ...
Loading (13) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regfile.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\regfile.sv [2 ms, 49 lines, SystemVerilog_2012] ...
Loading (14) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\minimips_tb.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\minimips_tb.sv [1 ms, 33 lines, SystemVerilog_2012] ...
Loading (15) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\minimips.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\minimips.sv [4 ms, 358 lines, SystemVerilog_2012] ...
Loading (16) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\im.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\im.sv [17 ms, 89 lines, SystemVerilog_2012] ...
Loading (17) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\hilo.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\hilo.sv [1 ms, 28 lines, SystemVerilog_2012] ...
Loading (18) C:\Users\lsfan\Documents\GitHub\MIPS_CPU\dm.sv ...
Done C:\Users\lsfan\Documents\GitHub\MIPS_CPU\dm.sv [1 ms, 31 lines, SystemVerilog_2012] ...
*** Done invocation #1 [112 ms] ***
*** Done parsing [LT 39.0 ms, PT 112.0 ms] ***
*** Total number of lines [1 591] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [128 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [6 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [60 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [3 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [58 ms] ...
Performing mixed post full build step 5 (VHDL - USBD) [59 ms] ...
Performing mixed post full build step 6 (VHDL - US) [1 ms] ...
Performing mixed post full build step 7 (VHDL - RPC) [1 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [1 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [1 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [20 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [3 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [65 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [61 ms] ...
Performing mixed post full build step 7 (Verilog - US) [60 ms] ...
*** Done mixed mode extension build [505 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [3 ms] ***
*** Total build time [996 ms] ***
