-- VHDL for IBM SMS ALD page 13.14.04.1
-- Title: OP CODE GROUPING
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/25/2020 11:23:35 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_14_04_1_OP_CODE_GROUPING is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_I_O_MOVE_OP_CODE:	 in STD_LOGIC;
		MS_TABLE_SEARCH_OP_CODE:	 in STD_LOGIC;
		MS_I_O_LOAD_OP_CODE:	 in STD_LOGIC;
		MS_COMPARE_OP_CODE:	 in STD_LOGIC;
		MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS:	 in STD_LOGIC;
		MS_WORD_MARK_OP_CODES:	 in STD_LOGIC;
		MS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		MS_DATA_MOVE_OP_CODE:	 in STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		MS_E_CH_2_CHAR_ONLY_OP_CODES:	 in STD_LOGIC;
		MS_ARS_L_OR_M_OR_T_OP_CODES:	 out STD_LOGIC;
		MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS:	 out STD_LOGIC;
		PS_NO_BRANCH_OP_CODES:	 out STD_LOGIC);
end ALD_13_14_04_1_OP_CODE_GROUPING;

architecture behavioral of ALD_13_14_04_1_OP_CODE_GROUPING is 

	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_4B_R: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_5G_P: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;

begin

	OUT_5B_NoPin <= NOT(MS_I_O_MOVE_OP_CODE AND MS_TABLE_SEARCH_OP_CODE AND MS_I_O_LOAD_OP_CODE );
	OUT_4B_R <= NOT OUT_5B_NoPin;
	OUT_5D_NoPin <= NOT(MS_COMPARE_OP_CODE AND MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS );
	OUT_4D_D <= NOT OUT_5D_NoPin;
	OUT_5E_C <= NOT(MS_WORD_MARK_OP_CODES AND MS_UNIT_CTRL_OP_CODE AND MS_DATA_MOVE_OP_CODE );
	OUT_5F_C <= NOT(MS_E_CH_2_CHAR_ONLY_OP_CODES AND MS_STORE_ADDR_REGS_OP_CODE );
	OUT_5G_P <= NOT(OUT_4B_R AND OUT_4D_D );
	OUT_DOT_1E <= OUT_5E_C OR OUT_5F_C OR OUT_5G_P;

	MS_ARS_L_OR_M_OR_T_OP_CODES <= OUT_4B_R;
	MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS <= OUT_4D_D;
	PS_NO_BRANCH_OP_CODES <= OUT_DOT_1E;


end;
