// Seed: 3624801631
module module_0 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3
    , id_5
);
  always @(posedge id_3) begin : LABEL_0
    id_5 = id_2 % id_0;
  end
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    output uwire id_6
);
  not primCall (id_4, id_5);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_8, id_9;
  assign id_6 = ~id_9;
endmodule
