0.7
2020.1
May 27 2020
20:09:33
C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.srcs/sources_1/imports/rtl/core/clint.v,,,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v,1689896215,verilog,,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,tinyriscv_soc_tb,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/core/plic.v,1689908654,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/core/plic_gateway.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,plic,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/core/plic_gateway.v,1689899379,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/ram.v,,plic_gateway,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/clint.v,1689758488,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/csr_reg.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,clint,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/csr_reg.v,1689903942,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/divider.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,csr_reg,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,1689896404,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/clint.v,,,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/divider.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,divider,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu.v,1689904689,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,exu,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_commit.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,exu_alu_datapath,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_commit.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_dispatch.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,exu_commit,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_dispatch.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_mem.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,exu_dispatch,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_mem.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_muldiv.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,exu_mem,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_muldiv.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,exu_muldiv,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/gpr_reg.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/idu.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,gpr_reg,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/idu.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/idu_exu.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,idu,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/idu_exu.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/ifu.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,idu_exu,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/ifu.v,1689907899,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/ifu_idu.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,ifu,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/ifu_idu.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/debug/jtag_dm.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,ifu_idu,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/pipe_ctrl.v,1689904282,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/core/plic.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,pipe_ctrl,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/rst_ctrl.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/timer.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,rst_ctrl,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/tinyriscv_core.v,1689904572,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,tinyriscv_core,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/debug/jtag_dm.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/debug/jtag_driver.v,,jtag_dm,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/debug/jtag_driver.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/debug/jtag_top.v,,jtag_driver,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/debug/jtag_top.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/pipe_ctrl.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,jtag_top,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/gpio.v,1689759251,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/gpr_reg.v,,gpio,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/ram.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/sys_bus/rib.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,ram,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/rom.v,1689598724,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/rst_ctrl.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,rom,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/timer.v,1689758798,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/tinyriscv_core.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,timer,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/uart.v,1689669637,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/vld_rdy.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,uart,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/sys_bus/rib.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/rom.v,,rib,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v,1689903074,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/uart.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,tinyriscv_soc_top,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v,,full_handshake_rx,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/gen_buf.v,,full_handshake_tx,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/gen_buf.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/gen_dff.v,,gen_ticks_sync,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/gen_dff.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/gen_ram.v,,gen_en_dff;gen_en_dffnr;gen_pipe_dff;gen_rst_0_dff;gen_rst_1_dff;gen_rst_def_dff,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/gen_ram.v,1689597761,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/gpio.v,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v,gen_ram,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/vld_rdy.v,1607256426,verilog,,C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v,,vld_rdy,,,../../../../project_1.srcs/sources_1/imports/rtl/core,,,,,
