From e8168228a88201446f58c2a56a6788d28d6d47fc Mon Sep 17 00:00:00 2001
From: Jacek Danecki <Jacek.Danecki@intel.com>
Date: Tue, 14 Jan 2014 07:15:21 +0800
Subject: [PATCH 071/143] drm/i915: Add register 0x000124D0 in command: 0x12000001 (ring=1)

---
 drivers/gpu/drm/i915/i915_cmd_parser.c |    1 +
 drivers/gpu/drm/i915/i915_reg.h        |    2 +-
 2 files changed, 2 insertions(+), 1 deletions(-)

Index: current/drivers/gpu/drm/i915/i915_cmd_parser.c
===================================================================
--- current.orig/drivers/gpu/drm/i915/i915_cmd_parser.c
+++ current/drivers/gpu/drm/i915/i915_cmd_parser.c
@@ -515,6 +515,7 @@ static const struct drm_i915_reg_descrip
     REG32(MFC_BITSTREAM_SE_BITCOUNT_FRAME),
     REG32(MFC_IMAGE_STATUS_MASK),
     REG32(MFC_IMAGE_STATUS_CONTROL),
+	REG32(MFC_BITSTREAM_BYTECOUNT_SLICE),
 };
 
 #undef REG64
Index: current/drivers/gpu/drm/i915/i915_reg.h
===================================================================
--- current.orig/drivers/gpu/drm/i915/i915_reg.h
+++ current/drivers/gpu/drm/i915/i915_reg.h
@@ -8173,5 +8173,5 @@ enum skl_disp_power_wells {
 #define MFC_BITSTREAM_SE_BITCOUNT_FRAME 0x124A4
 #define MFC_IMAGE_STATUS_MASK 0x124B4
 #define MFC_IMAGE_STATUS_CONTROL 0x124B8
-
+#define MFC_BITSTREAM_BYTECOUNT_SLICE 0x124D0
 #endif /* _I915_REG_H_ */
