Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 25 14:19:29 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_proj_timing_summary_routed.rpt -pb final_proj_timing_summary_routed.pb -rpx final_proj_timing_summary_routed.rpx -warn_on_violation
| Design       : final_proj
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    93          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (201)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: segt1/slow_tim_reg_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: ust1/slow_tim_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (201)
--------------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.908        0.000                      0                   61        0.158        0.000                      0                   61        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.908        0.000                      0                   61        0.158        0.000                      0                   61        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.940ns (47.369%)  route 2.155ns (52.631%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.722     5.325    segt1/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  segt1/slow_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  segt1/slow_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.462    segt1/slow_cnt_reg[7]
    SLICE_X1Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.586 f  segt1/slow_cnt[0]_i_10/O
                         net (fo=2, routed)           0.649     7.235    segt1/slow_cnt[0]_i_10_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.184    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.308 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.308    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.858 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.858    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.972    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  segt1/slow_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    segt1/slow_cnt_reg[12]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.420 r  segt1/slow_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.420    segt1/slow_cnt_reg[16]_i_1_n_6
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.604    15.027    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[17]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.062    15.328    segt1/slow_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 2.056ns (51.526%)  route 1.934ns (48.473%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.724     5.327    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  segt1/slow_cnt_reg[16]/Q
                         net (fo=3, routed)           0.813     6.596    segt1/slow_cnt_reg[16]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     6.748 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.296     7.043    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.369 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.195    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.319 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.319    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.869 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.317 r  segt1/slow_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.317    segt1/slow_cnt_reg[12]_i_1_n_6
    SLICE_X0Y90          FDRE                                         r  segt1/slow_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    15.026    segt1/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  segt1/slow_cnt_reg[13]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    segt1/slow_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.829ns (45.903%)  route 2.155ns (54.097%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.722     5.325    segt1/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  segt1/slow_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  segt1/slow_cnt_reg[7]/Q
                         net (fo=2, routed)           0.681     6.462    segt1/slow_cnt_reg[7]
    SLICE_X1Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.586 f  segt1/slow_cnt[0]_i_10/O
                         net (fo=2, routed)           0.649     7.235    segt1/slow_cnt[0]_i_10_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.184    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.308 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.308    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.858 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.858    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.972 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.972    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  segt1/slow_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    segt1/slow_cnt_reg[12]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.309 r  segt1/slow_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.309    segt1/slow_cnt_reg[16]_i_1_n_7
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.604    15.027    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.062    15.328    segt1/slow_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 2.035ns (51.270%)  route 1.934ns (48.730%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.724     5.327    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  segt1/slow_cnt_reg[16]/Q
                         net (fo=3, routed)           0.813     6.596    segt1/slow_cnt_reg[16]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     6.748 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.296     7.043    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.369 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.195    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.319 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.319    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.869 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.296 r  segt1/slow_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.296    segt1/slow_cnt_reg[12]_i_1_n_4
    SLICE_X0Y90          FDRE                                         r  segt1/slow_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    15.026    segt1/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  segt1/slow_cnt_reg[15]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    segt1/slow_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.961ns (50.344%)  route 1.934ns (49.656%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.724     5.327    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  segt1/slow_cnt_reg[16]/Q
                         net (fo=3, routed)           0.813     6.596    segt1/slow_cnt_reg[16]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     6.748 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.296     7.043    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.369 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.195    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.319 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.319    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.869 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.222 r  segt1/slow_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.222    segt1/slow_cnt_reg[12]_i_1_n_5
    SLICE_X0Y90          FDRE                                         r  segt1/slow_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    15.026    segt1/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  segt1/slow_cnt_reg[14]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    segt1/slow_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.945ns (50.139%)  route 1.934ns (49.861%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.724     5.327    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  segt1/slow_cnt_reg[16]/Q
                         net (fo=3, routed)           0.813     6.596    segt1/slow_cnt_reg[16]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     6.748 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.296     7.043    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.369 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.195    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.319 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.319    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.869 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.983    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.206 r  segt1/slow_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.206    segt1/slow_cnt_reg[12]_i_1_n_7
    SLICE_X0Y90          FDRE                                         r  segt1/slow_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    15.026    segt1/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  segt1/slow_cnt_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    segt1/slow_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.942ns (50.101%)  route 1.934ns (49.899%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.724     5.327    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  segt1/slow_cnt_reg[16]/Q
                         net (fo=3, routed)           0.813     6.596    segt1/slow_cnt_reg[16]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     6.748 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.296     7.043    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.369 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.195    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.319 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.319    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.869 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.203 r  segt1/slow_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.203    segt1/slow_cnt_reg[8]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  segt1/slow_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    15.026    segt1/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  segt1/slow_cnt_reg[9]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    segt1/slow_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.921ns (49.829%)  route 1.934ns (50.171%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.724     5.327    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  segt1/slow_cnt_reg[16]/Q
                         net (fo=3, routed)           0.813     6.596    segt1/slow_cnt_reg[16]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     6.748 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.296     7.043    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.369 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.195    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.319 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.319    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.869 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.182 r  segt1/slow_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.182    segt1/slow_cnt_reg[8]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  segt1/slow_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    15.026    segt1/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  segt1/slow_cnt_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    segt1/slow_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.847ns (48.847%)  route 1.934ns (51.153%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.724     5.327    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  segt1/slow_cnt_reg[16]/Q
                         net (fo=3, routed)           0.813     6.596    segt1/slow_cnt_reg[16]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     6.748 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.296     7.043    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.369 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.195    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.319 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.319    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.869 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.108 r  segt1/slow_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.108    segt1/slow_cnt_reg[8]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  segt1/slow_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    15.026    segt1/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  segt1/slow_cnt_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    segt1/slow_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.831ns (48.630%)  route 1.934ns (51.370%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.724     5.327    segt1/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  segt1/slow_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  segt1/slow_cnt_reg[16]/Q
                         net (fo=3, routed)           0.813     6.596    segt1/slow_cnt_reg[16]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     6.748 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.296     7.043    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.369 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.826     8.195    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.319 r  segt1/slow_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     8.319    segt1/slow_cnt[4]_i_4_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.869 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.092 r  segt1/slow_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.092    segt1/slow_cnt_reg[8]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  segt1/slow_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    15.026    segt1/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  segt1/slow_cnt_reg[8]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    segt1/slow_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ust1/slow_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ust1/slow_tim_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.564     1.483    ust1/CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  ust1/slow_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ust1/slow_cnt_reg[5]/Q
                         net (fo=3, routed)           0.076     1.700    ust1/slow_cnt_reg[5]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.745 r  ust1/slow_tim_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.745    ust1/slow_tim_reg_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  ust1/slow_tim_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.834     1.999    ust1/CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  ust1/slow_tim_reg_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    ust1/slow_tim_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.507%)  route 0.143ns (43.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  usm1/seg_val_reg[0]/Q
                         net (fo=7, routed)           0.143     1.800    usm1/seg_val[0]
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  usm1/SEG_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    usm1/SEG_reg[5]
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[5]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.675    usm1/SEG_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.190ns (51.048%)  route 0.182ns (48.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  usm1/seg_val_reg[1]/Q
                         net (fo=7, routed)           0.182     1.840    usm1/seg_val[1]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.049     1.889 r  usm1/SEG_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.889    usm1/SEG_reg[4]
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[4]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131     1.685    usm1/SEG_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.517%)  route 0.182ns (49.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  usm1/seg_val_reg[1]/Q
                         net (fo=7, routed)           0.182     1.840    usm1/seg_val[1]
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.045     1.885 r  usm1/SEG_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.885    usm1/SEG_reg[3]
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[3]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.675    usm1/SEG_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/seg_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.238%)  route 0.139ns (42.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  usm1/seg_hold_val_reg[10]/Q
                         net (fo=25, routed)          0.139     1.798    usm1/Distance[10]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  usm1/seg_val[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    usm1/seg_val[2]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.031    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[2]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.092     1.622    usm1/seg_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ust1/slow_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ust1/slow_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.518%)  route 0.149ns (44.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.484    ust1/CLK_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  ust1/slow_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ust1/slow_cnt_reg[1]/Q
                         net (fo=7, routed)           0.149     1.774    ust1/slow_cnt_reg[1]
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  ust1/slow_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     1.819    ust1/p_0_in[5]
    SLICE_X52Y96         FDRE                                         r  ust1/slow_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.834     1.999    ust1/CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  ust1/slow_cnt_reg[5]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092     1.591    ust1/slow_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/seg_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.559%)  route 0.155ns (45.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    usm1/CLK_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  usm1/seg_hold_val_reg[0]/Q
                         net (fo=21, routed)          0.155     1.813    usm1/Distance[0]
    SLICE_X4Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  usm1/seg_val[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    usm1/seg_val[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.031    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[0]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.092     1.622    usm1/seg_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.188ns (44.958%)  route 0.230ns (55.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  usm1/seg_val_reg[0]/Q
                         net (fo=7, routed)           0.230     1.887    usm1/seg_val[0]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.047     1.934 r  usm1/SEG_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    usm1/SEG_reg[2]
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131     1.685    usm1/SEG_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.187ns (44.719%)  route 0.231ns (55.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  usm1/seg_val_reg[0]/Q
                         net (fo=7, routed)           0.231     1.888    usm1/seg_val[0]
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.046     1.934 r  usm1/SEG_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.934    usm1/SEG_reg[6]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[6]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131     1.685    usm1/SEG_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.694%)  route 0.230ns (55.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  usm1/seg_val_reg[0]/Q
                         net (fo=7, routed)           0.230     1.887    usm1/seg_val[0]
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.045     1.932 r  usm1/SEG_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    usm1/SEG_reg[1]
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[1]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.675    usm1/SEG_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     segt1/slow_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     segt1/slow_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     segt1/slow_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     segt1/slow_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     segt1/slow_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     segt1/slow_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     segt1/slow_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     segt1/slow_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     segt1/slow_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     segt1/slow_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     segt1/slow_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segt1/slow_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segt1/slow_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segt1/slow_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segt1/slow_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     segt1/slow_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     segt1/slow_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     segt1/slow_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     segt1/slow_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     segt1/slow_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     segt1/slow_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segt1/slow_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segt1/slow_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segt1/slow_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segt1/slow_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     segt1/slow_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     segt1/slow_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     segt1/slow_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     segt1/slow_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           193 Endpoints
Min Delay           193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/USN_reg_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            USN_PULSE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 3.994ns (57.441%)  route 2.959ns (42.559%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDSE                         0.000     0.000 r  usm1/USN_reg_reg/C
    SLICE_X7Y88          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  usm1/USN_reg_reg/Q
                         net (fo=1, routed)           2.959     3.415    USN_PULSE_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.538     6.953 r  USN_PULSE_OBUF_inst/O
                         net (fo=0)                   0.000     6.953    USN_PULSE
    D14                                                               r  USN_PULSE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/PWM_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 4.021ns (64.043%)  route 2.258ns (35.957%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  pmw1/PWM_reg_reg/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pmw1/PWM_reg_reg/Q
                         net (fo=1, routed)           2.258     2.714    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565     6.279 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000     6.279    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_duty_period_length_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 2.575ns (44.273%)  route 3.241ns (55.727%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pmw1/pwm_duty_period_length_reg[8]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pmw1/pwm_duty_period_length_reg[8]/Q
                         net (fo=2, routed)           0.954     1.373    pmw1/pwm_duty_period_length[8]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.299     1.672 r  pmw1/PWM_reg1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.672    pmw1/PWM_reg1_carry__0_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.208 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           0.942     3.150    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.313     3.463 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.345     4.808    pmw1/PWM_reg_i_1_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124     4.932 r  pmw1/pwm_period_count[8]_i_4/O
                         net (fo=1, routed)           0.000     4.932    pmw1/pwm_period_count[8]_i_4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.482 r  pmw1/pwm_period_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.482    pmw1/pwm_period_count_reg[8]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.816 r  pmw1/pwm_period_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.816    pmw1/pwm_period_count_reg[12]_i_1_n_6
    SLICE_X5Y87          FDRE                                         r  pmw1/pwm_period_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_duty_period_length_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.721ns  (logic 2.480ns (43.347%)  route 3.241ns (56.653%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pmw1/pwm_duty_period_length_reg[8]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pmw1/pwm_duty_period_length_reg[8]/Q
                         net (fo=2, routed)           0.954     1.373    pmw1/pwm_duty_period_length[8]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.299     1.672 r  pmw1/PWM_reg1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.672    pmw1/PWM_reg1_carry__0_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.208 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           0.942     3.150    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.313     3.463 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.345     4.808    pmw1/PWM_reg_i_1_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124     4.932 r  pmw1/pwm_period_count[8]_i_4/O
                         net (fo=1, routed)           0.000     4.932    pmw1/pwm_period_count[8]_i_4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.482 r  pmw1/pwm_period_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.482    pmw1/pwm_period_count_reg[8]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.721 r  pmw1/pwm_period_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.721    pmw1/pwm_period_count_reg[12]_i_1_n_5
    SLICE_X5Y87          FDRE                                         r  pmw1/pwm_period_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_duty_period_length_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.705ns  (logic 2.464ns (43.189%)  route 3.241ns (56.811%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pmw1/pwm_duty_period_length_reg[8]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pmw1/pwm_duty_period_length_reg[8]/Q
                         net (fo=2, routed)           0.954     1.373    pmw1/pwm_duty_period_length[8]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.299     1.672 r  pmw1/PWM_reg1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.672    pmw1/PWM_reg1_carry__0_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.208 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           0.942     3.150    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.313     3.463 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.345     4.808    pmw1/PWM_reg_i_1_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124     4.932 r  pmw1/pwm_period_count[8]_i_4/O
                         net (fo=1, routed)           0.000     4.932    pmw1/pwm_period_count[8]_i_4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.482 r  pmw1/pwm_period_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.482    pmw1/pwm_period_count_reg[8]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.705 r  pmw1/pwm_period_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.705    pmw1/pwm_period_count_reg[12]_i_1_n_7
    SLICE_X5Y87          FDRE                                         r  pmw1/pwm_period_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_duty_period_length_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 2.575ns (45.437%)  route 3.092ns (54.563%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pmw1/pwm_duty_period_length_reg[8]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pmw1/pwm_duty_period_length_reg[8]/Q
                         net (fo=2, routed)           0.954     1.373    pmw1/pwm_duty_period_length[8]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.299     1.672 r  pmw1/PWM_reg1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.672    pmw1/PWM_reg1_carry__0_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.208 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           0.942     3.150    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.313     3.463 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.196     4.659    pmw1/PWM_reg_i_1_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     4.783 r  pmw1/pwm_period_count[4]_i_4/O
                         net (fo=1, routed)           0.000     4.783    pmw1/pwm_period_count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  pmw1/pwm_period_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.333    pmw1/pwm_period_count_reg[4]_i_1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.667 r  pmw1/pwm_period_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.667    pmw1/pwm_period_count_reg[8]_i_1_n_6
    SLICE_X5Y86          FDRE                                         r  pmw1/pwm_period_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_duty_period_length_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 2.554ns (45.234%)  route 3.092ns (54.766%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pmw1/pwm_duty_period_length_reg[8]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pmw1/pwm_duty_period_length_reg[8]/Q
                         net (fo=2, routed)           0.954     1.373    pmw1/pwm_duty_period_length[8]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.299     1.672 r  pmw1/PWM_reg1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.672    pmw1/PWM_reg1_carry__0_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.208 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           0.942     3.150    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.313     3.463 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.196     4.659    pmw1/PWM_reg_i_1_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     4.783 r  pmw1/pwm_period_count[4]_i_4/O
                         net (fo=1, routed)           0.000     4.783    pmw1/pwm_period_count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  pmw1/pwm_period_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.333    pmw1/pwm_period_count_reg[4]_i_1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.646 r  pmw1/pwm_period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.646    pmw1/pwm_period_count_reg[8]_i_1_n_4
    SLICE_X5Y86          FDRE                                         r  pmw1/pwm_period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_duty_period_length_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.572ns  (logic 2.480ns (44.507%)  route 3.092ns (55.493%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pmw1/pwm_duty_period_length_reg[8]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pmw1/pwm_duty_period_length_reg[8]/Q
                         net (fo=2, routed)           0.954     1.373    pmw1/pwm_duty_period_length[8]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.299     1.672 r  pmw1/PWM_reg1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.672    pmw1/PWM_reg1_carry__0_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.208 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           0.942     3.150    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.313     3.463 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.196     4.659    pmw1/PWM_reg_i_1_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     4.783 r  pmw1/pwm_period_count[4]_i_4/O
                         net (fo=1, routed)           0.000     4.783    pmw1/pwm_period_count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  pmw1/pwm_period_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.333    pmw1/pwm_period_count_reg[4]_i_1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.572 r  pmw1/pwm_period_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.572    pmw1/pwm_period_count_reg[8]_i_1_n_5
    SLICE_X5Y86          FDRE                                         r  pmw1/pwm_period_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_duty_period_length_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 2.464ns (44.347%)  route 3.092ns (55.653%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pmw1/pwm_duty_period_length_reg[8]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pmw1/pwm_duty_period_length_reg[8]/Q
                         net (fo=2, routed)           0.954     1.373    pmw1/pwm_duty_period_length[8]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.299     1.672 r  pmw1/PWM_reg1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.672    pmw1/PWM_reg1_carry__0_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.208 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           0.942     3.150    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.313     3.463 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.196     4.659    pmw1/PWM_reg_i_1_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     4.783 r  pmw1/pwm_period_count[4]_i_4/O
                         net (fo=1, routed)           0.000     4.783    pmw1/pwm_period_count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  pmw1/pwm_period_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.333    pmw1/pwm_period_count_reg[4]_i_1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.556 r  pmw1/pwm_period_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.556    pmw1/pwm_period_count_reg[8]_i_1_n_7
    SLICE_X5Y86          FDRE                                         r  pmw1/pwm_period_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_duty_period_length_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.423ns  (logic 2.331ns (42.982%)  route 3.092ns (57.018%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  pmw1/pwm_duty_period_length_reg[8]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pmw1/pwm_duty_period_length_reg[8]/Q
                         net (fo=2, routed)           0.954     1.373    pmw1/pwm_duty_period_length[8]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.299     1.672 r  pmw1/PWM_reg1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.672    pmw1/PWM_reg1_carry__0_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.208 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           0.942     3.150    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.313     3.463 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.196     4.659    pmw1/PWM_reg_i_1_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     4.783 r  pmw1/pwm_period_count[4]_i_4/O
                         net (fo=1, routed)           0.000     4.783    pmw1/pwm_period_count[4]_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.423 r  pmw1/pwm_period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.423    pmw1/pwm_period_count_reg[4]_i_1_n_4
    SLICE_X5Y85          FDRE                                         r  pmw1/pwm_period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[8]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl1/controlled_pulse_width_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    pmw1/D[8]
    SLICE_X3Y82          FDRE                                         r  pmw1/pwm_duty_period_length_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[9]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl1/controlled_pulse_width_reg[9]/Q
                         net (fo=1, routed)           0.172     0.313    pmw1/D[9]
    SLICE_X2Y84          FDRE                                         r  pmw1/pwm_duty_period_length_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.180%)  route 0.186ns (56.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[3]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl1/controlled_pulse_width_reg[3]/Q
                         net (fo=1, routed)           0.186     0.327    pmw1/D[3]
    SLICE_X3Y82          FDRE                                         r  pmw1/pwm_duty_period_length_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[6]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl1/controlled_pulse_width_reg[6]/Q
                         net (fo=1, routed)           0.172     0.336    pmw1/D[6]
    SLICE_X3Y82          FDRE                                         r  pmw1/pwm_duty_period_length_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.163%)  route 0.177ns (51.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[4]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl1/controlled_pulse_width_reg[4]/Q
                         net (fo=1, routed)           0.177     0.341    pmw1/D[4]
    SLICE_X3Y82          FDRE                                         r  pmw1/pwm_duty_period_length_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.163%)  route 0.177ns (51.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[7]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl1/controlled_pulse_width_reg[7]/Q
                         net (fo=1, routed)           0.177     0.341    pmw1/D[7]
    SLICE_X3Y82          FDRE                                         r  pmw1/pwm_duty_period_length_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_read_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_read_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE                         0.000     0.000 r  usm1/usn_read_done_reg/C
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_read_done_reg/Q
                         net (fo=17, routed)          0.168     0.309    usm1/usn_read_done
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  usm1/usn_read_done_i_1/O
                         net (fo=1, routed)           0.000     0.354    usm1/usn_read_done_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  usm1/usn_read_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.752%)  route 0.214ns (60.248%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl1/controlled_pulse_width_reg[0]/Q
                         net (fo=1, routed)           0.214     0.355    pmw1/D[0]
    SLICE_X0Y83          FDRE                                         r  pmw1/pwm_duty_period_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_pulse_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_pulse_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  pmw1/pwm_pulse_count_reg[11]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pmw1/pwm_pulse_count_reg[11]/Q
                         net (fo=3, routed)           0.120     0.261    pmw1/pwm_pulse_count_reg[11]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  pmw1/pwm_pulse_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    pmw1/pwm_pulse_count_reg[8]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  pmw1/pwm_pulse_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_pulse_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_pulse_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  pmw1/pwm_pulse_count_reg[7]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pmw1/pwm_pulse_count_reg[7]/Q
                         net (fo=3, routed)           0.120     0.261    pmw1/pwm_pulse_count_reg[7]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  pmw1/pwm_pulse_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    pmw1/pwm_pulse_count_reg[4]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  pmw1/pwm_pulse_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/SEG_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 4.073ns (58.843%)  route 2.849ns (41.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.716     5.319    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  usm1/SEG_reg_reg[1]/Q
                         net (fo=1, routed)           2.849     8.686    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.241 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.241    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.824ns  (logic 4.095ns (60.006%)  route 2.729ns (39.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.716     5.319    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  usm1/SEG_reg_reg[0]/Q
                         net (fo=1, routed)           2.729     8.566    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.143 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.143    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/AN_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.146ns (60.818%)  route 2.671ns (39.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.716     5.319    usm1/CLK_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  usm1/AN_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  usm1/AN_reg_reg[3]/Q
                         net (fo=1, routed)           2.671     8.409    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727    12.136 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.136    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 4.068ns (59.765%)  route 2.739ns (40.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.716     5.319    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  usm1/SEG_reg_reg[3]/Q
                         net (fo=1, routed)           2.739     8.576    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.126 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.126    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/AN_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.629ns  (logic 4.185ns (63.126%)  route 2.444ns (36.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.717     5.320    usm1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  usm1/AN_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.478     5.798 r  usm1/AN_reg_reg[1]/Q
                         net (fo=1, routed)           2.444     8.242    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.707    11.949 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.949    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/AN_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 4.030ns (60.912%)  route 2.586ns (39.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.716     5.319    usm1/CLK_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  usm1/AN_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  usm1/AN_reg_reg[2]/Q
                         net (fo=1, routed)           2.586     8.361    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.935 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.935    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/AN_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.486ns  (logic 4.054ns (62.496%)  route 2.433ns (37.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.717     5.320    usm1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  usm1/AN_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  usm1/AN_reg_reg[0]/Q
                         net (fo=1, routed)           2.433     8.270    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.806 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.806    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 4.079ns (63.291%)  route 2.366ns (36.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.716     5.319    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  usm1/SEG_reg_reg[5]/Q
                         net (fo=1, routed)           2.366     8.202    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.763 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.763    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 4.148ns (64.624%)  route 2.271ns (35.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.716     5.319    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  usm1/SEG_reg_reg[2]/Q
                         net (fo=1, routed)           2.271     8.067    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.670    11.737 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.737    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.258ns  (logic 4.184ns (66.855%)  route 2.074ns (33.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.716     5.319    usm1/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  usm1/SEG_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  usm1/SEG_reg_reg[4]/Q
                         net (fo=1, routed)           2.074     7.871    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.706    11.576 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.576    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.231ns (30.878%)  route 0.517ns (69.122%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  usm1/seg_hold_val_reg[10]/Q
                         net (fo=25, routed)          0.141     1.800    usm1/Distance[10]
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.845 f  usm1/controlled_pulse_width[8]_i_3/O
                         net (fo=3, routed)           0.152     1.997    usm1/controlled_pulse_width[8]_i_3_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.045     2.042 r  usm1/controlled_pulse_width[8]_i_1/O
                         net (fo=5, routed)           0.224     2.266    ctrl1/controlled_pulse_width_reg[8]_0
    SLICE_X3Y81          FDRE                                         r  ctrl1/controlled_pulse_width_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.231ns (29.751%)  route 0.545ns (70.249%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  usm1/seg_hold_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  usm1/seg_hold_val_reg[8]/Q
                         net (fo=30, routed)          0.367     2.026    usm1/Distance[8]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.045     2.071 r  usm1/controlled_pulse_width[7]_i_7/O
                         net (fo=4, routed)           0.179     2.250    usm1/controlled_pulse_width[7]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045     2.295 r  usm1/controlled_pulse_width[7]_i_1/O
                         net (fo=1, routed)           0.000     2.295    ctrl1/controlled_pulse_width_reg[7]_0
    SLICE_X2Y80          FDRE                                         r  ctrl1/controlled_pulse_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.796ns  (logic 0.231ns (29.014%)  route 0.565ns (70.986%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  usm1/seg_hold_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  usm1/seg_hold_val_reg[15]/Q
                         net (fo=8, routed)           0.419     2.079    usm1/Distance[15]
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     2.124 r  usm1/controlled_pulse_width[0]_i_4/O
                         net (fo=1, routed)           0.146     2.270    usm1/controlled_pulse_width[0]_i_4_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.315 r  usm1/controlled_pulse_width[0]_i_1/O
                         net (fo=1, routed)           0.000     2.315    ctrl1/controlled_pulse_width_reg[0]_0
    SLICE_X0Y80          FDRE                                         r  ctrl1/controlled_pulse_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.808ns  (logic 0.231ns (28.592%)  route 0.577ns (71.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  usm1/seg_hold_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  usm1/seg_hold_val_reg[12]/Q
                         net (fo=6, routed)           0.296     1.955    usm1/Distance[12]
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.000 f  usm1/controlled_pulse_width[4]_i_4/O
                         net (fo=1, routed)           0.281     2.281    usm1/controlled_pulse_width[4]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.045     2.326 r  usm1/controlled_pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000     2.326    ctrl1/controlled_pulse_width_reg[4]_0
    SLICE_X2Y80          FDRE                                         r  ctrl1/controlled_pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.231ns (28.161%)  route 0.589ns (71.839%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  usm1/seg_hold_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  usm1/seg_hold_val_reg[9]/Q
                         net (fo=24, routed)          0.462     2.121    usm1/Distance[9]
    SLICE_X4Y80          LUT6 (Prop_lut6_I3_O)        0.045     2.166 r  usm1/controlled_pulse_width[6]_i_3/O
                         net (fo=2, routed)           0.128     2.294    usm1/controlled_pulse_width[6]_i_3_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.339 r  usm1/controlled_pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000     2.339    ctrl1/controlled_pulse_width_reg[5]_0
    SLICE_X2Y81          FDRE                                         r  ctrl1/controlled_pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.276ns (33.544%)  route 0.547ns (66.456%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  usm1/seg_hold_val_reg[10]/Q
                         net (fo=25, routed)          0.315     1.975    usm1/Distance[10]
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.045     2.020 r  usm1/controlled_pulse_width[7]_i_12/O
                         net (fo=4, routed)           0.180     2.200    usm1/controlled_pulse_width[7]_i_12_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.045     2.245 f  usm1/controlled_pulse_width[3]_i_6/O
                         net (fo=1, routed)           0.051     2.296    usm1/controlled_pulse_width[3]_i_6_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     2.341 r  usm1/controlled_pulse_width[3]_i_1/O
                         net (fo=1, routed)           0.000     2.341    ctrl1/controlled_pulse_width_reg[3]_0
    SLICE_X1Y79          FDRE                                         r  ctrl1/controlled_pulse_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.231ns (27.781%)  route 0.601ns (72.219%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  usm1/seg_hold_val_reg[11]/Q
                         net (fo=16, routed)          0.438     2.098    usm1/Distance[11]
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.045     2.143 r  usm1/controlled_pulse_width[2]_i_3/O
                         net (fo=1, routed)           0.162     2.305    usm1/controlled_pulse_width[2]_i_3_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.045     2.350 r  usm1/controlled_pulse_width[2]_i_1/O
                         net (fo=1, routed)           0.000     2.350    ctrl1/controlled_pulse_width_reg[2]_0
    SLICE_X2Y80          FDRE                                         r  ctrl1/controlled_pulse_width_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.231ns (26.245%)  route 0.649ns (73.755%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  usm1/seg_hold_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  usm1/seg_hold_val_reg[8]/Q
                         net (fo=30, routed)          0.373     2.032    usm1/Distance[8]
    SLICE_X4Y78          LUT6 (Prop_lut6_I4_O)        0.045     2.077 f  usm1/controlled_pulse_width[6]_i_2/O
                         net (fo=3, routed)           0.276     2.353    usm1/controlled_pulse_width[6]_i_2_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.045     2.398 r  usm1/controlled_pulse_width[6]_i_1/O
                         net (fo=1, routed)           0.000     2.398    ctrl1/controlled_pulse_width_reg[6]_0
    SLICE_X2Y81          FDRE                                         r  ctrl1/controlled_pulse_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.971ns  (logic 0.276ns (28.436%)  route 0.695ns (71.564%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  usm1/seg_hold_val_reg[10]/Q
                         net (fo=25, routed)          0.452     2.111    usm1/Distance[10]
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.045     2.156 r  usm1/controlled_pulse_width[7]_i_11/O
                         net (fo=4, routed)           0.184     2.340    usm1/controlled_pulse_width[7]_i_11_n_0
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     2.385 f  usm1/controlled_pulse_width[1]_i_3/O
                         net (fo=1, routed)           0.059     2.444    usm1/controlled_pulse_width[1]_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.045     2.489 r  usm1/controlled_pulse_width[1]_i_1/O
                         net (fo=1, routed)           0.000     2.489    ctrl1/controlled_pulse_width_reg[1]_0
    SLICE_X0Y79          FDRE                                         r  ctrl1/controlled_pulse_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 0.276ns (25.748%)  route 0.796ns (74.252%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    usm1/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  usm1/seg_hold_val_reg[10]/Q
                         net (fo=25, routed)          0.141     1.800    usm1/Distance[10]
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  usm1/controlled_pulse_width[8]_i_3/O
                         net (fo=3, routed)           0.152     1.997    usm1/controlled_pulse_width[8]_i_3_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.045     2.042 f  usm1/controlled_pulse_width[8]_i_1/O
                         net (fo=5, routed)           0.348     2.390    usm1/seg_hold_val_reg[7]_1
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.435 r  usm1/controlled_pulse_width[9]_i_1/O
                         net (fo=1, routed)           0.155     2.590    ctrl1/controlled_pulse_width_reg[9]_0
    SLICE_X3Y81          FDRE                                         r  ctrl1/controlled_pulse_width_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/seg_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.658ns  (logic 0.668ns (40.294%)  route 0.990ns (59.706%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  usm1/seg_state_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  usm1/seg_state_reg[0]/Q
                         net (fo=11, routed)          0.990     1.508    usm1/seg_state_reg_n_0_[0]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.150     1.658 r  usm1/AN_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.658    usm1/AN_reg[3]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  usm1/AN_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.597     5.020    usm1/CLK_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  usm1/AN_reg_reg[3]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.642ns (39.343%)  route 0.990ns (60.657%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  usm1/seg_state_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  usm1/seg_state_reg[0]/Q
                         net (fo=11, routed)          0.990     1.508    usm1/seg_state_reg_n_0_[0]
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     1.632 r  usm1/AN_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.632    usm1/AN_reg[2]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  usm1/AN_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.597     5.020    usm1/CLK_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  usm1/AN_reg_reg[2]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.547ns  (logic 0.668ns (43.177%)  route 0.879ns (56.823%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.879     1.397    usm1/seg_state_reg_n_0_[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.150     1.547 r  usm1/AN_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.547    usm1/AN_reg[1]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  usm1/AN_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.598     5.021    usm1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  usm1/AN_reg_reg[1]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.527ns  (logic 0.642ns (42.042%)  route 0.885ns (57.958%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.885     1.403    usm1/seg_state_reg_n_0_[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     1.527 r  usm1/seg_val[0]_i_1/O
                         net (fo=1, routed)           0.000     1.527    usm1/seg_val[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.595     5.018    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[0]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.524ns  (logic 0.518ns (33.983%)  route 1.006ns (66.017%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[10]/C
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  usm1/usn_hold_time_reg[10]/Q
                         net (fo=2, routed)           1.006     1.524    usm1/usn_hold_time_reg[10]
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.597     5.020    usm1/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[10]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.521ns  (logic 0.642ns (42.206%)  route 0.879ns (57.794%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.879     1.397    usm1/seg_state_reg_n_0_[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.124     1.521 r  usm1/AN_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.521    usm1/AN_reg[0]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  usm1/AN_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.598     5.021    usm1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  usm1/AN_reg_reg[0]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.511ns  (logic 0.642ns (42.485%)  route 0.869ns (57.515%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.869     1.387    usm1/seg_state_reg_n_0_[1]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     1.511 r  usm1/seg_val[3]_i_1/O
                         net (fo=1, routed)           0.000     1.511    usm1/seg_val[3]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  usm1/seg_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.598     5.021    usm1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  usm1/seg_val_reg[3]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.518ns (37.492%)  route 0.864ns (62.508%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[11]/C
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  usm1/usn_hold_time_reg[11]/Q
                         net (fo=2, routed)           0.864     1.382    usm1/usn_hold_time_reg[11]
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.597     5.020    usm1/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  usm1/seg_hold_val_reg[11]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.363ns  (logic 0.642ns (47.092%)  route 0.721ns (52.908%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.721     1.239    usm1/seg_state_reg_n_0_[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124     1.363 r  usm1/seg_val[1]_i_1/O
                         net (fo=1, routed)           0.000     1.363    usm1/seg_val[1]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.595     5.018    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[1]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.355ns  (logic 0.642ns (47.368%)  route 0.713ns (52.632%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.713     1.231    usm1/seg_state_reg_n_0_[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     1.355 r  usm1/seg_val[2]_i_1/O
                         net (fo=1, routed)           0.000     1.355    usm1/seg_val[2]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.595     5.018    usm1/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  usm1/seg_val_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[7]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[7]/Q
                         net (fo=2, routed)           0.110     0.274    usm1/usn_hold_time_reg[7]
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.032    usm1/CLK_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[7]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.514%)  route 0.116ns (41.486%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[0]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[0]/Q
                         net (fo=2, routed)           0.116     0.280    usm1/usn_hold_time_reg[0]
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.032    usm1/CLK_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[0]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.684%)  route 0.120ns (42.316%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[3]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[3]/Q
                         net (fo=2, routed)           0.120     0.284    usm1/usn_hold_time_reg[3]
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.032    usm1/CLK_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[3]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[6]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[6]/Q
                         net (fo=2, routed)           0.121     0.285    usm1/usn_hold_time_reg[6]
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.032    usm1/CLK_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[6]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[4]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[4]/Q
                         net (fo=2, routed)           0.122     0.286    usm1/usn_hold_time_reg[4]
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.032    usm1/CLK_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  usm1/seg_hold_val_reg[4]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[8]/C
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[8]/Q
                         net (fo=2, routed)           0.122     0.286    usm1/usn_hold_time_reg[8]
    SLICE_X7Y84          FDRE                                         r  usm1/seg_hold_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.868     2.033    usm1/CLK_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  usm1/seg_hold_val_reg[8]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.837%)  route 0.152ns (48.163%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[15]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[15]/Q
                         net (fo=2, routed)           0.152     0.316    usm1/usn_hold_time_reg[15]
    SLICE_X4Y86          FDRE                                         r  usm1/seg_hold_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  usm1/seg_hold_val_reg[15]/C

Slack:                    inf
  Source:                 usm1/usn_read_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.825%)  route 0.196ns (58.175%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE                         0.000     0.000 r  usm1/usn_read_done_reg/C
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_read_done_reg/Q
                         net (fo=17, routed)          0.196     0.337    usm1/usn_read_done
    SLICE_X4Y85          FDRE                                         r  usm1/seg_hold_val_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  usm1/seg_hold_val_reg[12]/C

Slack:                    inf
  Source:                 usm1/usn_read_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.825%)  route 0.196ns (58.175%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE                         0.000     0.000 r  usm1/usn_read_done_reg/C
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_read_done_reg/Q
                         net (fo=17, routed)          0.196     0.337    usm1/usn_read_done
    SLICE_X4Y85          FDRE                                         r  usm1/seg_hold_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  usm1/seg_hold_val_reg[13]/C

Slack:                    inf
  Source:                 usm1/usn_read_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.825%)  route 0.196ns (58.175%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE                         0.000     0.000 r  usm1/usn_read_done_reg/C
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_read_done_reg/Q
                         net (fo=17, routed)          0.196     0.337    usm1/usn_read_done
    SLICE_X4Y85          FDRE                                         r  usm1/seg_hold_val_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.869     2.034    usm1/CLK_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  usm1/seg_hold_val_reg[14]/C





