INFO: [VRFC 10-163] Analyzing VHDL file "/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.sim/sim_1/impl/func/test1_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ClockDivider_ClockDivider_clk_wiz
INFO: [VRFC 10-307] analyzing entity \FrameBuffer_blk_mem_gen_mux__parameterized0\
INFO: [VRFC 10-307] analyzing entity FrameBuffer_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized0\
INFO: [VRFC 10-307] analyzing entity \FrameBuffer_blk_mem_gen_prim_wrapper_init__parameterized1\
INFO: [VRFC 10-307] analyzing entity Vga
INFO: [VRFC 10-307] analyzing entity ps2_keyboard
INFO: [VRFC 10-307] analyzing entity ClockDivider
INFO: [VRFC 10-307] analyzing entity FrameBuffer_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \FrameBuffer_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \FrameBuffer_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity ps2_keyboard_to_ascii
INFO: [VRFC 10-307] analyzing entity FrameBuffer_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity FrameBuffer_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity FrameBuffer_blk_mem_gen_v8_3_1_synth
INFO: [VRFC 10-307] analyzing entity FrameBuffer_blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity FrameBuffer
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Font.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vga
WARNING: [VRFC 10-1193] overwriting existing primary unit vga [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/new/Vga.vhd:9]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sim_1/new/test1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test1
ERROR: [VRFC 10-460] cannot read from 'out' object clk ; use 'buffer' or 'inout' [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sim_1/new/test1.vhd:68]
ERROR: [VRFC 10-716] formal port clk of mode in cannot be associated with actual port clk of mode out [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sim_1/new/test1.vhd:68]
ERROR: [VRFC 10-146] clk with mode 'out' cannot be read [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sim_1/new/test1.vhd:68]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sim_1/new/test1.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sim_1/new/test1.vhd ignored due to errors
