---
name: Table 2-36
full_name: Table 2-36. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture
supported_cpu:
- 06_4FH
- 06_56H
msr:
- value: 4EH
  name: IA32_PPIN_CTL
  alt_name: MSR_PPIN_CTL
  bitfields:
  - bit: '0'
    access: R/WO
    long_description: LockOut See Table 2-2.
    description: LockOut
    see_table:
    - 2-2
  - bit: '1'
    access: R/W
    long_description: Enable_PPIN See Table 2-2.
    description: Enable_PPIN
    see_table:
    - 2-2
  - bit: '63:2'
    description: Reserved
  scope: Package
  access: R/W
  description: Protected Processor Inventory Number Enable Control
  long_description: Protected Processor Inventory Number Enable Control
- value: 4FH
  name: IA32_PPIN
  alt_name: MSR_PPIN
  bitfields:
  - bit: '63:0'
    access: R/O
    long_description: Protected Processor Inventory Number See Table 2-2.
    description: Protected Processor Inventory Number
    see_table:
    - 2-2
  scope: Package
  access: R/O
  description: Protected Processor Inventory Number
- value: CEH
  name: MSR_PLATFORM_INFO
  bitfields:
  - bit: '7:0'
    description: Reserved
  - bit: '15:8'
    access: R/O
    long_description: Maximum Non-Turbo Ratio See Table 2-26.
    description: Maximum Non-Turbo Ratio
    see_table:
    - 2-26
  - bit: '22:16'
    description: Reserved
  - bit: '23'
    access: R/O
    long_description: PPIN_CAP See Table 2-26.
    description: PPIN_CAP
    see_table:
    - 2-26
  - bit: '27:24'
    description: Reserved
  - bit: '28'
    access: R/O
    long_description: Programmable Ratio Limit for Turbo Mode See Table 2-26.
    description: Programmable Ratio Limit for Turbo Mode
    see_table:
    - 2-26
  - bit: '29'
    access: R/O
    long_description: Programmable TDP Limit for Turbo Mode See Table 2-26.
    description: Programmable TDP Limit for Turbo Mode
    see_table:
    - 2-26
  - bit: '30'
    access: R/O
    long_description: Programmable TJ OFFSET See Table 2-26.
    description: Programmable TJ OFFSET
    see_table:
    - 2-26
  - bit: '39:31'
    description: Reserved
  - bit: '47:40'
    access: R/O
    long_description: Maximum Efficiency Ratio See Table 2-26.
    description: Maximum Efficiency Ratio
    see_table:
    - 2-26
  - bit: '63:48'
    description: Reserved
  scope: Package
  description: Platform Information
  long_description: Platform Information Contains power management and other model specific features enumeration. See http://biosbits.org.
- value: E2H
  name: MSR_PKG_CST_CONFIG_CONTROL
  bitfields:
  - bit: '2:0'
    access: R/W
    long_description: 'Package C-State Limit Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0/C1 (no package C-state support) 001b: C2 010b: C6 (non-retention) 011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available.'
    description: Package C-State Limit
  - bit: '9:3'
    description: Reserved
  - bit: '10'
    access: R/W
    description: I/O MWAIT Redirection Enable
  - bit: '14:11'
    description: Reserved
  - bit: '15'
    access: R/WO
    description: CFG Lock
  - bit: '16'
    access: R/W
    long_description: Automatic C-State Conversion Enable If 1, the processor will convert HALT or MWAT(C1) to MWAIT(C6).
    description: Automatic C-State Conversion Enable
  - bit: '24:17'
    description: Reserved
  - bit: '25'
    access: R/W
    description: C3 State Auto Demotion Enable
  - bit: '26'
    access: R/W
    description: C1 State Auto Demotion Enable
  - bit: '27'
    access: R/W
    description: Enable C3 Undemotion
  - bit: '28'
    access: R/W
    description: Enable C1 Undemotion
  - bit: '29'
    access: R/W
    description: Package C State Demotion Enable
  - bit: '30'
    access: R/W
    description: Package C State UnDemotion Enable
  - bit: '63:31'
    description: Reserved
  scope: Core
  access: R/W
  description: C-State Configuration Control
  long_description: 'C-State Configuration Control Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See http://biosbits.org.'
- value: 179H
  name: IA32_MCG_CAP
  bitfields:
  - bit: '7:0'
    description: Count
  - bit: '8'
    description: MCG_CTL_P
  - bit: '9'
    description: MCG_EXT_P
  - bit: '10'
    description: MCP_CMCI_P
  - bit: '11'
    description: MCG_TES_P
  - bit: '15:12'
    description: Reserved
  - bit: '23:16'
    description: MCG_EXT_CNT
  - bit: '24'
    description: MCG_SER_P
  - bit: '25'
    description: MCG_EM_P
  - bit: '26'
    description: MCG_ELOG_P
  - bit: '63:27'
    description: Reserved
  scope: Thread
  access: R/O
  description: Global Machine Check Capability
- value: 17DH
  name: MSR_SMM_MCA_CAP
  bitfields:
  - bit: '57:0'
    description: Reserved
  - bit: '58'
    access: SMM-RO
    long_description: SMM_Code_Access_Chk If set to 1, indicates that the SMM code access restriction is supported and a host-space interface available to SMM handler.
    description: SMM_Code_Access_Chk
  - bit: '59'
    access: SMM-RO
    long_description: Long_Flow_Indication If set to 1, indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.
    description: Long_Flow_Indication
  - bit: 63:60
    description: Reserved
  scope: Thread
  access: SMM-RO
  description: Enhanced SMM Capabilities
  long_description: Enhanced SMM Capabilities Reports SMM capability Enhancement. Accessible only while in SMM.
- value: 19CH
  name: IA32_THERM_STATUS
  bitfields:
  - bit: '0'
    access: R/O
    long_description: Thermal Status See Table 2-2.
    description: Thermal Status
    see_table:
    - 2-2
  - bit: '1'
    access: R/WC0
    long_description: Thermal Status Log See Table 2-2.
    description: Thermal Status Log
    see_table:
    - 2-2
  - bit: '2'
    access: R/O
    long_description: 'PROTCHOT # or FORCEPR# Status See Table 2-2.'
    description: 'PROTCHOT # or FORCEPR# Status'
    see_table:
    - 2-2
  - bit: '3'
    access: R/WC0
    long_description: 'PROTCHOT # or FORCEPR# Log See Table 2-2.'
    description: 'PROTCHOT # or FORCEPR# Log'
    see_table:
    - 2-2
  - bit: '4'
    access: R/O
    long_description: Critical Temperature Status See Table 2-2.
    description: Critical Temperature Status
    see_table:
    - 2-2
  - bit: '5'
    access: R/WC0
    long_description: Critical Temperature Status Log See Table 2-2.
    description: Critical Temperature Status Log
    see_table:
    - 2-2
  - bit: '6'
    access: R/O
    long_description: 'Thermal Threshold #1 Status See Table 2-2.'
    description: 'Thermal Threshold #1 Status'
    see_table:
    - 2-2
  - bit: '7'
    access: R/WC0
    long_description: 'Thermal Threshold #1 Log See Table 2-2.'
    description: 'Thermal Threshold #1 Log'
    see_table:
    - 2-2
  - bit: '8'
    access: R/O
    long_description: 'Thermal Threshold #2 Status See Table 2-2.'
    description: 'Thermal Threshold #2 Status'
    see_table:
    - 2-2
  - bit: '9'
    access: R/WC0
    long_description: 'Thermal Threshold #2 Log See Table 2-2.'
    description: 'Thermal Threshold #2 Log'
    see_table:
    - 2-2
  - bit: '10'
    access: R/O
    long_description: Power Limitation Status See Table 2-2.
    description: Power Limitation Status
    see_table:
    - 2-2
  - bit: '11'
    access: R/WC0
    long_description: Power Limitation Log See Table 2-2.
    description: Power Limitation Log
    see_table:
    - 2-2
  - bit: '12'
    access: R/O
    long_description: Current Limit Status See Table 2-2.
    description: Current Limit Status
    see_table:
    - 2-2
  - bit: '13'
    access: R/WC0
    long_description: Current Limit Log See Table 2-2.
    description: Current Limit Log
    see_table:
    - 2-2
  - bit: '14'
    access: R/O
    long_description: Cross Domain Limit Status See Table 2-2.
    description: Cross Domain Limit Status
    see_table:
    - 2-2
  - bit: '15'
    access: R/WC0
    long_description: Cross Domain Limit Log See Table 2-2.
    description: Cross Domain Limit Log
    see_table:
    - 2-2
  - bit: '22:16'
    access: R/O
    long_description: Digital Readout See Table 2-2.
    description: Digital Readout
    see_table:
    - 2-2
  - bit: '26:23'
    description: Reserved
  - bit: '30:27'
    access: R/O
    long_description: Resolution in Degrees Celsius See Table 2-2.
    description: Resolution in Degrees Celsius
    see_table:
    - 2-2
  - bit: '31'
    access: R/O
    long_description: Reading Valid See Table 2-2.
    description: Reading Valid
    see_table:
    - 2-2
  - bit: '63:32'
    description: Reserved
  scope: Core
  access: R/W
  description: Thermal Monitor Status
  long_description: Thermal Monitor Status See Table 2-2.
  see_table:
  - 2-2
- value: 1A2H
  name: MSR_TEMPERATURE_TARGET
  bitfields:
  - bit: '15:0'
    description: Reserved
  - bit: '23:16'
    access: R/O
    long_description: Temperature Target See Table 2-26.
    description: Temperature Target
    see_table:
    - 2-26
  - bit: '27:24'
    access: R/W
    long_description: TCC Activation Offset See Table 2-26.
    description: TCC Activation Offset
    see_table:
    - 2-26
  - bit: '63:28'
    description: Reserved
  scope: Package
  description: Temperature Target
- value: 1ADH
  name: MSR_TURBO_RATIO_LIMIT
  bitfields:
  - bit: '7:0'
    description: Maximum Ratio Limit for 1C
  - bit: '15:8'
    description: Maximum Ratio Limit for 2C
  - bit: '23:16'
    description: Maximum Ratio Limit for 3C
  - bit: '31:24'
    description: Maximum Ratio Limit for 4C
  - bit: '39:32'
    description: Maximum Ratio Limit for 5C
  - bit: '47:40'
    description: Maximum Ratio Limit for 6C
  - bit: '55:48'
    description: Maximum Ratio Limit for 7C
  - bit: '63:56'
    description: Maximum Ratio Limit for 8C
  scope: Package
  description: Maximum Ratio Limit of Turbo Mode
  long_description: Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.
- value: 1AEH
  name: MSR_TURBO_RATIO_LIMIT1
  bitfields:
  - bit: '7:0'
    description: Maximum Ratio Limit for 9C
  - bit: '15:8'
    description: Maximum Ratio Limit for 10C
  - bit: '23:16'
    description: Maximum Ratio Limit for 11C
  - bit: '31:24'
    description: Maximum Ratio Limit for 12C
  - bit: '39:32'
    description: Maximum Ratio Limit for 13C
  - bit: '47:40'
    description: Maximum Ratio Limit for 14C
  - bit: '55:48'
    description: Maximum Ratio Limit for 15C
  - bit: '63:56'
    description: Maximum Ratio Limit for 16C
  scope: Package
  description: Maximum Ratio Limit of Turbo Mode
  long_description: Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.
- value: 606H
  name: MSR_RAPL_POWER_UNIT
  bitfields:
  - bit: '3:0'
    long_description: Power Units See Section 14.10.1, “RAPL Interfaces.”
    description: Power Units
    see_section:
    - 14.10.1
  - bit: '7:4'
    description: Reserved
  - bit: '12:8'
    long_description: Energy Status Units Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).
    description: Energy Status Units
  - bit: '15:13'
    description: Reserved
  - bit: '19:16'
    long_description: Time Units See Section 14.10.1, “RAPL Interfaces.”
    description: Time Units
    see_section:
    - 14.10.1
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/O
  description: Unit Multipliers Used in RAPL Interfaces
- value: 618H
  name: MSR_DRAM_POWER_LIMIT
  scope: Package
  access: R/W
  description: DRAM RAPL Power Limit Control
  long_description: DRAM RAPL Power Limit Control See Section 14.10.5, “DRAM RAPL Domain.”
  see_section:
  - 14.10.5
- value: 619H
  name: MSR_DRAM_ENERGY_STATUS
  bitfields:
  - bit: '31:0'
    long_description: Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).
    description: Energy in 15
  - bit: '63:32'
    description: Reserved
  scope: Package
  access: R/O
  description: DRAM Energy Status
  long_description: DRAM Energy Status Energy consumed by DRAM devices.
- value: 61BH
  name: MSR_DRAM_PERF_STATUS
  scope: Package
  access: R/O
  description: DRAM Performance Throttling Status
  long_description: DRAM Performance Throttling Status See Section 14.10.5, “DRAM RAPL Domain.”
  see_section:
  - 14.10.5
- value: 61CH
  name: MSR_DRAM_POWER_INFO
  scope: Package
  access: R/W
  description: DRAM RAPL Parameters
  long_description: DRAM RAPL Parameters See Section 14.10.5, “DRAM RAPL Domain.”
  see_section:
  - 14.10.5
- value: 620H
  name: MSR UNCORE_RATIO_LIMIT
  bitfields:
  - bit: '63:15'
    description: Reserved
  - bit: '14:8'
    long_description: MIN_RATIO Writing to this field controls the minimum possible ratio of the LLC/Ring.
    description: MIN_RATIO
  - bit: '7'
    description: Reserved
  - bit: '6:0'
    long_description: MAX_RATIO This field is used to limit the max ratio of the LLC/Ring.
    description: MAX_RATIO
  scope: Package
  access: R/W
  description: Uncore Ratio Limit
  long_description: Uncore Ratio Limit Out of reset, the min_ratio and max_ratio fields represent the widest possible range of uncore frequencies. Writing to these fields allows software to control the minimum and the maximum frequency that hardware will select.
- value: 639H
  name: MSR_PP0_ENERGY_STATUS
  scope: Package
  access: R/O
  description: Reserved
  long_description: Reserved Reads return 0.
- value: 690H
  name: MSR_CORE_PERF_LIMIT_REASONS
  bitfields:
  - bit: '0'
    access: R0
    long_description: PROCHOT Status When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.
    description: PROCHOT Status
  - bit: '1'
    access: R0
    long_description: Thermal Status When set, frequency is reduced below the operating system request due to a thermal event.
    description: Thermal Status
  - bit: '2'
    access: R0
    long_description: Power Budget Management Status When set, frequency is reduced below the operating system request due to PBM limit.
    description: Power Budget Management Status
  - bit: '3'
    access: R0
    long_description: Platform Configuration Services Status When set, frequency is reduced below the operating system request due to PCS limit.
    description: Platform Configuration Services Status
  - bit: '4'
    description: Reserved
  - bit: '5'
    access: R0
    long_description: Autonomous Utilization-Based Frequency Control Status When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.
    description: Autonomous Utilization-Based Frequency Control
  - bit: '6'
    access: R0
    long_description: VR Therm Alert Status When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
    description: VR Therm Alert Status
  - bit: '7'
    description: Reserved
  - bit: '8'
    access: R0
    long_description: Electrical Design Point Status When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).
    description: Electrical Design Point Status
  - bit: '9'
    description: Reserved
  - bit: '10'
    access: R0
    long_description: Multi-Core Turbo Status When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits.
    description: Multi-Core Turbo Status
  - bit: '12:11'
    description: Reserved
  - bit: '13'
    access: R0
    long_description: Core Frequency P1 Status When set, frequency is reduced below max non-turbo P1.
    description: Core Frequency P1 Status
  - bit: '14'
    access: R0
    long_description: Core Max N-Core Turbo Frequency Limiting Status When set, frequency is reduced below max n-core turbo frequency.
    description: Core Max N-Core Turbo Frequency Limiting Status
  - bit: '15'
    access: R0
    long_description: Core Frequency Limiting Status When set, frequency is reduced below the operating system request.
    description: Core Frequency Limiting Status
  - bit: '16'
    long_description: PROCHOT Log When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: PROCHOT Log
  - bit: '17'
    long_description: Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Thermal Log
  - bit: '18'
    long_description: Power Budget Management Log When set, indicates that the PBM Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Power Budget Management Log
  - bit: '19'
    long_description: Platform Configuration Services Log When set, indicates that the PCS Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Platform Configuration Services Log
  - bit: '20'
    description: Reserved
  - bit: '21'
    long_description: Autonomous Utilization-Based Frequency Control Log When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Autonomous Utilization-Based Frequency Control Log
  - bit: '22'
    long_description: VR Therm Alert Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: VR Therm Alert Log
  - bit: '23'
    description: Reserved
  - bit: '24'
    long_description: Electrical Design Point Log When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Electrical Design Point Log
  - bit: '25'
    description: Reserved
  - bit: '26'
    long_description: Multi-Core Turbo Log When set, indicates that the Multi-Core Turbo Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Multi-Core Turbo Log
  - bit: '28:27'
    description: Reserved
  - bit: '29'
    long_description: Core Frequency P1 Log When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Core Frequency P1 Log
  - bit: '30'
    long_description: Core Max N-Core Turbo Frequency Limiting Log When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Core Max N-Core Turbo Frequency Limiting Log
  - bit: '31'
    long_description: Core Frequency Limiting Log When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Core Frequency Limiting Log
  - bit: '63:32'
    description: Reserved
  scope: Package
  access: R/W
  description: Indicator of Frequency Clipping in Processor Cores
  long_description: Indicator of Frequency Clipping in Processor Cores (Frequency refers to processor core frequency.)
- value: 770H
  name: IA32_PM_ENABLE
  scope: Package
  description: See Section 14.4.2
  see_section:
  - 14.4.2
- value: 771H
  name: IA32_HWP_CAPABILITIES
  scope: Thread
  description: See Section 14.4.3
  long_description: See Section 14.4.3, “HWP Performance Range and Dynamic Capabilities”.
  see_section:
  - 14.4.3
- value: 774H
  name: IA32_HWP_REQUEST
  bitfields:
  - bit: '7:0'
    access: R/W
    description: Minimum Performance
  - bit: '15:8'
    access: R/W
    description: Maximum Performance
  - bit: '23:16'
    access: R/W
    description: Desired Performance
  - bit: '63:24'
    description: Reserved
  scope: Thread
  description: See Section 14.4.4
  see_section:
  - 14.4.4
- value: 777H
  name: IA32_HWP_STATUS
  bitfields:
  - bit: '1:0'
    description: Reserved
  - bit: '2'
    access: R/O
    description: Excursion to Minimum
  - bit: '63:3'
    description: Reserved
  scope: Thread
  description: See Section 14.4.5
  see_section:
  - 14.4.5
- value: C8DH
  name: IA32_QM_EVTSEL
  bitfields:
  - bit: '7:0'
    access: R/W
    long_description: 'EventID Event encoding: 0x00: No monitoring. 0x01: L3 occupancy monitoring. 0x02: Total memory bandwidth monitoring. 0x03: Local memory bandwidth monitoring. All other encoding reserved.'
    description: EventID
  - bit: '31:8'
    description: Reserved
  - bit: '41:32'
    access: R/W
    description: RMID
  - bit: '63:42'
    description: Reserved
  scope: Thread
  access: R/W
  description: Monitoring Event Select Register
  long_description: Monitoring Event Select Register If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1.
- value: C8FH
  name: IA32_PQR_ASSOC
  bitfields:
  - bit: '9:0'
    description: RMID
  - bit: '31:10'
    description: Reserved
  - bit: '51:32'
    access: R/W
    description: COS
  - bit: '63: 52'
    description: Reserved
  scope: THREAD
  access: R/W
  description: Resource Association Register
- value: C90H
  name: IA32_L3_QOS_MASK_0
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 0 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 0
  long_description: L3 Class Of Service Mask - COS 0 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=0.
- value: C91H
  name: IA32_L3_QOS_MASK_1
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 1 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 1
  long_description: L3 Class Of Service Mask - COS 1 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=1.
- value: C92H
  name: IA32_L3_QOS_MASK_2
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 2 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 2
  long_description: L3 Class Of Service Mask - COS 2 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=2.
- value: C93H
  name: IA32_L3_QOS_MASK_3
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 3 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 3
  long_description: L3 Class Of Service Mask - COS 3 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=3.
- value: C94H
  name: IA32_L3_QOS_MASK_4
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 4 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 4
  long_description: L3 Class Of Service Mask - COS 4 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=4.
- value: C95H
  name: IA32_L3_QOS_MASK_5
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 5 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 5
  long_description: L3 Class Of Service Mask - COS 5 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=5.
- value: C96H
  name: IA32_L3_QOS_MASK_6
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 6 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 6
  long_description: L3 Class Of Service Mask - COS 6 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=6.
- value: C97H
  name: IA32_L3_QOS_MASK_7
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 7 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 7
  long_description: L3 Class Of Service Mask - COS 7 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=7.
- value: C98H
  name: IA32_L3_QOS_MASK_8
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 8 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 8
  long_description: L3 Class Of Service Mask - COS 8 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=8.
- value: C99H
  name: IA32_L3_QOS_MASK_9
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 9 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 9
  long_description: L3 Class Of Service Mask - COS 9 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=9.
- value: C9AH
  name: IA32_L3_QOS_MASK_10
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 10 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 10
  long_description: L3 Class Of Service Mask - COS 10 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=10.
- value: C9BH
  name: IA32_L3_QOS_MASK_11
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 11 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 11
  long_description: L3 Class Of Service Mask - COS 11 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=11.
- value: C9CH
  name: IA32_L3_QOS_MASK_12
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 12 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 12
  long_description: L3 Class Of Service Mask - COS 12 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=12.
- value: C9DH
  name: IA32_L3_QOS_MASK_13
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 13 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 13
  long_description: L3 Class Of Service Mask - COS 13 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=13.
- value: C9EH
  name: IA32_L3_QOS_MASK_14
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 14 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 14
  long_description: L3 Class Of Service Mask - COS 14 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=14.
- value: C9FH
  name: IA32_L3_QOS_MASK_15
  bitfields:
  - bit: 0:19
    long_description: 'CBM: Bit vector of available L3 ways for COS 15 enforcement.'
    description: CBM
  - bit: '63:20'
    description: Reserved
  scope: Package
  access: R/W
  description: L3 Class Of Service Mask - COS 15
  long_description: L3 Class Of Service Mask - COS 15 If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=15.
