{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Web Edition " "Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 11:20:10 2006 " "Info: Processing started: Wed Jun 21 11:20:10 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex13 -c ex13 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex13 -c ex13 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "12_288MHz memory FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6 register FIR_core:inst\|ACCU\[31\] 4.279 ns " "Info: Slack time is 4.279 ns for clock \"12_288MHz\" between source memory \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6\" and destination register \"FIR_core:inst\|ACCU\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "121.64 MHz 8.221 ns " "Info: Fmax is 121.64 MHz (period= 8.221 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.185 ns + Largest memory register " "Info: + Largest memory to register requirement is 12.185 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.500 ns " "Info: + Latch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 12_288MHz 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"12_288MHz\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 12_288MHz 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"12_288MHz\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.028 ns + Largest " "Info: + Largest clock skew is -0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 3.138 ns + Shortest register " "Info: + Shortest clock path from clock \"12_288MHz\" to destination register is 3.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.618 ns) 0.618 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(0.618 ns) = 0.618 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.298 ns) 3.138 ns FIR_core:inst\|ACCU\[31\] 2 REG LC_X27_Y7_N5 3 " "Info: 2: + IC(2.222 ns) + CELL(0.298 ns) = 3.138 ns; Loc. = LC_X27_Y7_N5; Fanout = 3; REG Node = 'FIR_core:inst\|ACCU\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.520 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 29.19 % ) " "Info: Total cell delay = 0.916 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 70.81 % ) " "Info: Total interconnect delay = 2.222 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz source 3.166 ns - Longest memory " "Info: - Longest clock path from clock \"12_288MHz\" to source memory is 3.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.618 ns) 0.618 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(0.618 ns) = 0.618 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.303 ns) 3.166 ns FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6 2 MEM M4K_X19_Y11 16 " "Info: 2: + IC(2.245 ns) + CELL(0.303 ns) = 3.166 ns; Loc. = M4K_X19_Y11; Fanout = 16; MEM Node = 'FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.548 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.921 ns ( 29.09 % ) " "Info: Total cell delay = 0.921 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.245 ns ( 70.91 % ) " "Info: Total interconnect delay = 2.245 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.166 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.166 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } { 0.000ns 0.000ns 2.245ns } { 0.000ns 0.618ns 0.303ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.166 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.166 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } { 0.000ns 0.000ns 2.245ns } { 0.000ns 0.618ns 0.303ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.272 ns - " "Info: - Micro clock to output delay of source is 0.272 ns" {  } { { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 48 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.015 ns - " "Info: - Micro setup delay of destination is 0.015 ns" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.166 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.166 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } { 0.000ns 0.000ns 2.245ns } { 0.000ns 0.618ns 0.303ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.906 ns - Longest memory register " "Info: - Longest memory to register delay is 7.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6 1 MEM M4K_X19_Y11 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y11; Fanout = 16; MEM Node = 'FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.806 ns) 1.806 ns FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|q_a\[1\] 2 MEM M4K_X19_Y11 22 " "Info: 2: + IC(0.000 ns) + CELL(1.806 ns) = 1.806 ns; Loc. = M4K_X19_Y11; Fanout = 22; MEM Node = 'FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|q_a\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.806 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[1] } "NODE_NAME" } } { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.177 ns) 2.420 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[0\]~COUT 3 COMB LC_X21_Y11_N0 2 " "Info: 3: + IC(0.437 ns) + CELL(0.177 ns) = 2.420 ns; Loc. = LC_X21_Y11_N0; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[0\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.614 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[1] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[0]~COUT } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.032 ns) 2.452 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[1\]~COUT 4 COMB LC_X21_Y11_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.032 ns) = 2.452 ns; Loc. = LC_X21_Y11_N1; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[1\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.032 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[0]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[1]~COUT } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.032 ns) 2.484 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[2\]~COUT 5 COMB LC_X21_Y11_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.032 ns) = 2.484 ns; Loc. = LC_X21_Y11_N2; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[2\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.032 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[1]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[2]~COUT } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.032 ns) 2.516 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[3\]~COUT 6 COMB LC_X21_Y11_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.032 ns) = 2.516 ns; Loc. = LC_X21_Y11_N3; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[3\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.032 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[2]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[3]~COUT } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.074 ns) 2.590 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[4\]~COUT 7 COMB LC_X21_Y11_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.074 ns) = 2.590 ns; Loc. = LC_X21_Y11_N4; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[4\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.074 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[4]~COUT } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.260 ns) 2.850 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[6\]~18 8 COMB LC_X21_Y11_N7 20 " "Info: 8: + IC(0.000 ns) + CELL(0.260 ns) = 2.850 ns; Loc. = LC_X21_Y11_N7; Fanout = 20; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs1a\[6\]~18'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.260 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[6]~18 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.047 ns) 3.410 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~8239 9 COMB LC_X21_Y8_N4 1 " "Info: 9: + IC(0.513 ns) + CELL(0.047 ns) = 3.410 ns; Loc. = LC_X21_Y8_N4; Fanout = 1; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~8239'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.560 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[6]~18 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8239 } "NODE_NAME" } } { "lpm_mult.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 372 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.185 ns) 3.873 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~8240 10 COMB LC_X22_Y8_N4 3 " "Info: 10: + IC(0.278 ns) + CELL(0.185 ns) = 3.873 ns; Loc. = LC_X22_Y8_N4; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~8240'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.463 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8239 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8240 } "NODE_NAME" } } { "lpm_mult.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 372 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.181 ns) 4.462 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[10\]~63COUT1_310 11 COMB LC_X24_Y8_N5 2 " "Info: 11: + IC(0.408 ns) + CELL(0.181 ns) = 4.462 ns; Loc. = LC_X24_Y8_N5; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[10\]~63COUT1_310'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.589 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8240 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[10]~63COUT1_310 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.033 ns) 4.495 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[11\]~61COUT1_312 12 COMB LC_X24_Y8_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.033 ns) = 4.495 ns; Loc. = LC_X24_Y8_N6; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[11\]~61COUT1_312'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.033 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[10]~63COUT1_310 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[11]~61COUT1_312 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.033 ns) 4.528 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[12\]~59COUT1_314 13 COMB LC_X24_Y8_N7 2 " "Info: 13: + IC(0.000 ns) + CELL(0.033 ns) = 4.528 ns; Loc. = LC_X24_Y8_N7; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[12\]~59COUT1_314'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.033 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[11]~61COUT1_312 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[12]~59COUT1_314 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.033 ns) 4.561 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[13\]~57COUT1_316 14 COMB LC_X24_Y8_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.033 ns) = 4.561 ns; Loc. = LC_X24_Y8_N8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[13\]~57COUT1_316'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.033 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[12]~59COUT1_314 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[13]~57COUT1_316 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.669 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[14\]~55 15 COMB LC_X24_Y8_N9 6 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 4.669 ns; Loc. = LC_X24_Y8_N9; Fanout = 6; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[14\]~55'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[13]~57COUT1_316 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[14]~55 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.285 ns) 4.954 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[16\]~50 16 COMB LC_X24_Y7_N1 3 " "Info: 16: + IC(0.000 ns) + CELL(0.285 ns) = 4.954 ns; Loc. = LC_X24_Y7_N1; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add23_result\[16\]~50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.285 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[14]~55 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[16]~50 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.241 ns) 5.471 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[20\]~75COUT1_449 17 COMB LC_X25_Y7_N1 2 " "Info: 17: + IC(0.276 ns) + CELL(0.241 ns) = 5.471 ns; Loc. = LC_X25_Y7_N1; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[20\]~75COUT1_449'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.517 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[16]~50 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[20]~75COUT1_449 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.033 ns) 5.504 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[21\]~73COUT1_451 18 COMB LC_X25_Y7_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.033 ns) = 5.504 ns; Loc. = LC_X25_Y7_N2; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[21\]~73COUT1_451'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.033 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[20]~75COUT1_449 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~73COUT1_451 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.033 ns) 5.537 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[22\]~71COUT1_453 19 COMB LC_X25_Y7_N3 2 " "Info: 19: + IC(0.000 ns) + CELL(0.033 ns) = 5.537 ns; Loc. = LC_X25_Y7_N3; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[22\]~71COUT1_453'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.033 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~73COUT1_451 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[22]~71COUT1_453 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.255 ns) 5.792 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[23\]~68 20 COMB LC_X25_Y7_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.255 ns) = 5.792 ns; Loc. = LC_X25_Y7_N4; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[23\]~68'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.255 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[22]~71COUT1_453 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[23]~68 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.351 ns) 6.601 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[25\]~77 21 COMB LC_X26_Y8_N9 6 " "Info: 21: + IC(0.458 ns) + CELL(0.351 ns) = 6.601 ns; Loc. = LC_X26_Y8_N9; Fanout = 6; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[25\]~77'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.809 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[23]~68 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.285 ns) 6.886 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[27\]~72 22 COMB LC_X26_Y7_N1 3 " "Info: 22: + IC(0.000 ns) + CELL(0.285 ns) = 6.886 ns; Loc. = LC_X26_Y7_N1; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[27\]~72'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.285 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.236 ns) 7.416 ns FIR_core:inst\|ACCU\[27\]~444 23 COMB LC_X27_Y7_N1 2 " "Info: 23: + IC(0.294 ns) + CELL(0.236 ns) = 7.416 ns; Loc. = LC_X27_Y7_N1; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[27\]~444'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.530 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.032 ns) 7.448 ns FIR_core:inst\|ACCU\[28\]~443 24 COMB LC_X27_Y7_N2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.032 ns) = 7.448 ns; Loc. = LC_X27_Y7_N2; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[28\]~443'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.032 ns" { FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.032 ns) 7.480 ns FIR_core:inst\|ACCU\[29\]~442 25 COMB LC_X27_Y7_N3 2 " "Info: 25: + IC(0.000 ns) + CELL(0.032 ns) = 7.480 ns; Loc. = LC_X27_Y7_N3; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[29\]~442'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.032 ns" { FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.074 ns) 7.554 ns FIR_core:inst\|ACCU\[30\]~441 26 COMB LC_X27_Y7_N4 1 " "Info: 26: + IC(0.000 ns) + CELL(0.074 ns) = 7.554 ns; Loc. = LC_X27_Y7_N4; Fanout = 1; COMB Node = 'FIR_core:inst\|ACCU\[30\]~441'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.074 ns" { FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.352 ns) 7.906 ns FIR_core:inst\|ACCU\[31\] 27 REG LC_X27_Y7_N5 3 " "Info: 27: + IC(0.000 ns) + CELL(0.352 ns) = 7.906 ns; Loc. = LC_X27_Y7_N5; Fanout = 3; REG Node = 'FIR_core:inst\|ACCU\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.352 ns" { FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.242 ns ( 66.30 % ) " "Info: Total cell delay = 5.242 ns ( 66.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.664 ns ( 33.70 % ) " "Info: Total interconnect delay = 2.664 ns ( 33.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.906 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[1] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[0]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[1]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[2]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[6]~18 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8239 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8240 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[10]~63COUT1_310 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[11]~61COUT1_312 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[12]~59COUT1_314 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[13]~57COUT1_316 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[14]~55 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[16]~50 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[20]~75COUT1_449 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~73COUT1_451 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[22]~71COUT1_453 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[23]~68 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.906 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[1] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[0]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[1]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[2]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[6]~18 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8239 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8240 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[10]~63COUT1_310 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[11]~61COUT1_312 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[12]~59COUT1_314 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[13]~57COUT1_316 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[14]~55 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[16]~50 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[20]~75COUT1_449 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~73COUT1_451 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[22]~71COUT1_453 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[23]~68 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.513ns 0.278ns 0.408ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.276ns 0.000ns 0.000ns 0.000ns 0.458ns 0.000ns 0.294ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.806ns 0.177ns 0.032ns 0.032ns 0.032ns 0.074ns 0.260ns 0.047ns 0.185ns 0.181ns 0.033ns 0.033ns 0.033ns 0.108ns 0.285ns 0.241ns 0.033ns 0.033ns 0.255ns 0.351ns 0.285ns 0.236ns 0.032ns 0.032ns 0.074ns 0.352ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.166 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.166 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } { 0.000ns 0.000ns 2.245ns } { 0.000ns 0.618ns 0.303ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.906 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[1] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[0]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[1]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[2]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[6]~18 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8239 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8240 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[10]~63COUT1_310 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[11]~61COUT1_312 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[12]~59COUT1_314 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[13]~57COUT1_316 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[14]~55 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[16]~50 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[20]~75COUT1_449 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~73COUT1_451 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[22]~71COUT1_453 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[23]~68 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.906 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[1] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[0]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[1]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[2]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs1a[6]~18 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8239 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8240 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[10]~63COUT1_310 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[11]~61COUT1_312 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[12]~59COUT1_314 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[13]~57COUT1_316 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[14]~55 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add23_result[16]~50 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[20]~75COUT1_449 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~73COUT1_451 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[22]~71COUT1_453 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[23]~68 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.513ns 0.278ns 0.408ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.276ns 0.000ns 0.000ns 0.000ns 0.458ns 0.000ns 0.294ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.806ns 0.177ns 0.032ns 0.032ns 0.032ns 0.074ns 0.260ns 0.047ns 0.185ns 0.181ns 0.033ns 0.033ns 0.033ns 0.108ns 0.285ns 0.241ns 0.033ns 0.033ns 0.255ns 0.351ns 0.285ns 0.236ns 0.032ns 0.032ns 0.074ns 0.352ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\] register sld_hub:sld_hub_inst\|hub_tdo~869 221.34 MHz 4.518 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 221.34 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo~869\" (period= 4.518 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.134 ns + Longest register register " "Info: + Longest register to register delay is 2.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\] 1 REG LC_X15_Y13_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y13_N2; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.122 ns) 0.640 ns FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process1~51 2 COMB LC_X15_Y11_N1 2 " "Info: 2: + IC(0.518 ns) + CELL(0.122 ns) = 0.640 ns; Loc. = LC_X15_Y11_N1; Fanout = 2; COMB Node = 'FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process1~51'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.640 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.247 ns) 1.351 ns sld_hub:sld_hub_inst\|hub_tdo~1039 3 COMB LC_X14_Y13_N8 1 " "Info: 3: + IC(0.464 ns) + CELL(0.247 ns) = 1.351 ns; Loc. = LC_X14_Y13_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1039'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.711 ns" { FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.309 ns) 2.134 ns sld_hub:sld_hub_inst\|hub_tdo~869 4 REG LC_X13_Y12_N0 1 " "Info: 4: + IC(0.474 ns) + CELL(0.309 ns) = 2.134 ns; Loc. = LC_X13_Y12_N0; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo~869'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.783 ns" { sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.678 ns ( 31.77 % ) " "Info: Total cell delay = 0.678 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.456 ns ( 68.23 % ) " "Info: Total interconnect delay = 1.456 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.134 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.134 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 0.518ns 0.464ns 0.474ns } { 0.000ns 0.122ns 0.247ns 0.309ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.120 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 250 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 250; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.298 ns) 2.120 ns sld_hub:sld_hub_inst\|hub_tdo~869 2 REG LC_X13_Y12_N0 1 " "Info: 2: + IC(1.822 ns) + CELL(0.298 ns) = 2.120 ns; Loc. = LC_X13_Y12_N0; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo~869'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.120 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.298 ns ( 14.06 % ) " "Info: Total cell delay = 0.298 ns ( 14.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 85.94 % ) " "Info: Total interconnect delay = 1.822 ns ( 85.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.120 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.120 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 1.822ns } { 0.000ns 0.298ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.136 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 250 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 250; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.298 ns) 2.136 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\] 2 REG LC_X15_Y13_N2 4 " "Info: 2: + IC(1.838 ns) + CELL(0.298 ns) = 2.136 ns; Loc. = LC_X15_Y13_N2; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.298 ns ( 13.95 % ) " "Info: Total cell delay = 0.298 ns ( 13.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.838 ns ( 86.05 % ) " "Info: Total interconnect delay = 1.838 ns ( 86.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } { 0.000ns 1.838ns } { 0.000ns 0.298ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.120 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.120 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 1.822ns } { 0.000ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } { 0.000ns 1.838ns } { 0.000ns 0.298ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.015 ns + " "Info: + Micro setup delay of destination is 0.015 ns" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.134 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.134 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 0.518ns 0.464ns 0.474ns } { 0.000ns 0.122ns 0.247ns 0.309ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.120 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.120 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 1.822ns } { 0.000ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } { 0.000ns 1.838ns } { 0.000ns 0.298ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "12_288MHz register FIR_core:inst\|SAMPLE_OUT\[2\] register PCM3006:inst6\|L_IN\[2\] 339 ps " "Info: Minimum slack time is 339 ps for clock \"12_288MHz\" between source register \"FIR_core:inst\|SAMPLE_OUT\[2\]\" and destination register \"PCM3006:inst6\|L_IN\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.251 ns + Shortest register register " "Info: + Shortest register to register delay is 0.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIR_core:inst\|SAMPLE_OUT\[2\] 1 REG LC_X28_Y8_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y8_N7; Fanout = 1; REG Node = 'FIR_core:inst\|SAMPLE_OUT\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIR_core:inst|SAMPLE_OUT[2] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.048 ns) 0.251 ns PCM3006:inst6\|L_IN\[2\] 2 REG LC_X28_Y8_N6 1 " "Info: 2: + IC(0.203 ns) + CELL(0.048 ns) = 0.251 ns; Loc. = LC_X28_Y8_N6; Fanout = 1; REG Node = 'PCM3006:inst6\|L_IN\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.251 ns" { FIR_core:inst|SAMPLE_OUT[2] PCM3006:inst6|L_IN[2] } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.048 ns ( 19.12 % ) " "Info: Total cell delay = 0.048 ns ( 19.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.203 ns ( 80.88 % ) " "Info: Total interconnect delay = 0.203 ns ( 80.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.251 ns" { FIR_core:inst|SAMPLE_OUT[2] PCM3006:inst6|L_IN[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.251 ns" { FIR_core:inst|SAMPLE_OUT[2] PCM3006:inst6|L_IN[2] } { 0.000ns 0.203ns } { 0.000ns 0.048ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.088 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.088 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 12_288MHz 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"12_288MHz\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 12_288MHz 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"12_288MHz\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 3.138 ns + Longest register " "Info: + Longest clock path from clock \"12_288MHz\" to destination register is 3.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.618 ns) 0.618 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(0.618 ns) = 0.618 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.298 ns) 3.138 ns PCM3006:inst6\|L_IN\[2\] 2 REG LC_X28_Y8_N6 1 " "Info: 2: + IC(2.222 ns) + CELL(0.298 ns) = 3.138 ns; Loc. = LC_X28_Y8_N6; Fanout = 1; REG Node = 'PCM3006:inst6\|L_IN\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.520 ns" { 12_288MHz PCM3006:inst6|L_IN[2] } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 29.19 % ) " "Info: Total cell delay = 0.916 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 70.81 % ) " "Info: Total interconnect delay = 2.222 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz PCM3006:inst6|L_IN[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|L_IN[2] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz source 3.138 ns - Shortest register " "Info: - Shortest clock path from clock \"12_288MHz\" to source register is 3.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.618 ns) 0.618 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(0.618 ns) = 0.618 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.298 ns) 3.138 ns FIR_core:inst\|SAMPLE_OUT\[2\] 2 REG LC_X28_Y8_N7 1 " "Info: 2: + IC(2.222 ns) + CELL(0.298 ns) = 3.138 ns; Loc. = LC_X28_Y8_N7; Fanout = 1; REG Node = 'FIR_core:inst\|SAMPLE_OUT\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.520 ns" { 12_288MHz FIR_core:inst|SAMPLE_OUT[2] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 29.19 % ) " "Info: Total cell delay = 0.916 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 70.81 % ) " "Info: Total interconnect delay = 2.222 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz FIR_core:inst|SAMPLE_OUT[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|SAMPLE_OUT[2] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz PCM3006:inst6|L_IN[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|L_IN[2] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz FIR_core:inst|SAMPLE_OUT[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|SAMPLE_OUT[2] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 182 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.006 ns + " "Info: + Micro hold delay of destination is 0.006 ns" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 125 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz PCM3006:inst6|L_IN[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|L_IN[2] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz FIR_core:inst|SAMPLE_OUT[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|SAMPLE_OUT[2] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.251 ns" { FIR_core:inst|SAMPLE_OUT[2] PCM3006:inst6|L_IN[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.251 ns" { FIR_core:inst|SAMPLE_OUT[2] PCM3006:inst6|L_IN[2] } { 0.000ns 0.203ns } { 0.000ns 0.048ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz PCM3006:inst6|L_IN[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|L_IN[2] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz FIR_core:inst|SAMPLE_OUT[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|SAMPLE_OUT[2] } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FIR_core:inst\|START_INDEX\[3\] SWITCH1 12_288MHz 1.803 ns register " "Info: tsu for register \"FIR_core:inst\|START_INDEX\[3\]\" (data pin = \"SWITCH1\", clock pin = \"12_288MHz\") is 1.803 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.965 ns + Longest pin register " "Info: + Longest pin to register delay is 4.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.618 ns) 0.618 ns SWITCH1 1 PIN PIN_T15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.618 ns) = 0.618 ns; Loc. = PIN_T15; Fanout = 20; PIN Node = 'SWITCH1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SWITCH1 } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 40 8 176 56 "SWITCH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.492 ns) + CELL(0.047 ns) 4.157 ns FIR_core:inst\|START_INDEX\[0\]~0 2 COMB LC_X23_Y14_N4 7 " "Info: 2: + IC(3.492 ns) + CELL(0.047 ns) = 4.157 ns; Loc. = LC_X23_Y14_N4; Fanout = 7; COMB Node = 'FIR_core:inst\|START_INDEX\[0\]~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.539 ns" { SWITCH1 FIR_core:inst|START_INDEX[0]~0 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.363 ns) 4.965 ns FIR_core:inst\|START_INDEX\[3\] 3 REG LC_X21_Y14_N0 2 " "Info: 3: + IC(0.445 ns) + CELL(0.363 ns) = 4.965 ns; Loc. = LC_X21_Y14_N0; Fanout = 2; REG Node = 'FIR_core:inst\|START_INDEX\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.808 ns" { FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.028 ns ( 20.70 % ) " "Info: Total cell delay = 1.028 ns ( 20.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.937 ns ( 79.30 % ) " "Info: Total interconnect delay = 3.937 ns ( 79.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.965 ns" { SWITCH1 FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.965 ns" { SWITCH1 SWITCH1~out0 FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } { 0.000ns 0.000ns 3.492ns 0.445ns } { 0.000ns 0.618ns 0.047ns 0.363ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.015 ns + " "Info: + Micro setup delay of destination is 0.015 ns" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 122 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 3.177 ns - Shortest register " "Info: - Shortest clock path from clock \"12_288MHz\" to destination register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.618 ns) 0.618 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(0.618 ns) = 0.618 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.298 ns) 3.177 ns FIR_core:inst\|START_INDEX\[3\] 2 REG LC_X21_Y14_N0 2 " "Info: 2: + IC(2.261 ns) + CELL(0.298 ns) = 3.177 ns; Loc. = LC_X21_Y14_N0; Fanout = 2; REG Node = 'FIR_core:inst\|START_INDEX\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.559 ns" { 12_288MHz FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 28.83 % ) " "Info: Total cell delay = 0.916 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 71.17 % ) " "Info: Total interconnect delay = 2.261 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.177 ns" { 12_288MHz FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.177 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|START_INDEX[3] } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.618ns 0.298ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.965 ns" { SWITCH1 FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.965 ns" { SWITCH1 SWITCH1~out0 FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } { 0.000ns 0.000ns 3.492ns 0.445ns } { 0.000ns 0.618ns 0.047ns 0.363ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.177 ns" { 12_288MHz FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.177 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|START_INDEX[3] } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.618ns 0.298ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.586 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.586 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.136 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 250 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 250; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.298 ns) 2.136 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\] 2 REG LC_X11_Y13_N4 2 " "Info: 2: + IC(1.838 ns) + CELL(0.298 ns) = 2.136 ns; Loc. = LC_X11_Y13_N4; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.298 ns ( 13.95 % ) " "Info: Total cell delay = 0.298 ns ( 13.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.838 ns ( 86.05 % ) " "Info: Total interconnect delay = 1.838 ns ( 86.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } { 0.000ns 1.838ns } { 0.000ns 0.298ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.006 ns + " "Info: + Micro hold delay of destination is 0.006 ns" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.556 ns - Shortest pin register " "Info: - Shortest pin to register delay is 0.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y13_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.200 ns) 0.556 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\] 2 REG LC_X11_Y13_N4 2 " "Info: 2: + IC(0.356 ns) + CELL(0.200 ns) = 0.556 ns; Loc. = LC_X11_Y13_N4; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.556 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.200 ns ( 35.97 % ) " "Info: Total cell delay = 0.200 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.356 ns ( 64.03 % ) " "Info: Total interconnect delay = 0.356 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.556 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.556 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } { 0.000ns 0.356ns } { 0.000ns 0.200ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.136 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } { 0.000ns 1.838ns } { 0.000ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.556 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.556 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } { 0.000ns 0.356ns } { 0.000ns 0.200ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "12_288MHz BCKIN PCM3006:inst6\|BCKOUT_INT 5.560 ns register " "Info: Minimum tco from clock \"12_288MHz\" to destination pin \"BCKIN\" through register \"PCM3006:inst6\|BCKOUT_INT\" is 5.560 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz source 3.138 ns + Shortest register " "Info: + Shortest clock path from clock \"12_288MHz\" to source register is 3.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.618 ns) 0.618 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(0.618 ns) = 0.618 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.298 ns) 3.138 ns PCM3006:inst6\|BCKOUT_INT 2 REG LC_X29_Y12_N0 6 " "Info: 2: + IC(2.222 ns) + CELL(0.298 ns) = 3.138 ns; Loc. = LC_X29_Y12_N0; Fanout = 6; REG Node = 'PCM3006:inst6\|BCKOUT_INT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.520 ns" { 12_288MHz PCM3006:inst6|BCKOUT_INT } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 29.19 % ) " "Info: Total cell delay = 0.916 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 70.81 % ) " "Info: Total interconnect delay = 2.222 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz PCM3006:inst6|BCKOUT_INT } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|BCKOUT_INT } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.328 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCM3006:inst6\|BCKOUT_INT 1 REG LC_X29_Y12_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y12_N0; Fanout = 6; REG Node = 'PCM3006:inst6\|BCKOUT_INT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { PCM3006:inst6|BCKOUT_INT } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.889 ns) 2.328 ns BCKIN 2 PIN PIN_F16 0 " "Info: 2: + IC(1.439 ns) + CELL(0.889 ns) = 2.328 ns; Loc. = PIN_F16; Fanout = 0; PIN Node = 'BCKIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.328 ns" { PCM3006:inst6|BCKOUT_INT BCKIN } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 160 512 688 176 "BCKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.889 ns ( 38.19 % ) " "Info: Total cell delay = 0.889 ns ( 38.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.439 ns ( 61.81 % ) " "Info: Total interconnect delay = 1.439 ns ( 61.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.328 ns" { PCM3006:inst6|BCKOUT_INT BCKIN } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.328 ns" { PCM3006:inst6|BCKOUT_INT BCKIN } { 0.000ns 1.439ns } { 0.000ns 0.889ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.138 ns" { 12_288MHz PCM3006:inst6|BCKOUT_INT } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.138 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|BCKOUT_INT } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.618ns 0.298ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.328 ns" { PCM3006:inst6|BCKOUT_INT BCKIN } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.328 ns" { PCM3006:inst6|BCKOUT_INT BCKIN } { 0.000ns 1.439ns } { 0.000ns 0.889ns } } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 0.889 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 0.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.889 ns) 0.889 ns altera_reserved_tdo 2 PIN PIN_H15 0 " "Info: 2: + IC(0.000 ns) + CELL(0.889 ns) = 0.889 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.889 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.889 ns ( 100.00 % ) " "Info: Total cell delay = 0.889 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.889 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.889 ns" { altera_internal_jtag~TDO altera_reserved_tdo } { 0.000ns 0.000ns } { 0.000ns 0.889ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "12_288MHz memory FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6 register FIR_core:inst\|ACCU\[31\] -5.421 ns " "Info: Slack time is -5.421 ns for clock \"12_288MHz\" between source memory \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6\" and destination register \"FIR_core:inst\|ACCU\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "55.8 MHz 17.921 ns " "Info: Fmax is 55.8 MHz (period= 17.921 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.829 ns + Largest memory register " "Info: + Largest memory to register requirement is 11.829 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.500 ns " "Info: + Latch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 12_288MHz 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"12_288MHz\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 12_288MHz 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"12_288MHz\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.063 ns + Largest " "Info: + Largest clock skew is -0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 6.898 ns + Shortest register " "Info: + Shortest clock path from clock \"12_288MHz\" to destination register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.964 ns) + CELL(0.629 ns) 6.898 ns FIR_core:inst\|ACCU\[31\] 2 REG LC_X27_Y7_N5 3 " "Info: 2: + IC(4.964 ns) + CELL(0.629 ns) = 6.898 ns; Loc. = LC_X27_Y7_N5; Fanout = 3; REG Node = 'FIR_core:inst\|ACCU\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.593 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 28.04 % ) " "Info: Total cell delay = 1.934 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.96 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz source 6.961 ns - Longest memory " "Info: - Longest clock path from clock \"12_288MHz\" to source memory is 6.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.017 ns) + CELL(0.639 ns) 6.961 ns FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6 2 MEM M4K_X19_Y11 16 " "Info: 2: + IC(5.017 ns) + CELL(0.639 ns) = 6.961 ns; Loc. = M4K_X19_Y11; Fanout = 16; MEM Node = 'FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.656 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 27.93 % ) " "Info: Total cell delay = 1.944 ns ( 27.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.017 ns ( 72.07 % ) " "Info: Total interconnect delay = 5.017 ns ( 72.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.961 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.961 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } { 0.000ns 0.000ns 5.017ns } { 0.000ns 1.305ns 0.639ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.961 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.961 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } { 0.000ns 0.000ns 5.017ns } { 0.000ns 1.305ns 0.639ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.575 ns - " "Info: - Micro clock to output delay of source is 0.575 ns" {  } { { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 48 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns - " "Info: - Micro setup delay of destination is 0.033 ns" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.961 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.961 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } { 0.000ns 0.000ns 5.017ns } { 0.000ns 1.305ns 0.639ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.250 ns - Longest memory register " "Info: - Longest memory to register delay is 17.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6 1 MEM M4K_X19_Y11 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y11; Fanout = 16; MEM Node = 'FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|ram_block3a0~porta_address_reg6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.811 ns) 3.811 ns FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|q_a\[6\] 2 MEM M4K_X19_Y11 6 " "Info: 2: + IC(0.000 ns) + CELL(3.811 ns) = 3.811 ns; Loc. = M4K_X19_Y11; Fanout = 6; MEM Node = 'FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\|q_a\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.811 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[6] } "NODE_NAME" } } { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.374 ns) 5.466 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[3\]~COUT 3 COMB LC_X23_Y11_N3 2 " "Info: 3: + IC(1.281 ns) + CELL(0.374 ns) = 5.466 ns; Loc. = LC_X23_Y11_N3; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[3\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.655 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[3]~COUT } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 5.623 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[4\]~COUT 4 COMB LC_X23_Y11_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.157 ns) = 5.623 ns; Loc. = LC_X23_Y11_N4; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[4\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.157 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[4]~COUT } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.549 ns) 6.172 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[6\] 5 COMB LC_X23_Y11_N6 17 " "Info: 5: + IC(0.000 ns) + CELL(0.549 ns) = 6.172 ns; Loc. = LC_X23_Y11_N6; Fanout = 17; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|cs2a\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.549 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[6] } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.522 ns) 7.437 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~8260_DUP_COMB_DUP_COMB 6 COMB LC_X22_Y11_N8 2 " "Info: 6: + IC(0.743 ns) + CELL(0.522 ns) = 7.437 ns; Loc. = LC_X22_Y11_N8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|_~8260_DUP_COMB_DUP_COMB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.265 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8260_DUP_COMB_DUP_COMB } "NODE_NAME" } } { "lpm_mult.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 372 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.612 ns) 9.004 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add27_result\[6\]~47 7 COMB LC_X24_Y11_N9 6 " "Info: 7: + IC(0.955 ns) + CELL(0.612 ns) = 9.004 ns; Loc. = LC_X24_Y11_N9; Fanout = 6; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add27_result\[6\]~47'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.567 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8260_DUP_COMB_DUP_COMB FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[6]~47 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 9.605 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add27_result\[8\]~42 8 COMB LC_X24_Y10_N1 3 " "Info: 8: + IC(0.000 ns) + CELL(0.601 ns) = 9.605 ns; Loc. = LC_X24_Y10_N1; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add27_result\[8\]~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[6]~47 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[8]~42 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.509 ns) 11.501 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[14\]~87COUT1_439 9 COMB LC_X25_Y8_N5 2 " "Info: 9: + IC(1.387 ns) + CELL(0.509 ns) = 11.501 ns; Loc. = LC_X25_Y8_N5; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[14\]~87COUT1_439'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.896 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[8]~42 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[14]~87COUT1_439 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.572 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[15\]~85COUT1_441 10 COMB LC_X25_Y8_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.572 ns; Loc. = LC_X25_Y8_N6; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[15\]~85COUT1_441'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[14]~87COUT1_439 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[15]~85COUT1_441 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.643 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[16\]~83COUT1_443 11 COMB LC_X25_Y8_N7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.643 ns; Loc. = LC_X25_Y8_N7; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[16\]~83COUT1_443'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[15]~85COUT1_441 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[16]~83COUT1_443 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.714 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[17\]~81COUT1_445 12 COMB LC_X25_Y8_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 11.714 ns; Loc. = LC_X25_Y8_N8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[17\]~81COUT1_445'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[16]~83COUT1_443 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[17]~81COUT1_445 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.228 ns) 11.942 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[18\]~79 13 COMB LC_X25_Y8_N9 6 " "Info: 13: + IC(0.000 ns) + CELL(0.228 ns) = 11.942 ns; Loc. = LC_X25_Y8_N9; Fanout = 6; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[18\]~79'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[17]~81COUT1_445 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[18]~79 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 12.543 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[21\]~72 14 COMB LC_X25_Y7_N2 3 " "Info: 14: + IC(0.000 ns) + CELL(0.601 ns) = 12.543 ns; Loc. = LC_X25_Y7_N2; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add15_result\[21\]~72'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[18]~79 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~72 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.509 ns) 14.141 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[23\]~81COUT1_478 15 COMB LC_X26_Y8_N7 2 " "Info: 15: + IC(1.089 ns) + CELL(0.509 ns) = 14.141 ns; Loc. = LC_X26_Y8_N7; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[23\]~81COUT1_478'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.598 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~72 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[23]~81COUT1_478 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.212 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[24\]~79COUT1_480 16 COMB LC_X26_Y8_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 14.212 ns; Loc. = LC_X26_Y8_N8; Fanout = 2; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[24\]~79COUT1_480'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[23]~81COUT1_478 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[24]~79COUT1_480 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.228 ns) 14.440 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[25\]~77 17 COMB LC_X26_Y8_N9 6 " "Info: 17: + IC(0.000 ns) + CELL(0.228 ns) = 14.440 ns; Loc. = LC_X26_Y8_N9; Fanout = 6; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[25\]~77'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[24]~79COUT1_480 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 15.041 ns FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[27\]~72 18 COMB LC_X26_Y7_N1 3 " "Info: 18: + IC(0.000 ns) + CELL(0.601 ns) = 15.041 ns; Loc. = LC_X26_Y7_N1; Fanout = 3; COMB Node = 'FIR_core:inst\|lpm_mult:Mult0\|mult_jg01:auto_generated\|add11_result\[27\]~72'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 } "NODE_NAME" } } { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.499 ns) 16.213 ns FIR_core:inst\|ACCU\[27\]~444 19 COMB LC_X27_Y7_N1 2 " "Info: 19: + IC(0.673 ns) + CELL(0.499 ns) = 16.213 ns; Loc. = LC_X27_Y7_N1; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[27\]~444'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.172 ns" { FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 16.282 ns FIR_core:inst\|ACCU\[28\]~443 20 COMB LC_X27_Y7_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.069 ns) = 16.282 ns; Loc. = LC_X27_Y7_N2; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[28\]~443'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.069 ns" { FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 16.351 ns FIR_core:inst\|ACCU\[29\]~442 21 COMB LC_X27_Y7_N3 2 " "Info: 21: + IC(0.000 ns) + CELL(0.069 ns) = 16.351 ns; Loc. = LC_X27_Y7_N3; Fanout = 2; COMB Node = 'FIR_core:inst\|ACCU\[29\]~442'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.069 ns" { FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 16.508 ns FIR_core:inst\|ACCU\[30\]~441 22 COMB LC_X27_Y7_N4 1 " "Info: 22: + IC(0.000 ns) + CELL(0.157 ns) = 16.508 ns; Loc. = LC_X27_Y7_N4; Fanout = 1; COMB Node = 'FIR_core:inst\|ACCU\[30\]~441'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.157 ns" { FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.742 ns) 17.250 ns FIR_core:inst\|ACCU\[31\] 23 REG LC_X27_Y7_N5 3 " "Info: 23: + IC(0.000 ns) + CELL(0.742 ns) = 17.250 ns; Loc. = LC_X27_Y7_N5; Fanout = 3; REG Node = 'FIR_core:inst\|ACCU\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.742 ns" { FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.122 ns ( 64.48 % ) " "Info: Total cell delay = 11.122 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.128 ns ( 35.52 % ) " "Info: Total interconnect delay = 6.128 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "17.250 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8260_DUP_COMB_DUP_COMB FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[6]~47 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[8]~42 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[14]~87COUT1_439 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[15]~85COUT1_441 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[16]~83COUT1_443 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[17]~81COUT1_445 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[18]~79 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~72 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[23]~81COUT1_478 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[24]~79COUT1_480 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "17.250 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8260_DUP_COMB_DUP_COMB FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[6]~47 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[8]~42 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[14]~87COUT1_439 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[15]~85COUT1_441 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[16]~83COUT1_443 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[17]~81COUT1_445 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[18]~79 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~72 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[23]~81COUT1_478 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[24]~79COUT1_480 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 1.281ns 0.000ns 0.000ns 0.743ns 0.955ns 0.000ns 1.387ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.000ns 0.673ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 3.811ns 0.374ns 0.157ns 0.549ns 0.522ns 0.612ns 0.601ns 0.509ns 0.071ns 0.071ns 0.071ns 0.228ns 0.601ns 0.509ns 0.071ns 0.228ns 0.601ns 0.499ns 0.069ns 0.069ns 0.157ns 0.742ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.961 ns" { 12_288MHz FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.961 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 } { 0.000ns 0.000ns 5.017ns } { 0.000ns 1.305ns 0.639ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "17.250 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8260_DUP_COMB_DUP_COMB FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[6]~47 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[8]~42 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[14]~87COUT1_439 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[15]~85COUT1_441 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[16]~83COUT1_443 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[17]~81COUT1_445 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[18]~79 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~72 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[23]~81COUT1_478 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[24]~79COUT1_480 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "17.250 ns" { FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|ram_block3a0~porta_address_reg6 FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_lg81:auto_generated|altsyncram_e9m2:altsyncram1|q_a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[3]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[4]~COUT FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|cs2a[6] FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|_~8260_DUP_COMB_DUP_COMB FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[6]~47 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add27_result[8]~42 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[14]~87COUT1_439 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[15]~85COUT1_441 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[16]~83COUT1_443 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[17]~81COUT1_445 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[18]~79 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add15_result[21]~72 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[23]~81COUT1_478 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[24]~79COUT1_480 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[25]~77 FIR_core:inst|lpm_mult:Mult0|mult_jg01:auto_generated|add11_result[27]~72 FIR_core:inst|ACCU[27]~444 FIR_core:inst|ACCU[28]~443 FIR_core:inst|ACCU[29]~442 FIR_core:inst|ACCU[30]~441 FIR_core:inst|ACCU[31] } { 0.000ns 0.000ns 1.281ns 0.000ns 0.000ns 0.743ns 0.955ns 0.000ns 1.387ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.000ns 0.673ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 3.811ns 0.374ns 0.157ns 0.549ns 0.522ns 0.612ns 0.601ns 0.509ns 0.071ns 0.071ns 0.071ns 0.228ns 0.601ns 0.509ns 0.071ns 0.228ns 0.601ns 0.499ns 0.069ns 0.069ns 0.157ns 0.742ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Slow Model Clock Setup: '12_288MHz' 385 " "Warning: Can't achieve timing requirement Slow Model Clock Setup: '12_288MHz' along 385 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\] register sld_hub:sld_hub_inst\|hub_tdo~869 98.31 MHz 10.172 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 98.31 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo~869\" (period= 10.172 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.824 ns + Longest register register " "Info: + Longest register to register delay is 4.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\] 1 REG LC_X15_Y13_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y13_N2; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.258 ns) 1.462 ns FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process1~51 2 COMB LC_X15_Y11_N1 2 " "Info: 2: + IC(1.204 ns) + CELL(0.258 ns) = 1.462 ns; Loc. = LC_X15_Y11_N1; Fanout = 2; COMB Node = 'FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process1~51'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.462 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.522 ns) 3.069 ns sld_hub:sld_hub_inst\|hub_tdo~1039 3 COMB LC_X14_Y13_N8 1 " "Info: 3: + IC(1.085 ns) + CELL(0.522 ns) = 3.069 ns; Loc. = LC_X14_Y13_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1039'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.607 ns" { FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.653 ns) 4.824 ns sld_hub:sld_hub_inst\|hub_tdo~869 4 REG LC_X13_Y12_N0 1 " "Info: 4: + IC(1.102 ns) + CELL(0.653 ns) = 4.824 ns; Loc. = LC_X13_Y12_N0; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo~869'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.755 ns" { sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.433 ns ( 29.71 % ) " "Info: Total cell delay = 1.433 ns ( 29.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.391 ns ( 70.29 % ) " "Info: Total interconnect delay = 3.391 ns ( 70.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.824 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.824 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 1.204ns 1.085ns 1.102ns } { 0.000ns 0.258ns 0.522ns 0.653ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.031 ns - Smallest " "Info: - Smallest clock skew is -0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.731 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 250 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 250; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.102 ns) + CELL(0.629 ns) 4.731 ns sld_hub:sld_hub_inst\|hub_tdo~869 2 REG LC_X13_Y12_N0 1 " "Info: 2: + IC(4.102 ns) + CELL(0.629 ns) = 4.731 ns; Loc. = LC_X13_Y12_N0; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo~869'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.731 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.629 ns ( 13.30 % ) " "Info: Total cell delay = 0.629 ns ( 13.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.102 ns ( 86.70 % ) " "Info: Total interconnect delay = 4.102 ns ( 86.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.731 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.731 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 4.102ns } { 0.000ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.762 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 250 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 250; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.133 ns) + CELL(0.629 ns) 4.762 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\] 2 REG LC_X15_Y13_N2 4 " "Info: 2: + IC(4.133 ns) + CELL(0.629 ns) = 4.762 ns; Loc. = LC_X15_Y13_N2; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.629 ns ( 13.21 % ) " "Info: Total cell delay = 0.629 ns ( 13.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.133 ns ( 86.79 % ) " "Info: Total interconnect delay = 4.133 ns ( 86.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } { 0.000ns 4.133ns } { 0.000ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.731 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.731 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 4.102ns } { 0.000ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } { 0.000ns 4.133ns } { 0.000ns 0.629ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.824 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.824 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_ppc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51 sld_hub:sld_hub_inst|hub_tdo~1039 sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 1.204ns 1.085ns 1.102ns } { 0.000ns 0.258ns 0.522ns 0.653ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.731 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.731 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo~869 } { 0.000ns 4.102ns } { 0.000ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2] } { 0.000ns 4.133ns } { 0.000ns 0.629ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "12_288MHz register FIR_core:inst\|ACCU\[24\] register FIR_core:inst\|ACCU\[24\] 745 ps " "Info: Minimum slack time is 745 ps for clock \"12_288MHz\" between source register \"FIR_core:inst\|ACCU\[24\]\" and destination register \"FIR_core:inst\|ACCU\[24\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.560 ns + Shortest register register " "Info: + Shortest register to register delay is 0.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIR_core:inst\|ACCU\[24\] 1 REG LC_X27_Y8_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y8_N8; Fanout = 5; REG Node = 'FIR_core:inst\|ACCU\[24\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.102 ns) 0.560 ns FIR_core:inst\|ACCU\[24\] 2 REG LC_X27_Y8_N8 5 " "Info: 2: + IC(0.458 ns) + CELL(0.102 ns) = 0.560 ns; Loc. = LC_X27_Y8_N8; Fanout = 5; REG Node = 'FIR_core:inst\|ACCU\[24\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.560 ns" { FIR_core:inst|ACCU[24] FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.102 ns ( 18.21 % ) " "Info: Total cell delay = 0.102 ns ( 18.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.458 ns ( 81.79 % ) " "Info: Total interconnect delay = 0.458 ns ( 81.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.560 ns" { FIR_core:inst|ACCU[24] FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.560 ns" { FIR_core:inst|ACCU[24] FIR_core:inst|ACCU[24] } { 0.000ns 0.458ns } { 0.000ns 0.102ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.185 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.185 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 12_288MHz 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"12_288MHz\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 12_288MHz 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"12_288MHz\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 6.898 ns + Longest register " "Info: + Longest clock path from clock \"12_288MHz\" to destination register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.964 ns) + CELL(0.629 ns) 6.898 ns FIR_core:inst\|ACCU\[24\] 2 REG LC_X27_Y8_N8 5 " "Info: 2: + IC(4.964 ns) + CELL(0.629 ns) = 6.898 ns; Loc. = LC_X27_Y8_N8; Fanout = 5; REG Node = 'FIR_core:inst\|ACCU\[24\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.593 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 28.04 % ) " "Info: Total cell delay = 1.934 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.96 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[24] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz source 6.898 ns - Shortest register " "Info: - Shortest clock path from clock \"12_288MHz\" to source register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.964 ns) + CELL(0.629 ns) 6.898 ns FIR_core:inst\|ACCU\[24\] 2 REG LC_X27_Y8_N8 5 " "Info: 2: + IC(4.964 ns) + CELL(0.629 ns) = 6.898 ns; Loc. = LC_X27_Y8_N8; Fanout = 5; REG Node = 'FIR_core:inst\|ACCU\[24\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.593 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 28.04 % ) " "Info: Total cell delay = 1.934 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.96 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[24] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[24] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[24] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 168 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[24] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[24] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.560 ns" { FIR_core:inst|ACCU[24] FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.560 ns" { FIR_core:inst|ACCU[24] FIR_core:inst|ACCU[24] } { 0.000ns 0.458ns } { 0.000ns 0.102ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[24] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz FIR_core:inst|ACCU[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|ACCU[24] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FIR_core:inst\|START_INDEX\[3\] SWITCH1 12_288MHz 4.060 ns register " "Info: tsu for register \"FIR_core:inst\|START_INDEX\[3\]\" (data pin = \"SWITCH1\", clock pin = \"12_288MHz\") is 4.060 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.009 ns + Longest pin register " "Info: + Longest pin to register delay is 11.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns SWITCH1 1 PIN PIN_T15 20 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T15; Fanout = 20; PIN Node = 'SWITCH1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SWITCH1 } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 40 8 176 56 "SWITCH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.745 ns) + CELL(0.101 ns) 9.151 ns FIR_core:inst\|START_INDEX\[0\]~0 2 COMB LC_X23_Y14_N4 7 " "Info: 2: + IC(7.745 ns) + CELL(0.101 ns) = 9.151 ns; Loc. = LC_X23_Y14_N4; Fanout = 7; COMB Node = 'FIR_core:inst\|START_INDEX\[0\]~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.846 ns" { SWITCH1 FIR_core:inst|START_INDEX[0]~0 } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.767 ns) 11.009 ns FIR_core:inst\|START_INDEX\[3\] 3 REG LC_X21_Y14_N0 2 " "Info: 3: + IC(1.091 ns) + CELL(0.767 ns) = 11.009 ns; Loc. = LC_X21_Y14_N0; Fanout = 2; REG Node = 'FIR_core:inst\|START_INDEX\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.858 ns" { FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 19.74 % ) " "Info: Total cell delay = 2.173 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.836 ns ( 80.26 % ) " "Info: Total interconnect delay = 8.836 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.009 ns" { SWITCH1 FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.009 ns" { SWITCH1 SWITCH1~out0 FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } { 0.000ns 0.000ns 7.745ns 1.091ns } { 0.000ns 1.305ns 0.101ns 0.767ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 122 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 6.982 ns - Shortest register " "Info: - Shortest clock path from clock \"12_288MHz\" to destination register is 6.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.048 ns) + CELL(0.629 ns) 6.982 ns FIR_core:inst\|START_INDEX\[3\] 2 REG LC_X21_Y14_N0 2 " "Info: 2: + IC(5.048 ns) + CELL(0.629 ns) = 6.982 ns; Loc. = LC_X21_Y14_N0; Fanout = 2; REG Node = 'FIR_core:inst\|START_INDEX\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.677 ns" { 12_288MHz FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 27.70 % ) " "Info: Total cell delay = 1.934 ns ( 27.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.048 ns ( 72.30 % ) " "Info: Total interconnect delay = 5.048 ns ( 72.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.982 ns" { 12_288MHz FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.982 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|START_INDEX[3] } { 0.000ns 0.000ns 5.048ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.009 ns" { SWITCH1 FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.009 ns" { SWITCH1 SWITCH1~out0 FIR_core:inst|START_INDEX[0]~0 FIR_core:inst|START_INDEX[3] } { 0.000ns 0.000ns 7.745ns 1.091ns } { 0.000ns 1.305ns 0.101ns 0.767ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.982 ns" { 12_288MHz FIR_core:inst|START_INDEX[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.982 ns" { 12_288MHz 12_288MHz~out0 FIR_core:inst|START_INDEX[3] } { 0.000ns 0.000ns 5.048ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "12_288MHz DIN PCM3006:inst6\|SHIFTOUT\[31\] 13.168 ns register " "Info: tco from clock \"12_288MHz\" to destination pin \"DIN\" through register \"PCM3006:inst6\|SHIFTOUT\[31\]\" is 13.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz source 6.898 ns + Longest register " "Info: + Longest clock path from clock \"12_288MHz\" to source register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 291 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 64 8 176 80 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.964 ns) + CELL(0.629 ns) 6.898 ns PCM3006:inst6\|SHIFTOUT\[31\] 2 REG LC_X28_Y10_N4 1 " "Info: 2: + IC(4.964 ns) + CELL(0.629 ns) = 6.898 ns; Loc. = LC_X28_Y10_N4; Fanout = 1; REG Node = 'PCM3006:inst6\|SHIFTOUT\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.593 ns" { 12_288MHz PCM3006:inst6|SHIFTOUT[31] } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 28.04 % ) " "Info: Total cell delay = 1.934 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.96 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz PCM3006:inst6|SHIFTOUT[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|SHIFTOUT[31] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.072 ns + Longest register pin " "Info: + Longest register to pin delay is 6.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCM3006:inst6\|SHIFTOUT\[31\] 1 REG LC_X28_Y10_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y10_N4; Fanout = 1; REG Node = 'PCM3006:inst6\|SHIFTOUT\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { PCM3006:inst6|SHIFTOUT[31] } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.193 ns) + CELL(1.879 ns) 6.072 ns DIN 2 PIN PIN_E16 0 " "Info: 2: + IC(4.193 ns) + CELL(1.879 ns) = 6.072 ns; Loc. = PIN_E16; Fanout = 0; PIN Node = 'DIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.072 ns" { PCM3006:inst6|SHIFTOUT[31] DIN } "NODE_NAME" } } { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 136 512 688 152 "DIN" "" } { 128 346 512 144 "DIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 30.95 % ) " "Info: Total cell delay = 1.879 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.193 ns ( 69.05 % ) " "Info: Total interconnect delay = 4.193 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.072 ns" { PCM3006:inst6|SHIFTOUT[31] DIN } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.072 ns" { PCM3006:inst6|SHIFTOUT[31] DIN } { 0.000ns 4.193ns } { 0.000ns 1.879ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz PCM3006:inst6|SHIFTOUT[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|SHIFTOUT[31] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.072 ns" { PCM3006:inst6|SHIFTOUT[31] DIN } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.072 ns" { PCM3006:inst6|SHIFTOUT[31] DIN } { 0.000ns 4.193ns } { 0.000ns 1.879ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.879 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.879 ns) 1.879 ns altera_reserved_tdo 2 PIN PIN_H15 0 " "Info: 2: + IC(0.000 ns) + CELL(1.879 ns) = 1.879 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.879 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 100.00 % ) " "Info: Total cell delay = 1.879 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.879 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.879 ns" { altera_internal_jtag~TDO altera_reserved_tdo } { 0.000ns 0.000ns } { 0.000ns 1.879ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.409 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.762 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 250 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 250; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.133 ns) + CELL(0.629 ns) 4.762 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\] 2 REG LC_X11_Y13_N4 2 " "Info: 2: + IC(4.133 ns) + CELL(0.629 ns) = 4.762 ns; Loc. = LC_X11_Y13_N4; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.629 ns ( 13.21 % ) " "Info: Total cell delay = 0.629 ns ( 13.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.133 ns ( 86.79 % ) " "Info: Total interconnect delay = 4.133 ns ( 86.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } { 0.000ns 4.133ns } { 0.000ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.366 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y13_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.423 ns) 1.366 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\] 2 REG LC_X11_Y13_N4 2 " "Info: 2: + IC(0.943 ns) + CELL(0.423 ns) = 1.366 ns; Loc. = LC_X11_Y13_N4; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.366 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 30.97 % ) " "Info: Total cell delay = 0.423 ns ( 30.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.943 ns ( 69.03 % ) " "Info: Total interconnect delay = 0.943 ns ( 69.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.366 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.366 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } { 0.000ns 0.943ns } { 0.000ns 0.423ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.762 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } { 0.000ns 4.133ns } { 0.000ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.366 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.366 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] } { 0.000ns 0.943ns } { 0.000ns 0.423ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET" "" "Critical Warning: Timing requirements were not met. See Report window for details." {  } {  } 1 0 "Timing requirements were not met. See Report window for details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 11:20:12 2006 " "Info: Processing ended: Wed Jun 21 11:20:12 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
