Analysis & Synthesis report for vgaInstructable
Fri Dec 11 16:03:21 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |simonSaysVGA|level
 10. State Machine - |simonSaysVGA|pattern0
 11. State Machine - |simonSaysVGA|pattern1
 12. State Machine - |simonSaysVGA|pattern2
 13. State Machine - |simonSaysVGA|pattern3
 14. State Machine - |simonSaysVGA|S
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: Top-level Entity: |simonSaysVGA
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. SignalTap II Logic Analyzer Settings
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 11 16:03:21 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; vgaInstructable                            ;
; Top-level Entity Name              ; simonSaysVGA                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,271                                      ;
;     Total combinational functions  ; 923                                        ;
;     Dedicated logic registers      ; 797                                        ;
; Total registers                    ; 797                                        ;
; Total pins                         ; 35                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 5,632                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; simonSaysVGA       ; vgaInstructable    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; simonSaysVGA.v                   ; yes             ; User Verilog HDL File        ; M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v                      ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_au14.tdf           ; yes             ; Auto-Generated Megafunction  ; M:/vgaInstructable - RANDOM - 2.10.15 -/db/altsyncram_au14.tdf              ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_usc.tdf                   ; yes             ; Auto-Generated Megafunction  ; M:/vgaInstructable - RANDOM - 2.10.15 -/db/mux_usc.tdf                      ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; M:/vgaInstructable - RANDOM - 2.10.15 -/db/decode_dvf.tdf                   ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_dgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; M:/vgaInstructable - RANDOM - 2.10.15 -/db/cntr_dgi.tdf                     ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; M:/vgaInstructable - RANDOM - 2.10.15 -/db/cmpr_rgc.tdf                     ;         ;
; db/cntr_l6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; M:/vgaInstructable - RANDOM - 2.10.15 -/db/cntr_l6j.tdf                     ;         ;
; db/cntr_hgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; M:/vgaInstructable - RANDOM - 2.10.15 -/db/cntr_hgi.tdf                     ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; M:/vgaInstructable - RANDOM - 2.10.15 -/db/cntr_23j.tdf                     ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; M:/vgaInstructable - RANDOM - 2.10.15 -/db/cmpr_ngc.tdf                     ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,271     ;
;                                             ;           ;
; Total combinational functions               ; 923       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 442       ;
;     -- 3 input functions                    ; 191       ;
;     -- <=2 input functions                  ; 290       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 738       ;
;     -- arithmetic mode                      ; 185       ;
;                                             ;           ;
; Total registers                             ; 797       ;
;     -- Dedicated logic registers            ; 797       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
; Total memory bits                           ; 5632      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 435       ;
; Total fan-out                               ; 6011      ;
; Average fan-out                             ; 3.30      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |simonSaysVGA                                                                                           ; 923 (422)         ; 797 (151)    ; 5632        ; 0            ; 0       ; 0         ; 35   ; 0            ; |simonSaysVGA                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 381 (2)           ; 556 (44)     ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 379 (0)           ; 512 (0)      ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 379 (88)          ; 512 (164)    ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 19 (0)            ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_usc:auto_generated|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_usc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_au14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 68 (68)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 53 (1)            ; 126 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 44 (0)            ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 44 (0)            ; 44 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 8 (8)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 90 (9)            ; 75 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_dgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_l6j:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_hgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simonSaysVGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 22           ; 256          ; 22           ; 5632 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |simonSaysVGA|level                                               ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; level.101 ; level.100 ; level.011 ; level.010 ; level.001 ; level.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; level.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; level.001 ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; level.010 ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; level.011 ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; level.100 ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; level.101 ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |simonSaysVGA|pattern0                                                        ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; pattern0.0000 ; pattern0.1000 ; pattern0.0100 ; pattern0.0010 ; pattern0.0001 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; pattern0.0001 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; pattern0.0000 ; 1             ; 0             ; 0             ; 0             ; 1             ;
; pattern0.0010 ; 0             ; 0             ; 0             ; 1             ; 1             ;
; pattern0.0100 ; 0             ; 0             ; 1             ; 0             ; 1             ;
; pattern0.1000 ; 0             ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |simonSaysVGA|pattern1                                                        ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; pattern1.0000 ; pattern1.1000 ; pattern1.0100 ; pattern1.0010 ; pattern1.0001 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; pattern1.0010 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; pattern1.0001 ; 0             ; 0             ; 0             ; 1             ; 1             ;
; pattern1.0000 ; 1             ; 0             ; 0             ; 1             ; 0             ;
; pattern1.0100 ; 0             ; 0             ; 1             ; 1             ; 0             ;
; pattern1.1000 ; 0             ; 1             ; 0             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |simonSaysVGA|pattern2                                                        ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; pattern2.0000 ; pattern2.1000 ; pattern2.0100 ; pattern2.0010 ; pattern2.0001 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; pattern2.0100 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; pattern2.0001 ; 0             ; 0             ; 1             ; 0             ; 1             ;
; pattern2.0010 ; 0             ; 0             ; 1             ; 1             ; 0             ;
; pattern2.0000 ; 1             ; 0             ; 1             ; 0             ; 0             ;
; pattern2.1000 ; 0             ; 1             ; 1             ; 0             ; 0             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |simonSaysVGA|pattern3                                                        ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; pattern3.0000 ; pattern3.1000 ; pattern3.0100 ; pattern3.0010 ; pattern3.0001 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; pattern3.1000 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; pattern3.0001 ; 0             ; 1             ; 0             ; 0             ; 1             ;
; pattern3.0010 ; 0             ; 1             ; 0             ; 1             ; 0             ;
; pattern3.0100 ; 0             ; 1             ; 1             ; 0             ; 0             ;
; pattern3.0000 ; 1             ; 1             ; 0             ; 0             ; 0             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simonSaysVGA|S                                                                                                                                         ;
+---------+-------+--------+--------+--------+--------+-------+--------+--------+--------+--------+-------+--------+--------+--------+--------+-------+---------+---------+
; Name    ; S.WIN ; S.L3PB ; S.L3PG ; S.L3PY ; S.L3PR ; S.L3S ; S.L2PB ; S.L2PG ; S.L2PY ; S.L2PR ; S.L2S ; S.L1PB ; S.L1PG ; S.L1PY ; S.L1PR ; S.L1S ; S.START ; S.RESET ;
+---------+-------+--------+--------+--------+--------+-------+--------+--------+--------+--------+-------+--------+--------+--------+--------+-------+---------+---------+
; S.RESET ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 0       ;
; S.START ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 1       ; 1       ;
; S.L1S   ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 1     ; 0       ; 1       ;
; S.L1PR  ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 1      ; 0     ; 0       ; 1       ;
; S.L1PY  ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 1      ; 0      ; 0     ; 0       ; 1       ;
; S.L1PG  ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 1      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L1PB  ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L2S   ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 1     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L2PR  ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 1      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L2PY  ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 1      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L2PG  ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 1      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L2PB  ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L3S   ; 0     ; 0      ; 0      ; 0      ; 0      ; 1     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L3PR  ; 0     ; 0      ; 0      ; 0      ; 1      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L3PY  ; 0     ; 0      ; 0      ; 1      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L3PG  ; 0     ; 0      ; 1      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.L3PB  ; 0     ; 1      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
; S.WIN   ; 1     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ; 0      ; 0      ; 0      ; 0     ; 0       ; 1       ;
+---------+-------+--------+--------+--------+--------+-------+--------+--------+--------+--------+-------+--------+--------+--------+--------+-------+---------+---------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; level~6                                ; Lost fanout                            ;
; level~7                                ; Lost fanout                            ;
; level~8                                ; Lost fanout                            ;
; S~4                                    ; Lost fanout                            ;
; S~5                                    ; Lost fanout                            ;
; S~6                                    ; Lost fanout                            ;
; S~7                                    ; Lost fanout                            ;
; S~8                                    ; Lost fanout                            ;
; level.000                              ; Lost fanout                            ;
; level.101                              ; Merged with level.100                  ;
; pattern1.0010                          ; Merged with pattern0.0001              ;
; pattern2.0100                          ; Merged with pattern0.0001              ;
; pattern3.1000                          ; Merged with pattern0.0001              ;
; pattern0.0100                          ; Merged with pattern0.0000              ;
; pattern1.0000                          ; Merged with pattern0.0000              ;
; pattern1.0100                          ; Merged with pattern0.0000              ;
; pattern2.0000                          ; Merged with pattern0.0000              ;
; pattern2.1000                          ; Merged with pattern0.0000              ;
; pattern3.0000                          ; Merged with pattern0.0000              ;
; pattern3.0010                          ; Merged with pattern0.0000              ;
; pattern1.1000                          ; Merged with pattern0.0010              ;
; pattern2.0001                          ; Merged with pattern0.0010              ;
; pattern3.0100                          ; Merged with pattern0.0010              ;
; pattern1.0001                          ; Merged with pattern0.1000              ;
; pattern2.0010                          ; Merged with pattern0.1000              ;
; pattern3.0001                          ; Merged with pattern0.1000              ;
; level.100                              ; Stuck at GND due to stuck port data_in ;
; pattern0.0000                          ; Stuck at GND due to stuck port data_in ;
; colorStore.0000                        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 29 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 797   ;
; Number of registers using Synchronous Clear  ; 141   ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 301   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 454   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |simonSaysVGA|c[19]        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |simonSaysVGA|colorS[3]    ;
; 8:1                ; 31 bits   ; 155 LEs       ; 31 LEs               ; 124 LEs                ; Yes        ; |simonSaysVGA|cc[4]        ;
; 8:1                ; 31 bits   ; 155 LEs       ; 31 LEs               ; 124 LEs                ; Yes        ; |simonSaysVGA|ccc[12]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |simonSaysVGA|vga_R        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |simonSaysVGA|Selector129  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simonSaysVGA|vga_G        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simonSaysVGA|vga_B        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |simonSaysVGA|Selector125  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |simonSaysVGA ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; RESET          ; 00000 ; Unsigned Binary                                     ;
; START          ; 00001 ; Unsigned Binary                                     ;
; L1S            ; 00010 ; Unsigned Binary                                     ;
; L1PR           ; 00011 ; Unsigned Binary                                     ;
; L1PY           ; 00100 ; Unsigned Binary                                     ;
; L1PG           ; 00101 ; Unsigned Binary                                     ;
; L1PB           ; 00110 ; Unsigned Binary                                     ;
; L2S            ; 00111 ; Unsigned Binary                                     ;
; L2PR           ; 01000 ; Unsigned Binary                                     ;
; L2PY           ; 01001 ; Unsigned Binary                                     ;
; L2PG           ; 01010 ; Unsigned Binary                                     ;
; L2PB           ; 01011 ; Unsigned Binary                                     ;
; L3S            ; 01100 ; Unsigned Binary                                     ;
; L3PR           ; 01101 ; Unsigned Binary                                     ;
; L3PY           ; 01110 ; Unsigned Binary                                     ;
; L3PG           ; 01111 ; Unsigned Binary                                     ;
; L3PB           ; 10000 ; Unsigned Binary                                     ;
; WIN            ; 10001 ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                             ;
+-------------------------------------------------+------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                    ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 22                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 22                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 256                                                                                      ; Untyped        ;
; sld_segment_size                                ; 256                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 88                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 22                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                        ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 22                  ; 22               ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 151                         ;
;     CLR               ; 29                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA SCLR          ; 62                          ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 424                         ;
;     arith             ; 106                         ;
;         2 data inputs ; 105                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 318                         ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 225                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.26                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                 ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                 ; N/A     ;
; S.L1PB               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1PB                              ; N/A     ;
; S.L1PB               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1PB                              ; N/A     ;
; S.L1PG               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1PG                              ; N/A     ;
; S.L1PG               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1PG                              ; N/A     ;
; S.L1PR               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1PR                              ; N/A     ;
; S.L1PR               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1PR                              ; N/A     ;
; S.L1PY               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1PY                              ; N/A     ;
; S.L1PY               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1PY                              ; N/A     ;
; S.L1S                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1S                               ; N/A     ;
; S.L1S                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L1S                               ; N/A     ;
; S.L2PB               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2PB                              ; N/A     ;
; S.L2PB               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2PB                              ; N/A     ;
; S.L2PG               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2PG                              ; N/A     ;
; S.L2PG               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2PG                              ; N/A     ;
; S.L2PR               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2PR                              ; N/A     ;
; S.L2PR               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2PR                              ; N/A     ;
; S.L2PY               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2PY                              ; N/A     ;
; S.L2PY               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2PY                              ; N/A     ;
; S.L2S                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2S                               ; N/A     ;
; S.L2S                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L2S                               ; N/A     ;
; S.L3PG               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L3PG                              ; N/A     ;
; S.L3PG               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L3PG                              ; N/A     ;
; S.L3PR               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L3PR                              ; N/A     ;
; S.L3PR               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L3PR                              ; N/A     ;
; S.L3PY               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L3PY                              ; N/A     ;
; S.L3PY               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L3PY                              ; N/A     ;
; S.L3S                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L3S                               ; N/A     ;
; S.L3S                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.L3S                               ; N/A     ;
; S.RESET              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.RESET                             ; N/A     ;
; S.RESET              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.RESET                             ; N/A     ;
; S.START              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.START                             ; N/A     ;
; S.START              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.START                             ; N/A     ;
; S.WIN                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.WIN                               ; N/A     ;
; S.WIN                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; S.WIN                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; color[0]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; color[0]                            ; N/A     ;
; color[0]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; color[0]                            ; N/A     ;
; color[1]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; color[1]                            ; N/A     ;
; color[1]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; color[1]                            ; N/A     ;
; color[2]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; color[2]                            ; N/A     ;
; color[2]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; color[2]                            ; N/A     ;
; color[3]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; color[3]                            ; N/A     ;
; color[3]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; color[3]                            ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Dec 11 16:03:08 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vgaInstructable -c vgaInstructable
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically.
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file simonsaysvga.v
    Info (12023): Found entity 1: simonSaysVGA
Info (12021): Found 1 design units, including 1 entities, in source file roundwinstate.v
    Info (12023): Found entity 1: RoundWinState
Warning (10229): Verilog HDL Expression warning at textDisplay.v(44): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(45): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(46): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(47): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(57): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(58): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(59): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(60): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(61): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(62): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(71): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(72): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(73): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(74): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(75): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(76): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(77): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(77): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(78): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(78): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(79): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(79): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(80): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(80): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(81): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(90): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(91): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(92): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(93): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(95): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(95): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(96): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(96): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(97): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(97): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(98): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(98): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(99): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(99): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(108): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(110): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(211): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(212): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(213): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(214): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(215): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(216): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(217): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(218): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(221): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(222): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(223): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(224): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(225): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(226): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(227): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(228): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(231): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(232): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(233): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(234): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(235): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(236): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(237): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(238): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(241): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(242): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(243): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(244): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(245): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(246): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(247): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(248): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(251): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(252): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(253): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(254): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(255): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(256): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(257): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(258): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(261): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(262): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(263): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(264): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(265): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(266): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(267): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(268): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(271): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(272): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(273): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(274): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(275): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(276): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(277): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(278): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(281): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(282): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(283): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(284): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(285): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(286): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(287): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(288): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(291): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(292): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(293): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(294): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(295): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(296): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(297): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(298): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(301): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(302): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(303): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(304): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(305): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(306): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(307): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(308): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(311): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(312): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(313): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(314): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(315): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(316): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(317): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(318): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(321): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(322): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(323): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(324): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(325): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(326): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(327): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(328): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(331): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(332): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(333): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(334): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(335): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(336): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(337): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(338): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(341): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(342): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(343): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(344): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(345): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(346): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(347): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(348): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(351): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(352): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(353): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(354): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(355): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(356): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(357): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(358): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(361): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(362): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(363): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(364): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(365): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(366): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(367): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(368): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(371): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(372): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(373): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(374): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(375): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(376): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(377): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(378): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(381): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(382): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(383): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(384): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(385): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(386): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(387): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(388): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(391): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(392): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(393): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(394): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(395): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(396): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(397): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(398): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(401): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(402): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(403): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(404): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(405): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(406): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(407): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(408): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(411): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(412): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(413): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(414): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(415): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(416): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(417): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(418): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(421): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(422): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(423): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(424): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(425): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(426): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(427): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(428): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(431): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(432): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(433): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(434): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(435): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(436): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(437): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(438): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(441): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(442): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(443): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(444): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(445): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(446): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(447): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(448): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(451): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(452): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(453): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(454): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(455): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(456): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(457): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(458): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(461): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(462): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(463): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(464): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(465): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(466): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(467): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(468): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(471): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(472): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(473): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(474): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(475): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(476): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(477): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(478): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(481): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(482): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(483): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(484): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(485): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(486): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(487): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at textDisplay.v(488): truncated literal to match 3 bits
Info (12021): Found 2 design units, including 2 entities, in source file textdisplay.v
    Info (12023): Found entity 1: textDisplay
    Info (12023): Found entity 2: font_rom
Info (12127): Elaborating entity "simonSaysVGA" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at simonSaysVGA.v(163): all case item expressions in this case statement are onehot
Info (10018): Can't recognize finite state machine "colorStore" because it has a complex reset state
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf
    Info (12023): Found entity 1: altsyncram_au14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_usc.tdf
    Info (12023): Found entity 1: mux_usc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf
    Info (12023): Found entity 1: cntr_l6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "colorStore.1000" is converted into an equivalent circuit using register "colorStore.1000~_emulated" and latch "colorStore.1000~1"
    Warning (13310): Register "colorStore.0100" is converted into an equivalent circuit using register "colorStore.0100~_emulated" and latch "colorStore.0100~1"
    Warning (13310): Register "colorStore.0010" is converted into an equivalent circuit using register "colorStore.0010~_emulated" and latch "colorStore.0010~1"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register colorStore.0000 will power up to Low
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file M:/vgaInstructable - RANDOM - 2.10.15 -/output_files/vgaInstructable.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1288 logic cells
    Info (21064): Implemented 22 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 273 warnings
    Info: Peak virtual memory: 658 megabytes
    Info: Processing ended: Fri Dec 11 16:03:21 2015
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/vgaInstructable - RANDOM - 2.10.15 -/output_files/vgaInstructable.map.smsg.


