

================================================================
== Vivado HLS Report for 'simple_counter_counting'
================================================================
* Date:           Fri Dec  8 21:20:50 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        divisor_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	3  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v_1 = alloca i1"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%simple_counter_aux_V_1 = alloca i32"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %start), !map !105"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !109"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !113"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %final), !map !117"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %count_out), !map !121"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %simple_counter_aux_V), !map !125"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %simple_counter_saida), !map !129"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %start) nounwind" [counter.cpp:15]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str3, i32 0, i32 0, i1* %clk) nounwind" [counter.cpp:16]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str4, i32 0, i32 0, i1* %reset) nounwind" [counter.cpp:17]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 0, [14 x i8]* @p_str5, [6 x i8]* @p_str6, i32 0, i32 0, i10* %final) nounwind" [counter.cpp:18]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [10 x i8]* @p_str7, i32 0, i32 0, i1* %count_out) nounwind" [counter.cpp:19]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([15 x i8]* @p_str, i32 2, [9 x i8]* @p_str8) nounwind" [counter.cpp:20]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)" [counter.cpp:20]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind" [counter.cpp:20]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [counter.cpp:20]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %simple_counter_aux_V, i32 0)" [counter.cpp:16]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %simple_counter_saida, i1 false)" [counter.cpp:17]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %count_out, i1 false)" [counter.cpp:20]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [counter.cpp:20]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_4)" [counter.cpp:20]

 <State 2> : 1.35ns
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [counter.cpp:21]
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "store i32 0, i32* %simple_counter_aux_V_1"
ST_2 : Operation 30 [1/1] (1.35ns)   --->   "store i1 false, i1* %v_1"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %0" [counter.cpp:22]

 <State 3> : 4.29ns
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %start)" [counter.cpp:24]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %_ZN7_ap_sc_7sc_core4waitEi.exit" [counter.cpp:24]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%simple_counter_aux_V_2 = load i32* %simple_counter_aux_V_1" [counter.cpp:25]
ST_3 : Operation 35 [1/1] (2.18ns)   --->   "%tmp_1 = add i32 %simple_counter_aux_V_2, 1" [counter.cpp:25]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %simple_counter_aux_V, i32 %tmp_1)" [counter.cpp:25]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%val_V = call i10 @_ssdm_op_Read.ap_auto.volatile.i10P(i10* %final)" [counter.cpp:26]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = zext i10 %val_V to i32" [counter.cpp:26]
ST_3 : Operation 39 [1/1] (2.11ns)   --->   "%tmp_3 = icmp eq i32 %tmp_1, %tmp_2" [counter.cpp:26]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %2, label %_ZN7_ap_sc_7sc_core4waitEi.exit.pre" [counter.cpp:26]
ST_3 : Operation 41 [1/1] (1.35ns)   --->   "store i32 %tmp_1, i32* %simple_counter_aux_V_1" [counter.cpp:25]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit"

 <State 4> : 1.92ns
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%v_1_load = load i1* %v_1" [counter.cpp:28]
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %simple_counter_aux_V, i32 0)" [counter.cpp:27]
ST_4 : Operation 45 [1/1] (0.57ns)   --->   "%v = xor i1 %v_1_load, true" [counter.cpp:28]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %simple_counter_saida, i1 %v)" [counter.cpp:29]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %count_out, i1 %v)" [counter.cpp:33]
ST_4 : Operation 48 [1/1] (1.35ns)   --->   "store i32 0, i32* %simple_counter_aux_V_1"
ST_4 : Operation 49 [1/1] (1.35ns)   --->   "store i1 %v, i1* %v_1" [counter.cpp:33]
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit" [counter.cpp:34]
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [counter.cpp:37]
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [counter.cpp:40]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.35ns
The critical path consists of the following:
	'store' operation of constant 0 on local variable 'simple_counter_aux_V_1' [32]  (1.35 ns)

 <State 3>: 4.29ns
The critical path consists of the following:
	'load' operation ('simple_counter_aux_V_2', counter.cpp:25) on local variable 'simple_counter_aux_V_1' [39]  (0 ns)
	'add' operation ('tmp_1', counter.cpp:25) [40]  (2.18 ns)
	'icmp' operation ('tmp_3', counter.cpp:26) [44]  (2.11 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'load' operation ('v_1_load', counter.cpp:28) on local variable 'v' [50]  (0 ns)
	'xor' operation ('v', counter.cpp:28) [52]  (0.57 ns)
	'store' operation (counter.cpp:33) of variable 'v', counter.cpp:28 on local variable 'v' [56]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
