{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 10:45:06 2020 " "Info: Processing started: Tue Dec 15 10:45:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ATN -c ATN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ATN -c ATN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utente.000/desktop/progetti sdi/rx/reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/utente.000/desktop/progetti sdi/rx/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-behav " "Info: Found design unit 1: REG-behav" {  } { { "../RX/REG.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/RX/REG.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Info: Found entity 1: REG" {  } { { "../RX/REG.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/RX/REG.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_GATE-behav " "Info: Found design unit 1: OR_GATE-behav" {  } { { "OR_GATE.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/OR_GATE.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Info: Found entity 1: OR_GATE" {  } { { "OR_GATE.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/OR_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_atn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm_atn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_ATN-behav " "Info: Found design unit 1: FSM_ATN-behav" {  } { { "FSM_ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/FSM_ATN.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM_ATN " "Info: Found entity 1: FSM_ATN" {  } { { "FSM_ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/FSM_ATN.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG7-behav " "Info: Found design unit 1: REG7-behav" {  } { { "REG7.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/REG7.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG7 " "Info: Found entity 1: REG7" {  } { { "REG7.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/REG7.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file atn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ATN-BEHAV " "Info: Found design unit 1: ATN-BEHAV" {  } { { "ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/ATN.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ATN " "Info: Found entity 1: ATN" {  } { { "ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/ATN.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ATN " "Info: Elaborating entity \"ATN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG7 REG7:reg_7 " "Info: Elaborating entity \"REG7\" for hierarchy \"REG7:reg_7\"" {  } { { "ATN.vhd" "reg_7" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/ATN.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE OR_GATE:OR_PORT " "Info: Elaborating entity \"OR_GATE\" for hierarchy \"OR_GATE:OR_PORT\"" {  } { { "ATN.vhd" "OR_PORT" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/ATN.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_ATN FSM_ATN:CU " "Info: Elaborating entity \"FSM_ATN\" for hierarchy \"FSM_ATN:CU\"" {  } { { "ATN.vhd" "CU" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/ATN.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS FSM_ATN.vhd(19) " "Warning (10631): VHDL Process Statement warning at FSM_ATN.vhd(19): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "FSM_ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/FSM_ATN.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ATN FSM_ATN.vhd(42) " "Warning (10631): VHDL Process Statement warning at FSM_ATN.vhd(42): inferring latch(es) for signal or variable \"ATN\", which holds its previous value in one or more paths through the process" {  } { { "FSM_ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/FSM_ATN.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ATN FSM_ATN.vhd(42) " "Info (10041): Inferred latch for \"ATN\" at FSM_ATN.vhd(42)" {  } { { "FSM_ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/FSM_ATN.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.POLLING FSM_ATN.vhd(19) " "Info (10041): Inferred latch for \"NS.POLLING\" at FSM_ATN.vhd(19)" {  } { { "FSM_ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/FSM_ATN.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ATNCK_ST FSM_ATN.vhd(19) " "Info (10041): Inferred latch for \"NS.ATNCK_ST\" at FSM_ATN.vhd(19)" {  } { { "FSM_ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/FSM_ATN.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ATN_ST FSM_ATN.vhd(19) " "Info (10041): Inferred latch for \"NS.ATN_ST\" at FSM_ATN.vhd(19)" {  } { { "FSM_ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/FSM_ATN.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:REG_RX " "Info: Elaborating entity \"REG\" for hierarchy \"REG:REG_RX\"" {  } { { "ATN.vhd" "REG_RX" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/ATN.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS_OUT\[2\] GND " "Warning (13410): Pin \"STATUS_OUT\[2\]\" is stuck at GND" {  } { { "ATN.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/ATN/ATN.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_ATN:CU\|PS.ATN_ST " "Info: Register \"FSM_ATN:CU\|PS.ATN_ST\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 10:45:10 2020 " "Info: Processing ended: Tue Dec 15 10:45:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
