// Seed: 1691910748
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = id_1;
  logic [7:0] id_3, id_4, id_5;
  id_6(
      1
  );
  assign id_2 = id_1;
  assign id_5 = id_4[-1 :-1'b0];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign id_6 = 1;
  assign id_4 = -1;
endmodule
