# Router 1x3 â€“ RTL Design and Verification

## ğŸ“Œ Overview
This project implements an 8-bit packet router with 1 input and 3 output ports.  
The design is written in Verilog, and verification is performed using SystemVerilog + UVM.

## ğŸ“ Folder Structure
- `rtl/` â€“ RTL modules: router_top, FSM, FIFO
- `tb/` â€“ Testbench top and interface
- `src_agt_top/` â€“ Source agent: driver, sequencer, monitor
- `dst_agt_top/` â€“ Destination agent: monitor, analysis port
- `test/` â€“ UVM testcases, sequences, coverage, assertions
- `sim/` â€“ Simulation scripts and makefiles

## ğŸ› ï¸ Tools Used
- Verilog / SystemVerilog
- UVM 1.2
- QuestaSim / VCS

## âœ… Features
- Full UVM environment
- Functional coverage
- Assertion-based verification
- FIFO and FSM-based routing logic

## ğŸ‘¤ Author
Raj Kushwaha  
ğŸ”— [LinkedIn](https://linkedin.com/in/kushwaharaj)  
ğŸ”— [GitHub](https://github.com/Kushwaharaj)
