Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:01:01 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div6_timing_summary_routed.rpt -pb operator_float_div6_timing_summary_routed.pb -rpx operator_float_div6_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.460        0.000                      0                  503        0.093        0.000                      0                  503        0.850        0.000                       0                   351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.460        0.000                      0                  503        0.093        0.000                      0                  503        0.850        0.000                       0                   351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.467ns (22.854%)  route 1.576ns (77.146%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    ap_clk
    SLICE_X18Y130        FDRE                                         r  ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y130        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[15]/Q
                         net (fo=8, routed)           0.761     1.741    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[21][2]
    SLICE_X18Y127        LUT6 (Prop_lut6_I3_O)        0.053     1.794 f  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14/O
                         net (fo=1, routed)           0.331     2.125    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I2_O)        0.053     2.178 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.484     2.662    grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/sel[3]
    SLICE_X16Y128        LUT6 (Prop_lut6_I3_O)        0.053     2.715 r  grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     2.715    grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X16Y128        FDRE                                         r  grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/ap_clk
    SLICE_X16Y128        FDRE                                         r  grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y128        FDRE (Setup_fdre_C_D)        0.072     3.175    grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 d_chunk_V_5_reg_589_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.440ns (21.325%)  route 1.623ns (78.675%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    ap_clk
    SLICE_X17Y125        FDRE                                         r  d_chunk_V_5_reg_589_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_5_reg_589_reg[1]/Q
                         net (fo=1, routed)           0.574     1.515    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/d_chunk_V_5_reg_589_reg[1][0]
    SLICE_X16Y127        LUT6 (Prop_lut6_I3_O)        0.053     1.568 r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_11/O
                         net (fo=1, routed)           0.456     2.024    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_11_n_0
    SLICE_X18Y128        LUT5 (Prop_lut5_I4_O)        0.053     2.077 r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=4, routed)           0.593     2.670    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X18Y127        LUT5 (Prop_lut5_I0_O)        0.065     2.735 r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     2.735    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2_n_0
    SLICE_X18Y127        FDRE                                         r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/ap_clk
    SLICE_X18Y127        FDRE                                         r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.092     3.195    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.467ns (22.880%)  route 1.574ns (77.120%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    ap_clk
    SLICE_X18Y130        FDRE                                         r  ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y130        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[15]/Q
                         net (fo=8, routed)           0.761     1.741    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[21][2]
    SLICE_X18Y127        LUT6 (Prop_lut6_I3_O)        0.053     1.794 f  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14/O
                         net (fo=1, routed)           0.331     2.125    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I2_O)        0.053     2.178 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.482     2.660    grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/d_chunk_V_6_reg_594_reg[3][0]
    SLICE_X18Y127        LUT4 (Prop_lut4_I1_O)        0.053     2.713 r  grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     2.713    grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3_n_0
    SLICE_X18Y127        FDRE                                         r  grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/ap_clk
    SLICE_X18Y127        FDRE                                         r  grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 new_exp_V_reg_466_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            shift_V_4_reg_517_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.467ns (22.916%)  route 1.571ns (77.084%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    ap_clk
    SLICE_X14Y135        FDRE                                         r  new_exp_V_reg_466_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  new_exp_V_reg_466_reg[0]/Q
                         net (fo=11, routed)          0.623     1.603    new_exp_V_reg_466[0]
    SLICE_X13Y136        LUT4 (Prop_lut4_I0_O)        0.053     1.656 r  tmp_6_reg_512[0]_i_2/O
                         net (fo=3, routed)           0.604     2.259    tmp_6_reg_512[0]_i_2_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I1_O)        0.053     2.312 r  shift_V_4_reg_517[1]_i_2/O
                         net (fo=1, routed)           0.345     2.657    shift_V_3_fu_240_p3[1]
    SLICE_X12Y134        LUT6 (Prop_lut6_I1_O)        0.053     2.710 r  shift_V_4_reg_517[1]_i_1/O
                         net (fo=1, routed)           0.000     2.710    shift_V_4_reg_517[1]_i_1_n_0
    SLICE_X12Y134        FDRE                                         r  shift_V_4_reg_517_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    ap_clk
    SLICE_X12Y134        FDRE                                         r  shift_V_4_reg_517_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)        0.072     3.175    shift_V_4_reg_517_reg[1]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.467ns (23.083%)  route 1.556ns (76.917%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    ap_clk
    SLICE_X18Y130        FDRE                                         r  ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y130        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[15]/Q
                         net (fo=8, routed)           0.494     1.474    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[21][2]
    SLICE_X19Y129        LUT3 (Prop_lut3_I1_O)        0.053     1.527 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_8/O
                         net (fo=6, routed)           0.572     2.099    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/ap_CS_fsm_reg[17]
    SLICE_X19Y128        LUT5 (Prop_lut5_I3_O)        0.053     2.152 r  grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=3, routed)           0.491     2.642    grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/sel[0]
    SLICE_X18Y128        LUT6 (Prop_lut6_I0_O)        0.053     2.695 r  grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     2.695    grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/p_0_out
    SLICE_X18Y128        FDRE                                         r  grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/ap_clk
    SLICE_X18Y128        FDRE                                         r  grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y128        FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.467ns (23.189%)  route 1.547ns (76.811%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    ap_clk
    SLICE_X18Y130        FDRE                                         r  ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y130        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[15]/Q
                         net (fo=8, routed)           0.761     1.741    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[21][2]
    SLICE_X18Y127        LUT6 (Prop_lut6_I3_O)        0.053     1.794 f  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14/O
                         net (fo=1, routed)           0.331     2.125    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I2_O)        0.053     2.178 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.454     2.633    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/d_chunk_V_6_reg_594_reg[3][2]
    SLICE_X18Y128        LUT6 (Prop_lut6_I3_O)        0.053     2.686 r  grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     2.686    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1_n_0
    SLICE_X18Y128        FDRE                                         r  grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/ap_clk
    SLICE_X18Y128        FDRE                                         r  grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y128        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 tmp_6_reg_512_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.322ns (16.804%)  route 1.594ns (83.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    ap_clk
    SLICE_X13Y136        FDRE                                         r  tmp_6_reg_512_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  tmp_6_reg_512_reg[0]/Q
                         net (fo=30, routed)          1.594     2.535    tmp_6_reg_512
    SLICE_X13Y124        LUT3 (Prop_lut3_I1_O)        0.053     2.588 r  xf_V_reg_558[2]_i_1/O
                         net (fo=1, routed)           0.000     2.588    xf_V_fu_309_p3[2]
    SLICE_X13Y124        FDRE                                         r  xf_V_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    ap_clk
    SLICE_X13Y124        FDRE                                         r  xf_V_reg_558_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y124        FDRE (Setup_fdre_C_D)        0.034     3.137    xf_V_reg_558_reg[2]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 tmp_6_reg_512_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_558_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.322ns (16.813%)  route 1.593ns (83.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    ap_clk
    SLICE_X13Y136        FDRE                                         r  tmp_6_reg_512_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  tmp_6_reg_512_reg[0]/Q
                         net (fo=30, routed)          1.593     2.534    tmp_6_reg_512
    SLICE_X13Y124        LUT3 (Prop_lut3_I1_O)        0.053     2.587 r  xf_V_reg_558[1]_i_1/O
                         net (fo=1, routed)           0.000     2.587    xf_V_fu_309_p3[1]
    SLICE_X13Y124        FDRE                                         r  xf_V_reg_558_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    ap_clk
    SLICE_X13Y124        FDRE                                         r  xf_V_reg_558_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y124        FDRE (Setup_fdre_C_D)        0.035     3.138    xf_V_reg_558_reg[1]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.361ns (18.541%)  route 1.586ns (81.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X10Y132        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/Q
                         net (fo=50, routed)          1.586     2.566    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]_0[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I4_O)        0.053     2.619 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][10]_i_1/O
                         net (fo=1, routed)           0.000     2.619    operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][10]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    operator_float_dibkb_U9/ap_clk
    SLICE_X12Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][10]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.071     3.174    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][10]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.361ns (18.570%)  route 1.583ns (81.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X10Y132        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/Q
                         net (fo=50, routed)          1.583     2.563    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]_0[1]
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.053     2.616 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][14]_i_1/O
                         net (fo=1, routed)           0.000     2.616    operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][14]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=350, unset)          0.638     3.138    operator_float_dibkb_U9/ap_clk
    SLICE_X12Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][14]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.072     3.175    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][14]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  0.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_475_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.716%)  route 0.067ns (34.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    ap_clk
    SLICE_X13Y130        FDRE                                         r  new_mant_V_1_reg_475_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_475_reg[18]/Q
                         net (fo=2, routed)           0.067     0.450    operator_float_dibkb_U9/new_mant_V_1_reg_475[10]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.028     0.478 r  operator_float_dibkb_U9/dout_array[0][18]_i_1/O
                         net (fo=1, routed)           0.000     0.478    operator_float_dibkb_U9/SHIFT_RIGHT[18]
    SLICE_X12Y130        FDRE                                         r  operator_float_dibkb_U9/dout_array_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X12Y130        FDRE                                         r  operator_float_dibkb_U9/dout_array_reg[0][18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y130        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_475_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.457%)  route 0.095ns (42.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    ap_clk
    SLICE_X11Y132        FDRE                                         r  new_mant_V_1_reg_475_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_475_reg[9]/Q
                         net (fo=2, routed)           0.095     0.478    operator_float_dibkb_U9/new_mant_V_1_reg_475[1]
    SLICE_X10Y132        LUT3 (Prop_lut3_I0_O)        0.028     0.506 r  operator_float_dibkb_U9/dout_array[0][9]_i_1/O
                         net (fo=1, routed)           0.000     0.506    operator_float_dibkb_U9/SHIFT_RIGHT[9]
    SLICE_X10Y132        FDRE                                         r  operator_float_dibkb_U9/dout_array_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X10Y132        FDRE                                         r  operator_float_dibkb_U9/dout_array_reg[0][9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y132        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tmp_5_reg_548_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_558_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.263%)  route 0.053ns (26.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    ap_clk
    SLICE_X14Y128        FDRE                                         r  tmp_5_reg_548_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  tmp_5_reg_548_reg[22]/Q
                         net (fo=1, routed)           0.053     0.455    tmp_5_reg_548[22]
    SLICE_X15Y128        LUT3 (Prop_lut3_I0_O)        0.028     0.483 r  xf_V_reg_558[22]_i_1/O
                         net (fo=1, routed)           0.000     0.483    xf_V_fu_309_p3[22]
    SLICE_X15Y128        FDRE                                         r  xf_V_reg_558_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    ap_clk
    SLICE_X15Y128        FDRE                                         r  xf_V_reg_558_reg[22]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.061     0.359    xf_V_reg_558_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tmp_12_reg_553_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_558_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.834%)  route 0.105ns (45.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    ap_clk
    SLICE_X15Y127        FDRE                                         r  tmp_12_reg_553_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_12_reg_553_reg[19]/Q
                         net (fo=1, routed)           0.105     0.489    tmp_12_reg_553[19]
    SLICE_X16Y127        LUT3 (Prop_lut3_I2_O)        0.028     0.517 r  xf_V_reg_558[19]_i_1/O
                         net (fo=1, routed)           0.000     0.517    xf_V_fu_309_p3[19]
    SLICE_X16Y127        FDRE                                         r  xf_V_reg_558_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    ap_clk
    SLICE_X16Y127        FDRE                                         r  xf_V_reg_558_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_558_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.718%)  route 0.106ns (45.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X9Y129         FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][12]/Q
                         net (fo=8, routed)           0.106     0.489    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][3]_0[4]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.028     0.517 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.517    operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][0]_i_1__0_n_0
    SLICE_X8Y128         FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X8Y128         FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tmp_5_reg_548_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_558_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.443%)  route 0.107ns (45.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    ap_clk
    SLICE_X13Y125        FDRE                                         r  tmp_5_reg_548_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_5_reg_548_reg[7]/Q
                         net (fo=1, routed)           0.107     0.490    tmp_5_reg_548[7]
    SLICE_X16Y125        LUT3 (Prop_lut3_I0_O)        0.028     0.518 r  xf_V_reg_558[7]_i_1/O
                         net (fo=1, routed)           0.000     0.518    xf_V_fu_309_p3[7]
    SLICE_X16Y125        FDRE                                         r  xf_V_reg_558_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    ap_clk
    SLICE_X16Y125        FDRE                                         r  xf_V_reg_558_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_558_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_5_reg_548_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.146ns (69.762%)  route 0.063ns (30.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X12Y125        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][6]/Q
                         net (fo=4, routed)           0.063     0.465    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][6]
    SLICE_X13Y125        LUT6 (Prop_lut6_I5_O)        0.028     0.493 r  operator_float_dibkb_U9/tmp_5_reg_548[6]_i_1/O
                         net (fo=1, routed)           0.000     0.493    grp_fu_291_p2[6]
    SLICE_X13Y125        FDRE                                         r  tmp_5_reg_548_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    ap_clk
    SLICE_X13Y125        FDRE                                         r  tmp_5_reg_548_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.060     0.358    tmp_5_reg_548_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/din1_cast_array_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X13Y129        FDRE                                         r  operator_float_dibkb_U9/din1_cast_array_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/din1_cast_array_reg[0][1]/Q
                         net (fo=1, routed)           0.100     0.483    operator_float_dibkb_U9/din1_cast_array_reg[0][1]
    SLICE_X13Y129        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X13Y129        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y129        FDRE (Hold_fdre_C_D)         0.043     0.341    operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tmp_5_reg_548_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_558_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.247%)  route 0.117ns (47.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    ap_clk
    SLICE_X13Y125        FDRE                                         r  tmp_5_reg_548_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_5_reg_548_reg[6]/Q
                         net (fo=1, routed)           0.117     0.500    tmp_5_reg_548[6]
    SLICE_X14Y124        LUT3 (Prop_lut3_I0_O)        0.028     0.528 r  xf_V_reg_558[6]_i_1/O
                         net (fo=1, routed)           0.000     0.528    xf_V_fu_309_p3[6]
    SLICE_X14Y124        FDRE                                         r  xf_V_reg_558_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    ap_clk
    SLICE_X14Y124        FDRE                                         r  xf_V_reg_558_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_558_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_12_reg_553_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.146ns (66.046%)  route 0.075ns (33.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X12Y123        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][2]/Q
                         net (fo=4, routed)           0.075     0.476    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg_n_0_[2][2]
    SLICE_X13Y123        LUT5 (Prop_lut5_I4_O)        0.028     0.504 r  operator_float_dicud_U10/tmp_12_reg_553[2]_i_1/O
                         net (fo=1, routed)           0.000     0.504    tmp_12_fu_302_p1[2]
    SLICE_X13Y123        FDRE                                         r  tmp_12_reg_553_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=350, unset)          0.298     0.298    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp_12_reg_553_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y123        FDRE (Hold_fdre_C_D)         0.061     0.359    tmp_12_reg_553_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y131  ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y130  ap_CS_fsm_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y131  ap_CS_fsm_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y131  ap_CS_fsm_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X13Y130  new_mant_V_1_reg_475_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X13Y130  new_mant_V_1_reg_475_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X11Y130  new_mant_V_1_reg_475_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X11Y130  new_mant_V_1_reg_475_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X11Y130  new_mant_V_1_reg_475_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X12Y132  operator_float_dibkb_U9/din1_cast_array_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y131  ap_CS_fsm_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y130  ap_CS_fsm_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y131  ap_CS_fsm_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y131  ap_CS_fsm_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X13Y130  new_mant_V_1_reg_475_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X13Y130  new_mant_V_1_reg_475_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X11Y130  new_mant_V_1_reg_475_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X11Y130  new_mant_V_1_reg_475_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X11Y130  new_mant_V_1_reg_475_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X12Y132  operator_float_dibkb_U9/din1_cast_array_reg[0][0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X15Y131  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y130  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y129  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y131  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y129  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y131  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y130  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y130  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y130  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X15Y131  ap_CS_fsm_reg[18]/C



