# é˜¶æ®µ 14: Intel E1000 ç½‘å¡é©±åŠ¨

## æ¦‚è¿°

æœ¬é˜¶æ®µå°†å®ç° Intel E1000 ç³»åˆ—åƒå…†ä»¥å¤ªç½‘æ§åˆ¶å™¨é©±åŠ¨ï¼Œè¿™æ˜¯ CastorOS ç½‘ç»œåŠŸèƒ½çš„ç‰©ç†å±‚å®ç°ã€‚E1000 ç³»åˆ—ç½‘å¡æ˜¯è™šæ‹ŸåŒ–ç¯å¢ƒï¼ˆQEMUã€VirtualBoxã€VMwareï¼‰ä¸­æœ€å¸¸ç”¨çš„æ¨¡æ‹Ÿç½‘å¡ï¼Œä¹Ÿæ˜¯å­¦ä¹ ç½‘å¡é©±åŠ¨å¼€å‘çš„ç†æƒ³é€‰æ‹©ã€‚

**ğŸ“ è®¾è®¡ç†å¿µ**ï¼š

æœ¬é˜¶æ®µå®ç°ä»¥ä¸‹æ ¸å¿ƒåŠŸèƒ½ï¼š

âœ… **PCI è®¾å¤‡æ£€æµ‹**
   - æ‰«æ PCI æ€»çº¿å‘ç° E1000 ç½‘å¡
   - è¯»å– BAR å¯„å­˜å™¨è·å– MMIO åœ°å€
   - é…ç½® PCI å‘½ä»¤å¯„å­˜å™¨

âœ… **ç¡¬ä»¶åˆå§‹åŒ–**
   - è®¾å¤‡é‡ç½®
   - MAC åœ°å€è¯»å–
   - ä¸­æ–­é…ç½®

âœ… **DMA æè¿°ç¬¦ç¯**
   - å‘é€æè¿°ç¬¦ç¯ï¼ˆTX Ringï¼‰
   - æ¥æ”¶æè¿°ç¬¦ç¯ï¼ˆRX Ringï¼‰
   - ç¯å½¢ç¼“å†²åŒºç®¡ç†

âœ… **æ•°æ®åŒ…æ”¶å‘**
   - ä¸­æ–­é©±åŠ¨çš„æ•°æ®åŒ…æ¥æ”¶
   - å‘é€é˜Ÿåˆ—ç®¡ç†
   - ä¸ç½‘ç»œæ ˆé›†æˆï¼ˆnetdev æ¥å£ï¼‰

---

## ç›®æ ‡

- [ ] å®ç° PCI è®¾å¤‡æ£€æµ‹å’Œ E1000 ç½‘å¡è¯†åˆ«
- [ ] å®ç° MMIO å¯„å­˜å™¨è®¿é—®
- [ ] å®ç°è®¾å¤‡åˆå§‹åŒ–å’Œé‡ç½®
- [ ] å®ç° MAC åœ°å€è¯»å–
- [ ] å®ç° TX æè¿°ç¬¦ç¯å’Œæ•°æ®åŒ…å‘é€
- [ ] å®ç° RX æè¿°ç¬¦ç¯å’Œæ•°æ®åŒ…æ¥æ”¶
- [ ] å®ç°ä¸­æ–­å¤„ç†
- [ ] å®ç° netdev æ¥å£é›†æˆ
- [ ] åœ¨ QEMU ä¸­æµ‹è¯•ç½‘ç»œåŠŸèƒ½

---

## æŠ€æœ¯èƒŒæ™¯

### Intel E1000 ç³»åˆ—æ¦‚è¿°

**Intel E1000** æ˜¯ Intel åƒå…†ä»¥å¤ªç½‘æ§åˆ¶å™¨ç³»åˆ—çš„ç»Ÿç§°ï¼ŒåŒ…æ‹¬ï¼š

| å‹å· | Device ID | è¯´æ˜ |
|------|-----------|------|
| 82540EM | 0x100E | æ¡Œé¢ç‰ˆï¼ŒQEMU é»˜è®¤æ¨¡æ‹Ÿ |
| 82545EM | 0x100F | æœåŠ¡å™¨ç‰ˆ |
| 82541 | 0x1019 | ç¬”è®°æœ¬ç‰ˆ |
| 82543GC | 0x1004 | æ—©æœŸå‹å· |
| 82574L | 0x10D3 | PCIe ç‰ˆæœ¬ |

**QEMU ä¸­çš„ E1000 æ¨¡æ‹Ÿ**ï¼š
```bash
# ä½¿ç”¨ E1000 ç½‘å¡å¯åŠ¨ QEMU
qemu-system-i386 -kernel castor.bin \
    -netdev user,id=net0 \
    -device e1000,netdev=net0
```

**E1000 ä¸»è¦ç‰¹æ€§**ï¼š
- åƒå…†ä»¥å¤ªç½‘ï¼ˆ1000 Mbpsï¼‰
- PCI/PCI-X æ€»çº¿æ¥å£
- æ”¯æŒå…¨åŒå·¥/åŠåŒå·¥
- ç¡¬ä»¶æ ¡éªŒå’Œå¸è½½
- VLAN æ ‡ç­¾æ”¯æŒ
- ä¸­æ–­åˆå¹¶ï¼ˆInterrupt Coalescingï¼‰

### PCI é…ç½®ç©ºé—´

E1000 æ˜¯ PCI è®¾å¤‡ï¼Œéœ€è¦é€šè¿‡ PCI é…ç½®ç©ºé—´è®¿é—®ã€‚

**E1000 PCI æ ‡è¯†**ï¼š
```
Vendor ID: 0x8086 (Intel)
Device ID: 0x100E (82540EM) - QEMU é»˜è®¤
Class Code: 0x020000 (Ethernet Controller)
```

**BARï¼ˆBase Address Registerï¼‰å¸ƒå±€**ï¼š
```
BAR0: Memory-mapped I/O (MMIO) å¯„å­˜å™¨ç©ºé—´
      å¤§å°: 128KB (0x20000)
      ç”¨é€”: è®¿é—®æ‰€æœ‰è®¾å¤‡å¯„å­˜å™¨

BAR1: I/O ç«¯å£ç©ºé—´ï¼ˆå¯é€‰ï¼Œè¾ƒå°‘ä½¿ç”¨ï¼‰
BAR2: Flash å­˜å‚¨ï¼ˆå¦‚æœå­˜åœ¨ï¼‰
```

### MMIO å¯„å­˜å™¨

E1000 é€šè¿‡å†…å­˜æ˜ å°„ I/Oï¼ˆMMIOï¼‰è®¿é—®å¯„å­˜å™¨ï¼Œæ‰€æœ‰å¯„å­˜å™¨éƒ½æ˜¯ 32 ä½å¯¹é½çš„ã€‚

**æ ¸å¿ƒå¯„å­˜å™¨ç»„**ï¼š

| åç§» | åç§° | è¯´æ˜ |
|------|------|------|
| 0x0000 | CTRL | è®¾å¤‡æ§åˆ¶å¯„å­˜å™¨ |
| 0x0008 | STATUS | è®¾å¤‡çŠ¶æ€å¯„å­˜å™¨ |
| 0x00C0 | ICR | ä¸­æ–­åŸå› å¯„å­˜å™¨ï¼ˆè¯»æ¸…é™¤ï¼‰|
| 0x00C4 | ITR | ä¸­æ–­èŠ‚æµå¯„å­˜å™¨ |
| 0x00C8 | ICS | ä¸­æ–­åŸå› è®¾ç½®å¯„å­˜å™¨ |
| 0x00D0 | IMS | ä¸­æ–­æ©ç è®¾ç½®å¯„å­˜å™¨ |
| 0x00D8 | IMC | ä¸­æ–­æ©ç æ¸…é™¤å¯„å­˜å™¨ |
| 0x0100 | RCTL | æ¥æ”¶æ§åˆ¶å¯„å­˜å™¨ |
| 0x0400 | TCTL | å‘é€æ§åˆ¶å¯„å­˜å™¨ |
| 0x2800 | RDBAL | æ¥æ”¶æè¿°ç¬¦åŸºåœ°å€ï¼ˆä½ 32 ä½ï¼‰|
| 0x2804 | RDBAH | æ¥æ”¶æè¿°ç¬¦åŸºåœ°å€ï¼ˆé«˜ 32 ä½ï¼‰|
| 0x2808 | RDLEN | æ¥æ”¶æè¿°ç¬¦é•¿åº¦ |
| 0x2810 | RDH | æ¥æ”¶æè¿°ç¬¦å¤´æŒ‡é’ˆ |
| 0x2818 | RDT | æ¥æ”¶æè¿°ç¬¦å°¾æŒ‡é’ˆ |
| 0x3800 | TDBAL | å‘é€æè¿°ç¬¦åŸºåœ°å€ï¼ˆä½ 32 ä½ï¼‰|
| 0x3804 | TDBAH | å‘é€æè¿°ç¬¦åŸºåœ°å€ï¼ˆé«˜ 32 ä½ï¼‰|
| 0x3808 | TDLEN | å‘é€æè¿°ç¬¦é•¿åº¦ |
| 0x3810 | TDH | å‘é€æè¿°ç¬¦å¤´æŒ‡é’ˆ |
| 0x3818 | TDT | å‘é€æè¿°ç¬¦å°¾æŒ‡é’ˆ |
| 0x5400 | RAL0 | æ¥æ”¶åœ°å€ä½ï¼ˆMAC åœ°å€ä½ 32 ä½ï¼‰|
| 0x5404 | RAH0 | æ¥æ”¶åœ°å€é«˜ï¼ˆMAC åœ°å€é«˜ 16 ä½ + æ ‡å¿—ï¼‰|

### è®¾å¤‡æ§åˆ¶å¯„å­˜å™¨ï¼ˆCTRLï¼‰

```
 31                                                              0
+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+
|        Reserved       |VME|TFCE|RFCE|RST|     ...     |SLU|   |
+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+

Bit 26: RST   - è®¾å¤‡é‡ç½®
Bit 6:  SLU   - Set Link Upï¼ˆå¼ºåˆ¶é“¾è·¯å¯ç”¨ï¼‰
Bit 3:  LRST  - é“¾è·¯é‡ç½®
Bit 0:  FD    - å…¨åŒå·¥æ¨¡å¼
```

**æ§åˆ¶å¯„å­˜å™¨ä½å®šä¹‰**ï¼š
```c
#define E1000_CTRL_FD       (1 << 0)    // å…¨åŒå·¥
#define E1000_CTRL_LRST     (1 << 3)    // é“¾è·¯é‡ç½®
#define E1000_CTRL_ASDE     (1 << 5)    // è‡ªåŠ¨é€Ÿåº¦æ£€æµ‹
#define E1000_CTRL_SLU      (1 << 6)    // Set Link Up
#define E1000_CTRL_ILOS     (1 << 7)    // åè½¬ä¿¡å·ä¸¢å¤±
#define E1000_CTRL_RST      (1 << 26)   // è®¾å¤‡é‡ç½®
#define E1000_CTRL_VME      (1 << 30)   // VLAN æ¨¡å¼å¯ç”¨
#define E1000_CTRL_PHY_RST  (1 << 31)   // PHY é‡ç½®
```

### è®¾å¤‡çŠ¶æ€å¯„å­˜å™¨ï¼ˆSTATUSï¼‰

```c
#define E1000_STATUS_FD     (1 << 0)    // å…¨åŒå·¥æ¨¡å¼æ¿€æ´»
#define E1000_STATUS_LU     (1 << 1)    // é“¾è·¯å·²å»ºç«‹
#define E1000_STATUS_TXOFF  (1 << 4)    // ä¼ è¾“æš‚åœ
#define E1000_STATUS_SPEED_MASK 0xC0    // é€Ÿåº¦æ©ç 
#define E1000_STATUS_SPEED_10   0x00    // 10 Mbps
#define E1000_STATUS_SPEED_100  0x40    // 100 Mbps
#define E1000_STATUS_SPEED_1000 0x80    // 1000 Mbps
```

### ä¸­æ–­ç³»ç»Ÿ

**ä¸­æ–­åŸå› å¯„å­˜å™¨ï¼ˆICRï¼‰ä½å®šä¹‰**ï¼š
```c
#define E1000_ICR_TXDW      (1 << 0)    // å‘é€æè¿°ç¬¦å†™å›
#define E1000_ICR_TXQE      (1 << 1)    // å‘é€é˜Ÿåˆ—ç©º
#define E1000_ICR_LSC       (1 << 2)    // é“¾è·¯çŠ¶æ€å˜åŒ–
#define E1000_ICR_RXSEQ     (1 << 3)    // æ¥æ”¶åºåˆ—é”™è¯¯
#define E1000_ICR_RXDMT0    (1 << 4)    // æ¥æ”¶æè¿°ç¬¦æœ€å°é˜ˆå€¼
#define E1000_ICR_RXO       (1 << 6)    // æ¥æ”¶æº¢å‡º
#define E1000_ICR_RXT0      (1 << 7)    // æ¥æ”¶å®šæ—¶å™¨ä¸­æ–­
```

**ä¸­æ–­æµç¨‹**ï¼š
```
æ•°æ®åŒ…åˆ°è¾¾
    â†“
DMA å†™å…¥æ¥æ”¶ç¼“å†²åŒº
    â†“
æ›´æ–°æ¥æ”¶æè¿°ç¬¦
    â†“
è§¦å‘ RXT0 ä¸­æ–­ï¼ˆå¦‚æœå¯ç”¨ï¼‰
    â†“
CPU è¯»å– ICRï¼ˆæ¸…é™¤ä¸­æ–­ï¼‰
    â†“
å¤„ç†æ¥æ”¶æè¿°ç¬¦
    â†“
æ›´æ–° RDT æŒ‡é’ˆ
```

### æè¿°ç¬¦ç¯ï¼ˆDescriptor Ringï¼‰

E1000 ä½¿ç”¨ç¯å½¢ç¼“å†²åŒºç®¡ç†æ•°æ®åŒ…æ”¶å‘ï¼Œæ¯ä¸ªç¼“å†²åŒºç”±æè¿°ç¬¦ï¼ˆDescriptorï¼‰æè¿°ã€‚

**æ¥æ”¶æè¿°ç¬¦ï¼ˆLegacy RX Descriptorï¼‰**ï¼š
```
 63                                                              0
+---------------------------------------------------------------+
|                     Buffer Address (64-bit)                    |
+---------------------------------------------------------------+
|   Special   |  Errors  |  Status  |    Checksum    |  Length  |
+---------------------------------------------------------------+

å­—æ®µè¯´æ˜ï¼š
- Buffer Address: æ¥æ”¶ç¼“å†²åŒºç‰©ç†åœ°å€
- Length: æ¥æ”¶åˆ°çš„æ•°æ®åŒ…é•¿åº¦
- Checksum: æ•°æ®åŒ…æ ¡éªŒå’Œ
- Status: çŠ¶æ€ä½ï¼ˆDD=æè¿°ç¬¦å®Œæˆï¼ŒEOP=åŒ…ç»“æŸï¼‰
- Errors: é”™è¯¯æ ‡å¿—
- Special: VLAN æ ‡ç­¾ç­‰
```

**æ¥æ”¶æè¿°ç¬¦çŠ¶æ€ä½**ï¼š
```c
#define E1000_RXD_STAT_DD   (1 << 0)    // æè¿°ç¬¦å·²å®Œæˆ
#define E1000_RXD_STAT_EOP  (1 << 1)    // æ•°æ®åŒ…ç»“æŸ
#define E1000_RXD_STAT_IXSM (1 << 2)    // å¿½ç•¥æ ¡éªŒå’Œ
#define E1000_RXD_STAT_VP   (1 << 3)    // æ•°æ®åŒ…æ˜¯ VLAN
#define E1000_RXD_STAT_TCPCS (1 << 5)   // TCP æ ¡éªŒå’Œå·²è®¡ç®—
#define E1000_RXD_STAT_IPCS (1 << 6)    // IP æ ¡éªŒå’Œå·²è®¡ç®—
```

**å‘é€æè¿°ç¬¦ï¼ˆLegacy TX Descriptorï¼‰**ï¼š
```
 63                                                              0
+---------------------------------------------------------------+
|                     Buffer Address (64-bit)                    |
+---------------------------------------------------------------+
|   Special   | CSS |  Rsv  | Status | Command |      Length     |
+---------------------------------------------------------------+

å­—æ®µè¯´æ˜ï¼š
- Buffer Address: å‘é€ç¼“å†²åŒºç‰©ç†åœ°å€
- Length: è¦å‘é€çš„æ•°æ®é•¿åº¦
- Command: å‘½ä»¤ä½ï¼ˆEOP=åŒ…ç»“æŸï¼ŒIFCS=æ’å…¥ FCSï¼ŒRS=æŠ¥å‘ŠçŠ¶æ€ï¼‰
- Status: çŠ¶æ€ä½ï¼ˆDD=æè¿°ç¬¦å®Œæˆï¼‰
- CSS: æ ¡éªŒå’Œèµ·å§‹ä½ç½®
- Special: VLAN æ ‡ç­¾ç­‰
```

**å‘é€æè¿°ç¬¦å‘½ä»¤ä½**ï¼š
```c
#define E1000_TXD_CMD_EOP   (1 << 0)    // æ•°æ®åŒ…ç»“æŸ
#define E1000_TXD_CMD_IFCS  (1 << 1)    // æ’å…¥ FCS
#define E1000_TXD_CMD_IC    (1 << 2)    // æ’å…¥æ ¡éªŒå’Œ
#define E1000_TXD_CMD_RS    (1 << 3)    // æŠ¥å‘ŠçŠ¶æ€
#define E1000_TXD_CMD_DEXT  (1 << 5)    // æè¿°ç¬¦æ‰©å±•ï¼ˆé«˜çº§æè¿°ç¬¦ï¼‰
#define E1000_TXD_CMD_VLE   (1 << 6)    // VLAN åŒ…å¯ç”¨
#define E1000_TXD_CMD_IDE   (1 << 7)    // ä¸­æ–­å»¶è¿Ÿå¯ç”¨
```

**æè¿°ç¬¦ç¯å·¥ä½œåŸç†**ï¼š
```
å‘é€æè¿°ç¬¦ç¯ï¼ˆTX Ringï¼‰:

    TDH (Head) - ç¡¬ä»¶ä¸‹ä¸€ä¸ªè¦å¤„ç†çš„æè¿°ç¬¦
    TDT (Tail) - è½¯ä»¶ä¸‹ä¸€ä¸ªè¦å†™å…¥çš„ä½ç½®

    +---+---+---+---+---+---+---+---+
    | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  æè¿°ç¬¦æ•°ç»„
    +---+---+---+---+---+---+---+---+
          ^           ^
          |           |
         TDH         TDT
          |           |
          +-----------+
          ç¡¬ä»¶æ­£åœ¨å‘é€çš„åŒºåŸŸ

å·¥ä½œæµç¨‹ï¼š
1. è½¯ä»¶åœ¨ TDT ä½ç½®å†™å…¥æ–°æè¿°ç¬¦
2. è½¯ä»¶æ›´æ–° TDT æŒ‡é’ˆï¼ˆTDT++ï¼‰
3. ç¡¬ä»¶å‘ç° TDH != TDTï¼Œå¼€å§‹å‘é€
4. å‘é€å®Œæˆå TDH++ å¹¶è®¾ç½® DD ä½
5. è½¯ä»¶å¯ä»¥å›æ”¶ TDH ä¹‹å‰çš„æè¿°ç¬¦

æ¥æ”¶æè¿°ç¬¦ç¯ï¼ˆRX Ringï¼‰:

    RDH (Head) - ç¡¬ä»¶ä¸‹ä¸€ä¸ªè¦å†™å…¥çš„æè¿°ç¬¦
    RDT (Tail) - è½¯ä»¶å·²å‡†å¤‡å¥½çš„æœ€åä¸€ä¸ªæè¿°ç¬¦

    +---+---+---+---+---+---+---+---+
    | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  æè¿°ç¬¦æ•°ç»„
    +---+---+---+---+---+---+---+---+
          ^           ^
          |           |
         RDH         RDT
          |           |
          +-----------+
          å¯ç”¨äºæ¥æ”¶çš„ç¼“å†²åŒº

å·¥ä½œæµç¨‹ï¼š
1. è½¯ä»¶åˆ†é…ç¼“å†²åŒºï¼Œå¡«å……æè¿°ç¬¦
2. è½¯ä»¶æ›´æ–° RDT æŒ‡é’ˆ
3. ç¡¬ä»¶æ”¶åˆ°æ•°æ®åŒ…ï¼Œå†™å…¥ç¼“å†²åŒº
4. ç¡¬ä»¶æ›´æ–°æè¿°ç¬¦çŠ¶æ€ï¼Œè®¾ç½® DD ä½ï¼ŒRDH++
5. è§¦å‘ä¸­æ–­ï¼ˆRXT0ï¼‰
6. è½¯ä»¶å¤„ç†æ¥æ”¶åˆ°çš„æ•°æ®åŒ…
7. è½¯ä»¶é‡æ–°åˆ†é…ç¼“å†²åŒºï¼Œæ›´æ–° RDT
```

### æ¥æ”¶æ§åˆ¶å¯„å­˜å™¨ï¼ˆRCTLï¼‰

```c
#define E1000_RCTL_EN       (1 << 1)    // æ¥æ”¶å¯ç”¨
#define E1000_RCTL_SBP      (1 << 2)    // å­˜å‚¨ååŒ…
#define E1000_RCTL_UPE      (1 << 3)    // å•æ’­æ··æ‚æ¨¡å¼
#define E1000_RCTL_MPE      (1 << 4)    // å¤šæ’­æ··æ‚æ¨¡å¼
#define E1000_RCTL_LPE      (1 << 5)    // é•¿åŒ…å¯ç”¨
#define E1000_RCTL_LBM_MASK 0xC0        // ç¯å›æ¨¡å¼
#define E1000_RCTL_RDMTS_HALF 0         // RX æè¿°ç¬¦æœ€å°é˜ˆå€¼
#define E1000_RCTL_MO_MASK  0x3000      // å¤šæ’­åç§»
#define E1000_RCTL_BAM      (1 << 15)   // å¹¿æ’­æ¥å—æ¨¡å¼
#define E1000_RCTL_BSIZE_MASK 0x30000   // ç¼“å†²åŒºå¤§å°
#define E1000_RCTL_BSIZE_2048 0x00000   // 2048 å­—èŠ‚ç¼“å†²åŒº
#define E1000_RCTL_BSIZE_1024 0x10000   // 1024 å­—èŠ‚ç¼“å†²åŒº
#define E1000_RCTL_BSIZE_512  0x20000   // 512 å­—èŠ‚ç¼“å†²åŒº
#define E1000_RCTL_BSIZE_256  0x30000   // 256 å­—èŠ‚ç¼“å†²åŒº
#define E1000_RCTL_SECRC    (1 << 26)   // å‰¥ç¦»ä»¥å¤ªç½‘ CRC
```

### å‘é€æ§åˆ¶å¯„å­˜å™¨ï¼ˆTCTLï¼‰

```c
#define E1000_TCTL_EN       (1 << 1)    // å‘é€å¯ç”¨
#define E1000_TCTL_PSP      (1 << 3)    // å¡«å……çŸ­åŒ…
#define E1000_TCTL_CT_SHIFT 4           // å†²çªé˜ˆå€¼ä½ç§»
#define E1000_TCTL_COLD_SHIFT 12        // å†²çªè·ç¦»ä½ç§»
#define E1000_TCTL_SWXOFF   (1 << 22)   // è½¯ä»¶ XOFF ä¼ è¾“
#define E1000_TCTL_RTLC     (1 << 24)   // é‡ä¼ æ™šæœŸå†²çª
```

---

## å®ç°è®¾è®¡

### 1. æ–‡ä»¶ç»“æ„

```
src/
â”œâ”€â”€ include/
â”‚   â””â”€â”€ drivers/
â”‚       â”œâ”€â”€ pci.h         # PCI æ€»çº¿é©±åŠ¨ï¼ˆé˜¶æ®µ 12 å·²è§„åˆ’ï¼‰
â”‚       â””â”€â”€ e1000.h       # E1000 ç½‘å¡é©±åŠ¨
â””â”€â”€ drivers/
    â”œâ”€â”€ pci.c             # PCI æ€»çº¿é©±åŠ¨å®ç°
    â””â”€â”€ e1000.c           # E1000 ç½‘å¡é©±åŠ¨å®ç°
```

### 2. E1000 é©±åŠ¨å¤´æ–‡ä»¶

**æ–‡ä»¶**: `src/include/drivers/e1000.h`

```c
#ifndef _DRIVERS_E1000_H_
#define _DRIVERS_E1000_H_

#include <types.h>
#include <net/netdev.h>
#include <net/netbuf.h>

/* ============================================================================
 * PCI æ ‡è¯†
 * ============================================================================ */

#define E1000_VENDOR_ID         0x8086  // Intel

/* æ”¯æŒçš„è®¾å¤‡ ID åˆ—è¡¨ */
#define E1000_DEV_ID_82540EM    0x100E  // QEMU é»˜è®¤
#define E1000_DEV_ID_82545EM    0x100F
#define E1000_DEV_ID_82541      0x1019
#define E1000_DEV_ID_82543GC    0x1004
#define E1000_DEV_ID_82574L     0x10D3

/* ============================================================================
 * å¯„å­˜å™¨åç§»
 * ============================================================================ */

/* é€šç”¨å¯„å­˜å™¨ */
#define E1000_REG_CTRL      0x0000      // è®¾å¤‡æ§åˆ¶
#define E1000_REG_STATUS    0x0008      // è®¾å¤‡çŠ¶æ€
#define E1000_REG_EECD      0x0010      // EEPROM/Flash æ§åˆ¶
#define E1000_REG_EERD      0x0014      // EEPROM è¯»å–
#define E1000_REG_CTRL_EXT  0x0018      // æ‰©å±•è®¾å¤‡æ§åˆ¶
#define E1000_REG_MDIC      0x0020      // MDI æ§åˆ¶

/* ä¸­æ–­å¯„å­˜å™¨ */
#define E1000_REG_ICR       0x00C0      // ä¸­æ–­åŸå› è¯»å–ï¼ˆè¯»æ¸…é™¤ï¼‰
#define E1000_REG_ITR       0x00C4      // ä¸­æ–­èŠ‚æµ
#define E1000_REG_ICS       0x00C8      // ä¸­æ–­åŸå› è®¾ç½®
#define E1000_REG_IMS       0x00D0      // ä¸­æ–­æ©ç è®¾ç½®
#define E1000_REG_IMC       0x00D8      // ä¸­æ–­æ©ç æ¸…é™¤

/* æ¥æ”¶å¯„å­˜å™¨ */
#define E1000_REG_RCTL      0x0100      // æ¥æ”¶æ§åˆ¶
#define E1000_REG_RDBAL     0x2800      // RX æè¿°ç¬¦åŸºåœ°å€ä½
#define E1000_REG_RDBAH     0x2804      // RX æè¿°ç¬¦åŸºåœ°å€é«˜
#define E1000_REG_RDLEN     0x2808      // RX æè¿°ç¬¦é•¿åº¦
#define E1000_REG_RDH       0x2810      // RX æè¿°ç¬¦å¤´
#define E1000_REG_RDT       0x2818      // RX æè¿°ç¬¦å°¾
#define E1000_REG_RDTR      0x2820      // RX å»¶è¿Ÿå®šæ—¶å™¨

/* å‘é€å¯„å­˜å™¨ */
#define E1000_REG_TCTL      0x0400      // å‘é€æ§åˆ¶
#define E1000_REG_TIPG      0x0410      // å‘é€é—´éš”
#define E1000_REG_TDBAL     0x3800      // TX æè¿°ç¬¦åŸºåœ°å€ä½
#define E1000_REG_TDBAH     0x3804      // TX æè¿°ç¬¦åŸºåœ°å€é«˜
#define E1000_REG_TDLEN     0x3808      // TX æè¿°ç¬¦é•¿åº¦
#define E1000_REG_TDH       0x3810      // TX æè¿°ç¬¦å¤´
#define E1000_REG_TDT       0x3818      // TX æè¿°ç¬¦å°¾

/* MAC åœ°å€å¯„å­˜å™¨ */
#define E1000_REG_RAL0      0x5400      // æ¥æ”¶åœ°å€ä½ï¼ˆMAC ä½ 32 ä½ï¼‰
#define E1000_REG_RAH0      0x5404      // æ¥æ”¶åœ°å€é«˜ï¼ˆMAC é«˜ 16 ä½ï¼‰

/* ç»Ÿè®¡å¯„å­˜å™¨ */
#define E1000_REG_GPRC      0x4074      // å¥½çš„æ¥æ”¶åŒ…æ•°
#define E1000_REG_GPTC      0x4080      // å¥½çš„å‘é€åŒ…æ•°
#define E1000_REG_GORCL     0x4088      // å¥½çš„æ¥æ”¶å­—èŠ‚æ•°ï¼ˆä½ï¼‰
#define E1000_REG_GORCH     0x408C      // å¥½çš„æ¥æ”¶å­—èŠ‚æ•°ï¼ˆé«˜ï¼‰
#define E1000_REG_GOTCL     0x4090      // å¥½çš„å‘é€å­—èŠ‚æ•°ï¼ˆä½ï¼‰
#define E1000_REG_GOTCH     0x4094      // å¥½çš„å‘é€å­—èŠ‚æ•°ï¼ˆé«˜ï¼‰

/* MTA (Multicast Table Array) */
#define E1000_REG_MTA       0x5200      // å¤šæ’­è¡¨æ•°ç»„ï¼ˆ128 ä¸ª 32 ä½å¯„å­˜å™¨ï¼‰

/* ============================================================================
 * æ§åˆ¶å¯„å­˜å™¨ä½
 * ============================================================================ */

#define E1000_CTRL_FD       (1 << 0)    // å…¨åŒå·¥
#define E1000_CTRL_LRST     (1 << 3)    // é“¾è·¯é‡ç½®
#define E1000_CTRL_ASDE     (1 << 5)    // è‡ªåŠ¨é€Ÿåº¦æ£€æµ‹å¯ç”¨
#define E1000_CTRL_SLU      (1 << 6)    // Set Link Up
#define E1000_CTRL_ILOS     (1 << 7)    // åè½¬ä¿¡å·ä¸¢å¤±
#define E1000_CTRL_RST      (1 << 26)   // è®¾å¤‡é‡ç½®
#define E1000_CTRL_VME      (1 << 30)   // VLAN æ¨¡å¼å¯ç”¨
#define E1000_CTRL_PHY_RST  (1 << 31)   // PHY é‡ç½®

/* ============================================================================
 * çŠ¶æ€å¯„å­˜å™¨ä½
 * ============================================================================ */

#define E1000_STATUS_FD     (1 << 0)    // å…¨åŒå·¥
#define E1000_STATUS_LU     (1 << 1)    // é“¾è·¯å·²å»ºç«‹
#define E1000_STATUS_TXOFF  (1 << 4)    // ä¼ è¾“æš‚åœ
#define E1000_STATUS_SPEED_MASK  0xC0
#define E1000_STATUS_SPEED_10    0x00
#define E1000_STATUS_SPEED_100   0x40
#define E1000_STATUS_SPEED_1000  0x80

/* ============================================================================
 * ä¸­æ–­ä½
 * ============================================================================ */

#define E1000_ICR_TXDW      (1 << 0)    // TX æè¿°ç¬¦å†™å›
#define E1000_ICR_TXQE      (1 << 1)    // TX é˜Ÿåˆ—ç©º
#define E1000_ICR_LSC       (1 << 2)    // é“¾è·¯çŠ¶æ€å˜åŒ–
#define E1000_ICR_RXSEQ     (1 << 3)    // RX åºåˆ—é”™è¯¯
#define E1000_ICR_RXDMT0    (1 << 4)    // RX æè¿°ç¬¦æœ€å°é˜ˆå€¼
#define E1000_ICR_RXO       (1 << 6)    // RX æº¢å‡º
#define E1000_ICR_RXT0      (1 << 7)    // RX å®šæ—¶å™¨ä¸­æ–­

/* ============================================================================
 * æ¥æ”¶æ§åˆ¶å¯„å­˜å™¨ä½
 * ============================================================================ */

#define E1000_RCTL_EN       (1 << 1)    // æ¥æ”¶å¯ç”¨
#define E1000_RCTL_SBP      (1 << 2)    // å­˜å‚¨ååŒ…
#define E1000_RCTL_UPE      (1 << 3)    // å•æ’­æ··æ‚æ¨¡å¼
#define E1000_RCTL_MPE      (1 << 4)    // å¤šæ’­æ··æ‚æ¨¡å¼
#define E1000_RCTL_LPE      (1 << 5)    // é•¿åŒ…å¯ç”¨
#define E1000_RCTL_LBM_MASK 0xC0        // ç¯å›æ¨¡å¼æ©ç 
#define E1000_RCTL_LBM_NO   0x00        // æ— ç¯å›
#define E1000_RCTL_RDMTS_HALF   0x000   // RX æè¿°ç¬¦æœ€å°é˜ˆå€¼ = 1/2
#define E1000_RCTL_RDMTS_QUARTER 0x100  // RX æè¿°ç¬¦æœ€å°é˜ˆå€¼ = 1/4
#define E1000_RCTL_RDMTS_EIGHTH  0x200  // RX æè¿°ç¬¦æœ€å°é˜ˆå€¼ = 1/8
#define E1000_RCTL_MO_36    0x0000      // å¤šæ’­åç§» 36
#define E1000_RCTL_MO_35    0x1000      // å¤šæ’­åç§» 35
#define E1000_RCTL_MO_34    0x2000      // å¤šæ’­åç§» 34
#define E1000_RCTL_MO_32    0x3000      // å¤šæ’­åç§» 32
#define E1000_RCTL_BAM      (1 << 15)   // å¹¿æ’­æ¥å—æ¨¡å¼
#define E1000_RCTL_BSIZE_2048   0x00000 // ç¼“å†²åŒºå¤§å° 2048
#define E1000_RCTL_BSIZE_1024   0x10000 // ç¼“å†²åŒºå¤§å° 1024
#define E1000_RCTL_BSIZE_512    0x20000 // ç¼“å†²åŒºå¤§å° 512
#define E1000_RCTL_BSIZE_256    0x30000 // ç¼“å†²åŒºå¤§å° 256
#define E1000_RCTL_BSEX     (1 << 25)   // ç¼“å†²åŒºå¤§å°æ‰©å±•
#define E1000_RCTL_SECRC    (1 << 26)   // å‰¥ç¦»ä»¥å¤ªç½‘ CRC

/* ============================================================================
 * å‘é€æ§åˆ¶å¯„å­˜å™¨ä½
 * ============================================================================ */

#define E1000_TCTL_EN       (1 << 1)    // å‘é€å¯ç”¨
#define E1000_TCTL_PSP      (1 << 3)    // å¡«å……çŸ­åŒ…
#define E1000_TCTL_CT_SHIFT 4           // å†²çªé˜ˆå€¼ä½ç§»
#define E1000_TCTL_COLD_SHIFT 12        // å†²çªè·ç¦»ä½ç§»
#define E1000_TCTL_SWXOFF   (1 << 22)   // è½¯ä»¶ XOFF
#define E1000_TCTL_RTLC     (1 << 24)   // é‡ä¼ æ™šæœŸå†²çª

/* TIPG é»˜è®¤å€¼ */
#define E1000_TIPG_IPGT     10          // IPG ä¼ è¾“æ—¶é—´
#define E1000_TIPG_IPGR1    8           // IPG æ¥æ”¶æ—¶é—´ 1
#define E1000_TIPG_IPGR2    6           // IPG æ¥æ”¶æ—¶é—´ 2

/* ============================================================================
 * æè¿°ç¬¦å®šä¹‰
 * ============================================================================ */

/* æ¥æ”¶æè¿°ç¬¦ï¼ˆLegacy æ ¼å¼ï¼‰ */
typedef struct e1000_rx_desc {
    uint64_t buffer_addr;       // ç¼“å†²åŒºç‰©ç†åœ°å€
    uint16_t length;            // æ¥æ”¶åˆ°çš„æ•°æ®é•¿åº¦
    uint16_t checksum;          // æ•°æ®åŒ…æ ¡éªŒå’Œ
    uint8_t  status;            // çŠ¶æ€
    uint8_t  errors;            // é”™è¯¯
    uint16_t special;           // ç‰¹æ®Šå­—æ®µï¼ˆVLAN æ ‡ç­¾ï¼‰
} __attribute__((packed)) e1000_rx_desc_t;

/* æ¥æ”¶æè¿°ç¬¦çŠ¶æ€ä½ */
#define E1000_RXD_STAT_DD   (1 << 0)    // æè¿°ç¬¦å®Œæˆ
#define E1000_RXD_STAT_EOP  (1 << 1)    // æ•°æ®åŒ…ç»“æŸ
#define E1000_RXD_STAT_IXSM (1 << 2)    // å¿½ç•¥æ ¡éªŒå’Œ
#define E1000_RXD_STAT_VP   (1 << 3)    // VLAN æ•°æ®åŒ…
#define E1000_RXD_STAT_TCPCS (1 << 5)   // TCP æ ¡éªŒå’Œå·²è®¡ç®—
#define E1000_RXD_STAT_IPCS (1 << 6)    // IP æ ¡éªŒå’Œå·²è®¡ç®—
#define E1000_RXD_STAT_PIF  (1 << 7)    // ä¼ é€’å®Œæ•´å¸§

/* å‘é€æè¿°ç¬¦ï¼ˆLegacy æ ¼å¼ï¼‰ */
typedef struct e1000_tx_desc {
    uint64_t buffer_addr;       // ç¼“å†²åŒºç‰©ç†åœ°å€
    uint16_t length;            // æ•°æ®é•¿åº¦
    uint8_t  cso;               // æ ¡éªŒå’Œåç§»
    uint8_t  cmd;               // å‘½ä»¤
    uint8_t  status;            // çŠ¶æ€
    uint8_t  css;               // æ ¡éªŒå’Œèµ·å§‹
    uint16_t special;           // ç‰¹æ®Šå­—æ®µ
} __attribute__((packed)) e1000_tx_desc_t;

/* å‘é€æè¿°ç¬¦å‘½ä»¤ä½ */
#define E1000_TXD_CMD_EOP   (1 << 0)    // æ•°æ®åŒ…ç»“æŸ
#define E1000_TXD_CMD_IFCS  (1 << 1)    // æ’å…¥ FCS
#define E1000_TXD_CMD_IC    (1 << 2)    // æ’å…¥æ ¡éªŒå’Œ
#define E1000_TXD_CMD_RS    (1 << 3)    // æŠ¥å‘ŠçŠ¶æ€
#define E1000_TXD_CMD_DEXT  (1 << 5)    // æè¿°ç¬¦æ‰©å±•
#define E1000_TXD_CMD_VLE   (1 << 6)    // VLAN åŒ…å¯ç”¨
#define E1000_TXD_CMD_IDE   (1 << 7)    // ä¸­æ–­å»¶è¿Ÿå¯ç”¨

/* å‘é€æè¿°ç¬¦çŠ¶æ€ä½ */
#define E1000_TXD_STAT_DD   (1 << 0)    // æè¿°ç¬¦å®Œæˆ
#define E1000_TXD_STAT_EC   (1 << 1)    // è¿‡å¤šå†²çª
#define E1000_TXD_STAT_LC   (1 << 2)    // æ™šæœŸå†²çª
#define E1000_TXD_STAT_TU   (1 << 3)    // ä¼ è¾“ä¸‹æº¢

/* ============================================================================
 * é©±åŠ¨é…ç½®
 * ============================================================================ */

#define E1000_NUM_RX_DESC   32          // æ¥æ”¶æè¿°ç¬¦æ•°é‡ï¼ˆå¿…é¡»æ˜¯ 8 çš„å€æ•°ï¼‰
#define E1000_NUM_TX_DESC   32          // å‘é€æè¿°ç¬¦æ•°é‡ï¼ˆå¿…é¡»æ˜¯ 8 çš„å€æ•°ï¼‰
#define E1000_RX_BUFFER_SIZE 2048       // æ¥æ”¶ç¼“å†²åŒºå¤§å°

/* ============================================================================
 * è®¾å¤‡ç»“æ„
 * ============================================================================ */

typedef struct e1000_device {
    /* PCI ä¿¡æ¯ */
    uint8_t bus;
    uint8_t slot;
    uint8_t func;
    uint16_t device_id;
    uint8_t irq;
    
    /* MMIO åŸºåœ°å€ */
    volatile uint32_t *mmio_base;
    uint32_t mmio_size;
    
    /* MAC åœ°å€ */
    uint8_t mac_addr[6];
    
    /* æ¥æ”¶æè¿°ç¬¦ç¯ */
    e1000_rx_desc_t *rx_descs;          // æè¿°ç¬¦æ•°ç»„ï¼ˆç‰©ç†åœ°å€å¯¹é½ï¼‰
    uint32_t rx_descs_phys;              // æè¿°ç¬¦æ•°ç»„ç‰©ç†åœ°å€
    uint8_t *rx_buffers[E1000_NUM_RX_DESC]; // æ¥æ”¶ç¼“å†²åŒºæ•°ç»„
    uint32_t rx_cur;                     // å½“å‰æ¥æ”¶æè¿°ç¬¦ç´¢å¼•
    
    /* å‘é€æè¿°ç¬¦ç¯ */
    e1000_tx_desc_t *tx_descs;          // æè¿°ç¬¦æ•°ç»„ï¼ˆç‰©ç†åœ°å€å¯¹é½ï¼‰
    uint32_t tx_descs_phys;              // æè¿°ç¬¦æ•°ç»„ç‰©ç†åœ°å€
    uint8_t *tx_buffers[E1000_NUM_TX_DESC]; // å‘é€ç¼“å†²åŒºæ•°ç»„
    uint32_t tx_cur;                     // å½“å‰å‘é€æè¿°ç¬¦ç´¢å¼•
    
    /* ç½‘ç»œè®¾å¤‡æ¥å£ */
    netdev_t netdev;
    
    /* ç»Ÿè®¡ä¿¡æ¯ */
    uint64_t rx_packets;
    uint64_t tx_packets;
    uint64_t rx_bytes;
    uint64_t tx_bytes;
    uint64_t rx_errors;
    uint64_t tx_errors;
    
    /* é“¾è·¯çŠ¶æ€ */
    bool link_up;
    uint32_t speed;                      // Mbps
    bool full_duplex;
} e1000_device_t;

/* ============================================================================
 * å‡½æ•°å£°æ˜
 * ============================================================================ */

/**
 * åˆå§‹åŒ– E1000 é©±åŠ¨
 * æ‰«æ PCI æ€»çº¿ï¼Œæ£€æµ‹å¹¶åˆå§‹åŒ–æ‰€æœ‰ E1000 ç½‘å¡
 * @return æ£€æµ‹åˆ°çš„ç½‘å¡æ•°é‡ï¼Œ-1 è¡¨ç¤ºé”™è¯¯
 */
int e1000_init(void);

/**
 * è·å– E1000 è®¾å¤‡
 * @param index è®¾å¤‡ç´¢å¼•
 * @return è®¾å¤‡æŒ‡é’ˆï¼Œä¸å­˜åœ¨è¿”å› NULL
 */
e1000_device_t *e1000_get_device(int index);

/**
 * å‘é€æ•°æ®åŒ…
 * @param dev è®¾å¤‡æŒ‡é’ˆ
 * @param data æ•°æ®æŒ‡é’ˆ
 * @param len æ•°æ®é•¿åº¦
 * @return 0 æˆåŠŸï¼Œ-1 å¤±è´¥
 */
int e1000_send(e1000_device_t *dev, void *data, uint32_t len);

/**
 * æ¥æ”¶æ•°æ®åŒ…ï¼ˆç”±ä¸­æ–­å¤„ç†ç¨‹åºè°ƒç”¨ï¼‰
 * @param dev è®¾å¤‡æŒ‡é’ˆ
 */
void e1000_receive(e1000_device_t *dev);

/**
 * è·å– MAC åœ°å€
 * @param dev è®¾å¤‡æŒ‡é’ˆ
 * @param mac è¾“å‡º MAC åœ°å€ï¼ˆ6 å­—èŠ‚ï¼‰
 */
void e1000_get_mac(e1000_device_t *dev, uint8_t *mac);

/**
 * å¯ç”¨/ç¦ç”¨è®¾å¤‡
 * @param dev è®¾å¤‡æŒ‡é’ˆ
 * @param enable true å¯ç”¨ï¼Œfalse ç¦ç”¨
 * @return 0 æˆåŠŸï¼Œ-1 å¤±è´¥
 */
int e1000_set_enable(e1000_device_t *dev, bool enable);

/**
 * è·å–é“¾è·¯çŠ¶æ€
 * @param dev è®¾å¤‡æŒ‡é’ˆ
 * @return true é“¾è·¯å·²å»ºç«‹ï¼Œfalse é“¾è·¯æ–­å¼€
 */
bool e1000_link_up(e1000_device_t *dev);

/**
 * æ‰“å°è®¾å¤‡ä¿¡æ¯ï¼ˆè°ƒè¯•ç”¨ï¼‰
 * @param dev è®¾å¤‡æŒ‡é’ˆ
 */
void e1000_print_info(e1000_device_t *dev);

#endif // _DRIVERS_E1000_H_
```

### 3. E1000 é©±åŠ¨å®ç°

**æ–‡ä»¶**: `src/drivers/e1000.c`

```c
/**
 * Intel E1000 åƒå…†ä»¥å¤ªç½‘æ§åˆ¶å™¨é©±åŠ¨
 * 
 * æ”¯æŒå‹å·: 82540EM (QEMU), 82545EM, 82541, 82543GC, 82574L
 * 
 * åŠŸèƒ½:
 * - PCI è®¾å¤‡æ£€æµ‹å’Œåˆå§‹åŒ–
 * - MMIO å¯„å­˜å™¨è®¿é—®
 * - DMA æè¿°ç¬¦ç¯ç®¡ç†
 * - ä¸­æ–­é©±åŠ¨çš„æ•°æ®åŒ…æ”¶å‘
 * - netdev æ¥å£é›†æˆ
 */

#include <drivers/e1000.h>
#include <drivers/pci.h>
#include <kernel/io.h>
#include <kernel/irq.h>
#include <kernel/sync/mutex.h>
#include <mm/heap.h>
#include <mm/vmm.h>
#include <lib/klog.h>
#include <lib/string.h>
#include <net/ethernet.h>

/* æœ€å¤§æ”¯æŒçš„ E1000 è®¾å¤‡æ•°é‡ */
#define E1000_MAX_DEVICES   4

/* å…¨å±€è®¾å¤‡æ•°ç»„ */
static e1000_device_t e1000_devices[E1000_MAX_DEVICES];
static int e1000_device_count = 0;

/* è®¾å¤‡è®¿é—®é” */
static mutex_t e1000_mutex;

/* ============================================================================
 * å¯„å­˜å™¨è®¿é—®å‡½æ•°
 * ============================================================================ */

/**
 * è¯»å– MMIO å¯„å­˜å™¨
 */
static inline uint32_t e1000_read_reg(e1000_device_t *dev, uint32_t reg) {
    return dev->mmio_base[reg / 4];
}

/**
 * å†™å…¥ MMIO å¯„å­˜å™¨
 */
static inline void e1000_write_reg(e1000_device_t *dev, uint32_t reg, uint32_t value) {
    dev->mmio_base[reg / 4] = value;
}

/* ============================================================================
 * EEPROM è®¿é—®ï¼ˆè¯»å– MAC åœ°å€ï¼‰
 * ============================================================================ */

/**
 * ä» EEPROM è¯»å–ä¸€ä¸ªå­—
 */
static uint16_t e1000_eeprom_read(e1000_device_t *dev, uint8_t addr) {
    uint32_t val;
    
    /* å†™å…¥è¯»å–å‘½ä»¤ */
    e1000_write_reg(dev, E1000_REG_EERD, (uint32_t)addr << 8 | 1);
    
    /* ç­‰å¾…è¯»å–å®Œæˆ */
    while (!((val = e1000_read_reg(dev, E1000_REG_EERD)) & (1 << 4))) {
        /* ç®€å•çš„å¿™ç­‰å¾…ï¼Œå®é™…åº”è¯¥æœ‰è¶…æ—¶å¤„ç† */
    }
    
    return (uint16_t)(val >> 16);
}

/**
 * è¯»å– MAC åœ°å€
 */
static void e1000_read_mac_address(e1000_device_t *dev) {
    uint32_t ral, rah;
    
    /* é¦–å…ˆå°è¯•ä» RAL/RAH å¯„å­˜å™¨è¯»å– */
    ral = e1000_read_reg(dev, E1000_REG_RAL0);
    rah = e1000_read_reg(dev, E1000_REG_RAH0);
    
    if (ral != 0 || (rah & 0xFFFF) != 0) {
        /* ä»å¯„å­˜å™¨è¯»å– */
        dev->mac_addr[0] = ral & 0xFF;
        dev->mac_addr[1] = (ral >> 8) & 0xFF;
        dev->mac_addr[2] = (ral >> 16) & 0xFF;
        dev->mac_addr[3] = (ral >> 24) & 0xFF;
        dev->mac_addr[4] = rah & 0xFF;
        dev->mac_addr[5] = (rah >> 8) & 0xFF;
    } else {
        /* ä» EEPROM è¯»å– */
        uint16_t word;
        
        word = e1000_eeprom_read(dev, 0);
        dev->mac_addr[0] = word & 0xFF;
        dev->mac_addr[1] = (word >> 8) & 0xFF;
        
        word = e1000_eeprom_read(dev, 1);
        dev->mac_addr[2] = word & 0xFF;
        dev->mac_addr[3] = (word >> 8) & 0xFF;
        
        word = e1000_eeprom_read(dev, 2);
        dev->mac_addr[4] = word & 0xFF;
        dev->mac_addr[5] = (word >> 8) & 0xFF;
    }
}

/* ============================================================================
 * æè¿°ç¬¦ç¯åˆå§‹åŒ–
 * ============================================================================ */

/**
 * åˆå§‹åŒ–æ¥æ”¶æè¿°ç¬¦ç¯
 */
static int e1000_init_rx_ring(e1000_device_t *dev) {
    /* åˆ†é…æè¿°ç¬¦æ•°ç»„ï¼ˆ16 å­—èŠ‚å¯¹é½ï¼‰ */
    uint32_t desc_size = sizeof(e1000_rx_desc_t) * E1000_NUM_RX_DESC;
    dev->rx_descs = (e1000_rx_desc_t *)kmalloc_aligned(desc_size, 16);
    if (!dev->rx_descs) {
        LOG_ERROR_MSG("e1000: Failed to allocate RX descriptors\n");
        return -1;
    }
    memset(dev->rx_descs, 0, desc_size);
    
    /* è·å–ç‰©ç†åœ°å€ */
    dev->rx_descs_phys = VIRT_TO_PHYS((uint32_t)dev->rx_descs);
    
    /* ä¸ºæ¯ä¸ªæè¿°ç¬¦åˆ†é…æ¥æ”¶ç¼“å†²åŒº */
    for (int i = 0; i < E1000_NUM_RX_DESC; i++) {
        dev->rx_buffers[i] = (uint8_t *)kmalloc_aligned(E1000_RX_BUFFER_SIZE, 16);
        if (!dev->rx_buffers[i]) {
            LOG_ERROR_MSG("e1000: Failed to allocate RX buffer %d\n", i);
            return -1;
        }
        
        /* è®¾ç½®æè¿°ç¬¦ */
        dev->rx_descs[i].buffer_addr = VIRT_TO_PHYS((uint32_t)dev->rx_buffers[i]);
        dev->rx_descs[i].status = 0;
    }
    
    dev->rx_cur = 0;
    
    /* é…ç½®æ¥æ”¶æè¿°ç¬¦å¯„å­˜å™¨ */
    e1000_write_reg(dev, E1000_REG_RDBAL, dev->rx_descs_phys);
    e1000_write_reg(dev, E1000_REG_RDBAH, 0);  // 32 ä½ç³»ç»Ÿ
    e1000_write_reg(dev, E1000_REG_RDLEN, desc_size);
    e1000_write_reg(dev, E1000_REG_RDH, 0);
    e1000_write_reg(dev, E1000_REG_RDT, E1000_NUM_RX_DESC - 1);
    
    return 0;
}

/**
 * åˆå§‹åŒ–å‘é€æè¿°ç¬¦ç¯
 */
static int e1000_init_tx_ring(e1000_device_t *dev) {
    /* åˆ†é…æè¿°ç¬¦æ•°ç»„ï¼ˆ16 å­—èŠ‚å¯¹é½ï¼‰ */
    uint32_t desc_size = sizeof(e1000_tx_desc_t) * E1000_NUM_TX_DESC;
    dev->tx_descs = (e1000_tx_desc_t *)kmalloc_aligned(desc_size, 16);
    if (!dev->tx_descs) {
        LOG_ERROR_MSG("e1000: Failed to allocate TX descriptors\n");
        return -1;
    }
    memset(dev->tx_descs, 0, desc_size);
    
    /* è·å–ç‰©ç†åœ°å€ */
    dev->tx_descs_phys = VIRT_TO_PHYS((uint32_t)dev->tx_descs);
    
    /* ä¸ºæ¯ä¸ªæè¿°ç¬¦åˆ†é…å‘é€ç¼“å†²åŒº */
    for (int i = 0; i < E1000_NUM_TX_DESC; i++) {
        dev->tx_buffers[i] = (uint8_t *)kmalloc_aligned(E1000_RX_BUFFER_SIZE, 16);
        if (!dev->tx_buffers[i]) {
            LOG_ERROR_MSG("e1000: Failed to allocate TX buffer %d\n", i);
            return -1;
        }
        
        /* è®¾ç½®æè¿°ç¬¦ */
        dev->tx_descs[i].buffer_addr = VIRT_TO_PHYS((uint32_t)dev->tx_buffers[i]);
        dev->tx_descs[i].status = E1000_TXD_STAT_DD;  // æ ‡è®°ä¸ºå®Œæˆï¼ˆå¯ç”¨ï¼‰
        dev->tx_descs[i].cmd = 0;
    }
    
    dev->tx_cur = 0;
    
    /* é…ç½®å‘é€æè¿°ç¬¦å¯„å­˜å™¨ */
    e1000_write_reg(dev, E1000_REG_TDBAL, dev->tx_descs_phys);
    e1000_write_reg(dev, E1000_REG_TDBAH, 0);  // 32 ä½ç³»ç»Ÿ
    e1000_write_reg(dev, E1000_REG_TDLEN, desc_size);
    e1000_write_reg(dev, E1000_REG_TDH, 0);
    e1000_write_reg(dev, E1000_REG_TDT, 0);
    
    return 0;
}

/* ============================================================================
 * è®¾å¤‡åˆå§‹åŒ–
 * ============================================================================ */

/**
 * é‡ç½®è®¾å¤‡
 */
static void e1000_reset(e1000_device_t *dev) {
    uint32_t ctrl;
    
    /* ç¦ç”¨ä¸­æ–­ */
    e1000_write_reg(dev, E1000_REG_IMC, 0xFFFFFFFF);
    
    /* è®¾å¤‡é‡ç½® */
    ctrl = e1000_read_reg(dev, E1000_REG_CTRL);
    e1000_write_reg(dev, E1000_REG_CTRL, ctrl | E1000_CTRL_RST);
    
    /* ç­‰å¾…é‡ç½®å®Œæˆï¼ˆçº¦ 1msï¼‰ */
    for (int i = 0; i < 10000; i++) {
        if (!(e1000_read_reg(dev, E1000_REG_CTRL) & E1000_CTRL_RST)) {
            break;
        }
    }
    
    /* å†æ¬¡ç¦ç”¨ä¸­æ–­ */
    e1000_write_reg(dev, E1000_REG_IMC, 0xFFFFFFFF);
}

/**
 * åˆå§‹åŒ–æ¥æ”¶åŠŸèƒ½
 */
static void e1000_init_rx(e1000_device_t *dev) {
    uint32_t rctl;
    
    /* æ¸…é™¤å¤šæ’­è¡¨ */
    for (int i = 0; i < 128; i++) {
        e1000_write_reg(dev, E1000_REG_MTA + i * 4, 0);
    }
    
    /* è®¾ç½®æ¥æ”¶æ§åˆ¶å¯„å­˜å™¨ */
    rctl = E1000_RCTL_EN |          // å¯ç”¨æ¥æ”¶
           E1000_RCTL_BAM |         // æ¥å—å¹¿æ’­
           E1000_RCTL_BSIZE_2048 |  // 2048 å­—èŠ‚ç¼“å†²åŒº
           E1000_RCTL_SECRC;        // å‰¥ç¦» CRC
    
    e1000_write_reg(dev, E1000_REG_RCTL, rctl);
}

/**
 * åˆå§‹åŒ–å‘é€åŠŸèƒ½
 */
static void e1000_init_tx(e1000_device_t *dev) {
    uint32_t tctl, tipg;
    
    /* è®¾ç½®å‘é€æ§åˆ¶å¯„å­˜å™¨ */
    tctl = E1000_TCTL_EN |                          // å¯ç”¨å‘é€
           E1000_TCTL_PSP |                         // å¡«å……çŸ­åŒ…
           (15 << E1000_TCTL_CT_SHIFT) |            // å†²çªé˜ˆå€¼
           (64 << E1000_TCTL_COLD_SHIFT);           // å†²çªè·ç¦»
    
    e1000_write_reg(dev, E1000_REG_TCTL, tctl);
    
    /* è®¾ç½®å‘é€é—´éš” */
    tipg = E1000_TIPG_IPGT |
           (E1000_TIPG_IPGR1 << 10) |
           (E1000_TIPG_IPGR2 << 20);
    
    e1000_write_reg(dev, E1000_REG_TIPG, tipg);
}

/**
 * å¯ç”¨ä¸­æ–­
 */
static void e1000_enable_interrupts(e1000_device_t *dev) {
    /* æ¸…é™¤æ‰€æœ‰å¾…å¤„ç†çš„ä¸­æ–­ */
    e1000_read_reg(dev, E1000_REG_ICR);
    
    /* å¯ç”¨æˆ‘ä»¬å…³å¿ƒçš„ä¸­æ–­ */
    uint32_t ims = E1000_ICR_LSC |       // é“¾è·¯çŠ¶æ€å˜åŒ–
                   E1000_ICR_RXT0 |      // æ¥æ”¶å®šæ—¶å™¨
                   E1000_ICR_RXO |       // æ¥æ”¶æº¢å‡º
                   E1000_ICR_RXDMT0 |    // æ¥æ”¶æè¿°ç¬¦æœ€å°é˜ˆå€¼
                   E1000_ICR_TXDW;       // å‘é€å®Œæˆ
    
    e1000_write_reg(dev, E1000_REG_IMS, ims);
}

/**
 * æ›´æ–°é“¾è·¯çŠ¶æ€
 */
static void e1000_update_link_status(e1000_device_t *dev) {
    uint32_t status = e1000_read_reg(dev, E1000_REG_STATUS);
    
    dev->link_up = (status & E1000_STATUS_LU) != 0;
    dev->full_duplex = (status & E1000_STATUS_FD) != 0;
    
    uint32_t speed = status & E1000_STATUS_SPEED_MASK;
    switch (speed) {
        case E1000_STATUS_SPEED_10:
            dev->speed = 10;
            break;
        case E1000_STATUS_SPEED_100:
            dev->speed = 100;
            break;
        case E1000_STATUS_SPEED_1000:
            dev->speed = 1000;
            break;
        default:
            dev->speed = 0;
    }
}

/* ============================================================================
 * netdev æ¥å£å®ç°
 * ============================================================================ */

/**
 * æ‰“å¼€è®¾å¤‡
 */
static int e1000_netdev_open(netdev_t *netdev) {
    e1000_device_t *dev = (e1000_device_t *)netdev->priv;
    
    /* è®¾ç½®é“¾è·¯å¯ç”¨ */
    uint32_t ctrl = e1000_read_reg(dev, E1000_REG_CTRL);
    ctrl |= E1000_CTRL_SLU;  // Set Link Up
    e1000_write_reg(dev, E1000_REG_CTRL, ctrl);
    
    /* å¯ç”¨ä¸­æ–­ */
    e1000_enable_interrupts(dev);
    
    /* æ›´æ–°é“¾è·¯çŠ¶æ€ */
    e1000_update_link_status(dev);
    
    return 0;
}

/**
 * å…³é—­è®¾å¤‡
 */
static int e1000_netdev_close(netdev_t *netdev) {
    e1000_device_t *dev = (e1000_device_t *)netdev->priv;
    
    /* ç¦ç”¨ä¸­æ–­ */
    e1000_write_reg(dev, E1000_REG_IMC, 0xFFFFFFFF);
    
    /* ç¦ç”¨æ¥æ”¶å’Œå‘é€ */
    e1000_write_reg(dev, E1000_REG_RCTL, 0);
    e1000_write_reg(dev, E1000_REG_TCTL, 0);
    
    return 0;
}

/**
 * å‘é€æ•°æ®åŒ…
 */
static int e1000_netdev_transmit(netdev_t *netdev, netbuf_t *buf) {
    e1000_device_t *dev = (e1000_device_t *)netdev->priv;
    
    if (!buf || buf->len == 0 || buf->len > 1518) {
        return -1;
    }
    
    mutex_lock(&e1000_mutex);
    
    uint32_t cur = dev->tx_cur;
    e1000_tx_desc_t *desc = &dev->tx_descs[cur];
    
    /* ç­‰å¾…æè¿°ç¬¦å¯ç”¨ */
    while (!(desc->status & E1000_TXD_STAT_DD)) {
        /* å¿™ç­‰å¾…ï¼Œå®é™…åº”è¯¥æœ‰è¶…æ—¶å¤„ç† */
    }
    
    /* å¤åˆ¶æ•°æ®åˆ°å‘é€ç¼“å†²åŒº */
    memcpy(dev->tx_buffers[cur], buf->data, buf->len);
    
    /* è®¾ç½®æè¿°ç¬¦ */
    desc->length = buf->len;
    desc->status = 0;
    desc->cmd = E1000_TXD_CMD_EOP |   // æ•°æ®åŒ…ç»“æŸ
                E1000_TXD_CMD_IFCS |  // æ’å…¥ FCS
                E1000_TXD_CMD_RS;     // æŠ¥å‘ŠçŠ¶æ€
    
    /* æ›´æ–°å°¾æŒ‡é’ˆï¼Œè§¦å‘å‘é€ */
    dev->tx_cur = (cur + 1) % E1000_NUM_TX_DESC;
    e1000_write_reg(dev, E1000_REG_TDT, dev->tx_cur);
    
    /* æ›´æ–°ç»Ÿè®¡ */
    dev->tx_packets++;
    dev->tx_bytes += buf->len;
    netdev->tx_packets++;
    netdev->tx_bytes += buf->len;
    
    mutex_unlock(&e1000_mutex);
    
    return 0;
}

/**
 * è®¾ç½® MAC åœ°å€
 */
static int e1000_netdev_set_mac(netdev_t *netdev, uint8_t *mac) {
    e1000_device_t *dev = (e1000_device_t *)netdev->priv;
    
    /* å¤åˆ¶ MAC åœ°å€ */
    memcpy(dev->mac_addr, mac, 6);
    memcpy(netdev->mac, mac, 6);
    
    /* å†™å…¥ RAL/RAH å¯„å­˜å™¨ */
    uint32_t ral = mac[0] | (mac[1] << 8) | (mac[2] << 16) | (mac[3] << 24);
    uint32_t rah = mac[4] | (mac[5] << 8) | (1 << 31);  // AV = 1 (åœ°å€æœ‰æ•ˆ)
    
    e1000_write_reg(dev, E1000_REG_RAL0, ral);
    e1000_write_reg(dev, E1000_REG_RAH0, rah);
    
    return 0;
}

/* netdev æ“ä½œå‡½æ•°è¡¨ */
static netdev_ops_t e1000_netdev_ops = {
    .open = e1000_netdev_open,
    .close = e1000_netdev_close,
    .transmit = e1000_netdev_transmit,
    .set_mac = e1000_netdev_set_mac,
};

/* ============================================================================
 * ä¸­æ–­å¤„ç†
 * ============================================================================ */

/**
 * å¤„ç†æ¥æ”¶åˆ°çš„æ•°æ®åŒ…
 */
void e1000_receive(e1000_device_t *dev) {
    while (1) {
        uint32_t cur = dev->rx_cur;
        e1000_rx_desc_t *desc = &dev->rx_descs[cur];
        
        /* æ£€æŸ¥æè¿°ç¬¦æ˜¯å¦å®Œæˆ */
        if (!(desc->status & E1000_RXD_STAT_DD)) {
            break;
        }
        
        /* æ£€æŸ¥æ˜¯å¦æ˜¯å®Œæ•´çš„æ•°æ®åŒ… */
        if (desc->status & E1000_RXD_STAT_EOP) {
            uint16_t len = desc->length;
            
            if (len > 0 && len <= E1000_RX_BUFFER_SIZE) {
                /* åˆ†é…ç½‘ç»œç¼“å†²åŒº */
                netbuf_t *buf = netbuf_alloc(len);
                if (buf) {
                    /* å¤åˆ¶æ•°æ® */
                    memcpy(netbuf_put(buf, len), dev->rx_buffers[cur], len);
                    buf->dev = &dev->netdev;
                    
                    /* æ›´æ–°ç»Ÿè®¡ */
                    dev->rx_packets++;
                    dev->rx_bytes += len;
                    dev->netdev.rx_packets++;
                    dev->netdev.rx_bytes += len;
                    
                    /* ä¼ é€’ç»™ç½‘ç»œæ ˆ */
                    netdev_receive(&dev->netdev, buf);
                }
            }
        }
        
        /* é‡ç½®æè¿°ç¬¦ */
        desc->status = 0;
        
        /* æ›´æ–° RDT */
        uint32_t old_cur = dev->rx_cur;
        dev->rx_cur = (cur + 1) % E1000_NUM_RX_DESC;
        e1000_write_reg(dev, E1000_REG_RDT, old_cur);
    }
}

/**
 * ä¸­æ–­å¤„ç†ç¨‹åº
 */
static void e1000_irq_handler(registers_t *regs) {
    (void)regs;
    
    for (int i = 0; i < e1000_device_count; i++) {
        e1000_device_t *dev = &e1000_devices[i];
        
        /* è¯»å–ä¸­æ–­åŸå› ï¼ˆè¯»æ¸…é™¤ï¼‰ */
        uint32_t icr = e1000_read_reg(dev, E1000_REG_ICR);
        if (icr == 0) {
            continue;
        }
        
        /* å¤„ç†æ¥æ”¶ä¸­æ–­ */
        if (icr & (E1000_ICR_RXT0 | E1000_ICR_RXDMT0 | E1000_ICR_RXO)) {
            e1000_receive(dev);
        }
        
        /* å¤„ç†é“¾è·¯çŠ¶æ€å˜åŒ– */
        if (icr & E1000_ICR_LSC) {
            e1000_update_link_status(dev);
            LOG_INFO_MSG("e1000: %s link %s, speed %u Mbps, %s duplex\n",
                        dev->netdev.name,
                        dev->link_up ? "up" : "down",
                        dev->speed,
                        dev->full_duplex ? "full" : "half");
        }
        
        /* å¤„ç†å‘é€å®Œæˆ */
        if (icr & E1000_ICR_TXDW) {
            /* å‘é€å®Œæˆï¼Œå¯ä»¥å›æ”¶æè¿°ç¬¦ */
        }
    }
}

/* ============================================================================
 * è®¾å¤‡æ£€æµ‹å’Œåˆå§‹åŒ–
 * ============================================================================ */

/**
 * æ£€æµ‹å¹¶åˆå§‹åŒ–å•ä¸ª E1000 è®¾å¤‡
 */
static int e1000_init_device(pci_device_t *pci_dev) {
    if (e1000_device_count >= E1000_MAX_DEVICES) {
        LOG_WARN_MSG("e1000: Maximum devices reached\n");
        return -1;
    }
    
    e1000_device_t *dev = &e1000_devices[e1000_device_count];
    memset(dev, 0, sizeof(e1000_device_t));
    
    /* ä¿å­˜ PCI ä¿¡æ¯ */
    dev->bus = pci_dev->bus;
    dev->slot = pci_dev->slot;
    dev->func = pci_dev->func;
    dev->device_id = pci_dev->device_id;
    dev->irq = pci_dev->interrupt_line;
    
    /* å¯ç”¨ PCI æ€»çº¿ä¸»æ§å’Œå†…å­˜ç©ºé—´ */
    pci_enable_bus_master(pci_dev);
    pci_enable_memory_space(pci_dev);
    
    /* è·å– MMIO åŸºåœ°å€ */
    uint32_t bar0 = pci_get_bar_address(pci_dev, 0);
    if (bar0 == 0) {
        LOG_ERROR_MSG("e1000: Invalid BAR0 address\n");
        return -1;
    }
    
    /* æ˜ å°„ MMIO ç©ºé—´ */
    dev->mmio_size = 0x20000;  // 128KB
    uint32_t mmio_virt = vmm_map_mmio(bar0, dev->mmio_size);
    if (!mmio_virt) {
        LOG_ERROR_MSG("e1000: Failed to map MMIO\n");
        return -1;
    }
    dev->mmio_base = (volatile uint32_t *)mmio_virt;
    
    /* é‡ç½®è®¾å¤‡ */
    e1000_reset(dev);
    
    /* è¯»å– MAC åœ°å€ */
    e1000_read_mac_address(dev);
    
    /* è®¾ç½® MAC åœ°å€å¯„å­˜å™¨ */
    uint32_t ral = dev->mac_addr[0] | (dev->mac_addr[1] << 8) |
                   (dev->mac_addr[2] << 16) | (dev->mac_addr[3] << 24);
    uint32_t rah = dev->mac_addr[4] | (dev->mac_addr[5] << 8) | (1 << 31);
    e1000_write_reg(dev, E1000_REG_RAL0, ral);
    e1000_write_reg(dev, E1000_REG_RAH0, rah);
    
    /* åˆå§‹åŒ–æè¿°ç¬¦ç¯ */
    if (e1000_init_rx_ring(dev) < 0) {
        return -1;
    }
    if (e1000_init_tx_ring(dev) < 0) {
        return -1;
    }
    
    /* åˆå§‹åŒ–æ¥æ”¶å’Œå‘é€ */
    e1000_init_rx(dev);
    e1000_init_tx(dev);
    
    /* è®¾ç½®é“¾è·¯å¯ç”¨ */
    uint32_t ctrl = e1000_read_reg(dev, E1000_REG_CTRL);
    ctrl |= E1000_CTRL_SLU | E1000_CTRL_ASDE;
    ctrl &= ~E1000_CTRL_LRST;
    ctrl &= ~E1000_CTRL_PHY_RST;
    ctrl &= ~E1000_CTRL_ILOS;
    e1000_write_reg(dev, E1000_REG_CTRL, ctrl);
    
    /* æ³¨å†Œä¸­æ–­å¤„ç†ç¨‹åº */
    if (dev->irq != 0 && dev->irq != 0xFF) {
        irq_register_handler(dev->irq, e1000_irq_handler);
        irq_enable_line(dev->irq);
    }
    
    /* å¯ç”¨ä¸­æ–­ */
    e1000_enable_interrupts(dev);
    
    /* æ›´æ–°é“¾è·¯çŠ¶æ€ */
    e1000_update_link_status(dev);
    
    /* é…ç½® netdev æ¥å£ */
    char name[16];
    snprintf(name, sizeof(name), "eth%d", e1000_device_count);
    strcpy(dev->netdev.name, name);
    memcpy(dev->netdev.mac, dev->mac_addr, 6);
    dev->netdev.mtu = 1500;
    dev->netdev.state = NETDEV_DOWN;
    dev->netdev.ops = &e1000_netdev_ops;
    dev->netdev.priv = dev;
    
    /* æ³¨å†Œç½‘ç»œè®¾å¤‡ */
    if (netdev_register(&dev->netdev) < 0) {
        LOG_ERROR_MSG("e1000: Failed to register netdev\n");
        return -1;
    }
    
    e1000_device_count++;
    
    LOG_INFO_MSG("e1000: %s initialized (Device ID: 0x%04x, IRQ: %d)\n",
                name, dev->device_id, dev->irq);
    LOG_INFO_MSG("e1000: MAC: %02x:%02x:%02x:%02x:%02x:%02x\n",
                dev->mac_addr[0], dev->mac_addr[1], dev->mac_addr[2],
                dev->mac_addr[3], dev->mac_addr[4], dev->mac_addr[5]);
    LOG_INFO_MSG("e1000: Link %s, %u Mbps, %s duplex\n",
                dev->link_up ? "up" : "down",
                dev->speed,
                dev->full_duplex ? "full" : "half");
    
    return 0;
}

/* æ”¯æŒçš„è®¾å¤‡ ID åˆ—è¡¨ */
static const uint16_t e1000_device_ids[] = {
    E1000_DEV_ID_82540EM,
    E1000_DEV_ID_82545EM,
    E1000_DEV_ID_82541,
    E1000_DEV_ID_82543GC,
    E1000_DEV_ID_82574L,
    0  // ç»“æŸæ ‡è®°
};

/**
 * åˆå§‹åŒ– E1000 é©±åŠ¨
 */
int e1000_init(void) {
    mutex_init(&e1000_mutex);
    e1000_device_count = 0;
    
    /* æ‰«æ PCI æ€»çº¿æŸ¥æ‰¾ E1000 è®¾å¤‡ */
    for (int i = 0; e1000_device_ids[i] != 0; i++) {
        pci_device_t *pci_dev = pci_find_device(E1000_VENDOR_ID, e1000_device_ids[i]);
        if (pci_dev) {
            e1000_init_device(pci_dev);
        }
    }
    
    if (e1000_device_count == 0) {
        LOG_DEBUG_MSG("e1000: No devices found\n");
        return 0;
    }
    
    LOG_INFO_MSG("e1000: Initialized %d device(s)\n", e1000_device_count);
    return e1000_device_count;
}

/* ============================================================================
 * å…¬å…± API
 * ============================================================================ */

e1000_device_t *e1000_get_device(int index) {
    if (index < 0 || index >= e1000_device_count) {
        return NULL;
    }
    return &e1000_devices[index];
}

int e1000_send(e1000_device_t *dev, void *data, uint32_t len) {
    netbuf_t buf;
    buf.data = (uint8_t *)data;
    buf.len = len;
    return e1000_netdev_transmit(&dev->netdev, &buf);
}

void e1000_get_mac(e1000_device_t *dev, uint8_t *mac) {
    memcpy(mac, dev->mac_addr, 6);
}

int e1000_set_enable(e1000_device_t *dev, bool enable) {
    if (enable) {
        return e1000_netdev_open(&dev->netdev);
    } else {
        return e1000_netdev_close(&dev->netdev);
    }
}

bool e1000_link_up(e1000_device_t *dev) {
    e1000_update_link_status(dev);
    return dev->link_up;
}

void e1000_print_info(e1000_device_t *dev) {
    kprintf("E1000 Device Info:\n");
    kprintf("  Name: %s\n", dev->netdev.name);
    kprintf("  PCI: %02x:%02x.%x\n", dev->bus, dev->slot, dev->func);
    kprintf("  Device ID: 0x%04x\n", dev->device_id);
    kprintf("  IRQ: %d\n", dev->irq);
    kprintf("  MAC: %02x:%02x:%02x:%02x:%02x:%02x\n",
            dev->mac_addr[0], dev->mac_addr[1], dev->mac_addr[2],
            dev->mac_addr[3], dev->mac_addr[4], dev->mac_addr[5]);
    kprintf("  Link: %s\n", dev->link_up ? "up" : "down");
    kprintf("  Speed: %u Mbps\n", dev->speed);
    kprintf("  Duplex: %s\n", dev->full_duplex ? "full" : "half");
    kprintf("  RX: %llu packets, %llu bytes\n", dev->rx_packets, dev->rx_bytes);
    kprintf("  TX: %llu packets, %llu bytes\n", dev->tx_packets, dev->tx_bytes);
}
```

---

## å†…æ ¸é›†æˆ

### åœ¨ kernel.c ä¸­åˆå§‹åŒ–

```c
// kernel.c

#include <drivers/pci.h>
#include <drivers/e1000.h>
#include <net/netdev.h>

void kernel_main(multiboot_info_t *mbi) {
    // ... å…¶ä»–åˆå§‹åŒ– ...
    
    // ========================================================================
    // é˜¶æ®µ 5: ç½‘ç»œåˆå§‹åŒ–
    // ========================================================================
    LOG_INFO_MSG("[Stage 5] Initializing network...\n");
    
    // 5.1 åˆå§‹åŒ– PCI æ€»çº¿
    pci_init();
    pci_scan_devices();
    LOG_DEBUG_MSG("  [5.1] PCI bus initialized\n");
    
    // 5.2 åˆå§‹åŒ–ç½‘ç»œè®¾å¤‡å­ç³»ç»Ÿ
    netdev_init();
    LOG_DEBUG_MSG("  [5.2] Network device subsystem initialized\n");
    
    // 5.3 åˆå§‹åŒ– E1000 ç½‘å¡é©±åŠ¨
    int e1000_count = e1000_init();
    LOG_DEBUG_MSG("  [5.3] E1000 driver initialized (%d devices)\n", e1000_count);
    
    // 5.4 é…ç½®é»˜è®¤ç½‘ç»œè®¾å¤‡ï¼ˆå¦‚æœå­˜åœ¨ï¼‰
    netdev_t *eth0 = netdev_get_by_name("eth0");
    if (eth0) {
        // QEMU ç”¨æˆ·æ¨¡å¼ç½‘ç»œé»˜è®¤é…ç½®
        uint32_t ip, netmask, gateway;
        str_to_ip("10.0.2.15", &ip);
        str_to_ip("255.255.255.0", &netmask);
        str_to_ip("10.0.2.2", &gateway);
        netdev_set_ip(eth0, ip, netmask, gateway);
        netdev_up(eth0);
        LOG_INFO_MSG("  Network: eth0 configured (10.0.2.15)\n");
    }
    
    // ... ç»§ç»­å…¶ä»–åˆå§‹åŒ– ...
}
```

---

## QEMU æµ‹è¯•é…ç½®

### å¯åŠ¨å‘½ä»¤

```bash
# åŸºæœ¬é…ç½®ï¼ˆç”¨æˆ·æ¨¡å¼ç½‘ç»œï¼‰
qemu-system-i386 -kernel castor.bin \
    -netdev user,id=net0 \
    -device e1000,netdev=net0

# å¯ç”¨è°ƒè¯•è¾“å‡º
qemu-system-i386 -kernel castor.bin \
    -netdev user,id=net0 \
    -device e1000,netdev=net0 \
    -serial stdio \
    -d int,cpu_reset

# ç«¯å£è½¬å‘ï¼ˆå…è®¸ä¸»æœºè®¿é—®è™šæ‹ŸæœºæœåŠ¡ï¼‰
qemu-system-i386 -kernel castor.bin \
    -netdev user,id=net0,hostfwd=tcp::8080-:80 \
    -device e1000,netdev=net0

# TAP æ¨¡å¼ï¼ˆå®Œå…¨ç½‘ç»œè®¿é—®ï¼‰
sudo qemu-system-i386 -kernel castor.bin \
    -netdev tap,id=net0,ifname=tap0,script=no,downscript=no \
    -device e1000,netdev=net0
```

### QEMU ç”¨æˆ·æ¨¡å¼ç½‘ç»œé…ç½®

| å‚æ•° | é»˜è®¤å€¼ | è¯´æ˜ |
|------|--------|------|
| è™šæ‹Ÿæœº IP | 10.0.2.15 | åˆ†é…ç»™è™šæ‹Ÿæœºçš„ IP |
| ç½‘å…³ IP | 10.0.2.2 | è™šæ‹Ÿç½‘å…³ï¼ˆä¹Ÿæ˜¯ DNS ä»£ç†ï¼‰|
| DNS æœåŠ¡å™¨ | 10.0.2.3 | è™šæ‹Ÿ DNS æœåŠ¡å™¨ |
| DHCP èŒƒå›´ | 10.0.2.15-31 | DHCP åˆ†é…èŒƒå›´ |
| å­ç½‘æ©ç  | 255.255.255.0 | å­ç½‘æ©ç  |

---

## æµ‹è¯•ç”¨ä¾‹

### 1. è®¾å¤‡æ£€æµ‹æµ‹è¯•

```c
void test_e1000_detection(void) {
    e1000_device_t *dev = e1000_get_device(0);
    assert(dev != NULL);
    assert(dev->device_id == E1000_DEV_ID_82540EM);
    
    // éªŒè¯ MAC åœ°å€ä¸ä¸ºç©º
    bool mac_valid = false;
    for (int i = 0; i < 6; i++) {
        if (dev->mac_addr[i] != 0) {
            mac_valid = true;
            break;
        }
    }
    assert(mac_valid);
    
    kprintf("E1000 detection test passed\n");
}
```

### 2. æ•°æ®åŒ…å‘é€æµ‹è¯•

```c
void test_e1000_transmit(void) {
    netdev_t *eth0 = netdev_get_by_name("eth0");
    assert(eth0 != NULL);
    
    // æ„é€  ARP è¯·æ±‚
    uint8_t packet[64];
    memset(packet, 0xFF, 6);  // ç›®çš„ MACï¼ˆå¹¿æ’­ï¼‰
    memcpy(packet + 6, eth0->mac, 6);  // æº MAC
    packet[12] = 0x08;  // EtherType: ARP
    packet[13] = 0x06;
    // ... å¡«å…… ARP å¤´éƒ¨ ...
    
    netbuf_t *buf = netbuf_alloc(64);
    memcpy(netbuf_put(buf, 64), packet, 64);
    
    int ret = netdev_transmit(eth0, buf);
    assert(ret == 0);
    
    netbuf_free(buf);
    kprintf("E1000 transmit test passed\n");
}
```

### 3. Ping æµ‹è¯•ï¼ˆé›†æˆç½‘ç»œæ ˆåï¼‰

```
// åœ¨ shell ä¸­æµ‹è¯•
> ping 10.0.2.2
PING 10.0.2.2: 56 data bytes
64 bytes from 10.0.2.2: icmp_seq=1 ttl=64 time=0.5 ms
64 bytes from 10.0.2.2: icmp_seq=2 ttl=64 time=0.3 ms
64 bytes from 10.0.2.2: icmp_seq=3 ttl=64 time=0.4 ms

--- 10.0.2.2 ping statistics ---
3 packets transmitted, 3 packets received, 0% packet loss
```

---

## å®ç°é¡ºåº

### é˜¶æ®µ 1: åŸºç¡€è®¾æ–½
1. [ ] ç¡®ä¿ PCI æ€»çº¿é©±åŠ¨å·²å®ç°ï¼ˆé˜¶æ®µ 12ï¼‰
2. [ ] å®ç° MMIO æ˜ å°„å‡½æ•° `vmm_map_mmio()`
3. [ ] å®ç°å¯¹é½å†…å­˜åˆ†é… `kmalloc_aligned()`

### é˜¶æ®µ 2: è®¾å¤‡æ£€æµ‹
4. [ ] å®ç° E1000 PCI è®¾å¤‡æ£€æµ‹
5. [ ] å®ç° MMIO å¯„å­˜å™¨è®¿é—®
6. [ ] å®ç°è®¾å¤‡é‡ç½®
7. [ ] å®ç° MAC åœ°å€è¯»å–

### é˜¶æ®µ 3: æè¿°ç¬¦ç¯
8. [ ] å®ç° RX æè¿°ç¬¦ç¯åˆå§‹åŒ–
9. [ ] å®ç° TX æè¿°ç¬¦ç¯åˆå§‹åŒ–
10. [ ] å®ç°æ¥æ”¶æ§åˆ¶åˆå§‹åŒ–
11. [ ] å®ç°å‘é€æ§åˆ¶åˆå§‹åŒ–

### é˜¶æ®µ 4: æ•°æ®åŒ…æ”¶å‘
12. [ ] å®ç°æ•°æ®åŒ…å‘é€
13. [ ] å®ç°æ•°æ®åŒ…æ¥æ”¶
14. [ ] å®ç°ä¸­æ–­å¤„ç†

### é˜¶æ®µ 5: netdev é›†æˆ
15. [ ] å®ç° netdev æ“ä½œå‡½æ•°
16. [ ] æ³¨å†Œç½‘ç»œè®¾å¤‡
17. [ ] ä¸ç½‘ç»œæ ˆé›†æˆï¼ˆé˜¶æ®µ 13ï¼‰
18. [ ] QEMU æµ‹è¯•

---

## ä¾èµ–å…³ç³»

### å‰ç½®ä¾èµ–

| ä¾èµ–æ¨¡å— | ç”¨é€” |
|----------|------|
| PCI æ€»çº¿é©±åŠ¨ï¼ˆé˜¶æ®µ 12ï¼‰ | è®¾å¤‡æ£€æµ‹å’Œé…ç½® |
| è™šæ‹Ÿå†…å­˜ç®¡ç†ï¼ˆVMMï¼‰ | MMIO æ˜ å°„ |
| å †å†…å­˜ç®¡ç†ï¼ˆheapï¼‰ | æè¿°ç¬¦å’Œç¼“å†²åŒºåˆ†é… |
| IRQ ä¸­æ–­å¤„ç† | ä¸­æ–­é©±åŠ¨ |
| ç½‘ç»œæ ˆï¼ˆé˜¶æ®µ 13ï¼‰ | netdev æ¥å£ã€netbuf |

### æä¾›åŠŸèƒ½

| åŠŸèƒ½ | ä½¿ç”¨è€… |
|------|--------|
| netdev æ¥å£ | ç½‘ç»œæ ˆä»¥å¤ªç½‘å±‚ |
| æ•°æ®åŒ…æ”¶å‘ | IPã€ARP åè®® |

---

## å‚è€ƒèµ„æ–™

1. **Intel å®˜æ–¹æ–‡æ¡£**
   - Intel 82540EM Gigabit Ethernet Controller Software Developer's Manual
   - PCI/PCI-X Family of Gigabit Ethernet Controllers Software Developer's Manual

2. **å¼€æºå®ç°å‚è€ƒ**
   - Linux kernel: `drivers/net/ethernet/intel/e1000/`
   - OSDev Wiki: [Intel Ethernet i217](https://wiki.osdev.org/Intel_Ethernet_i217)
   - xv6: `e1000.c`

3. **QEMU æ–‡æ¡£**
   - [QEMU Networking](https://wiki.qemu.org/Documentation/Networking)
   - [QEMU E1000 Implementation](https://github.com/qemu/qemu/blob/master/hw/net/e1000.c)

