$date
	Fri Jun 20 22:51:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Memory_Data_Register_tb $end
$var wire 32 ! data_out [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 32 $ data_in [31:0] $end
$var reg 1 % mdr_write $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 32 ' data_in [31:0] $end
$var wire 1 % mdr_write $end
$var wire 1 & reset $end
$var reg 32 ( data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 (
b0 '
1&
0%
b0 $
0#
b0 !
$end
#5
1#
#10
0#
#15
1#
#20
0#
0&
#25
1#
#30
0#
1%
b10100101101001011010010110100101 $
b10100101101001011010010110100101 '
#35
b10100101101001011010010110100101 !
b10100101101001011010010110100101 (
1#
#40
0#
b1011010010110100101101001011010 $
b1011010010110100101101001011010 '
0%
#45
1#
#50
0#
1%
b10010001101000101011001111000 $
b10010001101000101011001111000 '
#55
b10010001101000101011001111000 !
b10010001101000101011001111000 (
1#
#60
b0 !
b0 (
0#
1&
0%
#65
1#
#70
0#
1%
b11111111111111111111111111111111 $
b11111111111111111111111111111111 '
1&
#75
1#
#80
0#
0%
0&
