-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_ec_e
--
-- Generated
--  by:  wig
--  on:  Mon Mar 22 13:27:43 2004
--  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../mde_tests.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_ec_e-rtl-a.vhd,v 1.1 2004/04/06 10:50:03 wig Exp $
-- $Date: 2004/04/06 10:50:03 $
-- $Log: inst_ec_e-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 10:50:03  wig
-- Adding result/mde_tests
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.37 2003/12/23 13:25:21 abauer Exp 
--
-- Generator: mix_0.pl Revision: 1.26 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_ec_e
--
architecture rtl of inst_ec_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_eca_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_eca_e
			nreset	: in	std_ulogic;
			nreset_s	: in	std_ulogic;
			v_select	: in	std_ulogic_vector(5 downto 0)
		-- End of Generated Port for Entity inst_eca_e
		);
	end component;
	-- ---------

	component inst_ecb_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ecb_e
			nreset	: in	std_ulogic;
			nreset_s	: in	std_ulogic
		-- End of Generated Port for Entity inst_ecb_e
		);
	end component;
	-- ---------

	component inst_ecc_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ecc_e
			nreset	: in	std_ulogic;
			nreset_s	: in	std_ulogic
		-- End of Generated Port for Entity inst_ecc_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	nreset	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	nreset_s	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	v_select	: std_ulogic_vector(5 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			nreset <= p_mix_nreset_gi;  -- __I_I_BIT_PORT
			nreset_s <= p_mix_nreset_s_gi;  -- __I_I_BIT_PORT
			v_select <= p_mix_v_select_5_0_gi;  -- __I_I_BUS_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_eca
		inst_eca: inst_eca_e
		port map (
			nreset => nreset, -- GlobalRESET(Verilogmacro)
			nreset_s => nreset_s, -- GlobalRESET(Verilogmacro)
			v_select => v_select -- VPUinterfaceRequestBusinterface:RequestBus#6(VPU)requestbusinterfaceforcgpandcgclientserver
		);
		-- End of Generated Instance Port Map for inst_eca

		-- Generated Instance Port Map for inst_ecb
		inst_ecb: inst_ecb_e
		port map (
			nreset => nreset, -- GlobalRESET(Verilogmacro)
			nreset_s => nreset_s -- GlobalRESET(Verilogmacro)
		);
		-- End of Generated Instance Port Map for inst_ecb

		-- Generated Instance Port Map for inst_ecc
		inst_ecc: inst_ecc_e
		port map (
			nreset => nreset, -- GlobalRESET(Verilogmacro)
			nreset_s => nreset_s -- GlobalRESET(Verilogmacro)
		);
		-- End of Generated Instance Port Map for inst_ecc



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
