
Jordan_Levente_ELMHX3_HF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050e0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  0800519c  0800519c  0000619c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005248  08005248  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005248  08005248  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005248  08005248  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005248  08005248  00006248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800524c  0800524c  0000624c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005250  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  2000005c  080052ac  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  080052ac  00007388  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec75  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000246e  00000000  00000000  00015cf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  00018168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac7  00000000  00000000  00018f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002e4c  00000000  00000000  000199e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011e5c  00000000  00000000  0001c833  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac039  00000000  00000000  0002e68f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da6c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003580  00000000  00000000  000da70c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000ddc8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005184 	.word	0x08005184

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08005184 	.word	0x08005184

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	@ 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f806 	bl	800023c <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__aeabi_idiv0>:
 800023c:	4770      	bx	lr
 800023e:	46c0      	nop			@ (mov r8, r8)

08000240 <backlight_init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  * the configuration information for TIM1.
  * @retval None
  */
void backlight_init(TIM_HandleTypeDef *htim)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a05      	ldr	r2, [pc, #20]	@ (8000264 <backlight_init+0x24>)
 800024e:	4293      	cmp	r3, r2
 8000250:	d104      	bne.n	800025c <backlight_init+0x1c>
  {
    // Start PWM on TIM1 Channel 1
    HAL_TIM_PWM_Start(htim, TIM_CHANNEL_1);
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	2100      	movs	r1, #0
 8000256:	0018      	movs	r0, r3
 8000258:	f002 ff96 	bl	8003188 <HAL_TIM_PWM_Start>
  }
}
 800025c:	46c0      	nop			@ (mov r8, r8)
 800025e:	46bd      	mov	sp, r7
 8000260:	b002      	add	sp, #8
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40012c00 	.word	0x40012c00

08000268 <backlight_set_brightness>:
  * the configuration information for TIM1.
  * @param  percentage: Brightness level from 0 (off) to 100 (full brightness).
  * @retval None
  */
void backlight_set_brightness(TIM_HandleTypeDef *htim, uint8_t percentage)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b084      	sub	sp, #16
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
 8000270:	000a      	movs	r2, r1
 8000272:	1cfb      	adds	r3, r7, #3
 8000274:	701a      	strb	r2, [r3, #0]
  if (htim->Instance == TIM1)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	4a11      	ldr	r2, [pc, #68]	@ (80002c0 <backlight_set_brightness+0x58>)
 800027c:	4293      	cmp	r3, r2
 800027e:	d11a      	bne.n	80002b6 <backlight_set_brightness+0x4e>
  {
    uint32_t pulse_value = 0;
 8000280:	2300      	movs	r3, #0
 8000282:	60fb      	str	r3, [r7, #12]
    uint32_t period_value = __HAL_TIM_GET_AUTORELOAD(htim); // Get the Period (ARR value)
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800028a:	60bb      	str	r3, [r7, #8]

    if (percentage > 100)
 800028c:	1cfb      	adds	r3, r7, #3
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	2b64      	cmp	r3, #100	@ 0x64
 8000292:	d902      	bls.n	800029a <backlight_set_brightness+0x32>
    {
      percentage = 100;
 8000294:	1cfb      	adds	r3, r7, #3
 8000296:	2264      	movs	r2, #100	@ 0x64
 8000298:	701a      	strb	r2, [r3, #0]

    // Calculate pulse value based on percentage of the period
    // Note: period_value is ARR, so for 100% duty cycle, CCR should be ARR+1 if period is ARR.
    // However, it's common to set CCR from 0 to ARR.
    // If period is 65535, then pulse = (65535 * percentage) / 100
    pulse_value = (period_value * percentage) / 100;
 800029a:	1cfb      	adds	r3, r7, #3
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	68ba      	ldr	r2, [r7, #8]
 80002a0:	4353      	muls	r3, r2
 80002a2:	2164      	movs	r1, #100	@ 0x64
 80002a4:	0018      	movs	r0, r3
 80002a6:	f7ff ff3f 	bl	8000128 <__udivsi3>
 80002aa:	0003      	movs	r3, r0
 80002ac:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, pulse_value);
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	68fa      	ldr	r2, [r7, #12]
 80002b4:	635a      	str	r2, [r3, #52]	@ 0x34
  }
}
 80002b6:	46c0      	nop			@ (mov r8, r8)
 80002b8:	46bd      	mov	sp, r7
 80002ba:	b004      	add	sp, #16
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	46c0      	nop			@ (mov r8, r8)
 80002c0:	40012c00 	.word	0x40012c00

080002c4 <Display_On>:
#include "lcd_driver_bsp.h"
#include "main.h"


void Display_On(){
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0

HAL_GPIO_WritePin(_RST_LCD_GPIO_Port, _RST_LCD_Pin, SET);
 80002c8:	4b32      	ldr	r3, [pc, #200]	@ (8000394 <Display_On+0xd0>)
 80002ca:	2201      	movs	r2, #1
 80002cc:	2104      	movs	r1, #4
 80002ce:	0018      	movs	r0, r3
 80002d0:	f002 f8a2 	bl	8002418 <HAL_GPIO_WritePin>

HAL_Delay(10);
 80002d4:	200a      	movs	r0, #10
 80002d6:	f000 ffd7 	bl	8001288 <HAL_Delay>

HAL_GPIO_WritePin(CS1_LCD_GPIO_Port, CS1_LCD_Pin, RESET);
 80002da:	4b2e      	ldr	r3, [pc, #184]	@ (8000394 <Display_On+0xd0>)
 80002dc:	2200      	movs	r2, #0
 80002de:	2101      	movs	r1, #1
 80002e0:	0018      	movs	r0, r3
 80002e2:	f002 f899 	bl	8002418 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(CS2_LCD_GPIO_Port, CS2_LCD_Pin, RESET);
 80002e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000394 <Display_On+0xd0>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	2102      	movs	r1, #2
 80002ec:	0018      	movs	r0, r3
 80002ee:	f002 f893 	bl	8002418 <HAL_GPIO_WritePin>

HAL_Delay(10);
 80002f2:	200a      	movs	r0, #10
 80002f4:	f000 ffc8 	bl	8001288 <HAL_Delay>

HAL_GPIO_WritePin(D_I_LCD_GPIO_Port, D_I_LCD_Pin, RESET);
 80002f8:	2380      	movs	r3, #128	@ 0x80
 80002fa:	015b      	lsls	r3, r3, #5
 80002fc:	4825      	ldr	r0, [pc, #148]	@ (8000394 <Display_On+0xd0>)
 80002fe:	2200      	movs	r2, #0
 8000300:	0019      	movs	r1, r3
 8000302:	f002 f889 	bl	8002418 <HAL_GPIO_WritePin>

HAL_GPIO_WritePin(Dir_R_W_LCD_GPIO_Port, Dir_R_W_LCD_Pin, RESET);
 8000306:	2390      	movs	r3, #144	@ 0x90
 8000308:	05db      	lsls	r3, r3, #23
 800030a:	2200      	movs	r2, #0
 800030c:	2110      	movs	r1, #16
 800030e:	0018      	movs	r0, r3
 8000310:	f002 f882 	bl	8002418 <HAL_GPIO_WritePin>

HAL_Delay(10);
 8000314:	200a      	movs	r0, #10
 8000316:	f000 ffb7 	bl	8001288 <HAL_Delay>

HAL_GPIO_WritePin(DB7_LCD_GPIO_Port, DB7_LCD_Pin, RESET);
 800031a:	2380      	movs	r3, #128	@ 0x80
 800031c:	011b      	lsls	r3, r3, #4
 800031e:	481d      	ldr	r0, [pc, #116]	@ (8000394 <Display_On+0xd0>)
 8000320:	2200      	movs	r2, #0
 8000322:	0019      	movs	r1, r3
 8000324:	f002 f878 	bl	8002418 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DB6_LCD_GPIO_Port, DB6_LCD_Pin, RESET);
 8000328:	2380      	movs	r3, #128	@ 0x80
 800032a:	00db      	lsls	r3, r3, #3
 800032c:	4819      	ldr	r0, [pc, #100]	@ (8000394 <Display_On+0xd0>)
 800032e:	2200      	movs	r2, #0
 8000330:	0019      	movs	r1, r3
 8000332:	f002 f871 	bl	8002418 <HAL_GPIO_WritePin>

HAL_GPIO_WritePin(DB1_LCD_GPIO_Port, DB1_LCD_Pin, SET);
 8000336:	4b17      	ldr	r3, [pc, #92]	@ (8000394 <Display_On+0xd0>)
 8000338:	2201      	movs	r2, #1
 800033a:	2120      	movs	r1, #32
 800033c:	0018      	movs	r0, r3
 800033e:	f002 f86b 	bl	8002418 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DB2_LCD_GPIO_Port, DB2_LCD_Pin, SET);
 8000342:	4b14      	ldr	r3, [pc, #80]	@ (8000394 <Display_On+0xd0>)
 8000344:	2201      	movs	r2, #1
 8000346:	2140      	movs	r1, #64	@ 0x40
 8000348:	0018      	movs	r0, r3
 800034a:	f002 f865 	bl	8002418 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DB3_LCD_GPIO_Port, DB3_LCD_Pin, SET);
 800034e:	4b11      	ldr	r3, [pc, #68]	@ (8000394 <Display_On+0xd0>)
 8000350:	2201      	movs	r2, #1
 8000352:	2180      	movs	r1, #128	@ 0x80
 8000354:	0018      	movs	r0, r3
 8000356:	f002 f85f 	bl	8002418 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DB4_LCD_GPIO_Port, DB4_LCD_Pin, SET);
 800035a:	2380      	movs	r3, #128	@ 0x80
 800035c:	005b      	lsls	r3, r3, #1
 800035e:	480d      	ldr	r0, [pc, #52]	@ (8000394 <Display_On+0xd0>)
 8000360:	2201      	movs	r2, #1
 8000362:	0019      	movs	r1, r3
 8000364:	f002 f858 	bl	8002418 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DB5_LCD_GPIO_Port, DB5_LCD_Pin, SET);
 8000368:	2380      	movs	r3, #128	@ 0x80
 800036a:	009b      	lsls	r3, r3, #2
 800036c:	4809      	ldr	r0, [pc, #36]	@ (8000394 <Display_On+0xd0>)
 800036e:	2201      	movs	r2, #1
 8000370:	0019      	movs	r1, r3
 8000372:	f002 f851 	bl	8002418 <HAL_GPIO_WritePin>

HAL_GPIO_WritePin(DB0_LCD_GPIO_Port, DB0_LCD_Pin, SET);
 8000376:	4b07      	ldr	r3, [pc, #28]	@ (8000394 <Display_On+0xd0>)
 8000378:	2201      	movs	r2, #1
 800037a:	2110      	movs	r1, #16
 800037c:	0018      	movs	r0, r3
 800037e:	f002 f84b 	bl	8002418 <HAL_GPIO_WritePin>

HAL_Delay(10);
 8000382:	200a      	movs	r0, #10
 8000384:	f000 ff80 	bl	8001288 <HAL_Delay>

E_Pulse();
 8000388:	f000 f928 	bl	80005dc <E_Pulse>

}
 800038c:	46c0      	nop			@ (mov r8, r8)
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
 8000392:	46c0      	nop			@ (mov r8, r8)
 8000394:	48000400 	.word	0x48000400

08000398 <Set_Coloumn>:


int Set_Coloumn(uint8_t Y_address){
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	0002      	movs	r2, r0
 80003a0:	1dfb      	adds	r3, r7, #7
 80003a2:	701a      	strb	r2, [r3, #0]

	if(Y_address < 0 || Y_address >= 64){
 80003a4:	1dfb      	adds	r3, r7, #7
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80003aa:	d901      	bls.n	80003b0 <Set_Coloumn+0x18>
		return 0;
 80003ac:	2300      	movs	r3, #0
 80003ae:	e091      	b.n	80004d4 <Set_Coloumn+0x13c>
	}

	HAL_GPIO_WritePin(DB7_LCD_GPIO_Port, DB7_LCD_Pin, RESET);
 80003b0:	2380      	movs	r3, #128	@ 0x80
 80003b2:	011b      	lsls	r3, r3, #4
 80003b4:	4849      	ldr	r0, [pc, #292]	@ (80004dc <Set_Coloumn+0x144>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	0019      	movs	r1, r3
 80003ba:	f002 f82d 	bl	8002418 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB6_LCD_GPIO_Port, DB6_LCD_Pin, SET);
 80003be:	2380      	movs	r3, #128	@ 0x80
 80003c0:	00db      	lsls	r3, r3, #3
 80003c2:	4846      	ldr	r0, [pc, #280]	@ (80004dc <Set_Coloumn+0x144>)
 80003c4:	2201      	movs	r2, #1
 80003c6:	0019      	movs	r1, r3
 80003c8:	f002 f826 	bl	8002418 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D_I_LCD_GPIO_Port, D_I_LCD_Pin, RESET);
 80003cc:	2380      	movs	r3, #128	@ 0x80
 80003ce:	015b      	lsls	r3, r3, #5
 80003d0:	4842      	ldr	r0, [pc, #264]	@ (80004dc <Set_Coloumn+0x144>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	0019      	movs	r1, r3
 80003d6:	f002 f81f 	bl	8002418 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Dir_R_W_LCD_GPIO_Port, Dir_R_W_LCD_Pin, RESET);
 80003da:	2390      	movs	r3, #144	@ 0x90
 80003dc:	05db      	lsls	r3, r3, #23
 80003de:	2200      	movs	r2, #0
 80003e0:	2110      	movs	r1, #16
 80003e2:	0018      	movs	r0, r3
 80003e4:	f002 f818 	bl	8002418 <HAL_GPIO_WritePin>


	if(Y_address & 0b00000001){
 80003e8:	1dfb      	adds	r3, r7, #7
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	2201      	movs	r2, #1
 80003ee:	4013      	ands	r3, r2
 80003f0:	d006      	beq.n	8000400 <Set_Coloumn+0x68>
		HAL_GPIO_WritePin(DB0_LCD_GPIO_Port, DB0_LCD_Pin, SET);
 80003f2:	4b3a      	ldr	r3, [pc, #232]	@ (80004dc <Set_Coloumn+0x144>)
 80003f4:	2201      	movs	r2, #1
 80003f6:	2110      	movs	r1, #16
 80003f8:	0018      	movs	r0, r3
 80003fa:	f002 f80d 	bl	8002418 <HAL_GPIO_WritePin>
 80003fe:	e005      	b.n	800040c <Set_Coloumn+0x74>
	}
	else{
		HAL_GPIO_WritePin(DB0_LCD_GPIO_Port, DB0_LCD_Pin, RESET);
 8000400:	4b36      	ldr	r3, [pc, #216]	@ (80004dc <Set_Coloumn+0x144>)
 8000402:	2200      	movs	r2, #0
 8000404:	2110      	movs	r1, #16
 8000406:	0018      	movs	r0, r3
 8000408:	f002 f806 	bl	8002418 <HAL_GPIO_WritePin>
	}

	if(Y_address & 0b00000010){
 800040c:	1dfb      	adds	r3, r7, #7
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	2202      	movs	r2, #2
 8000412:	4013      	ands	r3, r2
 8000414:	d006      	beq.n	8000424 <Set_Coloumn+0x8c>
			HAL_GPIO_WritePin(DB1_LCD_GPIO_Port, DB1_LCD_Pin, SET);
 8000416:	4b31      	ldr	r3, [pc, #196]	@ (80004dc <Set_Coloumn+0x144>)
 8000418:	2201      	movs	r2, #1
 800041a:	2120      	movs	r1, #32
 800041c:	0018      	movs	r0, r3
 800041e:	f001 fffb 	bl	8002418 <HAL_GPIO_WritePin>
 8000422:	e005      	b.n	8000430 <Set_Coloumn+0x98>
		}
		else{
			HAL_GPIO_WritePin(DB1_LCD_GPIO_Port, DB1_LCD_Pin, RESET);
 8000424:	4b2d      	ldr	r3, [pc, #180]	@ (80004dc <Set_Coloumn+0x144>)
 8000426:	2200      	movs	r2, #0
 8000428:	2120      	movs	r1, #32
 800042a:	0018      	movs	r0, r3
 800042c:	f001 fff4 	bl	8002418 <HAL_GPIO_WritePin>
		}

	if(Y_address & 0b00000100){
 8000430:	1dfb      	adds	r3, r7, #7
 8000432:	781b      	ldrb	r3, [r3, #0]
 8000434:	2204      	movs	r2, #4
 8000436:	4013      	ands	r3, r2
 8000438:	d006      	beq.n	8000448 <Set_Coloumn+0xb0>
			HAL_GPIO_WritePin(DB2_LCD_GPIO_Port, DB2_LCD_Pin, SET);
 800043a:	4b28      	ldr	r3, [pc, #160]	@ (80004dc <Set_Coloumn+0x144>)
 800043c:	2201      	movs	r2, #1
 800043e:	2140      	movs	r1, #64	@ 0x40
 8000440:	0018      	movs	r0, r3
 8000442:	f001 ffe9 	bl	8002418 <HAL_GPIO_WritePin>
 8000446:	e005      	b.n	8000454 <Set_Coloumn+0xbc>
		}
		else{
			HAL_GPIO_WritePin(DB2_LCD_GPIO_Port, DB2_LCD_Pin, RESET);
 8000448:	4b24      	ldr	r3, [pc, #144]	@ (80004dc <Set_Coloumn+0x144>)
 800044a:	2200      	movs	r2, #0
 800044c:	2140      	movs	r1, #64	@ 0x40
 800044e:	0018      	movs	r0, r3
 8000450:	f001 ffe2 	bl	8002418 <HAL_GPIO_WritePin>
		}

	if(Y_address & 0b00001000){
 8000454:	1dfb      	adds	r3, r7, #7
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	2208      	movs	r2, #8
 800045a:	4013      	ands	r3, r2
 800045c:	d006      	beq.n	800046c <Set_Coloumn+0xd4>
			HAL_GPIO_WritePin(DB3_LCD_GPIO_Port, DB3_LCD_Pin, SET);
 800045e:	4b1f      	ldr	r3, [pc, #124]	@ (80004dc <Set_Coloumn+0x144>)
 8000460:	2201      	movs	r2, #1
 8000462:	2180      	movs	r1, #128	@ 0x80
 8000464:	0018      	movs	r0, r3
 8000466:	f001 ffd7 	bl	8002418 <HAL_GPIO_WritePin>
 800046a:	e005      	b.n	8000478 <Set_Coloumn+0xe0>
		}
		else{
			HAL_GPIO_WritePin(DB3_LCD_GPIO_Port, DB3_LCD_Pin, RESET);
 800046c:	4b1b      	ldr	r3, [pc, #108]	@ (80004dc <Set_Coloumn+0x144>)
 800046e:	2200      	movs	r2, #0
 8000470:	2180      	movs	r1, #128	@ 0x80
 8000472:	0018      	movs	r0, r3
 8000474:	f001 ffd0 	bl	8002418 <HAL_GPIO_WritePin>
		}

	if(Y_address & 0b00010000){
 8000478:	1dfb      	adds	r3, r7, #7
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2210      	movs	r2, #16
 800047e:	4013      	ands	r3, r2
 8000480:	d007      	beq.n	8000492 <Set_Coloumn+0xfa>
			HAL_GPIO_WritePin(DB4_LCD_GPIO_Port, DB4_LCD_Pin, SET);
 8000482:	2380      	movs	r3, #128	@ 0x80
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	4815      	ldr	r0, [pc, #84]	@ (80004dc <Set_Coloumn+0x144>)
 8000488:	2201      	movs	r2, #1
 800048a:	0019      	movs	r1, r3
 800048c:	f001 ffc4 	bl	8002418 <HAL_GPIO_WritePin>
 8000490:	e006      	b.n	80004a0 <Set_Coloumn+0x108>
		}
		else{
			HAL_GPIO_WritePin(DB4_LCD_GPIO_Port, DB4_LCD_Pin, RESET);
 8000492:	2380      	movs	r3, #128	@ 0x80
 8000494:	005b      	lsls	r3, r3, #1
 8000496:	4811      	ldr	r0, [pc, #68]	@ (80004dc <Set_Coloumn+0x144>)
 8000498:	2200      	movs	r2, #0
 800049a:	0019      	movs	r1, r3
 800049c:	f001 ffbc 	bl	8002418 <HAL_GPIO_WritePin>
		}

	if(Y_address & 0b00100000){
 80004a0:	1dfb      	adds	r3, r7, #7
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2220      	movs	r2, #32
 80004a6:	4013      	ands	r3, r2
 80004a8:	d007      	beq.n	80004ba <Set_Coloumn+0x122>
			HAL_GPIO_WritePin(DB5_LCD_GPIO_Port, DB5_LCD_Pin, SET);
 80004aa:	2380      	movs	r3, #128	@ 0x80
 80004ac:	009b      	lsls	r3, r3, #2
 80004ae:	480b      	ldr	r0, [pc, #44]	@ (80004dc <Set_Coloumn+0x144>)
 80004b0:	2201      	movs	r2, #1
 80004b2:	0019      	movs	r1, r3
 80004b4:	f001 ffb0 	bl	8002418 <HAL_GPIO_WritePin>
 80004b8:	e006      	b.n	80004c8 <Set_Coloumn+0x130>
		}
		else{
			HAL_GPIO_WritePin(DB5_LCD_GPIO_Port, DB5_LCD_Pin, RESET);
 80004ba:	2380      	movs	r3, #128	@ 0x80
 80004bc:	009b      	lsls	r3, r3, #2
 80004be:	4807      	ldr	r0, [pc, #28]	@ (80004dc <Set_Coloumn+0x144>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	0019      	movs	r1, r3
 80004c4:	f001 ffa8 	bl	8002418 <HAL_GPIO_WritePin>
		}

	HAL_Delay(10);
 80004c8:	200a      	movs	r0, #10
 80004ca:	f000 fedd 	bl	8001288 <HAL_Delay>

	E_Pulse();
 80004ce:	f000 f885 	bl	80005dc <E_Pulse>

	return 1;
 80004d2:	2301      	movs	r3, #1
}
 80004d4:	0018      	movs	r0, r3
 80004d6:	46bd      	mov	sp, r7
 80004d8:	b002      	add	sp, #8
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	48000400 	.word	0x48000400

080004e0 <Set_Page>:

int Set_Page(uint8_t X_address){
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	0002      	movs	r2, r0
 80004e8:	1dfb      	adds	r3, r7, #7
 80004ea:	701a      	strb	r2, [r3, #0]

	if(X_address < 0 || X_address >= 8){
 80004ec:	1dfb      	adds	r3, r7, #7
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	2b07      	cmp	r3, #7
 80004f2:	d901      	bls.n	80004f8 <Set_Page+0x18>
			return 0;
 80004f4:	2300      	movs	r3, #0
 80004f6:	e06b      	b.n	80005d0 <Set_Page+0xf0>
		}

		HAL_GPIO_WritePin(DB7_LCD_GPIO_Port, DB7_LCD_Pin, SET);
 80004f8:	2380      	movs	r3, #128	@ 0x80
 80004fa:	011b      	lsls	r3, r3, #4
 80004fc:	4836      	ldr	r0, [pc, #216]	@ (80005d8 <Set_Page+0xf8>)
 80004fe:	2201      	movs	r2, #1
 8000500:	0019      	movs	r1, r3
 8000502:	f001 ff89 	bl	8002418 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DB6_LCD_GPIO_Port, DB6_LCD_Pin, RESET);
 8000506:	2380      	movs	r3, #128	@ 0x80
 8000508:	00db      	lsls	r3, r3, #3
 800050a:	4833      	ldr	r0, [pc, #204]	@ (80005d8 <Set_Page+0xf8>)
 800050c:	2200      	movs	r2, #0
 800050e:	0019      	movs	r1, r3
 8000510:	f001 ff82 	bl	8002418 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D_I_LCD_GPIO_Port, D_I_LCD_Pin, RESET);
 8000514:	2380      	movs	r3, #128	@ 0x80
 8000516:	015b      	lsls	r3, r3, #5
 8000518:	482f      	ldr	r0, [pc, #188]	@ (80005d8 <Set_Page+0xf8>)
 800051a:	2200      	movs	r2, #0
 800051c:	0019      	movs	r1, r3
 800051e:	f001 ff7b 	bl	8002418 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Dir_R_W_LCD_GPIO_Port, Dir_R_W_LCD_Pin, RESET);
 8000522:	2390      	movs	r3, #144	@ 0x90
 8000524:	05db      	lsls	r3, r3, #23
 8000526:	2200      	movs	r2, #0
 8000528:	2110      	movs	r1, #16
 800052a:	0018      	movs	r0, r3
 800052c:	f001 ff74 	bl	8002418 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(DB3_LCD_GPIO_Port, DB3_LCD_Pin, SET);
 8000530:	4b29      	ldr	r3, [pc, #164]	@ (80005d8 <Set_Page+0xf8>)
 8000532:	2201      	movs	r2, #1
 8000534:	2180      	movs	r1, #128	@ 0x80
 8000536:	0018      	movs	r0, r3
 8000538:	f001 ff6e 	bl	8002418 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DB4_LCD_GPIO_Port, DB4_LCD_Pin, SET);
 800053c:	2380      	movs	r3, #128	@ 0x80
 800053e:	005b      	lsls	r3, r3, #1
 8000540:	4825      	ldr	r0, [pc, #148]	@ (80005d8 <Set_Page+0xf8>)
 8000542:	2201      	movs	r2, #1
 8000544:	0019      	movs	r1, r3
 8000546:	f001 ff67 	bl	8002418 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DB5_LCD_GPIO_Port, DB5_LCD_Pin, SET);
 800054a:	2380      	movs	r3, #128	@ 0x80
 800054c:	009b      	lsls	r3, r3, #2
 800054e:	4822      	ldr	r0, [pc, #136]	@ (80005d8 <Set_Page+0xf8>)
 8000550:	2201      	movs	r2, #1
 8000552:	0019      	movs	r1, r3
 8000554:	f001 ff60 	bl	8002418 <HAL_GPIO_WritePin>

	if(X_address & 0b00000001){
 8000558:	1dfb      	adds	r3, r7, #7
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	2201      	movs	r2, #1
 800055e:	4013      	ands	r3, r2
 8000560:	d006      	beq.n	8000570 <Set_Page+0x90>
			HAL_GPIO_WritePin(DB0_LCD_GPIO_Port, DB0_LCD_Pin, SET);
 8000562:	4b1d      	ldr	r3, [pc, #116]	@ (80005d8 <Set_Page+0xf8>)
 8000564:	2201      	movs	r2, #1
 8000566:	2110      	movs	r1, #16
 8000568:	0018      	movs	r0, r3
 800056a:	f001 ff55 	bl	8002418 <HAL_GPIO_WritePin>
 800056e:	e005      	b.n	800057c <Set_Page+0x9c>
		}
		else{
			HAL_GPIO_WritePin(DB0_LCD_GPIO_Port, DB0_LCD_Pin, RESET);
 8000570:	4b19      	ldr	r3, [pc, #100]	@ (80005d8 <Set_Page+0xf8>)
 8000572:	2200      	movs	r2, #0
 8000574:	2110      	movs	r1, #16
 8000576:	0018      	movs	r0, r3
 8000578:	f001 ff4e 	bl	8002418 <HAL_GPIO_WritePin>
		}

		if(X_address & 0b00000010){
 800057c:	1dfb      	adds	r3, r7, #7
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	2202      	movs	r2, #2
 8000582:	4013      	ands	r3, r2
 8000584:	d006      	beq.n	8000594 <Set_Page+0xb4>
				HAL_GPIO_WritePin(DB1_LCD_GPIO_Port, DB1_LCD_Pin, SET);
 8000586:	4b14      	ldr	r3, [pc, #80]	@ (80005d8 <Set_Page+0xf8>)
 8000588:	2201      	movs	r2, #1
 800058a:	2120      	movs	r1, #32
 800058c:	0018      	movs	r0, r3
 800058e:	f001 ff43 	bl	8002418 <HAL_GPIO_WritePin>
 8000592:	e005      	b.n	80005a0 <Set_Page+0xc0>
			}
			else{
				HAL_GPIO_WritePin(DB1_LCD_GPIO_Port, DB1_LCD_Pin, RESET);
 8000594:	4b10      	ldr	r3, [pc, #64]	@ (80005d8 <Set_Page+0xf8>)
 8000596:	2200      	movs	r2, #0
 8000598:	2120      	movs	r1, #32
 800059a:	0018      	movs	r0, r3
 800059c:	f001 ff3c 	bl	8002418 <HAL_GPIO_WritePin>
			}

		if(X_address & 0b00000100){
 80005a0:	1dfb      	adds	r3, r7, #7
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2204      	movs	r2, #4
 80005a6:	4013      	ands	r3, r2
 80005a8:	d006      	beq.n	80005b8 <Set_Page+0xd8>
				HAL_GPIO_WritePin(DB2_LCD_GPIO_Port, DB2_LCD_Pin, SET);
 80005aa:	4b0b      	ldr	r3, [pc, #44]	@ (80005d8 <Set_Page+0xf8>)
 80005ac:	2201      	movs	r2, #1
 80005ae:	2140      	movs	r1, #64	@ 0x40
 80005b0:	0018      	movs	r0, r3
 80005b2:	f001 ff31 	bl	8002418 <HAL_GPIO_WritePin>
 80005b6:	e005      	b.n	80005c4 <Set_Page+0xe4>
			}
			else{
				HAL_GPIO_WritePin(DB2_LCD_GPIO_Port, DB2_LCD_Pin, RESET);
 80005b8:	4b07      	ldr	r3, [pc, #28]	@ (80005d8 <Set_Page+0xf8>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	2140      	movs	r1, #64	@ 0x40
 80005be:	0018      	movs	r0, r3
 80005c0:	f001 ff2a 	bl	8002418 <HAL_GPIO_WritePin>
			}

		HAL_Delay(10);
 80005c4:	200a      	movs	r0, #10
 80005c6:	f000 fe5f 	bl	8001288 <HAL_Delay>

		E_Pulse();
 80005ca:	f000 f807 	bl	80005dc <E_Pulse>

		return 1;
 80005ce:	2301      	movs	r3, #1
}
 80005d0:	0018      	movs	r0, r3
 80005d2:	46bd      	mov	sp, r7
 80005d4:	b002      	add	sp, #8
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	48000400 	.word	0x48000400

080005dc <E_Pulse>:


void E_Pulse(){
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(E_LCD_GPIO_Port, E_LCD_Pin, SET);
 80005e0:	2380      	movs	r3, #128	@ 0x80
 80005e2:	019b      	lsls	r3, r3, #6
 80005e4:	4808      	ldr	r0, [pc, #32]	@ (8000608 <E_Pulse+0x2c>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	0019      	movs	r1, r3
 80005ea:	f001 ff15 	bl	8002418 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f000 fe4a 	bl	8001288 <HAL_Delay>

	HAL_GPIO_WritePin(E_LCD_GPIO_Port, E_LCD_Pin, RESET);
 80005f4:	2380      	movs	r3, #128	@ 0x80
 80005f6:	019b      	lsls	r3, r3, #6
 80005f8:	4803      	ldr	r0, [pc, #12]	@ (8000608 <E_Pulse+0x2c>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	0019      	movs	r1, r3
 80005fe:	f001 ff0b 	bl	8002418 <HAL_GPIO_WritePin>
}
 8000602:	46c0      	nop			@ (mov r8, r8)
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	48000400 	.word	0x48000400

0800060c <Write_Data_Bits>:

void Write_Data_Bits(uint8_t data){
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	0002      	movs	r2, r0
 8000614:	1dfb      	adds	r3, r7, #7
 8000616:	701a      	strb	r2, [r3, #0]

	if(data & 0b00000001){
 8000618:	1dfb      	adds	r3, r7, #7
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2201      	movs	r2, #1
 800061e:	4013      	ands	r3, r2
 8000620:	d006      	beq.n	8000630 <Write_Data_Bits+0x24>
			HAL_GPIO_WritePin(DB0_LCD_GPIO_Port, DB0_LCD_Pin, SET);
 8000622:	4b4b      	ldr	r3, [pc, #300]	@ (8000750 <Write_Data_Bits+0x144>)
 8000624:	2201      	movs	r2, #1
 8000626:	2110      	movs	r1, #16
 8000628:	0018      	movs	r0, r3
 800062a:	f001 fef5 	bl	8002418 <HAL_GPIO_WritePin>
 800062e:	e005      	b.n	800063c <Write_Data_Bits+0x30>
		}
		else{
			HAL_GPIO_WritePin(DB0_LCD_GPIO_Port, DB0_LCD_Pin, RESET);
 8000630:	4b47      	ldr	r3, [pc, #284]	@ (8000750 <Write_Data_Bits+0x144>)
 8000632:	2200      	movs	r2, #0
 8000634:	2110      	movs	r1, #16
 8000636:	0018      	movs	r0, r3
 8000638:	f001 feee 	bl	8002418 <HAL_GPIO_WritePin>
		}

		if(data & 0b00000010){
 800063c:	1dfb      	adds	r3, r7, #7
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2202      	movs	r2, #2
 8000642:	4013      	ands	r3, r2
 8000644:	d006      	beq.n	8000654 <Write_Data_Bits+0x48>
				HAL_GPIO_WritePin(DB1_LCD_GPIO_Port, DB1_LCD_Pin, SET);
 8000646:	4b42      	ldr	r3, [pc, #264]	@ (8000750 <Write_Data_Bits+0x144>)
 8000648:	2201      	movs	r2, #1
 800064a:	2120      	movs	r1, #32
 800064c:	0018      	movs	r0, r3
 800064e:	f001 fee3 	bl	8002418 <HAL_GPIO_WritePin>
 8000652:	e005      	b.n	8000660 <Write_Data_Bits+0x54>
			}
			else{
				HAL_GPIO_WritePin(DB1_LCD_GPIO_Port, DB1_LCD_Pin, RESET);
 8000654:	4b3e      	ldr	r3, [pc, #248]	@ (8000750 <Write_Data_Bits+0x144>)
 8000656:	2200      	movs	r2, #0
 8000658:	2120      	movs	r1, #32
 800065a:	0018      	movs	r0, r3
 800065c:	f001 fedc 	bl	8002418 <HAL_GPIO_WritePin>
			}

		if(data & 0b00000100){
 8000660:	1dfb      	adds	r3, r7, #7
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2204      	movs	r2, #4
 8000666:	4013      	ands	r3, r2
 8000668:	d006      	beq.n	8000678 <Write_Data_Bits+0x6c>
				HAL_GPIO_WritePin(DB2_LCD_GPIO_Port, DB2_LCD_Pin, SET);
 800066a:	4b39      	ldr	r3, [pc, #228]	@ (8000750 <Write_Data_Bits+0x144>)
 800066c:	2201      	movs	r2, #1
 800066e:	2140      	movs	r1, #64	@ 0x40
 8000670:	0018      	movs	r0, r3
 8000672:	f001 fed1 	bl	8002418 <HAL_GPIO_WritePin>
 8000676:	e005      	b.n	8000684 <Write_Data_Bits+0x78>
			}
			else{
				HAL_GPIO_WritePin(DB2_LCD_GPIO_Port, DB2_LCD_Pin, RESET);
 8000678:	4b35      	ldr	r3, [pc, #212]	@ (8000750 <Write_Data_Bits+0x144>)
 800067a:	2200      	movs	r2, #0
 800067c:	2140      	movs	r1, #64	@ 0x40
 800067e:	0018      	movs	r0, r3
 8000680:	f001 feca 	bl	8002418 <HAL_GPIO_WritePin>
			}

		if(data & 0b00001000){
 8000684:	1dfb      	adds	r3, r7, #7
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2208      	movs	r2, #8
 800068a:	4013      	ands	r3, r2
 800068c:	d006      	beq.n	800069c <Write_Data_Bits+0x90>
				HAL_GPIO_WritePin(DB3_LCD_GPIO_Port, DB3_LCD_Pin, SET);
 800068e:	4b30      	ldr	r3, [pc, #192]	@ (8000750 <Write_Data_Bits+0x144>)
 8000690:	2201      	movs	r2, #1
 8000692:	2180      	movs	r1, #128	@ 0x80
 8000694:	0018      	movs	r0, r3
 8000696:	f001 febf 	bl	8002418 <HAL_GPIO_WritePin>
 800069a:	e005      	b.n	80006a8 <Write_Data_Bits+0x9c>
			}
			else{
				HAL_GPIO_WritePin(DB3_LCD_GPIO_Port, DB3_LCD_Pin, RESET);
 800069c:	4b2c      	ldr	r3, [pc, #176]	@ (8000750 <Write_Data_Bits+0x144>)
 800069e:	2200      	movs	r2, #0
 80006a0:	2180      	movs	r1, #128	@ 0x80
 80006a2:	0018      	movs	r0, r3
 80006a4:	f001 feb8 	bl	8002418 <HAL_GPIO_WritePin>
			}

		if(data & 0b00010000){
 80006a8:	1dfb      	adds	r3, r7, #7
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2210      	movs	r2, #16
 80006ae:	4013      	ands	r3, r2
 80006b0:	d007      	beq.n	80006c2 <Write_Data_Bits+0xb6>
				HAL_GPIO_WritePin(DB4_LCD_GPIO_Port, DB4_LCD_Pin, SET);
 80006b2:	2380      	movs	r3, #128	@ 0x80
 80006b4:	005b      	lsls	r3, r3, #1
 80006b6:	4826      	ldr	r0, [pc, #152]	@ (8000750 <Write_Data_Bits+0x144>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	0019      	movs	r1, r3
 80006bc:	f001 feac 	bl	8002418 <HAL_GPIO_WritePin>
 80006c0:	e006      	b.n	80006d0 <Write_Data_Bits+0xc4>
			}
			else{
				HAL_GPIO_WritePin(DB4_LCD_GPIO_Port, DB4_LCD_Pin, RESET);
 80006c2:	2380      	movs	r3, #128	@ 0x80
 80006c4:	005b      	lsls	r3, r3, #1
 80006c6:	4822      	ldr	r0, [pc, #136]	@ (8000750 <Write_Data_Bits+0x144>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	0019      	movs	r1, r3
 80006cc:	f001 fea4 	bl	8002418 <HAL_GPIO_WritePin>
			}

		if(data & 0b00100000){
 80006d0:	1dfb      	adds	r3, r7, #7
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2220      	movs	r2, #32
 80006d6:	4013      	ands	r3, r2
 80006d8:	d007      	beq.n	80006ea <Write_Data_Bits+0xde>
				HAL_GPIO_WritePin(DB5_LCD_GPIO_Port, DB5_LCD_Pin, SET);
 80006da:	2380      	movs	r3, #128	@ 0x80
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	481c      	ldr	r0, [pc, #112]	@ (8000750 <Write_Data_Bits+0x144>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	0019      	movs	r1, r3
 80006e4:	f001 fe98 	bl	8002418 <HAL_GPIO_WritePin>
 80006e8:	e006      	b.n	80006f8 <Write_Data_Bits+0xec>
			}
			else{
				HAL_GPIO_WritePin(DB5_LCD_GPIO_Port, DB5_LCD_Pin, RESET);
 80006ea:	2380      	movs	r3, #128	@ 0x80
 80006ec:	009b      	lsls	r3, r3, #2
 80006ee:	4818      	ldr	r0, [pc, #96]	@ (8000750 <Write_Data_Bits+0x144>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	0019      	movs	r1, r3
 80006f4:	f001 fe90 	bl	8002418 <HAL_GPIO_WritePin>
			}

		if(data & 0b01000000){
 80006f8:	1dfb      	adds	r3, r7, #7
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2240      	movs	r2, #64	@ 0x40
 80006fe:	4013      	ands	r3, r2
 8000700:	d007      	beq.n	8000712 <Write_Data_Bits+0x106>
						HAL_GPIO_WritePin(DB6_LCD_GPIO_Port, DB6_LCD_Pin, SET);
 8000702:	2380      	movs	r3, #128	@ 0x80
 8000704:	00db      	lsls	r3, r3, #3
 8000706:	4812      	ldr	r0, [pc, #72]	@ (8000750 <Write_Data_Bits+0x144>)
 8000708:	2201      	movs	r2, #1
 800070a:	0019      	movs	r1, r3
 800070c:	f001 fe84 	bl	8002418 <HAL_GPIO_WritePin>
 8000710:	e006      	b.n	8000720 <Write_Data_Bits+0x114>
					}
					else{
						HAL_GPIO_WritePin(DB6_LCD_GPIO_Port, DB6_LCD_Pin, RESET);
 8000712:	2380      	movs	r3, #128	@ 0x80
 8000714:	00db      	lsls	r3, r3, #3
 8000716:	480e      	ldr	r0, [pc, #56]	@ (8000750 <Write_Data_Bits+0x144>)
 8000718:	2200      	movs	r2, #0
 800071a:	0019      	movs	r1, r3
 800071c:	f001 fe7c 	bl	8002418 <HAL_GPIO_WritePin>
					}
		if(data & 0b10000000){
 8000720:	1dfb      	adds	r3, r7, #7
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	b25b      	sxtb	r3, r3
 8000726:	2b00      	cmp	r3, #0
 8000728:	da07      	bge.n	800073a <Write_Data_Bits+0x12e>
								HAL_GPIO_WritePin(DB7_LCD_GPIO_Port, DB7_LCD_Pin, SET);
 800072a:	2380      	movs	r3, #128	@ 0x80
 800072c:	011b      	lsls	r3, r3, #4
 800072e:	4808      	ldr	r0, [pc, #32]	@ (8000750 <Write_Data_Bits+0x144>)
 8000730:	2201      	movs	r2, #1
 8000732:	0019      	movs	r1, r3
 8000734:	f001 fe70 	bl	8002418 <HAL_GPIO_WritePin>
							}
							else{
								HAL_GPIO_WritePin(DB7_LCD_GPIO_Port, DB7_LCD_Pin, RESET);
							}

}
 8000738:	e006      	b.n	8000748 <Write_Data_Bits+0x13c>
								HAL_GPIO_WritePin(DB7_LCD_GPIO_Port, DB7_LCD_Pin, RESET);
 800073a:	2380      	movs	r3, #128	@ 0x80
 800073c:	011b      	lsls	r3, r3, #4
 800073e:	4804      	ldr	r0, [pc, #16]	@ (8000750 <Write_Data_Bits+0x144>)
 8000740:	2200      	movs	r2, #0
 8000742:	0019      	movs	r1, r3
 8000744:	f001 fe68 	bl	8002418 <HAL_GPIO_WritePin>
}
 8000748:	46c0      	nop			@ (mov r8, r8)
 800074a:	46bd      	mov	sp, r7
 800074c:	b002      	add	sp, #8
 800074e:	bd80      	pop	{r7, pc}
 8000750:	48000400 	.word	0x48000400

08000754 <Draw_R_Letter>:

void Draw_R_Letter(){
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS1_LCD_GPIO_Port, CS1_LCD_Pin, RESET);
 800075a:	4b20      	ldr	r3, [pc, #128]	@ (80007dc <Draw_R_Letter+0x88>)
 800075c:	2200      	movs	r2, #0
 800075e:	2101      	movs	r1, #1
 8000760:	0018      	movs	r0, r3
 8000762:	f001 fe59 	bl	8002418 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS2_LCD_GPIO_Port, CS2_LCD_Pin, RESET);
 8000766:	4b1d      	ldr	r3, [pc, #116]	@ (80007dc <Draw_R_Letter+0x88>)
 8000768:	2200      	movs	r2, #0
 800076a:	2102      	movs	r1, #2
 800076c:	0018      	movs	r0, r3
 800076e:	f001 fe53 	bl	8002418 <HAL_GPIO_WritePin>



	uint8_t R_array[] = {0, 0x7f, 0x09, 0x19, 0x29, 0x46};
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	4a1a      	ldr	r2, [pc, #104]	@ (80007e0 <Draw_R_Letter+0x8c>)
 8000776:	6811      	ldr	r1, [r2, #0]
 8000778:	6019      	str	r1, [r3, #0]
 800077a:	8892      	ldrh	r2, [r2, #4]
 800077c:	809a      	strh	r2, [r3, #4]

	Set_Coloumn(0);
 800077e:	2000      	movs	r0, #0
 8000780:	f7ff fe0a 	bl	8000398 <Set_Coloumn>
	Set_Page(0);
 8000784:	2000      	movs	r0, #0
 8000786:	f7ff feab 	bl	80004e0 <Set_Page>

	HAL_GPIO_WritePin(D_I_LCD_GPIO_Port, D_I_LCD_Pin, SET);
 800078a:	2380      	movs	r3, #128	@ 0x80
 800078c:	015b      	lsls	r3, r3, #5
 800078e:	4813      	ldr	r0, [pc, #76]	@ (80007dc <Draw_R_Letter+0x88>)
 8000790:	2201      	movs	r2, #1
 8000792:	0019      	movs	r1, r3
 8000794:	f001 fe40 	bl	8002418 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Dir_R_W_LCD_GPIO_Port, Dir_R_W_LCD_Pin, RESET);
 8000798:	2390      	movs	r3, #144	@ 0x90
 800079a:	05db      	lsls	r3, r3, #23
 800079c:	2200      	movs	r2, #0
 800079e:	2110      	movs	r1, #16
 80007a0:	0018      	movs	r0, r3
 80007a2:	f001 fe39 	bl	8002418 <HAL_GPIO_WritePin>


	for(int i = 0; i < 6; i++){
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	e00e      	b.n	80007ca <Draw_R_Letter+0x76>

		Write_Data_Bits(R_array[i]);
 80007ac:	1d3a      	adds	r2, r7, #4
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	18d3      	adds	r3, r2, r3
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	0018      	movs	r0, r3
 80007b6:	f7ff ff29 	bl	800060c <Write_Data_Bits>
		HAL_Delay(10);
 80007ba:	200a      	movs	r0, #10
 80007bc:	f000 fd64 	bl	8001288 <HAL_Delay>
		E_Pulse();
 80007c0:	f7ff ff0c 	bl	80005dc <E_Pulse>
	for(int i = 0; i < 6; i++){
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	3301      	adds	r3, #1
 80007c8:	60fb      	str	r3, [r7, #12]
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	2b05      	cmp	r3, #5
 80007ce:	dded      	ble.n	80007ac <Draw_R_Letter+0x58>

	}



}
 80007d0:	46c0      	nop			@ (mov r8, r8)
 80007d2:	46c0      	nop			@ (mov r8, r8)
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b004      	add	sp, #16
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			@ (mov r8, r8)
 80007dc:	48000400 	.word	0x48000400
 80007e0:	0800519c 	.word	0x0800519c

080007e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e8:	f000 fcea 	bl	80011c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ec:	f000 f892 	bl	8000914 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f0:	f000 fa64 	bl	8000cbc <MX_GPIO_Init>
  MX_DMA_Init();
 80007f4:	f000 fa44 	bl	8000c80 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80007f8:	f000 fa12 	bl	8000c20 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80007fc:	f000 f95a 	bl	8000ab4 <MX_TIM1_Init>
  MX_ADC_Init();
 8000800:	f000 f8f0 	bl	80009e4 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

	backlight_init(&htim1); // Initialize and start the backlight PWM
 8000804:	4b37      	ldr	r3, [pc, #220]	@ (80008e4 <main+0x100>)
 8000806:	0018      	movs	r0, r3
 8000808:	f7ff fd1a 	bl	8000240 <backlight_init>

	backlight_set_brightness(&htim1, 100); // Set backlight to 50% brightness
 800080c:	4b35      	ldr	r3, [pc, #212]	@ (80008e4 <main+0x100>)
 800080e:	2164      	movs	r1, #100	@ 0x64
 8000810:	0018      	movs	r0, r3
 8000812:	f7ff fd29 	bl	8000268 <backlight_set_brightness>

	Display_On();
 8000816:	f7ff fd55 	bl	80002c4 <Display_On>

	Draw_R_Letter();
 800081a:	f7ff ff9b 	bl	8000754 <Draw_R_Letter>

	HAL_ADCEx_Calibration_Start(&hadc);
 800081e:	4b32      	ldr	r3, [pc, #200]	@ (80008e8 <main+0x104>)
 8000820:	0018      	movs	r0, r3
 8000822:	f001 f945 	bl	8001ab0 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc, (uint32_t*)adc_data, 2);
 8000826:	4931      	ldr	r1, [pc, #196]	@ (80008ec <main+0x108>)
 8000828:	4b2f      	ldr	r3, [pc, #188]	@ (80008e8 <main+0x104>)
 800082a:	2202      	movs	r2, #2
 800082c:	0018      	movs	r0, r3
 800082e:	f000 fe8f 	bl	8001550 <HAL_ADC_Start_DMA>

	HAL_GPIO_WritePin(InfraLedTr1_GPIO_Port, InfraLedTr1_Pin, SET);
 8000832:	2390      	movs	r3, #144	@ 0x90
 8000834:	05db      	lsls	r3, r3, #23
 8000836:	2201      	movs	r2, #1
 8000838:	2120      	movs	r1, #32
 800083a:	0018      	movs	r0, r3
 800083c:	f001 fdec 	bl	8002418 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(InfraLedTr2_GPIO_Port, InfraLedTr2_Pin, SET);
 8000840:	2390      	movs	r3, #144	@ 0x90
 8000842:	05db      	lsls	r3, r3, #23
 8000844:	2201      	movs	r2, #1
 8000846:	2140      	movs	r1, #64	@ 0x40
 8000848:	0018      	movs	r0, r3
 800084a:	f001 fde5 	bl	8002418 <HAL_GPIO_WritePin>

//		uint16_t sensor1_raw_value = adc_data[0];
//		uint16_t sensor2_raw_value = adc_data[1];


		if ((adc_data[0] >= SENSOR_PRESSED_THRESHOLD_LOW) && (adc_data[0] <= SENSOR_PRESSED_THRESHOLD_HIGH))
 800084e:	4b27      	ldr	r3, [pc, #156]	@ (80008ec <main+0x108>)
 8000850:	881b      	ldrh	r3, [r3, #0]
 8000852:	b29b      	uxth	r3, r3
 8000854:	4a26      	ldr	r2, [pc, #152]	@ (80008f0 <main+0x10c>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d909      	bls.n	800086e <main+0x8a>
 800085a:	4b24      	ldr	r3, [pc, #144]	@ (80008ec <main+0x108>)
 800085c:	881b      	ldrh	r3, [r3, #0]
 800085e:	b29b      	uxth	r3, r3
 8000860:	4a24      	ldr	r2, [pc, #144]	@ (80008f4 <main+0x110>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d803      	bhi.n	800086e <main+0x8a>
		{
			sensor1_state = SENSOR_STATE_PRESSED;
 8000866:	4b24      	ldr	r3, [pc, #144]	@ (80008f8 <main+0x114>)
 8000868:	2201      	movs	r2, #1
 800086a:	801a      	strh	r2, [r3, #0]
 800086c:	e002      	b.n	8000874 <main+0x90>
		}
		else
		{
			sensor1_state = SENSOR_STATE_NOT_PRESSED;
 800086e:	4b22      	ldr	r3, [pc, #136]	@ (80008f8 <main+0x114>)
 8000870:	2200      	movs	r2, #0
 8000872:	801a      	strh	r2, [r3, #0]
		}


		if ((adc_data[1] >= SENSOR_PRESSED_THRESHOLD_LOW) && (adc_data[1] <= SENSOR_PRESSED_THRESHOLD_HIGH))
 8000874:	4b1d      	ldr	r3, [pc, #116]	@ (80008ec <main+0x108>)
 8000876:	885b      	ldrh	r3, [r3, #2]
 8000878:	b29b      	uxth	r3, r3
 800087a:	4a1d      	ldr	r2, [pc, #116]	@ (80008f0 <main+0x10c>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d909      	bls.n	8000894 <main+0xb0>
 8000880:	4b1a      	ldr	r3, [pc, #104]	@ (80008ec <main+0x108>)
 8000882:	885b      	ldrh	r3, [r3, #2]
 8000884:	b29b      	uxth	r3, r3
 8000886:	4a1b      	ldr	r2, [pc, #108]	@ (80008f4 <main+0x110>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d803      	bhi.n	8000894 <main+0xb0>
		{
			sensor2_state = SENSOR_STATE_PRESSED;
 800088c:	4b1b      	ldr	r3, [pc, #108]	@ (80008fc <main+0x118>)
 800088e:	2201      	movs	r2, #1
 8000890:	801a      	strh	r2, [r3, #0]
 8000892:	e002      	b.n	800089a <main+0xb6>
		}
		else
		{
			sensor2_state = SENSOR_STATE_NOT_PRESSED;
 8000894:	4b19      	ldr	r3, [pc, #100]	@ (80008fc <main+0x118>)
 8000896:	2200      	movs	r2, #0
 8000898:	801a      	strh	r2, [r3, #0]
		}

		sprintf(uart_buf, "Szenzor1: %s, Szenzor2: %s ",
		            (sensor1_state == SENSOR_STATE_PRESSED) ? "LENYOMVA" : "NINCS LENYOMVA",
 800089a:	4b17      	ldr	r3, [pc, #92]	@ (80008f8 <main+0x114>)
 800089c:	881b      	ldrh	r3, [r3, #0]
 800089e:	b29b      	uxth	r3, r3
		sprintf(uart_buf, "Szenzor1: %s, Szenzor2: %s ",
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d101      	bne.n	80008a8 <main+0xc4>
 80008a4:	4a16      	ldr	r2, [pc, #88]	@ (8000900 <main+0x11c>)
 80008a6:	e000      	b.n	80008aa <main+0xc6>
 80008a8:	4a16      	ldr	r2, [pc, #88]	@ (8000904 <main+0x120>)
		            (sensor2_state == SENSOR_STATE_PRESSED) ? "LENYOMVA" : "NINCS LENYOMVA" );
 80008aa:	4b14      	ldr	r3, [pc, #80]	@ (80008fc <main+0x118>)
 80008ac:	881b      	ldrh	r3, [r3, #0]
 80008ae:	b29b      	uxth	r3, r3
		sprintf(uart_buf, "Szenzor1: %s, Szenzor2: %s ",
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d101      	bne.n	80008b8 <main+0xd4>
 80008b4:	4b12      	ldr	r3, [pc, #72]	@ (8000900 <main+0x11c>)
 80008b6:	e000      	b.n	80008ba <main+0xd6>
 80008b8:	4b12      	ldr	r3, [pc, #72]	@ (8000904 <main+0x120>)
 80008ba:	4913      	ldr	r1, [pc, #76]	@ (8000908 <main+0x124>)
 80008bc:	4813      	ldr	r0, [pc, #76]	@ (800090c <main+0x128>)
 80008be:	f003 ffc5 	bl	800484c <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 80008c2:	4b12      	ldr	r3, [pc, #72]	@ (800090c <main+0x128>)
 80008c4:	0018      	movs	r0, r3
 80008c6:	f7ff fc1d 	bl	8000104 <strlen>
 80008ca:	0003      	movs	r3, r0
 80008cc:	b29a      	uxth	r2, r3
 80008ce:	2301      	movs	r3, #1
 80008d0:	425b      	negs	r3, r3
 80008d2:	490e      	ldr	r1, [pc, #56]	@ (800090c <main+0x128>)
 80008d4:	480e      	ldr	r0, [pc, #56]	@ (8000910 <main+0x12c>)
 80008d6:	f003 fb01 	bl	8003edc <HAL_UART_Transmit>

		HAL_Delay(100);
 80008da:	2064      	movs	r0, #100	@ 0x64
 80008dc:	f000 fcd4 	bl	8001288 <HAL_Delay>
		if ((adc_data[0] >= SENSOR_PRESSED_THRESHOLD_LOW) && (adc_data[0] <= SENSOR_PRESSED_THRESHOLD_HIGH))
 80008e0:	e7b5      	b.n	800084e <main+0x6a>
 80008e2:	46c0      	nop			@ (mov r8, r8)
 80008e4:	200000fc 	.word	0x200000fc
 80008e8:	20000078 	.word	0x20000078
 80008ec:	200001cc 	.word	0x200001cc
 80008f0:	00000b85 	.word	0x00000b85
 80008f4:	00000ce4 	.word	0x00000ce4
 80008f8:	200001d0 	.word	0x200001d0
 80008fc:	200001d2 	.word	0x200001d2
 8000900:	080051a4 	.word	0x080051a4
 8000904:	080051b0 	.word	0x080051b0
 8000908:	080051c0 	.word	0x080051c0
 800090c:	200001d4 	.word	0x200001d4
 8000910:	20000144 	.word	0x20000144

08000914 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000914:	b590      	push	{r4, r7, lr}
 8000916:	b099      	sub	sp, #100	@ 0x64
 8000918:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091a:	242c      	movs	r4, #44	@ 0x2c
 800091c:	193b      	adds	r3, r7, r4
 800091e:	0018      	movs	r0, r3
 8000920:	2334      	movs	r3, #52	@ 0x34
 8000922:	001a      	movs	r2, r3
 8000924:	2100      	movs	r1, #0
 8000926:	f003 ffb3 	bl	8004890 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092a:	231c      	movs	r3, #28
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	0018      	movs	r0, r3
 8000930:	2310      	movs	r3, #16
 8000932:	001a      	movs	r2, r3
 8000934:	2100      	movs	r1, #0
 8000936:	f003 ffab 	bl	8004890 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800093a:	003b      	movs	r3, r7
 800093c:	0018      	movs	r0, r3
 800093e:	231c      	movs	r3, #28
 8000940:	001a      	movs	r2, r3
 8000942:	2100      	movs	r1, #0
 8000944:	f003 ffa4 	bl	8004890 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000948:	0021      	movs	r1, r4
 800094a:	187b      	adds	r3, r7, r1
 800094c:	2212      	movs	r2, #18
 800094e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000950:	187b      	adds	r3, r7, r1
 8000952:	2201      	movs	r2, #1
 8000954:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2201      	movs	r2, #1
 800095a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800095c:	187b      	adds	r3, r7, r1
 800095e:	2210      	movs	r2, #16
 8000960:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2210      	movs	r2, #16
 8000966:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2202      	movs	r2, #2
 800096c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2280      	movs	r2, #128	@ 0x80
 8000972:	0212      	lsls	r2, r2, #8
 8000974:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000976:	187b      	adds	r3, r7, r1
 8000978:	22a0      	movs	r2, #160	@ 0xa0
 800097a:	0392      	lsls	r2, r2, #14
 800097c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 800097e:	187b      	adds	r3, r7, r1
 8000980:	2201      	movs	r2, #1
 8000982:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000984:	187b      	adds	r3, r7, r1
 8000986:	0018      	movs	r0, r3
 8000988:	f001 fd64 	bl	8002454 <HAL_RCC_OscConfig>
 800098c:	1e03      	subs	r3, r0, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000990:	f000 fa30 	bl	8000df4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000994:	211c      	movs	r1, #28
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2207      	movs	r2, #7
 800099a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2202      	movs	r2, #2
 80009a0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	2101      	movs	r1, #1
 80009b2:	0018      	movs	r0, r3
 80009b4:	f002 f8d4 	bl	8002b60 <HAL_RCC_ClockConfig>
 80009b8:	1e03      	subs	r3, r0, #0
 80009ba:	d001      	beq.n	80009c0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80009bc:	f000 fa1a 	bl	8000df4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009c0:	003b      	movs	r3, r7
 80009c2:	2202      	movs	r2, #2
 80009c4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009c6:	003b      	movs	r3, r7
 80009c8:	2200      	movs	r2, #0
 80009ca:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009cc:	003b      	movs	r3, r7
 80009ce:	0018      	movs	r0, r3
 80009d0:	f002 fa32 	bl	8002e38 <HAL_RCCEx_PeriphCLKConfig>
 80009d4:	1e03      	subs	r3, r0, #0
 80009d6:	d001      	beq.n	80009dc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80009d8:	f000 fa0c 	bl	8000df4 <Error_Handler>
  }
}
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	b019      	add	sp, #100	@ 0x64
 80009e2:	bd90      	pop	{r4, r7, pc}

080009e4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	0018      	movs	r0, r3
 80009ee:	230c      	movs	r3, #12
 80009f0:	001a      	movs	r2, r3
 80009f2:	2100      	movs	r1, #0
 80009f4:	f003 ff4c 	bl	8004890 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80009f8:	4b2c      	ldr	r3, [pc, #176]	@ (8000aac <MX_ADC_Init+0xc8>)
 80009fa:	4a2d      	ldr	r2, [pc, #180]	@ (8000ab0 <MX_ADC_Init+0xcc>)
 80009fc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009fe:	4b2b      	ldr	r3, [pc, #172]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000a04:	4b29      	ldr	r3, [pc, #164]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a0a:	4b28      	ldr	r3, [pc, #160]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000a10:	4b26      	ldr	r3, [pc, #152]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000a16:	4b25      	ldr	r3, [pc, #148]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a18:	2208      	movs	r2, #8
 8000a1a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000a1c:	4b23      	ldr	r3, [pc, #140]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000a22:	4b22      	ldr	r3, [pc, #136]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000a28:	4b20      	ldr	r3, [pc, #128]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a34:	4b1d      	ldr	r3, [pc, #116]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a36:	22c2      	movs	r2, #194	@ 0xc2
 8000a38:	32ff      	adds	r2, #255	@ 0xff
 8000a3a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000a42:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a44:	2224      	movs	r2, #36	@ 0x24
 8000a46:	2101      	movs	r1, #1
 8000a48:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a4a:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000a50:	4b16      	ldr	r3, [pc, #88]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a52:	0018      	movs	r0, r3
 8000a54:	f000 fc3c 	bl	80012d0 <HAL_ADC_Init>
 8000a58:	1e03      	subs	r3, r0, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000a5c:	f000 f9ca 	bl	8000df4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a60:	1d3b      	adds	r3, r7, #4
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	2280      	movs	r2, #128	@ 0x80
 8000a6a:	0152      	lsls	r2, r2, #5
 8000a6c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000a6e:	1d3b      	adds	r3, r7, #4
 8000a70:	2206      	movs	r2, #6
 8000a72:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a74:	1d3a      	adds	r2, r7, #4
 8000a76:	4b0d      	ldr	r3, [pc, #52]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a78:	0011      	movs	r1, r2
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f000 fe02 	bl	8001684 <HAL_ADC_ConfigChannel>
 8000a80:	1e03      	subs	r3, r0, #0
 8000a82:	d001      	beq.n	8000a88 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000a84:	f000 f9b6 	bl	8000df4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a8e:	1d3a      	adds	r2, r7, #4
 8000a90:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <MX_ADC_Init+0xc8>)
 8000a92:	0011      	movs	r1, r2
 8000a94:	0018      	movs	r0, r3
 8000a96:	f000 fdf5 	bl	8001684 <HAL_ADC_ConfigChannel>
 8000a9a:	1e03      	subs	r3, r0, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 8000a9e:	f000 f9a9 	bl	8000df4 <Error_Handler>
  /* USER CODE BEGIN ADC_Init 2 */


  /* USER CODE END ADC_Init 2 */

}
 8000aa2:	46c0      	nop			@ (mov r8, r8)
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	b004      	add	sp, #16
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	46c0      	nop			@ (mov r8, r8)
 8000aac:	20000078 	.word	0x20000078
 8000ab0:	40012400 	.word	0x40012400

08000ab4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b096      	sub	sp, #88	@ 0x58
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aba:	2348      	movs	r3, #72	@ 0x48
 8000abc:	18fb      	adds	r3, r7, r3
 8000abe:	0018      	movs	r0, r3
 8000ac0:	2310      	movs	r3, #16
 8000ac2:	001a      	movs	r2, r3
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	f003 fee3 	bl	8004890 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aca:	2340      	movs	r3, #64	@ 0x40
 8000acc:	18fb      	adds	r3, r7, r3
 8000ace:	0018      	movs	r0, r3
 8000ad0:	2308      	movs	r3, #8
 8000ad2:	001a      	movs	r2, r3
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	f003 fedb 	bl	8004890 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ada:	2324      	movs	r3, #36	@ 0x24
 8000adc:	18fb      	adds	r3, r7, r3
 8000ade:	0018      	movs	r0, r3
 8000ae0:	231c      	movs	r3, #28
 8000ae2:	001a      	movs	r2, r3
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	f003 fed3 	bl	8004890 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	0018      	movs	r0, r3
 8000aee:	2320      	movs	r3, #32
 8000af0:	001a      	movs	r2, r3
 8000af2:	2100      	movs	r1, #0
 8000af4:	f003 fecc 	bl	8004890 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000af8:	4b46      	ldr	r3, [pc, #280]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000afa:	4a47      	ldr	r2, [pc, #284]	@ (8000c18 <MX_TIM1_Init+0x164>)
 8000afc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000afe:	4b45      	ldr	r3, [pc, #276]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b04:	4b43      	ldr	r3, [pc, #268]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000b0a:	4b42      	ldr	r3, [pc, #264]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b0c:	4a43      	ldr	r2, [pc, #268]	@ (8000c1c <MX_TIM1_Init+0x168>)
 8000b0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b10:	4b40      	ldr	r3, [pc, #256]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b16:	4b3f      	ldr	r3, [pc, #252]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b1c:	4b3d      	ldr	r3, [pc, #244]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b22:	4b3c      	ldr	r3, [pc, #240]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b24:	0018      	movs	r0, r3
 8000b26:	f002 fa87 	bl	8003038 <HAL_TIM_Base_Init>
 8000b2a:	1e03      	subs	r3, r0, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000b2e:	f000 f961 	bl	8000df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b32:	2148      	movs	r1, #72	@ 0x48
 8000b34:	187b      	adds	r3, r7, r1
 8000b36:	2280      	movs	r2, #128	@ 0x80
 8000b38:	0152      	lsls	r2, r2, #5
 8000b3a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b3c:	187a      	adds	r2, r7, r1
 8000b3e:	4b35      	ldr	r3, [pc, #212]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b40:	0011      	movs	r1, r2
 8000b42:	0018      	movs	r0, r3
 8000b44:	f002 fc9e 	bl	8003484 <HAL_TIM_ConfigClockSource>
 8000b48:	1e03      	subs	r3, r0, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000b4c:	f000 f952 	bl	8000df4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b50:	4b30      	ldr	r3, [pc, #192]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b52:	0018      	movs	r0, r3
 8000b54:	f002 fac0 	bl	80030d8 <HAL_TIM_PWM_Init>
 8000b58:	1e03      	subs	r3, r0, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000b5c:	f000 f94a 	bl	8000df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b60:	2140      	movs	r1, #64	@ 0x40
 8000b62:	187b      	adds	r3, r7, r1
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b68:	187b      	adds	r3, r7, r1
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b6e:	187a      	adds	r2, r7, r1
 8000b70:	4b28      	ldr	r3, [pc, #160]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000b72:	0011      	movs	r1, r2
 8000b74:	0018      	movs	r0, r3
 8000b76:	f003 f8a1 	bl	8003cbc <HAL_TIMEx_MasterConfigSynchronization>
 8000b7a:	1e03      	subs	r3, r0, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8000b7e:	f000 f939 	bl	8000df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b82:	2124      	movs	r1, #36	@ 0x24
 8000b84:	187b      	adds	r3, r7, r1
 8000b86:	2260      	movs	r2, #96	@ 0x60
 8000b88:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b90:	187b      	adds	r3, r7, r1
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b96:	187b      	adds	r3, r7, r1
 8000b98:	2200      	movs	r2, #0
 8000b9a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b9c:	187b      	adds	r3, r7, r1
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	2200      	movs	r2, #0
 8000bac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bae:	1879      	adds	r1, r7, r1
 8000bb0:	4b18      	ldr	r3, [pc, #96]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f002 fb9f 	bl	80032f8 <HAL_TIM_PWM_ConfigChannel>
 8000bba:	1e03      	subs	r3, r0, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8000bbe:	f000 f919 	bl	8000df4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	2200      	movs	r2, #0
 8000bcc:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	2280      	movs	r2, #128	@ 0x80
 8000be4:	0192      	lsls	r2, r2, #6
 8000be6:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000be8:	1d3b      	adds	r3, r7, #4
 8000bea:	2200      	movs	r2, #0
 8000bec:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000bee:	1d3a      	adds	r2, r7, #4
 8000bf0:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000bf2:	0011      	movs	r1, r2
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f003 f8bf 	bl	8003d78 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bfa:	1e03      	subs	r3, r0, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8000bfe:	f000 f8f9 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c02:	4b04      	ldr	r3, [pc, #16]	@ (8000c14 <MX_TIM1_Init+0x160>)
 8000c04:	0018      	movs	r0, r3
 8000c06:	f000 f9c3 	bl	8000f90 <HAL_TIM_MspPostInit>

}
 8000c0a:	46c0      	nop			@ (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b016      	add	sp, #88	@ 0x58
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	200000fc 	.word	0x200000fc
 8000c18:	40012c00 	.word	0x40012c00
 8000c1c:	0000ffff 	.word	0x0000ffff

08000c20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c24:	4b14      	ldr	r3, [pc, #80]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c26:	4a15      	ldr	r2, [pc, #84]	@ (8000c7c <MX_USART2_UART_Init+0x5c>)
 8000c28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c2a:	4b13      	ldr	r3, [pc, #76]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c2c:	22e1      	movs	r2, #225	@ 0xe1
 8000c2e:	0252      	lsls	r2, r2, #9
 8000c30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c32:	4b11      	ldr	r3, [pc, #68]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c38:	4b0f      	ldr	r3, [pc, #60]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c44:	4b0c      	ldr	r3, [pc, #48]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c46:	220c      	movs	r2, #12
 8000c48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c50:	4b09      	ldr	r3, [pc, #36]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c56:	4b08      	ldr	r3, [pc, #32]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c5c:	4b06      	ldr	r3, [pc, #24]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c62:	4b05      	ldr	r3, [pc, #20]	@ (8000c78 <MX_USART2_UART_Init+0x58>)
 8000c64:	0018      	movs	r0, r3
 8000c66:	f003 f8e5 	bl	8003e34 <HAL_UART_Init>
 8000c6a:	1e03      	subs	r3, r0, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c6e:	f000 f8c1 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c72:	46c0      	nop			@ (mov r8, r8)
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000144 	.word	0x20000144
 8000c7c:	40004400 	.word	0x40004400

08000c80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c86:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb8 <MX_DMA_Init+0x38>)
 8000c88:	695a      	ldr	r2, [r3, #20]
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <MX_DMA_Init+0x38>)
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	430a      	orrs	r2, r1
 8000c90:	615a      	str	r2, [r3, #20]
 8000c92:	4b09      	ldr	r3, [pc, #36]	@ (8000cb8 <MX_DMA_Init+0x38>)
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	2201      	movs	r2, #1
 8000c98:	4013      	ands	r3, r2
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Ch1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch1_IRQn, 0, 0);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2009      	movs	r0, #9
 8000ca4:	f001 f858 	bl	8001d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch1_IRQn);
 8000ca8:	2009      	movs	r0, #9
 8000caa:	f001 f86a 	bl	8001d82 <HAL_NVIC_EnableIRQ>

}
 8000cae:	46c0      	nop			@ (mov r8, r8)
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	b002      	add	sp, #8
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	46c0      	nop			@ (mov r8, r8)
 8000cb8:	40021000 	.word	0x40021000

08000cbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b08b      	sub	sp, #44	@ 0x2c
 8000cc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc2:	2414      	movs	r4, #20
 8000cc4:	193b      	adds	r3, r7, r4
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	2314      	movs	r3, #20
 8000cca:	001a      	movs	r2, r3
 8000ccc:	2100      	movs	r1, #0
 8000cce:	f003 fddf 	bl	8004890 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cd2:	4b43      	ldr	r3, [pc, #268]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000cd4:	695a      	ldr	r2, [r3, #20]
 8000cd6:	4b42      	ldr	r3, [pc, #264]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000cd8:	2180      	movs	r1, #128	@ 0x80
 8000cda:	0309      	lsls	r1, r1, #12
 8000cdc:	430a      	orrs	r2, r1
 8000cde:	615a      	str	r2, [r3, #20]
 8000ce0:	4b3f      	ldr	r3, [pc, #252]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000ce2:	695a      	ldr	r2, [r3, #20]
 8000ce4:	2380      	movs	r3, #128	@ 0x80
 8000ce6:	031b      	lsls	r3, r3, #12
 8000ce8:	4013      	ands	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
 8000cec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cee:	4b3c      	ldr	r3, [pc, #240]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000cf0:	695a      	ldr	r2, [r3, #20]
 8000cf2:	4b3b      	ldr	r3, [pc, #236]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000cf4:	2180      	movs	r1, #128	@ 0x80
 8000cf6:	03c9      	lsls	r1, r1, #15
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	615a      	str	r2, [r3, #20]
 8000cfc:	4b38      	ldr	r3, [pc, #224]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000cfe:	695a      	ldr	r2, [r3, #20]
 8000d00:	2380      	movs	r3, #128	@ 0x80
 8000d02:	03db      	lsls	r3, r3, #15
 8000d04:	4013      	ands	r3, r2
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0a:	4b35      	ldr	r3, [pc, #212]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000d0c:	695a      	ldr	r2, [r3, #20]
 8000d0e:	4b34      	ldr	r3, [pc, #208]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000d10:	2180      	movs	r1, #128	@ 0x80
 8000d12:	0289      	lsls	r1, r1, #10
 8000d14:	430a      	orrs	r2, r1
 8000d16:	615a      	str	r2, [r3, #20]
 8000d18:	4b31      	ldr	r3, [pc, #196]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000d1a:	695a      	ldr	r2, [r3, #20]
 8000d1c:	2380      	movs	r3, #128	@ 0x80
 8000d1e:	029b      	lsls	r3, r3, #10
 8000d20:	4013      	ands	r3, r2
 8000d22:	60bb      	str	r3, [r7, #8]
 8000d24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d26:	4b2e      	ldr	r3, [pc, #184]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000d28:	695a      	ldr	r2, [r3, #20]
 8000d2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000d2c:	2180      	movs	r1, #128	@ 0x80
 8000d2e:	02c9      	lsls	r1, r1, #11
 8000d30:	430a      	orrs	r2, r1
 8000d32:	615a      	str	r2, [r3, #20]
 8000d34:	4b2a      	ldr	r3, [pc, #168]	@ (8000de0 <MX_GPIO_Init+0x124>)
 8000d36:	695a      	ldr	r2, [r3, #20]
 8000d38:	2380      	movs	r3, #128	@ 0x80
 8000d3a:	02db      	lsls	r3, r3, #11
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	607b      	str	r3, [r7, #4]
 8000d40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Dir_R_W_LCD_Pin|InfraLedTr1_Pin|InfraLedTr2_Pin, GPIO_PIN_RESET);
 8000d42:	2390      	movs	r3, #144	@ 0x90
 8000d44:	05db      	lsls	r3, r3, #23
 8000d46:	2200      	movs	r2, #0
 8000d48:	2170      	movs	r1, #112	@ 0x70
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f001 fb64 	bl	8002418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS1_LCD_Pin|CS2_LCD_Pin|_RST_LCD_Pin, GPIO_PIN_SET);
 8000d50:	4b24      	ldr	r3, [pc, #144]	@ (8000de4 <MX_GPIO_Init+0x128>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	2107      	movs	r1, #7
 8000d56:	0018      	movs	r0, r3
 8000d58:	f001 fb5e 	bl	8002418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB6_LCD_Pin|DB7_LCD_Pin|D_I_LCD_Pin|E_LCD_Pin
 8000d5c:	4922      	ldr	r1, [pc, #136]	@ (8000de8 <MX_GPIO_Init+0x12c>)
 8000d5e:	4b21      	ldr	r3, [pc, #132]	@ (8000de4 <MX_GPIO_Init+0x128>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	0018      	movs	r0, r3
 8000d64:	f001 fb58 	bl	8002418 <HAL_GPIO_WritePin>
                          |DB0_LCD_Pin|DB1_LCD_Pin|DB2_LCD_Pin|DB3_LCD_Pin
                          |DB4_LCD_Pin|DB5_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d68:	193b      	adds	r3, r7, r4
 8000d6a:	2280      	movs	r2, #128	@ 0x80
 8000d6c:	0192      	lsls	r2, r2, #6
 8000d6e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d70:	193b      	adds	r3, r7, r4
 8000d72:	2284      	movs	r2, #132	@ 0x84
 8000d74:	0392      	lsls	r2, r2, #14
 8000d76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	193b      	adds	r3, r7, r4
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d7e:	193b      	adds	r3, r7, r4
 8000d80:	4a1a      	ldr	r2, [pc, #104]	@ (8000dec <MX_GPIO_Init+0x130>)
 8000d82:	0019      	movs	r1, r3
 8000d84:	0010      	movs	r0, r2
 8000d86:	f001 f9cf 	bl	8002128 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dir_R_W_LCD_Pin InfraLedTr1_Pin InfraLedTr2_Pin */
  GPIO_InitStruct.Pin = Dir_R_W_LCD_Pin|InfraLedTr1_Pin|InfraLedTr2_Pin;
 8000d8a:	193b      	adds	r3, r7, r4
 8000d8c:	2270      	movs	r2, #112	@ 0x70
 8000d8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d90:	193b      	adds	r3, r7, r4
 8000d92:	2201      	movs	r2, #1
 8000d94:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	193b      	adds	r3, r7, r4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9c:	193b      	adds	r3, r7, r4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da2:	193a      	adds	r2, r7, r4
 8000da4:	2390      	movs	r3, #144	@ 0x90
 8000da6:	05db      	lsls	r3, r3, #23
 8000da8:	0011      	movs	r1, r2
 8000daa:	0018      	movs	r0, r3
 8000dac:	f001 f9bc 	bl	8002128 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_LCD_Pin CS2_LCD_Pin _RST_LCD_Pin DB6_LCD_Pin
                           DB7_LCD_Pin D_I_LCD_Pin E_LCD_Pin DB0_LCD_Pin
                           DB1_LCD_Pin DB2_LCD_Pin DB3_LCD_Pin DB4_LCD_Pin
                           DB5_LCD_Pin */
  GPIO_InitStruct.Pin = CS1_LCD_Pin|CS2_LCD_Pin|_RST_LCD_Pin|DB6_LCD_Pin
 8000db0:	0021      	movs	r1, r4
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	4a0e      	ldr	r2, [pc, #56]	@ (8000df0 <MX_GPIO_Init+0x134>)
 8000db6:	601a      	str	r2, [r3, #0]
                          |DB7_LCD_Pin|D_I_LCD_Pin|E_LCD_Pin|DB0_LCD_Pin
                          |DB1_LCD_Pin|DB2_LCD_Pin|DB3_LCD_Pin|DB4_LCD_Pin
                          |DB5_LCD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2201      	movs	r2, #1
 8000dbc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc4:	187b      	adds	r3, r7, r1
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dca:	187b      	adds	r3, r7, r1
 8000dcc:	4a05      	ldr	r2, [pc, #20]	@ (8000de4 <MX_GPIO_Init+0x128>)
 8000dce:	0019      	movs	r1, r3
 8000dd0:	0010      	movs	r0, r2
 8000dd2:	f001 f9a9 	bl	8002128 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dd6:	46c0      	nop			@ (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b00b      	add	sp, #44	@ 0x2c
 8000ddc:	bd90      	pop	{r4, r7, pc}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	40021000 	.word	0x40021000
 8000de4:	48000400 	.word	0x48000400
 8000de8:	00003ff0 	.word	0x00003ff0
 8000dec:	48000800 	.word	0x48000800
 8000df0:	00003ff7 	.word	0x00003ff7

08000df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df8:	b672      	cpsid	i
}
 8000dfa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000dfc:	46c0      	nop			@ (mov r8, r8)
 8000dfe:	e7fd      	b.n	8000dfc <Error_Handler+0x8>

08000e00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e06:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e08:	699a      	ldr	r2, [r3, #24]
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	619a      	str	r2, [r3, #24]
 8000e12:	4b0c      	ldr	r3, [pc, #48]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e14:	699b      	ldr	r3, [r3, #24]
 8000e16:	2201      	movs	r2, #1
 8000e18:	4013      	ands	r3, r2
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e1e:	4b09      	ldr	r3, [pc, #36]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e20:	69da      	ldr	r2, [r3, #28]
 8000e22:	4b08      	ldr	r3, [pc, #32]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e24:	2180      	movs	r1, #128	@ 0x80
 8000e26:	0549      	lsls	r1, r1, #21
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	61da      	str	r2, [r3, #28]
 8000e2c:	4b05      	ldr	r3, [pc, #20]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e2e:	69da      	ldr	r2, [r3, #28]
 8000e30:	2380      	movs	r3, #128	@ 0x80
 8000e32:	055b      	lsls	r3, r3, #21
 8000e34:	4013      	ands	r3, r2
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	b002      	add	sp, #8
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	46c0      	nop			@ (mov r8, r8)
 8000e44:	40021000 	.word	0x40021000

08000e48 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e48:	b590      	push	{r4, r7, lr}
 8000e4a:	b08b      	sub	sp, #44	@ 0x2c
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	2414      	movs	r4, #20
 8000e52:	193b      	adds	r3, r7, r4
 8000e54:	0018      	movs	r0, r3
 8000e56:	2314      	movs	r3, #20
 8000e58:	001a      	movs	r2, r3
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	f003 fd18 	bl	8004890 <memset>
  if(hadc->Instance==ADC1)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a35      	ldr	r2, [pc, #212]	@ (8000f3c <HAL_ADC_MspInit+0xf4>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d163      	bne.n	8000f32 <HAL_ADC_MspInit+0xea>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e6a:	4b35      	ldr	r3, [pc, #212]	@ (8000f40 <HAL_ADC_MspInit+0xf8>)
 8000e6c:	699a      	ldr	r2, [r3, #24]
 8000e6e:	4b34      	ldr	r3, [pc, #208]	@ (8000f40 <HAL_ADC_MspInit+0xf8>)
 8000e70:	2180      	movs	r1, #128	@ 0x80
 8000e72:	0089      	lsls	r1, r1, #2
 8000e74:	430a      	orrs	r2, r1
 8000e76:	619a      	str	r2, [r3, #24]
 8000e78:	4b31      	ldr	r3, [pc, #196]	@ (8000f40 <HAL_ADC_MspInit+0xf8>)
 8000e7a:	699a      	ldr	r2, [r3, #24]
 8000e7c:	2380      	movs	r3, #128	@ 0x80
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e86:	4b2e      	ldr	r3, [pc, #184]	@ (8000f40 <HAL_ADC_MspInit+0xf8>)
 8000e88:	695a      	ldr	r2, [r3, #20]
 8000e8a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f40 <HAL_ADC_MspInit+0xf8>)
 8000e8c:	2180      	movs	r1, #128	@ 0x80
 8000e8e:	0289      	lsls	r1, r1, #10
 8000e90:	430a      	orrs	r2, r1
 8000e92:	615a      	str	r2, [r3, #20]
 8000e94:	4b2a      	ldr	r3, [pc, #168]	@ (8000f40 <HAL_ADC_MspInit+0xf8>)
 8000e96:	695a      	ldr	r2, [r3, #20]
 8000e98:	2380      	movs	r3, #128	@ 0x80
 8000e9a:	029b      	lsls	r3, r3, #10
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = Sens1_Pin|Sens2_Pin;
 8000ea2:	193b      	adds	r3, r7, r4
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ea8:	193b      	adds	r3, r7, r4
 8000eaa:	2203      	movs	r2, #3
 8000eac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	193b      	adds	r3, r7, r4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb4:	193a      	adds	r2, r7, r4
 8000eb6:	2390      	movs	r3, #144	@ 0x90
 8000eb8:	05db      	lsls	r3, r3, #23
 8000eba:	0011      	movs	r1, r2
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f001 f933 	bl	8002128 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000ec2:	4b20      	ldr	r3, [pc, #128]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000ec4:	4a20      	ldr	r2, [pc, #128]	@ (8000f48 <HAL_ADC_MspInit+0x100>)
 8000ec6:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ec8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ece:	4b1d      	ldr	r3, [pc, #116]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000ed6:	2280      	movs	r2, #128	@ 0x80
 8000ed8:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000eda:	4b1a      	ldr	r3, [pc, #104]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000edc:	2280      	movs	r2, #128	@ 0x80
 8000ede:	0052      	lsls	r2, r2, #1
 8000ee0:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ee2:	4b18      	ldr	r3, [pc, #96]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000ee4:	2280      	movs	r2, #128	@ 0x80
 8000ee6:	00d2      	lsls	r2, r2, #3
 8000ee8:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000eea:	4b16      	ldr	r3, [pc, #88]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000eec:	2220      	movs	r2, #32
 8000eee:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000ef0:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000ef6:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f000 ff5f 	bl	8001dbc <HAL_DMA_Init>
 8000efe:	1e03      	subs	r3, r0, #0
 8000f00:	d001      	beq.n	8000f06 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8000f02:	f7ff ff77 	bl	8000df4 <Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH1_ADC);
 8000f06:	4a11      	ldr	r2, [pc, #68]	@ (8000f4c <HAL_ADC_MspInit+0x104>)
 8000f08:	23a8      	movs	r3, #168	@ 0xa8
 8000f0a:	58d3      	ldr	r3, [r2, r3]
 8000f0c:	490f      	ldr	r1, [pc, #60]	@ (8000f4c <HAL_ADC_MspInit+0x104>)
 8000f0e:	220f      	movs	r2, #15
 8000f10:	4393      	bics	r3, r2
 8000f12:	22a8      	movs	r2, #168	@ 0xa8
 8000f14:	508b      	str	r3, [r1, r2]
 8000f16:	4a0d      	ldr	r2, [pc, #52]	@ (8000f4c <HAL_ADC_MspInit+0x104>)
 8000f18:	23a8      	movs	r3, #168	@ 0xa8
 8000f1a:	58d3      	ldr	r3, [r2, r3]
 8000f1c:	490b      	ldr	r1, [pc, #44]	@ (8000f4c <HAL_ADC_MspInit+0x104>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	4313      	orrs	r3, r2
 8000f22:	22a8      	movs	r2, #168	@ 0xa8
 8000f24:	508b      	str	r3, [r1, r2]

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4a06      	ldr	r2, [pc, #24]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000f2a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f2c:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <HAL_ADC_MspInit+0xfc>)
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	46bd      	mov	sp, r7
 8000f36:	b00b      	add	sp, #44	@ 0x2c
 8000f38:	bd90      	pop	{r4, r7, pc}
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	40012400 	.word	0x40012400
 8000f40:	40021000 	.word	0x40021000
 8000f44:	200000b8 	.word	0x200000b8
 8000f48:	40020008 	.word	0x40020008
 8000f4c:	40020000 	.word	0x40020000

08000f50 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f88 <HAL_TIM_Base_MspInit+0x38>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d10d      	bne.n	8000f7e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f62:	4b0a      	ldr	r3, [pc, #40]	@ (8000f8c <HAL_TIM_Base_MspInit+0x3c>)
 8000f64:	699a      	ldr	r2, [r3, #24]
 8000f66:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <HAL_TIM_Base_MspInit+0x3c>)
 8000f68:	2180      	movs	r1, #128	@ 0x80
 8000f6a:	0109      	lsls	r1, r1, #4
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	619a      	str	r2, [r3, #24]
 8000f70:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <HAL_TIM_Base_MspInit+0x3c>)
 8000f72:	699a      	ldr	r2, [r3, #24]
 8000f74:	2380      	movs	r3, #128	@ 0x80
 8000f76:	011b      	lsls	r3, r3, #4
 8000f78:	4013      	ands	r3, r2
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000f7e:	46c0      	nop			@ (mov r8, r8)
 8000f80:	46bd      	mov	sp, r7
 8000f82:	b004      	add	sp, #16
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	46c0      	nop			@ (mov r8, r8)
 8000f88:	40012c00 	.word	0x40012c00
 8000f8c:	40021000 	.word	0x40021000

08000f90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b089      	sub	sp, #36	@ 0x24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f98:	240c      	movs	r4, #12
 8000f9a:	193b      	adds	r3, r7, r4
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	2314      	movs	r3, #20
 8000fa0:	001a      	movs	r2, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	f003 fc74 	bl	8004890 <memset>
  if(htim->Instance==TIM1)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a16      	ldr	r2, [pc, #88]	@ (8001008 <HAL_TIM_MspPostInit+0x78>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d125      	bne.n	8000ffe <HAL_TIM_MspPostInit+0x6e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb2:	4b16      	ldr	r3, [pc, #88]	@ (800100c <HAL_TIM_MspPostInit+0x7c>)
 8000fb4:	695a      	ldr	r2, [r3, #20]
 8000fb6:	4b15      	ldr	r3, [pc, #84]	@ (800100c <HAL_TIM_MspPostInit+0x7c>)
 8000fb8:	2180      	movs	r1, #128	@ 0x80
 8000fba:	0289      	lsls	r1, r1, #10
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	615a      	str	r2, [r3, #20]
 8000fc0:	4b12      	ldr	r3, [pc, #72]	@ (800100c <HAL_TIM_MspPostInit+0x7c>)
 8000fc2:	695a      	ldr	r2, [r3, #20]
 8000fc4:	2380      	movs	r3, #128	@ 0x80
 8000fc6:	029b      	lsls	r3, r3, #10
 8000fc8:	4013      	ands	r3, r2
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PWM_LED_LCD_Pin;
 8000fce:	193b      	adds	r3, r7, r4
 8000fd0:	2280      	movs	r2, #128	@ 0x80
 8000fd2:	0052      	lsls	r2, r2, #1
 8000fd4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd6:	0021      	movs	r1, r4
 8000fd8:	187b      	adds	r3, r7, r1
 8000fda:	2202      	movs	r2, #2
 8000fdc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	187b      	adds	r3, r7, r1
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe4:	187b      	adds	r3, r7, r1
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000fea:	187b      	adds	r3, r7, r1
 8000fec:	2202      	movs	r2, #2
 8000fee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM_LED_LCD_GPIO_Port, &GPIO_InitStruct);
 8000ff0:	187a      	adds	r2, r7, r1
 8000ff2:	2390      	movs	r3, #144	@ 0x90
 8000ff4:	05db      	lsls	r3, r3, #23
 8000ff6:	0011      	movs	r1, r2
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f001 f895 	bl	8002128 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000ffe:	46c0      	nop			@ (mov r8, r8)
 8001000:	46bd      	mov	sp, r7
 8001002:	b009      	add	sp, #36	@ 0x24
 8001004:	bd90      	pop	{r4, r7, pc}
 8001006:	46c0      	nop			@ (mov r8, r8)
 8001008:	40012c00 	.word	0x40012c00
 800100c:	40021000 	.word	0x40021000

08001010 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b08b      	sub	sp, #44	@ 0x2c
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	2414      	movs	r4, #20
 800101a:	193b      	adds	r3, r7, r4
 800101c:	0018      	movs	r0, r3
 800101e:	2314      	movs	r3, #20
 8001020:	001a      	movs	r2, r3
 8001022:	2100      	movs	r1, #0
 8001024:	f003 fc34 	bl	8004890 <memset>
  if(huart->Instance==USART2)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a1c      	ldr	r2, [pc, #112]	@ (80010a0 <HAL_UART_MspInit+0x90>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d132      	bne.n	8001098 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001032:	4b1c      	ldr	r3, [pc, #112]	@ (80010a4 <HAL_UART_MspInit+0x94>)
 8001034:	69da      	ldr	r2, [r3, #28]
 8001036:	4b1b      	ldr	r3, [pc, #108]	@ (80010a4 <HAL_UART_MspInit+0x94>)
 8001038:	2180      	movs	r1, #128	@ 0x80
 800103a:	0289      	lsls	r1, r1, #10
 800103c:	430a      	orrs	r2, r1
 800103e:	61da      	str	r2, [r3, #28]
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <HAL_UART_MspInit+0x94>)
 8001042:	69da      	ldr	r2, [r3, #28]
 8001044:	2380      	movs	r3, #128	@ 0x80
 8001046:	029b      	lsls	r3, r3, #10
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
 800104c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	4b15      	ldr	r3, [pc, #84]	@ (80010a4 <HAL_UART_MspInit+0x94>)
 8001050:	695a      	ldr	r2, [r3, #20]
 8001052:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <HAL_UART_MspInit+0x94>)
 8001054:	2180      	movs	r1, #128	@ 0x80
 8001056:	0289      	lsls	r1, r1, #10
 8001058:	430a      	orrs	r2, r1
 800105a:	615a      	str	r2, [r3, #20]
 800105c:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <HAL_UART_MspInit+0x94>)
 800105e:	695a      	ldr	r2, [r3, #20]
 8001060:	2380      	movs	r3, #128	@ 0x80
 8001062:	029b      	lsls	r3, r3, #10
 8001064:	4013      	ands	r3, r2
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800106a:	0021      	movs	r1, r4
 800106c:	187b      	adds	r3, r7, r1
 800106e:	220c      	movs	r2, #12
 8001070:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001072:	187b      	adds	r3, r7, r1
 8001074:	2202      	movs	r2, #2
 8001076:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	187b      	adds	r3, r7, r1
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107e:	187b      	adds	r3, r7, r1
 8001080:	2200      	movs	r2, #0
 8001082:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001084:	187b      	adds	r3, r7, r1
 8001086:	2201      	movs	r2, #1
 8001088:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108a:	187a      	adds	r2, r7, r1
 800108c:	2390      	movs	r3, #144	@ 0x90
 800108e:	05db      	lsls	r3, r3, #23
 8001090:	0011      	movs	r1, r2
 8001092:	0018      	movs	r0, r3
 8001094:	f001 f848 	bl	8002128 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001098:	46c0      	nop			@ (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	b00b      	add	sp, #44	@ 0x2c
 800109e:	bd90      	pop	{r4, r7, pc}
 80010a0:	40004400 	.word	0x40004400
 80010a4:	40021000 	.word	0x40021000

080010a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ac:	46c0      	nop			@ (mov r8, r8)
 80010ae:	e7fd      	b.n	80010ac <NMI_Handler+0x4>

080010b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b4:	46c0      	nop			@ (mov r8, r8)
 80010b6:	e7fd      	b.n	80010b4 <HardFault_Handler+0x4>

080010b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010bc:	46c0      	nop			@ (mov r8, r8)
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010c6:	46c0      	nop			@ (mov r8, r8)
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d0:	f000 f8be 	bl	8001250 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010d4:	46c0      	nop			@ (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <DMA1_Ch1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Ch1_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch1_IRQn 0 */

  /* USER CODE END DMA1_Ch1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80010e0:	4b03      	ldr	r3, [pc, #12]	@ (80010f0 <DMA1_Ch1_IRQHandler+0x14>)
 80010e2:	0018      	movs	r0, r3
 80010e4:	f000 ff18 	bl	8001f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch1_IRQn 1 */

  /* USER CODE END DMA1_Ch1_IRQn 1 */
}
 80010e8:	46c0      	nop			@ (mov r8, r8)
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	46c0      	nop			@ (mov r8, r8)
 80010f0:	200000b8 	.word	0x200000b8

080010f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010fc:	4a14      	ldr	r2, [pc, #80]	@ (8001150 <_sbrk+0x5c>)
 80010fe:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <_sbrk+0x60>)
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001108:	4b13      	ldr	r3, [pc, #76]	@ (8001158 <_sbrk+0x64>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d102      	bne.n	8001116 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001110:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <_sbrk+0x64>)
 8001112:	4a12      	ldr	r2, [pc, #72]	@ (800115c <_sbrk+0x68>)
 8001114:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001116:	4b10      	ldr	r3, [pc, #64]	@ (8001158 <_sbrk+0x64>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	18d3      	adds	r3, r2, r3
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	429a      	cmp	r2, r3
 8001122:	d207      	bcs.n	8001134 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001124:	f003 fbbc 	bl	80048a0 <__errno>
 8001128:	0003      	movs	r3, r0
 800112a:	220c      	movs	r2, #12
 800112c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800112e:	2301      	movs	r3, #1
 8001130:	425b      	negs	r3, r3
 8001132:	e009      	b.n	8001148 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001134:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <_sbrk+0x64>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800113a:	4b07      	ldr	r3, [pc, #28]	@ (8001158 <_sbrk+0x64>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	18d2      	adds	r2, r2, r3
 8001142:	4b05      	ldr	r3, [pc, #20]	@ (8001158 <_sbrk+0x64>)
 8001144:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001146:	68fb      	ldr	r3, [r7, #12]
}
 8001148:	0018      	movs	r0, r3
 800114a:	46bd      	mov	sp, r7
 800114c:	b006      	add	sp, #24
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20008000 	.word	0x20008000
 8001154:	00000400 	.word	0x00000400
 8001158:	20000238 	.word	0x20000238
 800115c:	20000388 	.word	0x20000388

08001160 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001164:	46c0      	nop			@ (mov r8, r8)
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800116c:	480d      	ldr	r0, [pc, #52]	@ (80011a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800116e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001170:	f7ff fff6 	bl	8001160 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001174:	480c      	ldr	r0, [pc, #48]	@ (80011a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001176:	490d      	ldr	r1, [pc, #52]	@ (80011ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001178:	4a0d      	ldr	r2, [pc, #52]	@ (80011b0 <LoopForever+0xe>)
  movs r3, #0
 800117a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800117c:	e002      	b.n	8001184 <LoopCopyDataInit>

0800117e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800117e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001180:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001182:	3304      	adds	r3, #4

08001184 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001184:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001186:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001188:	d3f9      	bcc.n	800117e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800118a:	4a0a      	ldr	r2, [pc, #40]	@ (80011b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800118c:	4c0a      	ldr	r4, [pc, #40]	@ (80011b8 <LoopForever+0x16>)
  movs r3, #0
 800118e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001190:	e001      	b.n	8001196 <LoopFillZerobss>

08001192 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001192:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001194:	3204      	adds	r2, #4

08001196 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001196:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001198:	d3fb      	bcc.n	8001192 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800119a:	f003 fb87 	bl	80048ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800119e:	f7ff fb21 	bl	80007e4 <main>

080011a2 <LoopForever>:

LoopForever:
    b LoopForever
 80011a2:	e7fe      	b.n	80011a2 <LoopForever>
  ldr   r0, =_estack
 80011a4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80011a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011ac:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80011b0:	08005250 	.word	0x08005250
  ldr r2, =_sbss
 80011b4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80011b8:	20000388 	.word	0x20000388

080011bc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011bc:	e7fe      	b.n	80011bc <ADC1_COMP_IRQHandler>
	...

080011c0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011c4:	4b07      	ldr	r3, [pc, #28]	@ (80011e4 <HAL_Init+0x24>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <HAL_Init+0x24>)
 80011ca:	2110      	movs	r1, #16
 80011cc:	430a      	orrs	r2, r1
 80011ce:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80011d0:	2000      	movs	r0, #0
 80011d2:	f000 f809 	bl	80011e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011d6:	f7ff fe13 	bl	8000e00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011da:	2300      	movs	r3, #0
}
 80011dc:	0018      	movs	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	46c0      	nop			@ (mov r8, r8)
 80011e4:	40022000 	.word	0x40022000

080011e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011f0:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <HAL_InitTick+0x5c>)
 80011f2:	681c      	ldr	r4, [r3, #0]
 80011f4:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <HAL_InitTick+0x60>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	0019      	movs	r1, r3
 80011fa:	23fa      	movs	r3, #250	@ 0xfa
 80011fc:	0098      	lsls	r0, r3, #2
 80011fe:	f7fe ff93 	bl	8000128 <__udivsi3>
 8001202:	0003      	movs	r3, r0
 8001204:	0019      	movs	r1, r3
 8001206:	0020      	movs	r0, r4
 8001208:	f7fe ff8e 	bl	8000128 <__udivsi3>
 800120c:	0003      	movs	r3, r0
 800120e:	0018      	movs	r0, r3
 8001210:	f000 fdc7 	bl	8001da2 <HAL_SYSTICK_Config>
 8001214:	1e03      	subs	r3, r0, #0
 8001216:	d001      	beq.n	800121c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e00f      	b.n	800123c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2b03      	cmp	r3, #3
 8001220:	d80b      	bhi.n	800123a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001222:	6879      	ldr	r1, [r7, #4]
 8001224:	2301      	movs	r3, #1
 8001226:	425b      	negs	r3, r3
 8001228:	2200      	movs	r2, #0
 800122a:	0018      	movs	r0, r3
 800122c:	f000 fd94 	bl	8001d58 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <HAL_InitTick+0x64>)
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
 8001238:	e000      	b.n	800123c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
}
 800123c:	0018      	movs	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	b003      	add	sp, #12
 8001242:	bd90      	pop	{r4, r7, pc}
 8001244:	20000000 	.word	0x20000000
 8001248:	20000008 	.word	0x20000008
 800124c:	20000004 	.word	0x20000004

08001250 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001254:	4b05      	ldr	r3, [pc, #20]	@ (800126c <HAL_IncTick+0x1c>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	001a      	movs	r2, r3
 800125a:	4b05      	ldr	r3, [pc, #20]	@ (8001270 <HAL_IncTick+0x20>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	18d2      	adds	r2, r2, r3
 8001260:	4b03      	ldr	r3, [pc, #12]	@ (8001270 <HAL_IncTick+0x20>)
 8001262:	601a      	str	r2, [r3, #0]
}
 8001264:	46c0      	nop			@ (mov r8, r8)
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	46c0      	nop			@ (mov r8, r8)
 800126c:	20000008 	.word	0x20000008
 8001270:	2000023c 	.word	0x2000023c

08001274 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  return uwTick;
 8001278:	4b02      	ldr	r3, [pc, #8]	@ (8001284 <HAL_GetTick+0x10>)
 800127a:	681b      	ldr	r3, [r3, #0]
}
 800127c:	0018      	movs	r0, r3
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	46c0      	nop			@ (mov r8, r8)
 8001284:	2000023c 	.word	0x2000023c

08001288 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001290:	f7ff fff0 	bl	8001274 <HAL_GetTick>
 8001294:	0003      	movs	r3, r0
 8001296:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	3301      	adds	r3, #1
 80012a0:	d005      	beq.n	80012ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012a2:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <HAL_Delay+0x44>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	001a      	movs	r2, r3
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	189b      	adds	r3, r3, r2
 80012ac:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80012ae:	46c0      	nop			@ (mov r8, r8)
 80012b0:	f7ff ffe0 	bl	8001274 <HAL_GetTick>
 80012b4:	0002      	movs	r2, r0
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	68fa      	ldr	r2, [r7, #12]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d8f7      	bhi.n	80012b0 <HAL_Delay+0x28>
  {
  }
}
 80012c0:	46c0      	nop			@ (mov r8, r8)
 80012c2:	46c0      	nop			@ (mov r8, r8)
 80012c4:	46bd      	mov	sp, r7
 80012c6:	b004      	add	sp, #16
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	46c0      	nop			@ (mov r8, r8)
 80012cc:	20000008 	.word	0x20000008

080012d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012d8:	230f      	movs	r3, #15
 80012da:	18fb      	adds	r3, r7, r3
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d101      	bne.n	80012ee <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e125      	b.n	800153a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10a      	bne.n	800130c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2200      	movs	r2, #0
 80012fa:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2234      	movs	r2, #52	@ 0x34
 8001300:	2100      	movs	r1, #0
 8001302:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	0018      	movs	r0, r3
 8001308:	f7ff fd9e 	bl	8000e48 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001310:	2210      	movs	r2, #16
 8001312:	4013      	ands	r3, r2
 8001314:	d000      	beq.n	8001318 <HAL_ADC_Init+0x48>
 8001316:	e103      	b.n	8001520 <HAL_ADC_Init+0x250>
 8001318:	230f      	movs	r3, #15
 800131a:	18fb      	adds	r3, r7, r3
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d000      	beq.n	8001324 <HAL_ADC_Init+0x54>
 8001322:	e0fd      	b.n	8001520 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	2204      	movs	r2, #4
 800132c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800132e:	d000      	beq.n	8001332 <HAL_ADC_Init+0x62>
 8001330:	e0f6      	b.n	8001520 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001336:	4a83      	ldr	r2, [pc, #524]	@ (8001544 <HAL_ADC_Init+0x274>)
 8001338:	4013      	ands	r3, r2
 800133a:	2202      	movs	r2, #2
 800133c:	431a      	orrs	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	2203      	movs	r2, #3
 800134a:	4013      	ands	r3, r2
 800134c:	2b01      	cmp	r3, #1
 800134e:	d112      	bne.n	8001376 <HAL_ADC_Init+0xa6>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2201      	movs	r2, #1
 8001358:	4013      	ands	r3, r2
 800135a:	2b01      	cmp	r3, #1
 800135c:	d009      	beq.n	8001372 <HAL_ADC_Init+0xa2>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68da      	ldr	r2, [r3, #12]
 8001364:	2380      	movs	r3, #128	@ 0x80
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	401a      	ands	r2, r3
 800136a:	2380      	movs	r3, #128	@ 0x80
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	429a      	cmp	r2, r3
 8001370:	d101      	bne.n	8001376 <HAL_ADC_Init+0xa6>
 8001372:	2301      	movs	r3, #1
 8001374:	e000      	b.n	8001378 <HAL_ADC_Init+0xa8>
 8001376:	2300      	movs	r3, #0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d116      	bne.n	80013aa <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	2218      	movs	r2, #24
 8001384:	4393      	bics	r3, r2
 8001386:	0019      	movs	r1, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689a      	ldr	r2, [r3, #8]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	430a      	orrs	r2, r1
 8001392:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	0899      	lsrs	r1, r3, #2
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685a      	ldr	r2, [r3, #4]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	430a      	orrs	r2, r1
 80013a8:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	68da      	ldr	r2, [r3, #12]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4964      	ldr	r1, [pc, #400]	@ (8001548 <HAL_ADC_Init+0x278>)
 80013b6:	400a      	ands	r2, r1
 80013b8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	7e1b      	ldrb	r3, [r3, #24]
 80013be:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	7e5b      	ldrb	r3, [r3, #25]
 80013c4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013c6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	7e9b      	ldrb	r3, [r3, #26]
 80013cc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80013ce:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d002      	beq.n	80013de <HAL_ADC_Init+0x10e>
 80013d8:	2380      	movs	r3, #128	@ 0x80
 80013da:	015b      	lsls	r3, r3, #5
 80013dc:	e000      	b.n	80013e0 <HAL_ADC_Init+0x110>
 80013de:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80013e0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80013e6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d101      	bne.n	80013f4 <HAL_ADC_Init+0x124>
 80013f0:	2304      	movs	r3, #4
 80013f2:	e000      	b.n	80013f6 <HAL_ADC_Init+0x126>
 80013f4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80013f6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2124      	movs	r1, #36	@ 0x24
 80013fc:	5c5b      	ldrb	r3, [r3, r1]
 80013fe:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001400:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001402:	68ba      	ldr	r2, [r7, #8]
 8001404:	4313      	orrs	r3, r2
 8001406:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	7edb      	ldrb	r3, [r3, #27]
 800140c:	2b01      	cmp	r3, #1
 800140e:	d115      	bne.n	800143c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	7e9b      	ldrb	r3, [r3, #26]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d105      	bne.n	8001424 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	2280      	movs	r2, #128	@ 0x80
 800141c:	0252      	lsls	r2, r2, #9
 800141e:	4313      	orrs	r3, r2
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	e00b      	b.n	800143c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001428:	2220      	movs	r2, #32
 800142a:	431a      	orrs	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001434:	2201      	movs	r2, #1
 8001436:	431a      	orrs	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69da      	ldr	r2, [r3, #28]
 8001440:	23c2      	movs	r3, #194	@ 0xc2
 8001442:	33ff      	adds	r3, #255	@ 0xff
 8001444:	429a      	cmp	r2, r3
 8001446:	d007      	beq.n	8001458 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001450:	4313      	orrs	r3, r2
 8001452:	68ba      	ldr	r2, [r7, #8]
 8001454:	4313      	orrs	r3, r2
 8001456:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	68d9      	ldr	r1, [r3, #12]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	68ba      	ldr	r2, [r7, #8]
 8001464:	430a      	orrs	r2, r1
 8001466:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800146c:	2380      	movs	r3, #128	@ 0x80
 800146e:	055b      	lsls	r3, r3, #21
 8001470:	429a      	cmp	r2, r3
 8001472:	d01b      	beq.n	80014ac <HAL_ADC_Init+0x1dc>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001478:	2b01      	cmp	r3, #1
 800147a:	d017      	beq.n	80014ac <HAL_ADC_Init+0x1dc>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001480:	2b02      	cmp	r3, #2
 8001482:	d013      	beq.n	80014ac <HAL_ADC_Init+0x1dc>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001488:	2b03      	cmp	r3, #3
 800148a:	d00f      	beq.n	80014ac <HAL_ADC_Init+0x1dc>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001490:	2b04      	cmp	r3, #4
 8001492:	d00b      	beq.n	80014ac <HAL_ADC_Init+0x1dc>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001498:	2b05      	cmp	r3, #5
 800149a:	d007      	beq.n	80014ac <HAL_ADC_Init+0x1dc>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014a0:	2b06      	cmp	r3, #6
 80014a2:	d003      	beq.n	80014ac <HAL_ADC_Init+0x1dc>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014a8:	2b07      	cmp	r3, #7
 80014aa:	d112      	bne.n	80014d2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	695a      	ldr	r2, [r3, #20]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2107      	movs	r1, #7
 80014b8:	438a      	bics	r2, r1
 80014ba:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6959      	ldr	r1, [r3, #20]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014c6:	2207      	movs	r2, #7
 80014c8:	401a      	ands	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	4a1c      	ldr	r2, [pc, #112]	@ (800154c <HAL_ADC_Init+0x27c>)
 80014da:	4013      	ands	r3, r2
 80014dc:	68ba      	ldr	r2, [r7, #8]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d10b      	bne.n	80014fa <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2200      	movs	r2, #0
 80014e6:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014ec:	2203      	movs	r2, #3
 80014ee:	4393      	bics	r3, r2
 80014f0:	2201      	movs	r2, #1
 80014f2:	431a      	orrs	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80014f8:	e01c      	b.n	8001534 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014fe:	2212      	movs	r2, #18
 8001500:	4393      	bics	r3, r2
 8001502:	2210      	movs	r2, #16
 8001504:	431a      	orrs	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800150e:	2201      	movs	r2, #1
 8001510:	431a      	orrs	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001516:	230f      	movs	r3, #15
 8001518:	18fb      	adds	r3, r7, r3
 800151a:	2201      	movs	r2, #1
 800151c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800151e:	e009      	b.n	8001534 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001524:	2210      	movs	r2, #16
 8001526:	431a      	orrs	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 800152c:	230f      	movs	r3, #15
 800152e:	18fb      	adds	r3, r7, r3
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001534:	230f      	movs	r3, #15
 8001536:	18fb      	adds	r3, r7, r3
 8001538:	781b      	ldrb	r3, [r3, #0]
}
 800153a:	0018      	movs	r0, r3
 800153c:	46bd      	mov	sp, r7
 800153e:	b004      	add	sp, #16
 8001540:	bd80      	pop	{r7, pc}
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	fffffefd 	.word	0xfffffefd
 8001548:	fffe0219 	.word	0xfffe0219
 800154c:	833fffe7 	.word	0x833fffe7

08001550 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001550:	b590      	push	{r4, r7, lr}
 8001552:	b087      	sub	sp, #28
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800155c:	2317      	movs	r3, #23
 800155e:	18fb      	adds	r3, r7, r3
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2204      	movs	r2, #4
 800156c:	4013      	ands	r3, r2
 800156e:	d15e      	bne.n	800162e <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2234      	movs	r2, #52	@ 0x34
 8001574:	5c9b      	ldrb	r3, [r3, r2]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d101      	bne.n	800157e <HAL_ADC_Start_DMA+0x2e>
 800157a:	2302      	movs	r3, #2
 800157c:	e05e      	b.n	800163c <HAL_ADC_Start_DMA+0xec>
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2234      	movs	r2, #52	@ 0x34
 8001582:	2101      	movs	r1, #1
 8001584:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	7e5b      	ldrb	r3, [r3, #25]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d007      	beq.n	800159e <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800158e:	2317      	movs	r3, #23
 8001590:	18fc      	adds	r4, r7, r3
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	0018      	movs	r0, r3
 8001596:	f000 f983 	bl	80018a0 <ADC_Enable>
 800159a:	0003      	movs	r3, r0
 800159c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800159e:	2317      	movs	r3, #23
 80015a0:	18fb      	adds	r3, r7, r3
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d146      	bne.n	8001636 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015ac:	4a25      	ldr	r2, [pc, #148]	@ (8001644 <HAL_ADC_Start_DMA+0xf4>)
 80015ae:	4013      	ands	r3, r2
 80015b0:	2280      	movs	r2, #128	@ 0x80
 80015b2:	0052      	lsls	r2, r2, #1
 80015b4:	431a      	orrs	r2, r3
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2200      	movs	r2, #0
 80015be:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2234      	movs	r2, #52	@ 0x34
 80015c4:	2100      	movs	r1, #0
 80015c6:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001648 <HAL_ADC_Start_DMA+0xf8>)
 80015ce:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d4:	4a1d      	ldr	r2, [pc, #116]	@ (800164c <HAL_ADC_Start_DMA+0xfc>)
 80015d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015dc:	4a1c      	ldr	r2, [pc, #112]	@ (8001650 <HAL_ADC_Start_DMA+0x100>)
 80015de:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	221c      	movs	r2, #28
 80015e6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	685a      	ldr	r2, [r3, #4]
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2110      	movs	r1, #16
 80015f4:	430a      	orrs	r2, r1
 80015f6:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	68da      	ldr	r2, [r3, #12]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2101      	movs	r1, #1
 8001604:	430a      	orrs	r2, r1
 8001606:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	3340      	adds	r3, #64	@ 0x40
 8001612:	0019      	movs	r1, r3
 8001614:	68ba      	ldr	r2, [r7, #8]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f000 fc18 	bl	8001e4c <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	689a      	ldr	r2, [r3, #8]
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2104      	movs	r1, #4
 8001628:	430a      	orrs	r2, r1
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	e003      	b.n	8001636 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800162e:	2317      	movs	r3, #23
 8001630:	18fb      	adds	r3, r7, r3
 8001632:	2202      	movs	r2, #2
 8001634:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001636:	2317      	movs	r3, #23
 8001638:	18fb      	adds	r3, r7, r3
 800163a:	781b      	ldrb	r3, [r3, #0]
}
 800163c:	0018      	movs	r0, r3
 800163e:	46bd      	mov	sp, r7
 8001640:	b007      	add	sp, #28
 8001642:	bd90      	pop	{r4, r7, pc}
 8001644:	fffff0fe 	.word	0xfffff0fe
 8001648:	080019a9 	.word	0x080019a9
 800164c:	08001a5d 	.word	0x08001a5d
 8001650:	08001a7b 	.word	0x08001a7b

08001654 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800165c:	46c0      	nop			@ (mov r8, r8)
 800165e:	46bd      	mov	sp, r7
 8001660:	b002      	add	sp, #8
 8001662:	bd80      	pop	{r7, pc}

08001664 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800166c:	46c0      	nop			@ (mov r8, r8)
 800166e:	46bd      	mov	sp, r7
 8001670:	b002      	add	sp, #8
 8001672:	bd80      	pop	{r7, pc}

08001674 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800167c:	46c0      	nop			@ (mov r8, r8)
 800167e:	46bd      	mov	sp, r7
 8001680:	b002      	add	sp, #8
 8001682:	bd80      	pop	{r7, pc}

08001684 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800168e:	230f      	movs	r3, #15
 8001690:	18fb      	adds	r3, r7, r3
 8001692:	2200      	movs	r2, #0
 8001694:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001696:	2300      	movs	r3, #0
 8001698:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800169e:	2380      	movs	r3, #128	@ 0x80
 80016a0:	055b      	lsls	r3, r3, #21
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d011      	beq.n	80016ca <HAL_ADC_ConfigChannel+0x46>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d00d      	beq.n	80016ca <HAL_ADC_ConfigChannel+0x46>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d009      	beq.n	80016ca <HAL_ADC_ConfigChannel+0x46>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ba:	2b03      	cmp	r3, #3
 80016bc:	d005      	beq.n	80016ca <HAL_ADC_ConfigChannel+0x46>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c2:	2b04      	cmp	r3, #4
 80016c4:	d001      	beq.n	80016ca <HAL_ADC_ConfigChannel+0x46>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2234      	movs	r2, #52	@ 0x34
 80016ce:	5c9b      	ldrb	r3, [r3, r2]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d101      	bne.n	80016d8 <HAL_ADC_ConfigChannel+0x54>
 80016d4:	2302      	movs	r3, #2
 80016d6:	e0d0      	b.n	800187a <HAL_ADC_ConfigChannel+0x1f6>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2234      	movs	r2, #52	@ 0x34
 80016dc:	2101      	movs	r1, #1
 80016de:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	2204      	movs	r2, #4
 80016e8:	4013      	ands	r3, r2
 80016ea:	d000      	beq.n	80016ee <HAL_ADC_ConfigChannel+0x6a>
 80016ec:	e0b4      	b.n	8001858 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	4a64      	ldr	r2, [pc, #400]	@ (8001884 <HAL_ADC_ConfigChannel+0x200>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d100      	bne.n	80016fa <HAL_ADC_ConfigChannel+0x76>
 80016f8:	e082      	b.n	8001800 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2201      	movs	r2, #1
 8001706:	409a      	lsls	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	430a      	orrs	r2, r1
 800170e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001714:	2380      	movs	r3, #128	@ 0x80
 8001716:	055b      	lsls	r3, r3, #21
 8001718:	429a      	cmp	r2, r3
 800171a:	d037      	beq.n	800178c <HAL_ADC_ConfigChannel+0x108>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001720:	2b01      	cmp	r3, #1
 8001722:	d033      	beq.n	800178c <HAL_ADC_ConfigChannel+0x108>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001728:	2b02      	cmp	r3, #2
 800172a:	d02f      	beq.n	800178c <HAL_ADC_ConfigChannel+0x108>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001730:	2b03      	cmp	r3, #3
 8001732:	d02b      	beq.n	800178c <HAL_ADC_ConfigChannel+0x108>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001738:	2b04      	cmp	r3, #4
 800173a:	d027      	beq.n	800178c <HAL_ADC_ConfigChannel+0x108>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001740:	2b05      	cmp	r3, #5
 8001742:	d023      	beq.n	800178c <HAL_ADC_ConfigChannel+0x108>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001748:	2b06      	cmp	r3, #6
 800174a:	d01f      	beq.n	800178c <HAL_ADC_ConfigChannel+0x108>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001750:	2b07      	cmp	r3, #7
 8001752:	d01b      	beq.n	800178c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	2107      	movs	r1, #7
 8001760:	400b      	ands	r3, r1
 8001762:	429a      	cmp	r2, r3
 8001764:	d012      	beq.n	800178c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	695a      	ldr	r2, [r3, #20]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2107      	movs	r1, #7
 8001772:	438a      	bics	r2, r1
 8001774:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6959      	ldr	r1, [r3, #20]
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	2207      	movs	r2, #7
 8001782:	401a      	ands	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	430a      	orrs	r2, r1
 800178a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b10      	cmp	r3, #16
 8001792:	d007      	beq.n	80017a4 <HAL_ADC_ConfigChannel+0x120>
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2b11      	cmp	r3, #17
 800179a:	d003      	beq.n	80017a4 <HAL_ADC_ConfigChannel+0x120>
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2b12      	cmp	r3, #18
 80017a2:	d163      	bne.n	800186c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80017a4:	4b38      	ldr	r3, [pc, #224]	@ (8001888 <HAL_ADC_ConfigChannel+0x204>)
 80017a6:	6819      	ldr	r1, [r3, #0]
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2b10      	cmp	r3, #16
 80017ae:	d009      	beq.n	80017c4 <HAL_ADC_ConfigChannel+0x140>
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2b11      	cmp	r3, #17
 80017b6:	d102      	bne.n	80017be <HAL_ADC_ConfigChannel+0x13a>
 80017b8:	2380      	movs	r3, #128	@ 0x80
 80017ba:	03db      	lsls	r3, r3, #15
 80017bc:	e004      	b.n	80017c8 <HAL_ADC_ConfigChannel+0x144>
 80017be:	2380      	movs	r3, #128	@ 0x80
 80017c0:	045b      	lsls	r3, r3, #17
 80017c2:	e001      	b.n	80017c8 <HAL_ADC_ConfigChannel+0x144>
 80017c4:	2380      	movs	r3, #128	@ 0x80
 80017c6:	041b      	lsls	r3, r3, #16
 80017c8:	4a2f      	ldr	r2, [pc, #188]	@ (8001888 <HAL_ADC_ConfigChannel+0x204>)
 80017ca:	430b      	orrs	r3, r1
 80017cc:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b10      	cmp	r3, #16
 80017d4:	d14a      	bne.n	800186c <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017d6:	4b2d      	ldr	r3, [pc, #180]	@ (800188c <HAL_ADC_ConfigChannel+0x208>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	492d      	ldr	r1, [pc, #180]	@ (8001890 <HAL_ADC_ConfigChannel+0x20c>)
 80017dc:	0018      	movs	r0, r3
 80017de:	f7fe fca3 	bl	8000128 <__udivsi3>
 80017e2:	0003      	movs	r3, r0
 80017e4:	001a      	movs	r2, r3
 80017e6:	0013      	movs	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	189b      	adds	r3, r3, r2
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017f0:	e002      	b.n	80017f8 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d1f9      	bne.n	80017f2 <HAL_ADC_ConfigChannel+0x16e>
 80017fe:	e035      	b.n	800186c <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2101      	movs	r1, #1
 800180c:	4099      	lsls	r1, r3
 800180e:	000b      	movs	r3, r1
 8001810:	43d9      	mvns	r1, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	400a      	ands	r2, r1
 8001818:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2b10      	cmp	r3, #16
 8001820:	d007      	beq.n	8001832 <HAL_ADC_ConfigChannel+0x1ae>
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2b11      	cmp	r3, #17
 8001828:	d003      	beq.n	8001832 <HAL_ADC_ConfigChannel+0x1ae>
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2b12      	cmp	r3, #18
 8001830:	d11c      	bne.n	800186c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001832:	4b15      	ldr	r3, [pc, #84]	@ (8001888 <HAL_ADC_ConfigChannel+0x204>)
 8001834:	6819      	ldr	r1, [r3, #0]
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	2b10      	cmp	r3, #16
 800183c:	d007      	beq.n	800184e <HAL_ADC_ConfigChannel+0x1ca>
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2b11      	cmp	r3, #17
 8001844:	d101      	bne.n	800184a <HAL_ADC_ConfigChannel+0x1c6>
 8001846:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <HAL_ADC_ConfigChannel+0x210>)
 8001848:	e002      	b.n	8001850 <HAL_ADC_ConfigChannel+0x1cc>
 800184a:	4b13      	ldr	r3, [pc, #76]	@ (8001898 <HAL_ADC_ConfigChannel+0x214>)
 800184c:	e000      	b.n	8001850 <HAL_ADC_ConfigChannel+0x1cc>
 800184e:	4b13      	ldr	r3, [pc, #76]	@ (800189c <HAL_ADC_ConfigChannel+0x218>)
 8001850:	4a0d      	ldr	r2, [pc, #52]	@ (8001888 <HAL_ADC_ConfigChannel+0x204>)
 8001852:	400b      	ands	r3, r1
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	e009      	b.n	800186c <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800185c:	2220      	movs	r2, #32
 800185e:	431a      	orrs	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001864:	230f      	movs	r3, #15
 8001866:	18fb      	adds	r3, r7, r3
 8001868:	2201      	movs	r2, #1
 800186a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2234      	movs	r2, #52	@ 0x34
 8001870:	2100      	movs	r1, #0
 8001872:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001874:	230f      	movs	r3, #15
 8001876:	18fb      	adds	r3, r7, r3
 8001878:	781b      	ldrb	r3, [r3, #0]
}
 800187a:	0018      	movs	r0, r3
 800187c:	46bd      	mov	sp, r7
 800187e:	b004      	add	sp, #16
 8001880:	bd80      	pop	{r7, pc}
 8001882:	46c0      	nop			@ (mov r8, r8)
 8001884:	00001001 	.word	0x00001001
 8001888:	40012708 	.word	0x40012708
 800188c:	20000000 	.word	0x20000000
 8001890:	000f4240 	.word	0x000f4240
 8001894:	ffbfffff 	.word	0xffbfffff
 8001898:	feffffff 	.word	0xfeffffff
 800189c:	ff7fffff 	.word	0xff7fffff

080018a0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	2203      	movs	r2, #3
 80018b8:	4013      	ands	r3, r2
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d112      	bne.n	80018e4 <ADC_Enable+0x44>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2201      	movs	r2, #1
 80018c6:	4013      	ands	r3, r2
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d009      	beq.n	80018e0 <ADC_Enable+0x40>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	68da      	ldr	r2, [r3, #12]
 80018d2:	2380      	movs	r3, #128	@ 0x80
 80018d4:	021b      	lsls	r3, r3, #8
 80018d6:	401a      	ands	r2, r3
 80018d8:	2380      	movs	r3, #128	@ 0x80
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	429a      	cmp	r2, r3
 80018de:	d101      	bne.n	80018e4 <ADC_Enable+0x44>
 80018e0:	2301      	movs	r3, #1
 80018e2:	e000      	b.n	80018e6 <ADC_Enable+0x46>
 80018e4:	2300      	movs	r3, #0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d152      	bne.n	8001990 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	4a2a      	ldr	r2, [pc, #168]	@ (800199c <ADC_Enable+0xfc>)
 80018f2:	4013      	ands	r3, r2
 80018f4:	d00d      	beq.n	8001912 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018fa:	2210      	movs	r2, #16
 80018fc:	431a      	orrs	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001906:	2201      	movs	r2, #1
 8001908:	431a      	orrs	r2, r3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e03f      	b.n	8001992 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689a      	ldr	r2, [r3, #8]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2101      	movs	r1, #1
 800191e:	430a      	orrs	r2, r1
 8001920:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001922:	4b1f      	ldr	r3, [pc, #124]	@ (80019a0 <ADC_Enable+0x100>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	491f      	ldr	r1, [pc, #124]	@ (80019a4 <ADC_Enable+0x104>)
 8001928:	0018      	movs	r0, r3
 800192a:	f7fe fbfd 	bl	8000128 <__udivsi3>
 800192e:	0003      	movs	r3, r0
 8001930:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001932:	e002      	b.n	800193a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	3b01      	subs	r3, #1
 8001938:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d1f9      	bne.n	8001934 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001940:	f7ff fc98 	bl	8001274 <HAL_GetTick>
 8001944:	0003      	movs	r3, r0
 8001946:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001948:	e01b      	b.n	8001982 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800194a:	f7ff fc93 	bl	8001274 <HAL_GetTick>
 800194e:	0002      	movs	r2, r0
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d914      	bls.n	8001982 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2201      	movs	r2, #1
 8001960:	4013      	ands	r3, r2
 8001962:	2b01      	cmp	r3, #1
 8001964:	d00d      	beq.n	8001982 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800196a:	2210      	movs	r2, #16
 800196c:	431a      	orrs	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001976:	2201      	movs	r2, #1
 8001978:	431a      	orrs	r2, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e007      	b.n	8001992 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2201      	movs	r2, #1
 800198a:	4013      	ands	r3, r2
 800198c:	2b01      	cmp	r3, #1
 800198e:	d1dc      	bne.n	800194a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	0018      	movs	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	b004      	add	sp, #16
 8001998:	bd80      	pop	{r7, pc}
 800199a:	46c0      	nop			@ (mov r8, r8)
 800199c:	80000017 	.word	0x80000017
 80019a0:	20000000 	.word	0x20000000
 80019a4:	000f4240 	.word	0x000f4240

080019a8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019ba:	2250      	movs	r2, #80	@ 0x50
 80019bc:	4013      	ands	r3, r2
 80019be:	d140      	bne.n	8001a42 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019c4:	2280      	movs	r2, #128	@ 0x80
 80019c6:	0092      	lsls	r2, r2, #2
 80019c8:	431a      	orrs	r2, r3
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68da      	ldr	r2, [r3, #12]
 80019d4:	23c0      	movs	r3, #192	@ 0xc0
 80019d6:	011b      	lsls	r3, r3, #4
 80019d8:	4013      	ands	r3, r2
 80019da:	d12d      	bne.n	8001a38 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d129      	bne.n	8001a38 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2208      	movs	r2, #8
 80019ec:	4013      	ands	r3, r2
 80019ee:	2b08      	cmp	r3, #8
 80019f0:	d122      	bne.n	8001a38 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	2204      	movs	r2, #4
 80019fa:	4013      	ands	r3, r2
 80019fc:	d110      	bne.n	8001a20 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	685a      	ldr	r2, [r3, #4]
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	210c      	movs	r1, #12
 8001a0a:	438a      	bics	r2, r1
 8001a0c:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a12:	4a11      	ldr	r2, [pc, #68]	@ (8001a58 <ADC_DMAConvCplt+0xb0>)
 8001a14:	4013      	ands	r3, r2
 8001a16:	2201      	movs	r2, #1
 8001a18:	431a      	orrs	r2, r3
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a1e:	e00b      	b.n	8001a38 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a24:	2220      	movs	r2, #32
 8001a26:	431a      	orrs	r2, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	639a      	str	r2, [r3, #56]	@ 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a30:	2201      	movs	r2, #1
 8001a32:	431a      	orrs	r2, r3
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f7ff fe0a 	bl	8001654 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001a40:	e005      	b.n	8001a4e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	0010      	movs	r0, r2
 8001a4c:	4798      	blx	r3
}
 8001a4e:	46c0      	nop			@ (mov r8, r8)
 8001a50:	46bd      	mov	sp, r7
 8001a52:	b004      	add	sp, #16
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	46c0      	nop			@ (mov r8, r8)
 8001a58:	fffffefe 	.word	0xfffffefe

08001a5c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a68:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f7ff fdf9 	bl	8001664 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a72:	46c0      	nop			@ (mov r8, r8)
 8001a74:	46bd      	mov	sp, r7
 8001a76:	b004      	add	sp, #16
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b084      	sub	sp, #16
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a86:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a8c:	2240      	movs	r2, #64	@ 0x40
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a98:	2204      	movs	r2, #4
 8001a9a:	431a      	orrs	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	0018      	movs	r0, r3
 8001aa4:	f7ff fde6 	bl	8001674 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001aa8:	46c0      	nop			@ (mov r8, r8)
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	b004      	add	sp, #16
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ab8:	2317      	movs	r3, #23
 8001aba:	18fb      	adds	r3, r7, r3
 8001abc:	2200      	movs	r2, #0
 8001abe:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2234      	movs	r2, #52	@ 0x34
 8001acc:	5c9b      	ldrb	r3, [r3, r2]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d101      	bne.n	8001ad6 <HAL_ADCEx_Calibration_Start+0x26>
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	e08d      	b.n	8001bf2 <HAL_ADCEx_Calibration_Start+0x142>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2234      	movs	r2, #52	@ 0x34
 8001ada:	2101      	movs	r1, #1
 8001adc:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	2203      	movs	r2, #3
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d112      	bne.n	8001b12 <HAL_ADCEx_Calibration_Start+0x62>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2201      	movs	r2, #1
 8001af4:	4013      	ands	r3, r2
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d009      	beq.n	8001b0e <HAL_ADCEx_Calibration_Start+0x5e>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	68da      	ldr	r2, [r3, #12]
 8001b00:	2380      	movs	r3, #128	@ 0x80
 8001b02:	021b      	lsls	r3, r3, #8
 8001b04:	401a      	ands	r2, r3
 8001b06:	2380      	movs	r3, #128	@ 0x80
 8001b08:	021b      	lsls	r3, r3, #8
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d101      	bne.n	8001b12 <HAL_ADCEx_Calibration_Start+0x62>
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e000      	b.n	8001b14 <HAL_ADCEx_Calibration_Start+0x64>
 8001b12:	2300      	movs	r3, #0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d15b      	bne.n	8001bd0 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b1c:	4a37      	ldr	r2, [pc, #220]	@ (8001bfc <HAL_ADCEx_Calibration_Start+0x14c>)
 8001b1e:	4013      	ands	r3, r2
 8001b20:	2202      	movs	r2, #2
 8001b22:	431a      	orrs	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	2203      	movs	r2, #3
 8001b30:	4013      	ands	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68da      	ldr	r2, [r3, #12]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2103      	movs	r1, #3
 8001b40:	438a      	bics	r2, r1
 8001b42:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	689a      	ldr	r2, [r3, #8]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2180      	movs	r1, #128	@ 0x80
 8001b50:	0609      	lsls	r1, r1, #24
 8001b52:	430a      	orrs	r2, r1
 8001b54:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001b56:	f7ff fb8d 	bl	8001274 <HAL_GetTick>
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001b5e:	e01d      	b.n	8001b9c <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001b60:	f7ff fb88 	bl	8001274 <HAL_GetTick>
 8001b64:	0002      	movs	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d916      	bls.n	8001b9c <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	0fdb      	lsrs	r3, r3, #31
 8001b76:	07da      	lsls	r2, r3, #31
 8001b78:	2380      	movs	r3, #128	@ 0x80
 8001b7a:	061b      	lsls	r3, r3, #24
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d10d      	bne.n	8001b9c <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b84:	2212      	movs	r2, #18
 8001b86:	4393      	bics	r3, r2
 8001b88:	2210      	movs	r2, #16
 8001b8a:	431a      	orrs	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	639a      	str	r2, [r3, #56]	@ 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2234      	movs	r2, #52	@ 0x34
 8001b94:	2100      	movs	r1, #0
 8001b96:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e02a      	b.n	8001bf2 <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	0fdb      	lsrs	r3, r3, #31
 8001ba4:	07da      	lsls	r2, r3, #31
 8001ba6:	2380      	movs	r3, #128	@ 0x80
 8001ba8:	061b      	lsls	r3, r3, #24
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d0d8      	beq.n	8001b60 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68d9      	ldr	r1, [r3, #12]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bc2:	2203      	movs	r2, #3
 8001bc4:	4393      	bics	r3, r2
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	431a      	orrs	r2, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	639a      	str	r2, [r3, #56]	@ 0x38
 8001bce:	e009      	b.n	8001be4 <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bd4:	2220      	movs	r2, #32
 8001bd6:	431a      	orrs	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001bdc:	2317      	movs	r3, #23
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	2201      	movs	r2, #1
 8001be2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2234      	movs	r2, #52	@ 0x34
 8001be8:	2100      	movs	r1, #0
 8001bea:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001bec:	2317      	movs	r3, #23
 8001bee:	18fb      	adds	r3, r7, r3
 8001bf0:	781b      	ldrb	r3, [r3, #0]
}
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	b006      	add	sp, #24
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	46c0      	nop			@ (mov r8, r8)
 8001bfc:	fffffefd 	.word	0xfffffefd

08001c00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	0002      	movs	r2, r0
 8001c08:	1dfb      	adds	r3, r7, #7
 8001c0a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c0c:	1dfb      	adds	r3, r7, #7
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c12:	d809      	bhi.n	8001c28 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c14:	1dfb      	adds	r3, r7, #7
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	001a      	movs	r2, r3
 8001c1a:	231f      	movs	r3, #31
 8001c1c:	401a      	ands	r2, r3
 8001c1e:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <__NVIC_EnableIRQ+0x30>)
 8001c20:	2101      	movs	r1, #1
 8001c22:	4091      	lsls	r1, r2
 8001c24:	000a      	movs	r2, r1
 8001c26:	601a      	str	r2, [r3, #0]
  }
}
 8001c28:	46c0      	nop			@ (mov r8, r8)
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	b002      	add	sp, #8
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	e000e100 	.word	0xe000e100

08001c34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c34:	b590      	push	{r4, r7, lr}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	0002      	movs	r2, r0
 8001c3c:	6039      	str	r1, [r7, #0]
 8001c3e:	1dfb      	adds	r3, r7, #7
 8001c40:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c42:	1dfb      	adds	r3, r7, #7
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c48:	d828      	bhi.n	8001c9c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c4a:	4a2f      	ldr	r2, [pc, #188]	@ (8001d08 <__NVIC_SetPriority+0xd4>)
 8001c4c:	1dfb      	adds	r3, r7, #7
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	b25b      	sxtb	r3, r3
 8001c52:	089b      	lsrs	r3, r3, #2
 8001c54:	33c0      	adds	r3, #192	@ 0xc0
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	589b      	ldr	r3, [r3, r2]
 8001c5a:	1dfa      	adds	r2, r7, #7
 8001c5c:	7812      	ldrb	r2, [r2, #0]
 8001c5e:	0011      	movs	r1, r2
 8001c60:	2203      	movs	r2, #3
 8001c62:	400a      	ands	r2, r1
 8001c64:	00d2      	lsls	r2, r2, #3
 8001c66:	21ff      	movs	r1, #255	@ 0xff
 8001c68:	4091      	lsls	r1, r2
 8001c6a:	000a      	movs	r2, r1
 8001c6c:	43d2      	mvns	r2, r2
 8001c6e:	401a      	ands	r2, r3
 8001c70:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	019b      	lsls	r3, r3, #6
 8001c76:	22ff      	movs	r2, #255	@ 0xff
 8001c78:	401a      	ands	r2, r3
 8001c7a:	1dfb      	adds	r3, r7, #7
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	0018      	movs	r0, r3
 8001c80:	2303      	movs	r3, #3
 8001c82:	4003      	ands	r3, r0
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c88:	481f      	ldr	r0, [pc, #124]	@ (8001d08 <__NVIC_SetPriority+0xd4>)
 8001c8a:	1dfb      	adds	r3, r7, #7
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	b25b      	sxtb	r3, r3
 8001c90:	089b      	lsrs	r3, r3, #2
 8001c92:	430a      	orrs	r2, r1
 8001c94:	33c0      	adds	r3, #192	@ 0xc0
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001c9a:	e031      	b.n	8001d00 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001d0c <__NVIC_SetPriority+0xd8>)
 8001c9e:	1dfb      	adds	r3, r7, #7
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	230f      	movs	r3, #15
 8001ca6:	400b      	ands	r3, r1
 8001ca8:	3b08      	subs	r3, #8
 8001caa:	089b      	lsrs	r3, r3, #2
 8001cac:	3306      	adds	r3, #6
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	18d3      	adds	r3, r2, r3
 8001cb2:	3304      	adds	r3, #4
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	1dfa      	adds	r2, r7, #7
 8001cb8:	7812      	ldrb	r2, [r2, #0]
 8001cba:	0011      	movs	r1, r2
 8001cbc:	2203      	movs	r2, #3
 8001cbe:	400a      	ands	r2, r1
 8001cc0:	00d2      	lsls	r2, r2, #3
 8001cc2:	21ff      	movs	r1, #255	@ 0xff
 8001cc4:	4091      	lsls	r1, r2
 8001cc6:	000a      	movs	r2, r1
 8001cc8:	43d2      	mvns	r2, r2
 8001cca:	401a      	ands	r2, r3
 8001ccc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	019b      	lsls	r3, r3, #6
 8001cd2:	22ff      	movs	r2, #255	@ 0xff
 8001cd4:	401a      	ands	r2, r3
 8001cd6:	1dfb      	adds	r3, r7, #7
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	0018      	movs	r0, r3
 8001cdc:	2303      	movs	r3, #3
 8001cde:	4003      	ands	r3, r0
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ce4:	4809      	ldr	r0, [pc, #36]	@ (8001d0c <__NVIC_SetPriority+0xd8>)
 8001ce6:	1dfb      	adds	r3, r7, #7
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	001c      	movs	r4, r3
 8001cec:	230f      	movs	r3, #15
 8001cee:	4023      	ands	r3, r4
 8001cf0:	3b08      	subs	r3, #8
 8001cf2:	089b      	lsrs	r3, r3, #2
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	3306      	adds	r3, #6
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	18c3      	adds	r3, r0, r3
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	601a      	str	r2, [r3, #0]
}
 8001d00:	46c0      	nop			@ (mov r8, r8)
 8001d02:	46bd      	mov	sp, r7
 8001d04:	b003      	add	sp, #12
 8001d06:	bd90      	pop	{r4, r7, pc}
 8001d08:	e000e100 	.word	0xe000e100
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	1e5a      	subs	r2, r3, #1
 8001d1c:	2380      	movs	r3, #128	@ 0x80
 8001d1e:	045b      	lsls	r3, r3, #17
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d301      	bcc.n	8001d28 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d24:	2301      	movs	r3, #1
 8001d26:	e010      	b.n	8001d4a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d28:	4b0a      	ldr	r3, [pc, #40]	@ (8001d54 <SysTick_Config+0x44>)
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	3a01      	subs	r2, #1
 8001d2e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d30:	2301      	movs	r3, #1
 8001d32:	425b      	negs	r3, r3
 8001d34:	2103      	movs	r1, #3
 8001d36:	0018      	movs	r0, r3
 8001d38:	f7ff ff7c 	bl	8001c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d3c:	4b05      	ldr	r3, [pc, #20]	@ (8001d54 <SysTick_Config+0x44>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d42:	4b04      	ldr	r3, [pc, #16]	@ (8001d54 <SysTick_Config+0x44>)
 8001d44:	2207      	movs	r2, #7
 8001d46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b002      	add	sp, #8
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	46c0      	nop			@ (mov r8, r8)
 8001d54:	e000e010 	.word	0xe000e010

08001d58 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60b9      	str	r1, [r7, #8]
 8001d60:	607a      	str	r2, [r7, #4]
 8001d62:	210f      	movs	r1, #15
 8001d64:	187b      	adds	r3, r7, r1
 8001d66:	1c02      	adds	r2, r0, #0
 8001d68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	187b      	adds	r3, r7, r1
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	b25b      	sxtb	r3, r3
 8001d72:	0011      	movs	r1, r2
 8001d74:	0018      	movs	r0, r3
 8001d76:	f7ff ff5d 	bl	8001c34 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001d7a:	46c0      	nop			@ (mov r8, r8)
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	b004      	add	sp, #16
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	0002      	movs	r2, r0
 8001d8a:	1dfb      	adds	r3, r7, #7
 8001d8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d8e:	1dfb      	adds	r3, r7, #7
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	b25b      	sxtb	r3, r3
 8001d94:	0018      	movs	r0, r3
 8001d96:	f7ff ff33 	bl	8001c00 <__NVIC_EnableIRQ>
}
 8001d9a:	46c0      	nop			@ (mov r8, r8)
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	b002      	add	sp, #8
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	0018      	movs	r0, r3
 8001dae:	f7ff ffaf 	bl	8001d10 <SysTick_Config>
 8001db2:	0003      	movs	r3, r0
}
 8001db4:	0018      	movs	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	b002      	add	sp, #8
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e036      	b.n	8001e40 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2221      	movs	r2, #33	@ 0x21
 8001dd6:	2102      	movs	r1, #2
 8001dd8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	4a18      	ldr	r2, [pc, #96]	@ (8001e48 <HAL_DMA_Init+0x8c>)
 8001de6:	4013      	ands	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001df2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	695b      	ldr	r3, [r3, #20]
 8001e04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	69db      	ldr	r3, [r3, #28]
 8001e10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	0018      	movs	r0, r3
 8001e24:	f000 f946 	bl	80020b4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2221      	movs	r2, #33	@ 0x21
 8001e32:	2101      	movs	r1, #1
 8001e34:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2220      	movs	r2, #32
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	0018      	movs	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	b004      	add	sp, #16
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	ffffc00f 	.word	0xffffc00f

08001e4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
 8001e58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e5a:	2317      	movs	r3, #23
 8001e5c:	18fb      	adds	r3, r7, r3
 8001e5e:	2200      	movs	r2, #0
 8001e60:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2220      	movs	r2, #32
 8001e66:	5c9b      	ldrb	r3, [r3, r2]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d101      	bne.n	8001e70 <HAL_DMA_Start_IT+0x24>
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	e04f      	b.n	8001f10 <HAL_DMA_Start_IT+0xc4>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2220      	movs	r2, #32
 8001e74:	2101      	movs	r1, #1
 8001e76:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2221      	movs	r2, #33	@ 0x21
 8001e7c:	5c9b      	ldrb	r3, [r3, r2]
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d13a      	bne.n	8001efa <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2221      	movs	r2, #33	@ 0x21
 8001e88:	2102      	movs	r1, #2
 8001e8a:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	438a      	bics	r2, r1
 8001ea0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	68b9      	ldr	r1, [r7, #8]
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f000 f8d7 	bl	800205c <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d008      	beq.n	8001ec8 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	210e      	movs	r1, #14
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	e00f      	b.n	8001ee8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	210a      	movs	r1, #10
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2104      	movs	r1, #4
 8001ee4:	438a      	bics	r2, r1
 8001ee6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	e007      	b.n	8001f0a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2220      	movs	r2, #32
 8001efe:	2100      	movs	r1, #0
 8001f00:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001f02:	2317      	movs	r3, #23
 8001f04:	18fb      	adds	r3, r7, r3
 8001f06:	2202      	movs	r2, #2
 8001f08:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001f0a:	2317      	movs	r3, #23
 8001f0c:	18fb      	adds	r3, r7, r3
 8001f0e:	781b      	ldrb	r3, [r3, #0]
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b006      	add	sp, #24
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f34:	2204      	movs	r2, #4
 8001f36:	409a      	lsls	r2, r3
 8001f38:	0013      	movs	r3, r2
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d024      	beq.n	8001f8a <HAL_DMA_IRQHandler+0x72>
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	2204      	movs	r2, #4
 8001f44:	4013      	ands	r3, r2
 8001f46:	d020      	beq.n	8001f8a <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2220      	movs	r2, #32
 8001f50:	4013      	ands	r3, r2
 8001f52:	d107      	bne.n	8001f64 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2104      	movs	r1, #4
 8001f60:	438a      	bics	r2, r1
 8001f62:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f6c:	2104      	movs	r1, #4
 8001f6e:	4091      	lsls	r1, r2
 8001f70:	000a      	movs	r2, r1
 8001f72:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d100      	bne.n	8001f7e <HAL_DMA_IRQHandler+0x66>
 8001f7c:	e06a      	b.n	8002054 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	0010      	movs	r0, r2
 8001f86:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001f88:	e064      	b.n	8002054 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	2202      	movs	r2, #2
 8001f90:	409a      	lsls	r2, r3
 8001f92:	0013      	movs	r3, r2
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	4013      	ands	r3, r2
 8001f98:	d02b      	beq.n	8001ff2 <HAL_DMA_IRQHandler+0xda>
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	d027      	beq.n	8001ff2 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2220      	movs	r2, #32
 8001faa:	4013      	ands	r3, r2
 8001fac:	d10b      	bne.n	8001fc6 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	210a      	movs	r1, #10
 8001fba:	438a      	bics	r2, r1
 8001fbc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2221      	movs	r2, #33	@ 0x21
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fce:	2102      	movs	r1, #2
 8001fd0:	4091      	lsls	r1, r2
 8001fd2:	000a      	movs	r2, r1
 8001fd4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2220      	movs	r2, #32
 8001fda:	2100      	movs	r1, #0
 8001fdc:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d036      	beq.n	8002054 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	0010      	movs	r0, r2
 8001fee:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001ff0:	e030      	b.n	8002054 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff6:	2208      	movs	r2, #8
 8001ff8:	409a      	lsls	r2, r3
 8001ffa:	0013      	movs	r3, r2
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	4013      	ands	r3, r2
 8002000:	d028      	beq.n	8002054 <HAL_DMA_IRQHandler+0x13c>
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	2208      	movs	r2, #8
 8002006:	4013      	ands	r3, r2
 8002008:	d024      	beq.n	8002054 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	210e      	movs	r1, #14
 8002016:	438a      	bics	r2, r1
 8002018:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002022:	2101      	movs	r1, #1
 8002024:	4091      	lsls	r1, r2
 8002026:	000a      	movs	r2, r1
 8002028:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2201      	movs	r2, #1
 800202e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2221      	movs	r2, #33	@ 0x21
 8002034:	2101      	movs	r1, #1
 8002036:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2220      	movs	r2, #32
 800203c:	2100      	movs	r1, #0
 800203e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	0010      	movs	r0, r2
 8002050:	4798      	blx	r3
    }
  }
}
 8002052:	e7ff      	b.n	8002054 <HAL_DMA_IRQHandler+0x13c>
 8002054:	46c0      	nop			@ (mov r8, r8)
 8002056:	46bd      	mov	sp, r7
 8002058:	b004      	add	sp, #16
 800205a:	bd80      	pop	{r7, pc}

0800205c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
 8002068:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002072:	2101      	movs	r1, #1
 8002074:	4091      	lsls	r1, r2
 8002076:	000a      	movs	r2, r1
 8002078:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b10      	cmp	r3, #16
 8002088:	d108      	bne.n	800209c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800209a:	e007      	b.n	80020ac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68ba      	ldr	r2, [r7, #8]
 80020a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	60da      	str	r2, [r3, #12]
}
 80020ac:	46c0      	nop			@ (mov r8, r8)
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b004      	add	sp, #16
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	001a      	movs	r2, r3
 80020c2:	4b14      	ldr	r3, [pc, #80]	@ (8002114 <DMA_CalcBaseAndBitshift+0x60>)
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d810      	bhi.n	80020ea <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a12      	ldr	r2, [pc, #72]	@ (8002118 <DMA_CalcBaseAndBitshift+0x64>)
 80020ce:	4694      	mov	ip, r2
 80020d0:	4463      	add	r3, ip
 80020d2:	2114      	movs	r1, #20
 80020d4:	0018      	movs	r0, r3
 80020d6:	f7fe f827 	bl	8000128 <__udivsi3>
 80020da:	0003      	movs	r3, r0
 80020dc:	009a      	lsls	r2, r3, #2
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a0d      	ldr	r2, [pc, #52]	@ (800211c <DMA_CalcBaseAndBitshift+0x68>)
 80020e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80020e8:	e00f      	b.n	800210a <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002120 <DMA_CalcBaseAndBitshift+0x6c>)
 80020f0:	4694      	mov	ip, r2
 80020f2:	4463      	add	r3, ip
 80020f4:	2114      	movs	r1, #20
 80020f6:	0018      	movs	r0, r3
 80020f8:	f7fe f816 	bl	8000128 <__udivsi3>
 80020fc:	0003      	movs	r3, r0
 80020fe:	009a      	lsls	r2, r3, #2
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a07      	ldr	r2, [pc, #28]	@ (8002124 <DMA_CalcBaseAndBitshift+0x70>)
 8002108:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800210a:	46c0      	nop			@ (mov r8, r8)
 800210c:	46bd      	mov	sp, r7
 800210e:	b002      	add	sp, #8
 8002110:	bd80      	pop	{r7, pc}
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	40020407 	.word	0x40020407
 8002118:	bffdfff8 	.word	0xbffdfff8
 800211c:	40020000 	.word	0x40020000
 8002120:	bffdfbf8 	.word	0xbffdfbf8
 8002124:	40020400 	.word	0x40020400

08002128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002132:	2300      	movs	r3, #0
 8002134:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002136:	e155      	b.n	80023e4 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2101      	movs	r1, #1
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	4091      	lsls	r1, r2
 8002142:	000a      	movs	r2, r1
 8002144:	4013      	ands	r3, r2
 8002146:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d100      	bne.n	8002150 <HAL_GPIO_Init+0x28>
 800214e:	e146      	b.n	80023de <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2203      	movs	r2, #3
 8002156:	4013      	ands	r3, r2
 8002158:	2b01      	cmp	r3, #1
 800215a:	d005      	beq.n	8002168 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2203      	movs	r2, #3
 8002162:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002164:	2b02      	cmp	r3, #2
 8002166:	d130      	bne.n	80021ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	2203      	movs	r2, #3
 8002174:	409a      	lsls	r2, r3
 8002176:	0013      	movs	r3, r2
 8002178:	43da      	mvns	r2, r3
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	4013      	ands	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	68da      	ldr	r2, [r3, #12]
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	409a      	lsls	r2, r3
 800218a:	0013      	movs	r3, r2
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	4313      	orrs	r3, r2
 8002190:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800219e:	2201      	movs	r2, #1
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	409a      	lsls	r2, r3
 80021a4:	0013      	movs	r3, r2
 80021a6:	43da      	mvns	r2, r3
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	4013      	ands	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	091b      	lsrs	r3, r3, #4
 80021b4:	2201      	movs	r2, #1
 80021b6:	401a      	ands	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	409a      	lsls	r2, r3
 80021bc:	0013      	movs	r3, r2
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2203      	movs	r2, #3
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b03      	cmp	r3, #3
 80021d4:	d017      	beq.n	8002206 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	2203      	movs	r2, #3
 80021e2:	409a      	lsls	r2, r3
 80021e4:	0013      	movs	r3, r2
 80021e6:	43da      	mvns	r2, r3
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	409a      	lsls	r2, r3
 80021f8:	0013      	movs	r3, r2
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2203      	movs	r2, #3
 800220c:	4013      	ands	r3, r2
 800220e:	2b02      	cmp	r3, #2
 8002210:	d123      	bne.n	800225a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	08da      	lsrs	r2, r3, #3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3208      	adds	r2, #8
 800221a:	0092      	lsls	r2, r2, #2
 800221c:	58d3      	ldr	r3, [r2, r3]
 800221e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	2207      	movs	r2, #7
 8002224:	4013      	ands	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	220f      	movs	r2, #15
 800222a:	409a      	lsls	r2, r3
 800222c:	0013      	movs	r3, r2
 800222e:	43da      	mvns	r2, r3
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	4013      	ands	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	691a      	ldr	r2, [r3, #16]
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	2107      	movs	r1, #7
 800223e:	400b      	ands	r3, r1
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	409a      	lsls	r2, r3
 8002244:	0013      	movs	r3, r2
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4313      	orrs	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	08da      	lsrs	r2, r3, #3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	3208      	adds	r2, #8
 8002254:	0092      	lsls	r2, r2, #2
 8002256:	6939      	ldr	r1, [r7, #16]
 8002258:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	2203      	movs	r2, #3
 8002266:	409a      	lsls	r2, r3
 8002268:	0013      	movs	r3, r2
 800226a:	43da      	mvns	r2, r3
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	4013      	ands	r3, r2
 8002270:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2203      	movs	r2, #3
 8002278:	401a      	ands	r2, r3
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	409a      	lsls	r2, r3
 8002280:	0013      	movs	r3, r2
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4313      	orrs	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685a      	ldr	r2, [r3, #4]
 8002292:	23c0      	movs	r3, #192	@ 0xc0
 8002294:	029b      	lsls	r3, r3, #10
 8002296:	4013      	ands	r3, r2
 8002298:	d100      	bne.n	800229c <HAL_GPIO_Init+0x174>
 800229a:	e0a0      	b.n	80023de <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800229c:	4b57      	ldr	r3, [pc, #348]	@ (80023fc <HAL_GPIO_Init+0x2d4>)
 800229e:	699a      	ldr	r2, [r3, #24]
 80022a0:	4b56      	ldr	r3, [pc, #344]	@ (80023fc <HAL_GPIO_Init+0x2d4>)
 80022a2:	2101      	movs	r1, #1
 80022a4:	430a      	orrs	r2, r1
 80022a6:	619a      	str	r2, [r3, #24]
 80022a8:	4b54      	ldr	r3, [pc, #336]	@ (80023fc <HAL_GPIO_Init+0x2d4>)
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	2201      	movs	r2, #1
 80022ae:	4013      	ands	r3, r2
 80022b0:	60bb      	str	r3, [r7, #8]
 80022b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022b4:	4a52      	ldr	r2, [pc, #328]	@ (8002400 <HAL_GPIO_Init+0x2d8>)
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	089b      	lsrs	r3, r3, #2
 80022ba:	3302      	adds	r3, #2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	589b      	ldr	r3, [r3, r2]
 80022c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	2203      	movs	r2, #3
 80022c6:	4013      	ands	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	220f      	movs	r2, #15
 80022cc:	409a      	lsls	r2, r3
 80022ce:	0013      	movs	r3, r2
 80022d0:	43da      	mvns	r2, r3
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	2390      	movs	r3, #144	@ 0x90
 80022dc:	05db      	lsls	r3, r3, #23
 80022de:	429a      	cmp	r2, r3
 80022e0:	d019      	beq.n	8002316 <HAL_GPIO_Init+0x1ee>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a47      	ldr	r2, [pc, #284]	@ (8002404 <HAL_GPIO_Init+0x2dc>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d013      	beq.n	8002312 <HAL_GPIO_Init+0x1ea>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a46      	ldr	r2, [pc, #280]	@ (8002408 <HAL_GPIO_Init+0x2e0>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d00d      	beq.n	800230e <HAL_GPIO_Init+0x1e6>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a45      	ldr	r2, [pc, #276]	@ (800240c <HAL_GPIO_Init+0x2e4>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d007      	beq.n	800230a <HAL_GPIO_Init+0x1e2>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a44      	ldr	r2, [pc, #272]	@ (8002410 <HAL_GPIO_Init+0x2e8>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d101      	bne.n	8002306 <HAL_GPIO_Init+0x1de>
 8002302:	2304      	movs	r3, #4
 8002304:	e008      	b.n	8002318 <HAL_GPIO_Init+0x1f0>
 8002306:	2305      	movs	r3, #5
 8002308:	e006      	b.n	8002318 <HAL_GPIO_Init+0x1f0>
 800230a:	2303      	movs	r3, #3
 800230c:	e004      	b.n	8002318 <HAL_GPIO_Init+0x1f0>
 800230e:	2302      	movs	r3, #2
 8002310:	e002      	b.n	8002318 <HAL_GPIO_Init+0x1f0>
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <HAL_GPIO_Init+0x1f0>
 8002316:	2300      	movs	r3, #0
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	2103      	movs	r1, #3
 800231c:	400a      	ands	r2, r1
 800231e:	0092      	lsls	r2, r2, #2
 8002320:	4093      	lsls	r3, r2
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	4313      	orrs	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002328:	4935      	ldr	r1, [pc, #212]	@ (8002400 <HAL_GPIO_Init+0x2d8>)
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	089b      	lsrs	r3, r3, #2
 800232e:	3302      	adds	r3, #2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002336:	4b37      	ldr	r3, [pc, #220]	@ (8002414 <HAL_GPIO_Init+0x2ec>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	43da      	mvns	r2, r3
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4013      	ands	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	2380      	movs	r3, #128	@ 0x80
 800234c:	035b      	lsls	r3, r3, #13
 800234e:	4013      	ands	r3, r2
 8002350:	d003      	beq.n	800235a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	4313      	orrs	r3, r2
 8002358:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800235a:	4b2e      	ldr	r3, [pc, #184]	@ (8002414 <HAL_GPIO_Init+0x2ec>)
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002360:	4b2c      	ldr	r3, [pc, #176]	@ (8002414 <HAL_GPIO_Init+0x2ec>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	43da      	mvns	r2, r3
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4013      	ands	r3, r2
 800236e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	2380      	movs	r3, #128	@ 0x80
 8002376:	039b      	lsls	r3, r3, #14
 8002378:	4013      	ands	r3, r2
 800237a:	d003      	beq.n	8002384 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	4313      	orrs	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002384:	4b23      	ldr	r3, [pc, #140]	@ (8002414 <HAL_GPIO_Init+0x2ec>)
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800238a:	4b22      	ldr	r3, [pc, #136]	@ (8002414 <HAL_GPIO_Init+0x2ec>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	43da      	mvns	r2, r3
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	4013      	ands	r3, r2
 8002398:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685a      	ldr	r2, [r3, #4]
 800239e:	2380      	movs	r3, #128	@ 0x80
 80023a0:	029b      	lsls	r3, r3, #10
 80023a2:	4013      	ands	r3, r2
 80023a4:	d003      	beq.n	80023ae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023ae:	4b19      	ldr	r3, [pc, #100]	@ (8002414 <HAL_GPIO_Init+0x2ec>)
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80023b4:	4b17      	ldr	r3, [pc, #92]	@ (8002414 <HAL_GPIO_Init+0x2ec>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	43da      	mvns	r2, r3
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	4013      	ands	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685a      	ldr	r2, [r3, #4]
 80023c8:	2380      	movs	r3, #128	@ 0x80
 80023ca:	025b      	lsls	r3, r3, #9
 80023cc:	4013      	ands	r3, r2
 80023ce:	d003      	beq.n	80023d8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002414 <HAL_GPIO_Init+0x2ec>)
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	3301      	adds	r3, #1
 80023e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	40da      	lsrs	r2, r3
 80023ec:	1e13      	subs	r3, r2, #0
 80023ee:	d000      	beq.n	80023f2 <HAL_GPIO_Init+0x2ca>
 80023f0:	e6a2      	b.n	8002138 <HAL_GPIO_Init+0x10>
  } 
}
 80023f2:	46c0      	nop			@ (mov r8, r8)
 80023f4:	46c0      	nop			@ (mov r8, r8)
 80023f6:	46bd      	mov	sp, r7
 80023f8:	b006      	add	sp, #24
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40021000 	.word	0x40021000
 8002400:	40010000 	.word	0x40010000
 8002404:	48000400 	.word	0x48000400
 8002408:	48000800 	.word	0x48000800
 800240c:	48000c00 	.word	0x48000c00
 8002410:	48001000 	.word	0x48001000
 8002414:	40010400 	.word	0x40010400

08002418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	0008      	movs	r0, r1
 8002422:	0011      	movs	r1, r2
 8002424:	1cbb      	adds	r3, r7, #2
 8002426:	1c02      	adds	r2, r0, #0
 8002428:	801a      	strh	r2, [r3, #0]
 800242a:	1c7b      	adds	r3, r7, #1
 800242c:	1c0a      	adds	r2, r1, #0
 800242e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002430:	1c7b      	adds	r3, r7, #1
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d004      	beq.n	8002442 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002438:	1cbb      	adds	r3, r7, #2
 800243a:	881a      	ldrh	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002440:	e003      	b.n	800244a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002442:	1cbb      	adds	r3, r7, #2
 8002444:	881a      	ldrh	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	46bd      	mov	sp, r7
 800244e:	b002      	add	sp, #8
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d102      	bne.n	8002468 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	f000 fb76 	bl	8002b54 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2201      	movs	r2, #1
 800246e:	4013      	ands	r3, r2
 8002470:	d100      	bne.n	8002474 <HAL_RCC_OscConfig+0x20>
 8002472:	e08e      	b.n	8002592 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002474:	4bc5      	ldr	r3, [pc, #788]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	220c      	movs	r2, #12
 800247a:	4013      	ands	r3, r2
 800247c:	2b04      	cmp	r3, #4
 800247e:	d00e      	beq.n	800249e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002480:	4bc2      	ldr	r3, [pc, #776]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	220c      	movs	r2, #12
 8002486:	4013      	ands	r3, r2
 8002488:	2b08      	cmp	r3, #8
 800248a:	d117      	bne.n	80024bc <HAL_RCC_OscConfig+0x68>
 800248c:	4bbf      	ldr	r3, [pc, #764]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	23c0      	movs	r3, #192	@ 0xc0
 8002492:	025b      	lsls	r3, r3, #9
 8002494:	401a      	ands	r2, r3
 8002496:	2380      	movs	r3, #128	@ 0x80
 8002498:	025b      	lsls	r3, r3, #9
 800249a:	429a      	cmp	r2, r3
 800249c:	d10e      	bne.n	80024bc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800249e:	4bbb      	ldr	r3, [pc, #748]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	2380      	movs	r3, #128	@ 0x80
 80024a4:	029b      	lsls	r3, r3, #10
 80024a6:	4013      	ands	r3, r2
 80024a8:	d100      	bne.n	80024ac <HAL_RCC_OscConfig+0x58>
 80024aa:	e071      	b.n	8002590 <HAL_RCC_OscConfig+0x13c>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d000      	beq.n	80024b6 <HAL_RCC_OscConfig+0x62>
 80024b4:	e06c      	b.n	8002590 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	f000 fb4c 	bl	8002b54 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d107      	bne.n	80024d4 <HAL_RCC_OscConfig+0x80>
 80024c4:	4bb1      	ldr	r3, [pc, #708]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4bb0      	ldr	r3, [pc, #704]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80024ca:	2180      	movs	r1, #128	@ 0x80
 80024cc:	0249      	lsls	r1, r1, #9
 80024ce:	430a      	orrs	r2, r1
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	e02f      	b.n	8002534 <HAL_RCC_OscConfig+0xe0>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d10c      	bne.n	80024f6 <HAL_RCC_OscConfig+0xa2>
 80024dc:	4bab      	ldr	r3, [pc, #684]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4baa      	ldr	r3, [pc, #680]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80024e2:	49ab      	ldr	r1, [pc, #684]	@ (8002790 <HAL_RCC_OscConfig+0x33c>)
 80024e4:	400a      	ands	r2, r1
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	4ba8      	ldr	r3, [pc, #672]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	4ba7      	ldr	r3, [pc, #668]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80024ee:	49a9      	ldr	r1, [pc, #676]	@ (8002794 <HAL_RCC_OscConfig+0x340>)
 80024f0:	400a      	ands	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	e01e      	b.n	8002534 <HAL_RCC_OscConfig+0xe0>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	2b05      	cmp	r3, #5
 80024fc:	d10e      	bne.n	800251c <HAL_RCC_OscConfig+0xc8>
 80024fe:	4ba3      	ldr	r3, [pc, #652]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	4ba2      	ldr	r3, [pc, #648]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002504:	2180      	movs	r1, #128	@ 0x80
 8002506:	02c9      	lsls	r1, r1, #11
 8002508:	430a      	orrs	r2, r1
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	4b9f      	ldr	r3, [pc, #636]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4b9e      	ldr	r3, [pc, #632]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002512:	2180      	movs	r1, #128	@ 0x80
 8002514:	0249      	lsls	r1, r1, #9
 8002516:	430a      	orrs	r2, r1
 8002518:	601a      	str	r2, [r3, #0]
 800251a:	e00b      	b.n	8002534 <HAL_RCC_OscConfig+0xe0>
 800251c:	4b9b      	ldr	r3, [pc, #620]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4b9a      	ldr	r3, [pc, #616]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002522:	499b      	ldr	r1, [pc, #620]	@ (8002790 <HAL_RCC_OscConfig+0x33c>)
 8002524:	400a      	ands	r2, r1
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	4b98      	ldr	r3, [pc, #608]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4b97      	ldr	r3, [pc, #604]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 800252e:	4999      	ldr	r1, [pc, #612]	@ (8002794 <HAL_RCC_OscConfig+0x340>)
 8002530:	400a      	ands	r2, r1
 8002532:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d014      	beq.n	8002566 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253c:	f7fe fe9a 	bl	8001274 <HAL_GetTick>
 8002540:	0003      	movs	r3, r0
 8002542:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002544:	e008      	b.n	8002558 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002546:	f7fe fe95 	bl	8001274 <HAL_GetTick>
 800254a:	0002      	movs	r2, r0
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b64      	cmp	r3, #100	@ 0x64
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e2fd      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002558:	4b8c      	ldr	r3, [pc, #560]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	2380      	movs	r3, #128	@ 0x80
 800255e:	029b      	lsls	r3, r3, #10
 8002560:	4013      	ands	r3, r2
 8002562:	d0f0      	beq.n	8002546 <HAL_RCC_OscConfig+0xf2>
 8002564:	e015      	b.n	8002592 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002566:	f7fe fe85 	bl	8001274 <HAL_GetTick>
 800256a:	0003      	movs	r3, r0
 800256c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002570:	f7fe fe80 	bl	8001274 <HAL_GetTick>
 8002574:	0002      	movs	r2, r0
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b64      	cmp	r3, #100	@ 0x64
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e2e8      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002582:	4b82      	ldr	r3, [pc, #520]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	2380      	movs	r3, #128	@ 0x80
 8002588:	029b      	lsls	r3, r3, #10
 800258a:	4013      	ands	r3, r2
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x11c>
 800258e:	e000      	b.n	8002592 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002590:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2202      	movs	r2, #2
 8002598:	4013      	ands	r3, r2
 800259a:	d100      	bne.n	800259e <HAL_RCC_OscConfig+0x14a>
 800259c:	e06c      	b.n	8002678 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800259e:	4b7b      	ldr	r3, [pc, #492]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	220c      	movs	r2, #12
 80025a4:	4013      	ands	r3, r2
 80025a6:	d00e      	beq.n	80025c6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80025a8:	4b78      	ldr	r3, [pc, #480]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	220c      	movs	r2, #12
 80025ae:	4013      	ands	r3, r2
 80025b0:	2b08      	cmp	r3, #8
 80025b2:	d11f      	bne.n	80025f4 <HAL_RCC_OscConfig+0x1a0>
 80025b4:	4b75      	ldr	r3, [pc, #468]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80025b6:	685a      	ldr	r2, [r3, #4]
 80025b8:	23c0      	movs	r3, #192	@ 0xc0
 80025ba:	025b      	lsls	r3, r3, #9
 80025bc:	401a      	ands	r2, r3
 80025be:	2380      	movs	r3, #128	@ 0x80
 80025c0:	021b      	lsls	r3, r3, #8
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d116      	bne.n	80025f4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025c6:	4b71      	ldr	r3, [pc, #452]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2202      	movs	r2, #2
 80025cc:	4013      	ands	r3, r2
 80025ce:	d005      	beq.n	80025dc <HAL_RCC_OscConfig+0x188>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d001      	beq.n	80025dc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e2bb      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025dc:	4b6b      	ldr	r3, [pc, #428]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	22f8      	movs	r2, #248	@ 0xf8
 80025e2:	4393      	bics	r3, r2
 80025e4:	0019      	movs	r1, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	00da      	lsls	r2, r3, #3
 80025ec:	4b67      	ldr	r3, [pc, #412]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80025ee:	430a      	orrs	r2, r1
 80025f0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025f2:	e041      	b.n	8002678 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d024      	beq.n	8002646 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025fc:	4b63      	ldr	r3, [pc, #396]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	4b62      	ldr	r3, [pc, #392]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002602:	2101      	movs	r1, #1
 8002604:	430a      	orrs	r2, r1
 8002606:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002608:	f7fe fe34 	bl	8001274 <HAL_GetTick>
 800260c:	0003      	movs	r3, r0
 800260e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002610:	e008      	b.n	8002624 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002612:	f7fe fe2f 	bl	8001274 <HAL_GetTick>
 8002616:	0002      	movs	r2, r0
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e297      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002624:	4b59      	ldr	r3, [pc, #356]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2202      	movs	r2, #2
 800262a:	4013      	ands	r3, r2
 800262c:	d0f1      	beq.n	8002612 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800262e:	4b57      	ldr	r3, [pc, #348]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	22f8      	movs	r2, #248	@ 0xf8
 8002634:	4393      	bics	r3, r2
 8002636:	0019      	movs	r1, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	00da      	lsls	r2, r3, #3
 800263e:	4b53      	ldr	r3, [pc, #332]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002640:	430a      	orrs	r2, r1
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	e018      	b.n	8002678 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002646:	4b51      	ldr	r3, [pc, #324]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	4b50      	ldr	r3, [pc, #320]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 800264c:	2101      	movs	r1, #1
 800264e:	438a      	bics	r2, r1
 8002650:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002652:	f7fe fe0f 	bl	8001274 <HAL_GetTick>
 8002656:	0003      	movs	r3, r0
 8002658:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800265a:	e008      	b.n	800266e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800265c:	f7fe fe0a 	bl	8001274 <HAL_GetTick>
 8002660:	0002      	movs	r2, r0
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	2b02      	cmp	r3, #2
 8002668:	d901      	bls.n	800266e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e272      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800266e:	4b47      	ldr	r3, [pc, #284]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2202      	movs	r2, #2
 8002674:	4013      	ands	r3, r2
 8002676:	d1f1      	bne.n	800265c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2208      	movs	r2, #8
 800267e:	4013      	ands	r3, r2
 8002680:	d036      	beq.n	80026f0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d019      	beq.n	80026be <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800268a:	4b40      	ldr	r3, [pc, #256]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 800268c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800268e:	4b3f      	ldr	r3, [pc, #252]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002690:	2101      	movs	r1, #1
 8002692:	430a      	orrs	r2, r1
 8002694:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002696:	f7fe fded 	bl	8001274 <HAL_GetTick>
 800269a:	0003      	movs	r3, r0
 800269c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026a0:	f7fe fde8 	bl	8001274 <HAL_GetTick>
 80026a4:	0002      	movs	r2, r0
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e250      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026b2:	4b36      	ldr	r3, [pc, #216]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80026b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b6:	2202      	movs	r2, #2
 80026b8:	4013      	ands	r3, r2
 80026ba:	d0f1      	beq.n	80026a0 <HAL_RCC_OscConfig+0x24c>
 80026bc:	e018      	b.n	80026f0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026be:	4b33      	ldr	r3, [pc, #204]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80026c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026c2:	4b32      	ldr	r3, [pc, #200]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80026c4:	2101      	movs	r1, #1
 80026c6:	438a      	bics	r2, r1
 80026c8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ca:	f7fe fdd3 	bl	8001274 <HAL_GetTick>
 80026ce:	0003      	movs	r3, r0
 80026d0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d4:	f7fe fdce 	bl	8001274 <HAL_GetTick>
 80026d8:	0002      	movs	r2, r0
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e236      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026e6:	4b29      	ldr	r3, [pc, #164]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 80026e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ea:	2202      	movs	r2, #2
 80026ec:	4013      	ands	r3, r2
 80026ee:	d1f1      	bne.n	80026d4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2204      	movs	r2, #4
 80026f6:	4013      	ands	r3, r2
 80026f8:	d100      	bne.n	80026fc <HAL_RCC_OscConfig+0x2a8>
 80026fa:	e0b5      	b.n	8002868 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026fc:	201f      	movs	r0, #31
 80026fe:	183b      	adds	r3, r7, r0
 8002700:	2200      	movs	r2, #0
 8002702:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002704:	4b21      	ldr	r3, [pc, #132]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002706:	69da      	ldr	r2, [r3, #28]
 8002708:	2380      	movs	r3, #128	@ 0x80
 800270a:	055b      	lsls	r3, r3, #21
 800270c:	4013      	ands	r3, r2
 800270e:	d110      	bne.n	8002732 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002710:	4b1e      	ldr	r3, [pc, #120]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002712:	69da      	ldr	r2, [r3, #28]
 8002714:	4b1d      	ldr	r3, [pc, #116]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002716:	2180      	movs	r1, #128	@ 0x80
 8002718:	0549      	lsls	r1, r1, #21
 800271a:	430a      	orrs	r2, r1
 800271c:	61da      	str	r2, [r3, #28]
 800271e:	4b1b      	ldr	r3, [pc, #108]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002720:	69da      	ldr	r2, [r3, #28]
 8002722:	2380      	movs	r3, #128	@ 0x80
 8002724:	055b      	lsls	r3, r3, #21
 8002726:	4013      	ands	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800272c:	183b      	adds	r3, r7, r0
 800272e:	2201      	movs	r2, #1
 8002730:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002732:	4b19      	ldr	r3, [pc, #100]	@ (8002798 <HAL_RCC_OscConfig+0x344>)
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	2380      	movs	r3, #128	@ 0x80
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	4013      	ands	r3, r2
 800273c:	d11a      	bne.n	8002774 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800273e:	4b16      	ldr	r3, [pc, #88]	@ (8002798 <HAL_RCC_OscConfig+0x344>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	4b15      	ldr	r3, [pc, #84]	@ (8002798 <HAL_RCC_OscConfig+0x344>)
 8002744:	2180      	movs	r1, #128	@ 0x80
 8002746:	0049      	lsls	r1, r1, #1
 8002748:	430a      	orrs	r2, r1
 800274a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800274c:	f7fe fd92 	bl	8001274 <HAL_GetTick>
 8002750:	0003      	movs	r3, r0
 8002752:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002756:	f7fe fd8d 	bl	8001274 <HAL_GetTick>
 800275a:	0002      	movs	r2, r0
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b64      	cmp	r3, #100	@ 0x64
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e1f5      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002768:	4b0b      	ldr	r3, [pc, #44]	@ (8002798 <HAL_RCC_OscConfig+0x344>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	2380      	movs	r3, #128	@ 0x80
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4013      	ands	r3, r2
 8002772:	d0f0      	beq.n	8002756 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	2b01      	cmp	r3, #1
 800277a:	d10f      	bne.n	800279c <HAL_RCC_OscConfig+0x348>
 800277c:	4b03      	ldr	r3, [pc, #12]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 800277e:	6a1a      	ldr	r2, [r3, #32]
 8002780:	4b02      	ldr	r3, [pc, #8]	@ (800278c <HAL_RCC_OscConfig+0x338>)
 8002782:	2101      	movs	r1, #1
 8002784:	430a      	orrs	r2, r1
 8002786:	621a      	str	r2, [r3, #32]
 8002788:	e036      	b.n	80027f8 <HAL_RCC_OscConfig+0x3a4>
 800278a:	46c0      	nop			@ (mov r8, r8)
 800278c:	40021000 	.word	0x40021000
 8002790:	fffeffff 	.word	0xfffeffff
 8002794:	fffbffff 	.word	0xfffbffff
 8002798:	40007000 	.word	0x40007000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d10c      	bne.n	80027be <HAL_RCC_OscConfig+0x36a>
 80027a4:	4bca      	ldr	r3, [pc, #808]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027a6:	6a1a      	ldr	r2, [r3, #32]
 80027a8:	4bc9      	ldr	r3, [pc, #804]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027aa:	2101      	movs	r1, #1
 80027ac:	438a      	bics	r2, r1
 80027ae:	621a      	str	r2, [r3, #32]
 80027b0:	4bc7      	ldr	r3, [pc, #796]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027b2:	6a1a      	ldr	r2, [r3, #32]
 80027b4:	4bc6      	ldr	r3, [pc, #792]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027b6:	2104      	movs	r1, #4
 80027b8:	438a      	bics	r2, r1
 80027ba:	621a      	str	r2, [r3, #32]
 80027bc:	e01c      	b.n	80027f8 <HAL_RCC_OscConfig+0x3a4>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	2b05      	cmp	r3, #5
 80027c4:	d10c      	bne.n	80027e0 <HAL_RCC_OscConfig+0x38c>
 80027c6:	4bc2      	ldr	r3, [pc, #776]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027c8:	6a1a      	ldr	r2, [r3, #32]
 80027ca:	4bc1      	ldr	r3, [pc, #772]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027cc:	2104      	movs	r1, #4
 80027ce:	430a      	orrs	r2, r1
 80027d0:	621a      	str	r2, [r3, #32]
 80027d2:	4bbf      	ldr	r3, [pc, #764]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027d4:	6a1a      	ldr	r2, [r3, #32]
 80027d6:	4bbe      	ldr	r3, [pc, #760]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027d8:	2101      	movs	r1, #1
 80027da:	430a      	orrs	r2, r1
 80027dc:	621a      	str	r2, [r3, #32]
 80027de:	e00b      	b.n	80027f8 <HAL_RCC_OscConfig+0x3a4>
 80027e0:	4bbb      	ldr	r3, [pc, #748]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027e2:	6a1a      	ldr	r2, [r3, #32]
 80027e4:	4bba      	ldr	r3, [pc, #744]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027e6:	2101      	movs	r1, #1
 80027e8:	438a      	bics	r2, r1
 80027ea:	621a      	str	r2, [r3, #32]
 80027ec:	4bb8      	ldr	r3, [pc, #736]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027ee:	6a1a      	ldr	r2, [r3, #32]
 80027f0:	4bb7      	ldr	r3, [pc, #732]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80027f2:	2104      	movs	r1, #4
 80027f4:	438a      	bics	r2, r1
 80027f6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d014      	beq.n	800282a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002800:	f7fe fd38 	bl	8001274 <HAL_GetTick>
 8002804:	0003      	movs	r3, r0
 8002806:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002808:	e009      	b.n	800281e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800280a:	f7fe fd33 	bl	8001274 <HAL_GetTick>
 800280e:	0002      	movs	r2, r0
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	4aaf      	ldr	r2, [pc, #700]	@ (8002ad4 <HAL_RCC_OscConfig+0x680>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e19a      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800281e:	4bac      	ldr	r3, [pc, #688]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	2202      	movs	r2, #2
 8002824:	4013      	ands	r3, r2
 8002826:	d0f0      	beq.n	800280a <HAL_RCC_OscConfig+0x3b6>
 8002828:	e013      	b.n	8002852 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800282a:	f7fe fd23 	bl	8001274 <HAL_GetTick>
 800282e:	0003      	movs	r3, r0
 8002830:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002832:	e009      	b.n	8002848 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002834:	f7fe fd1e 	bl	8001274 <HAL_GetTick>
 8002838:	0002      	movs	r2, r0
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	4aa5      	ldr	r2, [pc, #660]	@ (8002ad4 <HAL_RCC_OscConfig+0x680>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e185      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002848:	4ba1      	ldr	r3, [pc, #644]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	2202      	movs	r2, #2
 800284e:	4013      	ands	r3, r2
 8002850:	d1f0      	bne.n	8002834 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002852:	231f      	movs	r3, #31
 8002854:	18fb      	adds	r3, r7, r3
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d105      	bne.n	8002868 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800285c:	4b9c      	ldr	r3, [pc, #624]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 800285e:	69da      	ldr	r2, [r3, #28]
 8002860:	4b9b      	ldr	r3, [pc, #620]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002862:	499d      	ldr	r1, [pc, #628]	@ (8002ad8 <HAL_RCC_OscConfig+0x684>)
 8002864:	400a      	ands	r2, r1
 8002866:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2210      	movs	r2, #16
 800286e:	4013      	ands	r3, r2
 8002870:	d063      	beq.n	800293a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d12a      	bne.n	80028d0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800287a:	4b95      	ldr	r3, [pc, #596]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 800287c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800287e:	4b94      	ldr	r3, [pc, #592]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002880:	2104      	movs	r1, #4
 8002882:	430a      	orrs	r2, r1
 8002884:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002886:	4b92      	ldr	r3, [pc, #584]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800288a:	4b91      	ldr	r3, [pc, #580]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 800288c:	2101      	movs	r1, #1
 800288e:	430a      	orrs	r2, r1
 8002890:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002892:	f7fe fcef 	bl	8001274 <HAL_GetTick>
 8002896:	0003      	movs	r3, r0
 8002898:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800289a:	e008      	b.n	80028ae <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800289c:	f7fe fcea 	bl	8001274 <HAL_GetTick>
 80028a0:	0002      	movs	r2, r0
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e152      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80028ae:	4b88      	ldr	r3, [pc, #544]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80028b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028b2:	2202      	movs	r2, #2
 80028b4:	4013      	ands	r3, r2
 80028b6:	d0f1      	beq.n	800289c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80028b8:	4b85      	ldr	r3, [pc, #532]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80028ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028bc:	22f8      	movs	r2, #248	@ 0xf8
 80028be:	4393      	bics	r3, r2
 80028c0:	0019      	movs	r1, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	00da      	lsls	r2, r3, #3
 80028c8:	4b81      	ldr	r3, [pc, #516]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80028ca:	430a      	orrs	r2, r1
 80028cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80028ce:	e034      	b.n	800293a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	695b      	ldr	r3, [r3, #20]
 80028d4:	3305      	adds	r3, #5
 80028d6:	d111      	bne.n	80028fc <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80028d8:	4b7d      	ldr	r3, [pc, #500]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80028da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028dc:	4b7c      	ldr	r3, [pc, #496]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80028de:	2104      	movs	r1, #4
 80028e0:	438a      	bics	r2, r1
 80028e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80028e4:	4b7a      	ldr	r3, [pc, #488]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80028e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028e8:	22f8      	movs	r2, #248	@ 0xf8
 80028ea:	4393      	bics	r3, r2
 80028ec:	0019      	movs	r1, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	699b      	ldr	r3, [r3, #24]
 80028f2:	00da      	lsls	r2, r3, #3
 80028f4:	4b76      	ldr	r3, [pc, #472]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80028f6:	430a      	orrs	r2, r1
 80028f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80028fa:	e01e      	b.n	800293a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028fc:	4b74      	ldr	r3, [pc, #464]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80028fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002900:	4b73      	ldr	r3, [pc, #460]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002902:	2104      	movs	r1, #4
 8002904:	430a      	orrs	r2, r1
 8002906:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002908:	4b71      	ldr	r3, [pc, #452]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 800290a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800290c:	4b70      	ldr	r3, [pc, #448]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 800290e:	2101      	movs	r1, #1
 8002910:	438a      	bics	r2, r1
 8002912:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002914:	f7fe fcae 	bl	8001274 <HAL_GetTick>
 8002918:	0003      	movs	r3, r0
 800291a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800291e:	f7fe fca9 	bl	8001274 <HAL_GetTick>
 8002922:	0002      	movs	r2, r0
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e111      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002930:	4b67      	ldr	r3, [pc, #412]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002934:	2202      	movs	r2, #2
 8002936:	4013      	ands	r3, r2
 8002938:	d1f1      	bne.n	800291e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2220      	movs	r2, #32
 8002940:	4013      	ands	r3, r2
 8002942:	d05c      	beq.n	80029fe <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002944:	4b62      	ldr	r3, [pc, #392]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	220c      	movs	r2, #12
 800294a:	4013      	ands	r3, r2
 800294c:	2b0c      	cmp	r3, #12
 800294e:	d00e      	beq.n	800296e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002950:	4b5f      	ldr	r3, [pc, #380]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	220c      	movs	r2, #12
 8002956:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002958:	2b08      	cmp	r3, #8
 800295a:	d114      	bne.n	8002986 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800295c:	4b5c      	ldr	r3, [pc, #368]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	23c0      	movs	r3, #192	@ 0xc0
 8002962:	025b      	lsls	r3, r3, #9
 8002964:	401a      	ands	r2, r3
 8002966:	23c0      	movs	r3, #192	@ 0xc0
 8002968:	025b      	lsls	r3, r3, #9
 800296a:	429a      	cmp	r2, r3
 800296c:	d10b      	bne.n	8002986 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800296e:	4b58      	ldr	r3, [pc, #352]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002970:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002972:	2380      	movs	r3, #128	@ 0x80
 8002974:	029b      	lsls	r3, r3, #10
 8002976:	4013      	ands	r3, r2
 8002978:	d040      	beq.n	80029fc <HAL_RCC_OscConfig+0x5a8>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d03c      	beq.n	80029fc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e0e6      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a1b      	ldr	r3, [r3, #32]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d01b      	beq.n	80029c6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800298e:	4b50      	ldr	r3, [pc, #320]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002990:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002992:	4b4f      	ldr	r3, [pc, #316]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002994:	2180      	movs	r1, #128	@ 0x80
 8002996:	0249      	lsls	r1, r1, #9
 8002998:	430a      	orrs	r2, r1
 800299a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800299c:	f7fe fc6a 	bl	8001274 <HAL_GetTick>
 80029a0:	0003      	movs	r3, r0
 80029a2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80029a4:	e008      	b.n	80029b8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029a6:	f7fe fc65 	bl	8001274 <HAL_GetTick>
 80029aa:	0002      	movs	r2, r0
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d901      	bls.n	80029b8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e0cd      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80029b8:	4b45      	ldr	r3, [pc, #276]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80029ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029bc:	2380      	movs	r3, #128	@ 0x80
 80029be:	029b      	lsls	r3, r3, #10
 80029c0:	4013      	ands	r3, r2
 80029c2:	d0f0      	beq.n	80029a6 <HAL_RCC_OscConfig+0x552>
 80029c4:	e01b      	b.n	80029fe <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80029c6:	4b42      	ldr	r3, [pc, #264]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80029c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029ca:	4b41      	ldr	r3, [pc, #260]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80029cc:	4943      	ldr	r1, [pc, #268]	@ (8002adc <HAL_RCC_OscConfig+0x688>)
 80029ce:	400a      	ands	r2, r1
 80029d0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d2:	f7fe fc4f 	bl	8001274 <HAL_GetTick>
 80029d6:	0003      	movs	r3, r0
 80029d8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80029da:	e008      	b.n	80029ee <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029dc:	f7fe fc4a 	bl	8001274 <HAL_GetTick>
 80029e0:	0002      	movs	r2, r0
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e0b2      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80029ee:	4b38      	ldr	r3, [pc, #224]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 80029f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029f2:	2380      	movs	r3, #128	@ 0x80
 80029f4:	029b      	lsls	r3, r3, #10
 80029f6:	4013      	ands	r3, r2
 80029f8:	d1f0      	bne.n	80029dc <HAL_RCC_OscConfig+0x588>
 80029fa:	e000      	b.n	80029fe <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80029fc:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d100      	bne.n	8002a08 <HAL_RCC_OscConfig+0x5b4>
 8002a06:	e0a4      	b.n	8002b52 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a08:	4b31      	ldr	r3, [pc, #196]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	220c      	movs	r2, #12
 8002a0e:	4013      	ands	r3, r2
 8002a10:	2b08      	cmp	r3, #8
 8002a12:	d100      	bne.n	8002a16 <HAL_RCC_OscConfig+0x5c2>
 8002a14:	e078      	b.n	8002b08 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d14c      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1e:	4b2c      	ldr	r3, [pc, #176]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	4b2b      	ldr	r3, [pc, #172]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a24:	492e      	ldr	r1, [pc, #184]	@ (8002ae0 <HAL_RCC_OscConfig+0x68c>)
 8002a26:	400a      	ands	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a2a:	f7fe fc23 	bl	8001274 <HAL_GetTick>
 8002a2e:	0003      	movs	r3, r0
 8002a30:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a34:	f7fe fc1e 	bl	8001274 <HAL_GetTick>
 8002a38:	0002      	movs	r2, r0
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e086      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a46:	4b22      	ldr	r3, [pc, #136]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	2380      	movs	r3, #128	@ 0x80
 8002a4c:	049b      	lsls	r3, r3, #18
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d1f0      	bne.n	8002a34 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a52:	4b1f      	ldr	r3, [pc, #124]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a56:	220f      	movs	r2, #15
 8002a58:	4393      	bics	r3, r2
 8002a5a:	0019      	movs	r1, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a60:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a62:	430a      	orrs	r2, r1
 8002a64:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a66:	4b1a      	ldr	r3, [pc, #104]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ae4 <HAL_RCC_OscConfig+0x690>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	0019      	movs	r1, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	4b15      	ldr	r3, [pc, #84]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a80:	4b13      	ldr	r3, [pc, #76]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	4b12      	ldr	r3, [pc, #72]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a86:	2180      	movs	r1, #128	@ 0x80
 8002a88:	0449      	lsls	r1, r1, #17
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8e:	f7fe fbf1 	bl	8001274 <HAL_GetTick>
 8002a92:	0003      	movs	r3, r0
 8002a94:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a98:	f7fe fbec 	bl	8001274 <HAL_GetTick>
 8002a9c:	0002      	movs	r2, r0
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e054      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002aaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	2380      	movs	r3, #128	@ 0x80
 8002ab0:	049b      	lsls	r3, r3, #18
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	d0f0      	beq.n	8002a98 <HAL_RCC_OscConfig+0x644>
 8002ab6:	e04c      	b.n	8002b52 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ab8:	4b05      	ldr	r3, [pc, #20]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	4b04      	ldr	r3, [pc, #16]	@ (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002abe:	4908      	ldr	r1, [pc, #32]	@ (8002ae0 <HAL_RCC_OscConfig+0x68c>)
 8002ac0:	400a      	ands	r2, r1
 8002ac2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac4:	f7fe fbd6 	bl	8001274 <HAL_GetTick>
 8002ac8:	0003      	movs	r3, r0
 8002aca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002acc:	e015      	b.n	8002afa <HAL_RCC_OscConfig+0x6a6>
 8002ace:	46c0      	nop			@ (mov r8, r8)
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	00001388 	.word	0x00001388
 8002ad8:	efffffff 	.word	0xefffffff
 8002adc:	fffeffff 	.word	0xfffeffff
 8002ae0:	feffffff 	.word	0xfeffffff
 8002ae4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ae8:	f7fe fbc4 	bl	8001274 <HAL_GetTick>
 8002aec:	0002      	movs	r2, r0
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e02c      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002afa:	4b18      	ldr	r3, [pc, #96]	@ (8002b5c <HAL_RCC_OscConfig+0x708>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	2380      	movs	r3, #128	@ 0x80
 8002b00:	049b      	lsls	r3, r3, #18
 8002b02:	4013      	ands	r3, r2
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x694>
 8002b06:	e024      	b.n	8002b52 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e01f      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002b14:	4b11      	ldr	r3, [pc, #68]	@ (8002b5c <HAL_RCC_OscConfig+0x708>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002b1a:	4b10      	ldr	r3, [pc, #64]	@ (8002b5c <HAL_RCC_OscConfig+0x708>)
 8002b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	23c0      	movs	r3, #192	@ 0xc0
 8002b24:	025b      	lsls	r3, r3, #9
 8002b26:	401a      	ands	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d10e      	bne.n	8002b4e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	220f      	movs	r2, #15
 8002b34:	401a      	ands	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d107      	bne.n	8002b4e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	23f0      	movs	r3, #240	@ 0xf0
 8002b42:	039b      	lsls	r3, r3, #14
 8002b44:	401a      	ands	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d001      	beq.n	8002b52 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	0018      	movs	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	b008      	add	sp, #32
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	40021000 	.word	0x40021000

08002b60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d101      	bne.n	8002b74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e0bf      	b.n	8002cf4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b74:	4b61      	ldr	r3, [pc, #388]	@ (8002cfc <HAL_RCC_ClockConfig+0x19c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	683a      	ldr	r2, [r7, #0]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d911      	bls.n	8002ba6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b82:	4b5e      	ldr	r3, [pc, #376]	@ (8002cfc <HAL_RCC_ClockConfig+0x19c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2201      	movs	r2, #1
 8002b88:	4393      	bics	r3, r2
 8002b8a:	0019      	movs	r1, r3
 8002b8c:	4b5b      	ldr	r3, [pc, #364]	@ (8002cfc <HAL_RCC_ClockConfig+0x19c>)
 8002b8e:	683a      	ldr	r2, [r7, #0]
 8002b90:	430a      	orrs	r2, r1
 8002b92:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b94:	4b59      	ldr	r3, [pc, #356]	@ (8002cfc <HAL_RCC_ClockConfig+0x19c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d001      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e0a6      	b.n	8002cf4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2202      	movs	r2, #2
 8002bac:	4013      	ands	r3, r2
 8002bae:	d015      	beq.n	8002bdc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2204      	movs	r2, #4
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d006      	beq.n	8002bc8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002bba:	4b51      	ldr	r3, [pc, #324]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	4b50      	ldr	r3, [pc, #320]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002bc0:	21e0      	movs	r1, #224	@ 0xe0
 8002bc2:	00c9      	lsls	r1, r1, #3
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bc8:	4b4d      	ldr	r3, [pc, #308]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	22f0      	movs	r2, #240	@ 0xf0
 8002bce:	4393      	bics	r3, r2
 8002bd0:	0019      	movs	r1, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	689a      	ldr	r2, [r3, #8]
 8002bd6:	4b4a      	ldr	r3, [pc, #296]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2201      	movs	r2, #1
 8002be2:	4013      	ands	r3, r2
 8002be4:	d04c      	beq.n	8002c80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d107      	bne.n	8002bfe <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bee:	4b44      	ldr	r3, [pc, #272]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	2380      	movs	r3, #128	@ 0x80
 8002bf4:	029b      	lsls	r3, r3, #10
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	d120      	bne.n	8002c3c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e07a      	b.n	8002cf4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d107      	bne.n	8002c16 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c06:	4b3e      	ldr	r3, [pc, #248]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	2380      	movs	r3, #128	@ 0x80
 8002c0c:	049b      	lsls	r3, r3, #18
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d114      	bne.n	8002c3c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e06e      	b.n	8002cf4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b03      	cmp	r3, #3
 8002c1c:	d107      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002c1e:	4b38      	ldr	r3, [pc, #224]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002c20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c22:	2380      	movs	r3, #128	@ 0x80
 8002c24:	029b      	lsls	r3, r3, #10
 8002c26:	4013      	ands	r3, r2
 8002c28:	d108      	bne.n	8002c3c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e062      	b.n	8002cf4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c2e:	4b34      	ldr	r3, [pc, #208]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2202      	movs	r2, #2
 8002c34:	4013      	ands	r3, r2
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e05b      	b.n	8002cf4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c3c:	4b30      	ldr	r3, [pc, #192]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	2203      	movs	r2, #3
 8002c42:	4393      	bics	r3, r2
 8002c44:	0019      	movs	r1, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685a      	ldr	r2, [r3, #4]
 8002c4a:	4b2d      	ldr	r3, [pc, #180]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c50:	f7fe fb10 	bl	8001274 <HAL_GetTick>
 8002c54:	0003      	movs	r3, r0
 8002c56:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c58:	e009      	b.n	8002c6e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c5a:	f7fe fb0b 	bl	8001274 <HAL_GetTick>
 8002c5e:	0002      	movs	r2, r0
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	4a27      	ldr	r2, [pc, #156]	@ (8002d04 <HAL_RCC_ClockConfig+0x1a4>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e042      	b.n	8002cf4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c6e:	4b24      	ldr	r3, [pc, #144]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	220c      	movs	r2, #12
 8002c74:	401a      	ands	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d1ec      	bne.n	8002c5a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c80:	4b1e      	ldr	r3, [pc, #120]	@ (8002cfc <HAL_RCC_ClockConfig+0x19c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2201      	movs	r2, #1
 8002c86:	4013      	ands	r3, r2
 8002c88:	683a      	ldr	r2, [r7, #0]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d211      	bcs.n	8002cb2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cfc <HAL_RCC_ClockConfig+0x19c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2201      	movs	r2, #1
 8002c94:	4393      	bics	r3, r2
 8002c96:	0019      	movs	r1, r3
 8002c98:	4b18      	ldr	r3, [pc, #96]	@ (8002cfc <HAL_RCC_ClockConfig+0x19c>)
 8002c9a:	683a      	ldr	r2, [r7, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca0:	4b16      	ldr	r3, [pc, #88]	@ (8002cfc <HAL_RCC_ClockConfig+0x19c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d001      	beq.n	8002cb2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e020      	b.n	8002cf4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2204      	movs	r2, #4
 8002cb8:	4013      	ands	r3, r2
 8002cba:	d009      	beq.n	8002cd0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002cbc:	4b10      	ldr	r3, [pc, #64]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	4a11      	ldr	r2, [pc, #68]	@ (8002d08 <HAL_RCC_ClockConfig+0x1a8>)
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	0019      	movs	r1, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	68da      	ldr	r2, [r3, #12]
 8002cca:	4b0d      	ldr	r3, [pc, #52]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002cd0:	f000 f820 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8002cd4:	0001      	movs	r1, r0
 8002cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002d00 <HAL_RCC_ClockConfig+0x1a0>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	091b      	lsrs	r3, r3, #4
 8002cdc:	220f      	movs	r2, #15
 8002cde:	4013      	ands	r3, r2
 8002ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8002d0c <HAL_RCC_ClockConfig+0x1ac>)
 8002ce2:	5cd3      	ldrb	r3, [r2, r3]
 8002ce4:	000a      	movs	r2, r1
 8002ce6:	40da      	lsrs	r2, r3
 8002ce8:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <HAL_RCC_ClockConfig+0x1b0>)
 8002cea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002cec:	2000      	movs	r0, #0
 8002cee:	f7fe fa7b 	bl	80011e8 <HAL_InitTick>
  
  return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
}
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	b004      	add	sp, #16
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40022000 	.word	0x40022000
 8002d00:	40021000 	.word	0x40021000
 8002d04:	00001388 	.word	0x00001388
 8002d08:	fffff8ff 	.word	0xfffff8ff
 8002d0c:	080051dc 	.word	0x080051dc
 8002d10:	20000000 	.word	0x20000000

08002d14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60bb      	str	r3, [r7, #8]
 8002d22:	2300      	movs	r3, #0
 8002d24:	617b      	str	r3, [r7, #20]
 8002d26:	2300      	movs	r3, #0
 8002d28:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	220c      	movs	r2, #12
 8002d38:	4013      	ands	r3, r2
 8002d3a:	2b0c      	cmp	r3, #12
 8002d3c:	d046      	beq.n	8002dcc <HAL_RCC_GetSysClockFreq+0xb8>
 8002d3e:	d848      	bhi.n	8002dd2 <HAL_RCC_GetSysClockFreq+0xbe>
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d002      	beq.n	8002d4a <HAL_RCC_GetSysClockFreq+0x36>
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d003      	beq.n	8002d50 <HAL_RCC_GetSysClockFreq+0x3c>
 8002d48:	e043      	b.n	8002dd2 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d4a:	4b27      	ldr	r3, [pc, #156]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d4c:	613b      	str	r3, [r7, #16]
      break;
 8002d4e:	e043      	b.n	8002dd8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	0c9b      	lsrs	r3, r3, #18
 8002d54:	220f      	movs	r2, #15
 8002d56:	4013      	ands	r3, r2
 8002d58:	4a24      	ldr	r2, [pc, #144]	@ (8002dec <HAL_RCC_GetSysClockFreq+0xd8>)
 8002d5a:	5cd3      	ldrb	r3, [r2, r3]
 8002d5c:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002d5e:	4b21      	ldr	r3, [pc, #132]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d62:	220f      	movs	r2, #15
 8002d64:	4013      	ands	r3, r2
 8002d66:	4a22      	ldr	r2, [pc, #136]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002d68:	5cd3      	ldrb	r3, [r2, r3]
 8002d6a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002d6c:	68fa      	ldr	r2, [r7, #12]
 8002d6e:	23c0      	movs	r3, #192	@ 0xc0
 8002d70:	025b      	lsls	r3, r3, #9
 8002d72:	401a      	ands	r2, r3
 8002d74:	2380      	movs	r3, #128	@ 0x80
 8002d76:	025b      	lsls	r3, r3, #9
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d109      	bne.n	8002d90 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d7c:	68b9      	ldr	r1, [r7, #8]
 8002d7e:	481a      	ldr	r0, [pc, #104]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d80:	f7fd f9d2 	bl	8000128 <__udivsi3>
 8002d84:	0003      	movs	r3, r0
 8002d86:	001a      	movs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4353      	muls	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	e01a      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	23c0      	movs	r3, #192	@ 0xc0
 8002d94:	025b      	lsls	r3, r3, #9
 8002d96:	401a      	ands	r2, r3
 8002d98:	23c0      	movs	r3, #192	@ 0xc0
 8002d9a:	025b      	lsls	r3, r3, #9
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d109      	bne.n	8002db4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	4814      	ldr	r0, [pc, #80]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002da4:	f7fd f9c0 	bl	8000128 <__udivsi3>
 8002da8:	0003      	movs	r3, r0
 8002daa:	001a      	movs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4353      	muls	r3, r2
 8002db0:	617b      	str	r3, [r7, #20]
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002db4:	68b9      	ldr	r1, [r7, #8]
 8002db6:	480c      	ldr	r0, [pc, #48]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002db8:	f7fd f9b6 	bl	8000128 <__udivsi3>
 8002dbc:	0003      	movs	r3, r0
 8002dbe:	001a      	movs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4353      	muls	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	613b      	str	r3, [r7, #16]
      break;
 8002dca:	e005      	b.n	8002dd8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002dcc:	4b09      	ldr	r3, [pc, #36]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002dce:	613b      	str	r3, [r7, #16]
      break;
 8002dd0:	e002      	b.n	8002dd8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dd2:	4b05      	ldr	r3, [pc, #20]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002dd4:	613b      	str	r3, [r7, #16]
      break;
 8002dd6:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002dd8:	693b      	ldr	r3, [r7, #16]
}
 8002dda:	0018      	movs	r0, r3
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	b006      	add	sp, #24
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	46c0      	nop			@ (mov r8, r8)
 8002de4:	40021000 	.word	0x40021000
 8002de8:	007a1200 	.word	0x007a1200
 8002dec:	080051f4 	.word	0x080051f4
 8002df0:	08005204 	.word	0x08005204
 8002df4:	02dc6c00 	.word	0x02dc6c00

08002df8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dfc:	4b02      	ldr	r3, [pc, #8]	@ (8002e08 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
}
 8002e00:	0018      	movs	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	46c0      	nop			@ (mov r8, r8)
 8002e08:	20000000 	.word	0x20000000

08002e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002e10:	f7ff fff2 	bl	8002df8 <HAL_RCC_GetHCLKFreq>
 8002e14:	0001      	movs	r1, r0
 8002e16:	4b06      	ldr	r3, [pc, #24]	@ (8002e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	0a1b      	lsrs	r3, r3, #8
 8002e1c:	2207      	movs	r2, #7
 8002e1e:	4013      	ands	r3, r2
 8002e20:	4a04      	ldr	r2, [pc, #16]	@ (8002e34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e22:	5cd3      	ldrb	r3, [r2, r3]
 8002e24:	40d9      	lsrs	r1, r3
 8002e26:	000b      	movs	r3, r1
}    
 8002e28:	0018      	movs	r0, r3
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	46c0      	nop			@ (mov r8, r8)
 8002e30:	40021000 	.word	0x40021000
 8002e34:	080051ec 	.word	0x080051ec

08002e38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e40:	2300      	movs	r3, #0
 8002e42:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002e44:	2300      	movs	r3, #0
 8002e46:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	2380      	movs	r3, #128	@ 0x80
 8002e4e:	025b      	lsls	r3, r3, #9
 8002e50:	4013      	ands	r3, r2
 8002e52:	d100      	bne.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002e54:	e08e      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002e56:	2017      	movs	r0, #23
 8002e58:	183b      	adds	r3, r7, r0
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e5e:	4b6e      	ldr	r3, [pc, #440]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e60:	69da      	ldr	r2, [r3, #28]
 8002e62:	2380      	movs	r3, #128	@ 0x80
 8002e64:	055b      	lsls	r3, r3, #21
 8002e66:	4013      	ands	r3, r2
 8002e68:	d110      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e6a:	4b6b      	ldr	r3, [pc, #428]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e6c:	69da      	ldr	r2, [r3, #28]
 8002e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e70:	2180      	movs	r1, #128	@ 0x80
 8002e72:	0549      	lsls	r1, r1, #21
 8002e74:	430a      	orrs	r2, r1
 8002e76:	61da      	str	r2, [r3, #28]
 8002e78:	4b67      	ldr	r3, [pc, #412]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e7a:	69da      	ldr	r2, [r3, #28]
 8002e7c:	2380      	movs	r3, #128	@ 0x80
 8002e7e:	055b      	lsls	r3, r3, #21
 8002e80:	4013      	ands	r3, r2
 8002e82:	60bb      	str	r3, [r7, #8]
 8002e84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e86:	183b      	adds	r3, r7, r0
 8002e88:	2201      	movs	r2, #1
 8002e8a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e8c:	4b63      	ldr	r3, [pc, #396]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	2380      	movs	r3, #128	@ 0x80
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	4013      	ands	r3, r2
 8002e96:	d11a      	bne.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e98:	4b60      	ldr	r3, [pc, #384]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4b5f      	ldr	r3, [pc, #380]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e9e:	2180      	movs	r1, #128	@ 0x80
 8002ea0:	0049      	lsls	r1, r1, #1
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ea6:	f7fe f9e5 	bl	8001274 <HAL_GetTick>
 8002eaa:	0003      	movs	r3, r0
 8002eac:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eae:	e008      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eb0:	f7fe f9e0 	bl	8001274 <HAL_GetTick>
 8002eb4:	0002      	movs	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b64      	cmp	r3, #100	@ 0x64
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e0a6      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec2:	4b56      	ldr	r3, [pc, #344]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	2380      	movs	r3, #128	@ 0x80
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	4013      	ands	r3, r2
 8002ecc:	d0f0      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ece:	4b52      	ldr	r3, [pc, #328]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ed0:	6a1a      	ldr	r2, [r3, #32]
 8002ed2:	23c0      	movs	r3, #192	@ 0xc0
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d034      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685a      	ldr	r2, [r3, #4]
 8002ee4:	23c0      	movs	r3, #192	@ 0xc0
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	4013      	ands	r3, r2
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d02c      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ef0:	4b49      	ldr	r3, [pc, #292]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	4a4a      	ldr	r2, [pc, #296]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002efa:	4b47      	ldr	r3, [pc, #284]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002efc:	6a1a      	ldr	r2, [r3, #32]
 8002efe:	4b46      	ldr	r3, [pc, #280]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f00:	2180      	movs	r1, #128	@ 0x80
 8002f02:	0249      	lsls	r1, r1, #9
 8002f04:	430a      	orrs	r2, r1
 8002f06:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f08:	4b43      	ldr	r3, [pc, #268]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f0a:	6a1a      	ldr	r2, [r3, #32]
 8002f0c:	4b42      	ldr	r3, [pc, #264]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f0e:	4945      	ldr	r1, [pc, #276]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002f10:	400a      	ands	r2, r1
 8002f12:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f14:	4b40      	ldr	r3, [pc, #256]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d013      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f22:	f7fe f9a7 	bl	8001274 <HAL_GetTick>
 8002f26:	0003      	movs	r3, r0
 8002f28:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f2a:	e009      	b.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2c:	f7fe f9a2 	bl	8001274 <HAL_GetTick>
 8002f30:	0002      	movs	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	4a3c      	ldr	r2, [pc, #240]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e067      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f40:	4b35      	ldr	r3, [pc, #212]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f42:	6a1b      	ldr	r3, [r3, #32]
 8002f44:	2202      	movs	r2, #2
 8002f46:	4013      	ands	r3, r2
 8002f48:	d0f0      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f4a:	4b33      	ldr	r3, [pc, #204]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	4a34      	ldr	r2, [pc, #208]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	0019      	movs	r1, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	4b2f      	ldr	r3, [pc, #188]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f5e:	2317      	movs	r3, #23
 8002f60:	18fb      	adds	r3, r7, r3
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d105      	bne.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f68:	4b2b      	ldr	r3, [pc, #172]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f6a:	69da      	ldr	r2, [r3, #28]
 8002f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f6e:	492f      	ldr	r1, [pc, #188]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002f70:	400a      	ands	r2, r1
 8002f72:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	d009      	beq.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f7e:	4b26      	ldr	r3, [pc, #152]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f82:	2203      	movs	r2, #3
 8002f84:	4393      	bics	r3, r2
 8002f86:	0019      	movs	r1, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	4b22      	ldr	r3, [pc, #136]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2202      	movs	r2, #2
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d009      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa0:	4a23      	ldr	r2, [pc, #140]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	0019      	movs	r1, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	4b1b      	ldr	r3, [pc, #108]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fac:	430a      	orrs	r2, r1
 8002fae:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	2380      	movs	r3, #128	@ 0x80
 8002fb6:	02db      	lsls	r3, r3, #11
 8002fb8:	4013      	ands	r3, r2
 8002fba:	d009      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fbc:	4b16      	ldr	r3, [pc, #88]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	0019      	movs	r1, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691a      	ldr	r2, [r3, #16]
 8002fca:	4b13      	ldr	r3, [pc, #76]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	631a      	str	r2, [r3, #48]	@ 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	d009      	beq.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fda:	4b0f      	ldr	r3, [pc, #60]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fde:	2210      	movs	r2, #16
 8002fe0:	4393      	bics	r3, r2
 8002fe2:	0019      	movs	r1, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	695a      	ldr	r2, [r3, #20]
 8002fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fea:	430a      	orrs	r2, r1
 8002fec:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	2380      	movs	r3, #128	@ 0x80
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	d009      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002ffa:	4b07      	ldr	r3, [pc, #28]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffe:	2240      	movs	r2, #64	@ 0x40
 8003000:	4393      	bics	r3, r2
 8003002:	0019      	movs	r1, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	699a      	ldr	r2, [r3, #24]
 8003008:	4b03      	ldr	r3, [pc, #12]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800300a:	430a      	orrs	r2, r1
 800300c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	0018      	movs	r0, r3
 8003012:	46bd      	mov	sp, r7
 8003014:	b006      	add	sp, #24
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40021000 	.word	0x40021000
 800301c:	40007000 	.word	0x40007000
 8003020:	fffffcff 	.word	0xfffffcff
 8003024:	fffeffff 	.word	0xfffeffff
 8003028:	00001388 	.word	0x00001388
 800302c:	efffffff 	.word	0xefffffff
 8003030:	fffcffff 	.word	0xfffcffff
 8003034:	fff3ffff 	.word	0xfff3ffff

08003038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e042      	b.n	80030d0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	223d      	movs	r2, #61	@ 0x3d
 800304e:	5c9b      	ldrb	r3, [r3, r2]
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d107      	bne.n	8003066 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	223c      	movs	r2, #60	@ 0x3c
 800305a:	2100      	movs	r1, #0
 800305c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	0018      	movs	r0, r3
 8003062:	f7fd ff75 	bl	8000f50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	223d      	movs	r2, #61	@ 0x3d
 800306a:	2102      	movs	r1, #2
 800306c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	3304      	adds	r3, #4
 8003076:	0019      	movs	r1, r3
 8003078:	0010      	movs	r0, r2
 800307a:	f000 fad7 	bl	800362c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2246      	movs	r2, #70	@ 0x46
 8003082:	2101      	movs	r1, #1
 8003084:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	223e      	movs	r2, #62	@ 0x3e
 800308a:	2101      	movs	r1, #1
 800308c:	5499      	strb	r1, [r3, r2]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	223f      	movs	r2, #63	@ 0x3f
 8003092:	2101      	movs	r1, #1
 8003094:	5499      	strb	r1, [r3, r2]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2240      	movs	r2, #64	@ 0x40
 800309a:	2101      	movs	r1, #1
 800309c:	5499      	strb	r1, [r3, r2]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2241      	movs	r2, #65	@ 0x41
 80030a2:	2101      	movs	r1, #1
 80030a4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2242      	movs	r2, #66	@ 0x42
 80030aa:	2101      	movs	r1, #1
 80030ac:	5499      	strb	r1, [r3, r2]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2243      	movs	r2, #67	@ 0x43
 80030b2:	2101      	movs	r1, #1
 80030b4:	5499      	strb	r1, [r3, r2]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2244      	movs	r2, #68	@ 0x44
 80030ba:	2101      	movs	r1, #1
 80030bc:	5499      	strb	r1, [r3, r2]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2245      	movs	r2, #69	@ 0x45
 80030c2:	2101      	movs	r1, #1
 80030c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	223d      	movs	r2, #61	@ 0x3d
 80030ca:	2101      	movs	r1, #1
 80030cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	0018      	movs	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b002      	add	sp, #8
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e042      	b.n	8003170 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	223d      	movs	r2, #61	@ 0x3d
 80030ee:	5c9b      	ldrb	r3, [r3, r2]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d107      	bne.n	8003106 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	223c      	movs	r2, #60	@ 0x3c
 80030fa:	2100      	movs	r1, #0
 80030fc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	0018      	movs	r0, r3
 8003102:	f000 f839 	bl	8003178 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	223d      	movs	r2, #61	@ 0x3d
 800310a:	2102      	movs	r1, #2
 800310c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	3304      	adds	r3, #4
 8003116:	0019      	movs	r1, r3
 8003118:	0010      	movs	r0, r2
 800311a:	f000 fa87 	bl	800362c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2246      	movs	r2, #70	@ 0x46
 8003122:	2101      	movs	r1, #1
 8003124:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	223e      	movs	r2, #62	@ 0x3e
 800312a:	2101      	movs	r1, #1
 800312c:	5499      	strb	r1, [r3, r2]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	223f      	movs	r2, #63	@ 0x3f
 8003132:	2101      	movs	r1, #1
 8003134:	5499      	strb	r1, [r3, r2]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2240      	movs	r2, #64	@ 0x40
 800313a:	2101      	movs	r1, #1
 800313c:	5499      	strb	r1, [r3, r2]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2241      	movs	r2, #65	@ 0x41
 8003142:	2101      	movs	r1, #1
 8003144:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2242      	movs	r2, #66	@ 0x42
 800314a:	2101      	movs	r1, #1
 800314c:	5499      	strb	r1, [r3, r2]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2243      	movs	r2, #67	@ 0x43
 8003152:	2101      	movs	r1, #1
 8003154:	5499      	strb	r1, [r3, r2]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2244      	movs	r2, #68	@ 0x44
 800315a:	2101      	movs	r1, #1
 800315c:	5499      	strb	r1, [r3, r2]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2245      	movs	r2, #69	@ 0x45
 8003162:	2101      	movs	r1, #1
 8003164:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	223d      	movs	r2, #61	@ 0x3d
 800316a:	2101      	movs	r1, #1
 800316c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	0018      	movs	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	b002      	add	sp, #8
 8003176:	bd80      	pop	{r7, pc}

08003178 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003180:	46c0      	nop			@ (mov r8, r8)
 8003182:	46bd      	mov	sp, r7
 8003184:	b002      	add	sp, #8
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d108      	bne.n	80031aa <HAL_TIM_PWM_Start+0x22>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	223e      	movs	r2, #62	@ 0x3e
 800319c:	5c9b      	ldrb	r3, [r3, r2]
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	3b01      	subs	r3, #1
 80031a2:	1e5a      	subs	r2, r3, #1
 80031a4:	4193      	sbcs	r3, r2
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	e01f      	b.n	80031ea <HAL_TIM_PWM_Start+0x62>
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	2b04      	cmp	r3, #4
 80031ae:	d108      	bne.n	80031c2 <HAL_TIM_PWM_Start+0x3a>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	223f      	movs	r2, #63	@ 0x3f
 80031b4:	5c9b      	ldrb	r3, [r3, r2]
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	3b01      	subs	r3, #1
 80031ba:	1e5a      	subs	r2, r3, #1
 80031bc:	4193      	sbcs	r3, r2
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	e013      	b.n	80031ea <HAL_TIM_PWM_Start+0x62>
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d108      	bne.n	80031da <HAL_TIM_PWM_Start+0x52>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2240      	movs	r2, #64	@ 0x40
 80031cc:	5c9b      	ldrb	r3, [r3, r2]
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	3b01      	subs	r3, #1
 80031d2:	1e5a      	subs	r2, r3, #1
 80031d4:	4193      	sbcs	r3, r2
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	e007      	b.n	80031ea <HAL_TIM_PWM_Start+0x62>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2241      	movs	r2, #65	@ 0x41
 80031de:	5c9b      	ldrb	r3, [r3, r2]
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	3b01      	subs	r3, #1
 80031e4:	1e5a      	subs	r2, r3, #1
 80031e6:	4193      	sbcs	r3, r2
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e074      	b.n	80032dc <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d104      	bne.n	8003202 <HAL_TIM_PWM_Start+0x7a>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	223e      	movs	r2, #62	@ 0x3e
 80031fc:	2102      	movs	r1, #2
 80031fe:	5499      	strb	r1, [r3, r2]
 8003200:	e013      	b.n	800322a <HAL_TIM_PWM_Start+0xa2>
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	2b04      	cmp	r3, #4
 8003206:	d104      	bne.n	8003212 <HAL_TIM_PWM_Start+0x8a>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	223f      	movs	r2, #63	@ 0x3f
 800320c:	2102      	movs	r1, #2
 800320e:	5499      	strb	r1, [r3, r2]
 8003210:	e00b      	b.n	800322a <HAL_TIM_PWM_Start+0xa2>
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	2b08      	cmp	r3, #8
 8003216:	d104      	bne.n	8003222 <HAL_TIM_PWM_Start+0x9a>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2240      	movs	r2, #64	@ 0x40
 800321c:	2102      	movs	r1, #2
 800321e:	5499      	strb	r1, [r3, r2]
 8003220:	e003      	b.n	800322a <HAL_TIM_PWM_Start+0xa2>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2241      	movs	r2, #65	@ 0x41
 8003226:	2102      	movs	r1, #2
 8003228:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	6839      	ldr	r1, [r7, #0]
 8003230:	2201      	movs	r2, #1
 8003232:	0018      	movs	r0, r3
 8003234:	f000 fd1e 	bl	8003c74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a29      	ldr	r2, [pc, #164]	@ (80032e4 <HAL_TIM_PWM_Start+0x15c>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00e      	beq.n	8003260 <HAL_TIM_PWM_Start+0xd8>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a28      	ldr	r2, [pc, #160]	@ (80032e8 <HAL_TIM_PWM_Start+0x160>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d009      	beq.n	8003260 <HAL_TIM_PWM_Start+0xd8>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a26      	ldr	r2, [pc, #152]	@ (80032ec <HAL_TIM_PWM_Start+0x164>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d004      	beq.n	8003260 <HAL_TIM_PWM_Start+0xd8>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a25      	ldr	r2, [pc, #148]	@ (80032f0 <HAL_TIM_PWM_Start+0x168>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d101      	bne.n	8003264 <HAL_TIM_PWM_Start+0xdc>
 8003260:	2301      	movs	r3, #1
 8003262:	e000      	b.n	8003266 <HAL_TIM_PWM_Start+0xde>
 8003264:	2300      	movs	r3, #0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d008      	beq.n	800327c <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2180      	movs	r1, #128	@ 0x80
 8003276:	0209      	lsls	r1, r1, #8
 8003278:	430a      	orrs	r2, r1
 800327a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a18      	ldr	r2, [pc, #96]	@ (80032e4 <HAL_TIM_PWM_Start+0x15c>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d00f      	beq.n	80032a6 <HAL_TIM_PWM_Start+0x11e>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	2380      	movs	r3, #128	@ 0x80
 800328c:	05db      	lsls	r3, r3, #23
 800328e:	429a      	cmp	r2, r3
 8003290:	d009      	beq.n	80032a6 <HAL_TIM_PWM_Start+0x11e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a17      	ldr	r2, [pc, #92]	@ (80032f4 <HAL_TIM_PWM_Start+0x16c>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d004      	beq.n	80032a6 <HAL_TIM_PWM_Start+0x11e>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a11      	ldr	r2, [pc, #68]	@ (80032e8 <HAL_TIM_PWM_Start+0x160>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d111      	bne.n	80032ca <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	2207      	movs	r2, #7
 80032ae:	4013      	ands	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b06      	cmp	r3, #6
 80032b6:	d010      	beq.n	80032da <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2101      	movs	r1, #1
 80032c4:	430a      	orrs	r2, r1
 80032c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032c8:	e007      	b.n	80032da <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2101      	movs	r1, #1
 80032d6:	430a      	orrs	r2, r1
 80032d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	0018      	movs	r0, r3
 80032de:	46bd      	mov	sp, r7
 80032e0:	b004      	add	sp, #16
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40012c00 	.word	0x40012c00
 80032e8:	40014000 	.word	0x40014000
 80032ec:	40014400 	.word	0x40014400
 80032f0:	40014800 	.word	0x40014800
 80032f4:	40000400 	.word	0x40000400

080032f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b086      	sub	sp, #24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003304:	2317      	movs	r3, #23
 8003306:	18fb      	adds	r3, r7, r3
 8003308:	2200      	movs	r2, #0
 800330a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	223c      	movs	r2, #60	@ 0x3c
 8003310:	5c9b      	ldrb	r3, [r3, r2]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d101      	bne.n	800331a <HAL_TIM_PWM_ConfigChannel+0x22>
 8003316:	2302      	movs	r3, #2
 8003318:	e0ad      	b.n	8003476 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	223c      	movs	r2, #60	@ 0x3c
 800331e:	2101      	movs	r1, #1
 8003320:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b0c      	cmp	r3, #12
 8003326:	d100      	bne.n	800332a <HAL_TIM_PWM_ConfigChannel+0x32>
 8003328:	e076      	b.n	8003418 <HAL_TIM_PWM_ConfigChannel+0x120>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b0c      	cmp	r3, #12
 800332e:	d900      	bls.n	8003332 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003330:	e095      	b.n	800345e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2b08      	cmp	r3, #8
 8003336:	d04e      	beq.n	80033d6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b08      	cmp	r3, #8
 800333c:	d900      	bls.n	8003340 <HAL_TIM_PWM_ConfigChannel+0x48>
 800333e:	e08e      	b.n	800345e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <HAL_TIM_PWM_ConfigChannel+0x56>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b04      	cmp	r3, #4
 800334a:	d021      	beq.n	8003390 <HAL_TIM_PWM_ConfigChannel+0x98>
 800334c:	e087      	b.n	800345e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	0011      	movs	r1, r2
 8003356:	0018      	movs	r0, r3
 8003358:	f000 f9f6 	bl	8003748 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	699a      	ldr	r2, [r3, #24]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2108      	movs	r1, #8
 8003368:	430a      	orrs	r2, r1
 800336a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	699a      	ldr	r2, [r3, #24]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2104      	movs	r1, #4
 8003378:	438a      	bics	r2, r1
 800337a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6999      	ldr	r1, [r3, #24]
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	619a      	str	r2, [r3, #24]
      break;
 800338e:	e06b      	b.n	8003468 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	0011      	movs	r1, r2
 8003398:	0018      	movs	r0, r3
 800339a:	f000 fa5d 	bl	8003858 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	699a      	ldr	r2, [r3, #24]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2180      	movs	r1, #128	@ 0x80
 80033aa:	0109      	lsls	r1, r1, #4
 80033ac:	430a      	orrs	r2, r1
 80033ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699a      	ldr	r2, [r3, #24]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4931      	ldr	r1, [pc, #196]	@ (8003480 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80033bc:	400a      	ands	r2, r1
 80033be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6999      	ldr	r1, [r3, #24]
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	021a      	lsls	r2, r3, #8
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	619a      	str	r2, [r3, #24]
      break;
 80033d4:	e048      	b.n	8003468 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	0011      	movs	r1, r2
 80033de:	0018      	movs	r0, r3
 80033e0:	f000 fabe 	bl	8003960 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	69da      	ldr	r2, [r3, #28]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2108      	movs	r1, #8
 80033f0:	430a      	orrs	r2, r1
 80033f2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	69da      	ldr	r2, [r3, #28]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2104      	movs	r1, #4
 8003400:	438a      	bics	r2, r1
 8003402:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	69d9      	ldr	r1, [r3, #28]
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	691a      	ldr	r2, [r3, #16]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	430a      	orrs	r2, r1
 8003414:	61da      	str	r2, [r3, #28]
      break;
 8003416:	e027      	b.n	8003468 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	0011      	movs	r1, r2
 8003420:	0018      	movs	r0, r3
 8003422:	f000 fb23 	bl	8003a6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	69da      	ldr	r2, [r3, #28]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2180      	movs	r1, #128	@ 0x80
 8003432:	0109      	lsls	r1, r1, #4
 8003434:	430a      	orrs	r2, r1
 8003436:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	69da      	ldr	r2, [r3, #28]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	490f      	ldr	r1, [pc, #60]	@ (8003480 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003444:	400a      	ands	r2, r1
 8003446:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	69d9      	ldr	r1, [r3, #28]
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	021a      	lsls	r2, r3, #8
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	61da      	str	r2, [r3, #28]
      break;
 800345c:	e004      	b.n	8003468 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800345e:	2317      	movs	r3, #23
 8003460:	18fb      	adds	r3, r7, r3
 8003462:	2201      	movs	r2, #1
 8003464:	701a      	strb	r2, [r3, #0]
      break;
 8003466:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	223c      	movs	r2, #60	@ 0x3c
 800346c:	2100      	movs	r1, #0
 800346e:	5499      	strb	r1, [r3, r2]

  return status;
 8003470:	2317      	movs	r3, #23
 8003472:	18fb      	adds	r3, r7, r3
 8003474:	781b      	ldrb	r3, [r3, #0]
}
 8003476:	0018      	movs	r0, r3
 8003478:	46bd      	mov	sp, r7
 800347a:	b006      	add	sp, #24
 800347c:	bd80      	pop	{r7, pc}
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	fffffbff 	.word	0xfffffbff

08003484 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800348e:	230f      	movs	r3, #15
 8003490:	18fb      	adds	r3, r7, r3
 8003492:	2200      	movs	r2, #0
 8003494:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	223c      	movs	r2, #60	@ 0x3c
 800349a:	5c9b      	ldrb	r3, [r3, r2]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d101      	bne.n	80034a4 <HAL_TIM_ConfigClockSource+0x20>
 80034a0:	2302      	movs	r3, #2
 80034a2:	e0bc      	b.n	800361e <HAL_TIM_ConfigClockSource+0x19a>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	223c      	movs	r2, #60	@ 0x3c
 80034a8:	2101      	movs	r1, #1
 80034aa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	223d      	movs	r2, #61	@ 0x3d
 80034b0:	2102      	movs	r1, #2
 80034b2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	2277      	movs	r2, #119	@ 0x77
 80034c0:	4393      	bics	r3, r2
 80034c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	4a58      	ldr	r2, [pc, #352]	@ (8003628 <HAL_TIM_ConfigClockSource+0x1a4>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2280      	movs	r2, #128	@ 0x80
 80034da:	0192      	lsls	r2, r2, #6
 80034dc:	4293      	cmp	r3, r2
 80034de:	d040      	beq.n	8003562 <HAL_TIM_ConfigClockSource+0xde>
 80034e0:	2280      	movs	r2, #128	@ 0x80
 80034e2:	0192      	lsls	r2, r2, #6
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d900      	bls.n	80034ea <HAL_TIM_ConfigClockSource+0x66>
 80034e8:	e088      	b.n	80035fc <HAL_TIM_ConfigClockSource+0x178>
 80034ea:	2280      	movs	r2, #128	@ 0x80
 80034ec:	0152      	lsls	r2, r2, #5
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d100      	bne.n	80034f4 <HAL_TIM_ConfigClockSource+0x70>
 80034f2:	e088      	b.n	8003606 <HAL_TIM_ConfigClockSource+0x182>
 80034f4:	2280      	movs	r2, #128	@ 0x80
 80034f6:	0152      	lsls	r2, r2, #5
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d900      	bls.n	80034fe <HAL_TIM_ConfigClockSource+0x7a>
 80034fc:	e07e      	b.n	80035fc <HAL_TIM_ConfigClockSource+0x178>
 80034fe:	2b70      	cmp	r3, #112	@ 0x70
 8003500:	d018      	beq.n	8003534 <HAL_TIM_ConfigClockSource+0xb0>
 8003502:	d900      	bls.n	8003506 <HAL_TIM_ConfigClockSource+0x82>
 8003504:	e07a      	b.n	80035fc <HAL_TIM_ConfigClockSource+0x178>
 8003506:	2b60      	cmp	r3, #96	@ 0x60
 8003508:	d04f      	beq.n	80035aa <HAL_TIM_ConfigClockSource+0x126>
 800350a:	d900      	bls.n	800350e <HAL_TIM_ConfigClockSource+0x8a>
 800350c:	e076      	b.n	80035fc <HAL_TIM_ConfigClockSource+0x178>
 800350e:	2b50      	cmp	r3, #80	@ 0x50
 8003510:	d03b      	beq.n	800358a <HAL_TIM_ConfigClockSource+0x106>
 8003512:	d900      	bls.n	8003516 <HAL_TIM_ConfigClockSource+0x92>
 8003514:	e072      	b.n	80035fc <HAL_TIM_ConfigClockSource+0x178>
 8003516:	2b40      	cmp	r3, #64	@ 0x40
 8003518:	d057      	beq.n	80035ca <HAL_TIM_ConfigClockSource+0x146>
 800351a:	d900      	bls.n	800351e <HAL_TIM_ConfigClockSource+0x9a>
 800351c:	e06e      	b.n	80035fc <HAL_TIM_ConfigClockSource+0x178>
 800351e:	2b30      	cmp	r3, #48	@ 0x30
 8003520:	d063      	beq.n	80035ea <HAL_TIM_ConfigClockSource+0x166>
 8003522:	d86b      	bhi.n	80035fc <HAL_TIM_ConfigClockSource+0x178>
 8003524:	2b20      	cmp	r3, #32
 8003526:	d060      	beq.n	80035ea <HAL_TIM_ConfigClockSource+0x166>
 8003528:	d868      	bhi.n	80035fc <HAL_TIM_ConfigClockSource+0x178>
 800352a:	2b00      	cmp	r3, #0
 800352c:	d05d      	beq.n	80035ea <HAL_TIM_ConfigClockSource+0x166>
 800352e:	2b10      	cmp	r3, #16
 8003530:	d05b      	beq.n	80035ea <HAL_TIM_ConfigClockSource+0x166>
 8003532:	e063      	b.n	80035fc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003544:	f000 fb76 	bl	8003c34 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2277      	movs	r2, #119	@ 0x77
 8003554:	4313      	orrs	r3, r2
 8003556:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	609a      	str	r2, [r3, #8]
      break;
 8003560:	e052      	b.n	8003608 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003572:	f000 fb5f 	bl	8003c34 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2180      	movs	r1, #128	@ 0x80
 8003582:	01c9      	lsls	r1, r1, #7
 8003584:	430a      	orrs	r2, r1
 8003586:	609a      	str	r2, [r3, #8]
      break;
 8003588:	e03e      	b.n	8003608 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003596:	001a      	movs	r2, r3
 8003598:	f000 fad2 	bl	8003b40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2150      	movs	r1, #80	@ 0x50
 80035a2:	0018      	movs	r0, r3
 80035a4:	f000 fb2c 	bl	8003c00 <TIM_ITRx_SetConfig>
      break;
 80035a8:	e02e      	b.n	8003608 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80035b6:	001a      	movs	r2, r3
 80035b8:	f000 faf0 	bl	8003b9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2160      	movs	r1, #96	@ 0x60
 80035c2:	0018      	movs	r0, r3
 80035c4:	f000 fb1c 	bl	8003c00 <TIM_ITRx_SetConfig>
      break;
 80035c8:	e01e      	b.n	8003608 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035d6:	001a      	movs	r2, r3
 80035d8:	f000 fab2 	bl	8003b40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2140      	movs	r1, #64	@ 0x40
 80035e2:	0018      	movs	r0, r3
 80035e4:	f000 fb0c 	bl	8003c00 <TIM_ITRx_SetConfig>
      break;
 80035e8:	e00e      	b.n	8003608 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	0019      	movs	r1, r3
 80035f4:	0010      	movs	r0, r2
 80035f6:	f000 fb03 	bl	8003c00 <TIM_ITRx_SetConfig>
      break;
 80035fa:	e005      	b.n	8003608 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80035fc:	230f      	movs	r3, #15
 80035fe:	18fb      	adds	r3, r7, r3
 8003600:	2201      	movs	r2, #1
 8003602:	701a      	strb	r2, [r3, #0]
      break;
 8003604:	e000      	b.n	8003608 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003606:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	223d      	movs	r2, #61	@ 0x3d
 800360c:	2101      	movs	r1, #1
 800360e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	223c      	movs	r2, #60	@ 0x3c
 8003614:	2100      	movs	r1, #0
 8003616:	5499      	strb	r1, [r3, r2]

  return status;
 8003618:	230f      	movs	r3, #15
 800361a:	18fb      	adds	r3, r7, r3
 800361c:	781b      	ldrb	r3, [r3, #0]
}
 800361e:	0018      	movs	r0, r3
 8003620:	46bd      	mov	sp, r7
 8003622:	b004      	add	sp, #16
 8003624:	bd80      	pop	{r7, pc}
 8003626:	46c0      	nop			@ (mov r8, r8)
 8003628:	ffff00ff 	.word	0xffff00ff

0800362c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a3b      	ldr	r2, [pc, #236]	@ (800372c <TIM_Base_SetConfig+0x100>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d008      	beq.n	8003656 <TIM_Base_SetConfig+0x2a>
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	2380      	movs	r3, #128	@ 0x80
 8003648:	05db      	lsls	r3, r3, #23
 800364a:	429a      	cmp	r2, r3
 800364c:	d003      	beq.n	8003656 <TIM_Base_SetConfig+0x2a>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a37      	ldr	r2, [pc, #220]	@ (8003730 <TIM_Base_SetConfig+0x104>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d108      	bne.n	8003668 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2270      	movs	r2, #112	@ 0x70
 800365a:	4393      	bics	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	4313      	orrs	r3, r2
 8003666:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a30      	ldr	r2, [pc, #192]	@ (800372c <TIM_Base_SetConfig+0x100>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d018      	beq.n	80036a2 <TIM_Base_SetConfig+0x76>
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	2380      	movs	r3, #128	@ 0x80
 8003674:	05db      	lsls	r3, r3, #23
 8003676:	429a      	cmp	r2, r3
 8003678:	d013      	beq.n	80036a2 <TIM_Base_SetConfig+0x76>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a2c      	ldr	r2, [pc, #176]	@ (8003730 <TIM_Base_SetConfig+0x104>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d00f      	beq.n	80036a2 <TIM_Base_SetConfig+0x76>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a2b      	ldr	r2, [pc, #172]	@ (8003734 <TIM_Base_SetConfig+0x108>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d00b      	beq.n	80036a2 <TIM_Base_SetConfig+0x76>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a2a      	ldr	r2, [pc, #168]	@ (8003738 <TIM_Base_SetConfig+0x10c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d007      	beq.n	80036a2 <TIM_Base_SetConfig+0x76>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a29      	ldr	r2, [pc, #164]	@ (800373c <TIM_Base_SetConfig+0x110>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d003      	beq.n	80036a2 <TIM_Base_SetConfig+0x76>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a28      	ldr	r2, [pc, #160]	@ (8003740 <TIM_Base_SetConfig+0x114>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d108      	bne.n	80036b4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	4a27      	ldr	r2, [pc, #156]	@ (8003744 <TIM_Base_SetConfig+0x118>)
 80036a6:	4013      	ands	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2280      	movs	r2, #128	@ 0x80
 80036b8:	4393      	bics	r3, r2
 80036ba:	001a      	movs	r2, r3
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	689a      	ldr	r2, [r3, #8]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a13      	ldr	r2, [pc, #76]	@ (800372c <TIM_Base_SetConfig+0x100>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d00b      	beq.n	80036fa <TIM_Base_SetConfig+0xce>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a14      	ldr	r2, [pc, #80]	@ (8003738 <TIM_Base_SetConfig+0x10c>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d007      	beq.n	80036fa <TIM_Base_SetConfig+0xce>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a13      	ldr	r2, [pc, #76]	@ (800373c <TIM_Base_SetConfig+0x110>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d003      	beq.n	80036fa <TIM_Base_SetConfig+0xce>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a12      	ldr	r2, [pc, #72]	@ (8003740 <TIM_Base_SetConfig+0x114>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d103      	bne.n	8003702 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	691a      	ldr	r2, [r3, #16]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2201      	movs	r2, #1
 8003706:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	2201      	movs	r2, #1
 800370e:	4013      	ands	r3, r2
 8003710:	2b01      	cmp	r3, #1
 8003712:	d106      	bne.n	8003722 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	2201      	movs	r2, #1
 800371a:	4393      	bics	r3, r2
 800371c:	001a      	movs	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	611a      	str	r2, [r3, #16]
  }
}
 8003722:	46c0      	nop			@ (mov r8, r8)
 8003724:	46bd      	mov	sp, r7
 8003726:	b004      	add	sp, #16
 8003728:	bd80      	pop	{r7, pc}
 800372a:	46c0      	nop			@ (mov r8, r8)
 800372c:	40012c00 	.word	0x40012c00
 8003730:	40000400 	.word	0x40000400
 8003734:	40002000 	.word	0x40002000
 8003738:	40014000 	.word	0x40014000
 800373c:	40014400 	.word	0x40014400
 8003740:	40014800 	.word	0x40014800
 8003744:	fffffcff 	.word	0xfffffcff

08003748 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	2201      	movs	r2, #1
 800375e:	4393      	bics	r3, r2
 8003760:	001a      	movs	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2270      	movs	r2, #112	@ 0x70
 8003776:	4393      	bics	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2203      	movs	r2, #3
 800377e:	4393      	bics	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	2202      	movs	r2, #2
 8003790:	4393      	bics	r3, r2
 8003792:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	697a      	ldr	r2, [r7, #20]
 800379a:	4313      	orrs	r3, r2
 800379c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a27      	ldr	r2, [pc, #156]	@ (8003840 <TIM_OC1_SetConfig+0xf8>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d00b      	beq.n	80037be <TIM_OC1_SetConfig+0x76>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a26      	ldr	r2, [pc, #152]	@ (8003844 <TIM_OC1_SetConfig+0xfc>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d007      	beq.n	80037be <TIM_OC1_SetConfig+0x76>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a25      	ldr	r2, [pc, #148]	@ (8003848 <TIM_OC1_SetConfig+0x100>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d003      	beq.n	80037be <TIM_OC1_SetConfig+0x76>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a24      	ldr	r2, [pc, #144]	@ (800384c <TIM_OC1_SetConfig+0x104>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d10c      	bne.n	80037d8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2208      	movs	r2, #8
 80037c2:	4393      	bics	r3, r2
 80037c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	697a      	ldr	r2, [r7, #20]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	2204      	movs	r2, #4
 80037d4:	4393      	bics	r3, r2
 80037d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a19      	ldr	r2, [pc, #100]	@ (8003840 <TIM_OC1_SetConfig+0xf8>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d00b      	beq.n	80037f8 <TIM_OC1_SetConfig+0xb0>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a18      	ldr	r2, [pc, #96]	@ (8003844 <TIM_OC1_SetConfig+0xfc>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d007      	beq.n	80037f8 <TIM_OC1_SetConfig+0xb0>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a17      	ldr	r2, [pc, #92]	@ (8003848 <TIM_OC1_SetConfig+0x100>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d003      	beq.n	80037f8 <TIM_OC1_SetConfig+0xb0>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a16      	ldr	r2, [pc, #88]	@ (800384c <TIM_OC1_SetConfig+0x104>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d111      	bne.n	800381c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	4a15      	ldr	r2, [pc, #84]	@ (8003850 <TIM_OC1_SetConfig+0x108>)
 80037fc:	4013      	ands	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	4a14      	ldr	r2, [pc, #80]	@ (8003854 <TIM_OC1_SetConfig+0x10c>)
 8003804:	4013      	ands	r3, r2
 8003806:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	4313      	orrs	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	4313      	orrs	r3, r2
 800381a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	621a      	str	r2, [r3, #32]
}
 8003836:	46c0      	nop			@ (mov r8, r8)
 8003838:	46bd      	mov	sp, r7
 800383a:	b006      	add	sp, #24
 800383c:	bd80      	pop	{r7, pc}
 800383e:	46c0      	nop			@ (mov r8, r8)
 8003840:	40012c00 	.word	0x40012c00
 8003844:	40014000 	.word	0x40014000
 8003848:	40014400 	.word	0x40014400
 800384c:	40014800 	.word	0x40014800
 8003850:	fffffeff 	.word	0xfffffeff
 8003854:	fffffdff 	.word	0xfffffdff

08003858 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b086      	sub	sp, #24
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	2210      	movs	r2, #16
 800386e:	4393      	bics	r3, r2
 8003870:	001a      	movs	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	4a2e      	ldr	r2, [pc, #184]	@ (8003940 <TIM_OC2_SetConfig+0xe8>)
 8003886:	4013      	ands	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	4a2d      	ldr	r2, [pc, #180]	@ (8003944 <TIM_OC2_SetConfig+0xec>)
 800388e:	4013      	ands	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	021b      	lsls	r3, r3, #8
 8003898:	68fa      	ldr	r2, [r7, #12]
 800389a:	4313      	orrs	r3, r2
 800389c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	2220      	movs	r2, #32
 80038a2:	4393      	bics	r3, r2
 80038a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	011b      	lsls	r3, r3, #4
 80038ac:	697a      	ldr	r2, [r7, #20]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a24      	ldr	r2, [pc, #144]	@ (8003948 <TIM_OC2_SetConfig+0xf0>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d10d      	bne.n	80038d6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	2280      	movs	r2, #128	@ 0x80
 80038be:	4393      	bics	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	2240      	movs	r2, #64	@ 0x40
 80038d2:	4393      	bics	r3, r2
 80038d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a1b      	ldr	r2, [pc, #108]	@ (8003948 <TIM_OC2_SetConfig+0xf0>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d00b      	beq.n	80038f6 <TIM_OC2_SetConfig+0x9e>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a1a      	ldr	r2, [pc, #104]	@ (800394c <TIM_OC2_SetConfig+0xf4>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d007      	beq.n	80038f6 <TIM_OC2_SetConfig+0x9e>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a19      	ldr	r2, [pc, #100]	@ (8003950 <TIM_OC2_SetConfig+0xf8>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d003      	beq.n	80038f6 <TIM_OC2_SetConfig+0x9e>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a18      	ldr	r2, [pc, #96]	@ (8003954 <TIM_OC2_SetConfig+0xfc>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d113      	bne.n	800391e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	4a17      	ldr	r2, [pc, #92]	@ (8003958 <TIM_OC2_SetConfig+0x100>)
 80038fa:	4013      	ands	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4a16      	ldr	r2, [pc, #88]	@ (800395c <TIM_OC2_SetConfig+0x104>)
 8003902:	4013      	ands	r3, r2
 8003904:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	695b      	ldr	r3, [r3, #20]
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	4313      	orrs	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	4313      	orrs	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	621a      	str	r2, [r3, #32]
}
 8003938:	46c0      	nop			@ (mov r8, r8)
 800393a:	46bd      	mov	sp, r7
 800393c:	b006      	add	sp, #24
 800393e:	bd80      	pop	{r7, pc}
 8003940:	ffff8fff 	.word	0xffff8fff
 8003944:	fffffcff 	.word	0xfffffcff
 8003948:	40012c00 	.word	0x40012c00
 800394c:	40014000 	.word	0x40014000
 8003950:	40014400 	.word	0x40014400
 8003954:	40014800 	.word	0x40014800
 8003958:	fffffbff 	.word	0xfffffbff
 800395c:	fffff7ff 	.word	0xfffff7ff

08003960 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a1b      	ldr	r3, [r3, #32]
 800396e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6a1b      	ldr	r3, [r3, #32]
 8003974:	4a33      	ldr	r2, [pc, #204]	@ (8003a44 <TIM_OC3_SetConfig+0xe4>)
 8003976:	401a      	ands	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2270      	movs	r2, #112	@ 0x70
 800398c:	4393      	bics	r3, r2
 800398e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2203      	movs	r2, #3
 8003994:	4393      	bics	r3, r2
 8003996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	4313      	orrs	r3, r2
 80039a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	4a28      	ldr	r2, [pc, #160]	@ (8003a48 <TIM_OC3_SetConfig+0xe8>)
 80039a6:	4013      	ands	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	021b      	lsls	r3, r3, #8
 80039b0:	697a      	ldr	r2, [r7, #20]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a24      	ldr	r2, [pc, #144]	@ (8003a4c <TIM_OC3_SetConfig+0xec>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d10d      	bne.n	80039da <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	4a23      	ldr	r2, [pc, #140]	@ (8003a50 <TIM_OC3_SetConfig+0xf0>)
 80039c2:	4013      	ands	r3, r2
 80039c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	021b      	lsls	r3, r3, #8
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a54 <TIM_OC3_SetConfig+0xf4>)
 80039d6:	4013      	ands	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a1b      	ldr	r2, [pc, #108]	@ (8003a4c <TIM_OC3_SetConfig+0xec>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d00b      	beq.n	80039fa <TIM_OC3_SetConfig+0x9a>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003a58 <TIM_OC3_SetConfig+0xf8>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d007      	beq.n	80039fa <TIM_OC3_SetConfig+0x9a>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a1b      	ldr	r2, [pc, #108]	@ (8003a5c <TIM_OC3_SetConfig+0xfc>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d003      	beq.n	80039fa <TIM_OC3_SetConfig+0x9a>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a1a      	ldr	r2, [pc, #104]	@ (8003a60 <TIM_OC3_SetConfig+0x100>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d113      	bne.n	8003a22 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	4a19      	ldr	r2, [pc, #100]	@ (8003a64 <TIM_OC3_SetConfig+0x104>)
 80039fe:	4013      	ands	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	4a18      	ldr	r2, [pc, #96]	@ (8003a68 <TIM_OC3_SetConfig+0x108>)
 8003a06:	4013      	ands	r3, r2
 8003a08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	011b      	lsls	r3, r3, #4
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685a      	ldr	r2, [r3, #4]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	697a      	ldr	r2, [r7, #20]
 8003a3a:	621a      	str	r2, [r3, #32]
}
 8003a3c:	46c0      	nop			@ (mov r8, r8)
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	b006      	add	sp, #24
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	fffffeff 	.word	0xfffffeff
 8003a48:	fffffdff 	.word	0xfffffdff
 8003a4c:	40012c00 	.word	0x40012c00
 8003a50:	fffff7ff 	.word	0xfffff7ff
 8003a54:	fffffbff 	.word	0xfffffbff
 8003a58:	40014000 	.word	0x40014000
 8003a5c:	40014400 	.word	0x40014400
 8003a60:	40014800 	.word	0x40014800
 8003a64:	ffffefff 	.word	0xffffefff
 8003a68:	ffffdfff 	.word	0xffffdfff

08003a6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6a1b      	ldr	r3, [r3, #32]
 8003a80:	4a26      	ldr	r2, [pc, #152]	@ (8003b1c <TIM_OC4_SetConfig+0xb0>)
 8003a82:	401a      	ands	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	69db      	ldr	r3, [r3, #28]
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	4a22      	ldr	r2, [pc, #136]	@ (8003b20 <TIM_OC4_SetConfig+0xb4>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4a21      	ldr	r2, [pc, #132]	@ (8003b24 <TIM_OC4_SetConfig+0xb8>)
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	021b      	lsls	r3, r3, #8
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	4a1d      	ldr	r2, [pc, #116]	@ (8003b28 <TIM_OC4_SetConfig+0xbc>)
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	031b      	lsls	r3, r3, #12
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a19      	ldr	r2, [pc, #100]	@ (8003b2c <TIM_OC4_SetConfig+0xc0>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d00b      	beq.n	8003ae4 <TIM_OC4_SetConfig+0x78>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a18      	ldr	r2, [pc, #96]	@ (8003b30 <TIM_OC4_SetConfig+0xc4>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d007      	beq.n	8003ae4 <TIM_OC4_SetConfig+0x78>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a17      	ldr	r2, [pc, #92]	@ (8003b34 <TIM_OC4_SetConfig+0xc8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d003      	beq.n	8003ae4 <TIM_OC4_SetConfig+0x78>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a16      	ldr	r2, [pc, #88]	@ (8003b38 <TIM_OC4_SetConfig+0xcc>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d109      	bne.n	8003af8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	4a15      	ldr	r2, [pc, #84]	@ (8003b3c <TIM_OC4_SetConfig+0xd0>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	019b      	lsls	r3, r3, #6
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	621a      	str	r2, [r3, #32]
}
 8003b12:	46c0      	nop			@ (mov r8, r8)
 8003b14:	46bd      	mov	sp, r7
 8003b16:	b006      	add	sp, #24
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	46c0      	nop			@ (mov r8, r8)
 8003b1c:	ffffefff 	.word	0xffffefff
 8003b20:	ffff8fff 	.word	0xffff8fff
 8003b24:	fffffcff 	.word	0xfffffcff
 8003b28:	ffffdfff 	.word	0xffffdfff
 8003b2c:	40012c00 	.word	0x40012c00
 8003b30:	40014000 	.word	0x40014000
 8003b34:	40014400 	.word	0x40014400
 8003b38:	40014800 	.word	0x40014800
 8003b3c:	ffffbfff 	.word	0xffffbfff

08003b40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	2201      	movs	r2, #1
 8003b58:	4393      	bics	r3, r2
 8003b5a:	001a      	movs	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	22f0      	movs	r2, #240	@ 0xf0
 8003b6a:	4393      	bics	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	011b      	lsls	r3, r3, #4
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	220a      	movs	r2, #10
 8003b7c:	4393      	bics	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	693a      	ldr	r2, [r7, #16]
 8003b8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	621a      	str	r2, [r3, #32]
}
 8003b94:	46c0      	nop			@ (mov r8, r8)
 8003b96:	46bd      	mov	sp, r7
 8003b98:	b006      	add	sp, #24
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6a1b      	ldr	r3, [r3, #32]
 8003bac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	2210      	movs	r2, #16
 8003bb4:	4393      	bics	r3, r2
 8003bb6:	001a      	movs	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8003bfc <TIM_TI2_ConfigInputStage+0x60>)
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	031b      	lsls	r3, r3, #12
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	22a0      	movs	r2, #160	@ 0xa0
 8003bd8:	4393      	bics	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	011b      	lsls	r3, r3, #4
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	621a      	str	r2, [r3, #32]
}
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	b006      	add	sp, #24
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	46c0      	nop			@ (mov r8, r8)
 8003bfc:	ffff0fff 	.word	0xffff0fff

08003c00 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2270      	movs	r2, #112	@ 0x70
 8003c14:	4393      	bics	r3, r2
 8003c16:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	2207      	movs	r2, #7
 8003c20:	4313      	orrs	r3, r2
 8003c22:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	609a      	str	r2, [r3, #8]
}
 8003c2a:	46c0      	nop			@ (mov r8, r8)
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	b004      	add	sp, #16
 8003c30:	bd80      	pop	{r7, pc}
	...

08003c34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
 8003c40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	4a09      	ldr	r2, [pc, #36]	@ (8003c70 <TIM_ETR_SetConfig+0x3c>)
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	021a      	lsls	r2, r3, #8
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	431a      	orrs	r2, r3
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	609a      	str	r2, [r3, #8]
}
 8003c68:	46c0      	nop			@ (mov r8, r8)
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	b006      	add	sp, #24
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	ffff00ff 	.word	0xffff00ff

08003c74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	221f      	movs	r2, #31
 8003c84:	4013      	ands	r3, r2
 8003c86:	2201      	movs	r2, #1
 8003c88:	409a      	lsls	r2, r3
 8003c8a:	0013      	movs	r3, r2
 8003c8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	43d2      	mvns	r2, r2
 8003c96:	401a      	ands	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a1a      	ldr	r2, [r3, #32]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	211f      	movs	r1, #31
 8003ca4:	400b      	ands	r3, r1
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	4099      	lsls	r1, r3
 8003caa:	000b      	movs	r3, r1
 8003cac:	431a      	orrs	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	621a      	str	r2, [r3, #32]
}
 8003cb2:	46c0      	nop			@ (mov r8, r8)
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	b006      	add	sp, #24
 8003cb8:	bd80      	pop	{r7, pc}
	...

08003cbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	223c      	movs	r2, #60	@ 0x3c
 8003cca:	5c9b      	ldrb	r3, [r3, r2]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d101      	bne.n	8003cd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cd0:	2302      	movs	r3, #2
 8003cd2:	e047      	b.n	8003d64 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	223c      	movs	r2, #60	@ 0x3c
 8003cd8:	2101      	movs	r1, #1
 8003cda:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	223d      	movs	r2, #61	@ 0x3d
 8003ce0:	2102      	movs	r1, #2
 8003ce2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2270      	movs	r2, #112	@ 0x70
 8003cf8:	4393      	bics	r3, r2
 8003cfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a16      	ldr	r2, [pc, #88]	@ (8003d6c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d00f      	beq.n	8003d38 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	2380      	movs	r3, #128	@ 0x80
 8003d1e:	05db      	lsls	r3, r3, #23
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d009      	beq.n	8003d38 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a11      	ldr	r2, [pc, #68]	@ (8003d70 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d004      	beq.n	8003d38 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a10      	ldr	r2, [pc, #64]	@ (8003d74 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d10c      	bne.n	8003d52 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2280      	movs	r2, #128	@ 0x80
 8003d3c:	4393      	bics	r3, r2
 8003d3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	68ba      	ldr	r2, [r7, #8]
 8003d50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	223d      	movs	r2, #61	@ 0x3d
 8003d56:	2101      	movs	r1, #1
 8003d58:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	223c      	movs	r2, #60	@ 0x3c
 8003d5e:	2100      	movs	r1, #0
 8003d60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	0018      	movs	r0, r3
 8003d66:	46bd      	mov	sp, r7
 8003d68:	b004      	add	sp, #16
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	40012c00 	.word	0x40012c00
 8003d70:	40000400 	.word	0x40000400
 8003d74:	40014000 	.word	0x40014000

08003d78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	223c      	movs	r2, #60	@ 0x3c
 8003d8a:	5c9b      	ldrb	r3, [r3, r2]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d101      	bne.n	8003d94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003d90:	2302      	movs	r3, #2
 8003d92:	e03e      	b.n	8003e12 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	223c      	movs	r2, #60	@ 0x3c
 8003d98:	2101      	movs	r1, #1
 8003d9a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	22ff      	movs	r2, #255	@ 0xff
 8003da0:	4393      	bics	r3, r2
 8003da2:	001a      	movs	r2, r3
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	4a1b      	ldr	r2, [pc, #108]	@ (8003e1c <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003db0:	401a      	ands	r2, r3
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	4a18      	ldr	r2, [pc, #96]	@ (8003e20 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8003dbe:	401a      	ands	r2, r3
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	4a16      	ldr	r2, [pc, #88]	@ (8003e24 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8003dcc:	401a      	ands	r2, r3
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4a13      	ldr	r2, [pc, #76]	@ (8003e28 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8003dda:	401a      	ands	r2, r3
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4a11      	ldr	r2, [pc, #68]	@ (8003e2c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8003de8:	401a      	ands	r2, r3
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	4a0e      	ldr	r2, [pc, #56]	@ (8003e30 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8003df6:	401a      	ands	r2, r3
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	69db      	ldr	r3, [r3, #28]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	223c      	movs	r2, #60	@ 0x3c
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	0018      	movs	r0, r3
 8003e14:	46bd      	mov	sp, r7
 8003e16:	b004      	add	sp, #16
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	46c0      	nop			@ (mov r8, r8)
 8003e1c:	fffffcff 	.word	0xfffffcff
 8003e20:	fffffbff 	.word	0xfffffbff
 8003e24:	fffff7ff 	.word	0xfffff7ff
 8003e28:	ffffefff 	.word	0xffffefff
 8003e2c:	ffffdfff 	.word	0xffffdfff
 8003e30:	ffffbfff 	.word	0xffffbfff

08003e34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e044      	b.n	8003ed0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d107      	bne.n	8003e5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2278      	movs	r2, #120	@ 0x78
 8003e52:	2100      	movs	r1, #0
 8003e54:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	0018      	movs	r0, r3
 8003e5a:	f7fd f8d9 	bl	8001010 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2224      	movs	r2, #36	@ 0x24
 8003e62:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2101      	movs	r1, #1
 8003e70:	438a      	bics	r2, r1
 8003e72:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	0018      	movs	r0, r3
 8003e80:	f000 fab4 	bl	80043ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	0018      	movs	r0, r3
 8003e88:	f000 f8c8 	bl	800401c <UART_SetConfig>
 8003e8c:	0003      	movs	r3, r0
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d101      	bne.n	8003e96 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e01c      	b.n	8003ed0 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685a      	ldr	r2, [r3, #4]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	490d      	ldr	r1, [pc, #52]	@ (8003ed8 <HAL_UART_Init+0xa4>)
 8003ea2:	400a      	ands	r2, r1
 8003ea4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689a      	ldr	r2, [r3, #8]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	212a      	movs	r1, #42	@ 0x2a
 8003eb2:	438a      	bics	r2, r1
 8003eb4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2101      	movs	r1, #1
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f000 fb43 	bl	8004554 <UART_CheckIdleState>
 8003ece:	0003      	movs	r3, r0
}
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	b002      	add	sp, #8
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	ffffb7ff 	.word	0xffffb7ff

08003edc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b08a      	sub	sp, #40	@ 0x28
 8003ee0:	af02      	add	r7, sp, #8
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	603b      	str	r3, [r7, #0]
 8003ee8:	1dbb      	adds	r3, r7, #6
 8003eea:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ef0:	2b20      	cmp	r3, #32
 8003ef2:	d000      	beq.n	8003ef6 <HAL_UART_Transmit+0x1a>
 8003ef4:	e08c      	b.n	8004010 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d003      	beq.n	8003f04 <HAL_UART_Transmit+0x28>
 8003efc:	1dbb      	adds	r3, r7, #6
 8003efe:	881b      	ldrh	r3, [r3, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d101      	bne.n	8003f08 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e084      	b.n	8004012 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	689a      	ldr	r2, [r3, #8]
 8003f0c:	2380      	movs	r3, #128	@ 0x80
 8003f0e:	015b      	lsls	r3, r3, #5
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d109      	bne.n	8003f28 <HAL_UART_Transmit+0x4c>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d105      	bne.n	8003f28 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	4013      	ands	r3, r2
 8003f22:	d001      	beq.n	8003f28 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e074      	b.n	8004012 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2284      	movs	r2, #132	@ 0x84
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2221      	movs	r2, #33	@ 0x21
 8003f34:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f36:	f7fd f99d 	bl	8001274 <HAL_GetTick>
 8003f3a:	0003      	movs	r3, r0
 8003f3c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	1dba      	adds	r2, r7, #6
 8003f42:	2150      	movs	r1, #80	@ 0x50
 8003f44:	8812      	ldrh	r2, [r2, #0]
 8003f46:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	1dba      	adds	r2, r7, #6
 8003f4c:	2152      	movs	r1, #82	@ 0x52
 8003f4e:	8812      	ldrh	r2, [r2, #0]
 8003f50:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	689a      	ldr	r2, [r3, #8]
 8003f56:	2380      	movs	r3, #128	@ 0x80
 8003f58:	015b      	lsls	r3, r3, #5
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d108      	bne.n	8003f70 <HAL_UART_Transmit+0x94>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	691b      	ldr	r3, [r3, #16]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d104      	bne.n	8003f70 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003f66:	2300      	movs	r3, #0
 8003f68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	61bb      	str	r3, [r7, #24]
 8003f6e:	e003      	b.n	8003f78 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f74:	2300      	movs	r3, #0
 8003f76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f78:	e02f      	b.n	8003fda <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	9300      	str	r3, [sp, #0]
 8003f82:	0013      	movs	r3, r2
 8003f84:	2200      	movs	r2, #0
 8003f86:	2180      	movs	r1, #128	@ 0x80
 8003f88:	f000 fb8c 	bl	80046a4 <UART_WaitOnFlagUntilTimeout>
 8003f8c:	1e03      	subs	r3, r0, #0
 8003f8e:	d004      	beq.n	8003f9a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2220      	movs	r2, #32
 8003f94:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e03b      	b.n	8004012 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d10b      	bne.n	8003fb8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	881a      	ldrh	r2, [r3, #0]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	05d2      	lsls	r2, r2, #23
 8003faa:	0dd2      	lsrs	r2, r2, #23
 8003fac:	b292      	uxth	r2, r2
 8003fae:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	3302      	adds	r3, #2
 8003fb4:	61bb      	str	r3, [r7, #24]
 8003fb6:	e007      	b.n	8003fc8 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	781a      	ldrb	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2252      	movs	r2, #82	@ 0x52
 8003fcc:	5a9b      	ldrh	r3, [r3, r2]
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b299      	uxth	r1, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2252      	movs	r2, #82	@ 0x52
 8003fd8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2252      	movs	r2, #82	@ 0x52
 8003fde:	5a9b      	ldrh	r3, [r3, r2]
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d1c9      	bne.n	8003f7a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	9300      	str	r3, [sp, #0]
 8003fee:	0013      	movs	r3, r2
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	2140      	movs	r1, #64	@ 0x40
 8003ff4:	f000 fb56 	bl	80046a4 <UART_WaitOnFlagUntilTimeout>
 8003ff8:	1e03      	subs	r3, r0, #0
 8003ffa:	d004      	beq.n	8004006 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2220      	movs	r2, #32
 8004000:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e005      	b.n	8004012 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2220      	movs	r2, #32
 800400a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800400c:	2300      	movs	r3, #0
 800400e:	e000      	b.n	8004012 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8004010:	2302      	movs	r3, #2
  }
}
 8004012:	0018      	movs	r0, r3
 8004014:	46bd      	mov	sp, r7
 8004016:	b008      	add	sp, #32
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b088      	sub	sp, #32
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004024:	231e      	movs	r3, #30
 8004026:	18fb      	adds	r3, r7, r3
 8004028:	2200      	movs	r2, #0
 800402a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689a      	ldr	r2, [r3, #8]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	431a      	orrs	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	69db      	ldr	r3, [r3, #28]
 8004040:	4313      	orrs	r3, r2
 8004042:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4abe      	ldr	r2, [pc, #760]	@ (8004344 <UART_SetConfig+0x328>)
 800404c:	4013      	ands	r3, r2
 800404e:	0019      	movs	r1, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	697a      	ldr	r2, [r7, #20]
 8004056:	430a      	orrs	r2, r1
 8004058:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	4ab9      	ldr	r2, [pc, #740]	@ (8004348 <UART_SetConfig+0x32c>)
 8004062:	4013      	ands	r3, r2
 8004064:	0019      	movs	r1, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	68da      	ldr	r2, [r3, #12]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	697a      	ldr	r2, [r7, #20]
 800407e:	4313      	orrs	r3, r2
 8004080:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	4ab0      	ldr	r2, [pc, #704]	@ (800434c <UART_SetConfig+0x330>)
 800408a:	4013      	ands	r3, r2
 800408c:	0019      	movs	r1, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	430a      	orrs	r2, r1
 8004096:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4aac      	ldr	r2, [pc, #688]	@ (8004350 <UART_SetConfig+0x334>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d127      	bne.n	80040f2 <UART_SetConfig+0xd6>
 80040a2:	4bac      	ldr	r3, [pc, #688]	@ (8004354 <UART_SetConfig+0x338>)
 80040a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a6:	2203      	movs	r2, #3
 80040a8:	4013      	ands	r3, r2
 80040aa:	2b03      	cmp	r3, #3
 80040ac:	d00d      	beq.n	80040ca <UART_SetConfig+0xae>
 80040ae:	d81b      	bhi.n	80040e8 <UART_SetConfig+0xcc>
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d014      	beq.n	80040de <UART_SetConfig+0xc2>
 80040b4:	d818      	bhi.n	80040e8 <UART_SetConfig+0xcc>
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <UART_SetConfig+0xa4>
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d00a      	beq.n	80040d4 <UART_SetConfig+0xb8>
 80040be:	e013      	b.n	80040e8 <UART_SetConfig+0xcc>
 80040c0:	231f      	movs	r3, #31
 80040c2:	18fb      	adds	r3, r7, r3
 80040c4:	2200      	movs	r2, #0
 80040c6:	701a      	strb	r2, [r3, #0]
 80040c8:	e0bd      	b.n	8004246 <UART_SetConfig+0x22a>
 80040ca:	231f      	movs	r3, #31
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	2202      	movs	r2, #2
 80040d0:	701a      	strb	r2, [r3, #0]
 80040d2:	e0b8      	b.n	8004246 <UART_SetConfig+0x22a>
 80040d4:	231f      	movs	r3, #31
 80040d6:	18fb      	adds	r3, r7, r3
 80040d8:	2204      	movs	r2, #4
 80040da:	701a      	strb	r2, [r3, #0]
 80040dc:	e0b3      	b.n	8004246 <UART_SetConfig+0x22a>
 80040de:	231f      	movs	r3, #31
 80040e0:	18fb      	adds	r3, r7, r3
 80040e2:	2208      	movs	r2, #8
 80040e4:	701a      	strb	r2, [r3, #0]
 80040e6:	e0ae      	b.n	8004246 <UART_SetConfig+0x22a>
 80040e8:	231f      	movs	r3, #31
 80040ea:	18fb      	adds	r3, r7, r3
 80040ec:	2210      	movs	r2, #16
 80040ee:	701a      	strb	r2, [r3, #0]
 80040f0:	e0a9      	b.n	8004246 <UART_SetConfig+0x22a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a98      	ldr	r2, [pc, #608]	@ (8004358 <UART_SetConfig+0x33c>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d134      	bne.n	8004166 <UART_SetConfig+0x14a>
 80040fc:	4b95      	ldr	r3, [pc, #596]	@ (8004354 <UART_SetConfig+0x338>)
 80040fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004100:	23c0      	movs	r3, #192	@ 0xc0
 8004102:	029b      	lsls	r3, r3, #10
 8004104:	4013      	ands	r3, r2
 8004106:	22c0      	movs	r2, #192	@ 0xc0
 8004108:	0292      	lsls	r2, r2, #10
 800410a:	4293      	cmp	r3, r2
 800410c:	d017      	beq.n	800413e <UART_SetConfig+0x122>
 800410e:	22c0      	movs	r2, #192	@ 0xc0
 8004110:	0292      	lsls	r2, r2, #10
 8004112:	4293      	cmp	r3, r2
 8004114:	d822      	bhi.n	800415c <UART_SetConfig+0x140>
 8004116:	2280      	movs	r2, #128	@ 0x80
 8004118:	0292      	lsls	r2, r2, #10
 800411a:	4293      	cmp	r3, r2
 800411c:	d019      	beq.n	8004152 <UART_SetConfig+0x136>
 800411e:	2280      	movs	r2, #128	@ 0x80
 8004120:	0292      	lsls	r2, r2, #10
 8004122:	4293      	cmp	r3, r2
 8004124:	d81a      	bhi.n	800415c <UART_SetConfig+0x140>
 8004126:	2b00      	cmp	r3, #0
 8004128:	d004      	beq.n	8004134 <UART_SetConfig+0x118>
 800412a:	2280      	movs	r2, #128	@ 0x80
 800412c:	0252      	lsls	r2, r2, #9
 800412e:	4293      	cmp	r3, r2
 8004130:	d00a      	beq.n	8004148 <UART_SetConfig+0x12c>
 8004132:	e013      	b.n	800415c <UART_SetConfig+0x140>
 8004134:	231f      	movs	r3, #31
 8004136:	18fb      	adds	r3, r7, r3
 8004138:	2200      	movs	r2, #0
 800413a:	701a      	strb	r2, [r3, #0]
 800413c:	e083      	b.n	8004246 <UART_SetConfig+0x22a>
 800413e:	231f      	movs	r3, #31
 8004140:	18fb      	adds	r3, r7, r3
 8004142:	2202      	movs	r2, #2
 8004144:	701a      	strb	r2, [r3, #0]
 8004146:	e07e      	b.n	8004246 <UART_SetConfig+0x22a>
 8004148:	231f      	movs	r3, #31
 800414a:	18fb      	adds	r3, r7, r3
 800414c:	2204      	movs	r2, #4
 800414e:	701a      	strb	r2, [r3, #0]
 8004150:	e079      	b.n	8004246 <UART_SetConfig+0x22a>
 8004152:	231f      	movs	r3, #31
 8004154:	18fb      	adds	r3, r7, r3
 8004156:	2208      	movs	r2, #8
 8004158:	701a      	strb	r2, [r3, #0]
 800415a:	e074      	b.n	8004246 <UART_SetConfig+0x22a>
 800415c:	231f      	movs	r3, #31
 800415e:	18fb      	adds	r3, r7, r3
 8004160:	2210      	movs	r2, #16
 8004162:	701a      	strb	r2, [r3, #0]
 8004164:	e06f      	b.n	8004246 <UART_SetConfig+0x22a>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a7c      	ldr	r2, [pc, #496]	@ (800435c <UART_SetConfig+0x340>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d134      	bne.n	80041da <UART_SetConfig+0x1be>
 8004170:	4b78      	ldr	r3, [pc, #480]	@ (8004354 <UART_SetConfig+0x338>)
 8004172:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004174:	23c0      	movs	r3, #192	@ 0xc0
 8004176:	031b      	lsls	r3, r3, #12
 8004178:	4013      	ands	r3, r2
 800417a:	22c0      	movs	r2, #192	@ 0xc0
 800417c:	0312      	lsls	r2, r2, #12
 800417e:	4293      	cmp	r3, r2
 8004180:	d017      	beq.n	80041b2 <UART_SetConfig+0x196>
 8004182:	22c0      	movs	r2, #192	@ 0xc0
 8004184:	0312      	lsls	r2, r2, #12
 8004186:	4293      	cmp	r3, r2
 8004188:	d822      	bhi.n	80041d0 <UART_SetConfig+0x1b4>
 800418a:	2280      	movs	r2, #128	@ 0x80
 800418c:	0312      	lsls	r2, r2, #12
 800418e:	4293      	cmp	r3, r2
 8004190:	d019      	beq.n	80041c6 <UART_SetConfig+0x1aa>
 8004192:	2280      	movs	r2, #128	@ 0x80
 8004194:	0312      	lsls	r2, r2, #12
 8004196:	4293      	cmp	r3, r2
 8004198:	d81a      	bhi.n	80041d0 <UART_SetConfig+0x1b4>
 800419a:	2b00      	cmp	r3, #0
 800419c:	d004      	beq.n	80041a8 <UART_SetConfig+0x18c>
 800419e:	2280      	movs	r2, #128	@ 0x80
 80041a0:	02d2      	lsls	r2, r2, #11
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d00a      	beq.n	80041bc <UART_SetConfig+0x1a0>
 80041a6:	e013      	b.n	80041d0 <UART_SetConfig+0x1b4>
 80041a8:	231f      	movs	r3, #31
 80041aa:	18fb      	adds	r3, r7, r3
 80041ac:	2200      	movs	r2, #0
 80041ae:	701a      	strb	r2, [r3, #0]
 80041b0:	e049      	b.n	8004246 <UART_SetConfig+0x22a>
 80041b2:	231f      	movs	r3, #31
 80041b4:	18fb      	adds	r3, r7, r3
 80041b6:	2202      	movs	r2, #2
 80041b8:	701a      	strb	r2, [r3, #0]
 80041ba:	e044      	b.n	8004246 <UART_SetConfig+0x22a>
 80041bc:	231f      	movs	r3, #31
 80041be:	18fb      	adds	r3, r7, r3
 80041c0:	2204      	movs	r2, #4
 80041c2:	701a      	strb	r2, [r3, #0]
 80041c4:	e03f      	b.n	8004246 <UART_SetConfig+0x22a>
 80041c6:	231f      	movs	r3, #31
 80041c8:	18fb      	adds	r3, r7, r3
 80041ca:	2208      	movs	r2, #8
 80041cc:	701a      	strb	r2, [r3, #0]
 80041ce:	e03a      	b.n	8004246 <UART_SetConfig+0x22a>
 80041d0:	231f      	movs	r3, #31
 80041d2:	18fb      	adds	r3, r7, r3
 80041d4:	2210      	movs	r2, #16
 80041d6:	701a      	strb	r2, [r3, #0]
 80041d8:	e035      	b.n	8004246 <UART_SetConfig+0x22a>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a60      	ldr	r2, [pc, #384]	@ (8004360 <UART_SetConfig+0x344>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d104      	bne.n	80041ee <UART_SetConfig+0x1d2>
 80041e4:	231f      	movs	r3, #31
 80041e6:	18fb      	adds	r3, r7, r3
 80041e8:	2200      	movs	r2, #0
 80041ea:	701a      	strb	r2, [r3, #0]
 80041ec:	e02b      	b.n	8004246 <UART_SetConfig+0x22a>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a5c      	ldr	r2, [pc, #368]	@ (8004364 <UART_SetConfig+0x348>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d104      	bne.n	8004202 <UART_SetConfig+0x1e6>
 80041f8:	231f      	movs	r3, #31
 80041fa:	18fb      	adds	r3, r7, r3
 80041fc:	2200      	movs	r2, #0
 80041fe:	701a      	strb	r2, [r3, #0]
 8004200:	e021      	b.n	8004246 <UART_SetConfig+0x22a>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a58      	ldr	r2, [pc, #352]	@ (8004368 <UART_SetConfig+0x34c>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d104      	bne.n	8004216 <UART_SetConfig+0x1fa>
 800420c:	231f      	movs	r3, #31
 800420e:	18fb      	adds	r3, r7, r3
 8004210:	2200      	movs	r2, #0
 8004212:	701a      	strb	r2, [r3, #0]
 8004214:	e017      	b.n	8004246 <UART_SetConfig+0x22a>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a54      	ldr	r2, [pc, #336]	@ (800436c <UART_SetConfig+0x350>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d104      	bne.n	800422a <UART_SetConfig+0x20e>
 8004220:	231f      	movs	r3, #31
 8004222:	18fb      	adds	r3, r7, r3
 8004224:	2200      	movs	r2, #0
 8004226:	701a      	strb	r2, [r3, #0]
 8004228:	e00d      	b.n	8004246 <UART_SetConfig+0x22a>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a50      	ldr	r2, [pc, #320]	@ (8004370 <UART_SetConfig+0x354>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d104      	bne.n	800423e <UART_SetConfig+0x222>
 8004234:	231f      	movs	r3, #31
 8004236:	18fb      	adds	r3, r7, r3
 8004238:	2200      	movs	r2, #0
 800423a:	701a      	strb	r2, [r3, #0]
 800423c:	e003      	b.n	8004246 <UART_SetConfig+0x22a>
 800423e:	231f      	movs	r3, #31
 8004240:	18fb      	adds	r3, r7, r3
 8004242:	2210      	movs	r2, #16
 8004244:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	69da      	ldr	r2, [r3, #28]
 800424a:	2380      	movs	r3, #128	@ 0x80
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	429a      	cmp	r2, r3
 8004250:	d15c      	bne.n	800430c <UART_SetConfig+0x2f0>
  {
    switch (clocksource)
 8004252:	231f      	movs	r3, #31
 8004254:	18fb      	adds	r3, r7, r3
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b08      	cmp	r3, #8
 800425a:	d015      	beq.n	8004288 <UART_SetConfig+0x26c>
 800425c:	dc18      	bgt.n	8004290 <UART_SetConfig+0x274>
 800425e:	2b04      	cmp	r3, #4
 8004260:	d00d      	beq.n	800427e <UART_SetConfig+0x262>
 8004262:	dc15      	bgt.n	8004290 <UART_SetConfig+0x274>
 8004264:	2b00      	cmp	r3, #0
 8004266:	d002      	beq.n	800426e <UART_SetConfig+0x252>
 8004268:	2b02      	cmp	r3, #2
 800426a:	d005      	beq.n	8004278 <UART_SetConfig+0x25c>
 800426c:	e010      	b.n	8004290 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800426e:	f7fe fdcd 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 8004272:	0003      	movs	r3, r0
 8004274:	61bb      	str	r3, [r7, #24]
        break;
 8004276:	e012      	b.n	800429e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004278:	4b3e      	ldr	r3, [pc, #248]	@ (8004374 <UART_SetConfig+0x358>)
 800427a:	61bb      	str	r3, [r7, #24]
        break;
 800427c:	e00f      	b.n	800429e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800427e:	f7fe fd49 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8004282:	0003      	movs	r3, r0
 8004284:	61bb      	str	r3, [r7, #24]
        break;
 8004286:	e00a      	b.n	800429e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004288:	2380      	movs	r3, #128	@ 0x80
 800428a:	021b      	lsls	r3, r3, #8
 800428c:	61bb      	str	r3, [r7, #24]
        break;
 800428e:	e006      	b.n	800429e <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004294:	231e      	movs	r3, #30
 8004296:	18fb      	adds	r3, r7, r3
 8004298:	2201      	movs	r2, #1
 800429a:	701a      	strb	r2, [r3, #0]
        break;
 800429c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d100      	bne.n	80042a6 <UART_SetConfig+0x28a>
 80042a4:	e095      	b.n	80043d2 <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	005a      	lsls	r2, r3, #1
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	085b      	lsrs	r3, r3, #1
 80042b0:	18d2      	adds	r2, r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	0019      	movs	r1, r3
 80042b8:	0010      	movs	r0, r2
 80042ba:	f7fb ff35 	bl	8000128 <__udivsi3>
 80042be:	0003      	movs	r3, r0
 80042c0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	2b0f      	cmp	r3, #15
 80042c6:	d91c      	bls.n	8004302 <UART_SetConfig+0x2e6>
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	2380      	movs	r3, #128	@ 0x80
 80042cc:	025b      	lsls	r3, r3, #9
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d217      	bcs.n	8004302 <UART_SetConfig+0x2e6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	200e      	movs	r0, #14
 80042d8:	183b      	adds	r3, r7, r0
 80042da:	210f      	movs	r1, #15
 80042dc:	438a      	bics	r2, r1
 80042de:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	085b      	lsrs	r3, r3, #1
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	2207      	movs	r2, #7
 80042e8:	4013      	ands	r3, r2
 80042ea:	b299      	uxth	r1, r3
 80042ec:	183b      	adds	r3, r7, r0
 80042ee:	183a      	adds	r2, r7, r0
 80042f0:	8812      	ldrh	r2, [r2, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	183a      	adds	r2, r7, r0
 80042fc:	8812      	ldrh	r2, [r2, #0]
 80042fe:	60da      	str	r2, [r3, #12]
 8004300:	e067      	b.n	80043d2 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8004302:	231e      	movs	r3, #30
 8004304:	18fb      	adds	r3, r7, r3
 8004306:	2201      	movs	r2, #1
 8004308:	701a      	strb	r2, [r3, #0]
 800430a:	e062      	b.n	80043d2 <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800430c:	231f      	movs	r3, #31
 800430e:	18fb      	adds	r3, r7, r3
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	2b08      	cmp	r3, #8
 8004314:	d030      	beq.n	8004378 <UART_SetConfig+0x35c>
 8004316:	dc33      	bgt.n	8004380 <UART_SetConfig+0x364>
 8004318:	2b04      	cmp	r3, #4
 800431a:	d00d      	beq.n	8004338 <UART_SetConfig+0x31c>
 800431c:	dc30      	bgt.n	8004380 <UART_SetConfig+0x364>
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <UART_SetConfig+0x30c>
 8004322:	2b02      	cmp	r3, #2
 8004324:	d005      	beq.n	8004332 <UART_SetConfig+0x316>
 8004326:	e02b      	b.n	8004380 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004328:	f7fe fd70 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 800432c:	0003      	movs	r3, r0
 800432e:	61bb      	str	r3, [r7, #24]
        break;
 8004330:	e02d      	b.n	800438e <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004332:	4b10      	ldr	r3, [pc, #64]	@ (8004374 <UART_SetConfig+0x358>)
 8004334:	61bb      	str	r3, [r7, #24]
        break;
 8004336:	e02a      	b.n	800438e <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004338:	f7fe fcec 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 800433c:	0003      	movs	r3, r0
 800433e:	61bb      	str	r3, [r7, #24]
        break;
 8004340:	e025      	b.n	800438e <UART_SetConfig+0x372>
 8004342:	46c0      	nop			@ (mov r8, r8)
 8004344:	efff69f3 	.word	0xefff69f3
 8004348:	ffffcfff 	.word	0xffffcfff
 800434c:	fffff4ff 	.word	0xfffff4ff
 8004350:	40013800 	.word	0x40013800
 8004354:	40021000 	.word	0x40021000
 8004358:	40004400 	.word	0x40004400
 800435c:	40004800 	.word	0x40004800
 8004360:	40004c00 	.word	0x40004c00
 8004364:	40005000 	.word	0x40005000
 8004368:	40011400 	.word	0x40011400
 800436c:	40011800 	.word	0x40011800
 8004370:	40011c00 	.word	0x40011c00
 8004374:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004378:	2380      	movs	r3, #128	@ 0x80
 800437a:	021b      	lsls	r3, r3, #8
 800437c:	61bb      	str	r3, [r7, #24]
        break;
 800437e:	e006      	b.n	800438e <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 8004380:	2300      	movs	r3, #0
 8004382:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004384:	231e      	movs	r3, #30
 8004386:	18fb      	adds	r3, r7, r3
 8004388:	2201      	movs	r2, #1
 800438a:	701a      	strb	r2, [r3, #0]
        break;
 800438c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d01e      	beq.n	80043d2 <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	085a      	lsrs	r2, r3, #1
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	18d2      	adds	r2, r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	0019      	movs	r1, r3
 80043a4:	0010      	movs	r0, r2
 80043a6:	f7fb febf 	bl	8000128 <__udivsi3>
 80043aa:	0003      	movs	r3, r0
 80043ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	2b0f      	cmp	r3, #15
 80043b2:	d90a      	bls.n	80043ca <UART_SetConfig+0x3ae>
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	2380      	movs	r3, #128	@ 0x80
 80043b8:	025b      	lsls	r3, r3, #9
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d205      	bcs.n	80043ca <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	60da      	str	r2, [r3, #12]
 80043c8:	e003      	b.n	80043d2 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 80043ca:	231e      	movs	r3, #30
 80043cc:	18fb      	adds	r3, r7, r3
 80043ce:	2201      	movs	r2, #1
 80043d0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80043de:	231e      	movs	r3, #30
 80043e0:	18fb      	adds	r3, r7, r3
 80043e2:	781b      	ldrb	r3, [r3, #0]
}
 80043e4:	0018      	movs	r0, r3
 80043e6:	46bd      	mov	sp, r7
 80043e8:	b008      	add	sp, #32
 80043ea:	bd80      	pop	{r7, pc}

080043ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f8:	2208      	movs	r2, #8
 80043fa:	4013      	ands	r3, r2
 80043fc:	d00b      	beq.n	8004416 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	4a4a      	ldr	r2, [pc, #296]	@ (8004530 <UART_AdvFeatureConfig+0x144>)
 8004406:	4013      	ands	r3, r2
 8004408:	0019      	movs	r1, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441a:	2201      	movs	r2, #1
 800441c:	4013      	ands	r3, r2
 800441e:	d00b      	beq.n	8004438 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	4a43      	ldr	r2, [pc, #268]	@ (8004534 <UART_AdvFeatureConfig+0x148>)
 8004428:	4013      	ands	r3, r2
 800442a:	0019      	movs	r1, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443c:	2202      	movs	r2, #2
 800443e:	4013      	ands	r3, r2
 8004440:	d00b      	beq.n	800445a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	4a3b      	ldr	r2, [pc, #236]	@ (8004538 <UART_AdvFeatureConfig+0x14c>)
 800444a:	4013      	ands	r3, r2
 800444c:	0019      	movs	r1, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	430a      	orrs	r2, r1
 8004458:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445e:	2204      	movs	r2, #4
 8004460:	4013      	ands	r3, r2
 8004462:	d00b      	beq.n	800447c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	4a34      	ldr	r2, [pc, #208]	@ (800453c <UART_AdvFeatureConfig+0x150>)
 800446c:	4013      	ands	r3, r2
 800446e:	0019      	movs	r1, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004480:	2210      	movs	r2, #16
 8004482:	4013      	ands	r3, r2
 8004484:	d00b      	beq.n	800449e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	4a2c      	ldr	r2, [pc, #176]	@ (8004540 <UART_AdvFeatureConfig+0x154>)
 800448e:	4013      	ands	r3, r2
 8004490:	0019      	movs	r1, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	430a      	orrs	r2, r1
 800449c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a2:	2220      	movs	r2, #32
 80044a4:	4013      	ands	r3, r2
 80044a6:	d00b      	beq.n	80044c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	4a25      	ldr	r2, [pc, #148]	@ (8004544 <UART_AdvFeatureConfig+0x158>)
 80044b0:	4013      	ands	r3, r2
 80044b2:	0019      	movs	r1, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	430a      	orrs	r2, r1
 80044be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	2240      	movs	r2, #64	@ 0x40
 80044c6:	4013      	ands	r3, r2
 80044c8:	d01d      	beq.n	8004506 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004548 <UART_AdvFeatureConfig+0x15c>)
 80044d2:	4013      	ands	r3, r2
 80044d4:	0019      	movs	r1, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	430a      	orrs	r2, r1
 80044e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044e6:	2380      	movs	r3, #128	@ 0x80
 80044e8:	035b      	lsls	r3, r3, #13
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d10b      	bne.n	8004506 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	4a15      	ldr	r2, [pc, #84]	@ (800454c <UART_AdvFeatureConfig+0x160>)
 80044f6:	4013      	ands	r3, r2
 80044f8:	0019      	movs	r1, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	430a      	orrs	r2, r1
 8004504:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450a:	2280      	movs	r2, #128	@ 0x80
 800450c:	4013      	ands	r3, r2
 800450e:	d00b      	beq.n	8004528 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	4a0e      	ldr	r2, [pc, #56]	@ (8004550 <UART_AdvFeatureConfig+0x164>)
 8004518:	4013      	ands	r3, r2
 800451a:	0019      	movs	r1, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	430a      	orrs	r2, r1
 8004526:	605a      	str	r2, [r3, #4]
  }
}
 8004528:	46c0      	nop			@ (mov r8, r8)
 800452a:	46bd      	mov	sp, r7
 800452c:	b002      	add	sp, #8
 800452e:	bd80      	pop	{r7, pc}
 8004530:	ffff7fff 	.word	0xffff7fff
 8004534:	fffdffff 	.word	0xfffdffff
 8004538:	fffeffff 	.word	0xfffeffff
 800453c:	fffbffff 	.word	0xfffbffff
 8004540:	ffffefff 	.word	0xffffefff
 8004544:	ffffdfff 	.word	0xffffdfff
 8004548:	ffefffff 	.word	0xffefffff
 800454c:	ff9fffff 	.word	0xff9fffff
 8004550:	fff7ffff 	.word	0xfff7ffff

08004554 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b092      	sub	sp, #72	@ 0x48
 8004558:	af02      	add	r7, sp, #8
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2284      	movs	r2, #132	@ 0x84
 8004560:	2100      	movs	r1, #0
 8004562:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004564:	f7fc fe86 	bl	8001274 <HAL_GetTick>
 8004568:	0003      	movs	r3, r0
 800456a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2208      	movs	r2, #8
 8004574:	4013      	ands	r3, r2
 8004576:	2b08      	cmp	r3, #8
 8004578:	d12c      	bne.n	80045d4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800457a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800457c:	2280      	movs	r2, #128	@ 0x80
 800457e:	0391      	lsls	r1, r2, #14
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	4a46      	ldr	r2, [pc, #280]	@ (800469c <UART_CheckIdleState+0x148>)
 8004584:	9200      	str	r2, [sp, #0]
 8004586:	2200      	movs	r2, #0
 8004588:	f000 f88c 	bl	80046a4 <UART_WaitOnFlagUntilTimeout>
 800458c:	1e03      	subs	r3, r0, #0
 800458e:	d021      	beq.n	80045d4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004590:	f3ef 8310 	mrs	r3, PRIMASK
 8004594:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004598:	63bb      	str	r3, [r7, #56]	@ 0x38
 800459a:	2301      	movs	r3, #1
 800459c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800459e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a0:	f383 8810 	msr	PRIMASK, r3
}
 80045a4:	46c0      	nop			@ (mov r8, r8)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2180      	movs	r1, #128	@ 0x80
 80045b2:	438a      	bics	r2, r1
 80045b4:	601a      	str	r2, [r3, #0]
 80045b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045bc:	f383 8810 	msr	PRIMASK, r3
}
 80045c0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2220      	movs	r2, #32
 80045c6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2278      	movs	r2, #120	@ 0x78
 80045cc:	2100      	movs	r1, #0
 80045ce:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e05f      	b.n	8004694 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2204      	movs	r2, #4
 80045dc:	4013      	ands	r3, r2
 80045de:	2b04      	cmp	r3, #4
 80045e0:	d146      	bne.n	8004670 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e4:	2280      	movs	r2, #128	@ 0x80
 80045e6:	03d1      	lsls	r1, r2, #15
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	4a2c      	ldr	r2, [pc, #176]	@ (800469c <UART_CheckIdleState+0x148>)
 80045ec:	9200      	str	r2, [sp, #0]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f000 f858 	bl	80046a4 <UART_WaitOnFlagUntilTimeout>
 80045f4:	1e03      	subs	r3, r0, #0
 80045f6:	d03b      	beq.n	8004670 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045f8:	f3ef 8310 	mrs	r3, PRIMASK
 80045fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80045fe:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004600:	637b      	str	r3, [r7, #52]	@ 0x34
 8004602:	2301      	movs	r3, #1
 8004604:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f383 8810 	msr	PRIMASK, r3
}
 800460c:	46c0      	nop			@ (mov r8, r8)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4921      	ldr	r1, [pc, #132]	@ (80046a0 <UART_CheckIdleState+0x14c>)
 800461a:	400a      	ands	r2, r1
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004620:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f383 8810 	msr	PRIMASK, r3
}
 8004628:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800462a:	f3ef 8310 	mrs	r3, PRIMASK
 800462e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004630:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004632:	633b      	str	r3, [r7, #48]	@ 0x30
 8004634:	2301      	movs	r3, #1
 8004636:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	f383 8810 	msr	PRIMASK, r3
}
 800463e:	46c0      	nop			@ (mov r8, r8)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2101      	movs	r1, #1
 800464c:	438a      	bics	r2, r1
 800464e:	609a      	str	r2, [r3, #8]
 8004650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004652:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	f383 8810 	msr	PRIMASK, r3
}
 800465a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2280      	movs	r2, #128	@ 0x80
 8004660:	2120      	movs	r1, #32
 8004662:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2278      	movs	r2, #120	@ 0x78
 8004668:	2100      	movs	r1, #0
 800466a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800466c:	2303      	movs	r3, #3
 800466e:	e011      	b.n	8004694 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2220      	movs	r2, #32
 8004674:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2280      	movs	r2, #128	@ 0x80
 800467a:	2120      	movs	r1, #32
 800467c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2278      	movs	r2, #120	@ 0x78
 800468e:	2100      	movs	r1, #0
 8004690:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	0018      	movs	r0, r3
 8004696:	46bd      	mov	sp, r7
 8004698:	b010      	add	sp, #64	@ 0x40
 800469a:	bd80      	pop	{r7, pc}
 800469c:	01ffffff 	.word	0x01ffffff
 80046a0:	fffffedf 	.word	0xfffffedf

080046a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	603b      	str	r3, [r7, #0]
 80046b0:	1dfb      	adds	r3, r7, #7
 80046b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046b4:	e051      	b.n	800475a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	3301      	adds	r3, #1
 80046ba:	d04e      	beq.n	800475a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046bc:	f7fc fdda 	bl	8001274 <HAL_GetTick>
 80046c0:	0002      	movs	r2, r0
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d302      	bcc.n	80046d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e051      	b.n	800477a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2204      	movs	r2, #4
 80046de:	4013      	ands	r3, r2
 80046e0:	d03b      	beq.n	800475a <UART_WaitOnFlagUntilTimeout+0xb6>
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2b80      	cmp	r3, #128	@ 0x80
 80046e6:	d038      	beq.n	800475a <UART_WaitOnFlagUntilTimeout+0xb6>
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2b40      	cmp	r3, #64	@ 0x40
 80046ec:	d035      	beq.n	800475a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69db      	ldr	r3, [r3, #28]
 80046f4:	2208      	movs	r2, #8
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b08      	cmp	r3, #8
 80046fa:	d111      	bne.n	8004720 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2208      	movs	r2, #8
 8004702:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	0018      	movs	r0, r3
 8004708:	f000 f83c 	bl	8004784 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2284      	movs	r2, #132	@ 0x84
 8004710:	2108      	movs	r1, #8
 8004712:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2278      	movs	r2, #120	@ 0x78
 8004718:	2100      	movs	r1, #0
 800471a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e02c      	b.n	800477a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	69da      	ldr	r2, [r3, #28]
 8004726:	2380      	movs	r3, #128	@ 0x80
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	401a      	ands	r2, r3
 800472c:	2380      	movs	r3, #128	@ 0x80
 800472e:	011b      	lsls	r3, r3, #4
 8004730:	429a      	cmp	r2, r3
 8004732:	d112      	bne.n	800475a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2280      	movs	r2, #128	@ 0x80
 800473a:	0112      	lsls	r2, r2, #4
 800473c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	0018      	movs	r0, r3
 8004742:	f000 f81f 	bl	8004784 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2284      	movs	r2, #132	@ 0x84
 800474a:	2120      	movs	r1, #32
 800474c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2278      	movs	r2, #120	@ 0x78
 8004752:	2100      	movs	r1, #0
 8004754:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e00f      	b.n	800477a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	69db      	ldr	r3, [r3, #28]
 8004760:	68ba      	ldr	r2, [r7, #8]
 8004762:	4013      	ands	r3, r2
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	425a      	negs	r2, r3
 800476a:	4153      	adcs	r3, r2
 800476c:	b2db      	uxtb	r3, r3
 800476e:	001a      	movs	r2, r3
 8004770:	1dfb      	adds	r3, r7, #7
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	429a      	cmp	r2, r3
 8004776:	d09e      	beq.n	80046b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	0018      	movs	r0, r3
 800477c:	46bd      	mov	sp, r7
 800477e:	b004      	add	sp, #16
 8004780:	bd80      	pop	{r7, pc}
	...

08004784 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b08e      	sub	sp, #56	@ 0x38
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800478c:	f3ef 8310 	mrs	r3, PRIMASK
 8004790:	617b      	str	r3, [r7, #20]
  return(result);
 8004792:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004794:	637b      	str	r3, [r7, #52]	@ 0x34
 8004796:	2301      	movs	r3, #1
 8004798:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	f383 8810 	msr	PRIMASK, r3
}
 80047a0:	46c0      	nop			@ (mov r8, r8)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4926      	ldr	r1, [pc, #152]	@ (8004848 <UART_EndRxTransfer+0xc4>)
 80047ae:	400a      	ands	r2, r1
 80047b0:	601a      	str	r2, [r3, #0]
 80047b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	f383 8810 	msr	PRIMASK, r3
}
 80047bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047be:	f3ef 8310 	mrs	r3, PRIMASK
 80047c2:	623b      	str	r3, [r7, #32]
  return(result);
 80047c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80047c8:	2301      	movs	r3, #1
 80047ca:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ce:	f383 8810 	msr	PRIMASK, r3
}
 80047d2:	46c0      	nop			@ (mov r8, r8)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689a      	ldr	r2, [r3, #8]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2101      	movs	r1, #1
 80047e0:	438a      	bics	r2, r1
 80047e2:	609a      	str	r2, [r3, #8]
 80047e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ea:	f383 8810 	msr	PRIMASK, r3
}
 80047ee:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d118      	bne.n	800482a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047f8:	f3ef 8310 	mrs	r3, PRIMASK
 80047fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80047fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004800:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004802:	2301      	movs	r3, #1
 8004804:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f383 8810 	msr	PRIMASK, r3
}
 800480c:	46c0      	nop			@ (mov r8, r8)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2110      	movs	r1, #16
 800481a:	438a      	bics	r2, r1
 800481c:	601a      	str	r2, [r3, #0]
 800481e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004820:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f383 8810 	msr	PRIMASK, r3
}
 8004828:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2280      	movs	r2, #128	@ 0x80
 800482e:	2120      	movs	r1, #32
 8004830:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800483e:	46c0      	nop			@ (mov r8, r8)
 8004840:	46bd      	mov	sp, r7
 8004842:	b00e      	add	sp, #56	@ 0x38
 8004844:	bd80      	pop	{r7, pc}
 8004846:	46c0      	nop			@ (mov r8, r8)
 8004848:	fffffedf 	.word	0xfffffedf

0800484c <siprintf>:
 800484c:	b40e      	push	{r1, r2, r3}
 800484e:	b510      	push	{r4, lr}
 8004850:	2400      	movs	r4, #0
 8004852:	490c      	ldr	r1, [pc, #48]	@ (8004884 <siprintf+0x38>)
 8004854:	b09d      	sub	sp, #116	@ 0x74
 8004856:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004858:	9002      	str	r0, [sp, #8]
 800485a:	9006      	str	r0, [sp, #24]
 800485c:	9107      	str	r1, [sp, #28]
 800485e:	9104      	str	r1, [sp, #16]
 8004860:	4809      	ldr	r0, [pc, #36]	@ (8004888 <siprintf+0x3c>)
 8004862:	490a      	ldr	r1, [pc, #40]	@ (800488c <siprintf+0x40>)
 8004864:	cb04      	ldmia	r3!, {r2}
 8004866:	9105      	str	r1, [sp, #20]
 8004868:	6800      	ldr	r0, [r0, #0]
 800486a:	a902      	add	r1, sp, #8
 800486c:	9301      	str	r3, [sp, #4]
 800486e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004870:	f000 f99e 	bl	8004bb0 <_svfiprintf_r>
 8004874:	9b02      	ldr	r3, [sp, #8]
 8004876:	701c      	strb	r4, [r3, #0]
 8004878:	b01d      	add	sp, #116	@ 0x74
 800487a:	bc10      	pop	{r4}
 800487c:	bc08      	pop	{r3}
 800487e:	b003      	add	sp, #12
 8004880:	4718      	bx	r3
 8004882:	46c0      	nop			@ (mov r8, r8)
 8004884:	7fffffff 	.word	0x7fffffff
 8004888:	2000000c 	.word	0x2000000c
 800488c:	ffff0208 	.word	0xffff0208

08004890 <memset>:
 8004890:	0003      	movs	r3, r0
 8004892:	1882      	adds	r2, r0, r2
 8004894:	4293      	cmp	r3, r2
 8004896:	d100      	bne.n	800489a <memset+0xa>
 8004898:	4770      	bx	lr
 800489a:	7019      	strb	r1, [r3, #0]
 800489c:	3301      	adds	r3, #1
 800489e:	e7f9      	b.n	8004894 <memset+0x4>

080048a0 <__errno>:
 80048a0:	4b01      	ldr	r3, [pc, #4]	@ (80048a8 <__errno+0x8>)
 80048a2:	6818      	ldr	r0, [r3, #0]
 80048a4:	4770      	bx	lr
 80048a6:	46c0      	nop			@ (mov r8, r8)
 80048a8:	2000000c 	.word	0x2000000c

080048ac <__libc_init_array>:
 80048ac:	b570      	push	{r4, r5, r6, lr}
 80048ae:	2600      	movs	r6, #0
 80048b0:	4c0c      	ldr	r4, [pc, #48]	@ (80048e4 <__libc_init_array+0x38>)
 80048b2:	4d0d      	ldr	r5, [pc, #52]	@ (80048e8 <__libc_init_array+0x3c>)
 80048b4:	1b64      	subs	r4, r4, r5
 80048b6:	10a4      	asrs	r4, r4, #2
 80048b8:	42a6      	cmp	r6, r4
 80048ba:	d109      	bne.n	80048d0 <__libc_init_array+0x24>
 80048bc:	2600      	movs	r6, #0
 80048be:	f000 fc61 	bl	8005184 <_init>
 80048c2:	4c0a      	ldr	r4, [pc, #40]	@ (80048ec <__libc_init_array+0x40>)
 80048c4:	4d0a      	ldr	r5, [pc, #40]	@ (80048f0 <__libc_init_array+0x44>)
 80048c6:	1b64      	subs	r4, r4, r5
 80048c8:	10a4      	asrs	r4, r4, #2
 80048ca:	42a6      	cmp	r6, r4
 80048cc:	d105      	bne.n	80048da <__libc_init_array+0x2e>
 80048ce:	bd70      	pop	{r4, r5, r6, pc}
 80048d0:	00b3      	lsls	r3, r6, #2
 80048d2:	58eb      	ldr	r3, [r5, r3]
 80048d4:	4798      	blx	r3
 80048d6:	3601      	adds	r6, #1
 80048d8:	e7ee      	b.n	80048b8 <__libc_init_array+0xc>
 80048da:	00b3      	lsls	r3, r6, #2
 80048dc:	58eb      	ldr	r3, [r5, r3]
 80048de:	4798      	blx	r3
 80048e0:	3601      	adds	r6, #1
 80048e2:	e7f2      	b.n	80048ca <__libc_init_array+0x1e>
 80048e4:	08005248 	.word	0x08005248
 80048e8:	08005248 	.word	0x08005248
 80048ec:	0800524c 	.word	0x0800524c
 80048f0:	08005248 	.word	0x08005248

080048f4 <__retarget_lock_acquire_recursive>:
 80048f4:	4770      	bx	lr

080048f6 <__retarget_lock_release_recursive>:
 80048f6:	4770      	bx	lr

080048f8 <_free_r>:
 80048f8:	b570      	push	{r4, r5, r6, lr}
 80048fa:	0005      	movs	r5, r0
 80048fc:	1e0c      	subs	r4, r1, #0
 80048fe:	d010      	beq.n	8004922 <_free_r+0x2a>
 8004900:	3c04      	subs	r4, #4
 8004902:	6823      	ldr	r3, [r4, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	da00      	bge.n	800490a <_free_r+0x12>
 8004908:	18e4      	adds	r4, r4, r3
 800490a:	0028      	movs	r0, r5
 800490c:	f000 f8e0 	bl	8004ad0 <__malloc_lock>
 8004910:	4a1d      	ldr	r2, [pc, #116]	@ (8004988 <_free_r+0x90>)
 8004912:	6813      	ldr	r3, [r2, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d105      	bne.n	8004924 <_free_r+0x2c>
 8004918:	6063      	str	r3, [r4, #4]
 800491a:	6014      	str	r4, [r2, #0]
 800491c:	0028      	movs	r0, r5
 800491e:	f000 f8df 	bl	8004ae0 <__malloc_unlock>
 8004922:	bd70      	pop	{r4, r5, r6, pc}
 8004924:	42a3      	cmp	r3, r4
 8004926:	d908      	bls.n	800493a <_free_r+0x42>
 8004928:	6820      	ldr	r0, [r4, #0]
 800492a:	1821      	adds	r1, r4, r0
 800492c:	428b      	cmp	r3, r1
 800492e:	d1f3      	bne.n	8004918 <_free_r+0x20>
 8004930:	6819      	ldr	r1, [r3, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	1809      	adds	r1, r1, r0
 8004936:	6021      	str	r1, [r4, #0]
 8004938:	e7ee      	b.n	8004918 <_free_r+0x20>
 800493a:	001a      	movs	r2, r3
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <_free_r+0x4e>
 8004942:	42a3      	cmp	r3, r4
 8004944:	d9f9      	bls.n	800493a <_free_r+0x42>
 8004946:	6811      	ldr	r1, [r2, #0]
 8004948:	1850      	adds	r0, r2, r1
 800494a:	42a0      	cmp	r0, r4
 800494c:	d10b      	bne.n	8004966 <_free_r+0x6e>
 800494e:	6820      	ldr	r0, [r4, #0]
 8004950:	1809      	adds	r1, r1, r0
 8004952:	1850      	adds	r0, r2, r1
 8004954:	6011      	str	r1, [r2, #0]
 8004956:	4283      	cmp	r3, r0
 8004958:	d1e0      	bne.n	800491c <_free_r+0x24>
 800495a:	6818      	ldr	r0, [r3, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	1841      	adds	r1, r0, r1
 8004960:	6011      	str	r1, [r2, #0]
 8004962:	6053      	str	r3, [r2, #4]
 8004964:	e7da      	b.n	800491c <_free_r+0x24>
 8004966:	42a0      	cmp	r0, r4
 8004968:	d902      	bls.n	8004970 <_free_r+0x78>
 800496a:	230c      	movs	r3, #12
 800496c:	602b      	str	r3, [r5, #0]
 800496e:	e7d5      	b.n	800491c <_free_r+0x24>
 8004970:	6820      	ldr	r0, [r4, #0]
 8004972:	1821      	adds	r1, r4, r0
 8004974:	428b      	cmp	r3, r1
 8004976:	d103      	bne.n	8004980 <_free_r+0x88>
 8004978:	6819      	ldr	r1, [r3, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	1809      	adds	r1, r1, r0
 800497e:	6021      	str	r1, [r4, #0]
 8004980:	6063      	str	r3, [r4, #4]
 8004982:	6054      	str	r4, [r2, #4]
 8004984:	e7ca      	b.n	800491c <_free_r+0x24>
 8004986:	46c0      	nop			@ (mov r8, r8)
 8004988:	20000384 	.word	0x20000384

0800498c <sbrk_aligned>:
 800498c:	b570      	push	{r4, r5, r6, lr}
 800498e:	4e0f      	ldr	r6, [pc, #60]	@ (80049cc <sbrk_aligned+0x40>)
 8004990:	000d      	movs	r5, r1
 8004992:	6831      	ldr	r1, [r6, #0]
 8004994:	0004      	movs	r4, r0
 8004996:	2900      	cmp	r1, #0
 8004998:	d102      	bne.n	80049a0 <sbrk_aligned+0x14>
 800499a:	f000 fb95 	bl	80050c8 <_sbrk_r>
 800499e:	6030      	str	r0, [r6, #0]
 80049a0:	0029      	movs	r1, r5
 80049a2:	0020      	movs	r0, r4
 80049a4:	f000 fb90 	bl	80050c8 <_sbrk_r>
 80049a8:	1c43      	adds	r3, r0, #1
 80049aa:	d103      	bne.n	80049b4 <sbrk_aligned+0x28>
 80049ac:	2501      	movs	r5, #1
 80049ae:	426d      	negs	r5, r5
 80049b0:	0028      	movs	r0, r5
 80049b2:	bd70      	pop	{r4, r5, r6, pc}
 80049b4:	2303      	movs	r3, #3
 80049b6:	1cc5      	adds	r5, r0, #3
 80049b8:	439d      	bics	r5, r3
 80049ba:	42a8      	cmp	r0, r5
 80049bc:	d0f8      	beq.n	80049b0 <sbrk_aligned+0x24>
 80049be:	1a29      	subs	r1, r5, r0
 80049c0:	0020      	movs	r0, r4
 80049c2:	f000 fb81 	bl	80050c8 <_sbrk_r>
 80049c6:	3001      	adds	r0, #1
 80049c8:	d1f2      	bne.n	80049b0 <sbrk_aligned+0x24>
 80049ca:	e7ef      	b.n	80049ac <sbrk_aligned+0x20>
 80049cc:	20000380 	.word	0x20000380

080049d0 <_malloc_r>:
 80049d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049d2:	2203      	movs	r2, #3
 80049d4:	1ccb      	adds	r3, r1, #3
 80049d6:	4393      	bics	r3, r2
 80049d8:	3308      	adds	r3, #8
 80049da:	0005      	movs	r5, r0
 80049dc:	001f      	movs	r7, r3
 80049de:	2b0c      	cmp	r3, #12
 80049e0:	d234      	bcs.n	8004a4c <_malloc_r+0x7c>
 80049e2:	270c      	movs	r7, #12
 80049e4:	42b9      	cmp	r1, r7
 80049e6:	d833      	bhi.n	8004a50 <_malloc_r+0x80>
 80049e8:	0028      	movs	r0, r5
 80049ea:	f000 f871 	bl	8004ad0 <__malloc_lock>
 80049ee:	4e37      	ldr	r6, [pc, #220]	@ (8004acc <_malloc_r+0xfc>)
 80049f0:	6833      	ldr	r3, [r6, #0]
 80049f2:	001c      	movs	r4, r3
 80049f4:	2c00      	cmp	r4, #0
 80049f6:	d12f      	bne.n	8004a58 <_malloc_r+0x88>
 80049f8:	0039      	movs	r1, r7
 80049fa:	0028      	movs	r0, r5
 80049fc:	f7ff ffc6 	bl	800498c <sbrk_aligned>
 8004a00:	0004      	movs	r4, r0
 8004a02:	1c43      	adds	r3, r0, #1
 8004a04:	d15f      	bne.n	8004ac6 <_malloc_r+0xf6>
 8004a06:	6834      	ldr	r4, [r6, #0]
 8004a08:	9400      	str	r4, [sp, #0]
 8004a0a:	9b00      	ldr	r3, [sp, #0]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d14a      	bne.n	8004aa6 <_malloc_r+0xd6>
 8004a10:	2c00      	cmp	r4, #0
 8004a12:	d052      	beq.n	8004aba <_malloc_r+0xea>
 8004a14:	6823      	ldr	r3, [r4, #0]
 8004a16:	0028      	movs	r0, r5
 8004a18:	18e3      	adds	r3, r4, r3
 8004a1a:	9900      	ldr	r1, [sp, #0]
 8004a1c:	9301      	str	r3, [sp, #4]
 8004a1e:	f000 fb53 	bl	80050c8 <_sbrk_r>
 8004a22:	9b01      	ldr	r3, [sp, #4]
 8004a24:	4283      	cmp	r3, r0
 8004a26:	d148      	bne.n	8004aba <_malloc_r+0xea>
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	0028      	movs	r0, r5
 8004a2c:	1aff      	subs	r7, r7, r3
 8004a2e:	0039      	movs	r1, r7
 8004a30:	f7ff ffac 	bl	800498c <sbrk_aligned>
 8004a34:	3001      	adds	r0, #1
 8004a36:	d040      	beq.n	8004aba <_malloc_r+0xea>
 8004a38:	6823      	ldr	r3, [r4, #0]
 8004a3a:	19db      	adds	r3, r3, r7
 8004a3c:	6023      	str	r3, [r4, #0]
 8004a3e:	6833      	ldr	r3, [r6, #0]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	2a00      	cmp	r2, #0
 8004a44:	d133      	bne.n	8004aae <_malloc_r+0xde>
 8004a46:	9b00      	ldr	r3, [sp, #0]
 8004a48:	6033      	str	r3, [r6, #0]
 8004a4a:	e019      	b.n	8004a80 <_malloc_r+0xb0>
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	dac9      	bge.n	80049e4 <_malloc_r+0x14>
 8004a50:	230c      	movs	r3, #12
 8004a52:	602b      	str	r3, [r5, #0]
 8004a54:	2000      	movs	r0, #0
 8004a56:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a58:	6821      	ldr	r1, [r4, #0]
 8004a5a:	1bc9      	subs	r1, r1, r7
 8004a5c:	d420      	bmi.n	8004aa0 <_malloc_r+0xd0>
 8004a5e:	290b      	cmp	r1, #11
 8004a60:	d90a      	bls.n	8004a78 <_malloc_r+0xa8>
 8004a62:	19e2      	adds	r2, r4, r7
 8004a64:	6027      	str	r7, [r4, #0]
 8004a66:	42a3      	cmp	r3, r4
 8004a68:	d104      	bne.n	8004a74 <_malloc_r+0xa4>
 8004a6a:	6032      	str	r2, [r6, #0]
 8004a6c:	6863      	ldr	r3, [r4, #4]
 8004a6e:	6011      	str	r1, [r2, #0]
 8004a70:	6053      	str	r3, [r2, #4]
 8004a72:	e005      	b.n	8004a80 <_malloc_r+0xb0>
 8004a74:	605a      	str	r2, [r3, #4]
 8004a76:	e7f9      	b.n	8004a6c <_malloc_r+0x9c>
 8004a78:	6862      	ldr	r2, [r4, #4]
 8004a7a:	42a3      	cmp	r3, r4
 8004a7c:	d10e      	bne.n	8004a9c <_malloc_r+0xcc>
 8004a7e:	6032      	str	r2, [r6, #0]
 8004a80:	0028      	movs	r0, r5
 8004a82:	f000 f82d 	bl	8004ae0 <__malloc_unlock>
 8004a86:	0020      	movs	r0, r4
 8004a88:	2207      	movs	r2, #7
 8004a8a:	300b      	adds	r0, #11
 8004a8c:	1d23      	adds	r3, r4, #4
 8004a8e:	4390      	bics	r0, r2
 8004a90:	1ac2      	subs	r2, r0, r3
 8004a92:	4298      	cmp	r0, r3
 8004a94:	d0df      	beq.n	8004a56 <_malloc_r+0x86>
 8004a96:	1a1b      	subs	r3, r3, r0
 8004a98:	50a3      	str	r3, [r4, r2]
 8004a9a:	e7dc      	b.n	8004a56 <_malloc_r+0x86>
 8004a9c:	605a      	str	r2, [r3, #4]
 8004a9e:	e7ef      	b.n	8004a80 <_malloc_r+0xb0>
 8004aa0:	0023      	movs	r3, r4
 8004aa2:	6864      	ldr	r4, [r4, #4]
 8004aa4:	e7a6      	b.n	80049f4 <_malloc_r+0x24>
 8004aa6:	9c00      	ldr	r4, [sp, #0]
 8004aa8:	6863      	ldr	r3, [r4, #4]
 8004aaa:	9300      	str	r3, [sp, #0]
 8004aac:	e7ad      	b.n	8004a0a <_malloc_r+0x3a>
 8004aae:	001a      	movs	r2, r3
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	42a3      	cmp	r3, r4
 8004ab4:	d1fb      	bne.n	8004aae <_malloc_r+0xde>
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	e7da      	b.n	8004a70 <_malloc_r+0xa0>
 8004aba:	230c      	movs	r3, #12
 8004abc:	0028      	movs	r0, r5
 8004abe:	602b      	str	r3, [r5, #0]
 8004ac0:	f000 f80e 	bl	8004ae0 <__malloc_unlock>
 8004ac4:	e7c6      	b.n	8004a54 <_malloc_r+0x84>
 8004ac6:	6007      	str	r7, [r0, #0]
 8004ac8:	e7da      	b.n	8004a80 <_malloc_r+0xb0>
 8004aca:	46c0      	nop			@ (mov r8, r8)
 8004acc:	20000384 	.word	0x20000384

08004ad0 <__malloc_lock>:
 8004ad0:	b510      	push	{r4, lr}
 8004ad2:	4802      	ldr	r0, [pc, #8]	@ (8004adc <__malloc_lock+0xc>)
 8004ad4:	f7ff ff0e 	bl	80048f4 <__retarget_lock_acquire_recursive>
 8004ad8:	bd10      	pop	{r4, pc}
 8004ada:	46c0      	nop			@ (mov r8, r8)
 8004adc:	2000037c 	.word	0x2000037c

08004ae0 <__malloc_unlock>:
 8004ae0:	b510      	push	{r4, lr}
 8004ae2:	4802      	ldr	r0, [pc, #8]	@ (8004aec <__malloc_unlock+0xc>)
 8004ae4:	f7ff ff07 	bl	80048f6 <__retarget_lock_release_recursive>
 8004ae8:	bd10      	pop	{r4, pc}
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	2000037c 	.word	0x2000037c

08004af0 <__ssputs_r>:
 8004af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004af2:	688e      	ldr	r6, [r1, #8]
 8004af4:	b085      	sub	sp, #20
 8004af6:	001f      	movs	r7, r3
 8004af8:	000c      	movs	r4, r1
 8004afa:	680b      	ldr	r3, [r1, #0]
 8004afc:	9002      	str	r0, [sp, #8]
 8004afe:	9203      	str	r2, [sp, #12]
 8004b00:	42be      	cmp	r6, r7
 8004b02:	d830      	bhi.n	8004b66 <__ssputs_r+0x76>
 8004b04:	210c      	movs	r1, #12
 8004b06:	5e62      	ldrsh	r2, [r4, r1]
 8004b08:	2190      	movs	r1, #144	@ 0x90
 8004b0a:	00c9      	lsls	r1, r1, #3
 8004b0c:	420a      	tst	r2, r1
 8004b0e:	d028      	beq.n	8004b62 <__ssputs_r+0x72>
 8004b10:	2003      	movs	r0, #3
 8004b12:	6921      	ldr	r1, [r4, #16]
 8004b14:	1a5b      	subs	r3, r3, r1
 8004b16:	9301      	str	r3, [sp, #4]
 8004b18:	6963      	ldr	r3, [r4, #20]
 8004b1a:	4343      	muls	r3, r0
 8004b1c:	9801      	ldr	r0, [sp, #4]
 8004b1e:	0fdd      	lsrs	r5, r3, #31
 8004b20:	18ed      	adds	r5, r5, r3
 8004b22:	1c7b      	adds	r3, r7, #1
 8004b24:	181b      	adds	r3, r3, r0
 8004b26:	106d      	asrs	r5, r5, #1
 8004b28:	42ab      	cmp	r3, r5
 8004b2a:	d900      	bls.n	8004b2e <__ssputs_r+0x3e>
 8004b2c:	001d      	movs	r5, r3
 8004b2e:	0552      	lsls	r2, r2, #21
 8004b30:	d528      	bpl.n	8004b84 <__ssputs_r+0x94>
 8004b32:	0029      	movs	r1, r5
 8004b34:	9802      	ldr	r0, [sp, #8]
 8004b36:	f7ff ff4b 	bl	80049d0 <_malloc_r>
 8004b3a:	1e06      	subs	r6, r0, #0
 8004b3c:	d02c      	beq.n	8004b98 <__ssputs_r+0xa8>
 8004b3e:	9a01      	ldr	r2, [sp, #4]
 8004b40:	6921      	ldr	r1, [r4, #16]
 8004b42:	f000 fade 	bl	8005102 <memcpy>
 8004b46:	89a2      	ldrh	r2, [r4, #12]
 8004b48:	4b18      	ldr	r3, [pc, #96]	@ (8004bac <__ssputs_r+0xbc>)
 8004b4a:	401a      	ands	r2, r3
 8004b4c:	2380      	movs	r3, #128	@ 0x80
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	81a3      	strh	r3, [r4, #12]
 8004b52:	9b01      	ldr	r3, [sp, #4]
 8004b54:	6126      	str	r6, [r4, #16]
 8004b56:	18f6      	adds	r6, r6, r3
 8004b58:	6026      	str	r6, [r4, #0]
 8004b5a:	003e      	movs	r6, r7
 8004b5c:	6165      	str	r5, [r4, #20]
 8004b5e:	1aed      	subs	r5, r5, r3
 8004b60:	60a5      	str	r5, [r4, #8]
 8004b62:	42be      	cmp	r6, r7
 8004b64:	d900      	bls.n	8004b68 <__ssputs_r+0x78>
 8004b66:	003e      	movs	r6, r7
 8004b68:	0032      	movs	r2, r6
 8004b6a:	9903      	ldr	r1, [sp, #12]
 8004b6c:	6820      	ldr	r0, [r4, #0]
 8004b6e:	f000 fa99 	bl	80050a4 <memmove>
 8004b72:	2000      	movs	r0, #0
 8004b74:	68a3      	ldr	r3, [r4, #8]
 8004b76:	1b9b      	subs	r3, r3, r6
 8004b78:	60a3      	str	r3, [r4, #8]
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	199b      	adds	r3, r3, r6
 8004b7e:	6023      	str	r3, [r4, #0]
 8004b80:	b005      	add	sp, #20
 8004b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b84:	002a      	movs	r2, r5
 8004b86:	9802      	ldr	r0, [sp, #8]
 8004b88:	f000 fac4 	bl	8005114 <_realloc_r>
 8004b8c:	1e06      	subs	r6, r0, #0
 8004b8e:	d1e0      	bne.n	8004b52 <__ssputs_r+0x62>
 8004b90:	6921      	ldr	r1, [r4, #16]
 8004b92:	9802      	ldr	r0, [sp, #8]
 8004b94:	f7ff feb0 	bl	80048f8 <_free_r>
 8004b98:	230c      	movs	r3, #12
 8004b9a:	2001      	movs	r0, #1
 8004b9c:	9a02      	ldr	r2, [sp, #8]
 8004b9e:	4240      	negs	r0, r0
 8004ba0:	6013      	str	r3, [r2, #0]
 8004ba2:	89a2      	ldrh	r2, [r4, #12]
 8004ba4:	3334      	adds	r3, #52	@ 0x34
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	81a3      	strh	r3, [r4, #12]
 8004baa:	e7e9      	b.n	8004b80 <__ssputs_r+0x90>
 8004bac:	fffffb7f 	.word	0xfffffb7f

08004bb0 <_svfiprintf_r>:
 8004bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bb2:	b0a1      	sub	sp, #132	@ 0x84
 8004bb4:	9003      	str	r0, [sp, #12]
 8004bb6:	001d      	movs	r5, r3
 8004bb8:	898b      	ldrh	r3, [r1, #12]
 8004bba:	000f      	movs	r7, r1
 8004bbc:	0016      	movs	r6, r2
 8004bbe:	061b      	lsls	r3, r3, #24
 8004bc0:	d511      	bpl.n	8004be6 <_svfiprintf_r+0x36>
 8004bc2:	690b      	ldr	r3, [r1, #16]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10e      	bne.n	8004be6 <_svfiprintf_r+0x36>
 8004bc8:	2140      	movs	r1, #64	@ 0x40
 8004bca:	f7ff ff01 	bl	80049d0 <_malloc_r>
 8004bce:	6038      	str	r0, [r7, #0]
 8004bd0:	6138      	str	r0, [r7, #16]
 8004bd2:	2800      	cmp	r0, #0
 8004bd4:	d105      	bne.n	8004be2 <_svfiprintf_r+0x32>
 8004bd6:	230c      	movs	r3, #12
 8004bd8:	9a03      	ldr	r2, [sp, #12]
 8004bda:	6013      	str	r3, [r2, #0]
 8004bdc:	2001      	movs	r0, #1
 8004bde:	4240      	negs	r0, r0
 8004be0:	e0cf      	b.n	8004d82 <_svfiprintf_r+0x1d2>
 8004be2:	2340      	movs	r3, #64	@ 0x40
 8004be4:	617b      	str	r3, [r7, #20]
 8004be6:	2300      	movs	r3, #0
 8004be8:	ac08      	add	r4, sp, #32
 8004bea:	6163      	str	r3, [r4, #20]
 8004bec:	3320      	adds	r3, #32
 8004bee:	7663      	strb	r3, [r4, #25]
 8004bf0:	3310      	adds	r3, #16
 8004bf2:	76a3      	strb	r3, [r4, #26]
 8004bf4:	9507      	str	r5, [sp, #28]
 8004bf6:	0035      	movs	r5, r6
 8004bf8:	782b      	ldrb	r3, [r5, #0]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <_svfiprintf_r+0x52>
 8004bfe:	2b25      	cmp	r3, #37	@ 0x25
 8004c00:	d148      	bne.n	8004c94 <_svfiprintf_r+0xe4>
 8004c02:	1bab      	subs	r3, r5, r6
 8004c04:	9305      	str	r3, [sp, #20]
 8004c06:	42b5      	cmp	r5, r6
 8004c08:	d00b      	beq.n	8004c22 <_svfiprintf_r+0x72>
 8004c0a:	0032      	movs	r2, r6
 8004c0c:	0039      	movs	r1, r7
 8004c0e:	9803      	ldr	r0, [sp, #12]
 8004c10:	f7ff ff6e 	bl	8004af0 <__ssputs_r>
 8004c14:	3001      	adds	r0, #1
 8004c16:	d100      	bne.n	8004c1a <_svfiprintf_r+0x6a>
 8004c18:	e0ae      	b.n	8004d78 <_svfiprintf_r+0x1c8>
 8004c1a:	6963      	ldr	r3, [r4, #20]
 8004c1c:	9a05      	ldr	r2, [sp, #20]
 8004c1e:	189b      	adds	r3, r3, r2
 8004c20:	6163      	str	r3, [r4, #20]
 8004c22:	782b      	ldrb	r3, [r5, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d100      	bne.n	8004c2a <_svfiprintf_r+0x7a>
 8004c28:	e0a6      	b.n	8004d78 <_svfiprintf_r+0x1c8>
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	4252      	negs	r2, r2
 8004c30:	6062      	str	r2, [r4, #4]
 8004c32:	a904      	add	r1, sp, #16
 8004c34:	3254      	adds	r2, #84	@ 0x54
 8004c36:	1852      	adds	r2, r2, r1
 8004c38:	1c6e      	adds	r6, r5, #1
 8004c3a:	6023      	str	r3, [r4, #0]
 8004c3c:	60e3      	str	r3, [r4, #12]
 8004c3e:	60a3      	str	r3, [r4, #8]
 8004c40:	7013      	strb	r3, [r2, #0]
 8004c42:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004c44:	4b54      	ldr	r3, [pc, #336]	@ (8004d98 <_svfiprintf_r+0x1e8>)
 8004c46:	2205      	movs	r2, #5
 8004c48:	0018      	movs	r0, r3
 8004c4a:	7831      	ldrb	r1, [r6, #0]
 8004c4c:	9305      	str	r3, [sp, #20]
 8004c4e:	f000 fa4d 	bl	80050ec <memchr>
 8004c52:	1c75      	adds	r5, r6, #1
 8004c54:	2800      	cmp	r0, #0
 8004c56:	d11f      	bne.n	8004c98 <_svfiprintf_r+0xe8>
 8004c58:	6822      	ldr	r2, [r4, #0]
 8004c5a:	06d3      	lsls	r3, r2, #27
 8004c5c:	d504      	bpl.n	8004c68 <_svfiprintf_r+0xb8>
 8004c5e:	2353      	movs	r3, #83	@ 0x53
 8004c60:	a904      	add	r1, sp, #16
 8004c62:	185b      	adds	r3, r3, r1
 8004c64:	2120      	movs	r1, #32
 8004c66:	7019      	strb	r1, [r3, #0]
 8004c68:	0713      	lsls	r3, r2, #28
 8004c6a:	d504      	bpl.n	8004c76 <_svfiprintf_r+0xc6>
 8004c6c:	2353      	movs	r3, #83	@ 0x53
 8004c6e:	a904      	add	r1, sp, #16
 8004c70:	185b      	adds	r3, r3, r1
 8004c72:	212b      	movs	r1, #43	@ 0x2b
 8004c74:	7019      	strb	r1, [r3, #0]
 8004c76:	7833      	ldrb	r3, [r6, #0]
 8004c78:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c7a:	d016      	beq.n	8004caa <_svfiprintf_r+0xfa>
 8004c7c:	0035      	movs	r5, r6
 8004c7e:	2100      	movs	r1, #0
 8004c80:	200a      	movs	r0, #10
 8004c82:	68e3      	ldr	r3, [r4, #12]
 8004c84:	782a      	ldrb	r2, [r5, #0]
 8004c86:	1c6e      	adds	r6, r5, #1
 8004c88:	3a30      	subs	r2, #48	@ 0x30
 8004c8a:	2a09      	cmp	r2, #9
 8004c8c:	d950      	bls.n	8004d30 <_svfiprintf_r+0x180>
 8004c8e:	2900      	cmp	r1, #0
 8004c90:	d111      	bne.n	8004cb6 <_svfiprintf_r+0x106>
 8004c92:	e017      	b.n	8004cc4 <_svfiprintf_r+0x114>
 8004c94:	3501      	adds	r5, #1
 8004c96:	e7af      	b.n	8004bf8 <_svfiprintf_r+0x48>
 8004c98:	9b05      	ldr	r3, [sp, #20]
 8004c9a:	6822      	ldr	r2, [r4, #0]
 8004c9c:	1ac0      	subs	r0, r0, r3
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	4083      	lsls	r3, r0
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	002e      	movs	r6, r5
 8004ca6:	6023      	str	r3, [r4, #0]
 8004ca8:	e7cc      	b.n	8004c44 <_svfiprintf_r+0x94>
 8004caa:	9b07      	ldr	r3, [sp, #28]
 8004cac:	1d19      	adds	r1, r3, #4
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	9107      	str	r1, [sp, #28]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	db01      	blt.n	8004cba <_svfiprintf_r+0x10a>
 8004cb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004cb8:	e004      	b.n	8004cc4 <_svfiprintf_r+0x114>
 8004cba:	425b      	negs	r3, r3
 8004cbc:	60e3      	str	r3, [r4, #12]
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	6023      	str	r3, [r4, #0]
 8004cc4:	782b      	ldrb	r3, [r5, #0]
 8004cc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8004cc8:	d10c      	bne.n	8004ce4 <_svfiprintf_r+0x134>
 8004cca:	786b      	ldrb	r3, [r5, #1]
 8004ccc:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cce:	d134      	bne.n	8004d3a <_svfiprintf_r+0x18a>
 8004cd0:	9b07      	ldr	r3, [sp, #28]
 8004cd2:	3502      	adds	r5, #2
 8004cd4:	1d1a      	adds	r2, r3, #4
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	9207      	str	r2, [sp, #28]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	da01      	bge.n	8004ce2 <_svfiprintf_r+0x132>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	425b      	negs	r3, r3
 8004ce2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ce4:	4e2d      	ldr	r6, [pc, #180]	@ (8004d9c <_svfiprintf_r+0x1ec>)
 8004ce6:	2203      	movs	r2, #3
 8004ce8:	0030      	movs	r0, r6
 8004cea:	7829      	ldrb	r1, [r5, #0]
 8004cec:	f000 f9fe 	bl	80050ec <memchr>
 8004cf0:	2800      	cmp	r0, #0
 8004cf2:	d006      	beq.n	8004d02 <_svfiprintf_r+0x152>
 8004cf4:	2340      	movs	r3, #64	@ 0x40
 8004cf6:	1b80      	subs	r0, r0, r6
 8004cf8:	4083      	lsls	r3, r0
 8004cfa:	6822      	ldr	r2, [r4, #0]
 8004cfc:	3501      	adds	r5, #1
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	6023      	str	r3, [r4, #0]
 8004d02:	7829      	ldrb	r1, [r5, #0]
 8004d04:	2206      	movs	r2, #6
 8004d06:	4826      	ldr	r0, [pc, #152]	@ (8004da0 <_svfiprintf_r+0x1f0>)
 8004d08:	1c6e      	adds	r6, r5, #1
 8004d0a:	7621      	strb	r1, [r4, #24]
 8004d0c:	f000 f9ee 	bl	80050ec <memchr>
 8004d10:	2800      	cmp	r0, #0
 8004d12:	d038      	beq.n	8004d86 <_svfiprintf_r+0x1d6>
 8004d14:	4b23      	ldr	r3, [pc, #140]	@ (8004da4 <_svfiprintf_r+0x1f4>)
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d122      	bne.n	8004d60 <_svfiprintf_r+0x1b0>
 8004d1a:	2207      	movs	r2, #7
 8004d1c:	9b07      	ldr	r3, [sp, #28]
 8004d1e:	3307      	adds	r3, #7
 8004d20:	4393      	bics	r3, r2
 8004d22:	3308      	adds	r3, #8
 8004d24:	9307      	str	r3, [sp, #28]
 8004d26:	6963      	ldr	r3, [r4, #20]
 8004d28:	9a04      	ldr	r2, [sp, #16]
 8004d2a:	189b      	adds	r3, r3, r2
 8004d2c:	6163      	str	r3, [r4, #20]
 8004d2e:	e762      	b.n	8004bf6 <_svfiprintf_r+0x46>
 8004d30:	4343      	muls	r3, r0
 8004d32:	0035      	movs	r5, r6
 8004d34:	2101      	movs	r1, #1
 8004d36:	189b      	adds	r3, r3, r2
 8004d38:	e7a4      	b.n	8004c84 <_svfiprintf_r+0xd4>
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	200a      	movs	r0, #10
 8004d3e:	0019      	movs	r1, r3
 8004d40:	3501      	adds	r5, #1
 8004d42:	6063      	str	r3, [r4, #4]
 8004d44:	782a      	ldrb	r2, [r5, #0]
 8004d46:	1c6e      	adds	r6, r5, #1
 8004d48:	3a30      	subs	r2, #48	@ 0x30
 8004d4a:	2a09      	cmp	r2, #9
 8004d4c:	d903      	bls.n	8004d56 <_svfiprintf_r+0x1a6>
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d0c8      	beq.n	8004ce4 <_svfiprintf_r+0x134>
 8004d52:	9109      	str	r1, [sp, #36]	@ 0x24
 8004d54:	e7c6      	b.n	8004ce4 <_svfiprintf_r+0x134>
 8004d56:	4341      	muls	r1, r0
 8004d58:	0035      	movs	r5, r6
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	1889      	adds	r1, r1, r2
 8004d5e:	e7f1      	b.n	8004d44 <_svfiprintf_r+0x194>
 8004d60:	aa07      	add	r2, sp, #28
 8004d62:	9200      	str	r2, [sp, #0]
 8004d64:	0021      	movs	r1, r4
 8004d66:	003a      	movs	r2, r7
 8004d68:	4b0f      	ldr	r3, [pc, #60]	@ (8004da8 <_svfiprintf_r+0x1f8>)
 8004d6a:	9803      	ldr	r0, [sp, #12]
 8004d6c:	e000      	b.n	8004d70 <_svfiprintf_r+0x1c0>
 8004d6e:	bf00      	nop
 8004d70:	9004      	str	r0, [sp, #16]
 8004d72:	9b04      	ldr	r3, [sp, #16]
 8004d74:	3301      	adds	r3, #1
 8004d76:	d1d6      	bne.n	8004d26 <_svfiprintf_r+0x176>
 8004d78:	89bb      	ldrh	r3, [r7, #12]
 8004d7a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004d7c:	065b      	lsls	r3, r3, #25
 8004d7e:	d500      	bpl.n	8004d82 <_svfiprintf_r+0x1d2>
 8004d80:	e72c      	b.n	8004bdc <_svfiprintf_r+0x2c>
 8004d82:	b021      	add	sp, #132	@ 0x84
 8004d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d86:	aa07      	add	r2, sp, #28
 8004d88:	9200      	str	r2, [sp, #0]
 8004d8a:	0021      	movs	r1, r4
 8004d8c:	003a      	movs	r2, r7
 8004d8e:	4b06      	ldr	r3, [pc, #24]	@ (8004da8 <_svfiprintf_r+0x1f8>)
 8004d90:	9803      	ldr	r0, [sp, #12]
 8004d92:	f000 f87b 	bl	8004e8c <_printf_i>
 8004d96:	e7eb      	b.n	8004d70 <_svfiprintf_r+0x1c0>
 8004d98:	08005214 	.word	0x08005214
 8004d9c:	0800521a 	.word	0x0800521a
 8004da0:	0800521e 	.word	0x0800521e
 8004da4:	00000000 	.word	0x00000000
 8004da8:	08004af1 	.word	0x08004af1

08004dac <_printf_common>:
 8004dac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dae:	0016      	movs	r6, r2
 8004db0:	9301      	str	r3, [sp, #4]
 8004db2:	688a      	ldr	r2, [r1, #8]
 8004db4:	690b      	ldr	r3, [r1, #16]
 8004db6:	000c      	movs	r4, r1
 8004db8:	9000      	str	r0, [sp, #0]
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	da00      	bge.n	8004dc0 <_printf_common+0x14>
 8004dbe:	0013      	movs	r3, r2
 8004dc0:	0022      	movs	r2, r4
 8004dc2:	6033      	str	r3, [r6, #0]
 8004dc4:	3243      	adds	r2, #67	@ 0x43
 8004dc6:	7812      	ldrb	r2, [r2, #0]
 8004dc8:	2a00      	cmp	r2, #0
 8004dca:	d001      	beq.n	8004dd0 <_printf_common+0x24>
 8004dcc:	3301      	adds	r3, #1
 8004dce:	6033      	str	r3, [r6, #0]
 8004dd0:	6823      	ldr	r3, [r4, #0]
 8004dd2:	069b      	lsls	r3, r3, #26
 8004dd4:	d502      	bpl.n	8004ddc <_printf_common+0x30>
 8004dd6:	6833      	ldr	r3, [r6, #0]
 8004dd8:	3302      	adds	r3, #2
 8004dda:	6033      	str	r3, [r6, #0]
 8004ddc:	6822      	ldr	r2, [r4, #0]
 8004dde:	2306      	movs	r3, #6
 8004de0:	0015      	movs	r5, r2
 8004de2:	401d      	ands	r5, r3
 8004de4:	421a      	tst	r2, r3
 8004de6:	d027      	beq.n	8004e38 <_printf_common+0x8c>
 8004de8:	0023      	movs	r3, r4
 8004dea:	3343      	adds	r3, #67	@ 0x43
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	1e5a      	subs	r2, r3, #1
 8004df0:	4193      	sbcs	r3, r2
 8004df2:	6822      	ldr	r2, [r4, #0]
 8004df4:	0692      	lsls	r2, r2, #26
 8004df6:	d430      	bmi.n	8004e5a <_printf_common+0xae>
 8004df8:	0022      	movs	r2, r4
 8004dfa:	9901      	ldr	r1, [sp, #4]
 8004dfc:	9800      	ldr	r0, [sp, #0]
 8004dfe:	9d08      	ldr	r5, [sp, #32]
 8004e00:	3243      	adds	r2, #67	@ 0x43
 8004e02:	47a8      	blx	r5
 8004e04:	3001      	adds	r0, #1
 8004e06:	d025      	beq.n	8004e54 <_printf_common+0xa8>
 8004e08:	2206      	movs	r2, #6
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	2500      	movs	r5, #0
 8004e0e:	4013      	ands	r3, r2
 8004e10:	2b04      	cmp	r3, #4
 8004e12:	d105      	bne.n	8004e20 <_printf_common+0x74>
 8004e14:	6833      	ldr	r3, [r6, #0]
 8004e16:	68e5      	ldr	r5, [r4, #12]
 8004e18:	1aed      	subs	r5, r5, r3
 8004e1a:	43eb      	mvns	r3, r5
 8004e1c:	17db      	asrs	r3, r3, #31
 8004e1e:	401d      	ands	r5, r3
 8004e20:	68a3      	ldr	r3, [r4, #8]
 8004e22:	6922      	ldr	r2, [r4, #16]
 8004e24:	4293      	cmp	r3, r2
 8004e26:	dd01      	ble.n	8004e2c <_printf_common+0x80>
 8004e28:	1a9b      	subs	r3, r3, r2
 8004e2a:	18ed      	adds	r5, r5, r3
 8004e2c:	2600      	movs	r6, #0
 8004e2e:	42b5      	cmp	r5, r6
 8004e30:	d120      	bne.n	8004e74 <_printf_common+0xc8>
 8004e32:	2000      	movs	r0, #0
 8004e34:	e010      	b.n	8004e58 <_printf_common+0xac>
 8004e36:	3501      	adds	r5, #1
 8004e38:	68e3      	ldr	r3, [r4, #12]
 8004e3a:	6832      	ldr	r2, [r6, #0]
 8004e3c:	1a9b      	subs	r3, r3, r2
 8004e3e:	42ab      	cmp	r3, r5
 8004e40:	ddd2      	ble.n	8004de8 <_printf_common+0x3c>
 8004e42:	0022      	movs	r2, r4
 8004e44:	2301      	movs	r3, #1
 8004e46:	9901      	ldr	r1, [sp, #4]
 8004e48:	9800      	ldr	r0, [sp, #0]
 8004e4a:	9f08      	ldr	r7, [sp, #32]
 8004e4c:	3219      	adds	r2, #25
 8004e4e:	47b8      	blx	r7
 8004e50:	3001      	adds	r0, #1
 8004e52:	d1f0      	bne.n	8004e36 <_printf_common+0x8a>
 8004e54:	2001      	movs	r0, #1
 8004e56:	4240      	negs	r0, r0
 8004e58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e5a:	2030      	movs	r0, #48	@ 0x30
 8004e5c:	18e1      	adds	r1, r4, r3
 8004e5e:	3143      	adds	r1, #67	@ 0x43
 8004e60:	7008      	strb	r0, [r1, #0]
 8004e62:	0021      	movs	r1, r4
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	3145      	adds	r1, #69	@ 0x45
 8004e68:	7809      	ldrb	r1, [r1, #0]
 8004e6a:	18a2      	adds	r2, r4, r2
 8004e6c:	3243      	adds	r2, #67	@ 0x43
 8004e6e:	3302      	adds	r3, #2
 8004e70:	7011      	strb	r1, [r2, #0]
 8004e72:	e7c1      	b.n	8004df8 <_printf_common+0x4c>
 8004e74:	0022      	movs	r2, r4
 8004e76:	2301      	movs	r3, #1
 8004e78:	9901      	ldr	r1, [sp, #4]
 8004e7a:	9800      	ldr	r0, [sp, #0]
 8004e7c:	9f08      	ldr	r7, [sp, #32]
 8004e7e:	321a      	adds	r2, #26
 8004e80:	47b8      	blx	r7
 8004e82:	3001      	adds	r0, #1
 8004e84:	d0e6      	beq.n	8004e54 <_printf_common+0xa8>
 8004e86:	3601      	adds	r6, #1
 8004e88:	e7d1      	b.n	8004e2e <_printf_common+0x82>
	...

08004e8c <_printf_i>:
 8004e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e8e:	b08b      	sub	sp, #44	@ 0x2c
 8004e90:	9206      	str	r2, [sp, #24]
 8004e92:	000a      	movs	r2, r1
 8004e94:	3243      	adds	r2, #67	@ 0x43
 8004e96:	9307      	str	r3, [sp, #28]
 8004e98:	9005      	str	r0, [sp, #20]
 8004e9a:	9203      	str	r2, [sp, #12]
 8004e9c:	7e0a      	ldrb	r2, [r1, #24]
 8004e9e:	000c      	movs	r4, r1
 8004ea0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004ea2:	2a78      	cmp	r2, #120	@ 0x78
 8004ea4:	d809      	bhi.n	8004eba <_printf_i+0x2e>
 8004ea6:	2a62      	cmp	r2, #98	@ 0x62
 8004ea8:	d80b      	bhi.n	8004ec2 <_printf_i+0x36>
 8004eaa:	2a00      	cmp	r2, #0
 8004eac:	d100      	bne.n	8004eb0 <_printf_i+0x24>
 8004eae:	e0ba      	b.n	8005026 <_printf_i+0x19a>
 8004eb0:	497a      	ldr	r1, [pc, #488]	@ (800509c <_printf_i+0x210>)
 8004eb2:	9104      	str	r1, [sp, #16]
 8004eb4:	2a58      	cmp	r2, #88	@ 0x58
 8004eb6:	d100      	bne.n	8004eba <_printf_i+0x2e>
 8004eb8:	e08e      	b.n	8004fd8 <_printf_i+0x14c>
 8004eba:	0025      	movs	r5, r4
 8004ebc:	3542      	adds	r5, #66	@ 0x42
 8004ebe:	702a      	strb	r2, [r5, #0]
 8004ec0:	e022      	b.n	8004f08 <_printf_i+0x7c>
 8004ec2:	0010      	movs	r0, r2
 8004ec4:	3863      	subs	r0, #99	@ 0x63
 8004ec6:	2815      	cmp	r0, #21
 8004ec8:	d8f7      	bhi.n	8004eba <_printf_i+0x2e>
 8004eca:	f7fb f923 	bl	8000114 <__gnu_thumb1_case_shi>
 8004ece:	0016      	.short	0x0016
 8004ed0:	fff6001f 	.word	0xfff6001f
 8004ed4:	fff6fff6 	.word	0xfff6fff6
 8004ed8:	001ffff6 	.word	0x001ffff6
 8004edc:	fff6fff6 	.word	0xfff6fff6
 8004ee0:	fff6fff6 	.word	0xfff6fff6
 8004ee4:	0036009f 	.word	0x0036009f
 8004ee8:	fff6007e 	.word	0xfff6007e
 8004eec:	00b0fff6 	.word	0x00b0fff6
 8004ef0:	0036fff6 	.word	0x0036fff6
 8004ef4:	fff6fff6 	.word	0xfff6fff6
 8004ef8:	0082      	.short	0x0082
 8004efa:	0025      	movs	r5, r4
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	3542      	adds	r5, #66	@ 0x42
 8004f00:	1d11      	adds	r1, r2, #4
 8004f02:	6019      	str	r1, [r3, #0]
 8004f04:	6813      	ldr	r3, [r2, #0]
 8004f06:	702b      	strb	r3, [r5, #0]
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e09e      	b.n	800504a <_printf_i+0x1be>
 8004f0c:	6818      	ldr	r0, [r3, #0]
 8004f0e:	6809      	ldr	r1, [r1, #0]
 8004f10:	1d02      	adds	r2, r0, #4
 8004f12:	060d      	lsls	r5, r1, #24
 8004f14:	d50b      	bpl.n	8004f2e <_printf_i+0xa2>
 8004f16:	6806      	ldr	r6, [r0, #0]
 8004f18:	601a      	str	r2, [r3, #0]
 8004f1a:	2e00      	cmp	r6, #0
 8004f1c:	da03      	bge.n	8004f26 <_printf_i+0x9a>
 8004f1e:	232d      	movs	r3, #45	@ 0x2d
 8004f20:	9a03      	ldr	r2, [sp, #12]
 8004f22:	4276      	negs	r6, r6
 8004f24:	7013      	strb	r3, [r2, #0]
 8004f26:	4b5d      	ldr	r3, [pc, #372]	@ (800509c <_printf_i+0x210>)
 8004f28:	270a      	movs	r7, #10
 8004f2a:	9304      	str	r3, [sp, #16]
 8004f2c:	e018      	b.n	8004f60 <_printf_i+0xd4>
 8004f2e:	6806      	ldr	r6, [r0, #0]
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	0649      	lsls	r1, r1, #25
 8004f34:	d5f1      	bpl.n	8004f1a <_printf_i+0x8e>
 8004f36:	b236      	sxth	r6, r6
 8004f38:	e7ef      	b.n	8004f1a <_printf_i+0x8e>
 8004f3a:	6808      	ldr	r0, [r1, #0]
 8004f3c:	6819      	ldr	r1, [r3, #0]
 8004f3e:	c940      	ldmia	r1!, {r6}
 8004f40:	0605      	lsls	r5, r0, #24
 8004f42:	d402      	bmi.n	8004f4a <_printf_i+0xbe>
 8004f44:	0640      	lsls	r0, r0, #25
 8004f46:	d500      	bpl.n	8004f4a <_printf_i+0xbe>
 8004f48:	b2b6      	uxth	r6, r6
 8004f4a:	6019      	str	r1, [r3, #0]
 8004f4c:	4b53      	ldr	r3, [pc, #332]	@ (800509c <_printf_i+0x210>)
 8004f4e:	270a      	movs	r7, #10
 8004f50:	9304      	str	r3, [sp, #16]
 8004f52:	2a6f      	cmp	r2, #111	@ 0x6f
 8004f54:	d100      	bne.n	8004f58 <_printf_i+0xcc>
 8004f56:	3f02      	subs	r7, #2
 8004f58:	0023      	movs	r3, r4
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	3343      	adds	r3, #67	@ 0x43
 8004f5e:	701a      	strb	r2, [r3, #0]
 8004f60:	6863      	ldr	r3, [r4, #4]
 8004f62:	60a3      	str	r3, [r4, #8]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	db06      	blt.n	8004f76 <_printf_i+0xea>
 8004f68:	2104      	movs	r1, #4
 8004f6a:	6822      	ldr	r2, [r4, #0]
 8004f6c:	9d03      	ldr	r5, [sp, #12]
 8004f6e:	438a      	bics	r2, r1
 8004f70:	6022      	str	r2, [r4, #0]
 8004f72:	4333      	orrs	r3, r6
 8004f74:	d00c      	beq.n	8004f90 <_printf_i+0x104>
 8004f76:	9d03      	ldr	r5, [sp, #12]
 8004f78:	0030      	movs	r0, r6
 8004f7a:	0039      	movs	r1, r7
 8004f7c:	f7fb f95a 	bl	8000234 <__aeabi_uidivmod>
 8004f80:	9b04      	ldr	r3, [sp, #16]
 8004f82:	3d01      	subs	r5, #1
 8004f84:	5c5b      	ldrb	r3, [r3, r1]
 8004f86:	702b      	strb	r3, [r5, #0]
 8004f88:	0033      	movs	r3, r6
 8004f8a:	0006      	movs	r6, r0
 8004f8c:	429f      	cmp	r7, r3
 8004f8e:	d9f3      	bls.n	8004f78 <_printf_i+0xec>
 8004f90:	2f08      	cmp	r7, #8
 8004f92:	d109      	bne.n	8004fa8 <_printf_i+0x11c>
 8004f94:	6823      	ldr	r3, [r4, #0]
 8004f96:	07db      	lsls	r3, r3, #31
 8004f98:	d506      	bpl.n	8004fa8 <_printf_i+0x11c>
 8004f9a:	6862      	ldr	r2, [r4, #4]
 8004f9c:	6923      	ldr	r3, [r4, #16]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	dc02      	bgt.n	8004fa8 <_printf_i+0x11c>
 8004fa2:	2330      	movs	r3, #48	@ 0x30
 8004fa4:	3d01      	subs	r5, #1
 8004fa6:	702b      	strb	r3, [r5, #0]
 8004fa8:	9b03      	ldr	r3, [sp, #12]
 8004faa:	1b5b      	subs	r3, r3, r5
 8004fac:	6123      	str	r3, [r4, #16]
 8004fae:	9b07      	ldr	r3, [sp, #28]
 8004fb0:	0021      	movs	r1, r4
 8004fb2:	9300      	str	r3, [sp, #0]
 8004fb4:	9805      	ldr	r0, [sp, #20]
 8004fb6:	9b06      	ldr	r3, [sp, #24]
 8004fb8:	aa09      	add	r2, sp, #36	@ 0x24
 8004fba:	f7ff fef7 	bl	8004dac <_printf_common>
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	d148      	bne.n	8005054 <_printf_i+0x1c8>
 8004fc2:	2001      	movs	r0, #1
 8004fc4:	4240      	negs	r0, r0
 8004fc6:	b00b      	add	sp, #44	@ 0x2c
 8004fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fca:	2220      	movs	r2, #32
 8004fcc:	6809      	ldr	r1, [r1, #0]
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	6022      	str	r2, [r4, #0]
 8004fd2:	2278      	movs	r2, #120	@ 0x78
 8004fd4:	4932      	ldr	r1, [pc, #200]	@ (80050a0 <_printf_i+0x214>)
 8004fd6:	9104      	str	r1, [sp, #16]
 8004fd8:	0021      	movs	r1, r4
 8004fda:	3145      	adds	r1, #69	@ 0x45
 8004fdc:	700a      	strb	r2, [r1, #0]
 8004fde:	6819      	ldr	r1, [r3, #0]
 8004fe0:	6822      	ldr	r2, [r4, #0]
 8004fe2:	c940      	ldmia	r1!, {r6}
 8004fe4:	0610      	lsls	r0, r2, #24
 8004fe6:	d402      	bmi.n	8004fee <_printf_i+0x162>
 8004fe8:	0650      	lsls	r0, r2, #25
 8004fea:	d500      	bpl.n	8004fee <_printf_i+0x162>
 8004fec:	b2b6      	uxth	r6, r6
 8004fee:	6019      	str	r1, [r3, #0]
 8004ff0:	07d3      	lsls	r3, r2, #31
 8004ff2:	d502      	bpl.n	8004ffa <_printf_i+0x16e>
 8004ff4:	2320      	movs	r3, #32
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	6023      	str	r3, [r4, #0]
 8004ffa:	2e00      	cmp	r6, #0
 8004ffc:	d001      	beq.n	8005002 <_printf_i+0x176>
 8004ffe:	2710      	movs	r7, #16
 8005000:	e7aa      	b.n	8004f58 <_printf_i+0xcc>
 8005002:	2220      	movs	r2, #32
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	4393      	bics	r3, r2
 8005008:	6023      	str	r3, [r4, #0]
 800500a:	e7f8      	b.n	8004ffe <_printf_i+0x172>
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	680d      	ldr	r5, [r1, #0]
 8005010:	1d10      	adds	r0, r2, #4
 8005012:	6949      	ldr	r1, [r1, #20]
 8005014:	6018      	str	r0, [r3, #0]
 8005016:	6813      	ldr	r3, [r2, #0]
 8005018:	062e      	lsls	r6, r5, #24
 800501a:	d501      	bpl.n	8005020 <_printf_i+0x194>
 800501c:	6019      	str	r1, [r3, #0]
 800501e:	e002      	b.n	8005026 <_printf_i+0x19a>
 8005020:	066d      	lsls	r5, r5, #25
 8005022:	d5fb      	bpl.n	800501c <_printf_i+0x190>
 8005024:	8019      	strh	r1, [r3, #0]
 8005026:	2300      	movs	r3, #0
 8005028:	9d03      	ldr	r5, [sp, #12]
 800502a:	6123      	str	r3, [r4, #16]
 800502c:	e7bf      	b.n	8004fae <_printf_i+0x122>
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	1d11      	adds	r1, r2, #4
 8005032:	6019      	str	r1, [r3, #0]
 8005034:	6815      	ldr	r5, [r2, #0]
 8005036:	2100      	movs	r1, #0
 8005038:	0028      	movs	r0, r5
 800503a:	6862      	ldr	r2, [r4, #4]
 800503c:	f000 f856 	bl	80050ec <memchr>
 8005040:	2800      	cmp	r0, #0
 8005042:	d001      	beq.n	8005048 <_printf_i+0x1bc>
 8005044:	1b40      	subs	r0, r0, r5
 8005046:	6060      	str	r0, [r4, #4]
 8005048:	6863      	ldr	r3, [r4, #4]
 800504a:	6123      	str	r3, [r4, #16]
 800504c:	2300      	movs	r3, #0
 800504e:	9a03      	ldr	r2, [sp, #12]
 8005050:	7013      	strb	r3, [r2, #0]
 8005052:	e7ac      	b.n	8004fae <_printf_i+0x122>
 8005054:	002a      	movs	r2, r5
 8005056:	6923      	ldr	r3, [r4, #16]
 8005058:	9906      	ldr	r1, [sp, #24]
 800505a:	9805      	ldr	r0, [sp, #20]
 800505c:	9d07      	ldr	r5, [sp, #28]
 800505e:	47a8      	blx	r5
 8005060:	3001      	adds	r0, #1
 8005062:	d0ae      	beq.n	8004fc2 <_printf_i+0x136>
 8005064:	6823      	ldr	r3, [r4, #0]
 8005066:	079b      	lsls	r3, r3, #30
 8005068:	d415      	bmi.n	8005096 <_printf_i+0x20a>
 800506a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800506c:	68e0      	ldr	r0, [r4, #12]
 800506e:	4298      	cmp	r0, r3
 8005070:	daa9      	bge.n	8004fc6 <_printf_i+0x13a>
 8005072:	0018      	movs	r0, r3
 8005074:	e7a7      	b.n	8004fc6 <_printf_i+0x13a>
 8005076:	0022      	movs	r2, r4
 8005078:	2301      	movs	r3, #1
 800507a:	9906      	ldr	r1, [sp, #24]
 800507c:	9805      	ldr	r0, [sp, #20]
 800507e:	9e07      	ldr	r6, [sp, #28]
 8005080:	3219      	adds	r2, #25
 8005082:	47b0      	blx	r6
 8005084:	3001      	adds	r0, #1
 8005086:	d09c      	beq.n	8004fc2 <_printf_i+0x136>
 8005088:	3501      	adds	r5, #1
 800508a:	68e3      	ldr	r3, [r4, #12]
 800508c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800508e:	1a9b      	subs	r3, r3, r2
 8005090:	42ab      	cmp	r3, r5
 8005092:	dcf0      	bgt.n	8005076 <_printf_i+0x1ea>
 8005094:	e7e9      	b.n	800506a <_printf_i+0x1de>
 8005096:	2500      	movs	r5, #0
 8005098:	e7f7      	b.n	800508a <_printf_i+0x1fe>
 800509a:	46c0      	nop			@ (mov r8, r8)
 800509c:	08005225 	.word	0x08005225
 80050a0:	08005236 	.word	0x08005236

080050a4 <memmove>:
 80050a4:	b510      	push	{r4, lr}
 80050a6:	4288      	cmp	r0, r1
 80050a8:	d902      	bls.n	80050b0 <memmove+0xc>
 80050aa:	188b      	adds	r3, r1, r2
 80050ac:	4298      	cmp	r0, r3
 80050ae:	d308      	bcc.n	80050c2 <memmove+0x1e>
 80050b0:	2300      	movs	r3, #0
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d007      	beq.n	80050c6 <memmove+0x22>
 80050b6:	5ccc      	ldrb	r4, [r1, r3]
 80050b8:	54c4      	strb	r4, [r0, r3]
 80050ba:	3301      	adds	r3, #1
 80050bc:	e7f9      	b.n	80050b2 <memmove+0xe>
 80050be:	5c8b      	ldrb	r3, [r1, r2]
 80050c0:	5483      	strb	r3, [r0, r2]
 80050c2:	3a01      	subs	r2, #1
 80050c4:	d2fb      	bcs.n	80050be <memmove+0x1a>
 80050c6:	bd10      	pop	{r4, pc}

080050c8 <_sbrk_r>:
 80050c8:	2300      	movs	r3, #0
 80050ca:	b570      	push	{r4, r5, r6, lr}
 80050cc:	4d06      	ldr	r5, [pc, #24]	@ (80050e8 <_sbrk_r+0x20>)
 80050ce:	0004      	movs	r4, r0
 80050d0:	0008      	movs	r0, r1
 80050d2:	602b      	str	r3, [r5, #0]
 80050d4:	f7fc f80e 	bl	80010f4 <_sbrk>
 80050d8:	1c43      	adds	r3, r0, #1
 80050da:	d103      	bne.n	80050e4 <_sbrk_r+0x1c>
 80050dc:	682b      	ldr	r3, [r5, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d000      	beq.n	80050e4 <_sbrk_r+0x1c>
 80050e2:	6023      	str	r3, [r4, #0]
 80050e4:	bd70      	pop	{r4, r5, r6, pc}
 80050e6:	46c0      	nop			@ (mov r8, r8)
 80050e8:	20000378 	.word	0x20000378

080050ec <memchr>:
 80050ec:	b2c9      	uxtb	r1, r1
 80050ee:	1882      	adds	r2, r0, r2
 80050f0:	4290      	cmp	r0, r2
 80050f2:	d101      	bne.n	80050f8 <memchr+0xc>
 80050f4:	2000      	movs	r0, #0
 80050f6:	4770      	bx	lr
 80050f8:	7803      	ldrb	r3, [r0, #0]
 80050fa:	428b      	cmp	r3, r1
 80050fc:	d0fb      	beq.n	80050f6 <memchr+0xa>
 80050fe:	3001      	adds	r0, #1
 8005100:	e7f6      	b.n	80050f0 <memchr+0x4>

08005102 <memcpy>:
 8005102:	2300      	movs	r3, #0
 8005104:	b510      	push	{r4, lr}
 8005106:	429a      	cmp	r2, r3
 8005108:	d100      	bne.n	800510c <memcpy+0xa>
 800510a:	bd10      	pop	{r4, pc}
 800510c:	5ccc      	ldrb	r4, [r1, r3]
 800510e:	54c4      	strb	r4, [r0, r3]
 8005110:	3301      	adds	r3, #1
 8005112:	e7f8      	b.n	8005106 <memcpy+0x4>

08005114 <_realloc_r>:
 8005114:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005116:	0006      	movs	r6, r0
 8005118:	000c      	movs	r4, r1
 800511a:	0015      	movs	r5, r2
 800511c:	2900      	cmp	r1, #0
 800511e:	d105      	bne.n	800512c <_realloc_r+0x18>
 8005120:	0011      	movs	r1, r2
 8005122:	f7ff fc55 	bl	80049d0 <_malloc_r>
 8005126:	0004      	movs	r4, r0
 8005128:	0020      	movs	r0, r4
 800512a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800512c:	2a00      	cmp	r2, #0
 800512e:	d103      	bne.n	8005138 <_realloc_r+0x24>
 8005130:	f7ff fbe2 	bl	80048f8 <_free_r>
 8005134:	002c      	movs	r4, r5
 8005136:	e7f7      	b.n	8005128 <_realloc_r+0x14>
 8005138:	f000 f81c 	bl	8005174 <_malloc_usable_size_r>
 800513c:	0007      	movs	r7, r0
 800513e:	4285      	cmp	r5, r0
 8005140:	d802      	bhi.n	8005148 <_realloc_r+0x34>
 8005142:	0843      	lsrs	r3, r0, #1
 8005144:	42ab      	cmp	r3, r5
 8005146:	d3ef      	bcc.n	8005128 <_realloc_r+0x14>
 8005148:	0029      	movs	r1, r5
 800514a:	0030      	movs	r0, r6
 800514c:	f7ff fc40 	bl	80049d0 <_malloc_r>
 8005150:	9001      	str	r0, [sp, #4]
 8005152:	2800      	cmp	r0, #0
 8005154:	d101      	bne.n	800515a <_realloc_r+0x46>
 8005156:	9c01      	ldr	r4, [sp, #4]
 8005158:	e7e6      	b.n	8005128 <_realloc_r+0x14>
 800515a:	002a      	movs	r2, r5
 800515c:	42bd      	cmp	r5, r7
 800515e:	d900      	bls.n	8005162 <_realloc_r+0x4e>
 8005160:	003a      	movs	r2, r7
 8005162:	0021      	movs	r1, r4
 8005164:	9801      	ldr	r0, [sp, #4]
 8005166:	f7ff ffcc 	bl	8005102 <memcpy>
 800516a:	0021      	movs	r1, r4
 800516c:	0030      	movs	r0, r6
 800516e:	f7ff fbc3 	bl	80048f8 <_free_r>
 8005172:	e7f0      	b.n	8005156 <_realloc_r+0x42>

08005174 <_malloc_usable_size_r>:
 8005174:	1f0b      	subs	r3, r1, #4
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	1f18      	subs	r0, r3, #4
 800517a:	2b00      	cmp	r3, #0
 800517c:	da01      	bge.n	8005182 <_malloc_usable_size_r+0xe>
 800517e:	580b      	ldr	r3, [r1, r0]
 8005180:	18c0      	adds	r0, r0, r3
 8005182:	4770      	bx	lr

08005184 <_init>:
 8005184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005186:	46c0      	nop			@ (mov r8, r8)
 8005188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800518a:	bc08      	pop	{r3}
 800518c:	469e      	mov	lr, r3
 800518e:	4770      	bx	lr

08005190 <_fini>:
 8005190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005192:	46c0      	nop			@ (mov r8, r8)
 8005194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005196:	bc08      	pop	{r3}
 8005198:	469e      	mov	lr, r3
 800519a:	4770      	bx	lr
