<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v</a>
defines: 
time_elapsed: 0.956s
ram usage: 36460 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzeisuuu3/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v:4</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v:4</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v:4</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@test), id:17
|vpiName:work@test
|uhdmallPackages:
\_package: builtin, id:18, parent:work@test
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:19
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:20
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:21
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:22
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@test, id:23, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v</a>, line:4, parent:work@test
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiTaskFunc:
  \_function: (k), id:0, line:9
    |vpiName:k
    |vpiFullName:work@test.k
    |vpiReturn:
    \_int_var: , id:1, line:9
    |vpiIODecl:
    \_io_decl: (i), id:2
      |vpiName:i
      |vpiDirection:5
      |vpiExpr:
      \_int_var: , id:3, line:9, parent:i
        |vpiFullName:i
    |vpiIODecl:
    \_io_decl: (j), id:4
      |vpiName:j
      |vpiDirection:5
      |vpiExpr:
      \_int_var: , id:5, line:9, parent:j
        |vpiFullName:j
    |vpiStmt:
    \_assignment: , id:10, line:10, parent:k
      |vpiBlocking:1
      |vpiLhs:
      \_ref_obj: (k), id:6, line:10
        |vpiName:k
        |vpiFullName:work@test.k.k
      |vpiRhs:
      \_operation: , id:8, line:10
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (i), id:7, line:10
          |vpiName:i
          |vpiFullName:work@test.k.i
        |vpiOperand:
        \_ref_obj: (j), id:9, line:10
          |vpiName:j
          |vpiFullName:work@test.k.j
  |vpiNet:
  \_logic_net: (a), id:24, line:6
    |vpiName:a
    |vpiFullName:work@test.a
  |vpiNet:
  \_logic_net: (b), id:25, line:7
    |vpiName:b
    |vpiFullName:work@test.b
  |vpiParamAssign:
  \_param_assign: , id:13, line:13
    |vpiRhs:
    \_sys_func_call: ($@@BAD_SYMBOL@@), id:14, line:13
      |vpiName:$@@BAD_SYMBOL@@
    |vpiLhs:
    \_parameter: (result), id:12, line:13
      |vpiName:result
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: , id:11, line:13
  |vpiParameter:
  \_parameter: (result), id:12, line:13
|uhdmtopModules:
\_module: work@test (work@test), id:26, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_port_default13.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_port_default13.v</a>, line:4
  |vpiDefName:work@test
  |vpiName:work@test
  |vpiNet:
  \_logic_net: (a), id:15, line:6, parent:work@test
    |vpiName:a
    |vpiFullName:work@test.a
  |vpiNet:
  \_logic_net: (b), id:16, line:7, parent:work@test
    |vpiName:b
    |vpiFullName:work@test.b
  |vpiParameter:
  \_parameter: (result), id:27, line:13
    |vpiName:result
    |INT:0

Object: work_test of type 32 @ 4
Object:  of type 40 @ 13
Object: result of type 41 @ 13
Object: $__BAD_SYMBOL__ of type 56 @ 13
%Error: 	! Encountered unhandled SysFuncCall: $__BAD_SYMBOL__
%Error: Internal Error: ../V3Ast.cpp:367: Null item passed to setOp3p
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>