##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Seat_ADC_IntClock
		4.3::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Seat_ADC_IntClock:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.4::Critical Path Report for (Seat_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (Seat_ADC_IntClock:R vs. Seat_ADC_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_3                    | N/A                    | Target: 0.00 MHz   | 
Clock: Clock_3(fixed-function)    | N/A                    | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 117.56 MHz  | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 48.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                    | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 48.00 MHz  | 
Clock: Seat_ADC_IntClock          | Frequency: 32.68 MHz   | Target: 1.60 MHz   | 
Clock: Seat_ADC_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 
Clock: timer_clock                | Frequency: 63.43 MHz   | Target: 2.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          20833.3          13373       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Seat_ADC_IntClock  20833.3          13476       N/A              N/A         N/A              N/A         N/A              N/A         
Seat_ADC_IntClock  CyBUS_CLK          20833.3          12327       N/A              N/A         N/A              N/A         N/A              N/A         
Seat_ADC_IntClock  Seat_ADC_IntClock  625000           594405      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock        timer_clock        500000           484235      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  16422         timer_clock:R     


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  25374         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25445         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 117.56 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_256/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12327p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_256/q                                   macrocell7    1250   1250  12327  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell8    3746   4996  12327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Seat_ADC_IntClock
***********************************************
Clock: Seat_ADC_IntClock
Frequency: 32.68 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 594405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27085
-------------------------------------   ----- 
End-of-path arrival time (ps)           27085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0       macrocell48   9831  27085  594405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell48         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 63.43 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484235p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2905   6405  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11535  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11535  484235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:Sync:genblk1[0]:INST\/out
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:Sync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  13373  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell8    2931   3951  13373  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Seat_ADC_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_256/main_0
Capture Clock  : Net_256/clock_0
Path slack     : 13476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#30 vs. Seat_ADC_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell8    1250   1250  13476  RISE       1
Net_256/main_0                         macrocell7    2597   3847  13476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell7          0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484235p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2905   6405  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11535  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11535  484235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (Seat_ADC_IntClock:R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_256/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12327p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_256/q                                   macrocell7    1250   1250  12327  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell8    3746   4996  12327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1


5.5::Critical Path Report for (Seat_ADC_IntClock:R vs. Seat_ADC_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 594405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27085
-------------------------------------   ----- 
End-of-path arrival time (ps)           27085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0       macrocell48   9831  27085  594405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell48         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_256/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12327p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_256/q                                   macrocell7    1250   1250  12327  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell8    3746   4996  12327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:Sync:genblk1[0]:INST\/out
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:Sync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  13373  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell8    2931   3951  13373  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_256/main_0
Capture Clock  : Net_256/clock_0
Path slack     : 13476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#30 vs. Seat_ADC_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell8    1250   1250  13476  RISE       1
Net_256/main_0                         macrocell7    2597   3847  13476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Seat_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 13476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#30 vs. Seat_ADC_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell8    1250   1250  13476  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell9    2597   3847  13476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell8    1250   1250  13485  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell8    2588   3838  13485  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484235p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2905   6405  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11535  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11535  484235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \EncTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 487417p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                             -500
----------------------------------------------------   ------ 
End-of-path required time (ps)                         499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  484235  RISE       1
\EncTimer:TimerUDB:status_tc\/main_1         macrocell3      2921   6421  487417  RISE       1
\EncTimer:TimerUDB:status_tc\/q              macrocell3      3350   9771  487417  RISE       1
\EncTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2312  12083  487417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 487535p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2905   6405  487535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 487535p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  484235  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2905   6405  487535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 489612p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  486496  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3118   4328  489612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 489796p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  486496  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2934   4144  489796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 594405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27085
-------------------------------------   ----- 
End-of-path arrival time (ps)           27085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0       macrocell48   9831  27085  594405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 594406p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27084
-------------------------------------   ----- 
End-of-path arrival time (ps)           27084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_0       macrocell37   9830  27084  594406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell37         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 594423p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27067
-------------------------------------   ----- 
End-of-path arrival time (ps)           27067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_0        macrocell25   9813  27067  594423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell25         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 594423p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27067
-------------------------------------   ----- 
End-of-path arrival time (ps)           27067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_0       macrocell42   9813  27067  594423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell42         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 595261p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26229
-------------------------------------   ----- 
End-of-path arrival time (ps)           26229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_0       macrocell35   8975  26229  595261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell35         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 595261p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26229
-------------------------------------   ----- 
End-of-path arrival time (ps)           26229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_0       macrocell36   8975  26229  595261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell36         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 596738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24752
-------------------------------------   ----- 
End-of-path arrival time (ps)           24752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_0        macrocell21   7498  24752  596738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell21         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 596738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24752
-------------------------------------   ----- 
End-of-path arrival time (ps)           24752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0       macrocell29   7498  24752  596738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell29         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 597297p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24193
-------------------------------------   ----- 
End-of-path arrival time (ps)           24193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_0        macrocell19   6939  24193  597297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell19         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 597297p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24193
-------------------------------------   ----- 
End-of-path arrival time (ps)           24193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_0       macrocell43   6939  24193  597297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell43         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 597400p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24090
-------------------------------------   ----- 
End-of-path arrival time (ps)           24090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_0       macrocell39   6836  24090  597400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell39         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 597400p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24090
-------------------------------------   ----- 
End-of-path arrival time (ps)           24090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_0       macrocell45   6836  24090  597400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell45         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 597414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24076
-------------------------------------   ----- 
End-of-path arrival time (ps)           24076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_0        macrocell20   6822  24076  597414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 597414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24076
-------------------------------------   ----- 
End-of-path arrival time (ps)           24076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_0       macrocell31   6822  24076  597414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 597414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24076
-------------------------------------   ----- 
End-of-path arrival time (ps)           24076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_0       macrocell34   6822  24076  597414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell34         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 597542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23948
-------------------------------------   ----- 
End-of-path arrival time (ps)           23948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_0        macrocell22   6694  23948  597542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 597542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23948
-------------------------------------   ----- 
End-of-path arrival time (ps)           23948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_0       macrocell28   6694  23948  597542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell28         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 597542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23948
-------------------------------------   ----- 
End-of-path arrival time (ps)           23948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_0       macrocell44   6694  23948  597542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell44         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 597742p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23748
-------------------------------------   ----- 
End-of-path arrival time (ps)           23748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_0        macrocell17   6494  23748  597742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell17         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 597742p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23748
-------------------------------------   ----- 
End-of-path arrival time (ps)           23748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_0        macrocell18   6494  23748  597742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 597742p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23748
-------------------------------------   ----- 
End-of-path arrival time (ps)           23748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_0       macrocell30   6494  23748  597742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell30         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 597901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23589
-------------------------------------   ----- 
End-of-path arrival time (ps)           23589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_0        macrocell26   6335  23589  597901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell26         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 597912p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23578
-------------------------------------   ----- 
End-of-path arrival time (ps)           23578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0        macrocell24   6324  23578  597912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell24         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 597912p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23578
-------------------------------------   ----- 
End-of-path arrival time (ps)           23578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_0       macrocell27   6324  23578  597912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell27         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 597912p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23578
-------------------------------------   ----- 
End-of-path arrival time (ps)           23578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_0       macrocell40   6324  23578  597912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell40         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 598116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23374
-------------------------------------   ----- 
End-of-path arrival time (ps)           23374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_0       macrocell41   6120  23374  598116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell41         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 598116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23374
-------------------------------------   ----- 
End-of-path arrival time (ps)           23374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_0       macrocell47   6120  23374  598116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 601110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20380
-------------------------------------   ----- 
End-of-path arrival time (ps)           20380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_0       macrocell32   3126  20380  601110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell32         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 601110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20380
-------------------------------------   ----- 
End-of-path arrival time (ps)           20380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_0       macrocell38   3126  20380  601110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell38         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 601110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20380
-------------------------------------   ----- 
End-of-path arrival time (ps)           20380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_0        macrocell23   3126  20380  601110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell23         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 601110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20380
-------------------------------------   ----- 
End-of-path arrival time (ps)           20380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_0       macrocell33   3126  20380  601110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell33         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 601110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20380
-------------------------------------   ----- 
End-of-path arrival time (ps)           20380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q              macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_8  macrocell50   7017   8267  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell50   3350  11617  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell2    2287  13904  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell2    3350  17254  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_0       macrocell46   3126  20380  601110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell46         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 608269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13221
-------------------------------------   ----- 
End-of-path arrival time (ps)           13221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_4  macrocell35  11971  13221  608269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell35         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 608269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13221
-------------------------------------   ----- 
End-of-path arrival time (ps)           13221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_4  macrocell36  11971  13221  608269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell36         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 608588p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12902
-------------------------------------   ----- 
End-of-path arrival time (ps)           12902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_2  macrocell35  11652  12902  608588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell35         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 608588p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12902
-------------------------------------   ----- 
End-of-path arrival time (ps)           12902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_2  macrocell36  11652  12902  608588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell36         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 608598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12892
-------------------------------------   ----- 
End-of-path arrival time (ps)           12892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_2  macrocell25  11642  12892  608598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 608598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12892
-------------------------------------   ----- 
End-of-path arrival time (ps)           12892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_2  macrocell42  11642  12892  608598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell42         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 608612p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12878
-------------------------------------   ----- 
End-of-path arrival time (ps)           12878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_2  macrocell48  11628  12878  608612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell48         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 608617p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12873
-------------------------------------   ----- 
End-of-path arrival time (ps)           12873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_2  macrocell37  11623  12873  608617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell37         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 608819p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12671
-------------------------------------   ----- 
End-of-path arrival time (ps)           12671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_4  macrocell25  11421  12671  608819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 608819p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12671
-------------------------------------   ----- 
End-of-path arrival time (ps)           12671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_4  macrocell42  11421  12671  608819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell42         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 608821p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12119
-------------------------------------   ----- 
End-of-path arrival time (ps)           12119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  608821  RISE       1
\Seat_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell1     3367   4577  608821  RISE       1
\Seat_ADC:bSAR_SEQ:cnt_enable\/q           macrocell1     3350   7927  608821  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     4191  12119  608821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 609079p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12411
-------------------------------------   ----- 
End-of-path arrival time (ps)           12411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_4  macrocell39  11161  12411  609079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 609079p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12411
-------------------------------------   ----- 
End-of-path arrival time (ps)           12411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_4  macrocell45  11161  12411  609079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell45         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 609082p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_4  macrocell22  11158  12408  609082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell22         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 609082p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_4  macrocell28  11158  12408  609082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell28         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 609082p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_4  macrocell44  11158  12408  609082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell44         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 609263p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_4  macrocell37  10977  12227  609263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell37         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 609281p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12209
-------------------------------------   ----- 
End-of-path arrival time (ps)           12209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_4  macrocell48  10959  12209  609281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell48         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 609635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11855
-------------------------------------   ----- 
End-of-path arrival time (ps)           11855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_4  macrocell20  10605  11855  609635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 609635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11855
-------------------------------------   ----- 
End-of-path arrival time (ps)           11855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_4  macrocell31  10605  11855  609635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell31         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 609635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11855
-------------------------------------   ----- 
End-of-path arrival time (ps)           11855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_4  macrocell34  10605  11855  609635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell34         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 609994p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11496
-------------------------------------   ----- 
End-of-path arrival time (ps)           11496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_2  macrocell19  10246  11496  609994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 609994p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11496
-------------------------------------   ----- 
End-of-path arrival time (ps)           11496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_2  macrocell43  10246  11496  609994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 610004p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11486
-------------------------------------   ----- 
End-of-path arrival time (ps)           11486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_2  macrocell21  10236  11486  610004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell21         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 610004p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11486
-------------------------------------   ----- 
End-of-path arrival time (ps)           11486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_2  macrocell29  10236  11486  610004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell29         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 610009p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11481
-------------------------------------   ----- 
End-of-path arrival time (ps)           11481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_2  macrocell17  10231  11481  610009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 610009p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11481
-------------------------------------   ----- 
End-of-path arrival time (ps)           11481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_2  macrocell18  10231  11481  610009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 610009p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11481
-------------------------------------   ----- 
End-of-path arrival time (ps)           11481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_2  macrocell30  10231  11481  610009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell30         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 610475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11015
-------------------------------------   ----- 
End-of-path arrival time (ps)           11015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_4  macrocell41   9765  11015  610475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell41         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 610475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11015
-------------------------------------   ----- 
End-of-path arrival time (ps)           11015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_4  macrocell47   9765  11015  610475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell47         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 611249p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_2  macrocell24   8991  10241  611249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 611249p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_2  macrocell27   8991  10241  611249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell27         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 611249p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_2  macrocell40   8991  10241  611249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell40         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 611262p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_2  macrocell26   8978  10228  611262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell26         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 611734p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_4  macrocell24   8506   9756  611734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell24         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 611734p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_4  macrocell27   8506   9756  611734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell27         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 611734p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_4  macrocell40   8506   9756  611734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell40         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 611973p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9517
-------------------------------------   ---- 
End-of-path arrival time (ps)           9517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_5  macrocell41   8267   9517  611973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell41         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 611973p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9517
-------------------------------------   ---- 
End-of-path arrival time (ps)           9517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_5  macrocell47   8267   9517  611973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell47         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 611977p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9513
-------------------------------------   ---- 
End-of-path arrival time (ps)           9513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_5  macrocell20   8263   9513  611977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 611977p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9513
-------------------------------------   ---- 
End-of-path arrival time (ps)           9513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_5  macrocell31   8263   9513  611977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell31         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 611977p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9513
-------------------------------------   ---- 
End-of-path arrival time (ps)           9513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_5  macrocell34   8263   9513  611977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell34         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 611999p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9491
-------------------------------------   ---- 
End-of-path arrival time (ps)           9491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_5  macrocell39   8241   9491  611999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell39         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 611999p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9491
-------------------------------------   ---- 
End-of-path arrival time (ps)           9491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_5  macrocell45   8241   9491  611999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell45         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_5  macrocell22   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_5  macrocell28   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell28         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_5  macrocell44   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell44         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 612079p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_1  macrocell20   8161   9411  612079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 612079p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_1  macrocell31   8161   9411  612079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell31         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 612079p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_1  macrocell34   8161   9411  612079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell34         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 612083p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9407
-------------------------------------   ---- 
End-of-path arrival time (ps)           9407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_1  macrocell22   8157   9407  612083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell22         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 612083p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9407
-------------------------------------   ---- 
End-of-path arrival time (ps)           9407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_1  macrocell28   8157   9407  612083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell28         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 612083p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9407
-------------------------------------   ---- 
End-of-path arrival time (ps)           9407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_1  macrocell44   8157   9407  612083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell44         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 612641p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8849
-------------------------------------   ---- 
End-of-path arrival time (ps)           8849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_4  macrocell23   7599   8849  612641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 612641p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8849
-------------------------------------   ---- 
End-of-path arrival time (ps)           8849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_4  macrocell33   7599   8849  612641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell33         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 612641p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8849
-------------------------------------   ---- 
End-of-path arrival time (ps)           8849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_4  macrocell46   7599   8849  612641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell46         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 612641p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8849
-------------------------------------   ---- 
End-of-path arrival time (ps)           8849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_1  macrocell39   7599   8849  612641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell39         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 612641p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8849
-------------------------------------   ---- 
End-of-path arrival time (ps)           8849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_1  macrocell45   7599   8849  612641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell45         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 612654p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8836
-------------------------------------   ---- 
End-of-path arrival time (ps)           8836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_4  macrocell32   7586   8836  612654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell32         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 612654p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8836
-------------------------------------   ---- 
End-of-path arrival time (ps)           8836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_4  macrocell38   7586   8836  612654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell38         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 612961p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8529
-------------------------------------   ---- 
End-of-path arrival time (ps)           8529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_1  macrocell37   7279   8529  612961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 612974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_1  macrocell25   7266   8516  612974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell25         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 612974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_1  macrocell42   7266   8516  612974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell42         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 612997p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_1  macrocell32   7243   8493  612997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 612997p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_1  macrocell38   7243   8493  612997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell38         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 613036p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_1  macrocell41   7204   8454  613036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell41         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 613036p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_1  macrocell47   7204   8454  613036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell47         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 613040p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_2  macrocell32   7200   8450  613040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell32         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 613040p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_2  macrocell38   7200   8450  613040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell38         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 613099p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_3  macrocell35   7141   8391  613099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell35         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 613099p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_3  macrocell36   7141   8391  613099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell36         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 613101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_3  macrocell25   7139   8389  613101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 613101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_3  macrocell42   7139   8389  613101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell42         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 613117p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8373
-------------------------------------   ---- 
End-of-path arrival time (ps)           8373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_3  macrocell37   7123   8373  613117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell37         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 613429p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_5  macrocell32   6811   8061  613429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell32         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 613429p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_5  macrocell38   6811   8061  613429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell38         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 613674p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7816
-------------------------------------   ---- 
End-of-path arrival time (ps)           7816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_1  macrocell35   6566   7816  613674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell35         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 613674p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7816
-------------------------------------   ---- 
End-of-path arrival time (ps)           7816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_1  macrocell36   6566   7816  613674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell36         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 613700p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_1  macrocell23   6540   7790  613700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell23         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 613700p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_1  macrocell33   6540   7790  613700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell33         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 613700p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_1  macrocell46   6540   7790  613700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell46         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 613875p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_3  macrocell26   6365   7615  613875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell26         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 613885p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_3  macrocell24   6355   7605  613885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell24         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 613885p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_3  macrocell27   6355   7605  613885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell27         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 613885p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_3  macrocell40   6355   7605  613885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell40         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 613939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_3  macrocell48   6301   7551  613939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell48         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 614194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_3  macrocell41   6046   7296  614194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell41         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 614194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_3  macrocell47   6046   7296  614194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell47         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 614195p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_3  macrocell20   6045   7295  614195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell20         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 614195p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_3  macrocell31   6045   7295  614195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell31         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 614195p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_3  macrocell34   6045   7295  614195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 614208p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7282
-------------------------------------   ---- 
End-of-path arrival time (ps)           7282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_3  macrocell39   6032   7282  614208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell39         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 614208p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7282
-------------------------------------   ---- 
End-of-path arrival time (ps)           7282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_3  macrocell45   6032   7282  614208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell45         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_3  macrocell22   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell22         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_3  macrocell28   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell28         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_3  macrocell44   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell44         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 614269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_1  macrocell48   5971   7221  614269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell48         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 614420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_5  macrocell23   5820   7070  614420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell23         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 614420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_5  macrocell33   5820   7070  614420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell33         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 614420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_5  macrocell46   5820   7070  614420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell46         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 614451p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7039
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_5  macrocell37   5789   7039  614451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell37         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 614798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_2  macrocell23   5442   6692  614798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell23         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 614798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_2  macrocell33   5442   6692  614798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell33         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 614798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_2  macrocell46   5442   6692  614798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 614964p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_3  macrocell21   5276   6526  614964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell21         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 614964p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_3  macrocell29   5276   6526  614964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell29         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 614971p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_3  macrocell19   5269   6519  614971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell19         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 614971p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_3  macrocell43   5269   6519  614971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell43         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 615000p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_5  macrocell48   5240   6490  615000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell48         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 615017p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_1  macrocell21   5223   6473  615017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell21         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 615017p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_1  macrocell29   5223   6473  615017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell29         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615050p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  608821  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3380   4590  615050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0
Path slack     : 615140p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  596842  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/main_0  macrocell13   4410   6350  615140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 615393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_5  macrocell25   4847   6097  615393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell25         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 615393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_5  macrocell42   4847   6097  615393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell42         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_3  macrocell17   4716   5966  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell17         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_3  macrocell18   4716   5966  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_3  macrocell30   4716   5966  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell30         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 615577p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_1  macrocell19   4663   5913  615577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell19         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 615577p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_1  macrocell43   4663   5913  615577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell43         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 615647p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_3  macrocell32   4593   5843  615647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell32         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 615647p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_3  macrocell38   4593   5843  615647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell38         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 615917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_5  macrocell35   4323   5573  615917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell35         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 615917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_5  macrocell36   4323   5573  615917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell36         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 616029p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_1  macrocell17   4211   5461  616029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell17         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 616029p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_1  macrocell18   4211   5461  616029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 616029p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_1  macrocell30   4211   5461  616029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 616044p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_5  macrocell24   4196   5446  616044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell24         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 616044p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_5  macrocell27   4196   5446  616044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell27         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 616044p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_5  macrocell40   4196   5446  616044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell40         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 616060p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_4  macrocell26   4180   5430  616060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell26         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 616169p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_5  macrocell26   4071   5321  616169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell26         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:soc_out\/q
Path End       : \Seat_ADC:soc_out\/main_0
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 616463p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell10         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:soc_out\/q       macrocell10   1250   1250  616463  RISE       1
\Seat_ADC:soc_out\/main_0  macrocell10   3777   5027  616463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:soc_out\/q
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 616463p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:soc_out\/q                macrocell10   1250   1250  616463  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/main_0  macrocell11   3777   5027  616463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/tc
Path End       : \Seat_ADC:soc_out\/main_5
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 616497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/tc  count7cell    2050   2050  616497  RISE       1
\Seat_ADC:soc_out\/main_5              macrocell10   2943   4993  616497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0
Path slack     : 616636p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  597781  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/main_0  macrocell15   2914   4854  616636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 616639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_3  macrocell23   3601   4851  616639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell23         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 616639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_3  macrocell33   3601   4851  616639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell33         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 616639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell14   1250   1250  597378  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_3  macrocell46   3601   4851  616639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell46         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0
Path slack     : 616648p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  597779  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/main_0  macrocell16   2902   4842  616648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 616827p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_5  macrocell19   3413   4663  616827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell19         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 616827p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_5  macrocell43   3413   4663  616827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell43         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 616836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_5  macrocell17   3404   4654  616836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell17         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 616836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_5  macrocell18   3404   4654  616836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 616836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_5  macrocell30   3404   4654  616836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell30         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 616847p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_2  macrocell39   3393   4643  616847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell39         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 616847p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_2  macrocell45   3393   4643  616847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell45         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 616850p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_2  macrocell41   3390   4640  616850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell41         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 616850p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_2  macrocell47   3390   4640  616850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell47         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 616851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_2  macrocell22   3389   4639  616851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell22         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 616851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_2  macrocell28   3389   4639  616851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell28         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 616851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_2  macrocell44   3389   4639  616851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell44         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0
Path slack     : 616909p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  597324  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/main_0  macrocell14   2641   4581  616909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell14         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 616954p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_5  macrocell21   3286   4536  616954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell21         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 616954p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell16   1250   1250  595160  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_5  macrocell29   3286   4536  616954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell29         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 616969p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_4  macrocell21   3271   4521  616969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell21         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 616969p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_4  macrocell29   3271   4521  616969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell29         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 616976p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_4  macrocell19   3264   4514  616976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell19         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 616976p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_4  macrocell43   3264   4514  616976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell43         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 616988p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_4  macrocell17   3252   4502  616988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell17         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 616988p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_4  macrocell18   3252   4502  616988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell18         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 616988p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell15   1250   1250  594405  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_4  macrocell30   3252   4502  616988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell30         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 617107p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_2  macrocell20   3133   4383  617107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell20         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 617107p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_2  macrocell31   3133   4383  617107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell31         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 617107p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell13   1250   1250  595174  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_2  macrocell34   3133   4383  617107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell34         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0
Path slack     : 617226p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  596535  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/main_0  macrocell12   2324   4264  617226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 617323p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_1  macrocell24   2917   4167  617323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell24         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 617323p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_1  macrocell27   2917   4167  617323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell27         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 617323p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_1  macrocell40   2917   4167  617323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell40         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 617326p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell12   1250   1250  595457  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_1  macrocell26   2914   4164  617326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell26         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_256/main_1
Capture Clock  : Net_256/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:nrq_reg\/q  macrocell9    1250   1250  617942  RISE       1
Net_256/main_1                 macrocell7    2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:state_1\/q
Path End       : \Seat_ADC:soc_out\/main_4
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:state_1\/q  macrocell11   1250   1250  617945  RISE       1
\Seat_ADC:soc_out\/main_4      macrocell10   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:state_1\/q
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/main_3
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:state_1\/q       macrocell11   1250   1250  617945  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/main_3  macrocell11   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_2
Path End       : \Seat_ADC:soc_out\/main_3
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 617968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_2  controlcell1   1210   1210  617968  RISE       1
\Seat_ADC:soc_out\/main_3              macrocell10    2312   3522  617968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:soc_out\/main_2
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 617969p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           3521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  608821  RISE       1
\Seat_ADC:soc_out\/main_2              macrocell10    2311   3521  617969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617969p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           3521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  608821  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/main_2     macrocell11    2311   3521  617969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618280p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  618280  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3410   4620  618280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_256/clk_en
Capture Clock  : Net_256/clock_0
Path slack     : 618280p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618280  RISE       1
Net_256/clk_en                         macrocell7     3410   4620  618280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618280p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618280  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell9     3410   4620  618280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618281p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618280  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3409   4619  618281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:soc_out\/clk_en
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 619388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3512
-------------------------------------   ---- 
End-of-path arrival time (ps)           3512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618280  RISE       1
\Seat_ADC:soc_out\/clk_en              macrocell10    2302   3512  619388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell10         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 619388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3512
-------------------------------------   ---- 
End-of-path arrival time (ps)           3512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618280  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clk_en     macrocell11    2302   3512  619388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_256/q
Path End       : \Seat_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 619454p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_256/q                            macrocell7    1250   1250  619454  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   3796   5046  619454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

