Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Reference
Name "a"
SID "1"
Ports [1, 1]
SourceBlock "simulink/Discrete/Difference"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
ICPrevInput "0.0"
OutMin "[]"
OutMax "[]"
OutDataType "fixdt(1, 16)"
OutScaling "2^-10"
LockScale off
RndMeth "Floor"
DoSatur off
}
Block {
BlockType SubSystem
Name "b"
SID "38"
Ports [4, 2]
RequestExecContextInheritance off
System {
Name "b"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "39"
}
Block {
BlockType Inport
Name "c"
SID "48"
Port "2"
}
Block {
BlockType ActionPort
Name "d" Port"
SID "40"
ActionPortLabel "else { }"
}
Block {
BlockType Delay
Name "e"
SID "51"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType DiscreteTransferFcn
Name "f"
SID "42"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Reference
Name "g"
SID "43"
Ports [1, 1]
SourceBlock "simulink/Math\nOperations/Slider\nGain"
gain 1
low 0
high 2
}
Block {
BlockType Squeeze
Name "h"
SID "44"
}
Block {
BlockType Constant
Name "i"
SID "45"
Value "[902980931.980108]"
SampleTime "1"
}
Block {
BlockType Outport
Name "c"
SID "38"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "b"
SID "45"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "d"
DstPort 1
}
}
}
Block {
BlockType Delay
Name "h"
SID "46"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "i"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Outport
Name "f"
SID "3"
VectorParamsAs1DForOutWhenUnconnected off
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
Branch {
DstBlock "b"
DstPort 1
}
Branch {
DstBlock "f"
DstPort 2
}
}
Line {
SrcBlock "a"
SrcPort 1
Branch {
DstBlock "c"
DstPort 1
}
Branch {
DstBlock "d"
DstPort 2
}
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 2
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "a"
DstPort 1
}
}
}