
can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b70  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08009dbc  08009dbc  0000adbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009eb4  08009eb4  0000b070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009eb4  08009eb4  0000aeb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ebc  08009ebc  0000b070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ebc  08009ebc  0000aebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009ec0  08009ec0  0000aec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08009ec4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000070  08009f34  0000b070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  08009f34  0000b32c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000b070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ac5  00000000  00000000  0000b0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002109  00000000  00000000  0001cb6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  0001ec78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a1f  00000000  00000000  0001f9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000329c8  00000000  00000000  000203d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010d0f  00000000  00000000  00052d9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013cfa6  00000000  00000000  00063aae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a0a54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f54  00000000  00000000  001a0a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001a49ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	20000070 	.word	0x20000070
 8000268:	00000000 	.word	0x00000000
 800026c:	08009da4 	.word	0x08009da4

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000074 	.word	0x20000074
 8000288:	08009da4 	.word	0x08009da4

0800028c <__aeabi_uldivmod>:
 800028c:	b953      	cbnz	r3, 80002a4 <__aeabi_uldivmod+0x18>
 800028e:	b94a      	cbnz	r2, 80002a4 <__aeabi_uldivmod+0x18>
 8000290:	2900      	cmp	r1, #0
 8000292:	bf08      	it	eq
 8000294:	2800      	cmpeq	r0, #0
 8000296:	bf1c      	itt	ne
 8000298:	f04f 31ff 	movne.w	r1, #4294967295
 800029c:	f04f 30ff 	movne.w	r0, #4294967295
 80002a0:	f000 b9b0 	b.w	8000604 <__aeabi_idiv0>
 80002a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ac:	f000 f806 	bl	80002bc <__udivmoddi4>
 80002b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b8:	b004      	add	sp, #16
 80002ba:	4770      	bx	lr

080002bc <__udivmoddi4>:
 80002bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002c2:	4688      	mov	r8, r1
 80002c4:	4604      	mov	r4, r0
 80002c6:	468e      	mov	lr, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14a      	bne.n	8000362 <__udivmoddi4+0xa6>
 80002cc:	428a      	cmp	r2, r1
 80002ce:	4617      	mov	r7, r2
 80002d0:	d95f      	bls.n	8000392 <__udivmoddi4+0xd6>
 80002d2:	fab2 f682 	clz	r6, r2
 80002d6:	b14e      	cbz	r6, 80002ec <__udivmoddi4+0x30>
 80002d8:	f1c6 0320 	rsb	r3, r6, #32
 80002dc:	fa01 fe06 	lsl.w	lr, r1, r6
 80002e0:	40b7      	lsls	r7, r6
 80002e2:	40b4      	lsls	r4, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	ea43 0e0e 	orr.w	lr, r3, lr
 80002ec:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f0:	fa1f fc87 	uxth.w	ip, r7
 80002f4:	0c23      	lsrs	r3, r4, #16
 80002f6:	fbbe f1f8 	udiv	r1, lr, r8
 80002fa:	fb08 ee11 	mls	lr, r8, r1, lr
 80002fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000302:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x5e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x5c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 8154 	bhi.w	80005c0 <__udivmoddi4+0x304>
 8000318:	4601      	mov	r1, r0
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	b2a2      	uxth	r2, r4
 800031e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000322:	fb08 3310 	mls	r3, r8, r0, r3
 8000326:	fb00 fc0c 	mul.w	ip, r0, ip
 800032a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800032e:	4594      	cmp	ip, r2
 8000330:	d90b      	bls.n	800034a <__udivmoddi4+0x8e>
 8000332:	18ba      	adds	r2, r7, r2
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	bf2c      	ite	cs
 800033a:	2401      	movcs	r4, #1
 800033c:	2400      	movcc	r4, #0
 800033e:	4594      	cmp	ip, r2
 8000340:	d902      	bls.n	8000348 <__udivmoddi4+0x8c>
 8000342:	2c00      	cmp	r4, #0
 8000344:	f000 813f 	beq.w	80005c6 <__udivmoddi4+0x30a>
 8000348:	4618      	mov	r0, r3
 800034a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800034e:	eba2 020c 	sub.w	r2, r2, ip
 8000352:	2100      	movs	r1, #0
 8000354:	b11d      	cbz	r5, 800035e <__udivmoddi4+0xa2>
 8000356:	40f2      	lsrs	r2, r6
 8000358:	2300      	movs	r3, #0
 800035a:	e9c5 2300 	strd	r2, r3, [r5]
 800035e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000362:	428b      	cmp	r3, r1
 8000364:	d905      	bls.n	8000372 <__udivmoddi4+0xb6>
 8000366:	b10d      	cbz	r5, 800036c <__udivmoddi4+0xb0>
 8000368:	e9c5 0100 	strd	r0, r1, [r5]
 800036c:	2100      	movs	r1, #0
 800036e:	4608      	mov	r0, r1
 8000370:	e7f5      	b.n	800035e <__udivmoddi4+0xa2>
 8000372:	fab3 f183 	clz	r1, r3
 8000376:	2900      	cmp	r1, #0
 8000378:	d14e      	bne.n	8000418 <__udivmoddi4+0x15c>
 800037a:	4543      	cmp	r3, r8
 800037c:	f0c0 8112 	bcc.w	80005a4 <__udivmoddi4+0x2e8>
 8000380:	4282      	cmp	r2, r0
 8000382:	f240 810f 	bls.w	80005a4 <__udivmoddi4+0x2e8>
 8000386:	4608      	mov	r0, r1
 8000388:	2d00      	cmp	r5, #0
 800038a:	d0e8      	beq.n	800035e <__udivmoddi4+0xa2>
 800038c:	e9c5 4e00 	strd	r4, lr, [r5]
 8000390:	e7e5      	b.n	800035e <__udivmoddi4+0xa2>
 8000392:	2a00      	cmp	r2, #0
 8000394:	f000 80ac 	beq.w	80004f0 <__udivmoddi4+0x234>
 8000398:	fab2 f682 	clz	r6, r2
 800039c:	2e00      	cmp	r6, #0
 800039e:	f040 80bb 	bne.w	8000518 <__udivmoddi4+0x25c>
 80003a2:	1a8b      	subs	r3, r1, r2
 80003a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003a8:	b2bc      	uxth	r4, r7
 80003aa:	2101      	movs	r1, #1
 80003ac:	0c02      	lsrs	r2, r0, #16
 80003ae:	b280      	uxth	r0, r0
 80003b0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003bc:	fb04 f20c 	mul.w	r2, r4, ip
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d90e      	bls.n	80003e2 <__udivmoddi4+0x126>
 80003c4:	18fb      	adds	r3, r7, r3
 80003c6:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003ca:	bf2c      	ite	cs
 80003cc:	f04f 0901 	movcs.w	r9, #1
 80003d0:	f04f 0900 	movcc.w	r9, #0
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d903      	bls.n	80003e0 <__udivmoddi4+0x124>
 80003d8:	f1b9 0f00 	cmp.w	r9, #0
 80003dc:	f000 80ec 	beq.w	80005b8 <__udivmoddi4+0x2fc>
 80003e0:	46c4      	mov	ip, r8
 80003e2:	1a9b      	subs	r3, r3, r2
 80003e4:	fbb3 f8fe 	udiv	r8, r3, lr
 80003e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003ec:	fb04 f408 	mul.w	r4, r4, r8
 80003f0:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003f4:	4294      	cmp	r4, r2
 80003f6:	d90b      	bls.n	8000410 <__udivmoddi4+0x154>
 80003f8:	18ba      	adds	r2, r7, r2
 80003fa:	f108 33ff 	add.w	r3, r8, #4294967295
 80003fe:	bf2c      	ite	cs
 8000400:	2001      	movcs	r0, #1
 8000402:	2000      	movcc	r0, #0
 8000404:	4294      	cmp	r4, r2
 8000406:	d902      	bls.n	800040e <__udivmoddi4+0x152>
 8000408:	2800      	cmp	r0, #0
 800040a:	f000 80d1 	beq.w	80005b0 <__udivmoddi4+0x2f4>
 800040e:	4698      	mov	r8, r3
 8000410:	1b12      	subs	r2, r2, r4
 8000412:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000416:	e79d      	b.n	8000354 <__udivmoddi4+0x98>
 8000418:	f1c1 0620 	rsb	r6, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa08 f401 	lsl.w	r4, r8, r1
 8000422:	fa00 f901 	lsl.w	r9, r0, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	fa28 f806 	lsr.w	r8, r8, r6
 800042e:	408a      	lsls	r2, r1
 8000430:	431f      	orrs	r7, r3
 8000432:	fa20 f306 	lsr.w	r3, r0, r6
 8000436:	0c38      	lsrs	r0, r7, #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa1f fc87 	uxth.w	ip, r7
 800043e:	0c1c      	lsrs	r4, r3, #16
 8000440:	fbb8 fef0 	udiv	lr, r8, r0
 8000444:	fb00 881e 	mls	r8, r0, lr, r8
 8000448:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800044c:	fb0e f80c 	mul.w	r8, lr, ip
 8000450:	45a0      	cmp	r8, r4
 8000452:	d90e      	bls.n	8000472 <__udivmoddi4+0x1b6>
 8000454:	193c      	adds	r4, r7, r4
 8000456:	f10e 3aff 	add.w	sl, lr, #4294967295
 800045a:	bf2c      	ite	cs
 800045c:	f04f 0b01 	movcs.w	fp, #1
 8000460:	f04f 0b00 	movcc.w	fp, #0
 8000464:	45a0      	cmp	r8, r4
 8000466:	d903      	bls.n	8000470 <__udivmoddi4+0x1b4>
 8000468:	f1bb 0f00 	cmp.w	fp, #0
 800046c:	f000 80b8 	beq.w	80005e0 <__udivmoddi4+0x324>
 8000470:	46d6      	mov	lr, sl
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fa1f f883 	uxth.w	r8, r3
 800047a:	fbb4 f3f0 	udiv	r3, r4, r0
 800047e:	fb00 4413 	mls	r4, r0, r3, r4
 8000482:	fb03 fc0c 	mul.w	ip, r3, ip
 8000486:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800048a:	45a4      	cmp	ip, r4
 800048c:	d90e      	bls.n	80004ac <__udivmoddi4+0x1f0>
 800048e:	193c      	adds	r4, r7, r4
 8000490:	f103 30ff 	add.w	r0, r3, #4294967295
 8000494:	bf2c      	ite	cs
 8000496:	f04f 0801 	movcs.w	r8, #1
 800049a:	f04f 0800 	movcc.w	r8, #0
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d903      	bls.n	80004aa <__udivmoddi4+0x1ee>
 80004a2:	f1b8 0f00 	cmp.w	r8, #0
 80004a6:	f000 809f 	beq.w	80005e8 <__udivmoddi4+0x32c>
 80004aa:	4603      	mov	r3, r0
 80004ac:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004b8:	4564      	cmp	r4, ip
 80004ba:	4673      	mov	r3, lr
 80004bc:	46e0      	mov	r8, ip
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x20a>
 80004c0:	d107      	bne.n	80004d2 <__udivmoddi4+0x216>
 80004c2:	45f1      	cmp	r9, lr
 80004c4:	d205      	bcs.n	80004d2 <__udivmoddi4+0x216>
 80004c6:	ebbe 0302 	subs.w	r3, lr, r2
 80004ca:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ce:	3801      	subs	r0, #1
 80004d0:	46e0      	mov	r8, ip
 80004d2:	b15d      	cbz	r5, 80004ec <__udivmoddi4+0x230>
 80004d4:	ebb9 0203 	subs.w	r2, r9, r3
 80004d8:	eb64 0408 	sbc.w	r4, r4, r8
 80004dc:	fa04 f606 	lsl.w	r6, r4, r6
 80004e0:	fa22 f301 	lsr.w	r3, r2, r1
 80004e4:	40cc      	lsrs	r4, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	e9c5 6400 	strd	r6, r4, [r5]
 80004ec:	2100      	movs	r1, #0
 80004ee:	e736      	b.n	800035e <__udivmoddi4+0xa2>
 80004f0:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f4:	0c01      	lsrs	r1, r0, #16
 80004f6:	4614      	mov	r4, r2
 80004f8:	b280      	uxth	r0, r0
 80004fa:	4696      	mov	lr, r2
 80004fc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000500:	2620      	movs	r6, #32
 8000502:	4690      	mov	r8, r2
 8000504:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000508:	4610      	mov	r0, r2
 800050a:	fbb1 f1f2 	udiv	r1, r1, r2
 800050e:	eba3 0308 	sub.w	r3, r3, r8
 8000512:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000516:	e74b      	b.n	80003b0 <__udivmoddi4+0xf4>
 8000518:	40b7      	lsls	r7, r6
 800051a:	f1c6 0320 	rsb	r3, r6, #32
 800051e:	fa01 f206 	lsl.w	r2, r1, r6
 8000522:	fa21 f803 	lsr.w	r8, r1, r3
 8000526:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800052a:	fa20 f303 	lsr.w	r3, r0, r3
 800052e:	b2bc      	uxth	r4, r7
 8000530:	40b0      	lsls	r0, r6
 8000532:	4313      	orrs	r3, r2
 8000534:	0c02      	lsrs	r2, r0, #16
 8000536:	0c19      	lsrs	r1, r3, #16
 8000538:	b280      	uxth	r0, r0
 800053a:	fbb8 f9fe 	udiv	r9, r8, lr
 800053e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000542:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000546:	fb09 f804 	mul.w	r8, r9, r4
 800054a:	4588      	cmp	r8, r1
 800054c:	d951      	bls.n	80005f2 <__udivmoddi4+0x336>
 800054e:	1879      	adds	r1, r7, r1
 8000550:	f109 3cff 	add.w	ip, r9, #4294967295
 8000554:	bf2c      	ite	cs
 8000556:	f04f 0a01 	movcs.w	sl, #1
 800055a:	f04f 0a00 	movcc.w	sl, #0
 800055e:	4588      	cmp	r8, r1
 8000560:	d902      	bls.n	8000568 <__udivmoddi4+0x2ac>
 8000562:	f1ba 0f00 	cmp.w	sl, #0
 8000566:	d031      	beq.n	80005cc <__udivmoddi4+0x310>
 8000568:	eba1 0108 	sub.w	r1, r1, r8
 800056c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000570:	fb09 f804 	mul.w	r8, r9, r4
 8000574:	fb0e 1119 	mls	r1, lr, r9, r1
 8000578:	b29b      	uxth	r3, r3
 800057a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800057e:	4543      	cmp	r3, r8
 8000580:	d235      	bcs.n	80005ee <__udivmoddi4+0x332>
 8000582:	18fb      	adds	r3, r7, r3
 8000584:	f109 31ff 	add.w	r1, r9, #4294967295
 8000588:	bf2c      	ite	cs
 800058a:	f04f 0a01 	movcs.w	sl, #1
 800058e:	f04f 0a00 	movcc.w	sl, #0
 8000592:	4543      	cmp	r3, r8
 8000594:	d2bb      	bcs.n	800050e <__udivmoddi4+0x252>
 8000596:	f1ba 0f00 	cmp.w	sl, #0
 800059a:	d1b8      	bne.n	800050e <__udivmoddi4+0x252>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e7b4      	b.n	800050e <__udivmoddi4+0x252>
 80005a4:	1a84      	subs	r4, r0, r2
 80005a6:	eb68 0203 	sbc.w	r2, r8, r3
 80005aa:	2001      	movs	r0, #1
 80005ac:	4696      	mov	lr, r2
 80005ae:	e6eb      	b.n	8000388 <__udivmoddi4+0xcc>
 80005b0:	443a      	add	r2, r7
 80005b2:	f1a8 0802 	sub.w	r8, r8, #2
 80005b6:	e72b      	b.n	8000410 <__udivmoddi4+0x154>
 80005b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005bc:	443b      	add	r3, r7
 80005be:	e710      	b.n	80003e2 <__udivmoddi4+0x126>
 80005c0:	3902      	subs	r1, #2
 80005c2:	443b      	add	r3, r7
 80005c4:	e6a9      	b.n	800031a <__udivmoddi4+0x5e>
 80005c6:	443a      	add	r2, r7
 80005c8:	3802      	subs	r0, #2
 80005ca:	e6be      	b.n	800034a <__udivmoddi4+0x8e>
 80005cc:	eba7 0808 	sub.w	r8, r7, r8
 80005d0:	f1a9 0c02 	sub.w	ip, r9, #2
 80005d4:	4441      	add	r1, r8
 80005d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005da:	fb09 f804 	mul.w	r8, r9, r4
 80005de:	e7c9      	b.n	8000574 <__udivmoddi4+0x2b8>
 80005e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005e4:	443c      	add	r4, r7
 80005e6:	e744      	b.n	8000472 <__udivmoddi4+0x1b6>
 80005e8:	3b02      	subs	r3, #2
 80005ea:	443c      	add	r4, r7
 80005ec:	e75e      	b.n	80004ac <__udivmoddi4+0x1f0>
 80005ee:	4649      	mov	r1, r9
 80005f0:	e78d      	b.n	800050e <__udivmoddi4+0x252>
 80005f2:	eba1 0108 	sub.w	r1, r1, r8
 80005f6:	46cc      	mov	ip, r9
 80005f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fc:	fb09 f804 	mul.w	r8, r9, r4
 8000600:	e7b8      	b.n	8000574 <__udivmoddi4+0x2b8>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	60b9      	str	r1, [r7, #8]
 8000612:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	b29a      	uxth	r2, r3
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	68b9      	ldr	r1, [r7, #8]
 800061e:	4804      	ldr	r0, [pc, #16]	@ (8000630 <_write+0x28>)
 8000620:	f007 fe74 	bl	800830c <HAL_UART_Transmit>
    return len;
 8000624:	687b      	ldr	r3, [r7, #4]
}
 8000626:	4618      	mov	r0, r3
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	200000f0 	.word	0x200000f0

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063a:	f000 fd05 	bl	8001048 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063e:	f000 f877 	bl	8000730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000642:	f000 f98b 	bl	800095c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000646:	f000 f8e3 	bl	8000810 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 800064a:	f000 f93b 	bl	80008c4 <MX_USART1_UART_Init>
  MX_ICACHE_Init();
 800064e:	f000 f925 	bl	800089c <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */
  HAL_FDCAN_Start(&hfdcan1);
 8000652:	482d      	ldr	r0, [pc, #180]	@ (8000708 <main+0xd4>)
 8000654:	f001 f8c4 	bl	80017e0 <HAL_FDCAN_Start>


  TxHeader.Identifier = 0x123;
 8000658:	4b2c      	ldr	r3, [pc, #176]	@ (800070c <main+0xd8>)
 800065a:	f240 1223 	movw	r2, #291	@ 0x123
 800065e:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8000660:	4b2a      	ldr	r3, [pc, #168]	@ (800070c <main+0xd8>)
 8000662:	2200      	movs	r2, #0
 8000664:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000666:	4b29      	ldr	r3, [pc, #164]	@ (800070c <main+0xd8>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800066c:	4b27      	ldr	r3, [pc, #156]	@ (800070c <main+0xd8>)
 800066e:	2208      	movs	r2, #8
 8000670:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000672:	4b26      	ldr	r3, [pc, #152]	@ (800070c <main+0xd8>)
 8000674:	2200      	movs	r2, #0
 8000676:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000678:	4b24      	ldr	r3, [pc, #144]	@ (800070c <main+0xd8>)
 800067a:	2200      	movs	r2, #0
 800067c:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 800067e:	4b23      	ldr	r3, [pc, #140]	@ (800070c <main+0xd8>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000684:	4b21      	ldr	r3, [pc, #132]	@ (800070c <main+0xd8>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]

    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData);
 800068a:	4a21      	ldr	r2, [pc, #132]	@ (8000710 <main+0xdc>)
 800068c:	491f      	ldr	r1, [pc, #124]	@ (800070c <main+0xd8>)
 800068e:	481e      	ldr	r0, [pc, #120]	@ (8000708 <main+0xd4>)
 8000690:	f001 f8ce 	bl	8001830 <HAL_FDCAN_AddMessageToTxFifoQ>
	  HAL_Delay(10);
 8000694:	200a      	movs	r0, #10
 8000696:	f000 fd95 	bl	80011c4 <HAL_Delay>
  // Send the message




	  if(HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) != HAL_OK)
 800069a:	4a1d      	ldr	r2, [pc, #116]	@ (8000710 <main+0xdc>)
 800069c:	491b      	ldr	r1, [pc, #108]	@ (800070c <main+0xd8>)
 800069e:	481a      	ldr	r0, [pc, #104]	@ (8000708 <main+0xd4>)
 80006a0:	f001 f8c6 	bl	8001830 <HAL_FDCAN_AddMessageToTxFifoQ>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d003      	beq.n	80006b2 <main+0x7e>
	  	    {
	  	        printf("FDCAN Tx Failed!\r\n");
 80006aa:	481a      	ldr	r0, [pc, #104]	@ (8000714 <main+0xe0>)
 80006ac:	f008 fd06 	bl	80090bc <puts>
 80006b0:	e027      	b.n	8000702 <main+0xce>
	  	    }
	  	    else
	  	    {
	  	        // Small delay to allow loopback reception
	  	        HAL_Delay(10);
 80006b2:	200a      	movs	r0, #10
 80006b4:	f000 fd86 	bl	80011c4 <HAL_Delay>

	  	        // Receive the message
	  	        if(HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 80006b8:	4b17      	ldr	r3, [pc, #92]	@ (8000718 <main+0xe4>)
 80006ba:	4a18      	ldr	r2, [pc, #96]	@ (800071c <main+0xe8>)
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	4812      	ldr	r0, [pc, #72]	@ (8000708 <main+0xd4>)
 80006c0:	f001 f8fa 	bl	80018b8 <HAL_FDCAN_GetRxMessage>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d117      	bne.n	80006fa <main+0xc6>
	  	        {
	  	            printf("FDCAN Loopback Success: ");
 80006ca:	4815      	ldr	r0, [pc, #84]	@ (8000720 <main+0xec>)
 80006cc:	f008 fc8e 	bl	8008fec <iprintf>
	  	            for(int i=0;i<8;i++)
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	e00a      	b.n	80006ec <main+0xb8>
	  	                printf("%d ", RxData[i]);
 80006d6:	4a10      	ldr	r2, [pc, #64]	@ (8000718 <main+0xe4>)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	4413      	add	r3, r2
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	4619      	mov	r1, r3
 80006e0:	4810      	ldr	r0, [pc, #64]	@ (8000724 <main+0xf0>)
 80006e2:	f008 fc83 	bl	8008fec <iprintf>
	  	            for(int i=0;i<8;i++)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	3301      	adds	r3, #1
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2b07      	cmp	r3, #7
 80006f0:	ddf1      	ble.n	80006d6 <main+0xa2>
	  	            printf("\r\n");
 80006f2:	480d      	ldr	r0, [pc, #52]	@ (8000728 <main+0xf4>)
 80006f4:	f008 fce2 	bl	80090bc <puts>
 80006f8:	e003      	b.n	8000702 <main+0xce>

	  	        }
	  	        else
	  	        {
	  	            printf("FDCAN Receive Failed!\r\n");
 80006fa:	480c      	ldr	r0, [pc, #48]	@ (800072c <main+0xf8>)
 80006fc:	f008 fcde 	bl	80090bc <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000700:	bf00      	nop
 8000702:	bf00      	nop
 8000704:	e7fd      	b.n	8000702 <main+0xce>
 8000706:	bf00      	nop
 8000708:	2000008c 	.word	0x2000008c
 800070c:	2000018c 	.word	0x2000018c
 8000710:	20000000 	.word	0x20000000
 8000714:	08009dbc 	.word	0x08009dbc
 8000718:	20000184 	.word	0x20000184
 800071c:	200001b0 	.word	0x200001b0
 8000720:	08009dd0 	.word	0x08009dd0
 8000724:	08009dec 	.word	0x08009dec
 8000728:	08009df0 	.word	0x08009df0
 800072c:	08009df4 	.word	0x08009df4

08000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b09c      	sub	sp, #112	@ 0x70
 8000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	f107 0320 	add.w	r3, r7, #32
 800073a:	2250      	movs	r2, #80	@ 0x50
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f008 fd9c 	bl	800927c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000744:	f107 0308 	add.w	r3, r7, #8
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]
 8000754:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000756:	4b2c      	ldr	r3, [pc, #176]	@ (8000808 <SystemClock_Config+0xd8>)
 8000758:	691b      	ldr	r3, [r3, #16]
 800075a:	4a2b      	ldr	r2, [pc, #172]	@ (8000808 <SystemClock_Config+0xd8>)
 800075c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000760:	6113      	str	r3, [r2, #16]
 8000762:	4b29      	ldr	r3, [pc, #164]	@ (8000808 <SystemClock_Config+0xd8>)
 8000764:	691b      	ldr	r3, [r3, #16]
 8000766:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800076e:	bf00      	nop
 8000770:	4b25      	ldr	r3, [pc, #148]	@ (8000808 <SystemClock_Config+0xd8>)
 8000772:	695b      	ldr	r3, [r3, #20]
 8000774:	f003 0308 	and.w	r3, r3, #8
 8000778:	2b08      	cmp	r3, #8
 800077a:	d1f9      	bne.n	8000770 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800077c:	2301      	movs	r3, #1
 800077e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIGITAL;
 8000780:	f44f 13a8 	mov.w	r3, #1376256	@ 0x150000
 8000784:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000786:	2302      	movs	r3, #2
 8000788:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800078a:	2303      	movs	r3, #3
 800078c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800078e:	2302      	movs	r3, #2
 8000790:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000792:	2328      	movs	r3, #40	@ 0x28
 8000794:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000796:	2302      	movs	r3, #2
 8000798:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800079a:	2302      	movs	r3, #2
 800079c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800079e:	2302      	movs	r3, #2
 80007a0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 80007a2:	230c      	movs	r3, #12
 80007a4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80007a6:	2300      	movs	r3, #0
 80007a8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ae:	f107 0320 	add.w	r3, r7, #32
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 fd88 	bl	80022c8 <HAL_RCC_OscConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80007be:	f000 f995 	bl	8000aec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c2:	231f      	movs	r3, #31
 80007c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c6:	2303      	movs	r3, #3
 80007c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ca:	2300      	movs	r3, #0
 80007cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007da:	f107 0308 	add.w	r3, r7, #8
 80007de:	2105      	movs	r1, #5
 80007e0:	4618      	mov	r0, r3
 80007e2:	f002 f9a9 	bl	8002b38 <HAL_RCC_ClockConfig>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80007ec:	f000 f97e 	bl	8000aec <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80007f0:	4b06      	ldr	r3, [pc, #24]	@ (800080c <SystemClock_Config+0xdc>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80007f8:	4a04      	ldr	r2, [pc, #16]	@ (800080c <SystemClock_Config+0xdc>)
 80007fa:	f043 0320 	orr.w	r3, r3, #32
 80007fe:	6013      	str	r3, [r2, #0]
}
 8000800:	bf00      	nop
 8000802:	3770      	adds	r7, #112	@ 0x70
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	44020800 	.word	0x44020800
 800080c:	40022000 	.word	0x40022000

08000810 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000814:	4b1f      	ldr	r3, [pc, #124]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000816:	4a20      	ldr	r2, [pc, #128]	@ (8000898 <MX_FDCAN1_Init+0x88>)
 8000818:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800081a:	4b1e      	ldr	r3, [pc, #120]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 800081c:	2200      	movs	r2, #0
 800081e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000820:	4b1c      	ldr	r3, [pc, #112]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_INTERNAL_LOOPBACK;
 8000826:	4b1b      	ldr	r3, [pc, #108]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000828:	2203      	movs	r2, #3
 800082a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800082c:	4b19      	ldr	r3, [pc, #100]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 800082e:	2200      	movs	r2, #0
 8000830:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000832:	4b18      	ldr	r3, [pc, #96]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000834:	2200      	movs	r2, #0
 8000836:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000838:	4b16      	ldr	r3, [pc, #88]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 800083a:	2200      	movs	r2, #0
 800083c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800083e:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000840:	2210      	movs	r2, #16
 8000842:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000844:	4b13      	ldr	r3, [pc, #76]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000846:	2201      	movs	r2, #1
 8000848:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 800084a:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 800084c:	2201      	movs	r2, #1
 800084e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000850:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000852:	2201      	movs	r2, #1
 8000854:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000856:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000858:	2201      	movs	r2, #1
 800085a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800085c:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 800085e:	2201      	movs	r2, #1
 8000860:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000862:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000864:	2201      	movs	r2, #1
 8000866:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000868:	4b0a      	ldr	r3, [pc, #40]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 800086a:	2201      	movs	r2, #1
 800086c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800086e:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000870:	2201      	movs	r2, #1
 8000872:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000874:	4b07      	ldr	r3, [pc, #28]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000876:	2200      	movs	r2, #0
 8000878:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800087a:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 800087c:	2200      	movs	r2, #0
 800087e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000880:	4804      	ldr	r0, [pc, #16]	@ (8000894 <MX_FDCAN1_Init+0x84>)
 8000882:	f000 fe53 	bl	800152c <HAL_FDCAN_Init>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 800088c:	f000 f92e 	bl	8000aec <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}
 8000894:	2000008c 	.word	0x2000008c
 8000898:	4000a400 	.word	0x4000a400

0800089c <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80008a0:	2000      	movs	r0, #0
 80008a2:	f001 fce1 	bl	8002268 <HAL_ICACHE_ConfigAssociativityMode>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80008ac:	f000 f91e 	bl	8000aec <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80008b0:	f001 fcfa 	bl	80022a8 <HAL_ICACHE_Enable>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80008ba:	f000 f917 	bl	8000aec <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008c8:	4b22      	ldr	r3, [pc, #136]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 80008ca:	4a23      	ldr	r2, [pc, #140]	@ (8000958 <MX_USART1_UART_Init+0x94>)
 80008cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008ce:	4b21      	ldr	r3, [pc, #132]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 80008d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 80008ea:	220c      	movs	r2, #12
 80008ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ee:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f4:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008fa:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000900:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 8000902:	2200      	movs	r2, #0
 8000904:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000906:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 8000908:	2200      	movs	r2, #0
 800090a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800090c:	4811      	ldr	r0, [pc, #68]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 800090e:	f007 fcad 	bl	800826c <HAL_UART_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000918:	f000 f8e8 	bl	8000aec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800091c:	2100      	movs	r1, #0
 800091e:	480d      	ldr	r0, [pc, #52]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 8000920:	f008 f9d8 	bl	8008cd4 <HAL_UARTEx_SetTxFifoThreshold>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800092a:	f000 f8df 	bl	8000aec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800092e:	2100      	movs	r1, #0
 8000930:	4808      	ldr	r0, [pc, #32]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 8000932:	f008 fa0d 	bl	8008d50 <HAL_UARTEx_SetRxFifoThreshold>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800093c:	f000 f8d6 	bl	8000aec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000940:	4804      	ldr	r0, [pc, #16]	@ (8000954 <MX_USART1_UART_Init+0x90>)
 8000942:	f008 f98e 	bl	8008c62 <HAL_UARTEx_DisableFifoMode>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800094c:	f000 f8ce 	bl	8000aec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}
 8000954:	200000f0 	.word	0x200000f0
 8000958:	40013800 	.word	0x40013800

0800095c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	@ 0x28
 8000960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	4b2a      	ldr	r3, [pc, #168]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 8000974:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000978:	4a28      	ldr	r2, [pc, #160]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 800097a:	f043 0302 	orr.w	r3, r3, #2
 800097e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000982:	4b26      	ldr	r3, [pc, #152]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 8000984:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000988:	f003 0302 	and.w	r3, r3, #2
 800098c:	613b      	str	r3, [r7, #16]
 800098e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000990:	4b22      	ldr	r3, [pc, #136]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 8000992:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000996:	4a21      	ldr	r2, [pc, #132]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 8000998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800099c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009a0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 80009a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	4b1b      	ldr	r3, [pc, #108]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 80009b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009b4:	4a19      	ldr	r2, [pc, #100]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 80009b6:	f043 0301 	orr.w	r3, r3, #1
 80009ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009be:	4b17      	ldr	r3, [pc, #92]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 80009c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009c4:	f003 0301 	and.w	r3, r3, #1
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009cc:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 80009ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009d2:	4a12      	ldr	r2, [pc, #72]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 80009d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009d8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009dc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <MX_GPIO_Init+0xc0>)
 80009de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009e6:	607b      	str	r3, [r7, #4]
 80009e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_9|GPIO_PIN_8, GPIO_PIN_RESET);
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80009f0:	480b      	ldr	r0, [pc, #44]	@ (8000a20 <MX_GPIO_Init+0xc4>)
 80009f2:	f001 fc21 	bl	8002238 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI9 PI8 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 80009f6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a04:	2300      	movs	r3, #0
 8000a06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4804      	ldr	r0, [pc, #16]	@ (8000a20 <MX_GPIO_Init+0xc4>)
 8000a10:	f001 fab4 	bl	8001f7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a14:	bf00      	nop
 8000a16:	3728      	adds	r7, #40	@ 0x28
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	44020c00 	.word	0x44020c00
 8000a20:	42022000 	.word	0x42022000

08000a24 <HAL_FDCAN_TxBufferCompleteCallback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]
	printf("Buffer filed");
 8000a2e:	4803      	ldr	r0, [pc, #12]	@ (8000a3c <HAL_FDCAN_TxBufferCompleteCallback+0x18>)
 8000a30:	f008 fadc 	bl	8008fec <iprintf>
}
 8000a34:	bf00      	nop
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	08009e0c 	.word	0x08009e0c

08000a40 <HAL_FDCAN_TxEventFifoCallback>:
void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
	printf("massage transmitted");
 8000a4a:	4803      	ldr	r0, [pc, #12]	@ (8000a58 <HAL_FDCAN_TxEventFifoCallback+0x18>)
 8000a4c:	f008 face 	bl	8008fec <iprintf>
}
 8000a50:	bf00      	nop
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	08009e1c 	.word	0x08009e1c

08000a5c <HAL_FDCAN_RxFifo0Callback>:
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	6039      	str	r1, [r7, #0]
	 if(HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 8000a66:	4b13      	ldr	r3, [pc, #76]	@ (8000ab4 <HAL_FDCAN_RxFifo0Callback+0x58>)
 8000a68:	4a13      	ldr	r2, [pc, #76]	@ (8000ab8 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8000a6a:	2140      	movs	r1, #64	@ 0x40
 8000a6c:	4813      	ldr	r0, [pc, #76]	@ (8000abc <HAL_FDCAN_RxFifo0Callback+0x60>)
 8000a6e:	f000 ff23 	bl	80018b8 <HAL_FDCAN_GetRxMessage>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d119      	bne.n	8000aac <HAL_FDCAN_RxFifo0Callback+0x50>
		  	        {
		  	            printf("FDCAN Loopback Success: ");
 8000a78:	4811      	ldr	r0, [pc, #68]	@ (8000ac0 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8000a7a:	f008 fab7 	bl	8008fec <iprintf>
		  	            for(int i=0;i<8;i++)
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	e00a      	b.n	8000a9a <HAL_FDCAN_RxFifo0Callback+0x3e>
		  	                printf("%d ", RxData[i]);
 8000a84:	4a0b      	ldr	r2, [pc, #44]	@ (8000ab4 <HAL_FDCAN_RxFifo0Callback+0x58>)
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	4413      	add	r3, r2
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	480d      	ldr	r0, [pc, #52]	@ (8000ac4 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8000a90:	f008 faac 	bl	8008fec <iprintf>
		  	            for(int i=0;i<8;i++)
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	3301      	adds	r3, #1
 8000a98:	60fb      	str	r3, [r7, #12]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	2b07      	cmp	r3, #7
 8000a9e:	ddf1      	ble.n	8000a84 <HAL_FDCAN_RxFifo0Callback+0x28>
		  	            printf("\r\n");
 8000aa0:	4809      	ldr	r0, [pc, #36]	@ (8000ac8 <HAL_FDCAN_RxFifo0Callback+0x6c>)
 8000aa2:	f008 fb0b 	bl	80090bc <puts>
	printf("massage transmitted");
 8000aa6:	4809      	ldr	r0, [pc, #36]	@ (8000acc <HAL_FDCAN_RxFifo0Callback+0x70>)
 8000aa8:	f008 faa0 	bl	8008fec <iprintf>
}
}
 8000aac:	bf00      	nop
 8000aae:	3710      	adds	r7, #16
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000184 	.word	0x20000184
 8000ab8:	200001b0 	.word	0x200001b0
 8000abc:	2000008c 	.word	0x2000008c
 8000ac0:	08009dd0 	.word	0x08009dd0
 8000ac4:	08009dec 	.word	0x08009dec
 8000ac8:	08009df0 	.word	0x08009df0
 8000acc:	08009e1c 	.word	0x08009e1c

08000ad0 <HAL_FDCAN_RxFifo1Callback>:
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	6039      	str	r1, [r7, #0]
	printf("massage transmitted");
 8000ada:	4803      	ldr	r0, [pc, #12]	@ (8000ae8 <HAL_FDCAN_RxFifo1Callback+0x18>)
 8000adc:	f008 fa86 	bl	8008fec <iprintf>
}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	08009e1c 	.word	0x08009e1c

08000aec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af0:	b672      	cpsid	i
}
 8000af2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <Error_Handler+0x8>

08000af8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
	...

08000b08 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b0cc      	sub	sp, #304	@ 0x130
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b12:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000b16:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b2c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000b30:	4618      	mov	r0, r3
 8000b32:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000b36:	461a      	mov	r2, r3
 8000b38:	2100      	movs	r1, #0
 8000b3a:	f008 fb9f 	bl	800927c <memset>
  if(hfdcan->Instance==FDCAN1)
 8000b3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b42:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a3c      	ldr	r2, [pc, #240]	@ (8000c3c <HAL_FDCAN_MspInit+0x134>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d16f      	bne.n	8000c30 <HAL_FDCAN_MspInit+0x128>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000b50:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b54:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000b58:	f04f 0200 	mov.w	r2, #0
 8000b5c:	f04f 0304 	mov.w	r3, #4
 8000b60:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 8000b64:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b68:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000b6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b70:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b74:	f107 0310 	add.w	r3, r7, #16
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f002 fb1f 	bl	80031bc <HAL_RCCEx_PeriphCLKConfig>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <HAL_FDCAN_MspInit+0x80>
    {
      Error_Handler();
 8000b84:	f7ff ffb2 	bl	8000aec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000b88:	4b2d      	ldr	r3, [pc, #180]	@ (8000c40 <HAL_FDCAN_MspInit+0x138>)
 8000b8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000b8e:	4a2c      	ldr	r2, [pc, #176]	@ (8000c40 <HAL_FDCAN_MspInit+0x138>)
 8000b90:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b94:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000b98:	4b29      	ldr	r3, [pc, #164]	@ (8000c40 <HAL_FDCAN_MspInit+0x138>)
 8000b9a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000b9e:	f403 7200 	and.w	r2, r3, #512	@ 0x200
 8000ba2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ba6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000bb0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000bb4:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb6:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <HAL_FDCAN_MspInit+0x138>)
 8000bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bbc:	4a20      	ldr	r2, [pc, #128]	@ (8000c40 <HAL_FDCAN_MspInit+0x138>)
 8000bbe:	f043 0302 	orr.w	r3, r3, #2
 8000bc2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bc6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c40 <HAL_FDCAN_MspInit+0x138>)
 8000bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bcc:	f003 0202 	and.w	r2, r3, #2
 8000bd0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000bd4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000bde:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000be2:	681b      	ldr	r3, [r3, #0]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000be4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000be8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bec:	2302      	movs	r3, #2
 8000bee:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000bfe:	2309      	movs	r3, #9
 8000c00:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c04:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000c08:	4619      	mov	r1, r3
 8000c0a:	480e      	ldr	r0, [pc, #56]	@ (8000c44 <HAL_FDCAN_MspInit+0x13c>)
 8000c0c:	f001 f9b6 	bl	8001f7c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2100      	movs	r1, #0
 8000c14:	2027      	movs	r0, #39	@ 0x27
 8000c16:	f000 fbb1 	bl	800137c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000c1a:	2027      	movs	r0, #39	@ 0x27
 8000c1c:	f000 fbc8 	bl	80013b0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000c20:	2200      	movs	r2, #0
 8000c22:	2100      	movs	r1, #0
 8000c24:	2028      	movs	r0, #40	@ 0x28
 8000c26:	f000 fba9 	bl	800137c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000c2a:	2028      	movs	r0, #40	@ 0x28
 8000c2c:	f000 fbc0 	bl	80013b0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000c30:	bf00      	nop
 8000c32:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	4000a400 	.word	0x4000a400
 8000c40:	44020c00 	.word	0x44020c00
 8000c44:	42020400 	.word	0x42020400

08000c48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b0cc      	sub	sp, #304	@ 0x130
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c52:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c56:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c68:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c6c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000c70:	4618      	mov	r0, r3
 8000c72:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000c76:	461a      	mov	r2, r3
 8000c78:	2100      	movs	r1, #0
 8000c7a:	f008 faff 	bl	800927c <memset>
  if(huart->Instance==USART1)
 8000c7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a33      	ldr	r2, [pc, #204]	@ (8000d58 <HAL_UART_MspInit+0x110>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d15d      	bne.n	8000d4c <HAL_UART_MspInit+0x104>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c94:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000c98:	f04f 0201 	mov.w	r2, #1
 8000c9c:	f04f 0300 	mov.w	r3, #0
 8000ca0:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ca4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ca8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000cac:	2200      	movs	r2, #0
 8000cae:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cb0:	f107 0310 	add.w	r3, r7, #16
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f002 fa81 	bl	80031bc <HAL_RCCEx_PeriphCLKConfig>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8000cc0:	f7ff ff14 	bl	8000aec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cc4:	4b25      	ldr	r3, [pc, #148]	@ (8000d5c <HAL_UART_MspInit+0x114>)
 8000cc6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000cca:	4a24      	ldr	r2, [pc, #144]	@ (8000d5c <HAL_UART_MspInit+0x114>)
 8000ccc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cd0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000cd4:	4b21      	ldr	r3, [pc, #132]	@ (8000d5c <HAL_UART_MspInit+0x114>)
 8000cd6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000cda:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8000cde:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ce2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000cec:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000cf0:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d5c <HAL_UART_MspInit+0x114>)
 8000cf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cf8:	4a18      	ldr	r2, [pc, #96]	@ (8000d5c <HAL_UART_MspInit+0x114>)
 8000cfa:	f043 0301 	orr.w	r3, r3, #1
 8000cfe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d02:	4b16      	ldr	r3, [pc, #88]	@ (8000d5c <HAL_UART_MspInit+0x114>)
 8000d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d08:	f003 0201 	and.w	r2, r3, #1
 8000d0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000d10:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000d1a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000d1e:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8000d20:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000d24:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d3a:	2307      	movs	r3, #7
 8000d3c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d40:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000d44:	4619      	mov	r1, r3
 8000d46:	4806      	ldr	r0, [pc, #24]	@ (8000d60 <HAL_UART_MspInit+0x118>)
 8000d48:	f001 f918 	bl	8001f7c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d4c:	bf00      	nop
 8000d4e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40013800 	.word	0x40013800
 8000d5c:	44020c00 	.word	0x44020c00
 8000d60:	42020000 	.word	0x42020000

08000d64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <NMI_Handler+0x4>

08000d6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <HardFault_Handler+0x4>

08000d74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <MemManage_Handler+0x4>

08000d7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <BusFault_Handler+0x4>

08000d84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <UsageFault_Handler+0x4>

08000d8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dba:	f000 f9e3 	bl	8001184 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000dc8:	4802      	ldr	r0, [pc, #8]	@ (8000dd4 <FDCAN1_IT0_IRQHandler+0x10>)
 8000dca:	f000 fe7d 	bl	8001ac8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	2000008c 	.word	0x2000008c

08000dd8 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000ddc:	4802      	ldr	r0, [pc, #8]	@ (8000de8 <FDCAN1_IT1_IRQHandler+0x10>)
 8000dde:	f000 fe73 	bl	8001ac8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	2000008c 	.word	0x2000008c

08000dec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]
 8000dfc:	e00a      	b.n	8000e14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dfe:	f3af 8000 	nop.w
 8000e02:	4601      	mov	r1, r0
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	1c5a      	adds	r2, r3, #1
 8000e08:	60ba      	str	r2, [r7, #8]
 8000e0a:	b2ca      	uxtb	r2, r1
 8000e0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	3301      	adds	r3, #1
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	697a      	ldr	r2, [r7, #20]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	dbf0      	blt.n	8000dfe <_read+0x12>
  }

  return len;
 8000e1c:	687b      	ldr	r3, [r7, #4]
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3718      	adds	r7, #24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e26:	b480      	push	{r7}
 8000e28:	b083      	sub	sp, #12
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	b083      	sub	sp, #12
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
 8000e46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e4e:	605a      	str	r2, [r3, #4]
  return 0;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr

08000e5e <_isatty>:

int _isatty(int file)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	b083      	sub	sp, #12
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e66:	2301      	movs	r3, #1
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
	...

08000e90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e98:	4a14      	ldr	r2, [pc, #80]	@ (8000eec <_sbrk+0x5c>)
 8000e9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <_sbrk+0x60>)
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ea4:	4b13      	ldr	r3, [pc, #76]	@ (8000ef4 <_sbrk+0x64>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d102      	bne.n	8000eb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000eac:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <_sbrk+0x64>)
 8000eae:	4a12      	ldr	r2, [pc, #72]	@ (8000ef8 <_sbrk+0x68>)
 8000eb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ef4 <_sbrk+0x64>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4413      	add	r3, r2
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d207      	bcs.n	8000ed0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ec0:	f008 fa2a 	bl	8009318 <__errno>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	220c      	movs	r2, #12
 8000ec8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eca:	f04f 33ff 	mov.w	r3, #4294967295
 8000ece:	e009      	b.n	8000ee4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ed0:	4b08      	ldr	r3, [pc, #32]	@ (8000ef4 <_sbrk+0x64>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ed6:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <_sbrk+0x64>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4413      	add	r3, r2
 8000ede:	4a05      	ldr	r2, [pc, #20]	@ (8000ef4 <_sbrk+0x64>)
 8000ee0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3718      	adds	r7, #24
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	200a0000 	.word	0x200a0000
 8000ef0:	00000400 	.word	0x00000400
 8000ef4:	200001d8 	.word	0x200001d8
 8000ef8:	20000330 	.word	0x20000330

08000efc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f02:	4b35      	ldr	r3, [pc, #212]	@ (8000fd8 <SystemInit+0xdc>)
 8000f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f08:	4a33      	ldr	r2, [pc, #204]	@ (8000fd8 <SystemInit+0xdc>)
 8000f0a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f0e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000f12:	4b32      	ldr	r3, [pc, #200]	@ (8000fdc <SystemInit+0xe0>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000f18:	4b30      	ldr	r3, [pc, #192]	@ (8000fdc <SystemInit+0xe0>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000f1e:	4b2f      	ldr	r3, [pc, #188]	@ (8000fdc <SystemInit+0xe0>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000f24:	4b2d      	ldr	r3, [pc, #180]	@ (8000fdc <SystemInit+0xe0>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	492c      	ldr	r1, [pc, #176]	@ (8000fdc <SystemInit+0xe0>)
 8000f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000fe0 <SystemInit+0xe4>)
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000f30:	4b2a      	ldr	r3, [pc, #168]	@ (8000fdc <SystemInit+0xe0>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000f36:	4b29      	ldr	r3, [pc, #164]	@ (8000fdc <SystemInit+0xe0>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000f3c:	4b27      	ldr	r3, [pc, #156]	@ (8000fdc <SystemInit+0xe0>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000f42:	4b26      	ldr	r3, [pc, #152]	@ (8000fdc <SystemInit+0xe0>)
 8000f44:	4a27      	ldr	r2, [pc, #156]	@ (8000fe4 <SystemInit+0xe8>)
 8000f46:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000f48:	4b24      	ldr	r3, [pc, #144]	@ (8000fdc <SystemInit+0xe0>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000f4e:	4b23      	ldr	r3, [pc, #140]	@ (8000fdc <SystemInit+0xe0>)
 8000f50:	4a24      	ldr	r2, [pc, #144]	@ (8000fe4 <SystemInit+0xe8>)
 8000f52:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000f54:	4b21      	ldr	r3, [pc, #132]	@ (8000fdc <SystemInit+0xe0>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000f5a:	4b20      	ldr	r3, [pc, #128]	@ (8000fdc <SystemInit+0xe0>)
 8000f5c:	4a21      	ldr	r2, [pc, #132]	@ (8000fe4 <SystemInit+0xe8>)
 8000f5e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000f60:	4b1e      	ldr	r3, [pc, #120]	@ (8000fdc <SystemInit+0xe0>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000f66:	4b1d      	ldr	r3, [pc, #116]	@ (8000fdc <SystemInit+0xe0>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fdc <SystemInit+0xe0>)
 8000f6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f70:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000f72:	4b1a      	ldr	r3, [pc, #104]	@ (8000fdc <SystemInit+0xe0>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f78:	4b17      	ldr	r3, [pc, #92]	@ (8000fd8 <SystemInit+0xdc>)
 8000f7a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000f7e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000f80:	4b19      	ldr	r3, [pc, #100]	@ (8000fe8 <SystemInit+0xec>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000f88:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000f90:	d003      	beq.n	8000f9a <SystemInit+0x9e>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000f98:	d117      	bne.n	8000fca <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000f9a:	4b13      	ldr	r3, [pc, #76]	@ (8000fe8 <SystemInit+0xec>)
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d005      	beq.n	8000fb2 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000fa6:	4b10      	ldr	r3, [pc, #64]	@ (8000fe8 <SystemInit+0xec>)
 8000fa8:	4a10      	ldr	r2, [pc, #64]	@ (8000fec <SystemInit+0xf0>)
 8000faa:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000fac:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe8 <SystemInit+0xec>)
 8000fae:	4a10      	ldr	r2, [pc, #64]	@ (8000ff0 <SystemInit+0xf4>)
 8000fb0:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe8 <SystemInit+0xec>)
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	4a0c      	ldr	r2, [pc, #48]	@ (8000fe8 <SystemInit+0xec>)
 8000fb8:	f043 0302 	orr.w	r3, r3, #2
 8000fbc:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <SystemInit+0xec>)
 8000fc0:	69db      	ldr	r3, [r3, #28]
 8000fc2:	4a09      	ldr	r2, [pc, #36]	@ (8000fe8 <SystemInit+0xec>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	61d3      	str	r3, [r2, #28]
  }
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	e000ed00 	.word	0xe000ed00
 8000fdc:	44020c00 	.word	0x44020c00
 8000fe0:	eae2eae3 	.word	0xeae2eae3
 8000fe4:	01010280 	.word	0x01010280
 8000fe8:	40022000 	.word	0x40022000
 8000fec:	08192a3b 	.word	0x08192a3b
 8000ff0:	4c5d6e7f 	.word	0x4c5d6e7f

08000ff4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ff4:	480d      	ldr	r0, [pc, #52]	@ (800102c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ff6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ff8:	f7ff ff80 	bl	8000efc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ffc:	480c      	ldr	r0, [pc, #48]	@ (8001030 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ffe:	490d      	ldr	r1, [pc, #52]	@ (8001034 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001000:	4a0d      	ldr	r2, [pc, #52]	@ (8001038 <LoopForever+0xe>)
  movs r3, #0
 8001002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001004:	e002      	b.n	800100c <LoopCopyDataInit>

08001006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800100a:	3304      	adds	r3, #4

0800100c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800100c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800100e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001010:	d3f9      	bcc.n	8001006 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001012:	4a0a      	ldr	r2, [pc, #40]	@ (800103c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001014:	4c0a      	ldr	r4, [pc, #40]	@ (8001040 <LoopForever+0x16>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001018:	e001      	b.n	800101e <LoopFillZerobss>

0800101a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800101a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800101c:	3204      	adds	r2, #4

0800101e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800101e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001020:	d3fb      	bcc.n	800101a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001022:	f008 f97f 	bl	8009324 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001026:	f7ff fb05 	bl	8000634 <main>

0800102a <LoopForever>:

LoopForever:
    b LoopForever
 800102a:	e7fe      	b.n	800102a <LoopForever>
  ldr   r0, =_estack
 800102c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001034:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001038:	08009ec4 	.word	0x08009ec4
  ldr r2, =_sbss
 800103c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001040:	2000032c 	.word	0x2000032c

08001044 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001044:	e7fe      	b.n	8001044 <ADC1_IRQHandler>
	...

08001048 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800104c:	2003      	movs	r0, #3
 800104e:	f000 f98a 	bl	8001366 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001052:	f001 ff29 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8001056:	4602      	mov	r2, r0
 8001058:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <HAL_Init+0x44>)
 800105a:	6a1b      	ldr	r3, [r3, #32]
 800105c:	f003 030f 	and.w	r3, r3, #15
 8001060:	490b      	ldr	r1, [pc, #44]	@ (8001090 <HAL_Init+0x48>)
 8001062:	5ccb      	ldrb	r3, [r1, r3]
 8001064:	fa22 f303 	lsr.w	r3, r2, r3
 8001068:	4a0a      	ldr	r2, [pc, #40]	@ (8001094 <HAL_Init+0x4c>)
 800106a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800106c:	2004      	movs	r0, #4
 800106e:	f000 f9cf 	bl	8001410 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001072:	200f      	movs	r0, #15
 8001074:	f000 f810 	bl	8001098 <HAL_InitTick>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e002      	b.n	8001088 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001082:	f7ff fd39 	bl	8000af8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001086:	2300      	movs	r3, #0
}
 8001088:	4618      	mov	r0, r3
 800108a:	bd80      	pop	{r7, pc}
 800108c:	44020c00 	.word	0x44020c00
 8001090:	08009e30 	.word	0x08009e30
 8001094:	20000008 	.word	0x20000008

08001098 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80010a4:	4b33      	ldr	r3, [pc, #204]	@ (8001174 <HAL_InitTick+0xdc>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d101      	bne.n	80010b0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e05c      	b.n	800116a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80010b0:	4b31      	ldr	r3, [pc, #196]	@ (8001178 <HAL_InitTick+0xe0>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	2b04      	cmp	r3, #4
 80010ba:	d10c      	bne.n	80010d6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80010bc:	4b2f      	ldr	r3, [pc, #188]	@ (800117c <HAL_InitTick+0xe4>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001174 <HAL_InitTick+0xdc>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	4619      	mov	r1, r3
 80010c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	e037      	b.n	8001146 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80010d6:	f000 f9f3 	bl	80014c0 <HAL_SYSTICK_GetCLKSourceConfig>
 80010da:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	2b02      	cmp	r3, #2
 80010e0:	d023      	beq.n	800112a <HAL_InitTick+0x92>
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d82d      	bhi.n	8001144 <HAL_InitTick+0xac>
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d003      	beq.n	80010f6 <HAL_InitTick+0x5e>
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d00d      	beq.n	8001110 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80010f4:	e026      	b.n	8001144 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80010f6:	4b21      	ldr	r3, [pc, #132]	@ (800117c <HAL_InitTick+0xe4>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001174 <HAL_InitTick+0xdc>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	4619      	mov	r1, r3
 8001100:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001104:	fbb3 f3f1 	udiv	r3, r3, r1
 8001108:	fbb2 f3f3 	udiv	r3, r2, r3
 800110c:	60fb      	str	r3, [r7, #12]
        break;
 800110e:	e01a      	b.n	8001146 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001110:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <HAL_InitTick+0xdc>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	461a      	mov	r2, r3
 8001116:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111a:	fbb3 f3f2 	udiv	r3, r3, r2
 800111e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001122:	fbb2 f3f3 	udiv	r3, r2, r3
 8001126:	60fb      	str	r3, [r7, #12]
        break;
 8001128:	e00d      	b.n	8001146 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800112a:	4b12      	ldr	r3, [pc, #72]	@ (8001174 <HAL_InitTick+0xdc>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
 8001130:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001134:	fbb3 f3f2 	udiv	r3, r3, r2
 8001138:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800113c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001140:	60fb      	str	r3, [r7, #12]
        break;
 8001142:	e000      	b.n	8001146 <HAL_InitTick+0xae>
        break;
 8001144:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001146:	68f8      	ldr	r0, [r7, #12]
 8001148:	f000 f940 	bl	80013cc <HAL_SYSTICK_Config>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	e009      	b.n	800116a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001156:	2200      	movs	r2, #0
 8001158:	6879      	ldr	r1, [r7, #4]
 800115a:	f04f 30ff 	mov.w	r0, #4294967295
 800115e:	f000 f90d 	bl	800137c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001162:	4a07      	ldr	r2, [pc, #28]	@ (8001180 <HAL_InitTick+0xe8>)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	20000010 	.word	0x20000010
 8001178:	e000e010 	.word	0xe000e010
 800117c:	20000008 	.word	0x20000008
 8001180:	2000000c 	.word	0x2000000c

08001184 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001188:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <HAL_IncTick+0x20>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <HAL_IncTick+0x24>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4413      	add	r3, r2
 8001194:	4a04      	ldr	r2, [pc, #16]	@ (80011a8 <HAL_IncTick+0x24>)
 8001196:	6013      	str	r3, [r2, #0]
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	20000010 	.word	0x20000010
 80011a8:	200001dc 	.word	0x200001dc

080011ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  return uwTick;
 80011b0:	4b03      	ldr	r3, [pc, #12]	@ (80011c0 <HAL_GetTick+0x14>)
 80011b2:	681b      	ldr	r3, [r3, #0]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	200001dc 	.word	0x200001dc

080011c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011cc:	f7ff ffee 	bl	80011ac <HAL_GetTick>
 80011d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011dc:	d005      	beq.n	80011ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011de:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <HAL_Delay+0x44>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	461a      	mov	r2, r3
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	4413      	add	r3, r2
 80011e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011ea:	bf00      	nop
 80011ec:	f7ff ffde 	bl	80011ac <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	68fa      	ldr	r2, [r7, #12]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d8f7      	bhi.n	80011ec <HAL_Delay+0x28>
  {
  }
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000010 	.word	0x20000010

0800120c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f003 0307 	and.w	r3, r3, #7
 800121a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <__NVIC_SetPriorityGrouping+0x44>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001222:	68ba      	ldr	r2, [r7, #8]
 8001224:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001228:	4013      	ands	r3, r2
 800122a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001234:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001238:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800123c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800123e:	4a04      	ldr	r2, [pc, #16]	@ (8001250 <__NVIC_SetPriorityGrouping+0x44>)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	60d3      	str	r3, [r2, #12]
}
 8001244:	bf00      	nop
 8001246:	3714      	adds	r7, #20
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	e000ed00 	.word	0xe000ed00

08001254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001258:	4b04      	ldr	r3, [pc, #16]	@ (800126c <__NVIC_GetPriorityGrouping+0x18>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	0a1b      	lsrs	r3, r3, #8
 800125e:	f003 0307 	and.w	r3, r3, #7
}
 8001262:	4618      	mov	r0, r3
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800127a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800127e:	2b00      	cmp	r3, #0
 8001280:	db0b      	blt.n	800129a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001282:	88fb      	ldrh	r3, [r7, #6]
 8001284:	f003 021f 	and.w	r2, r3, #31
 8001288:	4907      	ldr	r1, [pc, #28]	@ (80012a8 <__NVIC_EnableIRQ+0x38>)
 800128a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800128e:	095b      	lsrs	r3, r3, #5
 8001290:	2001      	movs	r0, #1
 8001292:	fa00 f202 	lsl.w	r2, r0, r2
 8001296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	e000e100 	.word	0xe000e100

080012ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	6039      	str	r1, [r7, #0]
 80012b6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80012b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	db0a      	blt.n	80012d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	490c      	ldr	r1, [pc, #48]	@ (80012f8 <__NVIC_SetPriority+0x4c>)
 80012c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ca:	0112      	lsls	r2, r2, #4
 80012cc:	b2d2      	uxtb	r2, r2
 80012ce:	440b      	add	r3, r1
 80012d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012d4:	e00a      	b.n	80012ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	b2da      	uxtb	r2, r3
 80012da:	4908      	ldr	r1, [pc, #32]	@ (80012fc <__NVIC_SetPriority+0x50>)
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	3b04      	subs	r3, #4
 80012e4:	0112      	lsls	r2, r2, #4
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	440b      	add	r3, r1
 80012ea:	761a      	strb	r2, [r3, #24]
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	e000e100 	.word	0xe000e100
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001300:	b480      	push	{r7}
 8001302:	b089      	sub	sp, #36	@ 0x24
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	f1c3 0307 	rsb	r3, r3, #7
 800131a:	2b04      	cmp	r3, #4
 800131c:	bf28      	it	cs
 800131e:	2304      	movcs	r3, #4
 8001320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	3304      	adds	r3, #4
 8001326:	2b06      	cmp	r3, #6
 8001328:	d902      	bls.n	8001330 <NVIC_EncodePriority+0x30>
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	3b03      	subs	r3, #3
 800132e:	e000      	b.n	8001332 <NVIC_EncodePriority+0x32>
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001334:	f04f 32ff 	mov.w	r2, #4294967295
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	fa02 f303 	lsl.w	r3, r2, r3
 800133e:	43da      	mvns	r2, r3
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	401a      	ands	r2, r3
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001348:	f04f 31ff 	mov.w	r1, #4294967295
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	fa01 f303 	lsl.w	r3, r1, r3
 8001352:	43d9      	mvns	r1, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001358:	4313      	orrs	r3, r2
         );
}
 800135a:	4618      	mov	r0, r3
 800135c:	3724      	adds	r7, #36	@ 0x24
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr

08001366 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff ff4c 	bl	800120c <__NVIC_SetPriorityGrouping>
}
 8001374:	bf00      	nop
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]
 8001388:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800138a:	f7ff ff63 	bl	8001254 <__NVIC_GetPriorityGrouping>
 800138e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001390:	687a      	ldr	r2, [r7, #4]
 8001392:	68b9      	ldr	r1, [r7, #8]
 8001394:	6978      	ldr	r0, [r7, #20]
 8001396:	f7ff ffb3 	bl	8001300 <NVIC_EncodePriority>
 800139a:	4602      	mov	r2, r0
 800139c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013a0:	4611      	mov	r1, r2
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff ff82 	bl	80012ac <__NVIC_SetPriority>
}
 80013a8:	bf00      	nop
 80013aa:	3718      	adds	r7, #24
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff ff56 	bl	8001270 <__NVIC_EnableIRQ>
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3b01      	subs	r3, #1
 80013d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013dc:	d301      	bcc.n	80013e2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80013de:	2301      	movs	r3, #1
 80013e0:	e00d      	b.n	80013fe <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80013e2:	4a0a      	ldr	r2, [pc, #40]	@ (800140c <HAL_SYSTICK_Config+0x40>)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3b01      	subs	r3, #1
 80013e8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80013ea:	4b08      	ldr	r3, [pc, #32]	@ (800140c <HAL_SYSTICK_Config+0x40>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <HAL_SYSTICK_Config+0x40>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a05      	ldr	r2, [pc, #20]	@ (800140c <HAL_SYSTICK_Config+0x40>)
 80013f6:	f043 0303 	orr.w	r3, r3, #3
 80013fa:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	e000e010 	.word	0xe000e010

08001410 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b04      	cmp	r3, #4
 800141c:	d844      	bhi.n	80014a8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800141e:	a201      	add	r2, pc, #4	@ (adr r2, 8001424 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001424:	08001447 	.word	0x08001447
 8001428:	08001465 	.word	0x08001465
 800142c:	08001487 	.word	0x08001487
 8001430:	080014a9 	.word	0x080014a9
 8001434:	08001439 	.word	0x08001439
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001438:	4b1f      	ldr	r3, [pc, #124]	@ (80014b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a1e      	ldr	r2, [pc, #120]	@ (80014b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800143e:	f043 0304 	orr.w	r3, r3, #4
 8001442:	6013      	str	r3, [r2, #0]
      break;
 8001444:	e031      	b.n	80014aa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001446:	4b1c      	ldr	r3, [pc, #112]	@ (80014b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a1b      	ldr	r2, [pc, #108]	@ (80014b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800144c:	f023 0304 	bic.w	r3, r3, #4
 8001450:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8001452:	4b1a      	ldr	r3, [pc, #104]	@ (80014bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001454:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001458:	4a18      	ldr	r2, [pc, #96]	@ (80014bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800145a:	f023 030c 	bic.w	r3, r3, #12
 800145e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001462:	e022      	b.n	80014aa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001464:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a13      	ldr	r2, [pc, #76]	@ (80014b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800146a:	f023 0304 	bic.w	r3, r3, #4
 800146e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001472:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001476:	f023 030c 	bic.w	r3, r3, #12
 800147a:	4a10      	ldr	r2, [pc, #64]	@ (80014bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800147c:	f043 0304 	orr.w	r3, r3, #4
 8001480:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001484:	e011      	b.n	80014aa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001486:	4b0c      	ldr	r3, [pc, #48]	@ (80014b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a0b      	ldr	r2, [pc, #44]	@ (80014b8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800148c:	f023 0304 	bic.w	r3, r3, #4
 8001490:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001492:	4b0a      	ldr	r3, [pc, #40]	@ (80014bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001494:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001498:	f023 030c 	bic.w	r3, r3, #12
 800149c:	4a07      	ldr	r2, [pc, #28]	@ (80014bc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800149e:	f043 0308 	orr.w	r3, r3, #8
 80014a2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80014a6:	e000      	b.n	80014aa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80014a8:	bf00      	nop
  }
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000e010 	.word	0xe000e010
 80014bc:	44020c00 	.word	0x44020c00

080014c0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80014c6:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0304 	and.w	r3, r3, #4
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d002      	beq.n	80014d8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80014d2:	2304      	movs	r3, #4
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	e01e      	b.n	8001516 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80014d8:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80014da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80014de:	f003 030c 	and.w	r3, r3, #12
 80014e2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	2b08      	cmp	r3, #8
 80014e8:	d00f      	beq.n	800150a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	2b08      	cmp	r3, #8
 80014ee:	d80f      	bhi.n	8001510 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d003      	beq.n	80014fe <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	2b04      	cmp	r3, #4
 80014fa:	d003      	beq.n	8001504 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80014fc:	e008      	b.n	8001510 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
        break;
 8001502:	e008      	b.n	8001516 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001504:	2301      	movs	r3, #1
 8001506:	607b      	str	r3, [r7, #4]
        break;
 8001508:	e005      	b.n	8001516 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800150a:	2302      	movs	r3, #2
 800150c:	607b      	str	r3, [r7, #4]
        break;
 800150e:	e002      	b.n	8001516 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001510:	2300      	movs	r3, #0
 8001512:	607b      	str	r3, [r7, #4]
        break;
 8001514:	bf00      	nop
    }
  }
  return systick_source;
 8001516:	687b      	ldr	r3, [r7, #4]
}
 8001518:	4618      	mov	r0, r3
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	e000e010 	.word	0xe000e010
 8001528:	44020c00 	.word	0x44020c00

0800152c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e147      	b.n	80017ce <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001544:	b2db      	uxtb	r3, r3
 8001546:	2b00      	cmp	r3, #0
 8001548:	d106      	bne.n	8001558 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fad8 	bl	8000b08 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	699a      	ldr	r2, [r3, #24]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f022 0210 	bic.w	r2, r2, #16
 8001566:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001568:	f7ff fe20 	bl	80011ac <HAL_GetTick>
 800156c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800156e:	e012      	b.n	8001596 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001570:	f7ff fe1c 	bl	80011ac <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b0a      	cmp	r3, #10
 800157c:	d90b      	bls.n	8001596 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001582:	f043 0201 	orr.w	r2, r3, #1
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2203      	movs	r2, #3
 800158e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e11b      	b.n	80017ce <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	f003 0308 	and.w	r3, r3, #8
 80015a0:	2b08      	cmp	r3, #8
 80015a2:	d0e5      	beq.n	8001570 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	699a      	ldr	r2, [r3, #24]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f042 0201 	orr.w	r2, r2, #1
 80015b2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015b4:	f7ff fdfa 	bl	80011ac <HAL_GetTick>
 80015b8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80015ba:	e012      	b.n	80015e2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80015bc:	f7ff fdf6 	bl	80011ac <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	2b0a      	cmp	r3, #10
 80015c8:	d90b      	bls.n	80015e2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ce:	f043 0201 	orr.w	r2, r3, #1
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2203      	movs	r2, #3
 80015da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e0f5      	b.n	80017ce <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d0e5      	beq.n	80015bc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	699a      	ldr	r2, [r3, #24]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f042 0202 	orr.w	r2, r2, #2
 80015fe:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a74      	ldr	r2, [pc, #464]	@ (80017d8 <HAL_FDCAN_Init+0x2ac>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d103      	bne.n	8001612 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800160a:	4a74      	ldr	r2, [pc, #464]	@ (80017dc <HAL_FDCAN_Init+0x2b0>)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	7c1b      	ldrb	r3, [r3, #16]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d108      	bne.n	800162c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	699a      	ldr	r2, [r3, #24]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001628:	619a      	str	r2, [r3, #24]
 800162a:	e007      	b.n	800163c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	699a      	ldr	r2, [r3, #24]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800163a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	7c5b      	ldrb	r3, [r3, #17]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d108      	bne.n	8001656 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	699a      	ldr	r2, [r3, #24]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001652:	619a      	str	r2, [r3, #24]
 8001654:	e007      	b.n	8001666 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	699a      	ldr	r2, [r3, #24]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001664:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	7c9b      	ldrb	r3, [r3, #18]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d108      	bne.n	8001680 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	699a      	ldr	r2, [r3, #24]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800167c:	619a      	str	r2, [r3, #24]
 800167e:	e007      	b.n	8001690 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	699a      	ldr	r2, [r3, #24]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800168e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	689a      	ldr	r2, [r3, #8]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	430a      	orrs	r2, r1
 80016a4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	699a      	ldr	r2, [r3, #24]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80016b4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	691a      	ldr	r2, [r3, #16]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f022 0210 	bic.w	r2, r2, #16
 80016c4:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	68db      	ldr	r3, [r3, #12]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d108      	bne.n	80016e0 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	699a      	ldr	r2, [r3, #24]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f042 0204 	orr.w	r2, r2, #4
 80016dc:	619a      	str	r2, [r3, #24]
 80016de:	e02c      	b.n	800173a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d028      	beq.n	800173a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d01c      	beq.n	800172a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	699a      	ldr	r2, [r3, #24]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80016fe:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	691a      	ldr	r2, [r3, #16]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f042 0210 	orr.w	r2, r2, #16
 800170e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	2b03      	cmp	r3, #3
 8001716:	d110      	bne.n	800173a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	699a      	ldr	r2, [r3, #24]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f042 0220 	orr.w	r2, r2, #32
 8001726:	619a      	str	r2, [r3, #24]
 8001728:	e007      	b.n	800173a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	699a      	ldr	r2, [r3, #24]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f042 0220 	orr.w	r2, r2, #32
 8001738:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	3b01      	subs	r3, #1
 8001740:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	3b01      	subs	r3, #1
 8001748:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800174a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001752:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	695b      	ldr	r3, [r3, #20]
 800175a:	3b01      	subs	r3, #1
 800175c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001762:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001764:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800176e:	d115      	bne.n	800179c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001774:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800177a:	3b01      	subs	r3, #1
 800177c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800177e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001784:	3b01      	subs	r3, #1
 8001786:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001788:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001790:	3b01      	subs	r3, #1
 8001792:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001798:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800179a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	430a      	orrs	r2, r1
 80017ae:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f000 fb04 	bl	8001dc0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2200      	movs	r2, #0
 80017bc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	4000a400 	.word	0x4000a400
 80017dc:	4000a500 	.word	0x4000a500

080017e0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d110      	bne.n	8001816 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2202      	movs	r2, #2
 80017f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	699a      	ldr	r2, [r3, #24]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f022 0201 	bic.w	r2, r2, #1
 800180a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	e006      	b.n	8001824 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800181a:	f043 0204 	orr.w	r2, r3, #4
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
  }
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d12c      	bne.n	80018a2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001850:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d007      	beq.n	8001868 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800185c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e023      	b.n	80018b0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001870:	0c1b      	lsrs	r3, r3, #16
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	68b9      	ldr	r1, [r7, #8]
 800187e:	68f8      	ldr	r0, [r7, #12]
 8001880:	f000 fb00 	bl	8001e84 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2101      	movs	r1, #1
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	fa01 f202 	lsl.w	r2, r1, r2
 8001890:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001894:	2201      	movs	r2, #1
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	409a      	lsls	r2, r3
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800189e:	2300      	movs	r3, #0
 80018a0:	e006      	b.n	80018b0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a6:	f043 0208 	orr.w	r2, r3, #8
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
  }
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3718      	adds	r7, #24
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b08b      	sub	sp, #44	@ 0x2c
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
 80018c4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80018d0:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80018d2:	7efb      	ldrb	r3, [r7, #27]
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	f040 80e8 	bne.w	8001aaa <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	2b40      	cmp	r3, #64	@ 0x40
 80018de:	d137      	bne.n	8001950 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018e8:	f003 030f 	and.w	r3, r3, #15
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d107      	bne.n	8001900 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e0db      	b.n	8001ab8 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001908:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800190c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001910:	d10a      	bne.n	8001928 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800191a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800191e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001922:	d101      	bne.n	8001928 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001924:	2301      	movs	r3, #1
 8001926:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001930:	0a1b      	lsrs	r3, r3, #8
 8001932:	f003 0303 	and.w	r3, r3, #3
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	4413      	add	r3, r2
 800193a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001940:	69fa      	ldr	r2, [r7, #28]
 8001942:	4613      	mov	r3, r2
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	4413      	add	r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	440b      	add	r3, r1
 800194c:	627b      	str	r3, [r7, #36]	@ 0x24
 800194e:	e036      	b.n	80019be <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001958:	f003 030f 	and.w	r3, r3, #15
 800195c:	2b00      	cmp	r3, #0
 800195e:	d107      	bne.n	8001970 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001964:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e0a3      	b.n	8001ab8 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001978:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800197c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001980:	d10a      	bne.n	8001998 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800198a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800198e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001992:	d101      	bne.n	8001998 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001994:	2301      	movs	r3, #1
 8001996:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019a0:	0a1b      	lsrs	r3, r3, #8
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	69fa      	ldr	r2, [r7, #28]
 80019a8:	4413      	add	r3, r2
 80019aa:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80019b0:	69fa      	ldr	r2, [r7, #28]
 80019b2:	4613      	mov	r3, r2
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	4413      	add	r3, r2
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	440b      	add	r3, r1
 80019bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80019be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d107      	bne.n	80019e2 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80019d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	0c9b      	lsrs	r3, r3, #18
 80019d8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	e005      	b.n	80019ee <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80019e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80019ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80019fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a08:	3304      	adds	r3, #4
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	0c1b      	lsrs	r3, r3, #16
 8001a1c:	f003 020f 	and.w	r2, r3, #15
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	0e1b      	lsrs	r3, r3, #24
 8001a42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	0fda      	lsrs	r2, r3, #31
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a56:	3304      	adds	r3, #4
 8001a58:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001a5e:	2300      	movs	r3, #0
 8001a60:	623b      	str	r3, [r7, #32]
 8001a62:	e00a      	b.n	8001a7a <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001a64:	697a      	ldr	r2, [r7, #20]
 8001a66:	6a3b      	ldr	r3, [r7, #32]
 8001a68:	441a      	add	r2, r3
 8001a6a:	6839      	ldr	r1, [r7, #0]
 8001a6c:	6a3b      	ldr	r3, [r7, #32]
 8001a6e:	440b      	add	r3, r1
 8001a70:	7812      	ldrb	r2, [r2, #0]
 8001a72:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001a74:	6a3b      	ldr	r3, [r7, #32]
 8001a76:	3301      	adds	r3, #1
 8001a78:	623b      	str	r3, [r7, #32]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	4a11      	ldr	r2, [pc, #68]	@ (8001ac4 <HAL_FDCAN_GetRxMessage+0x20c>)
 8001a80:	5cd3      	ldrb	r3, [r2, r3]
 8001a82:	461a      	mov	r2, r3
 8001a84:	6a3b      	ldr	r3, [r7, #32]
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d3ec      	bcc.n	8001a64 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	2b40      	cmp	r3, #64	@ 0x40
 8001a8e:	d105      	bne.n	8001a9c <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	69fa      	ldr	r2, [r7, #28]
 8001a96:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001a9a:	e004      	b.n	8001aa6 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	69fa      	ldr	r2, [r7, #28]
 8001aa2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	e006      	b.n	8001ab8 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aae:	f043 0208 	orr.w	r2, r3, #8
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
  }
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	372c      	adds	r7, #44	@ 0x2c
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	08009e48 	.word	0x08009e48

08001ac8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08c      	sub	sp, #48	@ 0x30
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ad6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ae2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001afa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001afc:	4013      	ands	r3, r2
 8001afe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b0a:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b14:	4013      	ands	r3, r2
 8001b16:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b1e:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001b22:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b2a:	6a3a      	ldr	r2, [r7, #32]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b36:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001b3a:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b42:	69fa      	ldr	r2, [r7, #28]
 8001b44:	4013      	ands	r3, r2
 8001b46:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b4e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b56:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	099b      	lsrs	r3, r3, #6
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d00c      	beq.n	8001b7e <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	099b      	lsrs	r3, r3, #6
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2240      	movs	r2, #64	@ 0x40
 8001b76:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 f901 	bl	8001d80 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	0a1b      	lsrs	r3, r3, #8
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d01a      	beq.n	8001bc0 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	0a1b      	lsrs	r3, r3, #8
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d014      	beq.n	8001bc0 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b9e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	4013      	ands	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bb6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001bb8:	6939      	ldr	r1, [r7, #16]
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 f8c1 	bl	8001d42 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d007      	beq.n	8001bd6 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bcc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001bce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f7fe ff35 	bl	8000a40 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d007      	beq.n	8001bec <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001be2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001be4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7fe ff38 	bl	8000a5c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d007      	beq.n	8001c02 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bf8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001bfa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f7fe ff67 	bl	8000ad0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	0a5b      	lsrs	r3, r3, #9
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d00d      	beq.n	8001c2a <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	0a5b      	lsrs	r3, r3, #9
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d007      	beq.n	8001c2a <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c22:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 f882 	bl	8001d2e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	09db      	lsrs	r3, r3, #7
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d019      	beq.n	8001c6a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	09db      	lsrs	r3, r3, #7
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d013      	beq.n	8001c6a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001c4a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	4013      	ands	r3, r2
 8001c58:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2280      	movs	r2, #128	@ 0x80
 8001c60:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001c62:	68f9      	ldr	r1, [r7, #12]
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7fe fedd 	bl	8000a24 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	0b5b      	lsrs	r3, r3, #13
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00d      	beq.n	8001c92 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	0b5b      	lsrs	r3, r3, #13
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d007      	beq.n	8001c92 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c8a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f000 f863 	bl	8001d58 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	0bdb      	lsrs	r3, r3, #15
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00d      	beq.n	8001cba <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	0bdb      	lsrs	r3, r3, #15
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d007      	beq.n	8001cba <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001cb2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f859 	bl	8001d6c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	0b9b      	lsrs	r3, r3, #14
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d010      	beq.n	8001ce8 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	0b9b      	lsrs	r3, r3, #14
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d00a      	beq.n	8001ce8 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cda:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ce0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d007      	beq.n	8001cfe <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	69fa      	ldr	r2, [r7, #28]
 8001cf4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001cf6:	69f9      	ldr	r1, [r7, #28]
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f855 	bl	8001da8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001cfe:	6a3b      	ldr	r3, [r7, #32]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d009      	beq.n	8001d18 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6a3a      	ldr	r2, [r7, #32]
 8001d0a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d10:	6a3b      	ldr	r3, [r7, #32]
 8001d12:	431a      	orrs	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d002      	beq.n	8001d26 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f000 f837 	bl	8001d94 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001d26:	bf00      	nop
 8001d28:	3730      	adds	r7, #48	@ 0x30
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
 8001d4a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001dc8:	4b2c      	ldr	r3, [pc, #176]	@ (8001e7c <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8001dca:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a2b      	ldr	r2, [pc, #172]	@ (8001e80 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d103      	bne.n	8001dde <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001ddc:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	68ba      	ldr	r2, [r7, #8]
 8001de2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dec:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001df4:	041a      	lsls	r2, r3, #16
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e12:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e1a:	061a      	lsls	r2, r3, #24
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	430a      	orrs	r2, r1
 8001e22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	e005      	b.n	8001e60 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	3304      	adds	r3, #4
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d3f3      	bcc.n	8001e54 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8001e6c:	bf00      	nop
 8001e6e:	bf00      	nop
 8001e70:	3714      	adds	r7, #20
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	4000ac00 	.word	0x4000ac00
 8001e80:	4000a800 	.word	0x4000a800

08001e84 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b089      	sub	sp, #36	@ 0x24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
 8001e90:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d10a      	bne.n	8001eb0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8001ea2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61fb      	str	r3, [r7, #28]
 8001eae:	e00a      	b.n	8001ec6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001eb8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001ebe:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001ec0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001ec4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	6a1b      	ldr	r3, [r3, #32]
 8001eca:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001ed0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001ed6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001edc:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	4413      	add	r3, r2
 8001ef4:	00db      	lsls	r3, r3, #3
 8001ef6:	440b      	add	r3, r1
 8001ef8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	69fa      	ldr	r2, [r7, #28]
 8001efe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	3304      	adds	r3, #4
 8001f04:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	3304      	adds	r3, #4
 8001f10:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001f12:	2300      	movs	r3, #0
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	e020      	b.n	8001f5a <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	3303      	adds	r3, #3
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	4413      	add	r3, r2
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	3302      	adds	r3, #2
 8001f28:	6879      	ldr	r1, [r7, #4]
 8001f2a:	440b      	add	r3, r1
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001f30:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	3301      	adds	r3, #1
 8001f36:	6879      	ldr	r1, [r7, #4]
 8001f38:	440b      	add	r3, r1
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001f3e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	440a      	add	r2, r1
 8001f46:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001f48:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	3304      	adds	r3, #4
 8001f52:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	3304      	adds	r3, #4
 8001f58:	617b      	str	r3, [r7, #20]
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	4a06      	ldr	r2, [pc, #24]	@ (8001f78 <FDCAN_CopyMessageToRAM+0xf4>)
 8001f60:	5cd3      	ldrb	r3, [r2, r3]
 8001f62:	461a      	mov	r2, r3
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d3d6      	bcc.n	8001f18 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8001f6a:	bf00      	nop
 8001f6c:	bf00      	nop
 8001f6e:	3724      	adds	r7, #36	@ 0x24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	08009e48 	.word	0x08009e48

08001f7c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001f86:	2300      	movs	r3, #0
 8001f88:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001f8a:	e142      	b.n	8002212 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	2101      	movs	r1, #1
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	fa01 f303 	lsl.w	r3, r1, r3
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 8134 	beq.w	800220c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d003      	beq.n	8001fb4 <HAL_GPIO_Init+0x38>
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	2b12      	cmp	r3, #18
 8001fb2:	d125      	bne.n	8002000 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	08da      	lsrs	r2, r3, #3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3208      	adds	r2, #8
 8001fbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fc0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	f003 0307 	and.w	r3, r3, #7
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	220f      	movs	r2, #15
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	f003 020f 	and.w	r2, r3, #15
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	f003 0307 	and.w	r3, r3, #7
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	697a      	ldr	r2, [r7, #20]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	08da      	lsrs	r2, r3, #3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	3208      	adds	r2, #8
 8001ffa:	6979      	ldr	r1, [r7, #20]
 8001ffc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	2203      	movs	r2, #3
 800200c:	fa02 f303 	lsl.w	r3, r2, r3
 8002010:	43db      	mvns	r3, r3
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	4013      	ands	r3, r2
 8002016:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f003 0203 	and.w	r2, r3, #3
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	4313      	orrs	r3, r2
 800202c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	697a      	ldr	r2, [r7, #20]
 8002032:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d00b      	beq.n	8002054 <HAL_GPIO_Init+0xd8>
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2b02      	cmp	r3, #2
 8002042:	d007      	beq.n	8002054 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002048:	2b11      	cmp	r3, #17
 800204a:	d003      	beq.n	8002054 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	2b12      	cmp	r3, #18
 8002052:	d130      	bne.n	80020b6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	2203      	movs	r2, #3
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	43db      	mvns	r3, r3
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	4013      	ands	r3, r2
 800206a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	68da      	ldr	r2, [r3, #12]
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	697a      	ldr	r2, [r7, #20]
 800207a:	4313      	orrs	r3, r2
 800207c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800208a:	2201      	movs	r2, #1
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	43db      	mvns	r3, r3
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	4013      	ands	r3, r2
 8002098:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	091b      	lsrs	r3, r3, #4
 80020a0:	f003 0201 	and.w	r2, r3, #1
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	697a      	ldr	r2, [r7, #20]
 80020b4:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d109      	bne.n	80020d6 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80020ca:	2b03      	cmp	r3, #3
 80020cc:	d11b      	bne.n	8002106 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d017      	beq.n	8002106 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	2203      	movs	r2, #3
 80020e2:	fa02 f303 	lsl.w	r3, r2, r3
 80020e6:	43db      	mvns	r3, r3
 80020e8:	697a      	ldr	r2, [r7, #20]
 80020ea:	4013      	ands	r3, r2
 80020ec:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	697a      	ldr	r2, [r7, #20]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	697a      	ldr	r2, [r7, #20]
 8002104:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d07c      	beq.n	800220c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002112:	4a47      	ldr	r2, [pc, #284]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	089b      	lsrs	r3, r3, #2
 8002118:	3318      	adds	r3, #24
 800211a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800211e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	f003 0303 	and.w	r3, r3, #3
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	220f      	movs	r2, #15
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	43db      	mvns	r3, r3
 8002130:	697a      	ldr	r2, [r7, #20]
 8002132:	4013      	ands	r3, r2
 8002134:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	0a9a      	lsrs	r2, r3, #10
 800213a:	4b3e      	ldr	r3, [pc, #248]	@ (8002234 <HAL_GPIO_Init+0x2b8>)
 800213c:	4013      	ands	r3, r2
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	f002 0203 	and.w	r2, r2, #3
 8002144:	00d2      	lsls	r2, r2, #3
 8002146:	4093      	lsls	r3, r2
 8002148:	697a      	ldr	r2, [r7, #20]
 800214a:	4313      	orrs	r3, r2
 800214c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800214e:	4938      	ldr	r1, [pc, #224]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	089b      	lsrs	r3, r3, #2
 8002154:	3318      	adds	r3, #24
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800215c:	4b34      	ldr	r3, [pc, #208]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	43db      	mvns	r3, r3
 8002166:	697a      	ldr	r2, [r7, #20]
 8002168:	4013      	ands	r3, r2
 800216a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d003      	beq.n	8002180 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8002178:	697a      	ldr	r2, [r7, #20]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	4313      	orrs	r3, r2
 800217e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002180:	4a2b      	ldr	r2, [pc, #172]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002186:	4b2a      	ldr	r3, [pc, #168]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	43db      	mvns	r3, r3
 8002190:	697a      	ldr	r2, [r7, #20]
 8002192:	4013      	ands	r3, r2
 8002194:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80021a2:	697a      	ldr	r2, [r7, #20]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80021aa:	4a21      	ldr	r2, [pc, #132]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80021b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 80021b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021b6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	4013      	ands	r3, r2
 80021c0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80021d6:	4a16      	ldr	r2, [pc, #88]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80021de:	4b14      	ldr	r3, [pc, #80]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 80021e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021e4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	43db      	mvns	r3, r3
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	4013      	ands	r3, r2
 80021ee:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d003      	beq.n	8002204 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	4313      	orrs	r3, r2
 8002202:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002204:	4a0a      	ldr	r2, [pc, #40]	@ (8002230 <HAL_GPIO_Init+0x2b4>)
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	3301      	adds	r3, #1
 8002210:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	fa22 f303 	lsr.w	r3, r2, r3
 800221c:	2b00      	cmp	r3, #0
 800221e:	f47f aeb5 	bne.w	8001f8c <HAL_GPIO_Init+0x10>
  }
}
 8002222:	bf00      	nop
 8002224:	bf00      	nop
 8002226:	371c      	adds	r7, #28
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr
 8002230:	44022000 	.word	0x44022000
 8002234:	002f7f7f 	.word	0x002f7f7f

08002238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	460b      	mov	r3, r1
 8002242:	807b      	strh	r3, [r7, #2]
 8002244:	4613      	mov	r3, r2
 8002246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002248:	787b      	ldrb	r3, [r7, #1]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800224e:	887a      	ldrh	r2, [r7, #2]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002254:	e002      	b.n	800225c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002256:	887a      	ldrh	r2, [r7, #2]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002270:	2300      	movs	r3, #0
 8002272:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8002274:	4b0b      	ldr	r3, [pc, #44]	@ (80022a4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0301 	and.w	r3, r3, #1
 800227c:	2b00      	cmp	r3, #0
 800227e:	d002      	beq.n	8002286 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	e007      	b.n	8002296 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8002286:	4b07      	ldr	r3, [pc, #28]	@ (80022a4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f023 0204 	bic.w	r2, r3, #4
 800228e:	4905      	ldr	r1, [pc, #20]	@ (80022a4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4313      	orrs	r3, r2
 8002294:	600b      	str	r3, [r1, #0]
  }

  return status;
 8002296:	7bfb      	ldrb	r3, [r7, #15]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	40030400 	.word	0x40030400

080022a8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80022ac:	4b05      	ldr	r3, [pc, #20]	@ (80022c4 <HAL_ICACHE_Enable+0x1c>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a04      	ldr	r2, [pc, #16]	@ (80022c4 <HAL_ICACHE_Enable+0x1c>)
 80022b2:	f043 0301 	orr.w	r3, r3, #1
 80022b6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	40030400 	.word	0x40030400

080022c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b088      	sub	sp, #32
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	f000 bc28 	b.w	8002b2c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022dc:	4b94      	ldr	r3, [pc, #592]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80022de:	69db      	ldr	r3, [r3, #28]
 80022e0:	f003 0318 	and.w	r3, r3, #24
 80022e4:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80022e6:	4b92      	ldr	r3, [pc, #584]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80022e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0310 	and.w	r3, r3, #16
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d05b      	beq.n	80023b4 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	2b08      	cmp	r3, #8
 8002300:	d005      	beq.n	800230e <HAL_RCC_OscConfig+0x46>
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	2b18      	cmp	r3, #24
 8002306:	d114      	bne.n	8002332 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d111      	bne.n	8002332 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d102      	bne.n	800231c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	f000 bc08 	b.w	8002b2c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800231c:	4b84      	ldr	r3, [pc, #528]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	041b      	lsls	r3, r3, #16
 800232a:	4981      	ldr	r1, [pc, #516]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800232c:	4313      	orrs	r3, r2
 800232e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002330:	e040      	b.n	80023b4 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d023      	beq.n	8002382 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800233a:	4b7d      	ldr	r3, [pc, #500]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a7c      	ldr	r2, [pc, #496]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002344:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002346:	f7fe ff31 	bl	80011ac <HAL_GetTick>
 800234a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800234e:	f7fe ff2d 	bl	80011ac <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e3e5      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002360:	4b73      	ldr	r3, [pc, #460]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002368:	2b00      	cmp	r3, #0
 800236a:	d0f0      	beq.n	800234e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800236c:	4b70      	ldr	r3, [pc, #448]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	041b      	lsls	r3, r3, #16
 800237a:	496d      	ldr	r1, [pc, #436]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800237c:	4313      	orrs	r3, r2
 800237e:	618b      	str	r3, [r1, #24]
 8002380:	e018      	b.n	80023b4 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002382:	4b6b      	ldr	r3, [pc, #428]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a6a      	ldr	r2, [pc, #424]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800238c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238e:	f7fe ff0d 	bl	80011ac <HAL_GetTick>
 8002392:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002394:	e008      	b.n	80023a8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002396:	f7fe ff09 	bl	80011ac <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d901      	bls.n	80023a8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e3c1      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80023a8:	4b61      	ldr	r3, [pc, #388]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d1f0      	bne.n	8002396 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f000 80a0 	beq.w	8002502 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	2b10      	cmp	r3, #16
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_OscConfig+0x10c>
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	2b18      	cmp	r3, #24
 80023cc:	d109      	bne.n	80023e2 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	2b03      	cmp	r3, #3
 80023d2:	d106      	bne.n	80023e2 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f040 8092 	bne.w	8002502 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e3a4      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ea:	d106      	bne.n	80023fa <HAL_RCC_OscConfig+0x132>
 80023ec:	4b50      	ldr	r3, [pc, #320]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a4f      	ldr	r2, [pc, #316]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80023f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023f6:	6013      	str	r3, [r2, #0]
 80023f8:	e058      	b.n	80024ac <HAL_RCC_OscConfig+0x1e4>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d112      	bne.n	8002428 <HAL_RCC_OscConfig+0x160>
 8002402:	4b4b      	ldr	r3, [pc, #300]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a4a      	ldr	r2, [pc, #296]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	4b48      	ldr	r3, [pc, #288]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a47      	ldr	r2, [pc, #284]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002414:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	4b45      	ldr	r3, [pc, #276]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a44      	ldr	r2, [pc, #272]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002420:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002424:	6013      	str	r3, [r2, #0]
 8002426:	e041      	b.n	80024ac <HAL_RCC_OscConfig+0x1e4>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002430:	d112      	bne.n	8002458 <HAL_RCC_OscConfig+0x190>
 8002432:	4b3f      	ldr	r3, [pc, #252]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a3e      	ldr	r2, [pc, #248]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002438:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	4b3c      	ldr	r3, [pc, #240]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a3b      	ldr	r2, [pc, #236]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002444:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	4b39      	ldr	r3, [pc, #228]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a38      	ldr	r2, [pc, #224]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	e029      	b.n	80024ac <HAL_RCC_OscConfig+0x1e4>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002460:	d112      	bne.n	8002488 <HAL_RCC_OscConfig+0x1c0>
 8002462:	4b33      	ldr	r3, [pc, #204]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a32      	ldr	r2, [pc, #200]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002468:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	4b30      	ldr	r3, [pc, #192]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a2f      	ldr	r2, [pc, #188]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002474:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002478:	6013      	str	r3, [r2, #0]
 800247a:	4b2d      	ldr	r3, [pc, #180]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a2c      	ldr	r2, [pc, #176]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	e011      	b.n	80024ac <HAL_RCC_OscConfig+0x1e4>
 8002488:	4b29      	ldr	r3, [pc, #164]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a28      	ldr	r2, [pc, #160]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800248e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	4b26      	ldr	r3, [pc, #152]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a25      	ldr	r2, [pc, #148]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800249a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	4b23      	ldr	r3, [pc, #140]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a22      	ldr	r2, [pc, #136]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80024a6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80024aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d013      	beq.n	80024dc <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b4:	f7fe fe7a 	bl	80011ac <HAL_GetTick>
 80024b8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80024bc:	f7fe fe76 	bl	80011ac <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b64      	cmp	r3, #100	@ 0x64
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e32e      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ce:	4b18      	ldr	r3, [pc, #96]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0f0      	beq.n	80024bc <HAL_RCC_OscConfig+0x1f4>
 80024da:	e012      	b.n	8002502 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024dc:	f7fe fe66 	bl	80011ac <HAL_GetTick>
 80024e0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80024e4:	f7fe fe62 	bl	80011ac <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b64      	cmp	r3, #100	@ 0x64
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e31a      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f0      	bne.n	80024e4 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 809a 	beq.w	8002644 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d005      	beq.n	8002522 <HAL_RCC_OscConfig+0x25a>
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	2b18      	cmp	r3, #24
 800251a:	d149      	bne.n	80025b0 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d146      	bne.n	80025b0 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d104      	bne.n	8002534 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e2fe      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
 800252e:	bf00      	nop
 8002530:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d11c      	bne.n	8002574 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800253a:	4b9a      	ldr	r3, [pc, #616]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0218 	and.w	r2, r3, #24
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	429a      	cmp	r2, r3
 8002548:	d014      	beq.n	8002574 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800254a:	4b96      	ldr	r3, [pc, #600]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f023 0218 	bic.w	r2, r3, #24
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	4993      	ldr	r1, [pc, #588]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002558:	4313      	orrs	r3, r2
 800255a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 800255c:	f000 fdd0 	bl	8003100 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002560:	4b91      	ldr	r3, [pc, #580]	@ (80027a8 <HAL_RCC_OscConfig+0x4e0>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7fe fd97 	bl	8001098 <HAL_InitTick>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e2db      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002574:	f7fe fe1a 	bl	80011ac <HAL_GetTick>
 8002578:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800257c:	f7fe fe16 	bl	80011ac <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e2ce      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800258e:	4b85      	ldr	r3, [pc, #532]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800259a:	4b82      	ldr	r3, [pc, #520]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	041b      	lsls	r3, r3, #16
 80025a8:	497e      	ldr	r1, [pc, #504]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80025ae:	e049      	b.n	8002644 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d02c      	beq.n	8002612 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80025b8:	4b7a      	ldr	r3, [pc, #488]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f023 0218 	bic.w	r2, r3, #24
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	4977      	ldr	r1, [pc, #476]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80025ca:	4b76      	ldr	r3, [pc, #472]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a75      	ldr	r2, [pc, #468]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025d0:	f043 0301 	orr.w	r3, r3, #1
 80025d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d6:	f7fe fde9 	bl	80011ac <HAL_GetTick>
 80025da:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80025de:	f7fe fde5 	bl	80011ac <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e29d      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025f0:	4b6c      	ldr	r3, [pc, #432]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0302 	and.w	r3, r3, #2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80025fc:	4b69      	ldr	r3, [pc, #420]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025fe:	691b      	ldr	r3, [r3, #16]
 8002600:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	041b      	lsls	r3, r3, #16
 800260a:	4966      	ldr	r1, [pc, #408]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800260c:	4313      	orrs	r3, r2
 800260e:	610b      	str	r3, [r1, #16]
 8002610:	e018      	b.n	8002644 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002612:	4b64      	ldr	r3, [pc, #400]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a63      	ldr	r2, [pc, #396]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261e:	f7fe fdc5 	bl	80011ac <HAL_GetTick>
 8002622:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002626:	f7fe fdc1 	bl	80011ac <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e279      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002638:	4b5a      	ldr	r3, [pc, #360]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f0      	bne.n	8002626 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0308 	and.w	r3, r3, #8
 800264c:	2b00      	cmp	r3, #0
 800264e:	d03c      	beq.n	80026ca <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d01c      	beq.n	8002692 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002658:	4b52      	ldr	r3, [pc, #328]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800265a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800265e:	4a51      	ldr	r2, [pc, #324]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002660:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002664:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002668:	f7fe fda0 	bl	80011ac <HAL_GetTick>
 800266c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002670:	f7fe fd9c 	bl	80011ac <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e254      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002682:	4b48      	ldr	r3, [pc, #288]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002684:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002688:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d0ef      	beq.n	8002670 <HAL_RCC_OscConfig+0x3a8>
 8002690:	e01b      	b.n	80026ca <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002692:	4b44      	ldr	r3, [pc, #272]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002694:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002698:	4a42      	ldr	r2, [pc, #264]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800269a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800269e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a2:	f7fe fd83 	bl	80011ac <HAL_GetTick>
 80026a6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80026a8:	e008      	b.n	80026bc <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80026aa:	f7fe fd7f 	bl	80011ac <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e237      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80026bc:	4b39      	ldr	r3, [pc, #228]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80026be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1ef      	bne.n	80026aa <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	f000 80d2 	beq.w	800287c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80026d8:	4b34      	ldr	r3, [pc, #208]	@ (80027ac <HAL_RCC_OscConfig+0x4e4>)
 80026da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d118      	bne.n	8002716 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80026e4:	4b31      	ldr	r3, [pc, #196]	@ (80027ac <HAL_RCC_OscConfig+0x4e4>)
 80026e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e8:	4a30      	ldr	r2, [pc, #192]	@ (80027ac <HAL_RCC_OscConfig+0x4e4>)
 80026ea:	f043 0301 	orr.w	r3, r3, #1
 80026ee:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026f0:	f7fe fd5c 	bl	80011ac <HAL_GetTick>
 80026f4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f8:	f7fe fd58 	bl	80011ac <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e210      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800270a:	4b28      	ldr	r3, [pc, #160]	@ (80027ac <HAL_RCC_OscConfig+0x4e4>)
 800270c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0f0      	beq.n	80026f8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d108      	bne.n	8002730 <HAL_RCC_OscConfig+0x468>
 800271e:	4b21      	ldr	r3, [pc, #132]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002720:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002724:	4a1f      	ldr	r2, [pc, #124]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800272e:	e074      	b.n	800281a <HAL_RCC_OscConfig+0x552>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d118      	bne.n	800276a <HAL_RCC_OscConfig+0x4a2>
 8002738:	4b1a      	ldr	r3, [pc, #104]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800273a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800273e:	4a19      	ldr	r2, [pc, #100]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002740:	f023 0301 	bic.w	r3, r3, #1
 8002744:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002748:	4b16      	ldr	r3, [pc, #88]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800274a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800274e:	4a15      	ldr	r2, [pc, #84]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002750:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002754:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002758:	4b12      	ldr	r3, [pc, #72]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800275a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800275e:	4a11      	ldr	r2, [pc, #68]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002760:	f023 0304 	bic.w	r3, r3, #4
 8002764:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002768:	e057      	b.n	800281a <HAL_RCC_OscConfig+0x552>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b05      	cmp	r3, #5
 8002770:	d11e      	bne.n	80027b0 <HAL_RCC_OscConfig+0x4e8>
 8002772:	4b0c      	ldr	r3, [pc, #48]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002774:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002778:	4a0a      	ldr	r2, [pc, #40]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800277a:	f043 0304 	orr.w	r3, r3, #4
 800277e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002782:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002784:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002788:	4a06      	ldr	r2, [pc, #24]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800278a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800278e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002792:	4b04      	ldr	r3, [pc, #16]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002794:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002798:	4a02      	ldr	r2, [pc, #8]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027a2:	e03a      	b.n	800281a <HAL_RCC_OscConfig+0x552>
 80027a4:	44020c00 	.word	0x44020c00
 80027a8:	2000000c 	.word	0x2000000c
 80027ac:	44020800 	.word	0x44020800
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2b85      	cmp	r3, #133	@ 0x85
 80027b6:	d118      	bne.n	80027ea <HAL_RCC_OscConfig+0x522>
 80027b8:	4ba2      	ldr	r3, [pc, #648]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027be:	4aa1      	ldr	r2, [pc, #644]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027c0:	f043 0304 	orr.w	r3, r3, #4
 80027c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027c8:	4b9e      	ldr	r3, [pc, #632]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027ce:	4a9d      	ldr	r2, [pc, #628]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027d8:	4b9a      	ldr	r3, [pc, #616]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027de:	4a99      	ldr	r2, [pc, #612]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027e8:	e017      	b.n	800281a <HAL_RCC_OscConfig+0x552>
 80027ea:	4b96      	ldr	r3, [pc, #600]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027f0:	4a94      	ldr	r2, [pc, #592]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027f2:	f023 0301 	bic.w	r3, r3, #1
 80027f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027fa:	4b92      	ldr	r3, [pc, #584]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002800:	4a90      	ldr	r2, [pc, #576]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002802:	f023 0304 	bic.w	r3, r3, #4
 8002806:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800280a:	4b8e      	ldr	r3, [pc, #568]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800280c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002810:	4a8c      	ldr	r2, [pc, #560]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002812:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002816:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d016      	beq.n	8002850 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002822:	f7fe fcc3 	bl	80011ac <HAL_GetTick>
 8002826:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002828:	e00a      	b.n	8002840 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800282a:	f7fe fcbf 	bl	80011ac <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002838:	4293      	cmp	r3, r2
 800283a:	d901      	bls.n	8002840 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e175      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002840:	4b80      	ldr	r3, [pc, #512]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002842:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d0ed      	beq.n	800282a <HAL_RCC_OscConfig+0x562>
 800284e:	e015      	b.n	800287c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002850:	f7fe fcac 	bl	80011ac <HAL_GetTick>
 8002854:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002856:	e00a      	b.n	800286e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002858:	f7fe fca8 	bl	80011ac <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002866:	4293      	cmp	r3, r2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e15e      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800286e:	4b75      	ldr	r3, [pc, #468]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002870:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1ed      	bne.n	8002858 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0320 	and.w	r3, r3, #32
 8002884:	2b00      	cmp	r3, #0
 8002886:	d036      	beq.n	80028f6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288c:	2b00      	cmp	r3, #0
 800288e:	d019      	beq.n	80028c4 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002890:	4b6c      	ldr	r3, [pc, #432]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a6b      	ldr	r2, [pc, #428]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002896:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800289a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289c:	f7fe fc86 	bl	80011ac <HAL_GetTick>
 80028a0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80028a4:	f7fe fc82 	bl	80011ac <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e13a      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80028b6:	4b63      	ldr	r3, [pc, #396]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0f0      	beq.n	80028a4 <HAL_RCC_OscConfig+0x5dc>
 80028c2:	e018      	b.n	80028f6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028c4:	4b5f      	ldr	r3, [pc, #380]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a5e      	ldr	r2, [pc, #376]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80028ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80028ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d0:	f7fe fc6c 	bl	80011ac <HAL_GetTick>
 80028d4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80028d8:	f7fe fc68 	bl	80011ac <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e120      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80028ea:	4b56      	ldr	r3, [pc, #344]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f000 8115 	beq.w	8002b2a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	2b18      	cmp	r3, #24
 8002904:	f000 80af 	beq.w	8002a66 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290c:	2b02      	cmp	r3, #2
 800290e:	f040 8086 	bne.w	8002a1e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002912:	4b4c      	ldr	r3, [pc, #304]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a4b      	ldr	r2, [pc, #300]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002918:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800291c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291e:	f7fe fc45 	bl	80011ac <HAL_GetTick>
 8002922:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002926:	f7fe fc41 	bl	80011ac <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e0f9      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002938:	4b42      	ldr	r3, [pc, #264]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d1f0      	bne.n	8002926 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002944:	4b3f      	ldr	r3, [pc, #252]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002948:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800294c:	f023 0303 	bic.w	r3, r3, #3
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002958:	0212      	lsls	r2, r2, #8
 800295a:	430a      	orrs	r2, r1
 800295c:	4939      	ldr	r1, [pc, #228]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800295e:	4313      	orrs	r3, r2
 8002960:	628b      	str	r3, [r1, #40]	@ 0x28
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002966:	3b01      	subs	r3, #1
 8002968:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002970:	3b01      	subs	r3, #1
 8002972:	025b      	lsls	r3, r3, #9
 8002974:	b29b      	uxth	r3, r3
 8002976:	431a      	orrs	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800297c:	3b01      	subs	r3, #1
 800297e:	041b      	lsls	r3, r3, #16
 8002980:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002984:	431a      	orrs	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298a:	3b01      	subs	r3, #1
 800298c:	061b      	lsls	r3, r3, #24
 800298e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002992:	492c      	ldr	r1, [pc, #176]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002994:	4313      	orrs	r3, r2
 8002996:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002998:	4b2a      	ldr	r3, [pc, #168]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800299a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299c:	4a29      	ldr	r2, [pc, #164]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800299e:	f023 0310 	bic.w	r3, r3, #16
 80029a2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a8:	4a26      	ldr	r2, [pc, #152]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80029ae:	4b25      	ldr	r3, [pc, #148]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b2:	4a24      	ldr	r2, [pc, #144]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029b4:	f043 0310 	orr.w	r3, r3, #16
 80029b8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80029ba:	4b22      	ldr	r3, [pc, #136]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029be:	f023 020c 	bic.w	r2, r3, #12
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	491f      	ldr	r1, [pc, #124]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80029cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d0:	f023 0220 	bic.w	r2, r3, #32
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029d8:	491a      	ldr	r1, [pc, #104]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80029de:	4b19      	ldr	r3, [pc, #100]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e2:	4a18      	ldr	r2, [pc, #96]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80029ea:	4b16      	ldr	r3, [pc, #88]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a15      	ldr	r2, [pc, #84]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f6:	f7fe fbd9 	bl	80011ac <HAL_GetTick>
 80029fa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80029fe:	f7fe fbd5 	bl	80011ac <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e08d      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002a10:	4b0c      	ldr	r3, [pc, #48]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f0      	beq.n	80029fe <HAL_RCC_OscConfig+0x736>
 8002a1c:	e085      	b.n	8002b2a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002a1e:	4b09      	ldr	r3, [pc, #36]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a08      	ldr	r2, [pc, #32]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002a24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2a:	f7fe fbbf 	bl	80011ac <HAL_GetTick>
 8002a2e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a30:	e00a      	b.n	8002a48 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002a32:	f7fe fbbb 	bl	80011ac <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d903      	bls.n	8002a48 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e073      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
 8002a44:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a48:	4b3a      	ldr	r3, [pc, #232]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1ee      	bne.n	8002a32 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002a54:	4b37      	ldr	r3, [pc, #220]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a58:	4a36      	ldr	r2, [pc, #216]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a5a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002a5e:	f023 0303 	bic.w	r3, r3, #3
 8002a62:	6293      	str	r3, [r2, #40]	@ 0x28
 8002a64:	e061      	b.n	8002b2a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002a66:	4b33      	ldr	r3, [pc, #204]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a6c:	4b31      	ldr	r3, [pc, #196]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a70:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d031      	beq.n	8002ade <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	f003 0203 	and.w	r2, r3, #3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d12a      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	0a1b      	lsrs	r3, r3, #8
 8002a8c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d122      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aa2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d11a      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	0a5b      	lsrs	r3, r3, #9
 8002aac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ab4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d111      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	0c1b      	lsrs	r3, r3, #16
 8002abe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d108      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	0e1b      	lsrs	r3, r3, #24
 8002ad0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d001      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e024      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002ae2:	4b14      	ldr	r3, [pc, #80]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae6:	08db      	lsrs	r3, r3, #3
 8002ae8:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d01a      	beq.n	8002b2a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002af4:	4b0f      	ldr	r3, [pc, #60]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af8:	4a0e      	ldr	r2, [pc, #56]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002afa:	f023 0310 	bic.w	r3, r3, #16
 8002afe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b00:	f7fe fb54 	bl	80011ac <HAL_GetTick>
 8002b04:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002b06:	bf00      	nop
 8002b08:	f7fe fb50 	bl	80011ac <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d0f9      	beq.n	8002b08 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b18:	4a06      	ldr	r2, [pc, #24]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002b1e:	4b05      	ldr	r3, [pc, #20]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b22:	4a04      	ldr	r2, [pc, #16]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002b24:	f043 0310 	orr.w	r3, r3, #16
 8002b28:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3720      	adds	r7, #32
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	44020c00 	.word	0x44020c00

08002b38 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e19e      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b4c:	4b83      	ldr	r3, [pc, #524]	@ (8002d5c <HAL_RCC_ClockConfig+0x224>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 030f 	and.w	r3, r3, #15
 8002b54:	683a      	ldr	r2, [r7, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d910      	bls.n	8002b7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b5a:	4b80      	ldr	r3, [pc, #512]	@ (8002d5c <HAL_RCC_ClockConfig+0x224>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 020f 	bic.w	r2, r3, #15
 8002b62:	497e      	ldr	r1, [pc, #504]	@ (8002d5c <HAL_RCC_ClockConfig+0x224>)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b6a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d5c <HAL_RCC_ClockConfig+0x224>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 030f 	and.w	r3, r3, #15
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d001      	beq.n	8002b7c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e186      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0310 	and.w	r3, r3, #16
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d012      	beq.n	8002bae <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	695a      	ldr	r2, [r3, #20]
 8002b8c:	4b74      	ldr	r3, [pc, #464]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	0a1b      	lsrs	r3, r3, #8
 8002b92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d909      	bls.n	8002bae <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002b9a:	4b71      	ldr	r3, [pc, #452]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	021b      	lsls	r3, r3, #8
 8002ba8:	496d      	ldr	r1, [pc, #436]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0308 	and.w	r3, r3, #8
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d012      	beq.n	8002be0 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	691a      	ldr	r2, [r3, #16]
 8002bbe:	4b68      	ldr	r3, [pc, #416]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bc0:	6a1b      	ldr	r3, [r3, #32]
 8002bc2:	091b      	lsrs	r3, r3, #4
 8002bc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d909      	bls.n	8002be0 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002bcc:	4b64      	ldr	r3, [pc, #400]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	4961      	ldr	r1, [pc, #388]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d010      	beq.n	8002c0e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68da      	ldr	r2, [r3, #12]
 8002bf0:	4b5b      	ldr	r3, [pc, #364]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d908      	bls.n	8002c0e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002bfc:	4b58      	ldr	r3, [pc, #352]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	4955      	ldr	r1, [pc, #340]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d010      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	4b50      	ldr	r3, [pc, #320]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	f003 030f 	and.w	r3, r3, #15
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d908      	bls.n	8002c3c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002c2a:	4b4d      	ldr	r3, [pc, #308]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	f023 020f 	bic.w	r2, r3, #15
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	494a      	ldr	r1, [pc, #296]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 8093 	beq.w	8002d70 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	2b03      	cmp	r3, #3
 8002c50:	d107      	bne.n	8002c62 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002c52:	4b43      	ldr	r3, [pc, #268]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d121      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e113      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d107      	bne.n	8002c7a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d115      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e107      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d107      	bne.n	8002c92 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002c82:	4b37      	ldr	r3, [pc, #220]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d109      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e0fb      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c92:	4b33      	ldr	r3, [pc, #204]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e0f3      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	f023 0203 	bic.w	r2, r3, #3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	492c      	ldr	r1, [pc, #176]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cb4:	f7fe fa7a 	bl	80011ac <HAL_GetTick>
 8002cb8:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2b03      	cmp	r3, #3
 8002cc0:	d112      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cc2:	e00a      	b.n	8002cda <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc4:	f7fe fa72 	bl	80011ac <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e0d7      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cda:	4b21      	ldr	r3, [pc, #132]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002cdc:	69db      	ldr	r3, [r3, #28]
 8002cde:	f003 0318 	and.w	r3, r3, #24
 8002ce2:	2b18      	cmp	r3, #24
 8002ce4:	d1ee      	bne.n	8002cc4 <HAL_RCC_ClockConfig+0x18c>
 8002ce6:	e043      	b.n	8002d70 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d112      	bne.n	8002d16 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cf0:	e00a      	b.n	8002d08 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf2:	f7fe fa5b 	bl	80011ac <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e0c0      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d08:	4b15      	ldr	r3, [pc, #84]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002d0a:	69db      	ldr	r3, [r3, #28]
 8002d0c:	f003 0318 	and.w	r3, r3, #24
 8002d10:	2b10      	cmp	r3, #16
 8002d12:	d1ee      	bne.n	8002cf2 <HAL_RCC_ClockConfig+0x1ba>
 8002d14:	e02c      	b.n	8002d70 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d122      	bne.n	8002d64 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002d1e:	e00a      	b.n	8002d36 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d20:	f7fe fa44 	bl	80011ac <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e0a9      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002d36:	4b0a      	ldr	r3, [pc, #40]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	f003 0318 	and.w	r3, r3, #24
 8002d3e:	2b08      	cmp	r3, #8
 8002d40:	d1ee      	bne.n	8002d20 <HAL_RCC_ClockConfig+0x1e8>
 8002d42:	e015      	b.n	8002d70 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d44:	f7fe fa32 	bl	80011ac <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d906      	bls.n	8002d64 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e097      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
 8002d5a:	bf00      	nop
 8002d5c:	40022000 	.word	0x40022000
 8002d60:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d64:	4b4b      	ldr	r3, [pc, #300]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	f003 0318 	and.w	r3, r3, #24
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1e9      	bne.n	8002d44 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d010      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	4b44      	ldr	r3, [pc, #272]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d208      	bcs.n	8002d9e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002d8c:	4b41      	ldr	r3, [pc, #260]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	f023 020f 	bic.w	r2, r3, #15
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	493e      	ldr	r1, [pc, #248]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8002e98 <HAL_RCC_ClockConfig+0x360>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 030f 	and.w	r3, r3, #15
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d210      	bcs.n	8002dce <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dac:	4b3a      	ldr	r3, [pc, #232]	@ (8002e98 <HAL_RCC_ClockConfig+0x360>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f023 020f 	bic.w	r2, r3, #15
 8002db4:	4938      	ldr	r1, [pc, #224]	@ (8002e98 <HAL_RCC_ClockConfig+0x360>)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dbc:	4b36      	ldr	r3, [pc, #216]	@ (8002e98 <HAL_RCC_ClockConfig+0x360>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 030f 	and.w	r3, r3, #15
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d001      	beq.n	8002dce <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e05d      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0304 	and.w	r3, r3, #4
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d010      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68da      	ldr	r2, [r3, #12]
 8002dde:	4b2d      	ldr	r3, [pc, #180]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d208      	bcs.n	8002dfc <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002dea:	4b2a      	ldr	r3, [pc, #168]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002dec:	6a1b      	ldr	r3, [r3, #32]
 8002dee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	4927      	ldr	r1, [pc, #156]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0308 	and.w	r3, r3, #8
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d012      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	691a      	ldr	r2, [r3, #16]
 8002e0c:	4b21      	ldr	r3, [pc, #132]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	091b      	lsrs	r3, r3, #4
 8002e12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d209      	bcs.n	8002e2e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002e1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	011b      	lsls	r3, r3, #4
 8002e28:	491a      	ldr	r1, [pc, #104]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0310 	and.w	r3, r3, #16
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d012      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	695a      	ldr	r2, [r3, #20]
 8002e3e:	4b15      	ldr	r3, [pc, #84]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	0a1b      	lsrs	r3, r3, #8
 8002e44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d209      	bcs.n	8002e60 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002e4c:	4b11      	ldr	r3, [pc, #68]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	695b      	ldr	r3, [r3, #20]
 8002e58:	021b      	lsls	r3, r3, #8
 8002e5a:	490e      	ldr	r1, [pc, #56]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002e60:	f000 f822 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8002e64:	4602      	mov	r2, r0
 8002e66:	4b0b      	ldr	r3, [pc, #44]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	490b      	ldr	r1, [pc, #44]	@ (8002e9c <HAL_RCC_ClockConfig+0x364>)
 8002e70:	5ccb      	ldrb	r3, [r1, r3]
 8002e72:	fa22 f303 	lsr.w	r3, r2, r3
 8002e76:	4a0a      	ldr	r2, [pc, #40]	@ (8002ea0 <HAL_RCC_ClockConfig+0x368>)
 8002e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea4 <HAL_RCC_ClockConfig+0x36c>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fe f90a 	bl	8001098 <HAL_InitTick>
 8002e84:	4603      	mov	r3, r0
 8002e86:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002e88:	7afb      	ldrb	r3, [r7, #11]
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	44020c00 	.word	0x44020c00
 8002e98:	40022000 	.word	0x40022000
 8002e9c:	08009e30 	.word	0x08009e30
 8002ea0:	20000008 	.word	0x20000008
 8002ea4:	2000000c 	.word	0x2000000c

08002ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b089      	sub	sp, #36	@ 0x24
 8002eac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002eae:	4b8c      	ldr	r3, [pc, #560]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	f003 0318 	and.w	r3, r3, #24
 8002eb6:	2b08      	cmp	r3, #8
 8002eb8:	d102      	bne.n	8002ec0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002eba:	4b8a      	ldr	r3, [pc, #552]	@ (80030e4 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002ebc:	61fb      	str	r3, [r7, #28]
 8002ebe:	e107      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ec0:	4b87      	ldr	r3, [pc, #540]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	f003 0318 	and.w	r3, r3, #24
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d112      	bne.n	8002ef2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002ecc:	4b84      	ldr	r3, [pc, #528]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0320 	and.w	r3, r3, #32
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d009      	beq.n	8002eec <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002ed8:	4b81      	ldr	r3, [pc, #516]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	08db      	lsrs	r3, r3, #3
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	4a81      	ldr	r2, [pc, #516]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x240>)
 8002ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ee8:	61fb      	str	r3, [r7, #28]
 8002eea:	e0f1      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002eec:	4b7e      	ldr	r3, [pc, #504]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x240>)
 8002eee:	61fb      	str	r3, [r7, #28]
 8002ef0:	e0ee      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ef2:	4b7b      	ldr	r3, [pc, #492]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	f003 0318 	and.w	r3, r3, #24
 8002efa:	2b10      	cmp	r3, #16
 8002efc:	d102      	bne.n	8002f04 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002efe:	4b7b      	ldr	r3, [pc, #492]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x244>)
 8002f00:	61fb      	str	r3, [r7, #28]
 8002f02:	e0e5      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f04:	4b76      	ldr	r3, [pc, #472]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f06:	69db      	ldr	r3, [r3, #28]
 8002f08:	f003 0318 	and.w	r3, r3, #24
 8002f0c:	2b18      	cmp	r3, #24
 8002f0e:	f040 80dd 	bne.w	80030cc <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002f12:	4b73      	ldr	r3, [pc, #460]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f16:	f003 0303 	and.w	r3, r3, #3
 8002f1a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002f1c:	4b70      	ldr	r3, [pc, #448]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f20:	0a1b      	lsrs	r3, r3, #8
 8002f22:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f26:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002f28:	4b6d      	ldr	r3, [pc, #436]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	091b      	lsrs	r3, r3, #4
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002f34:	4b6a      	ldr	r3, [pc, #424]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002f38:	08db      	lsrs	r3, r3, #3
 8002f3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	fb02 f303 	mul.w	r3, r2, r3
 8002f44:	ee07 3a90 	vmov	s15, r3
 8002f48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f4c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 80b7 	beq.w	80030c6 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d003      	beq.n	8002f66 <HAL_RCC_GetSysClockFreq+0xbe>
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d056      	beq.n	8003012 <HAL_RCC_GetSysClockFreq+0x16a>
 8002f64:	e077      	b.n	8003056 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002f66:	4b5e      	ldr	r3, [pc, #376]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0320 	and.w	r3, r3, #32
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d02d      	beq.n	8002fce <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002f72:	4b5b      	ldr	r3, [pc, #364]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	08db      	lsrs	r3, r3, #3
 8002f78:	f003 0303 	and.w	r3, r3, #3
 8002f7c:	4a5a      	ldr	r2, [pc, #360]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x240>)
 8002f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f82:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	ee07 3a90 	vmov	s15, r3
 8002f8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	ee07 3a90 	vmov	s15, r3
 8002f94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f9c:	4b50      	ldr	r3, [pc, #320]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa4:	ee07 3a90 	vmov	s15, r3
 8002fa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fac:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fb0:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80030f0 <HAL_RCC_GetSysClockFreq+0x248>
 8002fb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fc8:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002fcc:	e065      	b.n	800309a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	ee07 3a90 	vmov	s15, r3
 8002fd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fd8:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80030f4 <HAL_RCC_GetSysClockFreq+0x24c>
 8002fdc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fe0:	4b3f      	ldr	r3, [pc, #252]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fe8:	ee07 3a90 	vmov	s15, r3
 8002fec:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ff0:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ff4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80030f0 <HAL_RCC_GetSysClockFreq+0x248>
 8002ff8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002ffc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003000:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003004:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003008:	ee67 7a27 	vmul.f32	s15, s14, s15
 800300c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003010:	e043      	b.n	800309a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	ee07 3a90 	vmov	s15, r3
 8003018:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800301c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80030f8 <HAL_RCC_GetSysClockFreq+0x250>
 8003020:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003024:	4b2e      	ldr	r3, [pc, #184]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8003026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800302c:	ee07 3a90 	vmov	s15, r3
 8003030:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003034:	ed97 6a02 	vldr	s12, [r7, #8]
 8003038:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80030f0 <HAL_RCC_GetSysClockFreq+0x248>
 800303c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003040:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003044:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003048:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800304c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003050:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003054:	e021      	b.n	800309a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	ee07 3a90 	vmov	s15, r3
 800305c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003060:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80030fc <HAL_RCC_GetSysClockFreq+0x254>
 8003064:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003068:	4b1d      	ldr	r3, [pc, #116]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 800306a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800306c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003070:	ee07 3a90 	vmov	s15, r3
 8003074:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003078:	ed97 6a02 	vldr	s12, [r7, #8]
 800307c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80030f0 <HAL_RCC_GetSysClockFreq+0x248>
 8003080:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003084:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003088:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800308c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003094:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003098:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800309a:	4b11      	ldr	r3, [pc, #68]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 800309c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800309e:	0a5b      	lsrs	r3, r3, #9
 80030a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030a4:	3301      	adds	r3, #1
 80030a6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	ee07 3a90 	vmov	s15, r3
 80030ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030b2:	edd7 6a06 	vldr	s13, [r7, #24]
 80030b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030be:	ee17 3a90 	vmov	r3, s15
 80030c2:	61fb      	str	r3, [r7, #28]
 80030c4:	e004      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80030c6:	2300      	movs	r3, #0
 80030c8:	61fb      	str	r3, [r7, #28]
 80030ca:	e001      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80030cc:	4b06      	ldr	r3, [pc, #24]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x240>)
 80030ce:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80030d0:	69fb      	ldr	r3, [r7, #28]
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3724      	adds	r7, #36	@ 0x24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	44020c00 	.word	0x44020c00
 80030e4:	003d0900 	.word	0x003d0900
 80030e8:	03d09000 	.word	0x03d09000
 80030ec:	017d7840 	.word	0x017d7840
 80030f0:	46000000 	.word	0x46000000
 80030f4:	4c742400 	.word	0x4c742400
 80030f8:	4bbebc20 	.word	0x4bbebc20
 80030fc:	4a742400 	.word	0x4a742400

08003100 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003104:	f7ff fed0 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8003108:	4602      	mov	r2, r0
 800310a:	4b08      	ldr	r3, [pc, #32]	@ (800312c <HAL_RCC_GetHCLKFreq+0x2c>)
 800310c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800310e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003112:	4907      	ldr	r1, [pc, #28]	@ (8003130 <HAL_RCC_GetHCLKFreq+0x30>)
 8003114:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003116:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800311a:	fa22 f303 	lsr.w	r3, r2, r3
 800311e:	4a05      	ldr	r2, [pc, #20]	@ (8003134 <HAL_RCC_GetHCLKFreq+0x34>)
 8003120:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8003122:	4b04      	ldr	r3, [pc, #16]	@ (8003134 <HAL_RCC_GetHCLKFreq+0x34>)
 8003124:	681b      	ldr	r3, [r3, #0]
}
 8003126:	4618      	mov	r0, r3
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	44020c00 	.word	0x44020c00
 8003130:	08009e30 	.word	0x08009e30
 8003134:	20000008 	.word	0x20000008

08003138 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800313c:	f7ff ffe0 	bl	8003100 <HAL_RCC_GetHCLKFreq>
 8003140:	4602      	mov	r2, r0
 8003142:	4b06      	ldr	r3, [pc, #24]	@ (800315c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	091b      	lsrs	r3, r3, #4
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	4904      	ldr	r1, [pc, #16]	@ (8003160 <HAL_RCC_GetPCLK1Freq+0x28>)
 800314e:	5ccb      	ldrb	r3, [r1, r3]
 8003150:	f003 031f 	and.w	r3, r3, #31
 8003154:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003158:	4618      	mov	r0, r3
 800315a:	bd80      	pop	{r7, pc}
 800315c:	44020c00 	.word	0x44020c00
 8003160:	08009e40 	.word	0x08009e40

08003164 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8003168:	f7ff ffca 	bl	8003100 <HAL_RCC_GetHCLKFreq>
 800316c:	4602      	mov	r2, r0
 800316e:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003170:	6a1b      	ldr	r3, [r3, #32]
 8003172:	0a1b      	lsrs	r3, r3, #8
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	4904      	ldr	r1, [pc, #16]	@ (800318c <HAL_RCC_GetPCLK2Freq+0x28>)
 800317a:	5ccb      	ldrb	r3, [r1, r3]
 800317c:	f003 031f 	and.w	r3, r3, #31
 8003180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003184:	4618      	mov	r0, r3
 8003186:	bd80      	pop	{r7, pc}
 8003188:	44020c00 	.word	0x44020c00
 800318c:	08009e40 	.word	0x08009e40

08003190 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8003194:	f7ff ffb4 	bl	8003100 <HAL_RCC_GetHCLKFreq>
 8003198:	4602      	mov	r2, r0
 800319a:	4b06      	ldr	r3, [pc, #24]	@ (80031b4 <HAL_RCC_GetPCLK3Freq+0x24>)
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	0b1b      	lsrs	r3, r3, #12
 80031a0:	f003 0307 	and.w	r3, r3, #7
 80031a4:	4904      	ldr	r1, [pc, #16]	@ (80031b8 <HAL_RCC_GetPCLK3Freq+0x28>)
 80031a6:	5ccb      	ldrb	r3, [r1, r3]
 80031a8:	f003 031f 	and.w	r3, r3, #31
 80031ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	44020c00 	.word	0x44020c00
 80031b8:	08009e40 	.word	0x08009e40

080031bc <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80031bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031c0:	b0d8      	sub	sp, #352	@ 0x160
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031c8:	2300      	movs	r3, #0
 80031ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031ce:	2300      	movs	r3, #0
 80031d0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80031d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031dc:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80031e0:	2500      	movs	r5, #0
 80031e2:	ea54 0305 	orrs.w	r3, r4, r5
 80031e6:	d00b      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80031e8:	4bcd      	ldr	r3, [pc, #820]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80031ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80031ee:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80031f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f8:	4ac9      	ldr	r2, [pc, #804]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80031fa:	430b      	orrs	r3, r1
 80031fc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003200:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003208:	f002 0801 	and.w	r8, r2, #1
 800320c:	f04f 0900 	mov.w	r9, #0
 8003210:	ea58 0309 	orrs.w	r3, r8, r9
 8003214:	d042      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8003216:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800321a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321c:	2b05      	cmp	r3, #5
 800321e:	d823      	bhi.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8003220:	a201      	add	r2, pc, #4	@ (adr r2, 8003228 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8003222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003226:	bf00      	nop
 8003228:	08003271 	.word	0x08003271
 800322c:	08003241 	.word	0x08003241
 8003230:	08003255 	.word	0x08003255
 8003234:	08003271 	.word	0x08003271
 8003238:	08003271 	.word	0x08003271
 800323c:	08003271 	.word	0x08003271
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003240:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003244:	3308      	adds	r3, #8
 8003246:	4618      	mov	r0, r3
 8003248:	f004 fee0 	bl	800800c <RCCEx_PLL2_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8003252:	e00e      	b.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003254:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003258:	3330      	adds	r3, #48	@ 0x30
 800325a:	4618      	mov	r0, r3
 800325c:	f004 ff6e 	bl	800813c <RCCEx_PLL3_Config>
 8003260:	4603      	mov	r3, r0
 8003262:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8003266:	e004      	b.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800326e:	e000      	b.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8003270:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003272:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003276:	2b00      	cmp	r3, #0
 8003278:	d10c      	bne.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800327a:	4ba9      	ldr	r3, [pc, #676]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800327c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003280:	f023 0107 	bic.w	r1, r3, #7
 8003284:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800328a:	4aa5      	ldr	r2, [pc, #660]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800328c:	430b      	orrs	r3, r1
 800328e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003292:	e003      	b.n	800329c <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003294:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003298:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800329c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a4:	f002 0a02 	and.w	sl, r2, #2
 80032a8:	f04f 0b00 	mov.w	fp, #0
 80032ac:	ea5a 030b 	orrs.w	r3, sl, fp
 80032b0:	f000 8088 	beq.w	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80032b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032ba:	2b28      	cmp	r3, #40	@ 0x28
 80032bc:	d868      	bhi.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80032be:	a201      	add	r2, pc, #4	@ (adr r2, 80032c4 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80032c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c4:	08003399 	.word	0x08003399
 80032c8:	08003391 	.word	0x08003391
 80032cc:	08003391 	.word	0x08003391
 80032d0:	08003391 	.word	0x08003391
 80032d4:	08003391 	.word	0x08003391
 80032d8:	08003391 	.word	0x08003391
 80032dc:	08003391 	.word	0x08003391
 80032e0:	08003391 	.word	0x08003391
 80032e4:	08003369 	.word	0x08003369
 80032e8:	08003391 	.word	0x08003391
 80032ec:	08003391 	.word	0x08003391
 80032f0:	08003391 	.word	0x08003391
 80032f4:	08003391 	.word	0x08003391
 80032f8:	08003391 	.word	0x08003391
 80032fc:	08003391 	.word	0x08003391
 8003300:	08003391 	.word	0x08003391
 8003304:	0800337d 	.word	0x0800337d
 8003308:	08003391 	.word	0x08003391
 800330c:	08003391 	.word	0x08003391
 8003310:	08003391 	.word	0x08003391
 8003314:	08003391 	.word	0x08003391
 8003318:	08003391 	.word	0x08003391
 800331c:	08003391 	.word	0x08003391
 8003320:	08003391 	.word	0x08003391
 8003324:	08003399 	.word	0x08003399
 8003328:	08003391 	.word	0x08003391
 800332c:	08003391 	.word	0x08003391
 8003330:	08003391 	.word	0x08003391
 8003334:	08003391 	.word	0x08003391
 8003338:	08003391 	.word	0x08003391
 800333c:	08003391 	.word	0x08003391
 8003340:	08003391 	.word	0x08003391
 8003344:	08003399 	.word	0x08003399
 8003348:	08003391 	.word	0x08003391
 800334c:	08003391 	.word	0x08003391
 8003350:	08003391 	.word	0x08003391
 8003354:	08003391 	.word	0x08003391
 8003358:	08003391 	.word	0x08003391
 800335c:	08003391 	.word	0x08003391
 8003360:	08003391 	.word	0x08003391
 8003364:	08003399 	.word	0x08003399
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003368:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800336c:	3308      	adds	r3, #8
 800336e:	4618      	mov	r0, r3
 8003370:	f004 fe4c 	bl	800800c <RCCEx_PLL2_Config>
 8003374:	4603      	mov	r3, r0
 8003376:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800337a:	e00e      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800337c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003380:	3330      	adds	r3, #48	@ 0x30
 8003382:	4618      	mov	r0, r3
 8003384:	f004 feda 	bl	800813c <RCCEx_PLL3_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800338e:	e004      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003396:	e000      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8003398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800339a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10c      	bne.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80033a2:	4b5f      	ldr	r3, [pc, #380]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80033a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80033a8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80033ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80033b4:	430b      	orrs	r3, r1
 80033b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80033ba:	e003      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80033c0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033cc:	f002 0304 	and.w	r3, r2, #4
 80033d0:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80033d4:	2300      	movs	r3, #0
 80033d6:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80033da:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80033de:	460b      	mov	r3, r1
 80033e0:	4313      	orrs	r3, r2
 80033e2:	d04e      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80033e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033ea:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80033ee:	d02c      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80033f0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80033f4:	d825      	bhi.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80033f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033fa:	d028      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80033fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003400:	d81f      	bhi.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003402:	2bc0      	cmp	r3, #192	@ 0xc0
 8003404:	d025      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003406:	2bc0      	cmp	r3, #192	@ 0xc0
 8003408:	d81b      	bhi.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800340a:	2b80      	cmp	r3, #128	@ 0x80
 800340c:	d00f      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x272>
 800340e:	2b80      	cmp	r3, #128	@ 0x80
 8003410:	d817      	bhi.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003412:	2b00      	cmp	r3, #0
 8003414:	d01f      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8003416:	2b40      	cmp	r3, #64	@ 0x40
 8003418:	d113      	bne.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800341a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800341e:	3308      	adds	r3, #8
 8003420:	4618      	mov	r0, r3
 8003422:	f004 fdf3 	bl	800800c <RCCEx_PLL2_Config>
 8003426:	4603      	mov	r3, r0
 8003428:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800342c:	e014      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800342e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003432:	3330      	adds	r3, #48	@ 0x30
 8003434:	4618      	mov	r0, r3
 8003436:	f004 fe81 	bl	800813c <RCCEx_PLL3_Config>
 800343a:	4603      	mov	r3, r0
 800343c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8003440:	e00a      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003448:	e006      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800344a:	bf00      	nop
 800344c:	e004      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800344e:	bf00      	nop
 8003450:	e002      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003452:	bf00      	nop
 8003454:	e000      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003456:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003458:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800345c:	2b00      	cmp	r3, #0
 800345e:	d10c      	bne.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003460:	4b2f      	ldr	r3, [pc, #188]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003462:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003466:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800346a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800346e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003470:	4a2b      	ldr	r2, [pc, #172]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003472:	430b      	orrs	r3, r1
 8003474:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003478:	e003      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800347a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800347e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003482:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348a:	f002 0308 	and.w	r3, r2, #8
 800348e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8003492:	2300      	movs	r3, #0
 8003494:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8003498:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 800349c:	460b      	mov	r3, r1
 800349e:	4313      	orrs	r3, r2
 80034a0:	d056      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80034a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034a8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80034ac:	d031      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x356>
 80034ae:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80034b2:	d82a      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80034b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034b8:	d02d      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80034ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034be:	d824      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80034c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80034c4:	d029      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80034c6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80034ca:	d81e      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80034cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034d0:	d011      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80034d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034d6:	d818      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d023      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80034dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034e0:	d113      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80034e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034e6:	3308      	adds	r3, #8
 80034e8:	4618      	mov	r0, r3
 80034ea:	f004 fd8f 	bl	800800c <RCCEx_PLL2_Config>
 80034ee:	4603      	mov	r3, r0
 80034f0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80034f4:	e017      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80034f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034fa:	3330      	adds	r3, #48	@ 0x30
 80034fc:	4618      	mov	r0, r3
 80034fe:	f004 fe1d 	bl	800813c <RCCEx_PLL3_Config>
 8003502:	4603      	mov	r3, r0
 8003504:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8003508:	e00d      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003510:	e009      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8003512:	bf00      	nop
 8003514:	e007      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8003516:	bf00      	nop
 8003518:	e005      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800351a:	bf00      	nop
 800351c:	e003      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800351e:	bf00      	nop
 8003520:	44020c00 	.word	0x44020c00
        break;
 8003524:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003526:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800352a:	2b00      	cmp	r3, #0
 800352c:	d10c      	bne.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800352e:	4bbb      	ldr	r3, [pc, #748]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003530:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003534:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8003538:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800353c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800353e:	4ab7      	ldr	r2, [pc, #732]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003540:	430b      	orrs	r3, r1
 8003542:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003546:	e003      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003548:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800354c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003550:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003558:	f002 0310 	and.w	r3, r2, #16
 800355c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8003560:	2300      	movs	r3, #0
 8003562:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8003566:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 800356a:	460b      	mov	r3, r1
 800356c:	4313      	orrs	r3, r2
 800356e:	d053      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8003570:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003574:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003576:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800357a:	d031      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 800357c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003580:	d82a      	bhi.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003582:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003586:	d02d      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003588:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800358c:	d824      	bhi.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800358e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003592:	d029      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8003594:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003598:	d81e      	bhi.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800359a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800359e:	d011      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80035a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035a4:	d818      	bhi.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d020      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x430>
 80035aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035ae:	d113      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035b4:	3308      	adds	r3, #8
 80035b6:	4618      	mov	r0, r3
 80035b8:	f004 fd28 	bl	800800c <RCCEx_PLL2_Config>
 80035bc:	4603      	mov	r3, r0
 80035be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80035c2:	e014      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80035c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035c8:	3330      	adds	r3, #48	@ 0x30
 80035ca:	4618      	mov	r0, r3
 80035cc:	f004 fdb6 	bl	800813c <RCCEx_PLL3_Config>
 80035d0:	4603      	mov	r3, r0
 80035d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80035d6:	e00a      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80035de:	e006      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80035e0:	bf00      	nop
 80035e2:	e004      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80035e4:	bf00      	nop
 80035e6:	e002      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80035e8:	bf00      	nop
 80035ea:	e000      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80035ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10c      	bne.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80035f6:	4b89      	ldr	r3, [pc, #548]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80035f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80035fc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003600:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003604:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003606:	4a85      	ldr	r2, [pc, #532]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003608:	430b      	orrs	r3, r1
 800360a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800360e:	e003      	b.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003610:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003614:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003618:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800361c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003620:	f002 0320 	and.w	r3, r2, #32
 8003624:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8003628:	2300      	movs	r3, #0
 800362a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800362e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8003632:	460b      	mov	r3, r1
 8003634:	4313      	orrs	r3, r2
 8003636:	d053      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8003638:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800363c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800363e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8003642:	d031      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8003644:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8003648:	d82a      	bhi.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800364a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800364e:	d02d      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003650:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003654:	d824      	bhi.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8003656:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800365a:	d029      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800365c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8003660:	d81e      	bhi.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8003662:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003666:	d011      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8003668:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800366c:	d818      	bhi.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800366e:	2b00      	cmp	r3, #0
 8003670:	d020      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8003672:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003676:	d113      	bne.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003678:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800367c:	3308      	adds	r3, #8
 800367e:	4618      	mov	r0, r3
 8003680:	f004 fcc4 	bl	800800c <RCCEx_PLL2_Config>
 8003684:	4603      	mov	r3, r0
 8003686:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800368a:	e014      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800368c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003690:	3330      	adds	r3, #48	@ 0x30
 8003692:	4618      	mov	r0, r3
 8003694:	f004 fd52 	bl	800813c <RCCEx_PLL3_Config>
 8003698:	4603      	mov	r3, r0
 800369a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800369e:	e00a      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80036a6:	e006      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80036a8:	bf00      	nop
 80036aa:	e004      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80036ac:	bf00      	nop
 80036ae:	e002      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80036b0:	bf00      	nop
 80036b2:	e000      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80036b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d10c      	bne.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80036be:	4b57      	ldr	r3, [pc, #348]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80036c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80036c4:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80036c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ce:	4a53      	ldr	r2, [pc, #332]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80036d0:	430b      	orrs	r3, r1
 80036d2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80036d6:	e003      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80036dc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80036e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80036ec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80036f0:	2300      	movs	r3, #0
 80036f2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80036f6:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80036fa:	460b      	mov	r3, r1
 80036fc:	4313      	orrs	r3, r2
 80036fe:	d053      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8003700:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003704:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003706:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800370a:	d031      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 800370c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003710:	d82a      	bhi.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8003712:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003716:	d02d      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8003718:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800371c:	d824      	bhi.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800371e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003722:	d029      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003724:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003728:	d81e      	bhi.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800372a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800372e:	d011      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8003730:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003734:	d818      	bhi.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8003736:	2b00      	cmp	r3, #0
 8003738:	d020      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800373a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800373e:	d113      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003740:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003744:	3308      	adds	r3, #8
 8003746:	4618      	mov	r0, r3
 8003748:	f004 fc60 	bl	800800c <RCCEx_PLL2_Config>
 800374c:	4603      	mov	r3, r0
 800374e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8003752:	e014      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003754:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003758:	3330      	adds	r3, #48	@ 0x30
 800375a:	4618      	mov	r0, r3
 800375c:	f004 fcee 	bl	800813c <RCCEx_PLL3_Config>
 8003760:	4603      	mov	r3, r0
 8003762:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8003766:	e00a      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800376e:	e006      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003770:	bf00      	nop
 8003772:	e004      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003774:	bf00      	nop
 8003776:	e002      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003778:	bf00      	nop
 800377a:	e000      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800377c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800377e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10c      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8003786:	4b25      	ldr	r3, [pc, #148]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003788:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800378c:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8003790:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003796:	4a21      	ldr	r2, [pc, #132]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003798:	430b      	orrs	r3, r1
 800379a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800379e:	e003      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80037a4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80037a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80037b4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80037b8:	2300      	movs	r3, #0
 80037ba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80037be:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 80037c2:	460b      	mov	r3, r1
 80037c4:	4313      	orrs	r3, r2
 80037c6:	d055      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80037c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037ce:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80037d2:	d033      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x680>
 80037d4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80037d8:	d82c      	bhi.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80037da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037de:	d02f      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80037e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037e4:	d826      	bhi.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80037e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037ea:	d02b      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80037ec:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037f0:	d820      	bhi.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80037f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037f6:	d013      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80037f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037fc:	d81a      	bhi.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d022      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8003802:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003806:	d115      	bne.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003808:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800380c:	3308      	adds	r3, #8
 800380e:	4618      	mov	r0, r3
 8003810:	f004 fbfc 	bl	800800c <RCCEx_PLL2_Config>
 8003814:	4603      	mov	r3, r0
 8003816:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800381a:	e016      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 800381c:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003820:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003824:	3330      	adds	r3, #48	@ 0x30
 8003826:	4618      	mov	r0, r3
 8003828:	f004 fc88 	bl	800813c <RCCEx_PLL3_Config>
 800382c:	4603      	mov	r3, r0
 800382e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8003832:	e00a      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800383a:	e006      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800383c:	bf00      	nop
 800383e:	e004      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8003840:	bf00      	nop
 8003842:	e002      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8003844:	bf00      	nop
 8003846:	e000      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8003848:	bf00      	nop
    }

    if (ret == HAL_OK)
 800384a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10c      	bne.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8003852:	4bbb      	ldr	r3, [pc, #748]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003854:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003858:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800385c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003860:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003862:	4ab7      	ldr	r2, [pc, #732]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003864:	430b      	orrs	r3, r1
 8003866:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800386a:	e003      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800386c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003870:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8003874:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8003880:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8003884:	2300      	movs	r3, #0
 8003886:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800388a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 800388e:	460b      	mov	r3, r1
 8003890:	4313      	orrs	r3, r2
 8003892:	d053      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8003894:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003898:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800389a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800389e:	d031      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80038a0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80038a4:	d82a      	bhi.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80038a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038aa:	d02d      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 80038ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038b0:	d824      	bhi.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80038b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038b6:	d029      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x750>
 80038b8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038bc:	d81e      	bhi.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80038be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038c2:	d011      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80038c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038c8:	d818      	bhi.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d020      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80038ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038d2:	d113      	bne.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80038d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038d8:	3308      	adds	r3, #8
 80038da:	4618      	mov	r0, r3
 80038dc:	f004 fb96 	bl	800800c <RCCEx_PLL2_Config>
 80038e0:	4603      	mov	r3, r0
 80038e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80038e6:	e014      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80038e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038ec:	3330      	adds	r3, #48	@ 0x30
 80038ee:	4618      	mov	r0, r3
 80038f0:	f004 fc24 	bl	800813c <RCCEx_PLL3_Config>
 80038f4:	4603      	mov	r3, r0
 80038f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80038fa:	e00a      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003902:	e006      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8003904:	bf00      	nop
 8003906:	e004      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8003908:	bf00      	nop
 800390a:	e002      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800390c:	bf00      	nop
 800390e:	e000      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8003910:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003912:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10c      	bne.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 800391a:	4b89      	ldr	r3, [pc, #548]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800391c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003920:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003924:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003928:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800392a:	4a85      	ldr	r2, [pc, #532]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800392c:	430b      	orrs	r3, r1
 800392e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003932:	e003      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003934:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003938:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 800393c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003944:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8003948:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800394c:	2300      	movs	r3, #0
 800394e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003952:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003956:	460b      	mov	r3, r1
 8003958:	4313      	orrs	r3, r2
 800395a:	d055      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 800395c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003964:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8003968:	d031      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x812>
 800396a:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800396e:	d82a      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8003970:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003974:	d02d      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8003976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800397a:	d824      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800397c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003980:	d029      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8003982:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003986:	d81e      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8003988:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800398c:	d011      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800398e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003992:	d818      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8003994:	2b00      	cmp	r3, #0
 8003996:	d020      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8003998:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800399c:	d113      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800399e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039a2:	3308      	adds	r3, #8
 80039a4:	4618      	mov	r0, r3
 80039a6:	f004 fb31 	bl	800800c <RCCEx_PLL2_Config>
 80039aa:	4603      	mov	r3, r0
 80039ac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 80039b0:	e014      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80039b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039b6:	3330      	adds	r3, #48	@ 0x30
 80039b8:	4618      	mov	r0, r3
 80039ba:	f004 fbbf 	bl	800813c <RCCEx_PLL3_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 80039c4:	e00a      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80039cc:	e006      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80039ce:	bf00      	nop
 80039d0:	e004      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80039d2:	bf00      	nop
 80039d4:	e002      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80039d6:	bf00      	nop
 80039d8:	e000      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80039da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039dc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10d      	bne.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 80039e4:	4b56      	ldr	r3, [pc, #344]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80039e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80039ea:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 80039ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039f6:	4a52      	ldr	r2, [pc, #328]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80039f8:	430b      	orrs	r3, r1
 80039fa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80039fe:	e003      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a00:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a04:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8003a08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a10:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003a14:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003a18:	2300      	movs	r3, #0
 8003a1a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a1e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003a22:	460b      	mov	r3, r1
 8003a24:	4313      	orrs	r3, r2
 8003a26:	d044      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8003a28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a30:	2b05      	cmp	r3, #5
 8003a32:	d823      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8003a34:	a201      	add	r2, pc, #4	@ (adr r2, 8003a3c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8003a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a3a:	bf00      	nop
 8003a3c:	08003a85 	.word	0x08003a85
 8003a40:	08003a55 	.word	0x08003a55
 8003a44:	08003a69 	.word	0x08003a69
 8003a48:	08003a85 	.word	0x08003a85
 8003a4c:	08003a85 	.word	0x08003a85
 8003a50:	08003a85 	.word	0x08003a85
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a58:	3308      	adds	r3, #8
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f004 fad6 	bl	800800c <RCCEx_PLL2_Config>
 8003a60:	4603      	mov	r3, r0
 8003a62:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8003a66:	e00e      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003a68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a6c:	3330      	adds	r3, #48	@ 0x30
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f004 fb64 	bl	800813c <RCCEx_PLL3_Config>
 8003a74:	4603      	mov	r3, r0
 8003a76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8003a7a:	e004      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003a82:	e000      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8003a84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a86:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10d      	bne.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8003a8e:	4b2c      	ldr	r3, [pc, #176]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003a90:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a94:	f023 0107 	bic.w	r1, r3, #7
 8003a98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003aa0:	4a27      	ldr	r2, [pc, #156]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003aa2:	430b      	orrs	r3, r1
 8003aa4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003aa8:	e003      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aaa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003aae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8003ab2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aba:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003abe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003ac8:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003acc:	460b      	mov	r3, r1
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	d04f      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8003ad2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ada:	2b50      	cmp	r3, #80	@ 0x50
 8003adc:	d029      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8003ade:	2b50      	cmp	r3, #80	@ 0x50
 8003ae0:	d823      	bhi.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003ae2:	2b40      	cmp	r3, #64	@ 0x40
 8003ae4:	d027      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8003ae6:	2b40      	cmp	r3, #64	@ 0x40
 8003ae8:	d81f      	bhi.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003aea:	2b30      	cmp	r3, #48	@ 0x30
 8003aec:	d025      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8003aee:	2b30      	cmp	r3, #48	@ 0x30
 8003af0:	d81b      	bhi.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003af2:	2b20      	cmp	r3, #32
 8003af4:	d00f      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8003af6:	2b20      	cmp	r3, #32
 8003af8:	d817      	bhi.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d022      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8003afe:	2b10      	cmp	r3, #16
 8003b00:	d113      	bne.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b06:	3308      	adds	r3, #8
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f004 fa7f 	bl	800800c <RCCEx_PLL2_Config>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8003b14:	e017      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003b16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b1a:	3330      	adds	r3, #48	@ 0x30
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f004 fb0d 	bl	800813c <RCCEx_PLL3_Config>
 8003b22:	4603      	mov	r3, r0
 8003b24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8003b28:	e00d      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003b30:	e009      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8003b32:	bf00      	nop
 8003b34:	e007      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8003b36:	bf00      	nop
 8003b38:	e005      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8003b3a:	bf00      	nop
 8003b3c:	e003      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8003b3e:	bf00      	nop
 8003b40:	44020c00 	.word	0x44020c00
        break;
 8003b44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b46:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10d      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8003b4e:	4baf      	ldr	r3, [pc, #700]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003b50:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003b54:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003b58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b60:	4aaa      	ldr	r2, [pc, #680]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003b62:	430b      	orrs	r3, r1
 8003b64:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003b68:	e003      	b.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b6a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b6e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003b7e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003b82:	2300      	movs	r3, #0
 8003b84:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003b88:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	d055      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003b92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b9a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003b9e:	d031      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8003ba0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003ba4:	d82a      	bhi.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8003ba6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003baa:	d02d      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003bac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bb0:	d824      	bhi.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8003bb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bb6:	d029      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003bb8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bbc:	d81e      	bhi.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8003bbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bc2:	d011      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8003bc4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bc8:	d818      	bhi.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d020      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8003bce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bd2:	d113      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003bd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bd8:	3308      	adds	r3, #8
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f004 fa16 	bl	800800c <RCCEx_PLL2_Config>
 8003be0:	4603      	mov	r3, r0
 8003be2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8003be6:	e014      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003be8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bec:	3330      	adds	r3, #48	@ 0x30
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f004 faa4 	bl	800813c <RCCEx_PLL3_Config>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8003bfa:	e00a      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003c02:	e006      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003c04:	bf00      	nop
 8003c06:	e004      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003c08:	bf00      	nop
 8003c0a:	e002      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003c0c:	bf00      	nop
 8003c0e:	e000      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10d      	bne.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003c1a:	4b7c      	ldr	r3, [pc, #496]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003c1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c20:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003c24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c2c:	4a77      	ldr	r2, [pc, #476]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003c2e:	430b      	orrs	r3, r1
 8003c30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003c34:	e003      	b.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c36:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c3a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c46:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c4e:	2300      	movs	r3, #0
 8003c50:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003c54:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	d03d      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003c5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c6a:	d01b      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8003c6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c70:	d814      	bhi.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8003c72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c76:	d017      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8003c78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c7c:	d80e      	bhi.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d014      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8003c82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c86:	d109      	bne.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003c88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c8c:	3330      	adds	r3, #48	@ 0x30
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f004 fa54 	bl	800813c <RCCEx_PLL3_Config>
 8003c94:	4603      	mov	r3, r0
 8003c96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003c9a:	e008      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003ca2:	e004      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8003ca4:	bf00      	nop
 8003ca6:	e002      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8003ca8:	bf00      	nop
 8003caa:	e000      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8003cac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10d      	bne.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003cb6:	4b55      	ldr	r3, [pc, #340]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003cb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003cbc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003cc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc8:	4a50      	ldr	r2, [pc, #320]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003cca:	430b      	orrs	r3, r1
 8003ccc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003cd0:	e003      	b.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cd2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003cd6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003ce6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003cea:	2300      	movs	r3, #0
 8003cec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003cf0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	d03d      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003cfa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d02:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d06:	d01b      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8003d08:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d0c:	d814      	bhi.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8003d0e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d12:	d017      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8003d14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d18:	d80e      	bhi.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d014      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8003d1e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d22:	d109      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003d24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d28:	3330      	adds	r3, #48	@ 0x30
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f004 fa06 	bl	800813c <RCCEx_PLL3_Config>
 8003d30:	4603      	mov	r3, r0
 8003d32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8003d36:	e008      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003d3e:	e004      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003d40:	bf00      	nop
 8003d42:	e002      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003d44:	bf00      	nop
 8003d46:	e000      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003d48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10d      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003d52:	4b2e      	ldr	r3, [pc, #184]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003d54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003d58:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003d5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d64:	4a29      	ldr	r2, [pc, #164]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003d66:	430b      	orrs	r3, r1
 8003d68:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003d6c:	e003      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d6e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d72:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003d82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d86:	2300      	movs	r3, #0
 8003d88:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003d8c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003d90:	460b      	mov	r3, r1
 8003d92:	4313      	orrs	r3, r2
 8003d94:	d040      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8003d96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003da2:	d01b      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8003da4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003da8:	d814      	bhi.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8003daa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dae:	d017      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8003db0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003db4:	d80e      	bhi.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d014      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8003dba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dbe:	d109      	bne.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003dc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003dc4:	3330      	adds	r3, #48	@ 0x30
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f004 f9b8 	bl	800813c <RCCEx_PLL3_Config>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8003dd2:	e008      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003dda:	e004      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003ddc:	bf00      	nop
 8003dde:	e002      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003de0:	bf00      	nop
 8003de2:	e000      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003de6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d110      	bne.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003dee:	4b07      	ldr	r3, [pc, #28]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003df0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003df4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003df8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003dfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e00:	4a02      	ldr	r2, [pc, #8]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003e02:	430b      	orrs	r3, r1
 8003e04:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003e08:	e006      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8003e0a:	bf00      	nop
 8003e0c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e10:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e14:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e20:	2100      	movs	r1, #0
 8003e22:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8003e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003e2e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003e32:	460b      	mov	r3, r1
 8003e34:	4313      	orrs	r3, r2
 8003e36:	d03d      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8003e38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e40:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e44:	d01b      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8003e46:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e4a:	d814      	bhi.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8003e4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e50:	d017      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8003e52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e56:	d80e      	bhi.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d014      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8003e5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e60:	d109      	bne.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003e62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e66:	3330      	adds	r3, #48	@ 0x30
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f004 f967 	bl	800813c <RCCEx_PLL3_Config>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8003e74:	e008      	b.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003e7c:	e004      	b.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003e7e:	bf00      	nop
 8003e80:	e002      	b.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003e82:	bf00      	nop
 8003e84:	e000      	b.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003e86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e88:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10d      	bne.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8003e90:	4bbe      	ldr	r3, [pc, #760]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003e92:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003e96:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003e9a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ea2:	4aba      	ldr	r2, [pc, #744]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003ea4:	430b      	orrs	r3, r1
 8003ea6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003eaa:	e003      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003eb0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003eb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ebc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003ec0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003eca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003ece:	460b      	mov	r3, r1
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	d035      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003ed4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ed8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003edc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ee0:	d015      	beq.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8003ee2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ee6:	d80e      	bhi.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d012      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8003eec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ef0:	d109      	bne.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ef2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ef6:	3330      	adds	r3, #48	@ 0x30
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f004 f91f 	bl	800813c <RCCEx_PLL3_Config>
 8003efe:	4603      	mov	r3, r0
 8003f00:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003f04:	e006      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003f0c:	e002      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8003f0e:	bf00      	nop
 8003f10:	e000      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8003f12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f14:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d10d      	bne.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003f1c:	4b9b      	ldr	r3, [pc, #620]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003f1e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f22:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003f26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003f2e:	4a97      	ldr	r2, [pc, #604]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003f30:	430b      	orrs	r3, r1
 8003f32:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003f36:	e003      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f38:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f3c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003f40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f48:	2100      	movs	r1, #0
 8003f4a:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8003f4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f56:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	d00e      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003f60:	4b8a      	ldr	r3, [pc, #552]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003f62:	69db      	ldr	r3, [r3, #28]
 8003f64:	4a89      	ldr	r2, [pc, #548]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003f66:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003f6a:	61d3      	str	r3, [r2, #28]
 8003f6c:	4b87      	ldr	r3, [pc, #540]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003f6e:	69d9      	ldr	r1, [r3, #28]
 8003f70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f74:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8003f78:	4a84      	ldr	r2, [pc, #528]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003f7a:	430b      	orrs	r3, r1
 8003f7c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f86:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003f8a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f8e:	2300      	movs	r3, #0
 8003f90:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003f94:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003f98:	460b      	mov	r3, r1
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	d055      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003f9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fa2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003fa6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003faa:	d031      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8003fac:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003fb0:	d82a      	bhi.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8003fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fb6:	d02d      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8003fb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fbc:	d824      	bhi.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8003fbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fc2:	d029      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8003fc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fc8:	d81e      	bhi.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8003fca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fce:	d011      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8003fd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fd4:	d818      	bhi.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d020      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8003fda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fde:	d113      	bne.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003fe0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fe4:	3308      	adds	r3, #8
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f004 f810 	bl	800800c <RCCEx_PLL2_Config>
 8003fec:	4603      	mov	r3, r0
 8003fee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003ff2:	e014      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ff4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ff8:	3330      	adds	r3, #48	@ 0x30
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f004 f89e 	bl	800813c <RCCEx_PLL3_Config>
 8004000:	4603      	mov	r3, r0
 8004002:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8004006:	e00a      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800400e:	e006      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004010:	bf00      	nop
 8004012:	e004      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004014:	bf00      	nop
 8004016:	e002      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004018:	bf00      	nop
 800401a:	e000      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800401c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800401e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10d      	bne.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004026:	4b59      	ldr	r3, [pc, #356]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004028:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800402c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004030:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004034:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004038:	4a54      	ldr	r2, [pc, #336]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800403a:	430b      	orrs	r3, r1
 800403c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004040:	e003      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004042:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004046:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800404a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800404e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004052:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004056:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800405a:	2300      	movs	r3, #0
 800405c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004060:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004064:	460b      	mov	r3, r1
 8004066:	4313      	orrs	r3, r2
 8004068:	d055      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800406a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800406e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004072:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004076:	d031      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8004078:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800407c:	d82a      	bhi.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800407e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004082:	d02d      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8004084:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004088:	d824      	bhi.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800408a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800408e:	d029      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8004090:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004094:	d81e      	bhi.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8004096:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800409a:	d011      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 800409c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040a0:	d818      	bhi.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d020      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80040a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040aa:	d113      	bne.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040b0:	3308      	adds	r3, #8
 80040b2:	4618      	mov	r0, r3
 80040b4:	f003 ffaa 	bl	800800c <RCCEx_PLL2_Config>
 80040b8:	4603      	mov	r3, r0
 80040ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80040be:	e014      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80040c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040c4:	3330      	adds	r3, #48	@ 0x30
 80040c6:	4618      	mov	r0, r3
 80040c8:	f004 f838 	bl	800813c <RCCEx_PLL3_Config>
 80040cc:	4603      	mov	r3, r0
 80040ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80040d2:	e00a      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80040da:	e006      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80040dc:	bf00      	nop
 80040de:	e004      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80040e0:	bf00      	nop
 80040e2:	e002      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80040e4:	bf00      	nop
 80040e6:	e000      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80040e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d10d      	bne.n	800410e <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80040f2:	4b26      	ldr	r3, [pc, #152]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80040f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80040f8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80040fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004100:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004104:	4a21      	ldr	r2, [pc, #132]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004106:	430b      	orrs	r3, r1
 8004108:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800410c:	e003      	b.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800410e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004112:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8004116:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800411a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800411e:	2100      	movs	r1, #0
 8004120:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8004124:	f003 0320 	and.w	r3, r3, #32
 8004128:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800412c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004130:	460b      	mov	r3, r1
 8004132:	4313      	orrs	r3, r2
 8004134:	d057      	beq.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8004136:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800413a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800413e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004142:	d033      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8004144:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004148:	d82c      	bhi.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800414a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800414e:	d02f      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8004150:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004154:	d826      	bhi.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8004156:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800415a:	d02b      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 800415c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004160:	d820      	bhi.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8004162:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004166:	d013      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004168:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800416c:	d81a      	bhi.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800416e:	2b00      	cmp	r3, #0
 8004170:	d022      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8004172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004176:	d115      	bne.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004178:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800417c:	3308      	adds	r3, #8
 800417e:	4618      	mov	r0, r3
 8004180:	f003 ff44 	bl	800800c <RCCEx_PLL2_Config>
 8004184:	4603      	mov	r3, r0
 8004186:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800418a:	e016      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
 800418c:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004190:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004194:	3330      	adds	r3, #48	@ 0x30
 8004196:	4618      	mov	r0, r3
 8004198:	f003 ffd0 	bl	800813c <RCCEx_PLL3_Config>
 800419c:	4603      	mov	r3, r0
 800419e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80041a2:	e00a      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80041aa:	e006      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80041ac:	bf00      	nop
 80041ae:	e004      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80041b0:	bf00      	nop
 80041b2:	e002      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80041b4:	bf00      	nop
 80041b6:	e000      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80041b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10d      	bne.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80041c2:	4bbb      	ldr	r3, [pc, #748]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80041c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80041c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80041cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041d0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80041d4:	4ab6      	ldr	r2, [pc, #728]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80041d6:	430b      	orrs	r3, r1
 80041d8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80041dc:	e003      	b.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041e2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80041e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ee:	2100      	movs	r1, #0
 80041f0:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80041f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80041fc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004200:	460b      	mov	r3, r1
 8004202:	4313      	orrs	r3, r2
 8004204:	d055      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8004206:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800420a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800420e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8004212:	d031      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8004214:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8004218:	d82a      	bhi.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800421a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800421e:	d02d      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8004220:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004224:	d824      	bhi.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8004226:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800422a:	d029      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800422c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004230:	d81e      	bhi.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8004232:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004236:	d011      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8004238:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800423c:	d818      	bhi.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800423e:	2b00      	cmp	r3, #0
 8004240:	d020      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8004242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004246:	d113      	bne.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004248:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800424c:	3308      	adds	r3, #8
 800424e:	4618      	mov	r0, r3
 8004250:	f003 fedc 	bl	800800c <RCCEx_PLL2_Config>
 8004254:	4603      	mov	r3, r0
 8004256:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800425a:	e014      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800425c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004260:	3330      	adds	r3, #48	@ 0x30
 8004262:	4618      	mov	r0, r3
 8004264:	f003 ff6a 	bl	800813c <RCCEx_PLL3_Config>
 8004268:	4603      	mov	r3, r0
 800426a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800426e:	e00a      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004276:	e006      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004278:	bf00      	nop
 800427a:	e004      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800427c:	bf00      	nop
 800427e:	e002      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004280:	bf00      	nop
 8004282:	e000      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004284:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004286:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800428a:	2b00      	cmp	r3, #0
 800428c:	d10d      	bne.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800428e:	4b88      	ldr	r3, [pc, #544]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004290:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004294:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8004298:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800429c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80042a0:	4a83      	ldr	r2, [pc, #524]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80042a2:	430b      	orrs	r3, r1
 80042a4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80042a8:	e003      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80042ae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80042b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ba:	2100      	movs	r1, #0
 80042bc:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80042c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80042c8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80042cc:	460b      	mov	r3, r1
 80042ce:	4313      	orrs	r3, r2
 80042d0:	d055      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80042d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80042da:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80042de:	d031      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80042e0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80042e4:	d82a      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80042e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042ea:	d02d      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80042ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042f0:	d824      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80042f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042f6:	d029      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80042f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042fc:	d81e      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80042fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004302:	d011      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8004304:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004308:	d818      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800430a:	2b00      	cmp	r3, #0
 800430c:	d020      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800430e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004312:	d113      	bne.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004314:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004318:	3308      	adds	r3, #8
 800431a:	4618      	mov	r0, r3
 800431c:	f003 fe76 	bl	800800c <RCCEx_PLL2_Config>
 8004320:	4603      	mov	r3, r0
 8004322:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8004326:	e014      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004328:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800432c:	3330      	adds	r3, #48	@ 0x30
 800432e:	4618      	mov	r0, r3
 8004330:	f003 ff04 	bl	800813c <RCCEx_PLL3_Config>
 8004334:	4603      	mov	r3, r0
 8004336:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800433a:	e00a      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004342:	e006      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004344:	bf00      	nop
 8004346:	e004      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004348:	bf00      	nop
 800434a:	e002      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800434c:	bf00      	nop
 800434e:	e000      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004350:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004352:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10d      	bne.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800435a:	4b55      	ldr	r3, [pc, #340]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800435c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004360:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004364:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004368:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800436c:	4a50      	ldr	r2, [pc, #320]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800436e:	430b      	orrs	r3, r1
 8004370:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004374:	e003      	b.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004376:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800437a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800437e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004386:	2100      	movs	r1, #0
 8004388:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800438c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004390:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004394:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004398:	460b      	mov	r3, r1
 800439a:	4313      	orrs	r3, r2
 800439c:	d055      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 800439e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043a2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80043a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043aa:	d031      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80043ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043b0:	d82a      	bhi.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80043b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043b6:	d02d      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80043b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043bc:	d824      	bhi.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80043be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043c2:	d029      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80043c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043c8:	d81e      	bhi.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80043ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043ce:	d011      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80043d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043d4:	d818      	bhi.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d020      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80043da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043de:	d113      	bne.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043e4:	3308      	adds	r3, #8
 80043e6:	4618      	mov	r0, r3
 80043e8:	f003 fe10 	bl	800800c <RCCEx_PLL2_Config>
 80043ec:	4603      	mov	r3, r0
 80043ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80043f2:	e014      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80043f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043f8:	3330      	adds	r3, #48	@ 0x30
 80043fa:	4618      	mov	r0, r3
 80043fc:	f003 fe9e 	bl	800813c <RCCEx_PLL3_Config>
 8004400:	4603      	mov	r3, r0
 8004402:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8004406:	e00a      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800440e:	e006      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8004410:	bf00      	nop
 8004412:	e004      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8004414:	bf00      	nop
 8004416:	e002      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8004418:	bf00      	nop
 800441a:	e000      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800441c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800441e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10d      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8004426:	4b22      	ldr	r3, [pc, #136]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004428:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800442c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004430:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004434:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004438:	4a1d      	ldr	r2, [pc, #116]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800443a:	430b      	orrs	r3, r1
 800443c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004440:	e003      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004442:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004446:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800444a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800444e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004452:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004456:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800445a:	2300      	movs	r3, #0
 800445c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004460:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004464:	460b      	mov	r3, r1
 8004466:	4313      	orrs	r3, r2
 8004468:	d055      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800446a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800446e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004472:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004476:	d035      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8004478:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800447c:	d82e      	bhi.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800447e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004482:	d031      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8004484:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004488:	d828      	bhi.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800448a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800448e:	d01b      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8004490:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004494:	d822      	bhi.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 800449a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800449e:	d009      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 80044a0:	e01c      	b.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044a2:	4b03      	ldr	r3, [pc, #12]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80044a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044a6:	4a02      	ldr	r2, [pc, #8]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80044a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044ac:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80044ae:	e01c      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80044b0:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80044b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044b8:	3308      	adds	r3, #8
 80044ba:	4618      	mov	r0, r3
 80044bc:	f003 fda6 	bl	800800c <RCCEx_PLL2_Config>
 80044c0:	4603      	mov	r3, r0
 80044c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80044c6:	e010      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80044c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044cc:	3330      	adds	r3, #48	@ 0x30
 80044ce:	4618      	mov	r0, r3
 80044d0:	f003 fe34 	bl	800813c <RCCEx_PLL3_Config>
 80044d4:	4603      	mov	r3, r0
 80044d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80044da:	e006      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80044e2:	e002      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80044e4:	bf00      	nop
 80044e6:	e000      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80044e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10d      	bne.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80044f2:	4bc3      	ldr	r3, [pc, #780]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80044f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044f8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80044fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004500:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004504:	4abe      	ldr	r2, [pc, #760]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004506:	430b      	orrs	r3, r1
 8004508:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800450c:	e003      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800450e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004512:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8004516:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800451a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451e:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004522:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004526:	2300      	movs	r3, #0
 8004528:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800452c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004530:	460b      	mov	r3, r1
 8004532:	4313      	orrs	r3, r2
 8004534:	d051      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8004536:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800453a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800453e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004542:	d033      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8004544:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004548:	d82c      	bhi.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800454a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800454e:	d02d      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8004550:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004554:	d826      	bhi.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8004556:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800455a:	d019      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 800455c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004560:	d820      	bhi.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8004566:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800456a:	d007      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 800456c:	e01a      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800456e:	4ba4      	ldr	r3, [pc, #656]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004572:	4aa3      	ldr	r2, [pc, #652]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004578:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800457a:	e018      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800457c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004580:	3308      	adds	r3, #8
 8004582:	4618      	mov	r0, r3
 8004584:	f003 fd42 	bl	800800c <RCCEx_PLL2_Config>
 8004588:	4603      	mov	r3, r0
 800458a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800458e:	e00e      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004590:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004594:	3330      	adds	r3, #48	@ 0x30
 8004596:	4618      	mov	r0, r3
 8004598:	f003 fdd0 	bl	800813c <RCCEx_PLL3_Config>
 800459c:	4603      	mov	r3, r0
 800459e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80045a2:	e004      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80045aa:	e000      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 80045ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10d      	bne.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80045b6:	4b92      	ldr	r3, [pc, #584]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80045b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045bc:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 80045c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045c4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80045c8:	4a8d      	ldr	r2, [pc, #564]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80045ca:	430b      	orrs	r3, r1
 80045cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80045d0:	e003      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80045d6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80045da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80045e6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80045e8:	2300      	movs	r3, #0
 80045ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80045ec:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80045f0:	460b      	mov	r3, r1
 80045f2:	4313      	orrs	r3, r2
 80045f4:	d032      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80045f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045fa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80045fe:	2b05      	cmp	r3, #5
 8004600:	d80f      	bhi.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8004602:	2b03      	cmp	r3, #3
 8004604:	d211      	bcs.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8004606:	2b01      	cmp	r3, #1
 8004608:	d911      	bls.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x1472>
 800460a:	2b02      	cmp	r3, #2
 800460c:	d109      	bne.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800460e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004612:	3308      	adds	r3, #8
 8004614:	4618      	mov	r0, r3
 8004616:	f003 fcf9 	bl	800800c <RCCEx_PLL2_Config>
 800461a:	4603      	mov	r3, r0
 800461c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004620:	e006      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004628:	e002      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800462a:	bf00      	nop
 800462c:	e000      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800462e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004630:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10d      	bne.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004638:	4b71      	ldr	r3, [pc, #452]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800463a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800463e:	f023 0107 	bic.w	r1, r3, #7
 8004642:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004646:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800464a:	4a6d      	ldr	r2, [pc, #436]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800464c:	430b      	orrs	r3, r1
 800464e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004652:	e003      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004654:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004658:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800465c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004664:	2100      	movs	r1, #0
 8004666:	6739      	str	r1, [r7, #112]	@ 0x70
 8004668:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800466c:	677b      	str	r3, [r7, #116]	@ 0x74
 800466e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004672:	460b      	mov	r3, r1
 8004674:	4313      	orrs	r3, r2
 8004676:	d024      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8004678:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800467c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004680:	2b00      	cmp	r3, #0
 8004682:	d005      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8004684:	2b08      	cmp	r3, #8
 8004686:	d005      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800468e:	e002      	b.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8004690:	bf00      	nop
 8004692:	e000      	b.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8004694:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004696:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10d      	bne.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800469e:	4b58      	ldr	r3, [pc, #352]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80046a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046a4:	f023 0108 	bic.w	r1, r3, #8
 80046a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046b0:	4a53      	ldr	r2, [pc, #332]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80046b2:	430b      	orrs	r3, r1
 80046b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046b8:	e003      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80046be:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ca:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80046ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046d0:	2300      	movs	r3, #0
 80046d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046d4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80046d8:	460b      	mov	r3, r1
 80046da:	4313      	orrs	r3, r2
 80046dc:	f000 80b9 	beq.w	8004852 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80046e0:	4b48      	ldr	r3, [pc, #288]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80046e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e4:	4a47      	ldr	r2, [pc, #284]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80046e6:	f043 0301 	orr.w	r3, r3, #1
 80046ea:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046ec:	f7fc fd5e 	bl	80011ac <HAL_GetTick>
 80046f0:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80046f4:	e00b      	b.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046f6:	f7fc fd59 	bl	80011ac <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d903      	bls.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800470c:	e005      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800470e:	4b3d      	ldr	r3, [pc, #244]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8004710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d0ed      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 800471a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800471e:	2b00      	cmp	r3, #0
 8004720:	f040 8093 	bne.w	800484a <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004724:	4b36      	ldr	r3, [pc, #216]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004726:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800472a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800472e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004732:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004736:	2b00      	cmp	r3, #0
 8004738:	d023      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 800473a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800473e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8004742:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004746:	4293      	cmp	r3, r2
 8004748:	d01b      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800474a:	4b2d      	ldr	r3, [pc, #180]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800474c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004750:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004754:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004758:	4b29      	ldr	r3, [pc, #164]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800475a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800475e:	4a28      	ldr	r2, [pc, #160]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004760:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004764:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004768:	4b25      	ldr	r3, [pc, #148]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800476a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800476e:	4a24      	ldr	r2, [pc, #144]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004774:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004778:	4a21      	ldr	r2, [pc, #132]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800477a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800477e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004782:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b00      	cmp	r3, #0
 800478c:	d019      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800478e:	f7fc fd0d 	bl	80011ac <HAL_GetTick>
 8004792:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004796:	e00d      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004798:	f7fc fd08 	bl	80011ac <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80047a2:	1ad2      	subs	r2, r2, r3
 80047a4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d903      	bls.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 80047b2:	e006      	b.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047b4:	4b12      	ldr	r3, [pc, #72]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80047b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d0ea      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 80047c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d13a      	bne.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80047ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047ce:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80047d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047da:	d115      	bne.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 80047dc:	4b08      	ldr	r3, [pc, #32]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80047de:	69db      	ldr	r3, [r3, #28]
 80047e0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80047e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047e8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80047ec:	091b      	lsrs	r3, r3, #4
 80047ee:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80047f2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80047f6:	4a02      	ldr	r2, [pc, #8]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80047f8:	430b      	orrs	r3, r1
 80047fa:	61d3      	str	r3, [r2, #28]
 80047fc:	e00a      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 80047fe:	bf00      	nop
 8004800:	44020c00 	.word	0x44020c00
 8004804:	44020800 	.word	0x44020800
 8004808:	4b9f      	ldr	r3, [pc, #636]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	4a9e      	ldr	r2, [pc, #632]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800480e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004812:	61d3      	str	r3, [r2, #28]
 8004814:	4b9c      	ldr	r3, [pc, #624]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004816:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800481a:	4a9b      	ldr	r2, [pc, #620]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800481c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004820:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004824:	4b98      	ldr	r3, [pc, #608]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004826:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800482a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800482e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8004832:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004836:	4a94      	ldr	r2, [pc, #592]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004838:	430b      	orrs	r3, r1
 800483a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800483e:	e008      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004840:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004844:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8004848:	e003      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800484a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800484e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004852:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800485e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004860:	2300      	movs	r3, #0
 8004862:	667b      	str	r3, [r7, #100]	@ 0x64
 8004864:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004868:	460b      	mov	r3, r1
 800486a:	4313      	orrs	r3, r2
 800486c:	d035      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800486e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004872:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004876:	2b30      	cmp	r3, #48	@ 0x30
 8004878:	d014      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 800487a:	2b30      	cmp	r3, #48	@ 0x30
 800487c:	d80e      	bhi.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800487e:	2b20      	cmp	r3, #32
 8004880:	d012      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8004882:	2b20      	cmp	r3, #32
 8004884:	d80a      	bhi.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8004886:	2b00      	cmp	r3, #0
 8004888:	d010      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 800488a:	2b10      	cmp	r3, #16
 800488c:	d106      	bne.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800488e:	4b7e      	ldr	r3, [pc, #504]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004892:	4a7d      	ldr	r2, [pc, #500]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004894:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004898:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800489a:	e008      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80048a2:	e004      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80048a4:	bf00      	nop
 80048a6:	e002      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80048a8:	bf00      	nop
 80048aa:	e000      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80048ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10d      	bne.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80048b6:	4b74      	ldr	r3, [pc, #464]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80048b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80048bc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80048c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048c4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80048c8:	4a6f      	ldr	r2, [pc, #444]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80048ca:	430b      	orrs	r3, r1
 80048cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80048d0:	e003      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80048d6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80048da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e2:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80048e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048e8:	2300      	movs	r3, #0
 80048ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048ec:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80048f0:	460b      	mov	r3, r1
 80048f2:	4313      	orrs	r3, r2
 80048f4:	d033      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80048f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048fa:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d002      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8004902:	2b40      	cmp	r3, #64	@ 0x40
 8004904:	d007      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8004906:	e010      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004908:	4b5f      	ldr	r3, [pc, #380]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800490a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490c:	4a5e      	ldr	r2, [pc, #376]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800490e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004912:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8004914:	e00d      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004916:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800491a:	3308      	adds	r3, #8
 800491c:	4618      	mov	r0, r3
 800491e:	f003 fb75 	bl	800800c <RCCEx_PLL2_Config>
 8004922:	4603      	mov	r3, r0
 8004924:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8004928:	e003      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004930:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004932:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10d      	bne.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800493a:	4b53      	ldr	r3, [pc, #332]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800493c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004940:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004944:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004948:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800494c:	4a4e      	ldr	r2, [pc, #312]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800494e:	430b      	orrs	r3, r1
 8004950:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004954:	e003      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004956:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800495a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800495e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004966:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800496a:	653b      	str	r3, [r7, #80]	@ 0x50
 800496c:	2300      	movs	r3, #0
 800496e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004970:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004974:	460b      	mov	r3, r1
 8004976:	4313      	orrs	r3, r2
 8004978:	d033      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 800497a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800497e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d002      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8004986:	2b80      	cmp	r3, #128	@ 0x80
 8004988:	d007      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x17de>
 800498a:	e010      	b.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800498c:	4b3e      	ldr	r3, [pc, #248]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800498e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004990:	4a3d      	ldr	r2, [pc, #244]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004992:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004996:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8004998:	e00d      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800499a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800499e:	3308      	adds	r3, #8
 80049a0:	4618      	mov	r0, r3
 80049a2:	f003 fb33 	bl	800800c <RCCEx_PLL2_Config>
 80049a6:	4603      	mov	r3, r0
 80049a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 80049ac:	e003      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80049b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10d      	bne.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 80049be:	4b32      	ldr	r3, [pc, #200]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80049c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80049c4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80049c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049cc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80049d0:	4a2d      	ldr	r2, [pc, #180]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80049d2:	430b      	orrs	r3, r1
 80049d4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80049d8:	e003      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049de:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80049e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ea:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80049ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049f0:	2300      	movs	r3, #0
 80049f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049f4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80049f8:	460b      	mov	r3, r1
 80049fa:	4313      	orrs	r3, r2
 80049fc:	d04a      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80049fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a06:	2b04      	cmp	r3, #4
 8004a08:	d827      	bhi.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8004a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a10 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8004a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a10:	08004a25 	.word	0x08004a25
 8004a14:	08004a33 	.word	0x08004a33
 8004a18:	08004a47 	.word	0x08004a47
 8004a1c:	08004a63 	.word	0x08004a63
 8004a20:	08004a63 	.word	0x08004a63
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a24:	4b18      	ldr	r3, [pc, #96]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a28:	4a17      	ldr	r2, [pc, #92]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004a2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a2e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004a30:	e018      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004a32:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a36:	3308      	adds	r3, #8
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f003 fae7 	bl	800800c <RCCEx_PLL2_Config>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004a44:	e00e      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a4a:	3330      	adds	r3, #48	@ 0x30
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f003 fb75 	bl	800813c <RCCEx_PLL3_Config>
 8004a52:	4603      	mov	r3, r0
 8004a54:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004a58:	e004      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004a60:	e000      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8004a62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a64:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10f      	bne.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004a6c:	4b06      	ldr	r3, [pc, #24]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a72:	f023 0107 	bic.w	r1, r3, #7
 8004a76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a7e:	4a02      	ldr	r2, [pc, #8]	@ (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004a80:	430b      	orrs	r3, r1
 8004a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004a86:	e005      	b.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8004a88:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a8c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a90:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8004a94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004aa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004aa6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004aaa:	460b      	mov	r3, r1
 8004aac:	4313      	orrs	r3, r2
 8004aae:	f000 8081 	beq.w	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8004ab2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ab6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004aba:	2b20      	cmp	r3, #32
 8004abc:	d85f      	bhi.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8004abe:	a201      	add	r2, pc, #4	@ (adr r2, 8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8004ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac4:	08004b49 	.word	0x08004b49
 8004ac8:	08004b7f 	.word	0x08004b7f
 8004acc:	08004b7f 	.word	0x08004b7f
 8004ad0:	08004b7f 	.word	0x08004b7f
 8004ad4:	08004b7f 	.word	0x08004b7f
 8004ad8:	08004b7f 	.word	0x08004b7f
 8004adc:	08004b7f 	.word	0x08004b7f
 8004ae0:	08004b7f 	.word	0x08004b7f
 8004ae4:	08004b57 	.word	0x08004b57
 8004ae8:	08004b7f 	.word	0x08004b7f
 8004aec:	08004b7f 	.word	0x08004b7f
 8004af0:	08004b7f 	.word	0x08004b7f
 8004af4:	08004b7f 	.word	0x08004b7f
 8004af8:	08004b7f 	.word	0x08004b7f
 8004afc:	08004b7f 	.word	0x08004b7f
 8004b00:	08004b7f 	.word	0x08004b7f
 8004b04:	08004b6b 	.word	0x08004b6b
 8004b08:	08004b7f 	.word	0x08004b7f
 8004b0c:	08004b7f 	.word	0x08004b7f
 8004b10:	08004b7f 	.word	0x08004b7f
 8004b14:	08004b7f 	.word	0x08004b7f
 8004b18:	08004b7f 	.word	0x08004b7f
 8004b1c:	08004b7f 	.word	0x08004b7f
 8004b20:	08004b7f 	.word	0x08004b7f
 8004b24:	08004b87 	.word	0x08004b87
 8004b28:	08004b7f 	.word	0x08004b7f
 8004b2c:	08004b7f 	.word	0x08004b7f
 8004b30:	08004b7f 	.word	0x08004b7f
 8004b34:	08004b7f 	.word	0x08004b7f
 8004b38:	08004b7f 	.word	0x08004b7f
 8004b3c:	08004b7f 	.word	0x08004b7f
 8004b40:	08004b7f 	.word	0x08004b7f
 8004b44:	08004b87 	.word	0x08004b87
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b48:	4bab      	ldr	r3, [pc, #684]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4c:	4aaa      	ldr	r2, [pc, #680]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004b4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b52:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004b54:	e018      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b5a:	3308      	adds	r3, #8
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f003 fa55 	bl	800800c <RCCEx_PLL2_Config>
 8004b62:	4603      	mov	r3, r0
 8004b64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004b68:	e00e      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b6e:	3330      	adds	r3, #48	@ 0x30
 8004b70:	4618      	mov	r0, r3
 8004b72:	f003 fae3 	bl	800813c <RCCEx_PLL3_Config>
 8004b76:	4603      	mov	r3, r0
 8004b78:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004b7c:	e004      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004b84:	e000      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8004b86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b88:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10d      	bne.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004b90:	4b99      	ldr	r3, [pc, #612]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004b92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b96:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004b9a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b9e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ba2:	4a95      	ldr	r2, [pc, #596]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004ba4:	430b      	orrs	r3, r1
 8004ba6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004baa:	e003      	b.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bb0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004bb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bbc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bc6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004bca:	460b      	mov	r3, r1
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	d04e      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8004bd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bdc:	d02e      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8004bde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004be2:	d827      	bhi.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004be4:	2bc0      	cmp	r3, #192	@ 0xc0
 8004be6:	d02b      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8004be8:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bea:	d823      	bhi.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004bec:	2b80      	cmp	r3, #128	@ 0x80
 8004bee:	d017      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8004bf0:	2b80      	cmp	r3, #128	@ 0x80
 8004bf2:	d81f      	bhi.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d002      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8004bf8:	2b40      	cmp	r3, #64	@ 0x40
 8004bfa:	d007      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8004bfc:	e01a      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bfe:	4b7e      	ldr	r3, [pc, #504]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c02:	4a7d      	ldr	r2, [pc, #500]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004c04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c08:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004c0a:	e01a      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c10:	3308      	adds	r3, #8
 8004c12:	4618      	mov	r0, r3
 8004c14:	f003 f9fa 	bl	800800c <RCCEx_PLL2_Config>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004c1e:	e010      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c24:	3330      	adds	r3, #48	@ 0x30
 8004c26:	4618      	mov	r0, r3
 8004c28:	f003 fa88 	bl	800813c <RCCEx_PLL3_Config>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004c32:	e006      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c3a:	e002      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8004c3c:	bf00      	nop
 8004c3e:	e000      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8004c40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10d      	bne.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004c4a:	4b6b      	ldr	r3, [pc, #428]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004c4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c50:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004c54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c5c:	4a66      	ldr	r2, [pc, #408]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004c5e:	430b      	orrs	r3, r1
 8004c60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c64:	e003      	b.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c6a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8004c6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c76:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004c7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c80:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004c84:	460b      	mov	r3, r1
 8004c86:	4313      	orrs	r3, r2
 8004c88:	d055      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8004c8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c8e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004c92:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004c96:	d031      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8004c98:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004c9c:	d82a      	bhi.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8004c9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ca2:	d02d      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8004ca4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ca8:	d824      	bhi.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8004caa:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004cae:	d029      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8004cb0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004cb4:	d81e      	bhi.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8004cb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cba:	d011      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8004cbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cc0:	d818      	bhi.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d020      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8004cc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cca:	d113      	bne.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ccc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cd0:	3308      	adds	r3, #8
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f003 f99a 	bl	800800c <RCCEx_PLL2_Config>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004cde:	e014      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ce0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ce4:	3330      	adds	r3, #48	@ 0x30
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f003 fa28 	bl	800813c <RCCEx_PLL3_Config>
 8004cec:	4603      	mov	r3, r0
 8004cee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004cf2:	e00a      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004cfa:	e006      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004cfc:	bf00      	nop
 8004cfe:	e004      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004d00:	bf00      	nop
 8004d02:	e002      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004d04:	bf00      	nop
 8004d06:	e000      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004d08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10d      	bne.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8004d12:	4b39      	ldr	r3, [pc, #228]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d18:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004d1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d20:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004d24:	4a34      	ldr	r2, [pc, #208]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004d26:	430b      	orrs	r3, r1
 8004d28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004d2c:	e003      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d32:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8004d36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004d42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d44:	2300      	movs	r3, #0
 8004d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d48:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	d058      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8004d52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d5a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004d5e:	d031      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8004d60:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004d64:	d82a      	bhi.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004d66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d6a:	d02d      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8004d6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d70:	d824      	bhi.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004d72:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d76:	d029      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8004d78:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d7c:	d81e      	bhi.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004d7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d82:	d011      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8004d84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d88:	d818      	bhi.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d020      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8004d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d92:	d113      	bne.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d98:	3308      	adds	r3, #8
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f003 f936 	bl	800800c <RCCEx_PLL2_Config>
 8004da0:	4603      	mov	r3, r0
 8004da2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8004da6:	e014      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004da8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dac:	3330      	adds	r3, #48	@ 0x30
 8004dae:	4618      	mov	r0, r3
 8004db0:	f003 f9c4 	bl	800813c <RCCEx_PLL3_Config>
 8004db4:	4603      	mov	r3, r0
 8004db6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8004dba:	e00a      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004dc2:	e006      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004dc4:	bf00      	nop
 8004dc6:	e004      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004dc8:	bf00      	nop
 8004dca:	e002      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004dcc:	bf00      	nop
 8004dce:	e000      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004dd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dd2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d110      	bne.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8004dda:	4b07      	ldr	r3, [pc, #28]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004de0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004de4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004de8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004dec:	4902      	ldr	r1, [pc, #8]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004df4:	e006      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8004df6:	bf00      	nop
 8004df8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dfc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e00:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004e04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e0c:	2100      	movs	r1, #0
 8004e0e:	6239      	str	r1, [r7, #32]
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e16:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	d055      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8004e20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e28:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004e2c:	d031      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8004e2e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004e32:	d82a      	bhi.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004e34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e38:	d02d      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8004e3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e3e:	d824      	bhi.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004e40:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004e44:	d029      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8004e46:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004e4a:	d81e      	bhi.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004e4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e50:	d011      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8004e52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e56:	d818      	bhi.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d020      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8004e5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e60:	d113      	bne.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e66:	3308      	adds	r3, #8
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f003 f8cf 	bl	800800c <RCCEx_PLL2_Config>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004e74:	e014      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e7a:	3330      	adds	r3, #48	@ 0x30
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f003 f95d 	bl	800813c <RCCEx_PLL3_Config>
 8004e82:	4603      	mov	r3, r0
 8004e84:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004e88:	e00a      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e90:	e006      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8004e92:	bf00      	nop
 8004e94:	e004      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8004e96:	bf00      	nop
 8004e98:	e002      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8004e9a:	bf00      	nop
 8004e9c:	e000      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8004e9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ea0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d10d      	bne.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8004ea8:	4b88      	ldr	r3, [pc, #544]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004eaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004eae:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8004eb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004eb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004eba:	4984      	ldr	r1, [pc, #528]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004ec2:	e003      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ec8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004ecc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed4:	2100      	movs	r1, #0
 8004ed6:	61b9      	str	r1, [r7, #24]
 8004ed8:	f003 0302 	and.w	r3, r3, #2
 8004edc:	61fb      	str	r3, [r7, #28]
 8004ede:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	d03d      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8004ee8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004eec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004ef0:	2b03      	cmp	r3, #3
 8004ef2:	d81c      	bhi.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8004ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8004efc <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8004ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efa:	bf00      	nop
 8004efc:	08004f37 	.word	0x08004f37
 8004f00:	08004f0d 	.word	0x08004f0d
 8004f04:	08004f1b 	.word	0x08004f1b
 8004f08:	08004f37 	.word	0x08004f37
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f0c:	4b6f      	ldr	r3, [pc, #444]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f10:	4a6e      	ldr	r2, [pc, #440]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004f12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f16:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004f18:	e00e      	b.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f1e:	3308      	adds	r3, #8
 8004f20:	4618      	mov	r0, r3
 8004f22:	f003 f873 	bl	800800c <RCCEx_PLL2_Config>
 8004f26:	4603      	mov	r3, r0
 8004f28:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8004f2c:	e004      	b.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f34:	e000      	b.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8004f36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f38:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10d      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004f40:	4b62      	ldr	r3, [pc, #392]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004f42:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f46:	f023 0203 	bic.w	r2, r3, #3
 8004f4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f4e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004f52:	495e      	ldr	r1, [pc, #376]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8004f5a:	e003      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f5c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f60:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004f64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	6139      	str	r1, [r7, #16]
 8004f70:	f003 0304 	and.w	r3, r3, #4
 8004f74:	617b      	str	r3, [r7, #20]
 8004f76:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	d03a      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004f80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f84:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f8c:	d00e      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8004f8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f92:	d815      	bhi.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d017      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8004f98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f9c:	d110      	bne.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f9e:	4b4b      	ldr	r3, [pc, #300]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa2:	4a4a      	ldr	r2, [pc, #296]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004fa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fa8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004faa:	e00e      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004fac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fb0:	3308      	adds	r3, #8
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f003 f82a 	bl	800800c <RCCEx_PLL2_Config>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004fbe:	e004      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004fc6:	e000      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8004fc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10d      	bne.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8004fd2:	4b3e      	ldr	r3, [pc, #248]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004fd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fdc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fe0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004fe4:	4939      	ldr	r1, [pc, #228]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004fec:	e003      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ff2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004ff6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffe:	2100      	movs	r1, #0
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	f003 0310 	and.w	r3, r3, #16
 8005006:	60fb      	str	r3, [r7, #12]
 8005008:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800500c:	460b      	mov	r3, r1
 800500e:	4313      	orrs	r3, r2
 8005010:	d038      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8005012:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005016:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800501a:	2b30      	cmp	r3, #48	@ 0x30
 800501c:	d01b      	beq.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800501e:	2b30      	cmp	r3, #48	@ 0x30
 8005020:	d815      	bhi.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8005022:	2b10      	cmp	r3, #16
 8005024:	d002      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8005026:	2b20      	cmp	r3, #32
 8005028:	d007      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800502a:	e010      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800502c:	4b27      	ldr	r3, [pc, #156]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800502e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005030:	4a26      	ldr	r2, [pc, #152]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005032:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005036:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8005038:	e00e      	b.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800503a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800503e:	3330      	adds	r3, #48	@ 0x30
 8005040:	4618      	mov	r0, r3
 8005042:	f003 f87b 	bl	800813c <RCCEx_PLL3_Config>
 8005046:	4603      	mov	r3, r0
 8005048:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800504c:	e004      	b.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005054:	e000      	b.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8005056:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005058:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10d      	bne.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8005060:	4b1a      	ldr	r3, [pc, #104]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005062:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005066:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800506a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800506e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005072:	4916      	ldr	r1, [pc, #88]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005074:	4313      	orrs	r3, r2
 8005076:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800507a:	e003      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800507c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005080:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005084:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508c:	2100      	movs	r1, #0
 800508e:	6039      	str	r1, [r7, #0]
 8005090:	f003 0308 	and.w	r3, r3, #8
 8005094:	607b      	str	r3, [r7, #4]
 8005096:	e9d7 1200 	ldrd	r1, r2, [r7]
 800509a:	460b      	mov	r3, r1
 800509c:	4313      	orrs	r3, r2
 800509e:	d00c      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80050a0:	4b0a      	ldr	r3, [pc, #40]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80050a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80050a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050ae:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80050b2:	4906      	ldr	r1, [pc, #24]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80050ba:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80050be:	4618      	mov	r0, r3
 80050c0:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80050c4:	46bd      	mov	sp, r7
 80050c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050ca:	bf00      	nop
 80050cc:	44020c00 	.word	0x44020c00

080050d0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b08b      	sub	sp, #44	@ 0x2c
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80050d8:	4bae      	ldr	r3, [pc, #696]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80050da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050e0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80050e2:	4bac      	ldr	r3, [pc, #688]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80050e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e6:	f003 0303 	and.w	r3, r3, #3
 80050ea:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80050ec:	4ba9      	ldr	r3, [pc, #676]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80050ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f0:	0a1b      	lsrs	r3, r3, #8
 80050f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050f6:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80050f8:	4ba6      	ldr	r3, [pc, #664]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	091b      	lsrs	r3, r3, #4
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005104:	4ba3      	ldr	r3, [pc, #652]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005108:	08db      	lsrs	r3, r3, #3
 800510a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	fb02 f303 	mul.w	r3, r2, r3
 8005114:	ee07 3a90 	vmov	s15, r3
 8005118:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800511c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	2b00      	cmp	r3, #0
 8005124:	f000 8126 	beq.w	8005374 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	2b03      	cmp	r3, #3
 800512c:	d053      	beq.n	80051d6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	2b03      	cmp	r3, #3
 8005132:	d86f      	bhi.n	8005214 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d003      	beq.n	8005142 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	2b02      	cmp	r3, #2
 800513e:	d02b      	beq.n	8005198 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005140:	e068      	b.n	8005214 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005142:	4b94      	ldr	r3, [pc, #592]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	08db      	lsrs	r3, r3, #3
 8005148:	f003 0303 	and.w	r3, r3, #3
 800514c:	4a92      	ldr	r2, [pc, #584]	@ (8005398 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800514e:	fa22 f303 	lsr.w	r3, r2, r3
 8005152:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	ee07 3a90 	vmov	s15, r3
 800515a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	ee07 3a90 	vmov	s15, r3
 8005164:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005168:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800516c:	6a3b      	ldr	r3, [r7, #32]
 800516e:	ee07 3a90 	vmov	s15, r3
 8005172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005176:	ed97 6a04 	vldr	s12, [r7, #16]
 800517a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800539c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800517e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005182:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005186:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800518a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800518e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005192:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005196:	e068      	b.n	800526a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005198:	69bb      	ldr	r3, [r7, #24]
 800519a:	ee07 3a90 	vmov	s15, r3
 800519e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051a2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80053a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80051a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051aa:	6a3b      	ldr	r3, [r7, #32]
 80051ac:	ee07 3a90 	vmov	s15, r3
 80051b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051b4:	ed97 6a04 	vldr	s12, [r7, #16]
 80051b8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800539c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80051bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051d0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80051d4:	e049      	b.n	800526a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80051d6:	69bb      	ldr	r3, [r7, #24]
 80051d8:	ee07 3a90 	vmov	s15, r3
 80051dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051e0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80053a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80051e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	ee07 3a90 	vmov	s15, r3
 80051ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051f2:	ed97 6a04 	vldr	s12, [r7, #16]
 80051f6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800539c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80051fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005202:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005206:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800520a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800520e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005212:	e02a      	b.n	800526a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005214:	4b5f      	ldr	r3, [pc, #380]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	08db      	lsrs	r3, r3, #3
 800521a:	f003 0303 	and.w	r3, r3, #3
 800521e:	4a5e      	ldr	r2, [pc, #376]	@ (8005398 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005220:	fa22 f303 	lsr.w	r3, r2, r3
 8005224:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	ee07 3a90 	vmov	s15, r3
 800522c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	ee07 3a90 	vmov	s15, r3
 8005236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800523a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800523e:	6a3b      	ldr	r3, [r7, #32]
 8005240:	ee07 3a90 	vmov	s15, r3
 8005244:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005248:	ed97 6a04 	vldr	s12, [r7, #16]
 800524c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800539c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005250:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005254:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005258:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800525c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005260:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005264:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005268:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800526a:	4b4a      	ldr	r3, [pc, #296]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005272:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005276:	d121      	bne.n	80052bc <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005278:	4b46      	ldr	r3, [pc, #280]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800527a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800527c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d017      	beq.n	80052b4 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005284:	4b43      	ldr	r3, [pc, #268]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005288:	0a5b      	lsrs	r3, r3, #9
 800528a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800528e:	ee07 3a90 	vmov	s15, r3
 8005292:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8005296:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800529a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800529e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80052a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052aa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	601a      	str	r2, [r3, #0]
 80052b2:	e006      	b.n	80052c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	e002      	b.n	80052c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80052c2:	4b34      	ldr	r3, [pc, #208]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052ce:	d121      	bne.n	8005314 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80052d0:	4b30      	ldr	r3, [pc, #192]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80052d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d017      	beq.n	800530c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80052dc:	4b2d      	ldr	r3, [pc, #180]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80052de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052e0:	0c1b      	lsrs	r3, r3, #16
 80052e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052e6:	ee07 3a90 	vmov	s15, r3
 80052ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80052ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052f2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80052f6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80052fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005302:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	605a      	str	r2, [r3, #4]
 800530a:	e006      	b.n	800531a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	605a      	str	r2, [r3, #4]
 8005312:	e002      	b.n	800531a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800531a:	4b1e      	ldr	r3, [pc, #120]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005322:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005326:	d121      	bne.n	800536c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005328:	4b1a      	ldr	r3, [pc, #104]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800532a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800532c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d017      	beq.n	8005364 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005334:	4b17      	ldr	r3, [pc, #92]	@ (8005394 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005338:	0e1b      	lsrs	r3, r3, #24
 800533a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800533e:	ee07 3a90 	vmov	s15, r3
 8005342:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8005346:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800534a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800534e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005352:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005356:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800535a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005362:	e010      	b.n	8005386 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	609a      	str	r2, [r3, #8]
}
 800536a:	e00c      	b.n	8005386 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	609a      	str	r2, [r3, #8]
}
 8005372:	e008      	b.n	8005386 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	609a      	str	r2, [r3, #8]
}
 8005386:	bf00      	nop
 8005388:	372c      	adds	r7, #44	@ 0x2c
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	44020c00 	.word	0x44020c00
 8005398:	03d09000 	.word	0x03d09000
 800539c:	46000000 	.word	0x46000000
 80053a0:	4a742400 	.word	0x4a742400
 80053a4:	4bbebc20 	.word	0x4bbebc20

080053a8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b08b      	sub	sp, #44	@ 0x2c
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80053b0:	4bae      	ldr	r3, [pc, #696]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80053b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053b8:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80053ba:	4bac      	ldr	r3, [pc, #688]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80053bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053be:	f003 0303 	and.w	r3, r3, #3
 80053c2:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80053c4:	4ba9      	ldr	r3, [pc, #676]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80053c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c8:	0a1b      	lsrs	r3, r3, #8
 80053ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053ce:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80053d0:	4ba6      	ldr	r3, [pc, #664]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80053d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d4:	091b      	lsrs	r3, r3, #4
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80053dc:	4ba3      	ldr	r3, [pc, #652]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80053de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e0:	08db      	lsrs	r3, r3, #3
 80053e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	fb02 f303 	mul.w	r3, r2, r3
 80053ec:	ee07 3a90 	vmov	s15, r3
 80053f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053f4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 8126 	beq.w	800564c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	2b03      	cmp	r3, #3
 8005404:	d053      	beq.n	80054ae <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	2b03      	cmp	r3, #3
 800540a:	d86f      	bhi.n	80054ec <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	2b01      	cmp	r3, #1
 8005410:	d003      	beq.n	800541a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	2b02      	cmp	r3, #2
 8005416:	d02b      	beq.n	8005470 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005418:	e068      	b.n	80054ec <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800541a:	4b94      	ldr	r3, [pc, #592]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	08db      	lsrs	r3, r3, #3
 8005420:	f003 0303 	and.w	r3, r3, #3
 8005424:	4a92      	ldr	r2, [pc, #584]	@ (8005670 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005426:	fa22 f303 	lsr.w	r3, r2, r3
 800542a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	ee07 3a90 	vmov	s15, r3
 8005432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	ee07 3a90 	vmov	s15, r3
 800543c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005440:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	ee07 3a90 	vmov	s15, r3
 800544a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800544e:	ed97 6a04 	vldr	s12, [r7, #16]
 8005452:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005674 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800545a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800545e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800546a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800546e:	e068      	b.n	8005542 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	ee07 3a90 	vmov	s15, r3
 8005476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800547a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005678 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800547e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005482:	6a3b      	ldr	r3, [r7, #32]
 8005484:	ee07 3a90 	vmov	s15, r3
 8005488:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800548c:	ed97 6a04 	vldr	s12, [r7, #16]
 8005490:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005674 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005494:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005498:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800549c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054a8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80054ac:	e049      	b.n	8005542 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	ee07 3a90 	vmov	s15, r3
 80054b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054b8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800567c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80054bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054c0:	6a3b      	ldr	r3, [r7, #32]
 80054c2:	ee07 3a90 	vmov	s15, r3
 80054c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054ca:	ed97 6a04 	vldr	s12, [r7, #16]
 80054ce:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005674 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80054d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054e6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80054ea:	e02a      	b.n	8005542 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80054ec:	4b5f      	ldr	r3, [pc, #380]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	08db      	lsrs	r3, r3, #3
 80054f2:	f003 0303 	and.w	r3, r3, #3
 80054f6:	4a5e      	ldr	r2, [pc, #376]	@ (8005670 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80054f8:	fa22 f303 	lsr.w	r3, r2, r3
 80054fc:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	ee07 3a90 	vmov	s15, r3
 8005504:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	ee07 3a90 	vmov	s15, r3
 800550e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005516:	6a3b      	ldr	r3, [r7, #32]
 8005518:	ee07 3a90 	vmov	s15, r3
 800551c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005520:	ed97 6a04 	vldr	s12, [r7, #16]
 8005524:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005674 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005528:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800552c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005530:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005534:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800553c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005540:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005542:	4b4a      	ldr	r3, [pc, #296]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800554a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800554e:	d121      	bne.n	8005594 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005550:	4b46      	ldr	r3, [pc, #280]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005554:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d017      	beq.n	800558c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800555c:	4b43      	ldr	r3, [pc, #268]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800555e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005560:	0a5b      	lsrs	r3, r3, #9
 8005562:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005566:	ee07 3a90 	vmov	s15, r3
 800556a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800556e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005572:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005576:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800557a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800557e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005582:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	601a      	str	r2, [r3, #0]
 800558a:	e006      	b.n	800559a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	e002      	b.n	800559a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800559a:	4b34      	ldr	r3, [pc, #208]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055a6:	d121      	bne.n	80055ec <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80055a8:	4b30      	ldr	r3, [pc, #192]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80055aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d017      	beq.n	80055e4 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80055b4:	4b2d      	ldr	r3, [pc, #180]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80055b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b8:	0c1b      	lsrs	r3, r3, #16
 80055ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055be:	ee07 3a90 	vmov	s15, r3
 80055c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80055c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055ca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80055ce:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80055d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055da:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	605a      	str	r2, [r3, #4]
 80055e2:	e006      	b.n	80055f2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	605a      	str	r2, [r3, #4]
 80055ea:	e002      	b.n	80055f2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80055f2:	4b1e      	ldr	r3, [pc, #120]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055fe:	d121      	bne.n	8005644 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005600:	4b1a      	ldr	r3, [pc, #104]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005604:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d017      	beq.n	800563c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800560c:	4b17      	ldr	r3, [pc, #92]	@ (800566c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800560e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005610:	0e1b      	lsrs	r3, r3, #24
 8005612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005616:	ee07 3a90 	vmov	s15, r3
 800561a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800561e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005622:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005626:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800562a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800562e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005632:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800563a:	e010      	b.n	800565e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	609a      	str	r2, [r3, #8]
}
 8005642:	e00c      	b.n	800565e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	609a      	str	r2, [r3, #8]
}
 800564a:	e008      	b.n	800565e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	609a      	str	r2, [r3, #8]
}
 800565e:	bf00      	nop
 8005660:	372c      	adds	r7, #44	@ 0x2c
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	44020c00 	.word	0x44020c00
 8005670:	03d09000 	.word	0x03d09000
 8005674:	46000000 	.word	0x46000000
 8005678:	4a742400 	.word	0x4a742400
 800567c:	4bbebc20 	.word	0x4bbebc20

08005680 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8005680:	b480      	push	{r7}
 8005682:	b08b      	sub	sp, #44	@ 0x2c
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8005688:	4bae      	ldr	r3, [pc, #696]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800568a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800568c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005690:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8005692:	4bac      	ldr	r3, [pc, #688]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005696:	f003 0303 	and.w	r3, r3, #3
 800569a:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800569c:	4ba9      	ldr	r3, [pc, #676]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800569e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056a0:	0a1b      	lsrs	r3, r3, #8
 80056a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056a6:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80056a8:	4ba6      	ldr	r3, [pc, #664]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80056aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ac:	091b      	lsrs	r3, r3, #4
 80056ae:	f003 0301 	and.w	r3, r3, #1
 80056b2:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80056b4:	4ba3      	ldr	r3, [pc, #652]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80056b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056b8:	08db      	lsrs	r3, r3, #3
 80056ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	fb02 f303 	mul.w	r3, r2, r3
 80056c4:	ee07 3a90 	vmov	s15, r3
 80056c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056cc:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f000 8126 	beq.w	8005924 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	2b03      	cmp	r3, #3
 80056dc:	d053      	beq.n	8005786 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	2b03      	cmp	r3, #3
 80056e2:	d86f      	bhi.n	80057c4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d003      	beq.n	80056f2 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d02b      	beq.n	8005748 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80056f0:	e068      	b.n	80057c4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80056f2:	4b94      	ldr	r3, [pc, #592]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	08db      	lsrs	r3, r3, #3
 80056f8:	f003 0303 	and.w	r3, r3, #3
 80056fc:	4a92      	ldr	r2, [pc, #584]	@ (8005948 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80056fe:	fa22 f303 	lsr.w	r3, r2, r3
 8005702:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	ee07 3a90 	vmov	s15, r3
 800570a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	ee07 3a90 	vmov	s15, r3
 8005714:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005718:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800571c:	6a3b      	ldr	r3, [r7, #32]
 800571e:	ee07 3a90 	vmov	s15, r3
 8005722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005726:	ed97 6a04 	vldr	s12, [r7, #16]
 800572a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800594c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800572e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800573a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800573e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005742:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005746:	e068      	b.n	800581a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	ee07 3a90 	vmov	s15, r3
 800574e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005752:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005950 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8005756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800575a:	6a3b      	ldr	r3, [r7, #32]
 800575c:	ee07 3a90 	vmov	s15, r3
 8005760:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005764:	ed97 6a04 	vldr	s12, [r7, #16]
 8005768:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800594c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800576c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005770:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005774:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005778:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800577c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005780:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005784:	e049      	b.n	800581a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	ee07 3a90 	vmov	s15, r3
 800578c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005790:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005954 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8005794:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005798:	6a3b      	ldr	r3, [r7, #32]
 800579a:	ee07 3a90 	vmov	s15, r3
 800579e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057a2:	ed97 6a04 	vldr	s12, [r7, #16]
 80057a6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800594c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80057aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80057c2:	e02a      	b.n	800581a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80057c4:	4b5f      	ldr	r3, [pc, #380]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	08db      	lsrs	r3, r3, #3
 80057ca:	f003 0303 	and.w	r3, r3, #3
 80057ce:	4a5e      	ldr	r2, [pc, #376]	@ (8005948 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80057d0:	fa22 f303 	lsr.w	r3, r2, r3
 80057d4:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	ee07 3a90 	vmov	s15, r3
 80057dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	ee07 3a90 	vmov	s15, r3
 80057e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	ee07 3a90 	vmov	s15, r3
 80057f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057f8:	ed97 6a04 	vldr	s12, [r7, #16]
 80057fc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800594c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8005800:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005804:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005808:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800580c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005814:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005818:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800581a:	4b4a      	ldr	r3, [pc, #296]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005822:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005826:	d121      	bne.n	800586c <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8005828:	4b46      	ldr	r3, [pc, #280]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800582a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005830:	2b00      	cmp	r3, #0
 8005832:	d017      	beq.n	8005864 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005834:	4b43      	ldr	r3, [pc, #268]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005838:	0a5b      	lsrs	r3, r3, #9
 800583a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800583e:	ee07 3a90 	vmov	s15, r3
 8005842:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8005846:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800584a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800584e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005852:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005856:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800585a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	601a      	str	r2, [r3, #0]
 8005862:	e006      	b.n	8005872 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	601a      	str	r2, [r3, #0]
 800586a:	e002      	b.n	8005872 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005872:	4b34      	ldr	r3, [pc, #208]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800587a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800587e:	d121      	bne.n	80058c4 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8005880:	4b30      	ldr	r3, [pc, #192]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005884:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d017      	beq.n	80058bc <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800588c:	4b2d      	ldr	r3, [pc, #180]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800588e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005890:	0c1b      	lsrs	r3, r3, #16
 8005892:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005896:	ee07 3a90 	vmov	s15, r3
 800589a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800589e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058a2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80058a6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80058aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058b2:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	605a      	str	r2, [r3, #4]
 80058ba:	e006      	b.n	80058ca <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	605a      	str	r2, [r3, #4]
 80058c2:	e002      	b.n	80058ca <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80058ca:	4b1e      	ldr	r3, [pc, #120]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058d6:	d121      	bne.n	800591c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80058d8:	4b1a      	ldr	r3, [pc, #104]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80058da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d017      	beq.n	8005914 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80058e4:	4b17      	ldr	r3, [pc, #92]	@ (8005944 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80058e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e8:	0e1b      	lsrs	r3, r3, #24
 80058ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058ee:	ee07 3a90 	vmov	s15, r3
 80058f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80058f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058fa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80058fe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005902:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005906:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800590a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8005912:	e010      	b.n	8005936 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	609a      	str	r2, [r3, #8]
}
 800591a:	e00c      	b.n	8005936 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	609a      	str	r2, [r3, #8]
}
 8005922:	e008      	b.n	8005936 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	609a      	str	r2, [r3, #8]
}
 8005936:	bf00      	nop
 8005938:	372c      	adds	r7, #44	@ 0x2c
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	44020c00 	.word	0x44020c00
 8005948:	03d09000 	.word	0x03d09000
 800594c:	46000000 	.word	0x46000000
 8005950:	4a742400 	.word	0x4a742400
 8005954:	4bbebc20 	.word	0x4bbebc20

08005958 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005958:	b590      	push	{r4, r7, lr}
 800595a:	b08f      	sub	sp, #60	@ 0x3c
 800595c:	af00      	add	r7, sp, #0
 800595e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005962:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005966:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800596a:	4321      	orrs	r1, r4
 800596c:	d150      	bne.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800596e:	4b26      	ldr	r3, [pc, #152]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005970:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005974:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005978:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800597a:	4b23      	ldr	r3, [pc, #140]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800597c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005980:	f003 0302 	and.w	r3, r3, #2
 8005984:	2b02      	cmp	r3, #2
 8005986:	d108      	bne.n	800599a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800598e:	d104      	bne.n	800599a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005990:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005994:	637b      	str	r3, [r7, #52]	@ 0x34
 8005996:	f002 bb2a 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800599a:	4b1b      	ldr	r3, [pc, #108]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800599c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059a8:	d108      	bne.n	80059bc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80059aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059b0:	d104      	bne.n	80059bc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80059b2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80059b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80059b8:	f002 bb19 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80059bc:	4b12      	ldr	r3, [pc, #72]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059c8:	d119      	bne.n	80059fe <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80059ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059d0:	d115      	bne.n	80059fe <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80059d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80059d4:	69db      	ldr	r3, [r3, #28]
 80059d6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80059da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059de:	d30a      	bcc.n	80059f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80059e0:	4b09      	ldr	r3, [pc, #36]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	0a1b      	lsrs	r3, r3, #8
 80059e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80059ea:	4a08      	ldr	r2, [pc, #32]	@ (8005a0c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80059ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80059f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80059f2:	f002 bafc 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 80059f6:	2300      	movs	r3, #0
 80059f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80059fa:	f002 baf8 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80059fe:	2300      	movs	r3, #0
 8005a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a02:	f002 baf4 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005a06:	bf00      	nop
 8005a08:	44020c00 	.word	0x44020c00
 8005a0c:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8005a10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a14:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8005a18:	ea50 0104 	orrs.w	r1, r0, r4
 8005a1c:	f001 8275 	beq.w	8006f0a <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8005a20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a24:	2801      	cmp	r0, #1
 8005a26:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8005a2a:	f082 82dd 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005a2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a32:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8005a36:	ea50 0104 	orrs.w	r1, r0, r4
 8005a3a:	f001 816c 	beq.w	8006d16 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8005a3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a42:	2801      	cmp	r0, #1
 8005a44:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8005a48:	f082 82ce 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005a4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a50:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8005a54:	ea50 0104 	orrs.w	r1, r0, r4
 8005a58:	f001 8602 	beq.w	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8005a5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a60:	2801      	cmp	r0, #1
 8005a62:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8005a66:	f082 82bf 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005a6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a6e:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8005a72:	ea50 0104 	orrs.w	r1, r0, r4
 8005a76:	f001 854c 	beq.w	8007512 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8005a7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a7e:	2801      	cmp	r0, #1
 8005a80:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8005a84:	f082 82b0 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005a88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a8c:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8005a90:	ea50 0104 	orrs.w	r1, r0, r4
 8005a94:	f001 849e 	beq.w	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8005a98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a9c:	2801      	cmp	r0, #1
 8005a9e:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8005aa2:	f082 82a1 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005aa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005aaa:	f1a1 0420 	sub.w	r4, r1, #32
 8005aae:	ea50 0104 	orrs.w	r1, r0, r4
 8005ab2:	f001 83e8 	beq.w	8007286 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8005ab6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005aba:	2801      	cmp	r0, #1
 8005abc:	f171 0120 	sbcs.w	r1, r1, #32
 8005ac0:	f082 8292 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005ac4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ac8:	f1a1 0410 	sub.w	r4, r1, #16
 8005acc:	ea50 0104 	orrs.w	r1, r0, r4
 8005ad0:	f002 8256 	beq.w	8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8005ad4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ad8:	2801      	cmp	r0, #1
 8005ada:	f171 0110 	sbcs.w	r1, r1, #16
 8005ade:	f082 8283 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005ae2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ae6:	f1a1 0408 	sub.w	r4, r1, #8
 8005aea:	ea50 0104 	orrs.w	r1, r0, r4
 8005aee:	f002 81cc 	beq.w	8007e8a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8005af2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005af6:	2801      	cmp	r0, #1
 8005af8:	f171 0108 	sbcs.w	r1, r1, #8
 8005afc:	f082 8274 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005b00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b04:	1f0c      	subs	r4, r1, #4
 8005b06:	ea50 0104 	orrs.w	r1, r0, r4
 8005b0a:	f001 8648 	beq.w	800779e <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8005b0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b12:	2801      	cmp	r0, #1
 8005b14:	f171 0104 	sbcs.w	r1, r1, #4
 8005b18:	f082 8266 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005b1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b20:	1e8c      	subs	r4, r1, #2
 8005b22:	ea50 0104 	orrs.w	r1, r0, r4
 8005b26:	f002 8143 	beq.w	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8005b2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b2e:	2801      	cmp	r0, #1
 8005b30:	f171 0102 	sbcs.w	r1, r1, #2
 8005b34:	f082 8258 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005b38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b3c:	1e4c      	subs	r4, r1, #1
 8005b3e:	ea50 0104 	orrs.w	r1, r0, r4
 8005b42:	f002 80ce 	beq.w	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8005b46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b4a:	2801      	cmp	r0, #1
 8005b4c:	f171 0101 	sbcs.w	r1, r1, #1
 8005b50:	f082 824a 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005b54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b58:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8005b5c:	4321      	orrs	r1, r4
 8005b5e:	f002 8059 	beq.w	8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8005b62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b66:	4cd9      	ldr	r4, [pc, #868]	@ (8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8005b68:	42a0      	cmp	r0, r4
 8005b6a:	f171 0100 	sbcs.w	r1, r1, #0
 8005b6e:	f082 823b 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005b72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b76:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8005b7a:	4321      	orrs	r1, r4
 8005b7c:	f001 87d9 	beq.w	8007b32 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8005b80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b84:	4cd2      	ldr	r4, [pc, #840]	@ (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8005b86:	42a0      	cmp	r0, r4
 8005b88:	f171 0100 	sbcs.w	r1, r1, #0
 8005b8c:	f082 822c 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005b90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b94:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8005b98:	4321      	orrs	r1, r4
 8005b9a:	f001 8751 	beq.w	8007a40 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8005b9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ba2:	4ccc      	ldr	r4, [pc, #816]	@ (8005ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8005ba4:	42a0      	cmp	r0, r4
 8005ba6:	f171 0100 	sbcs.w	r1, r1, #0
 8005baa:	f082 821d 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005bae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005bb2:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8005bb6:	4321      	orrs	r1, r4
 8005bb8:	f001 869a 	beq.w	80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8005bbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005bc0:	4cc5      	ldr	r4, [pc, #788]	@ (8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8005bc2:	42a0      	cmp	r0, r4
 8005bc4:	f171 0100 	sbcs.w	r1, r1, #0
 8005bc8:	f082 820e 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005bcc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005bd0:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8005bd4:	4321      	orrs	r1, r4
 8005bd6:	f001 8612 	beq.w	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8005bda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005bde:	4cbf      	ldr	r4, [pc, #764]	@ (8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8005be0:	42a0      	cmp	r0, r4
 8005be2:	f171 0100 	sbcs.w	r1, r1, #0
 8005be6:	f082 81ff 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005bea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005bee:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8005bf2:	4321      	orrs	r1, r4
 8005bf4:	f002 817e 	beq.w	8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8005bf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005bfc:	4cb8      	ldr	r4, [pc, #736]	@ (8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005bfe:	42a0      	cmp	r0, r4
 8005c00:	f171 0100 	sbcs.w	r1, r1, #0
 8005c04:	f082 81f0 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005c08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c0c:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8005c10:	4321      	orrs	r1, r4
 8005c12:	f000 829e 	beq.w	8006152 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8005c16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c1a:	4cb2      	ldr	r4, [pc, #712]	@ (8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005c1c:	42a0      	cmp	r0, r4
 8005c1e:	f171 0100 	sbcs.w	r1, r1, #0
 8005c22:	f082 81e1 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005c26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c2a:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8005c2e:	4321      	orrs	r1, r4
 8005c30:	f000 826d 	beq.w	800610e <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8005c34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c38:	4cab      	ldr	r4, [pc, #684]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005c3a:	42a0      	cmp	r0, r4
 8005c3c:	f171 0100 	sbcs.w	r1, r1, #0
 8005c40:	f082 81d2 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005c44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c48:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8005c4c:	4321      	orrs	r1, r4
 8005c4e:	f001 800d 	beq.w	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8005c52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c56:	4ca5      	ldr	r4, [pc, #660]	@ (8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8005c58:	42a0      	cmp	r0, r4
 8005c5a:	f171 0100 	sbcs.w	r1, r1, #0
 8005c5e:	f082 81c3 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005c62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c66:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8005c6a:	4321      	orrs	r1, r4
 8005c6c:	f000 81d0 	beq.w	8006010 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8005c70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c74:	4c9e      	ldr	r4, [pc, #632]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005c76:	42a0      	cmp	r0, r4
 8005c78:	f171 0100 	sbcs.w	r1, r1, #0
 8005c7c:	f082 81b4 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005c80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c84:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8005c88:	4321      	orrs	r1, r4
 8005c8a:	f000 8142 	beq.w	8005f12 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8005c8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c92:	4c98      	ldr	r4, [pc, #608]	@ (8005ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005c94:	42a0      	cmp	r0, r4
 8005c96:	f171 0100 	sbcs.w	r1, r1, #0
 8005c9a:	f082 81a5 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005c9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ca2:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8005ca6:	4321      	orrs	r1, r4
 8005ca8:	f001 824e 	beq.w	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8005cac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005cb0:	4c91      	ldr	r4, [pc, #580]	@ (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8005cb2:	42a0      	cmp	r0, r4
 8005cb4:	f171 0100 	sbcs.w	r1, r1, #0
 8005cb8:	f082 8196 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005cbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005cc0:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8005cc4:	4321      	orrs	r1, r4
 8005cc6:	f001 8197 	beq.w	8006ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8005cca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005cce:	4c8b      	ldr	r4, [pc, #556]	@ (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005cd0:	42a0      	cmp	r0, r4
 8005cd2:	f171 0100 	sbcs.w	r1, r1, #0
 8005cd6:	f082 8187 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005cda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005cde:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8005ce2:	4321      	orrs	r1, r4
 8005ce4:	f001 8154 	beq.w	8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8005ce8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005cec:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8005cf0:	f171 0100 	sbcs.w	r1, r1, #0
 8005cf4:	f082 8178 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005cf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005cfc:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8005d00:	4321      	orrs	r1, r4
 8005d02:	f001 80b7 	beq.w	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8005d06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d0a:	f248 0401 	movw	r4, #32769	@ 0x8001
 8005d0e:	42a0      	cmp	r0, r4
 8005d10:	f171 0100 	sbcs.w	r1, r1, #0
 8005d14:	f082 8168 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005d18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d1c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8005d20:	4321      	orrs	r1, r4
 8005d22:	f001 8064 	beq.w	8006dee <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8005d26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d2a:	f244 0401 	movw	r4, #16385	@ 0x4001
 8005d2e:	42a0      	cmp	r0, r4
 8005d30:	f171 0100 	sbcs.w	r1, r1, #0
 8005d34:	f082 8158 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005d38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d3c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8005d40:	4321      	orrs	r1, r4
 8005d42:	f001 8011 	beq.w	8006d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8005d46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d4a:	f242 0401 	movw	r4, #8193	@ 0x2001
 8005d4e:	42a0      	cmp	r0, r4
 8005d50:	f171 0100 	sbcs.w	r1, r1, #0
 8005d54:	f082 8148 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005d58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d5c:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8005d60:	4321      	orrs	r1, r4
 8005d62:	f000 871e 	beq.w	8006ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8005d66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d6a:	f241 0401 	movw	r4, #4097	@ 0x1001
 8005d6e:	42a0      	cmp	r0, r4
 8005d70:	f171 0100 	sbcs.w	r1, r1, #0
 8005d74:	f082 8138 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005d78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d7c:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8005d80:	4321      	orrs	r1, r4
 8005d82:	f000 86a8 	beq.w	8006ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8005d86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d8a:	f640 0401 	movw	r4, #2049	@ 0x801
 8005d8e:	42a0      	cmp	r0, r4
 8005d90:	f171 0100 	sbcs.w	r1, r1, #0
 8005d94:	f082 8128 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005d98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d9c:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8005da0:	4321      	orrs	r1, r4
 8005da2:	f000 8632 	beq.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8005da6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005daa:	f240 4401 	movw	r4, #1025	@ 0x401
 8005dae:	42a0      	cmp	r0, r4
 8005db0:	f171 0100 	sbcs.w	r1, r1, #0
 8005db4:	f082 8118 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005db8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005dbc:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8005dc0:	4321      	orrs	r1, r4
 8005dc2:	f000 85b0 	beq.w	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8005dc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005dca:	f240 2401 	movw	r4, #513	@ 0x201
 8005dce:	42a0      	cmp	r0, r4
 8005dd0:	f171 0100 	sbcs.w	r1, r1, #0
 8005dd4:	f082 8108 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005dd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ddc:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8005de0:	4321      	orrs	r1, r4
 8005de2:	f000 8535 	beq.w	8006850 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8005de6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005dea:	f240 1401 	movw	r4, #257	@ 0x101
 8005dee:	42a0      	cmp	r0, r4
 8005df0:	f171 0100 	sbcs.w	r1, r1, #0
 8005df4:	f082 80f8 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005df8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005dfc:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8005e00:	4321      	orrs	r1, r4
 8005e02:	f000 84ba 	beq.w	800677a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8005e06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e0a:	2881      	cmp	r0, #129	@ 0x81
 8005e0c:	f171 0100 	sbcs.w	r1, r1, #0
 8005e10:	f082 80ea 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005e14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e18:	2821      	cmp	r0, #33	@ 0x21
 8005e1a:	f171 0100 	sbcs.w	r1, r1, #0
 8005e1e:	d26f      	bcs.n	8005f00 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005e20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e24:	4301      	orrs	r1, r0
 8005e26:	f002 80df 	beq.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005e2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e2e:	1e42      	subs	r2, r0, #1
 8005e30:	f141 33ff 	adc.w	r3, r1, #4294967295
 8005e34:	2a20      	cmp	r2, #32
 8005e36:	f173 0100 	sbcs.w	r1, r3, #0
 8005e3a:	f082 80d5 	bcs.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005e3e:	2a1f      	cmp	r2, #31
 8005e40:	f202 80d2 	bhi.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005e44:	a101      	add	r1, pc, #4	@ (adr r1, 8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8005e46:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005e4a:	bf00      	nop
 8005e4c:	080061ad 	.word	0x080061ad
 8005e50:	08006279 	.word	0x08006279
 8005e54:	08007fe9 	.word	0x08007fe9
 8005e58:	08006339 	.word	0x08006339
 8005e5c:	08007fe9 	.word	0x08007fe9
 8005e60:	08007fe9 	.word	0x08007fe9
 8005e64:	08007fe9 	.word	0x08007fe9
 8005e68:	08006409 	.word	0x08006409
 8005e6c:	08007fe9 	.word	0x08007fe9
 8005e70:	08007fe9 	.word	0x08007fe9
 8005e74:	08007fe9 	.word	0x08007fe9
 8005e78:	08007fe9 	.word	0x08007fe9
 8005e7c:	08007fe9 	.word	0x08007fe9
 8005e80:	08007fe9 	.word	0x08007fe9
 8005e84:	08007fe9 	.word	0x08007fe9
 8005e88:	080064eb 	.word	0x080064eb
 8005e8c:	08007fe9 	.word	0x08007fe9
 8005e90:	08007fe9 	.word	0x08007fe9
 8005e94:	08007fe9 	.word	0x08007fe9
 8005e98:	08007fe9 	.word	0x08007fe9
 8005e9c:	08007fe9 	.word	0x08007fe9
 8005ea0:	08007fe9 	.word	0x08007fe9
 8005ea4:	08007fe9 	.word	0x08007fe9
 8005ea8:	08007fe9 	.word	0x08007fe9
 8005eac:	08007fe9 	.word	0x08007fe9
 8005eb0:	08007fe9 	.word	0x08007fe9
 8005eb4:	08007fe9 	.word	0x08007fe9
 8005eb8:	08007fe9 	.word	0x08007fe9
 8005ebc:	08007fe9 	.word	0x08007fe9
 8005ec0:	08007fe9 	.word	0x08007fe9
 8005ec4:	08007fe9 	.word	0x08007fe9
 8005ec8:	080065c1 	.word	0x080065c1
 8005ecc:	80000001 	.word	0x80000001
 8005ed0:	40000001 	.word	0x40000001
 8005ed4:	20000001 	.word	0x20000001
 8005ed8:	10000001 	.word	0x10000001
 8005edc:	08000001 	.word	0x08000001
 8005ee0:	04000001 	.word	0x04000001
 8005ee4:	00800001 	.word	0x00800001
 8005ee8:	00400001 	.word	0x00400001
 8005eec:	00200001 	.word	0x00200001
 8005ef0:	00100001 	.word	0x00100001
 8005ef4:	00080001 	.word	0x00080001
 8005ef8:	00040001 	.word	0x00040001
 8005efc:	00020001 	.word	0x00020001
 8005f00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f04:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8005f08:	430b      	orrs	r3, r1
 8005f0a:	f000 83c4 	beq.w	8006696 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8005f0e:	f002 b86b 	b.w	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005f12:	4ba1      	ldr	r3, [pc, #644]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005f14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f18:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005f1c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8005f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f20:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f24:	d036      	beq.n	8005f94 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8005f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f28:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f2c:	d86b      	bhi.n	8006006 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f30:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f34:	d02b      	beq.n	8005f8e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8005f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f38:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f3c:	d863      	bhi.n	8006006 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8005f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f44:	d01b      	beq.n	8005f7e <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8005f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f4c:	d85b      	bhi.n	8006006 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8005f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d004      	beq.n	8005f5e <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8005f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f5a:	d008      	beq.n	8005f6e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8005f5c:	e053      	b.n	8006006 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f5e:	f107 0320 	add.w	r3, r7, #32
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7ff f8b4 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005f6c:	e04e      	b.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f6e:	f107 0314 	add.w	r3, r7, #20
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7ff fa18 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005f7c:	e046      	b.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f7e:	f107 0308 	add.w	r3, r7, #8
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7ff fb7c 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005f8c:	e03e      	b.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005f8e:	4b83      	ldr	r3, [pc, #524]	@ (800619c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8005f90:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005f92:	e03b      	b.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005f94:	4b80      	ldr	r3, [pc, #512]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005f96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f9a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005fa0:	4b7d      	ldr	r3, [pc, #500]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0302 	and.w	r3, r3, #2
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d10c      	bne.n	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8005fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d109      	bne.n	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005fb2:	4b79      	ldr	r3, [pc, #484]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	08db      	lsrs	r3, r3, #3
 8005fb8:	f003 0303 	and.w	r3, r3, #3
 8005fbc:	4a78      	ldr	r2, [pc, #480]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8005fbe:	fa22 f303 	lsr.w	r3, r2, r3
 8005fc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fc4:	e01e      	b.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005fc6:	4b74      	ldr	r3, [pc, #464]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fd2:	d106      	bne.n	8005fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fda:	d102      	bne.n	8005fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005fdc:	4b71      	ldr	r3, [pc, #452]	@ (80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8005fde:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fe0:	e010      	b.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005fe2:	4b6d      	ldr	r3, [pc, #436]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005fee:	d106      	bne.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8005ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ff6:	d102      	bne.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005ff8:	4b6b      	ldr	r3, [pc, #428]	@ (80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8005ffa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ffc:	e002      	b.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8005ffe:	2300      	movs	r3, #0
 8006000:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006002:	e003      	b.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8006004:	e002      	b.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8006006:	2300      	movs	r3, #0
 8006008:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800600a:	bf00      	nop
          }
        }
        break;
 800600c:	f001 bfef 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006010:	4b61      	ldr	r3, [pc, #388]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006012:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006016:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800601a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800601c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800601e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006022:	d036      	beq.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8006024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006026:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800602a:	d86b      	bhi.n	8006104 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800602c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006032:	d02b      	beq.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8006034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006036:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800603a:	d863      	bhi.n	8006104 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800603c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006042:	d01b      	beq.n	800607c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006046:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800604a:	d85b      	bhi.n	8006104 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800604c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604e:	2b00      	cmp	r3, #0
 8006050:	d004      	beq.n	800605c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8006052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006054:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006058:	d008      	beq.n	800606c <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800605a:	e053      	b.n	8006104 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800605c:	f107 0320 	add.w	r3, r7, #32
 8006060:	4618      	mov	r0, r3
 8006062:	f7ff f835 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006068:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800606a:	e04e      	b.n	800610a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800606c:	f107 0314 	add.w	r3, r7, #20
 8006070:	4618      	mov	r0, r3
 8006072:	f7ff f999 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800607a:	e046      	b.n	800610a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800607c:	f107 0308 	add.w	r3, r7, #8
 8006080:	4618      	mov	r0, r3
 8006082:	f7ff fafd 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800608a:	e03e      	b.n	800610a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800608c:	4b43      	ldr	r3, [pc, #268]	@ (800619c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800608e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006090:	e03b      	b.n	800610a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006092:	4b41      	ldr	r3, [pc, #260]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006094:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006098:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800609c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800609e:	4b3e      	ldr	r3, [pc, #248]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0302 	and.w	r3, r3, #2
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d10c      	bne.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80060aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d109      	bne.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80060b0:	4b39      	ldr	r3, [pc, #228]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	08db      	lsrs	r3, r3, #3
 80060b6:	f003 0303 	and.w	r3, r3, #3
 80060ba:	4a39      	ldr	r2, [pc, #228]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80060bc:	fa22 f303 	lsr.w	r3, r2, r3
 80060c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80060c2:	e01e      	b.n	8006102 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80060c4:	4b34      	ldr	r3, [pc, #208]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060d0:	d106      	bne.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80060d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060d8:	d102      	bne.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80060da:	4b32      	ldr	r3, [pc, #200]	@ (80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80060dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80060de:	e010      	b.n	8006102 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80060e0:	4b2d      	ldr	r3, [pc, #180]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060ec:	d106      	bne.n	80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 80060ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060f4:	d102      	bne.n	80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80060f6:	4b2c      	ldr	r3, [pc, #176]	@ (80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80060f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80060fa:	e002      	b.n	8006102 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80060fc:	2300      	movs	r3, #0
 80060fe:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006100:	e003      	b.n	800610a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8006102:	e002      	b.n	800610a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8006104:	2300      	movs	r3, #0
 8006106:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006108:	bf00      	nop
          }
        }
        break;
 800610a:	f001 bf70 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800610e:	4b22      	ldr	r3, [pc, #136]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006110:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006118:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800611a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800611c:	2b00      	cmp	r3, #0
 800611e:	d108      	bne.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006120:	f107 0320 	add.w	r3, r7, #32
 8006124:	4618      	mov	r0, r3
 8006126:	f7fe ffd3 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800612a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800612e:	f001 bf5e 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8006132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006134:	2b40      	cmp	r3, #64	@ 0x40
 8006136:	d108      	bne.n	800614a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006138:	f107 0314 	add.w	r3, r7, #20
 800613c:	4618      	mov	r0, r3
 800613e:	f7ff f933 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006146:	f001 bf52 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800614a:	2300      	movs	r3, #0
 800614c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800614e:	f001 bf4e 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8006152:	4b11      	ldr	r3, [pc, #68]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006154:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800615c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800615e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006160:	2b00      	cmp	r3, #0
 8006162:	d108      	bne.n	8006176 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006164:	f107 0320 	add.w	r3, r7, #32
 8006168:	4618      	mov	r0, r3
 800616a:	f7fe ffb1 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800616e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006170:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006172:	f001 bf3c 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 8006176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006178:	2b80      	cmp	r3, #128	@ 0x80
 800617a:	d108      	bne.n	800618e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800617c:	f107 0314 	add.w	r3, r7, #20
 8006180:	4618      	mov	r0, r3
 8006182:	f7ff f911 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800618a:	f001 bf30 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800618e:	2300      	movs	r3, #0
 8006190:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006192:	f001 bf2c 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006196:	bf00      	nop
 8006198:	44020c00 	.word	0x44020c00
 800619c:	00bb8000 	.word	0x00bb8000
 80061a0:	03d09000 	.word	0x03d09000
 80061a4:	003d0900 	.word	0x003d0900
 80061a8:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80061ac:	4b9d      	ldr	r3, [pc, #628]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80061ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80061b2:	f003 0307 	and.w	r3, r3, #7
 80061b6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80061b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d104      	bne.n	80061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80061be:	f7fc ffd1 	bl	8003164 <HAL_RCC_GetPCLK2Freq>
 80061c2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80061c4:	f001 bf13 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80061c8:	4b96      	ldr	r3, [pc, #600]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061d4:	d10a      	bne.n	80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80061d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d107      	bne.n	80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061dc:	f107 0314 	add.w	r3, r7, #20
 80061e0:	4618      	mov	r0, r3
 80061e2:	f7ff f8e1 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80061ea:	e043      	b.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80061ec:	4b8d      	ldr	r3, [pc, #564]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061f8:	d10a      	bne.n	8006210 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 80061fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d107      	bne.n	8006210 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006200:	f107 0308 	add.w	r3, r7, #8
 8006204:	4618      	mov	r0, r3
 8006206:	f7ff fa3b 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	637b      	str	r3, [r7, #52]	@ 0x34
 800620e:	e031      	b.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006210:	4b84      	ldr	r3, [pc, #528]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 0302 	and.w	r3, r3, #2
 8006218:	2b02      	cmp	r3, #2
 800621a:	d10c      	bne.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800621c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621e:	2b03      	cmp	r3, #3
 8006220:	d109      	bne.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006222:	4b80      	ldr	r3, [pc, #512]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	08db      	lsrs	r3, r3, #3
 8006228:	f003 0303 	and.w	r3, r3, #3
 800622c:	4a7e      	ldr	r2, [pc, #504]	@ (8006428 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800622e:	fa22 f303 	lsr.w	r3, r2, r3
 8006232:	637b      	str	r3, [r7, #52]	@ 0x34
 8006234:	e01e      	b.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8006236:	4b7b      	ldr	r3, [pc, #492]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800623e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006242:	d105      	bne.n	8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8006244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006246:	2b04      	cmp	r3, #4
 8006248:	d102      	bne.n	8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800624a:	4b78      	ldr	r3, [pc, #480]	@ (800642c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800624c:	637b      	str	r3, [r7, #52]	@ 0x34
 800624e:	e011      	b.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006250:	4b74      	ldr	r3, [pc, #464]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006252:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006256:	f003 0302 	and.w	r3, r3, #2
 800625a:	2b02      	cmp	r3, #2
 800625c:	d106      	bne.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 800625e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006260:	2b05      	cmp	r3, #5
 8006262:	d103      	bne.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8006264:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006268:	637b      	str	r3, [r7, #52]	@ 0x34
 800626a:	e003      	b.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 800626c:	2300      	movs	r3, #0
 800626e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006270:	f001 bebd 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006274:	f001 bebb 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006278:	4b6a      	ldr	r3, [pc, #424]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800627a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800627e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006282:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006286:	2b00      	cmp	r3, #0
 8006288:	d104      	bne.n	8006294 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800628a:	f7fc ff55 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 800628e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006290:	f001 bead 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8006294:	4b63      	ldr	r3, [pc, #396]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800629c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062a0:	d10a      	bne.n	80062b8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80062a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d107      	bne.n	80062b8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062a8:	f107 0314 	add.w	r3, r7, #20
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7ff f87b 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80062b6:	e03d      	b.n	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80062b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ba:	2b10      	cmp	r3, #16
 80062bc:	d108      	bne.n	80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062be:	f107 0308 	add.w	r3, r7, #8
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7ff f9dc 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062cc:	f001 be8f 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80062d0:	4b54      	ldr	r3, [pc, #336]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0302 	and.w	r3, r3, #2
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d10c      	bne.n	80062f6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80062dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062de:	2b18      	cmp	r3, #24
 80062e0:	d109      	bne.n	80062f6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80062e2:	4b50      	ldr	r3, [pc, #320]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	08db      	lsrs	r3, r3, #3
 80062e8:	f003 0303 	and.w	r3, r3, #3
 80062ec:	4a4e      	ldr	r2, [pc, #312]	@ (8006428 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80062ee:	fa22 f303 	lsr.w	r3, r2, r3
 80062f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80062f4:	e01e      	b.n	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80062f6:	4b4b      	ldr	r3, [pc, #300]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006302:	d105      	bne.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006306:	2b20      	cmp	r3, #32
 8006308:	d102      	bne.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 800630a:	4b48      	ldr	r3, [pc, #288]	@ (800642c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800630c:	637b      	str	r3, [r7, #52]	@ 0x34
 800630e:	e011      	b.n	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8006310:	4b44      	ldr	r3, [pc, #272]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006312:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006316:	f003 0302 	and.w	r3, r3, #2
 800631a:	2b02      	cmp	r3, #2
 800631c:	d106      	bne.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800631e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006320:	2b28      	cmp	r3, #40	@ 0x28
 8006322:	d103      	bne.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8006324:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006328:	637b      	str	r3, [r7, #52]	@ 0x34
 800632a:	e003      	b.n	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 800632c:	2300      	movs	r3, #0
 800632e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006330:	f001 be5d 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006334:	f001 be5b 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006338:	4b3a      	ldr	r3, [pc, #232]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800633a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800633e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006342:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006346:	2b00      	cmp	r3, #0
 8006348:	d104      	bne.n	8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800634a:	f7fc fef5 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 800634e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8006350:	f001 be4d 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8006354:	4b33      	ldr	r3, [pc, #204]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800635c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006360:	d10a      	bne.n	8006378 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8006362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006364:	2b40      	cmp	r3, #64	@ 0x40
 8006366:	d107      	bne.n	8006378 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006368:	f107 0314 	add.w	r3, r7, #20
 800636c:	4618      	mov	r0, r3
 800636e:	f7ff f81b 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	637b      	str	r3, [r7, #52]	@ 0x34
 8006376:	e045      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8006378:	4b2a      	ldr	r3, [pc, #168]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006380:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006384:	d10a      	bne.n	800639c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8006386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006388:	2b80      	cmp	r3, #128	@ 0x80
 800638a:	d107      	bne.n	800639c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800638c:	f107 0308 	add.w	r3, r7, #8
 8006390:	4618      	mov	r0, r3
 8006392:	f7ff f975 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	637b      	str	r3, [r7, #52]	@ 0x34
 800639a:	e033      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800639c:	4b21      	ldr	r3, [pc, #132]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 0302 	and.w	r3, r3, #2
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d10c      	bne.n	80063c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80063a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80063ac:	d109      	bne.n	80063c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063ae:	4b1d      	ldr	r3, [pc, #116]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	08db      	lsrs	r3, r3, #3
 80063b4:	f003 0303 	and.w	r3, r3, #3
 80063b8:	4a1b      	ldr	r2, [pc, #108]	@ (8006428 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80063ba:	fa22 f303 	lsr.w	r3, r2, r3
 80063be:	637b      	str	r3, [r7, #52]	@ 0x34
 80063c0:	e020      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80063c2:	4b18      	ldr	r3, [pc, #96]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063ce:	d106      	bne.n	80063de <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80063d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063d6:	d102      	bne.n	80063de <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80063d8:	4b14      	ldr	r3, [pc, #80]	@ (800642c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80063da:	637b      	str	r3, [r7, #52]	@ 0x34
 80063dc:	e012      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80063de:	4b11      	ldr	r3, [pc, #68]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80063e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063e4:	f003 0302 	and.w	r3, r3, #2
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d107      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 80063ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ee:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80063f2:	d103      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 80063f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80063fa:	e003      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 80063fc:	2300      	movs	r3, #0
 80063fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006400:	f001 bdf5 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006404:	f001 bdf3 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006408:	4b06      	ldr	r3, [pc, #24]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800640a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800640e:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8006412:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006416:	2b00      	cmp	r3, #0
 8006418:	d10a      	bne.n	8006430 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800641a:	f7fc fe8d 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 800641e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8006420:	f001 bde5 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006424:	44020c00 	.word	0x44020c00
 8006428:	03d09000 	.word	0x03d09000
 800642c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8006430:	4ba0      	ldr	r3, [pc, #640]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006438:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800643c:	d10b      	bne.n	8006456 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800643e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006444:	d107      	bne.n	8006456 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006446:	f107 0314 	add.w	r3, r7, #20
 800644a:	4618      	mov	r0, r3
 800644c:	f7fe ffac 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	637b      	str	r3, [r7, #52]	@ 0x34
 8006454:	e047      	b.n	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8006456:	4b97      	ldr	r3, [pc, #604]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800645e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006462:	d10b      	bne.n	800647c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8006464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800646a:	d107      	bne.n	800647c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800646c:	f107 0308 	add.w	r3, r7, #8
 8006470:	4618      	mov	r0, r3
 8006472:	f7ff f905 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	637b      	str	r3, [r7, #52]	@ 0x34
 800647a:	e034      	b.n	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800647c:	4b8d      	ldr	r3, [pc, #564]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b02      	cmp	r3, #2
 8006486:	d10d      	bne.n	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8006488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800648e:	d109      	bne.n	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006490:	4b88      	ldr	r3, [pc, #544]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	08db      	lsrs	r3, r3, #3
 8006496:	f003 0303 	and.w	r3, r3, #3
 800649a:	4a87      	ldr	r2, [pc, #540]	@ (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800649c:	fa22 f303 	lsr.w	r3, r2, r3
 80064a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80064a2:	e020      	b.n	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 80064a4:	4b83      	ldr	r3, [pc, #524]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064b0:	d106      	bne.n	80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80064b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064b8:	d102      	bne.n	80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 80064ba:	4b80      	ldr	r3, [pc, #512]	@ (80066bc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80064bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80064be:	e012      	b.n	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80064c0:	4b7c      	ldr	r3, [pc, #496]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80064c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d107      	bne.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80064ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80064d4:	d103      	bne.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80064d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064da:	637b      	str	r3, [r7, #52]	@ 0x34
 80064dc:	e003      	b.n	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80064e2:	f001 bd84 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80064e6:	f001 bd82 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80064ea:	4b72      	ldr	r3, [pc, #456]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80064ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80064f0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80064f4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80064f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d104      	bne.n	8006506 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80064fc:	f7fc fe1c 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8006500:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8006502:	f001 bd74 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8006506:	4b6b      	ldr	r3, [pc, #428]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800650e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006512:	d10b      	bne.n	800652c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8006514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800651a:	d107      	bne.n	800652c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800651c:	f107 0314 	add.w	r3, r7, #20
 8006520:	4618      	mov	r0, r3
 8006522:	f7fe ff41 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	637b      	str	r3, [r7, #52]	@ 0x34
 800652a:	e047      	b.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800652c:	4b61      	ldr	r3, [pc, #388]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006538:	d10b      	bne.n	8006552 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800653a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006540:	d107      	bne.n	8006552 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006542:	f107 0308 	add.w	r3, r7, #8
 8006546:	4618      	mov	r0, r3
 8006548:	f7ff f89a 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006550:	e034      	b.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8006552:	4b58      	ldr	r3, [pc, #352]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f003 0302 	and.w	r3, r3, #2
 800655a:	2b02      	cmp	r3, #2
 800655c:	d10d      	bne.n	800657a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800655e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006560:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006564:	d109      	bne.n	800657a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006566:	4b53      	ldr	r3, [pc, #332]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	08db      	lsrs	r3, r3, #3
 800656c:	f003 0303 	and.w	r3, r3, #3
 8006570:	4a51      	ldr	r2, [pc, #324]	@ (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006572:	fa22 f303 	lsr.w	r3, r2, r3
 8006576:	637b      	str	r3, [r7, #52]	@ 0x34
 8006578:	e020      	b.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800657a:	4b4e      	ldr	r3, [pc, #312]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006582:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006586:	d106      	bne.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8006588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800658e:	d102      	bne.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8006590:	4b4a      	ldr	r3, [pc, #296]	@ (80066bc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006592:	637b      	str	r3, [r7, #52]	@ 0x34
 8006594:	e012      	b.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006596:	4b47      	ldr	r3, [pc, #284]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006598:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800659c:	f003 0302 	and.w	r3, r3, #2
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d107      	bne.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 80065a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80065aa:	d103      	bne.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 80065ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80065b2:	e003      	b.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 80065b4:	2300      	movs	r3, #0
 80065b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065b8:	f001 bd19 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80065bc:	f001 bd17 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80065c0:	4b3c      	ldr	r3, [pc, #240]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80065c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80065c6:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80065ca:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80065cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d104      	bne.n	80065dc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80065d2:	f7fc fdb1 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 80065d6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80065d8:	f001 bd09 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80065dc:	4b35      	ldr	r3, [pc, #212]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065e8:	d10b      	bne.n	8006602 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80065ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f0:	d107      	bne.n	8006602 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065f2:	f107 0314 	add.w	r3, r7, #20
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fe fed6 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006600:	e047      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8006602:	4b2c      	ldr	r3, [pc, #176]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800660a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800660e:	d10b      	bne.n	8006628 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8006610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006612:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006616:	d107      	bne.n	8006628 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006618:	f107 0308 	add.w	r3, r7, #8
 800661c:	4618      	mov	r0, r3
 800661e:	f7ff f82f 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	637b      	str	r3, [r7, #52]	@ 0x34
 8006626:	e034      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8006628:	4b22      	ldr	r3, [pc, #136]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 0302 	and.w	r3, r3, #2
 8006630:	2b02      	cmp	r3, #2
 8006632:	d10d      	bne.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8006634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006636:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800663a:	d109      	bne.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800663c:	4b1d      	ldr	r3, [pc, #116]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	08db      	lsrs	r3, r3, #3
 8006642:	f003 0303 	and.w	r3, r3, #3
 8006646:	4a1c      	ldr	r2, [pc, #112]	@ (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006648:	fa22 f303 	lsr.w	r3, r2, r3
 800664c:	637b      	str	r3, [r7, #52]	@ 0x34
 800664e:	e020      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8006650:	4b18      	ldr	r3, [pc, #96]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006658:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800665c:	d106      	bne.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800665e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006660:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006664:	d102      	bne.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8006666:	4b15      	ldr	r3, [pc, #84]	@ (80066bc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006668:	637b      	str	r3, [r7, #52]	@ 0x34
 800666a:	e012      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800666c:	4b11      	ldr	r3, [pc, #68]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800666e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	2b02      	cmp	r3, #2
 8006678:	d107      	bne.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800667a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006680:	d103      	bne.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8006682:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006686:	637b      	str	r3, [r7, #52]	@ 0x34
 8006688:	e003      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 800668a:	2300      	movs	r3, #0
 800668c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800668e:	f001 bcae 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006692:	f001 bcac 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8006696:	4b07      	ldr	r3, [pc, #28]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006698:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800669c:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 80066a0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 80066a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d10b      	bne.n	80066c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80066a8:	f7fc fd46 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 80066ac:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 80066ae:	f001 bc9e 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80066b2:	bf00      	nop
 80066b4:	44020c00 	.word	0x44020c00
 80066b8:	03d09000 	.word	0x03d09000
 80066bc:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 80066c0:	4ba0      	ldr	r3, [pc, #640]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066cc:	d10b      	bne.n	80066e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80066ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80066d4:	d107      	bne.n	80066e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066d6:	f107 0314 	add.w	r3, r7, #20
 80066da:	4618      	mov	r0, r3
 80066dc:	f7fe fe64 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80066e4:	e047      	b.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80066e6:	4b97      	ldr	r3, [pc, #604]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066f2:	d10b      	bne.n	800670c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80066f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80066fa:	d107      	bne.n	800670c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80066fc:	f107 0308 	add.w	r3, r7, #8
 8006700:	4618      	mov	r0, r3
 8006702:	f7fe ffbd 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	637b      	str	r3, [r7, #52]	@ 0x34
 800670a:	e034      	b.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800670c:	4b8d      	ldr	r3, [pc, #564]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0302 	and.w	r3, r3, #2
 8006714:	2b02      	cmp	r3, #2
 8006716:	d10d      	bne.n	8006734 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8006718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800671e:	d109      	bne.n	8006734 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006720:	4b88      	ldr	r3, [pc, #544]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	08db      	lsrs	r3, r3, #3
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	4a87      	ldr	r2, [pc, #540]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800672c:	fa22 f303 	lsr.w	r3, r2, r3
 8006730:	637b      	str	r3, [r7, #52]	@ 0x34
 8006732:	e020      	b.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8006734:	4b83      	ldr	r3, [pc, #524]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800673c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006740:	d106      	bne.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8006742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006744:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006748:	d102      	bne.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 800674a:	4b80      	ldr	r3, [pc, #512]	@ (800694c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800674c:	637b      	str	r3, [r7, #52]	@ 0x34
 800674e:	e012      	b.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8006750:	4b7c      	ldr	r3, [pc, #496]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006752:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006756:	f003 0302 	and.w	r3, r3, #2
 800675a:	2b02      	cmp	r3, #2
 800675c:	d107      	bne.n	800676e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800675e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006760:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006764:	d103      	bne.n	800676e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8006766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800676a:	637b      	str	r3, [r7, #52]	@ 0x34
 800676c:	e003      	b.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 800676e:	2300      	movs	r3, #0
 8006770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006772:	f001 bc3c 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006776:	f001 bc3a 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800677a:	4b72      	ldr	r3, [pc, #456]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800677c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006780:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006784:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8006786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006788:	2b00      	cmp	r3, #0
 800678a:	d104      	bne.n	8006796 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800678c:	f7fc fcd4 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8006790:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8006792:	f001 bc2c 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8006796:	4b6b      	ldr	r3, [pc, #428]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800679e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067a2:	d10b      	bne.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80067a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067aa:	d107      	bne.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067ac:	f107 0314 	add.w	r3, r7, #20
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7fe fdf9 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80067ba:	e047      	b.n	800684c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 80067bc:	4b61      	ldr	r3, [pc, #388]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067c8:	d10b      	bne.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 80067ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067d0:	d107      	bne.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067d2:	f107 0308 	add.w	r3, r7, #8
 80067d6:	4618      	mov	r0, r3
 80067d8:	f7fe ff52 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	637b      	str	r3, [r7, #52]	@ 0x34
 80067e0:	e034      	b.n	800684c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80067e2:	4b58      	ldr	r3, [pc, #352]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 0302 	and.w	r3, r3, #2
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d10d      	bne.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 80067ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80067f4:	d109      	bne.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80067f6:	4b53      	ldr	r3, [pc, #332]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	08db      	lsrs	r3, r3, #3
 80067fc:	f003 0303 	and.w	r3, r3, #3
 8006800:	4a51      	ldr	r2, [pc, #324]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8006802:	fa22 f303 	lsr.w	r3, r2, r3
 8006806:	637b      	str	r3, [r7, #52]	@ 0x34
 8006808:	e020      	b.n	800684c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800680a:	4b4e      	ldr	r3, [pc, #312]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006812:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006816:	d106      	bne.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8006818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800681a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800681e:	d102      	bne.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8006820:	4b4a      	ldr	r3, [pc, #296]	@ (800694c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8006822:	637b      	str	r3, [r7, #52]	@ 0x34
 8006824:	e012      	b.n	800684c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8006826:	4b47      	ldr	r3, [pc, #284]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006828:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800682c:	f003 0302 	and.w	r3, r3, #2
 8006830:	2b02      	cmp	r3, #2
 8006832:	d107      	bne.n	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8006834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006836:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800683a:	d103      	bne.n	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 800683c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006840:	637b      	str	r3, [r7, #52]	@ 0x34
 8006842:	e003      	b.n	800684c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8006844:	2300      	movs	r3, #0
 8006846:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006848:	f001 bbd1 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800684c:	f001 bbcf 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8006850:	4b3c      	ldr	r3, [pc, #240]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006852:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006856:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800685a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800685c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685e:	2b00      	cmp	r3, #0
 8006860:	d104      	bne.n	800686c <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006862:	f7fc fc69 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8006866:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8006868:	f001 bbc1 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800686c:	4b35      	ldr	r3, [pc, #212]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006874:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006878:	d10b      	bne.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 800687a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006880:	d107      	bne.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006882:	f107 0314 	add.w	r3, r7, #20
 8006886:	4618      	mov	r0, r3
 8006888:	f7fe fd8e 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006890:	e047      	b.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8006892:	4b2c      	ldr	r3, [pc, #176]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800689a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800689e:	d10b      	bne.n	80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 80068a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068a6:	d107      	bne.n	80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068a8:	f107 0308 	add.w	r3, r7, #8
 80068ac:	4618      	mov	r0, r3
 80068ae:	f7fe fee7 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80068b6:	e034      	b.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 80068b8:	4b22      	ldr	r3, [pc, #136]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0302 	and.w	r3, r3, #2
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d10d      	bne.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 80068c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068ca:	d109      	bne.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80068cc:	4b1d      	ldr	r3, [pc, #116]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	08db      	lsrs	r3, r3, #3
 80068d2:	f003 0303 	and.w	r3, r3, #3
 80068d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80068d8:	fa22 f303 	lsr.w	r3, r2, r3
 80068dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80068de:	e020      	b.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 80068e0:	4b18      	ldr	r3, [pc, #96]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068ec:	d106      	bne.n	80068fc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 80068ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068f4:	d102      	bne.n	80068fc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 80068f6:	4b15      	ldr	r3, [pc, #84]	@ (800694c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80068f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80068fa:	e012      	b.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 80068fc:	4b11      	ldr	r3, [pc, #68]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80068fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b02      	cmp	r3, #2
 8006908:	d107      	bne.n	800691a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 800690a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800690c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006910:	d103      	bne.n	800691a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8006912:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006916:	637b      	str	r3, [r7, #52]	@ 0x34
 8006918:	e003      	b.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 800691a:	2300      	movs	r3, #0
 800691c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800691e:	f001 bb66 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006922:	f001 bb64 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8006926:	4b07      	ldr	r3, [pc, #28]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006928:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800692c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8006930:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8006932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10b      	bne.n	8006950 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006938:	f7fc fbfe 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 800693c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800693e:	f001 bb56 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006942:	bf00      	nop
 8006944:	44020c00 	.word	0x44020c00
 8006948:	03d09000 	.word	0x03d09000
 800694c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8006950:	4ba1      	ldr	r3, [pc, #644]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006958:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800695c:	d10b      	bne.n	8006976 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800695e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006960:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006964:	d107      	bne.n	8006976 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006966:	f107 0314 	add.w	r3, r7, #20
 800696a:	4618      	mov	r0, r3
 800696c:	f7fe fd1c 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	637b      	str	r3, [r7, #52]	@ 0x34
 8006974:	e047      	b.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8006976:	4b98      	ldr	r3, [pc, #608]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800697e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006982:	d10b      	bne.n	800699c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8006984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006986:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800698a:	d107      	bne.n	800699c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800698c:	f107 0308 	add.w	r3, r7, #8
 8006990:	4618      	mov	r0, r3
 8006992:	f7fe fe75 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	637b      	str	r3, [r7, #52]	@ 0x34
 800699a:	e034      	b.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800699c:	4b8e      	ldr	r3, [pc, #568]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0302 	and.w	r3, r3, #2
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	d10d      	bne.n	80069c4 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 80069a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069aa:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80069ae:	d109      	bne.n	80069c4 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80069b0:	4b89      	ldr	r3, [pc, #548]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	08db      	lsrs	r3, r3, #3
 80069b6:	f003 0303 	and.w	r3, r3, #3
 80069ba:	4a88      	ldr	r2, [pc, #544]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 80069bc:	fa22 f303 	lsr.w	r3, r2, r3
 80069c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80069c2:	e020      	b.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 80069c4:	4b84      	ldr	r3, [pc, #528]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069d0:	d106      	bne.n	80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 80069d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069d8:	d102      	bne.n	80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 80069da:	4b81      	ldr	r3, [pc, #516]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80069dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80069de:	e012      	b.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 80069e0:	4b7d      	ldr	r3, [pc, #500]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80069e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069e6:	f003 0302 	and.w	r3, r3, #2
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d107      	bne.n	80069fe <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80069ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80069f4:	d103      	bne.n	80069fe <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 80069f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80069fc:	e003      	b.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 80069fe:	2300      	movs	r3, #0
 8006a00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a02:	f001 baf4 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006a06:	f001 baf2 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8006a0a:	4b73      	ldr	r3, [pc, #460]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006a0c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006a10:	f003 0307 	and.w	r3, r3, #7
 8006a14:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8006a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d104      	bne.n	8006a26 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006a1c:	f7fc fb8c 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8006a20:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8006a22:	f001 bae4 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8006a26:	4b6c      	ldr	r3, [pc, #432]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a32:	d10a      	bne.n	8006a4a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8006a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d107      	bne.n	8006a4a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a3a:	f107 0314 	add.w	r3, r7, #20
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7fe fcb2 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a48:	e043      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8006a4a:	4b63      	ldr	r3, [pc, #396]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a56:	d10a      	bne.n	8006a6e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8006a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d107      	bne.n	8006a6e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a5e:	f107 0308 	add.w	r3, r7, #8
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7fe fe0c 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a6c:	e031      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8006a6e:	4b5a      	ldr	r3, [pc, #360]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d10c      	bne.n	8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8006a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7c:	2b03      	cmp	r3, #3
 8006a7e:	d109      	bne.n	8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006a80:	4b55      	ldr	r3, [pc, #340]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	08db      	lsrs	r3, r3, #3
 8006a86:	f003 0303 	and.w	r3, r3, #3
 8006a8a:	4a54      	ldr	r2, [pc, #336]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8006a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a90:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a92:	e01e      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8006a94:	4b50      	ldr	r3, [pc, #320]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006aa0:	d105      	bne.n	8006aae <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8006aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa4:	2b04      	cmp	r3, #4
 8006aa6:	d102      	bne.n	8006aae <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8006aa8:	4b4d      	ldr	r3, [pc, #308]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8006aaa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aac:	e011      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8006aae:	4b4a      	ldr	r3, [pc, #296]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006ab0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d106      	bne.n	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8006abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006abe:	2b05      	cmp	r3, #5
 8006ac0:	d103      	bne.n	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8006ac2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ac8:	e003      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8006aca:	2300      	movs	r3, #0
 8006acc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ace:	f001 ba8e 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006ad2:	f001 ba8c 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8006ad6:	4b40      	ldr	r3, [pc, #256]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006ad8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006adc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ae0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8006ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d104      	bne.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006ae8:	f7fc fb26 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8006aec:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8006aee:	f001 ba7e 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8006af2:	4b39      	ldr	r3, [pc, #228]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006afa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006afe:	d10a      	bne.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8006b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b02:	2b10      	cmp	r3, #16
 8006b04:	d107      	bne.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b06:	f107 0314 	add.w	r3, r7, #20
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f7fe fc4c 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006b10:	69bb      	ldr	r3, [r7, #24]
 8006b12:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b14:	e043      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8006b16:	4b30      	ldr	r3, [pc, #192]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b22:	d10a      	bne.n	8006b3a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8006b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b26:	2b20      	cmp	r3, #32
 8006b28:	d107      	bne.n	8006b3a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b2a:	f107 0308 	add.w	r3, r7, #8
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7fe fda6 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b38:	e031      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8006b3a:	4b27      	ldr	r3, [pc, #156]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0302 	and.w	r3, r3, #2
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d10c      	bne.n	8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8006b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b48:	2b30      	cmp	r3, #48	@ 0x30
 8006b4a:	d109      	bne.n	8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b4c:	4b22      	ldr	r3, [pc, #136]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	08db      	lsrs	r3, r3, #3
 8006b52:	f003 0303 	and.w	r3, r3, #3
 8006b56:	4a21      	ldr	r2, [pc, #132]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8006b58:	fa22 f303 	lsr.w	r3, r2, r3
 8006b5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b5e:	e01e      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8006b60:	4b1d      	ldr	r3, [pc, #116]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b6c:	d105      	bne.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8006b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b70:	2b40      	cmp	r3, #64	@ 0x40
 8006b72:	d102      	bne.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8006b74:	4b1a      	ldr	r3, [pc, #104]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8006b76:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b78:	e011      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8006b7a:	4b17      	ldr	r3, [pc, #92]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006b7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b80:	f003 0302 	and.w	r3, r3, #2
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d106      	bne.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8006b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8a:	2b50      	cmp	r3, #80	@ 0x50
 8006b8c:	d103      	bne.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8006b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b92:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b94:	e003      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8006b96:	2300      	movs	r3, #0
 8006b98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b9a:	f001 ba28 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006b9e:	f001 ba26 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ba8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006bac:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d104      	bne.n	8006bbe <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006bb4:	f7fc faec 	bl	8003190 <HAL_RCC_GetPCLK3Freq>
 8006bb8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006bba:	f001 ba18 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8006bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bc4:	d10e      	bne.n	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bc6:	f107 0314 	add.w	r3, r7, #20
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f7fe fbec 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006bd4:	f001 ba0b 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006bd8:	44020c00 	.word	0x44020c00
 8006bdc:	03d09000 	.word	0x03d09000
 8006be0:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8006be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006bea:	d108      	bne.n	8006bfe <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006bec:	f107 0308 	add.w	r3, r7, #8
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7fe fd45 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006bfa:	f001 b9f8 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006bfe:	4ba4      	ldr	r3, [pc, #656]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 0302 	and.w	r3, r3, #2
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	d10d      	bne.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8006c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006c10:	d109      	bne.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006c12:	4b9f      	ldr	r3, [pc, #636]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	08db      	lsrs	r3, r3, #3
 8006c18:	f003 0303 	and.w	r3, r3, #3
 8006c1c:	4a9d      	ldr	r2, [pc, #628]	@ (8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8006c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8006c22:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c24:	e020      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8006c26:	4b9a      	ldr	r3, [pc, #616]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c32:	d106      	bne.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8006c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c36:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c3a:	d102      	bne.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8006c3c:	4b96      	ldr	r3, [pc, #600]	@ (8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8006c3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c40:	e012      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006c42:	4b93      	ldr	r3, [pc, #588]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006c44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c48:	f003 0302 	and.w	r3, r3, #2
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d107      	bne.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8006c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c52:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006c56:	d103      	bne.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8006c58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c5e:	e003      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c64:	f001 b9c3 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006c68:	f001 b9c1 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006c6c:	4b88      	ldr	r3, [pc, #544]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006c6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c72:	f003 0307 	and.w	r3, r3, #7
 8006c76:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d104      	bne.n	8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8006c7e:	f7fc fa3f 	bl	8003100 <HAL_RCC_GetHCLKFreq>
 8006c82:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8006c84:	f001 b9b3 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d104      	bne.n	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8006c8e:	f7fc f90b 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8006c92:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006c94:	f001 b9ab 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8006c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9a:	2b02      	cmp	r3, #2
 8006c9c:	d108      	bne.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c9e:	f107 0314 	add.w	r3, r7, #20
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7fe fb80 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006cac:	f001 b99f 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006cb0:	4b77      	ldr	r3, [pc, #476]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cbc:	d105      	bne.n	8006cca <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8006cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc0:	2b03      	cmp	r3, #3
 8006cc2:	d102      	bne.n	8006cca <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8006cc4:	4b75      	ldr	r3, [pc, #468]	@ (8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8006cc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cc8:	e023      	b.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006cca:	4b71      	ldr	r3, [pc, #452]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0302 	and.w	r3, r3, #2
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d10c      	bne.n	8006cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd8:	2b04      	cmp	r3, #4
 8006cda:	d109      	bne.n	8006cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006cdc:	4b6c      	ldr	r3, [pc, #432]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	08db      	lsrs	r3, r3, #3
 8006ce2:	f003 0303 	and.w	r3, r3, #3
 8006ce6:	4a6b      	ldr	r2, [pc, #428]	@ (8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8006ce8:	fa22 f303 	lsr.w	r3, r2, r3
 8006cec:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cee:	e010      	b.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8006cf0:	4b67      	ldr	r3, [pc, #412]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cfc:	d105      	bne.n	8006d0a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8006cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d00:	2b05      	cmp	r3, #5
 8006d02:	d102      	bne.n	8006d0a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8006d04:	4b64      	ldr	r3, [pc, #400]	@ (8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8006d06:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d08:	e003      	b.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d0e:	f001 b96e 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006d12:	f001 b96c 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8006d16:	4b5e      	ldr	r3, [pc, #376]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006d18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d1c:	f003 0308 	and.w	r3, r3, #8
 8006d20:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8006d22:	4b5b      	ldr	r3, [pc, #364]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006d24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d28:	f003 0302 	and.w	r3, r3, #2
 8006d2c:	2b02      	cmp	r3, #2
 8006d2e:	d106      	bne.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8006d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d103      	bne.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8006d36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d3c:	e012      	b.n	8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8006d3e:	4b54      	ldr	r3, [pc, #336]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006d40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d4c:	d106      	bne.n	8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8006d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d50:	2b08      	cmp	r3, #8
 8006d52:	d103      	bne.n	8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8006d54:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d5a:	e003      	b.n	8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8006d60:	f001 b945 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006d64:	f001 b943 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006d68:	4b49      	ldr	r3, [pc, #292]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006d6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d6e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006d72:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d104      	bne.n	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d7a:	f7fc f9dd 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8006d7e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006d80:	f001 b935 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8006d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d8a:	d108      	bne.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d8c:	f107 0308 	add.w	r3, r7, #8
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7fe fc75 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d9a:	f001 b928 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006d9e:	4b3c      	ldr	r3, [pc, #240]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f003 0302 	and.w	r3, r3, #2
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d10d      	bne.n	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8006daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006db0:	d109      	bne.n	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006db2:	4b37      	ldr	r3, [pc, #220]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	08db      	lsrs	r3, r3, #3
 8006db8:	f003 0303 	and.w	r3, r3, #3
 8006dbc:	4a35      	ldr	r2, [pc, #212]	@ (8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8006dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8006dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dc4:	e011      	b.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8006dc6:	4b32      	ldr	r3, [pc, #200]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dd2:	d106      	bne.n	8006de2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8006dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006dda:	d102      	bne.n	8006de2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8006ddc:	4b2e      	ldr	r3, [pc, #184]	@ (8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8006dde:	637b      	str	r3, [r7, #52]	@ 0x34
 8006de0:	e003      	b.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8006de2:	2300      	movs	r3, #0
 8006de4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006de6:	f001 b902 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006dea:	f001 b900 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006dee:	4b28      	ldr	r3, [pc, #160]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006df0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006df4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006df8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d104      	bne.n	8006e0a <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006e00:	f7fc f99a 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8006e04:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006e06:	f001 b8f2 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006e10:	d108      	bne.n	8006e24 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e12:	f107 0308 	add.w	r3, r7, #8
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7fe fc32 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e20:	f001 b8e5 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006e24:	4b1a      	ldr	r3, [pc, #104]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0302 	and.w	r3, r3, #2
 8006e2c:	2b02      	cmp	r3, #2
 8006e2e:	d10d      	bne.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8006e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e32:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006e36:	d109      	bne.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006e38:	4b15      	ldr	r3, [pc, #84]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	08db      	lsrs	r3, r3, #3
 8006e3e:	f003 0303 	and.w	r3, r3, #3
 8006e42:	4a14      	ldr	r2, [pc, #80]	@ (8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8006e44:	fa22 f303 	lsr.w	r3, r2, r3
 8006e48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e4a:	e011      	b.n	8006e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8006e4c:	4b10      	ldr	r3, [pc, #64]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e58:	d106      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8006e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006e60:	d102      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8006e62:	4b0d      	ldr	r3, [pc, #52]	@ (8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8006e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e66:	e003      	b.n	8006e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e6c:	f001 b8bf 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006e70:	f001 b8bd 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006e74:	4b06      	ldr	r3, [pc, #24]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006e76:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e7a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006e7e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8006e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d10c      	bne.n	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006e86:	f7fc f983 	bl	8003190 <HAL_RCC_GetPCLK3Freq>
 8006e8a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8006e8c:	f001 b8af 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006e90:	44020c00 	.word	0x44020c00
 8006e94:	03d09000 	.word	0x03d09000
 8006e98:	003d0900 	.word	0x003d0900
 8006e9c:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8006ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ea6:	d108      	bne.n	8006eba <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ea8:	f107 0308 	add.w	r3, r7, #8
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7fe fbe7 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006eb6:	f001 b89a 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8006eba:	4b9f      	ldr	r3, [pc, #636]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 0302 	and.w	r3, r3, #2
 8006ec2:	2b02      	cmp	r3, #2
 8006ec4:	d10d      	bne.n	8006ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8006ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ecc:	d109      	bne.n	8006ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ece:	4b9a      	ldr	r3, [pc, #616]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	08db      	lsrs	r3, r3, #3
 8006ed4:	f003 0303 	and.w	r3, r3, #3
 8006ed8:	4a98      	ldr	r2, [pc, #608]	@ (800713c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8006eda:	fa22 f303 	lsr.w	r3, r2, r3
 8006ede:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ee0:	e011      	b.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8006ee2:	4b95      	ldr	r3, [pc, #596]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006eea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006eee:	d106      	bne.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8006ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ef6:	d102      	bne.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8006ef8:	4b91      	ldr	r3, [pc, #580]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8006efa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006efc:	e003      	b.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 8006efe:	2300      	movs	r3, #0
 8006f00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f02:	f001 b874 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006f06:	f001 b872 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006f0a:	4b8b      	ldr	r3, [pc, #556]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006f0c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f10:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006f14:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8006f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d104      	bne.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006f1c:	f7fc f938 	bl	8003190 <HAL_RCC_GetPCLK3Freq>
 8006f20:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8006f22:	f001 b864 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8006f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f2c:	d108      	bne.n	8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f2e:	f107 0308 	add.w	r3, r7, #8
 8006f32:	4618      	mov	r0, r3
 8006f34:	f7fe fba4 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f3c:	f001 b857 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006f40:	4b7d      	ldr	r3, [pc, #500]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f003 0302 	and.w	r3, r3, #2
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d10d      	bne.n	8006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8006f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f52:	d109      	bne.n	8006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f54:	4b78      	ldr	r3, [pc, #480]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	08db      	lsrs	r3, r3, #3
 8006f5a:	f003 0303 	and.w	r3, r3, #3
 8006f5e:	4a77      	ldr	r2, [pc, #476]	@ (800713c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8006f60:	fa22 f303 	lsr.w	r3, r2, r3
 8006f64:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f66:	e011      	b.n	8006f8c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8006f68:	4b73      	ldr	r3, [pc, #460]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f74:	d106      	bne.n	8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8006f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f78:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006f7c:	d102      	bne.n	8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8006f7e:	4b70      	ldr	r3, [pc, #448]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8006f80:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f82:	e003      	b.n	8006f8c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8006f84:	2300      	movs	r3, #0
 8006f86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f88:	f001 b831 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006f8c:	f001 b82f 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8006f90:	4b69      	ldr	r3, [pc, #420]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006f92:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f96:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006f9a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8006f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d104      	bne.n	8006fac <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006fa2:	f7fc f8c9 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8006fa6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006fa8:	f001 b821 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8006fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fb2:	d108      	bne.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fb4:	f107 0308 	add.w	r3, r7, #8
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f7fe fb61 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fc2:	f001 b814 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8006fc6:	4b5c      	ldr	r3, [pc, #368]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0302 	and.w	r3, r3, #2
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d10e      	bne.n	8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 8006fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006fd8:	d10a      	bne.n	8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006fda:	4b57      	ldr	r3, [pc, #348]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	08db      	lsrs	r3, r3, #3
 8006fe0:	f003 0303 	and.w	r3, r3, #3
 8006fe4:	4a55      	ldr	r2, [pc, #340]	@ (800713c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8006fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8006fea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fec:	f000 bfff 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ff4:	f000 bffb 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006ff8:	4b4f      	ldr	r3, [pc, #316]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006ffa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006ffe:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007002:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007006:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800700a:	d056      	beq.n	80070ba <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 800700c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007012:	f200 808b 	bhi.w	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8007016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007018:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800701c:	d03e      	beq.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800701e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007020:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007024:	f200 8082 	bhi.w	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8007028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800702e:	d027      	beq.n	8007080 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8007030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007032:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007036:	d879      	bhi.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8007038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800703a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800703e:	d017      	beq.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8007040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007046:	d871      	bhi.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8007048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704a:	2b00      	cmp	r3, #0
 800704c:	d004      	beq.n	8007058 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800704e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007050:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007054:	d004      	beq.n	8007060 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 8007056:	e069      	b.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007058:	f7fc f89a 	bl	8003190 <HAL_RCC_GetPCLK3Freq>
 800705c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800705e:	e068      	b.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007060:	f107 0314 	add.w	r3, r7, #20
 8007064:	4618      	mov	r0, r3
 8007066:	f7fe f99f 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800706e:	e060      	b.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007070:	f107 0308 	add.w	r3, r7, #8
 8007074:	4618      	mov	r0, r3
 8007076:	f7fe fb03 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800707e:	e058      	b.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007080:	4b2d      	ldr	r3, [pc, #180]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007082:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007086:	f003 0302 	and.w	r3, r3, #2
 800708a:	2b02      	cmp	r3, #2
 800708c:	d103      	bne.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 800708e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007092:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007094:	e04d      	b.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8007096:	2300      	movs	r3, #0
 8007098:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800709a:	e04a      	b.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800709c:	4b26      	ldr	r3, [pc, #152]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800709e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070aa:	d103      	bne.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 80070ac:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80070b0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80070b2:	e03e      	b.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80070b4:	2300      	movs	r3, #0
 80070b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070b8:	e03b      	b.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80070ba:	4b1f      	ldr	r3, [pc, #124]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80070bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80070c0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80070c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80070c6:	4b1c      	ldr	r3, [pc, #112]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 0302 	and.w	r3, r3, #2
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	d10c      	bne.n	80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80070d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d109      	bne.n	80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80070d8:	4b17      	ldr	r3, [pc, #92]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	08db      	lsrs	r3, r3, #3
 80070de:	f003 0303 	and.w	r3, r3, #3
 80070e2:	4a16      	ldr	r2, [pc, #88]	@ (800713c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80070e4:	fa22 f303 	lsr.w	r3, r2, r3
 80070e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ea:	e01e      	b.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80070ec:	4b12      	ldr	r3, [pc, #72]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f8:	d106      	bne.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 80070fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007100:	d102      	bne.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007102:	4b0f      	ldr	r3, [pc, #60]	@ (8007140 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8007104:	637b      	str	r3, [r7, #52]	@ 0x34
 8007106:	e010      	b.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007108:	4b0b      	ldr	r3, [pc, #44]	@ (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007110:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007114:	d106      	bne.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8007116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007118:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800711c:	d102      	bne.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800711e:	4b09      	ldr	r3, [pc, #36]	@ (8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8007120:	637b      	str	r3, [r7, #52]	@ 0x34
 8007122:	e002      	b.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007124:	2300      	movs	r3, #0
 8007126:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007128:	e003      	b.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800712a:	e002      	b.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 800712c:	2300      	movs	r3, #0
 800712e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007130:	bf00      	nop
          }
        }
        break;
 8007132:	f000 bf5c 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007136:	bf00      	nop
 8007138:	44020c00 	.word	0x44020c00
 800713c:	03d09000 	.word	0x03d09000
 8007140:	003d0900 	.word	0x003d0900
 8007144:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007148:	4b9e      	ldr	r3, [pc, #632]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800714a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800714e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007152:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007156:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800715a:	d056      	beq.n	800720a <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 800715c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007162:	f200 808b 	bhi.w	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8007166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007168:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800716c:	d03e      	beq.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 800716e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007170:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007174:	f200 8082 	bhi.w	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8007178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800717e:	d027      	beq.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8007180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007182:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007186:	d879      	bhi.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8007188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800718e:	d017      	beq.n	80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8007190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007196:	d871      	bhi.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8007198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719a:	2b00      	cmp	r3, #0
 800719c:	d004      	beq.n	80071a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 800719e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071a4:	d004      	beq.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 80071a6:	e069      	b.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80071a8:	f7fb ffc6 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 80071ac:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80071ae:	e068      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071b0:	f107 0314 	add.w	r3, r7, #20
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7fe f8f7 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071be:	e060      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071c0:	f107 0308 	add.w	r3, r7, #8
 80071c4:	4618      	mov	r0, r3
 80071c6:	f7fe fa5b 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071ce:	e058      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80071d0:	4b7c      	ldr	r3, [pc, #496]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80071d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071d6:	f003 0302 	and.w	r3, r3, #2
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d103      	bne.n	80071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 80071de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071e2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80071e4:	e04d      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80071e6:	2300      	movs	r3, #0
 80071e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071ea:	e04a      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80071ec:	4b75      	ldr	r3, [pc, #468]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80071ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071fa:	d103      	bne.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 80071fc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007200:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007202:	e03e      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8007204:	2300      	movs	r3, #0
 8007206:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007208:	e03b      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800720a:	4b6e      	ldr	r3, [pc, #440]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800720c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007210:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007214:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007216:	4b6b      	ldr	r3, [pc, #428]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0302 	and.w	r3, r3, #2
 800721e:	2b02      	cmp	r3, #2
 8007220:	d10c      	bne.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8007222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007224:	2b00      	cmp	r3, #0
 8007226:	d109      	bne.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007228:	4b66      	ldr	r3, [pc, #408]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	08db      	lsrs	r3, r3, #3
 800722e:	f003 0303 	and.w	r3, r3, #3
 8007232:	4a65      	ldr	r2, [pc, #404]	@ (80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8007234:	fa22 f303 	lsr.w	r3, r2, r3
 8007238:	637b      	str	r3, [r7, #52]	@ 0x34
 800723a:	e01e      	b.n	800727a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800723c:	4b61      	ldr	r3, [pc, #388]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007248:	d106      	bne.n	8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800724a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800724c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007250:	d102      	bne.n	8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007252:	4b5e      	ldr	r3, [pc, #376]	@ (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8007254:	637b      	str	r3, [r7, #52]	@ 0x34
 8007256:	e010      	b.n	800727a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007258:	4b5a      	ldr	r3, [pc, #360]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007260:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007264:	d106      	bne.n	8007274 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 8007266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007268:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800726c:	d102      	bne.n	8007274 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800726e:	4b58      	ldr	r3, [pc, #352]	@ (80073d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8007270:	637b      	str	r3, [r7, #52]	@ 0x34
 8007272:	e002      	b.n	800727a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007274:	2300      	movs	r3, #0
 8007276:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007278:	e003      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800727a:	e002      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007280:	bf00      	nop
          }
        }
        break;
 8007282:	f000 beb4 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8007286:	4b4f      	ldr	r3, [pc, #316]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007288:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800728c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007290:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007294:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007298:	d056      	beq.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 800729a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072a0:	f200 808b 	bhi.w	80073ba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80072a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80072aa:	d03e      	beq.n	800732a <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 80072ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80072b2:	f200 8082 	bhi.w	80073ba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80072b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80072bc:	d027      	beq.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 80072be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80072c4:	d879      	bhi.n	80073ba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80072c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072cc:	d017      	beq.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 80072ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072d4:	d871      	bhi.n	80073ba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80072d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d004      	beq.n	80072e6 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 80072dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072e2:	d004      	beq.n	80072ee <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 80072e4:	e069      	b.n	80073ba <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80072e6:	f7fb ff53 	bl	8003190 <HAL_RCC_GetPCLK3Freq>
 80072ea:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80072ec:	e068      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072ee:	f107 0314 	add.w	r3, r7, #20
 80072f2:	4618      	mov	r0, r3
 80072f4:	f7fe f858 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80072fc:	e060      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072fe:	f107 0308 	add.w	r3, r7, #8
 8007302:	4618      	mov	r0, r3
 8007304:	f7fe f9bc 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800730c:	e058      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800730e:	4b2d      	ldr	r3, [pc, #180]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007310:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007314:	f003 0302 	and.w	r3, r3, #2
 8007318:	2b02      	cmp	r3, #2
 800731a:	d103      	bne.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 800731c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007320:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007322:	e04d      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8007324:	2300      	movs	r3, #0
 8007326:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007328:	e04a      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800732a:	4b26      	ldr	r3, [pc, #152]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800732c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007330:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007338:	d103      	bne.n	8007342 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800733a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800733e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007340:	e03e      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8007342:	2300      	movs	r3, #0
 8007344:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007346:	e03b      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007348:	4b1e      	ldr	r3, [pc, #120]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800734a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800734e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007352:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007354:	4b1b      	ldr	r3, [pc, #108]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 0302 	and.w	r3, r3, #2
 800735c:	2b02      	cmp	r3, #2
 800735e:	d10c      	bne.n	800737a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8007360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007362:	2b00      	cmp	r3, #0
 8007364:	d109      	bne.n	800737a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007366:	4b17      	ldr	r3, [pc, #92]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	08db      	lsrs	r3, r3, #3
 800736c:	f003 0303 	and.w	r3, r3, #3
 8007370:	4a15      	ldr	r2, [pc, #84]	@ (80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8007372:	fa22 f303 	lsr.w	r3, r2, r3
 8007376:	637b      	str	r3, [r7, #52]	@ 0x34
 8007378:	e01e      	b.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800737a:	4b12      	ldr	r3, [pc, #72]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007382:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007386:	d106      	bne.n	8007396 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8007388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800738a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800738e:	d102      	bne.n	8007396 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007390:	4b0e      	ldr	r3, [pc, #56]	@ (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8007392:	637b      	str	r3, [r7, #52]	@ 0x34
 8007394:	e010      	b.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007396:	4b0b      	ldr	r3, [pc, #44]	@ (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800739e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073a2:	d106      	bne.n	80073b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 80073a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073aa:	d102      	bne.n	80073b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80073ac:	4b08      	ldr	r3, [pc, #32]	@ (80073d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80073ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b0:	e002      	b.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80073b2:	2300      	movs	r3, #0
 80073b4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80073b6:	e003      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 80073b8:	e002      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 80073ba:	2300      	movs	r3, #0
 80073bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80073be:	bf00      	nop
          }
        }
        break;
 80073c0:	f000 be15 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80073c4:	44020c00 	.word	0x44020c00
 80073c8:	03d09000 	.word	0x03d09000
 80073cc:	003d0900 	.word	0x003d0900
 80073d0:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80073d4:	4b9e      	ldr	r3, [pc, #632]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80073d6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80073da:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80073de:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80073e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80073e6:	d056      	beq.n	8007496 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 80073e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ea:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80073ee:	f200 808b 	bhi.w	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80073f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073f8:	d03e      	beq.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 80073fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007400:	f200 8082 	bhi.w	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8007404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007406:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800740a:	d027      	beq.n	800745c <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 800740c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007412:	d879      	bhi.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8007414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007416:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800741a:	d017      	beq.n	800744c <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 800741c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007422:	d871      	bhi.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8007424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007426:	2b00      	cmp	r3, #0
 8007428:	d004      	beq.n	8007434 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800742a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007430:	d004      	beq.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8007432:	e069      	b.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007434:	f7fb feac 	bl	8003190 <HAL_RCC_GetPCLK3Freq>
 8007438:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800743a:	e068      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800743c:	f107 0314 	add.w	r3, r7, #20
 8007440:	4618      	mov	r0, r3
 8007442:	f7fd ffb1 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800744a:	e060      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800744c:	f107 0308 	add.w	r3, r7, #8
 8007450:	4618      	mov	r0, r3
 8007452:	f7fe f915 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800745a:	e058      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800745c:	4b7c      	ldr	r3, [pc, #496]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800745e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007462:	f003 0302 	and.w	r3, r3, #2
 8007466:	2b02      	cmp	r3, #2
 8007468:	d103      	bne.n	8007472 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800746a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800746e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007470:	e04d      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8007472:	2300      	movs	r3, #0
 8007474:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007476:	e04a      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007478:	4b75      	ldr	r3, [pc, #468]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800747a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800747e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007482:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007486:	d103      	bne.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8007488:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800748c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800748e:	e03e      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8007490:	2300      	movs	r3, #0
 8007492:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007494:	e03b      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007496:	4b6e      	ldr	r3, [pc, #440]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007498:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800749c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80074a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074a2:	4b6b      	ldr	r3, [pc, #428]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b02      	cmp	r3, #2
 80074ac:	d10c      	bne.n	80074c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 80074ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d109      	bne.n	80074c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074b4:	4b66      	ldr	r3, [pc, #408]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	08db      	lsrs	r3, r3, #3
 80074ba:	f003 0303 	and.w	r3, r3, #3
 80074be:	4a65      	ldr	r2, [pc, #404]	@ (8007654 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80074c0:	fa22 f303 	lsr.w	r3, r2, r3
 80074c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80074c6:	e01e      	b.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074c8:	4b61      	ldr	r3, [pc, #388]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074d4:	d106      	bne.n	80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 80074d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074dc:	d102      	bne.n	80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80074de:	4b5e      	ldr	r3, [pc, #376]	@ (8007658 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80074e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074e2:	e010      	b.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80074e4:	4b5a      	ldr	r3, [pc, #360]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074f0:	d106      	bne.n	8007500 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 80074f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074f8:	d102      	bne.n	8007500 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80074fa:	4b58      	ldr	r3, [pc, #352]	@ (800765c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80074fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80074fe:	e002      	b.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007500:	2300      	movs	r3, #0
 8007502:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007504:	e003      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8007506:	e002      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8007508:	2300      	movs	r3, #0
 800750a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800750c:	bf00      	nop
          }
        }
        break;
 800750e:	f000 bd6e 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8007512:	4b4f      	ldr	r3, [pc, #316]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007514:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007518:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800751c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800751e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007520:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007524:	d056      	beq.n	80075d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8007526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007528:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800752c:	f200 808b 	bhi.w	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8007530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007532:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007536:	d03e      	beq.n	80075b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8007538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800753e:	f200 8082 	bhi.w	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8007542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007544:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007548:	d027      	beq.n	800759a <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800754a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007550:	d879      	bhi.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8007552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007554:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007558:	d017      	beq.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800755a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800755c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007560:	d871      	bhi.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8007562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007564:	2b00      	cmp	r3, #0
 8007566:	d004      	beq.n	8007572 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8007568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800756a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800756e:	d004      	beq.n	800757a <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8007570:	e069      	b.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007572:	f7fb fe0d 	bl	8003190 <HAL_RCC_GetPCLK3Freq>
 8007576:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007578:	e068      	b.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800757a:	f107 0314 	add.w	r3, r7, #20
 800757e:	4618      	mov	r0, r3
 8007580:	f7fd ff12 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007588:	e060      	b.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800758a:	f107 0308 	add.w	r3, r7, #8
 800758e:	4618      	mov	r0, r3
 8007590:	f7fe f876 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007598:	e058      	b.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800759a:	4b2d      	ldr	r3, [pc, #180]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800759c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075a0:	f003 0302 	and.w	r3, r3, #2
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d103      	bne.n	80075b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 80075a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075ac:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80075ae:	e04d      	b.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80075b0:	2300      	movs	r3, #0
 80075b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80075b4:	e04a      	b.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80075b6:	4b26      	ldr	r3, [pc, #152]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80075b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075c4:	d103      	bne.n	80075ce <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 80075c6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80075ca:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80075cc:	e03e      	b.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80075ce:	2300      	movs	r3, #0
 80075d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80075d2:	e03b      	b.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80075d4:	4b1e      	ldr	r3, [pc, #120]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80075d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80075da:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80075de:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80075e0:	4b1b      	ldr	r3, [pc, #108]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f003 0302 	and.w	r3, r3, #2
 80075e8:	2b02      	cmp	r3, #2
 80075ea:	d10c      	bne.n	8007606 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 80075ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d109      	bne.n	8007606 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80075f2:	4b17      	ldr	r3, [pc, #92]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	08db      	lsrs	r3, r3, #3
 80075f8:	f003 0303 	and.w	r3, r3, #3
 80075fc:	4a15      	ldr	r2, [pc, #84]	@ (8007654 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80075fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007602:	637b      	str	r3, [r7, #52]	@ 0x34
 8007604:	e01e      	b.n	8007644 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007606:	4b12      	ldr	r3, [pc, #72]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800760e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007612:	d106      	bne.n	8007622 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8007614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800761a:	d102      	bne.n	8007622 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800761c:	4b0e      	ldr	r3, [pc, #56]	@ (8007658 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800761e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007620:	e010      	b.n	8007644 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007622:	4b0b      	ldr	r3, [pc, #44]	@ (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800762a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800762e:	d106      	bne.n	800763e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8007630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007632:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007636:	d102      	bne.n	800763e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007638:	4b08      	ldr	r3, [pc, #32]	@ (800765c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800763a:	637b      	str	r3, [r7, #52]	@ 0x34
 800763c:	e002      	b.n	8007644 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800763e:	2300      	movs	r3, #0
 8007640:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007642:	e003      	b.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8007644:	e002      	b.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8007646:	2300      	movs	r3, #0
 8007648:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800764a:	bf00      	nop
          }
        }
        break;
 800764c:	f000 bccf 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007650:	44020c00 	.word	0x44020c00
 8007654:	03d09000 	.word	0x03d09000
 8007658:	003d0900 	.word	0x003d0900
 800765c:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8007660:	4b9e      	ldr	r3, [pc, #632]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007662:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007666:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800766a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800766c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007672:	d056      	beq.n	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8007674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007676:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800767a:	f200 808b 	bhi.w	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800767e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007684:	d03e      	beq.n	8007704 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8007686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800768c:	f200 8082 	bhi.w	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8007690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007692:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007696:	d027      	beq.n	80076e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8007698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800769e:	d879      	bhi.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80076a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076a6:	d017      	beq.n	80076d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 80076a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076ae:	d871      	bhi.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80076b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d004      	beq.n	80076c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 80076b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076bc:	d004      	beq.n	80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 80076be:	e069      	b.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80076c0:	f7fb fd66 	bl	8003190 <HAL_RCC_GetPCLK3Freq>
 80076c4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80076c6:	e068      	b.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076c8:	f107 0314 	add.w	r3, r7, #20
 80076cc:	4618      	mov	r0, r3
 80076ce:	f7fd fe6b 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80076d6:	e060      	b.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076d8:	f107 0308 	add.w	r3, r7, #8
 80076dc:	4618      	mov	r0, r3
 80076de:	f7fd ffcf 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80076e6:	e058      	b.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80076e8:	4b7c      	ldr	r3, [pc, #496]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80076ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076ee:	f003 0302 	and.w	r3, r3, #2
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d103      	bne.n	80076fe <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 80076f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076fa:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80076fc:	e04d      	b.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80076fe:	2300      	movs	r3, #0
 8007700:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007702:	e04a      	b.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007704:	4b75      	ldr	r3, [pc, #468]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007706:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800770a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800770e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007712:	d103      	bne.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8007714:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007718:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800771a:	e03e      	b.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800771c:	2300      	movs	r3, #0
 800771e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007720:	e03b      	b.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007722:	4b6e      	ldr	r3, [pc, #440]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007724:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007728:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800772c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800772e:	4b6b      	ldr	r3, [pc, #428]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 0302 	and.w	r3, r3, #2
 8007736:	2b02      	cmp	r3, #2
 8007738:	d10c      	bne.n	8007754 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800773a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800773c:	2b00      	cmp	r3, #0
 800773e:	d109      	bne.n	8007754 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007740:	4b66      	ldr	r3, [pc, #408]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	08db      	lsrs	r3, r3, #3
 8007746:	f003 0303 	and.w	r3, r3, #3
 800774a:	4a65      	ldr	r2, [pc, #404]	@ (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800774c:	fa22 f303 	lsr.w	r3, r2, r3
 8007750:	637b      	str	r3, [r7, #52]	@ 0x34
 8007752:	e01e      	b.n	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007754:	4b61      	ldr	r3, [pc, #388]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800775c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007760:	d106      	bne.n	8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8007762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007768:	d102      	bne.n	8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800776a:	4b5e      	ldr	r3, [pc, #376]	@ (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800776c:	637b      	str	r3, [r7, #52]	@ 0x34
 800776e:	e010      	b.n	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007770:	4b5a      	ldr	r3, [pc, #360]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007778:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800777c:	d106      	bne.n	800778c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800777e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007780:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007784:	d102      	bne.n	800778c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007786:	4b58      	ldr	r3, [pc, #352]	@ (80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8007788:	637b      	str	r3, [r7, #52]	@ 0x34
 800778a:	e002      	b.n	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800778c:	2300      	movs	r3, #0
 800778e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007790:	e003      	b.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8007792:	e002      	b.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8007794:	2300      	movs	r3, #0
 8007796:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007798:	bf00      	nop
          }
        }
        break;
 800779a:	f000 bc28 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800779e:	4b4f      	ldr	r3, [pc, #316]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80077a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80077a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077a8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80077aa:	4b4c      	ldr	r3, [pc, #304]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077b6:	d106      	bne.n	80077c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 80077b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d103      	bne.n	80077c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 80077be:	4b4a      	ldr	r3, [pc, #296]	@ (80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80077c0:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80077c2:	f000 bc14 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077cc:	d108      	bne.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80077ce:	f107 0320 	add.w	r3, r7, #32
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fd fc7c 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80077d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80077dc:	f000 bc07 	b.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80077e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077e6:	d107      	bne.n	80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077e8:	f107 0314 	add.w	r3, r7, #20
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7fd fddb 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80077f6:	e3fa      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80077f8:	2300      	movs	r3, #0
 80077fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80077fc:	e3f7      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80077fe:	4b37      	ldr	r3, [pc, #220]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007804:	f003 0307 	and.w	r3, r3, #7
 8007808:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800780a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780c:	2b04      	cmp	r3, #4
 800780e:	d861      	bhi.n	80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8007810:	a201      	add	r2, pc, #4	@ (adr r2, 8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8007812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007816:	bf00      	nop
 8007818:	0800782d 	.word	0x0800782d
 800781c:	0800783d 	.word	0x0800783d
 8007820:	0800784d 	.word	0x0800784d
 8007824:	0800785d 	.word	0x0800785d
 8007828:	08007863 	.word	0x08007863
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800782c:	f107 0320 	add.w	r3, r7, #32
 8007830:	4618      	mov	r0, r3
 8007832:	f7fd fc4d 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007838:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800783a:	e04e      	b.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800783c:	f107 0314 	add.w	r3, r7, #20
 8007840:	4618      	mov	r0, r3
 8007842:	f7fd fdb1 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800784a:	e046      	b.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800784c:	f107 0308 	add.w	r3, r7, #8
 8007850:	4618      	mov	r0, r3
 8007852:	f7fd ff15 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800785a:	e03e      	b.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800785c:	4b23      	ldr	r3, [pc, #140]	@ (80078ec <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800785e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007860:	e03b      	b.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007862:	4b1e      	ldr	r3, [pc, #120]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007864:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007868:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800786c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800786e:	4b1b      	ldr	r3, [pc, #108]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f003 0302 	and.w	r3, r3, #2
 8007876:	2b02      	cmp	r3, #2
 8007878:	d10c      	bne.n	8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800787a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d109      	bne.n	8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007880:	4b16      	ldr	r3, [pc, #88]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	08db      	lsrs	r3, r3, #3
 8007886:	f003 0303 	and.w	r3, r3, #3
 800788a:	4a15      	ldr	r2, [pc, #84]	@ (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800788c:	fa22 f303 	lsr.w	r3, r2, r3
 8007890:	637b      	str	r3, [r7, #52]	@ 0x34
 8007892:	e01e      	b.n	80078d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007894:	4b11      	ldr	r3, [pc, #68]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800789c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078a0:	d106      	bne.n	80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 80078a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078a8:	d102      	bne.n	80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80078aa:	4b0e      	ldr	r3, [pc, #56]	@ (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 80078ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ae:	e010      	b.n	80078d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80078b0:	4b0a      	ldr	r3, [pc, #40]	@ (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80078bc:	d106      	bne.n	80078cc <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 80078be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078c4:	d102      	bne.n	80078cc <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80078c6:	4b08      	ldr	r3, [pc, #32]	@ (80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80078c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ca:	e002      	b.n	80078d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80078cc:	2300      	movs	r3, #0
 80078ce:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80078d0:	e003      	b.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 80078d2:	e002      	b.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 80078d4:	2300      	movs	r3, #0
 80078d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80078d8:	bf00      	nop
          }
        }
        break;
 80078da:	e388      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80078dc:	44020c00 	.word	0x44020c00
 80078e0:	03d09000 	.word	0x03d09000
 80078e4:	003d0900 	.word	0x003d0900
 80078e8:	017d7840 	.word	0x017d7840
 80078ec:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80078f0:	4ba9      	ldr	r3, [pc, #676]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80078f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80078f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078fa:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80078fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078fe:	2b20      	cmp	r3, #32
 8007900:	f200 809a 	bhi.w	8007a38 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8007904:	a201      	add	r2, pc, #4	@ (adr r2, 800790c <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8007906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800790a:	bf00      	nop
 800790c:	08007991 	.word	0x08007991
 8007910:	08007a39 	.word	0x08007a39
 8007914:	08007a39 	.word	0x08007a39
 8007918:	08007a39 	.word	0x08007a39
 800791c:	08007a39 	.word	0x08007a39
 8007920:	08007a39 	.word	0x08007a39
 8007924:	08007a39 	.word	0x08007a39
 8007928:	08007a39 	.word	0x08007a39
 800792c:	080079a1 	.word	0x080079a1
 8007930:	08007a39 	.word	0x08007a39
 8007934:	08007a39 	.word	0x08007a39
 8007938:	08007a39 	.word	0x08007a39
 800793c:	08007a39 	.word	0x08007a39
 8007940:	08007a39 	.word	0x08007a39
 8007944:	08007a39 	.word	0x08007a39
 8007948:	08007a39 	.word	0x08007a39
 800794c:	080079b1 	.word	0x080079b1
 8007950:	08007a39 	.word	0x08007a39
 8007954:	08007a39 	.word	0x08007a39
 8007958:	08007a39 	.word	0x08007a39
 800795c:	08007a39 	.word	0x08007a39
 8007960:	08007a39 	.word	0x08007a39
 8007964:	08007a39 	.word	0x08007a39
 8007968:	08007a39 	.word	0x08007a39
 800796c:	080079c1 	.word	0x080079c1
 8007970:	08007a39 	.word	0x08007a39
 8007974:	08007a39 	.word	0x08007a39
 8007978:	08007a39 	.word	0x08007a39
 800797c:	08007a39 	.word	0x08007a39
 8007980:	08007a39 	.word	0x08007a39
 8007984:	08007a39 	.word	0x08007a39
 8007988:	08007a39 	.word	0x08007a39
 800798c:	080079c7 	.word	0x080079c7
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007990:	f107 0320 	add.w	r3, r7, #32
 8007994:	4618      	mov	r0, r3
 8007996:	f7fd fb9b 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800799a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800799e:	e04e      	b.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079a0:	f107 0314 	add.w	r3, r7, #20
 80079a4:	4618      	mov	r0, r3
 80079a6:	f7fd fcff 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80079ae:	e046      	b.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079b0:	f107 0308 	add.w	r3, r7, #8
 80079b4:	4618      	mov	r0, r3
 80079b6:	f7fd fe63 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80079be:	e03e      	b.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80079c0:	4b76      	ldr	r3, [pc, #472]	@ (8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 80079c2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80079c4:	e03b      	b.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80079c6:	4b74      	ldr	r3, [pc, #464]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80079c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80079cc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80079d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80079d2:	4b71      	ldr	r3, [pc, #452]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 0302 	and.w	r3, r3, #2
 80079da:	2b02      	cmp	r3, #2
 80079dc:	d10c      	bne.n	80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 80079de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d109      	bne.n	80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80079e4:	4b6c      	ldr	r3, [pc, #432]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	08db      	lsrs	r3, r3, #3
 80079ea:	f003 0303 	and.w	r3, r3, #3
 80079ee:	4a6c      	ldr	r2, [pc, #432]	@ (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80079f0:	fa22 f303 	lsr.w	r3, r2, r3
 80079f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80079f6:	e01e      	b.n	8007a36 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80079f8:	4b67      	ldr	r3, [pc, #412]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a04:	d106      	bne.n	8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8007a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a0c:	d102      	bne.n	8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007a0e:	4b65      	ldr	r3, [pc, #404]	@ (8007ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8007a10:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a12:	e010      	b.n	8007a36 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007a14:	4b60      	ldr	r3, [pc, #384]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a20:	d106      	bne.n	8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8007a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a28:	d102      	bne.n	8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007a2a:	4b5f      	ldr	r3, [pc, #380]	@ (8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8007a2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a2e:	e002      	b.n	8007a36 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007a30:	2300      	movs	r3, #0
 8007a32:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007a34:	e003      	b.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8007a36:	e002      	b.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a3c:	bf00      	nop
          }
        }
        break;
 8007a3e:	e2d6      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007a40:	4b55      	ldr	r3, [pc, #340]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007a42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a46:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007a4a:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8007a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a52:	d031      	beq.n	8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8007a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a5a:	d866      	bhi.n	8007b2a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8007a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a60:	d027      	beq.n	8007ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8007a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a64:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a66:	d860      	bhi.n	8007b2a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8007a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6a:	2b80      	cmp	r3, #128	@ 0x80
 8007a6c:	d019      	beq.n	8007aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8007a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a70:	2b80      	cmp	r3, #128	@ 0x80
 8007a72:	d85a      	bhi.n	8007b2a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8007a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d003      	beq.n	8007a82 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8007a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7c:	2b40      	cmp	r3, #64	@ 0x40
 8007a7e:	d008      	beq.n	8007a92 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8007a80:	e053      	b.n	8007b2a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a82:	f107 0320 	add.w	r3, r7, #32
 8007a86:	4618      	mov	r0, r3
 8007a88:	f7fd fb22 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a90:	e04e      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a92:	f107 0314 	add.w	r3, r7, #20
 8007a96:	4618      	mov	r0, r3
 8007a98:	f7fd fc86 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007aa0:	e046      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007aa2:	f107 0308 	add.w	r3, r7, #8
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7fd fdea 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ab0:	e03e      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007ab2:	4b3a      	ldr	r3, [pc, #232]	@ (8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8007ab4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ab6:	e03b      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007ab8:	4b37      	ldr	r3, [pc, #220]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007aba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007abe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007ac4:	4b34      	ldr	r3, [pc, #208]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 0302 	and.w	r3, r3, #2
 8007acc:	2b02      	cmp	r3, #2
 8007ace:	d10c      	bne.n	8007aea <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8007ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d109      	bne.n	8007aea <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ad6:	4b30      	ldr	r3, [pc, #192]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	08db      	lsrs	r3, r3, #3
 8007adc:	f003 0303 	and.w	r3, r3, #3
 8007ae0:	4a2f      	ldr	r2, [pc, #188]	@ (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8007ae2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ae8:	e01e      	b.n	8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007aea:	4b2b      	ldr	r3, [pc, #172]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007af2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007af6:	d106      	bne.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8007af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007afe:	d102      	bne.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007b00:	4b28      	ldr	r3, [pc, #160]	@ (8007ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8007b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b04:	e010      	b.n	8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007b06:	4b24      	ldr	r3, [pc, #144]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b12:	d106      	bne.n	8007b22 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8007b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b1a:	d102      	bne.n	8007b22 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007b1c:	4b22      	ldr	r3, [pc, #136]	@ (8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8007b1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b20:	e002      	b.n	8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007b22:	2300      	movs	r3, #0
 8007b24:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007b26:	e003      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8007b28:	e002      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b2e:	bf00      	nop
          }
        }
        break;
 8007b30:	e25d      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8007b32:	4b19      	ldr	r3, [pc, #100]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b38:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8007b3c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d103      	bne.n	8007b4c <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007b44:	f7fb fb0e 	bl	8003164 <HAL_RCC_GetPCLK2Freq>
 8007b48:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8007b4a:	e250      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8007b4c:	4b12      	ldr	r3, [pc, #72]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b58:	d10b      	bne.n	8007b72 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b60:	d107      	bne.n	8007b72 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b62:	f107 0314 	add.w	r3, r7, #20
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7fd fc1e 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b70:	e04f      	b.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8007b72:	4b09      	ldr	r3, [pc, #36]	@ (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b7e:	d115      	bne.n	8007bac <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8007b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b86:	d111      	bne.n	8007bac <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b88:	f107 0308 	add.w	r3, r7, #8
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7fd fd77 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b96:	e03c      	b.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8007b98:	44020c00 	.word	0x44020c00
 8007b9c:	00bb8000 	.word	0x00bb8000
 8007ba0:	03d09000 	.word	0x03d09000
 8007ba4:	003d0900 	.word	0x003d0900
 8007ba8:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8007bac:	4b94      	ldr	r3, [pc, #592]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 0302 	and.w	r3, r3, #2
 8007bb4:	2b02      	cmp	r3, #2
 8007bb6:	d10d      	bne.n	8007bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8007bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bba:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007bbe:	d109      	bne.n	8007bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007bc0:	4b8f      	ldr	r3, [pc, #572]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	08db      	lsrs	r3, r3, #3
 8007bc6:	f003 0303 	and.w	r3, r3, #3
 8007bca:	4a8e      	ldr	r2, [pc, #568]	@ (8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8007bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8007bd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bd2:	e01e      	b.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8007bd4:	4b8a      	ldr	r3, [pc, #552]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007be0:	d106      	bne.n	8007bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8007be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007be8:	d102      	bne.n	8007bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8007bea:	4b87      	ldr	r3, [pc, #540]	@ (8007e08 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8007bec:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bee:	e010      	b.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8007bf0:	4b83      	ldr	r3, [pc, #524]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bfc:	d106      	bne.n	8007c0c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8007bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c00:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007c04:	d102      	bne.n	8007c0c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8007c06:	4b81      	ldr	r3, [pc, #516]	@ (8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8007c08:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c0a:	e002      	b.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c10:	e1ed      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c12:	e1ec      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8007c14:	4b7a      	ldr	r3, [pc, #488]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007c16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c1a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007c1e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8007c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d103      	bne.n	8007c2e <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007c26:	f7fb fab3 	bl	8003190 <HAL_RCC_GetPCLK3Freq>
 8007c2a:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8007c2c:	e1df      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8007c2e:	4b74      	ldr	r3, [pc, #464]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c3a:	d10b      	bne.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8007c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c42:	d107      	bne.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c44:	f107 0314 	add.w	r3, r7, #20
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f7fd fbad 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c52:	e045      	b.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8007c54:	4b6a      	ldr	r3, [pc, #424]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c60:	d10b      	bne.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8007c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c68:	d107      	bne.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c6a:	f107 0308 	add.w	r3, r7, #8
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f7fd fd06 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c78:	e032      	b.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8007c7a:	4b61      	ldr	r3, [pc, #388]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f003 0302 	and.w	r3, r3, #2
 8007c82:	2b02      	cmp	r3, #2
 8007c84:	d10d      	bne.n	8007ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8007c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007c8c:	d109      	bne.n	8007ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c8e:	4b5c      	ldr	r3, [pc, #368]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	08db      	lsrs	r3, r3, #3
 8007c94:	f003 0303 	and.w	r3, r3, #3
 8007c98:	4a5a      	ldr	r2, [pc, #360]	@ (8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8007c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8007c9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ca0:	e01e      	b.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8007ca2:	4b57      	ldr	r3, [pc, #348]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007caa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cae:	d106      	bne.n	8007cbe <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8007cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cb6:	d102      	bne.n	8007cbe <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8007cb8:	4b53      	ldr	r3, [pc, #332]	@ (8007e08 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8007cba:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cbc:	e010      	b.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8007cbe:	4b50      	ldr	r3, [pc, #320]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cca:	d106      	bne.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8007ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cce:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007cd2:	d102      	bne.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8007cd4:	4b4d      	ldr	r3, [pc, #308]	@ (8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8007cd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cd8:	e002      	b.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cde:	e186      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ce0:	e185      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8007ce2:	4b47      	ldr	r3, [pc, #284]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ce8:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8007cec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8007cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d103      	bne.n	8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007cf4:	f7fb fa36 	bl	8003164 <HAL_RCC_GetPCLK2Freq>
 8007cf8:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8007cfa:	e178      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8007cfc:	4b40      	ldr	r3, [pc, #256]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d08:	d10b      	bne.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8007d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d10:	d107      	bne.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d12:	f107 0314 	add.w	r3, r7, #20
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fd fb46 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d20:	e045      	b.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8007d22:	4b37      	ldr	r3, [pc, #220]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d2e:	d10b      	bne.n	8007d48 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8007d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d36:	d107      	bne.n	8007d48 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d38:	f107 0308 	add.w	r3, r7, #8
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f7fd fc9f 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d46:	e032      	b.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8007d48:	4b2d      	ldr	r3, [pc, #180]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f003 0302 	and.w	r3, r3, #2
 8007d50:	2b02      	cmp	r3, #2
 8007d52:	d10d      	bne.n	8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8007d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d56:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007d5a:	d109      	bne.n	8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d5c:	4b28      	ldr	r3, [pc, #160]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	08db      	lsrs	r3, r3, #3
 8007d62:	f003 0303 	and.w	r3, r3, #3
 8007d66:	4a27      	ldr	r2, [pc, #156]	@ (8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8007d68:	fa22 f303 	lsr.w	r3, r2, r3
 8007d6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d6e:	e01e      	b.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8007d70:	4b23      	ldr	r3, [pc, #140]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d7c:	d106      	bne.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8007d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d84:	d102      	bne.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8007d86:	4b20      	ldr	r3, [pc, #128]	@ (8007e08 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8007d88:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d8a:	e010      	b.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8007d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d98:	d106      	bne.n	8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8007d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007da0:	d102      	bne.n	8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 8007da2:	4b1a      	ldr	r3, [pc, #104]	@ (8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8007da4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007da6:	e002      	b.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8007da8:	2300      	movs	r3, #0
 8007daa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dac:	e11f      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007dae:	e11e      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007db0:	4b13      	ldr	r3, [pc, #76]	@ (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007db2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007db6:	f003 0303 	and.w	r3, r3, #3
 8007dba:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbe:	2b03      	cmp	r3, #3
 8007dc0:	d85f      	bhi.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 8007dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8007dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc8:	08007dd9 	.word	0x08007dd9
 8007dcc:	08007de1 	.word	0x08007de1
 8007dd0:	08007df1 	.word	0x08007df1
 8007dd4:	08007e11 	.word	0x08007e11
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8007dd8:	f7fb f992 	bl	8003100 <HAL_RCC_GetHCLKFreq>
 8007ddc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007dde:	e053      	b.n	8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007de0:	f107 0320 	add.w	r3, r7, #32
 8007de4:	4618      	mov	r0, r3
 8007de6:	f7fd f973 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007dee:	e04b      	b.n	8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007df0:	f107 0314 	add.w	r3, r7, #20
 8007df4:	4618      	mov	r0, r3
 8007df6:	f7fd fad7 	bl	80053a8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007dfe:	e043      	b.n	8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8007e00:	44020c00 	.word	0x44020c00
 8007e04:	03d09000 	.word	0x03d09000
 8007e08:	003d0900 	.word	0x003d0900
 8007e0c:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e10:	4b79      	ldr	r3, [pc, #484]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007e12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e16:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e1c:	4b76      	ldr	r3, [pc, #472]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f003 0302 	and.w	r3, r3, #2
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d10c      	bne.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8007e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d109      	bne.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e2e:	4b72      	ldr	r3, [pc, #456]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	08db      	lsrs	r3, r3, #3
 8007e34:	f003 0303 	and.w	r3, r3, #3
 8007e38:	4a70      	ldr	r2, [pc, #448]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8007e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8007e3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e40:	e01e      	b.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e42:	4b6d      	ldr	r3, [pc, #436]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e4e:	d106      	bne.n	8007e5e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8007e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e56:	d102      	bne.n	8007e5e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007e58:	4b69      	ldr	r3, [pc, #420]	@ (8008000 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8007e5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e5c:	e010      	b.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007e5e:	4b66      	ldr	r3, [pc, #408]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e6a:	d106      	bne.n	8007e7a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8007e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e72:	d102      	bne.n	8007e7a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007e74:	4b63      	ldr	r3, [pc, #396]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 8007e76:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e78:	e002      	b.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007e7e:	e003      	b.n	8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8007e80:	e002      	b.n	8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8007e82:	2300      	movs	r3, #0
 8007e84:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007e86:	bf00      	nop
          }
        }
        break;
 8007e88:	e0b1      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8007e8a:	4b5b      	ldr	r3, [pc, #364]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007e8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e90:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007e94:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8007e96:	4b58      	ldr	r3, [pc, #352]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007e98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e9c:	f003 0302 	and.w	r3, r3, #2
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	d106      	bne.n	8007eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8007ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d103      	bne.n	8007eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 8007eaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007eae:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eb0:	e01f      	b.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8007eb2:	4b51      	ldr	r3, [pc, #324]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007eb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007eb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ebc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ec0:	d106      	bne.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec4:	2b40      	cmp	r3, #64	@ 0x40
 8007ec6:	d103      	bne.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 8007ec8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007ecc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ece:	e010      	b.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 8007ed0:	4b49      	ldr	r3, [pc, #292]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ed8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007edc:	d106      	bne.n	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	2b80      	cmp	r3, #128	@ 0x80
 8007ee2:	d103      	bne.n	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 8007ee4:	f248 0312 	movw	r3, #32786	@ 0x8012
 8007ee8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eea:	e002      	b.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8007eec:	2300      	movs	r3, #0
 8007eee:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007ef0:	e07d      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ef2:	e07c      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007ef4:	4b40      	ldr	r3, [pc, #256]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007ef6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007efa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007efe:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8007f00:	4b3d      	ldr	r3, [pc, #244]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f0c:	d105      	bne.n	8007f1a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d102      	bne.n	8007f1a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8007f14:	4b3c      	ldr	r3, [pc, #240]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8007f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f18:	e031      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8007f1a:	4b37      	ldr	r3, [pc, #220]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f26:	d10a      	bne.n	8007f3e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8007f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2a:	2b10      	cmp	r3, #16
 8007f2c:	d107      	bne.n	8007f3e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f2e:	f107 0320 	add.w	r3, r7, #32
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fd f8cc 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f3c:	e01f      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8007f3e:	4b2e      	ldr	r3, [pc, #184]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007f40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f44:	f003 0302 	and.w	r3, r3, #2
 8007f48:	2b02      	cmp	r3, #2
 8007f4a:	d106      	bne.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8007f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f4e:	2b20      	cmp	r3, #32
 8007f50:	d103      	bne.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8007f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f56:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f58:	e011      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8007f5a:	4b27      	ldr	r3, [pc, #156]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007f5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f68:	d106      	bne.n	8007f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6c:	2b30      	cmp	r3, #48	@ 0x30
 8007f6e:	d103      	bne.n	8007f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8007f70:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007f74:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f76:	e002      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007f7c:	e037      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f7e:	e036      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8007f80:	4b1d      	ldr	r3, [pc, #116]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007f82:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f86:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007f8a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8007f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8e:	2b10      	cmp	r3, #16
 8007f90:	d107      	bne.n	8007fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f92:	f107 0320 	add.w	r3, r7, #32
 8007f96:	4618      	mov	r0, r3
 8007f98:	f7fd f89a 	bl	80050d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007fa0:	e025      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8007fa2:	4b15      	ldr	r3, [pc, #84]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007faa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fae:	d10a      	bne.n	8007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 8007fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb2:	2b20      	cmp	r3, #32
 8007fb4:	d107      	bne.n	8007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fb6:	f107 0308 	add.w	r3, r7, #8
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f7fd fb60 	bl	8005680 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fc4:	e00f      	b.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8007fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007fce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fd2:	d105      	bne.n	8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 8007fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd6:	2b30      	cmp	r3, #48	@ 0x30
 8007fd8:	d102      	bne.n	8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 8007fda:	4b0b      	ldr	r3, [pc, #44]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8007fdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fde:	e002      	b.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8007fe4:	e003      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007fe6:	e002      	b.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fec:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8007fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	373c      	adds	r7, #60	@ 0x3c
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd90      	pop	{r4, r7, pc}
 8007ff8:	44020c00 	.word	0x44020c00
 8007ffc:	03d09000 	.word	0x03d09000
 8008000:	003d0900 	.word	0x003d0900
 8008004:	017d7840 	.word	0x017d7840
 8008008:	02dc6c00 	.word	0x02dc6c00

0800800c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8008014:	4b48      	ldr	r3, [pc, #288]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a47      	ldr	r2, [pc, #284]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 800801a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800801e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008020:	f7f9 f8c4 	bl	80011ac <HAL_GetTick>
 8008024:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008026:	e008      	b.n	800803a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008028:	f7f9 f8c0 	bl	80011ac <HAL_GetTick>
 800802c:	4602      	mov	r2, r0
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	1ad3      	subs	r3, r2, r3
 8008032:	2b02      	cmp	r3, #2
 8008034:	d901      	bls.n	800803a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008036:	2303      	movs	r3, #3
 8008038:	e07a      	b.n	8008130 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800803a:	4b3f      	ldr	r3, [pc, #252]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008042:	2b00      	cmp	r3, #0
 8008044:	d1f0      	bne.n	8008028 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008046:	4b3c      	ldr	r3, [pc, #240]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 8008048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800804e:	f023 0303 	bic.w	r3, r3, #3
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	6811      	ldr	r1, [r2, #0]
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	6852      	ldr	r2, [r2, #4]
 800805a:	0212      	lsls	r2, r2, #8
 800805c:	430a      	orrs	r2, r1
 800805e:	4936      	ldr	r1, [pc, #216]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 8008060:	4313      	orrs	r3, r2
 8008062:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	3b01      	subs	r3, #1
 800806a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	68db      	ldr	r3, [r3, #12]
 8008072:	3b01      	subs	r3, #1
 8008074:	025b      	lsls	r3, r3, #9
 8008076:	b29b      	uxth	r3, r3
 8008078:	431a      	orrs	r2, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	3b01      	subs	r3, #1
 8008080:	041b      	lsls	r3, r3, #16
 8008082:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008086:	431a      	orrs	r2, r3
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	695b      	ldr	r3, [r3, #20]
 800808c:	3b01      	subs	r3, #1
 800808e:	061b      	lsls	r3, r3, #24
 8008090:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008094:	4928      	ldr	r1, [pc, #160]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 8008096:	4313      	orrs	r3, r2
 8008098:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800809a:	4b27      	ldr	r3, [pc, #156]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 800809c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800809e:	f023 020c 	bic.w	r2, r3, #12
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	699b      	ldr	r3, [r3, #24]
 80080a6:	4924      	ldr	r1, [pc, #144]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080a8:	4313      	orrs	r3, r2
 80080aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80080ac:	4b22      	ldr	r3, [pc, #136]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080b0:	f023 0220 	bic.w	r2, r3, #32
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	69db      	ldr	r3, [r3, #28]
 80080b8:	491f      	ldr	r1, [pc, #124]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080ba:	4313      	orrs	r3, r2
 80080bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80080be:	4b1e      	ldr	r3, [pc, #120]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080c6:	491c      	ldr	r1, [pc, #112]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080c8:	4313      	orrs	r3, r2
 80080ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80080cc:	4b1a      	ldr	r3, [pc, #104]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080d0:	4a19      	ldr	r2, [pc, #100]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080d2:	f023 0310 	bic.w	r3, r3, #16
 80080d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80080d8:	4b17      	ldr	r3, [pc, #92]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080e0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	6a12      	ldr	r2, [r2, #32]
 80080e8:	00d2      	lsls	r2, r2, #3
 80080ea:	4913      	ldr	r1, [pc, #76]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080ec:	4313      	orrs	r3, r2
 80080ee:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80080f0:	4b11      	ldr	r3, [pc, #68]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f4:	4a10      	ldr	r2, [pc, #64]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080f6:	f043 0310 	orr.w	r3, r3, #16
 80080fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80080fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a0d      	ldr	r2, [pc, #52]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 8008102:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008106:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008108:	f7f9 f850 	bl	80011ac <HAL_GetTick>
 800810c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800810e:	e008      	b.n	8008122 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008110:	f7f9 f84c 	bl	80011ac <HAL_GetTick>
 8008114:	4602      	mov	r2, r0
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	2b02      	cmp	r3, #2
 800811c:	d901      	bls.n	8008122 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	e006      	b.n	8008130 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008122:	4b05      	ldr	r3, [pc, #20]	@ (8008138 <RCCEx_PLL2_Config+0x12c>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800812a:	2b00      	cmp	r3, #0
 800812c:	d0f0      	beq.n	8008110 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800812e:	2300      	movs	r3, #0

}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}
 8008138:	44020c00 	.word	0x44020c00

0800813c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8008144:	4b48      	ldr	r3, [pc, #288]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a47      	ldr	r2, [pc, #284]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 800814a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800814e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008150:	f7f9 f82c 	bl	80011ac <HAL_GetTick>
 8008154:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008156:	e008      	b.n	800816a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008158:	f7f9 f828 	bl	80011ac <HAL_GetTick>
 800815c:	4602      	mov	r2, r0
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	1ad3      	subs	r3, r2, r3
 8008162:	2b02      	cmp	r3, #2
 8008164:	d901      	bls.n	800816a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008166:	2303      	movs	r3, #3
 8008168:	e07a      	b.n	8008260 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800816a:	4b3f      	ldr	r3, [pc, #252]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1f0      	bne.n	8008158 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008176:	4b3c      	ldr	r3, [pc, #240]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 8008178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800817a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800817e:	f023 0303 	bic.w	r3, r3, #3
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	6811      	ldr	r1, [r2, #0]
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	6852      	ldr	r2, [r2, #4]
 800818a:	0212      	lsls	r2, r2, #8
 800818c:	430a      	orrs	r2, r1
 800818e:	4936      	ldr	r1, [pc, #216]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 8008190:	4313      	orrs	r3, r2
 8008192:	630b      	str	r3, [r1, #48]	@ 0x30
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	3b01      	subs	r3, #1
 800819a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	3b01      	subs	r3, #1
 80081a4:	025b      	lsls	r3, r3, #9
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	431a      	orrs	r2, r3
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	3b01      	subs	r3, #1
 80081b0:	041b      	lsls	r3, r3, #16
 80081b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80081b6:	431a      	orrs	r2, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	695b      	ldr	r3, [r3, #20]
 80081bc:	3b01      	subs	r3, #1
 80081be:	061b      	lsls	r3, r3, #24
 80081c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80081c4:	4928      	ldr	r1, [pc, #160]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 80081c6:	4313      	orrs	r3, r2
 80081c8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80081ca:	4b27      	ldr	r3, [pc, #156]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 80081cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081ce:	f023 020c 	bic.w	r2, r3, #12
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	699b      	ldr	r3, [r3, #24]
 80081d6:	4924      	ldr	r1, [pc, #144]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 80081d8:	4313      	orrs	r3, r2
 80081da:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80081dc:	4b22      	ldr	r3, [pc, #136]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 80081de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081e0:	f023 0220 	bic.w	r2, r3, #32
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	69db      	ldr	r3, [r3, #28]
 80081e8:	491f      	ldr	r1, [pc, #124]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 80081ea:	4313      	orrs	r3, r2
 80081ec:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80081ee:	4b1e      	ldr	r3, [pc, #120]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 80081f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f6:	491c      	ldr	r1, [pc, #112]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 80081f8:	4313      	orrs	r3, r2
 80081fa:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80081fc:	4b1a      	ldr	r3, [pc, #104]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 80081fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008200:	4a19      	ldr	r2, [pc, #100]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 8008202:	f023 0310 	bic.w	r3, r3, #16
 8008206:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8008208:	4b17      	ldr	r3, [pc, #92]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 800820a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800820c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008210:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	6a12      	ldr	r2, [r2, #32]
 8008218:	00d2      	lsls	r2, r2, #3
 800821a:	4913      	ldr	r1, [pc, #76]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 800821c:	4313      	orrs	r3, r2
 800821e:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8008220:	4b11      	ldr	r3, [pc, #68]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 8008222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008224:	4a10      	ldr	r2, [pc, #64]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 8008226:	f043 0310 	orr.w	r3, r3, #16
 800822a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800822c:	4b0e      	ldr	r3, [pc, #56]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a0d      	ldr	r2, [pc, #52]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 8008232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008236:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008238:	f7f8 ffb8 	bl	80011ac <HAL_GetTick>
 800823c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800823e:	e008      	b.n	8008252 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008240:	f7f8 ffb4 	bl	80011ac <HAL_GetTick>
 8008244:	4602      	mov	r2, r0
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	1ad3      	subs	r3, r2, r3
 800824a:	2b02      	cmp	r3, #2
 800824c:	d901      	bls.n	8008252 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800824e:	2303      	movs	r3, #3
 8008250:	e006      	b.n	8008260 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008252:	4b05      	ldr	r3, [pc, #20]	@ (8008268 <RCCEx_PLL3_Config+0x12c>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800825a:	2b00      	cmp	r3, #0
 800825c:	d0f0      	beq.n	8008240 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800825e:	2300      	movs	r3, #0
}
 8008260:	4618      	mov	r0, r3
 8008262:	3710      	adds	r7, #16
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	44020c00 	.word	0x44020c00

0800826c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d101      	bne.n	800827e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e042      	b.n	8008304 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008284:	2b00      	cmp	r3, #0
 8008286:	d106      	bne.n	8008296 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2200      	movs	r2, #0
 800828c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f7f8 fcd9 	bl	8000c48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2224      	movs	r2, #36	@ 0x24
 800829a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f022 0201 	bic.w	r2, r2, #1
 80082ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d002      	beq.n	80082bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 fab4 	bl	8008824 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 f8c3 	bl	8008448 <UART_SetConfig>
 80082c2:	4603      	mov	r3, r0
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d101      	bne.n	80082cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	e01b      	b.n	8008304 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	685a      	ldr	r2, [r3, #4]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80082da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	689a      	ldr	r2, [r3, #8]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80082ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681a      	ldr	r2, [r3, #0]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f042 0201 	orr.w	r2, r2, #1
 80082fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 fb33 	bl	8008968 <UART_CheckIdleState>
 8008302:	4603      	mov	r3, r0
}
 8008304:	4618      	mov	r0, r3
 8008306:	3708      	adds	r7, #8
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b08a      	sub	sp, #40	@ 0x28
 8008310:	af02      	add	r7, sp, #8
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	603b      	str	r3, [r7, #0]
 8008318:	4613      	mov	r3, r2
 800831a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008322:	2b20      	cmp	r3, #32
 8008324:	f040 808b 	bne.w	800843e <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d002      	beq.n	8008334 <HAL_UART_Transmit+0x28>
 800832e:	88fb      	ldrh	r3, [r7, #6]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d101      	bne.n	8008338 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	e083      	b.n	8008440 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008342:	2b80      	cmp	r3, #128	@ 0x80
 8008344:	d107      	bne.n	8008356 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	689a      	ldr	r2, [r3, #8]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008354:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2221      	movs	r2, #33	@ 0x21
 8008362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008366:	f7f8 ff21 	bl	80011ac <HAL_GetTick>
 800836a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	88fa      	ldrh	r2, [r7, #6]
 8008370:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	88fa      	ldrh	r2, [r7, #6]
 8008378:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008384:	d108      	bne.n	8008398 <HAL_UART_Transmit+0x8c>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	691b      	ldr	r3, [r3, #16]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d104      	bne.n	8008398 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800838e:	2300      	movs	r3, #0
 8008390:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	61bb      	str	r3, [r7, #24]
 8008396:	e003      	b.n	80083a0 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800839c:	2300      	movs	r3, #0
 800839e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80083a0:	e030      	b.n	8008404 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	9300      	str	r3, [sp, #0]
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	2200      	movs	r2, #0
 80083aa:	2180      	movs	r1, #128	@ 0x80
 80083ac:	68f8      	ldr	r0, [r7, #12]
 80083ae:	f000 fb85 	bl	8008abc <UART_WaitOnFlagUntilTimeout>
 80083b2:	4603      	mov	r3, r0
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d005      	beq.n	80083c4 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2220      	movs	r2, #32
 80083bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e03d      	b.n	8008440 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d10b      	bne.n	80083e2 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083ca:	69bb      	ldr	r3, [r7, #24]
 80083cc:	881b      	ldrh	r3, [r3, #0]
 80083ce:	461a      	mov	r2, r3
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083d8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	3302      	adds	r3, #2
 80083de:	61bb      	str	r3, [r7, #24]
 80083e0:	e007      	b.n	80083f2 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80083e2:	69fb      	ldr	r3, [r7, #28]
 80083e4:	781a      	ldrb	r2, [r3, #0]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	3301      	adds	r3, #1
 80083f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	3b01      	subs	r3, #1
 80083fc:	b29a      	uxth	r2, r3
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800840a:	b29b      	uxth	r3, r3
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1c8      	bne.n	80083a2 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	9300      	str	r3, [sp, #0]
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	2200      	movs	r2, #0
 8008418:	2140      	movs	r1, #64	@ 0x40
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	f000 fb4e 	bl	8008abc <UART_WaitOnFlagUntilTimeout>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d005      	beq.n	8008432 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2220      	movs	r2, #32
 800842a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800842e:	2303      	movs	r3, #3
 8008430:	e006      	b.n	8008440 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2220      	movs	r2, #32
 8008436:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800843a:	2300      	movs	r3, #0
 800843c:	e000      	b.n	8008440 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800843e:	2302      	movs	r3, #2
  }
}
 8008440:	4618      	mov	r0, r3
 8008442:	3720      	adds	r7, #32
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008448:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800844c:	b094      	sub	sp, #80	@ 0x50
 800844e:	af00      	add	r7, sp, #0
 8008450:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008452:	2300      	movs	r3, #0
 8008454:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8008458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	4b78      	ldr	r3, [pc, #480]	@ (8008640 <UART_SetConfig+0x1f8>)
 800845e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008462:	689a      	ldr	r2, [r3, #8]
 8008464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008466:	691b      	ldr	r3, [r3, #16]
 8008468:	431a      	orrs	r2, r3
 800846a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800846c:	695b      	ldr	r3, [r3, #20]
 800846e:	431a      	orrs	r2, r3
 8008470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008472:	69db      	ldr	r3, [r3, #28]
 8008474:	4313      	orrs	r3, r2
 8008476:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4971      	ldr	r1, [pc, #452]	@ (8008644 <UART_SetConfig+0x1fc>)
 8008480:	4019      	ands	r1, r3
 8008482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008488:	430b      	orrs	r3, r1
 800848a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800848c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008498:	68d9      	ldr	r1, [r3, #12]
 800849a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	ea40 0301 	orr.w	r3, r0, r1
 80084a2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80084a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80084aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	4b64      	ldr	r3, [pc, #400]	@ (8008640 <UART_SetConfig+0x1f8>)
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d009      	beq.n	80084c8 <UART_SetConfig+0x80>
 80084b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	4b63      	ldr	r3, [pc, #396]	@ (8008648 <UART_SetConfig+0x200>)
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d004      	beq.n	80084c8 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80084be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c0:	6a1a      	ldr	r2, [r3, #32]
 80084c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084c4:	4313      	orrs	r3, r2
 80084c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80084d2:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80084d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084dc:	430b      	orrs	r3, r1
 80084de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80084e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e6:	f023 000f 	bic.w	r0, r3, #15
 80084ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ec:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80084ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	ea40 0301 	orr.w	r3, r0, r1
 80084f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	4b53      	ldr	r3, [pc, #332]	@ (800864c <UART_SetConfig+0x204>)
 80084fe:	429a      	cmp	r2, r3
 8008500:	d102      	bne.n	8008508 <UART_SetConfig+0xc0>
 8008502:	2301      	movs	r3, #1
 8008504:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008506:	e066      	b.n	80085d6 <UART_SetConfig+0x18e>
 8008508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	4b50      	ldr	r3, [pc, #320]	@ (8008650 <UART_SetConfig+0x208>)
 800850e:	429a      	cmp	r2, r3
 8008510:	d102      	bne.n	8008518 <UART_SetConfig+0xd0>
 8008512:	2302      	movs	r3, #2
 8008514:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008516:	e05e      	b.n	80085d6 <UART_SetConfig+0x18e>
 8008518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	4b4d      	ldr	r3, [pc, #308]	@ (8008654 <UART_SetConfig+0x20c>)
 800851e:	429a      	cmp	r2, r3
 8008520:	d102      	bne.n	8008528 <UART_SetConfig+0xe0>
 8008522:	2304      	movs	r3, #4
 8008524:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008526:	e056      	b.n	80085d6 <UART_SetConfig+0x18e>
 8008528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	4b4a      	ldr	r3, [pc, #296]	@ (8008658 <UART_SetConfig+0x210>)
 800852e:	429a      	cmp	r2, r3
 8008530:	d102      	bne.n	8008538 <UART_SetConfig+0xf0>
 8008532:	2308      	movs	r3, #8
 8008534:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008536:	e04e      	b.n	80085d6 <UART_SetConfig+0x18e>
 8008538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	4b47      	ldr	r3, [pc, #284]	@ (800865c <UART_SetConfig+0x214>)
 800853e:	429a      	cmp	r2, r3
 8008540:	d102      	bne.n	8008548 <UART_SetConfig+0x100>
 8008542:	2310      	movs	r3, #16
 8008544:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008546:	e046      	b.n	80085d6 <UART_SetConfig+0x18e>
 8008548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	4b44      	ldr	r3, [pc, #272]	@ (8008660 <UART_SetConfig+0x218>)
 800854e:	429a      	cmp	r2, r3
 8008550:	d102      	bne.n	8008558 <UART_SetConfig+0x110>
 8008552:	2320      	movs	r3, #32
 8008554:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008556:	e03e      	b.n	80085d6 <UART_SetConfig+0x18e>
 8008558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	4b41      	ldr	r3, [pc, #260]	@ (8008664 <UART_SetConfig+0x21c>)
 800855e:	429a      	cmp	r2, r3
 8008560:	d102      	bne.n	8008568 <UART_SetConfig+0x120>
 8008562:	2340      	movs	r3, #64	@ 0x40
 8008564:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008566:	e036      	b.n	80085d6 <UART_SetConfig+0x18e>
 8008568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	4b3e      	ldr	r3, [pc, #248]	@ (8008668 <UART_SetConfig+0x220>)
 800856e:	429a      	cmp	r2, r3
 8008570:	d102      	bne.n	8008578 <UART_SetConfig+0x130>
 8008572:	2380      	movs	r3, #128	@ 0x80
 8008574:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008576:	e02e      	b.n	80085d6 <UART_SetConfig+0x18e>
 8008578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	4b3b      	ldr	r3, [pc, #236]	@ (800866c <UART_SetConfig+0x224>)
 800857e:	429a      	cmp	r2, r3
 8008580:	d103      	bne.n	800858a <UART_SetConfig+0x142>
 8008582:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008586:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008588:	e025      	b.n	80085d6 <UART_SetConfig+0x18e>
 800858a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	4b38      	ldr	r3, [pc, #224]	@ (8008670 <UART_SetConfig+0x228>)
 8008590:	429a      	cmp	r2, r3
 8008592:	d103      	bne.n	800859c <UART_SetConfig+0x154>
 8008594:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008598:	64bb      	str	r3, [r7, #72]	@ 0x48
 800859a:	e01c      	b.n	80085d6 <UART_SetConfig+0x18e>
 800859c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	4b34      	ldr	r3, [pc, #208]	@ (8008674 <UART_SetConfig+0x22c>)
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d103      	bne.n	80085ae <UART_SetConfig+0x166>
 80085a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80085aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085ac:	e013      	b.n	80085d6 <UART_SetConfig+0x18e>
 80085ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	4b31      	ldr	r3, [pc, #196]	@ (8008678 <UART_SetConfig+0x230>)
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d103      	bne.n	80085c0 <UART_SetConfig+0x178>
 80085b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80085bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085be:	e00a      	b.n	80085d6 <UART_SetConfig+0x18e>
 80085c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	4b1e      	ldr	r3, [pc, #120]	@ (8008640 <UART_SetConfig+0x1f8>)
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d103      	bne.n	80085d2 <UART_SetConfig+0x18a>
 80085ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80085ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085d0:	e001      	b.n	80085d6 <UART_SetConfig+0x18e>
 80085d2:	2300      	movs	r3, #0
 80085d4:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	4b19      	ldr	r3, [pc, #100]	@ (8008640 <UART_SetConfig+0x1f8>)
 80085dc:	429a      	cmp	r2, r3
 80085de:	d005      	beq.n	80085ec <UART_SetConfig+0x1a4>
 80085e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	4b18      	ldr	r3, [pc, #96]	@ (8008648 <UART_SetConfig+0x200>)
 80085e6:	429a      	cmp	r2, r3
 80085e8:	f040 8094 	bne.w	8008714 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80085ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085ee:	2200      	movs	r2, #0
 80085f0:	623b      	str	r3, [r7, #32]
 80085f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80085f4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80085f8:	f7fd f9ae 	bl	8005958 <HAL_RCCEx_GetPeriphCLKFreq>
 80085fc:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80085fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008600:	2b00      	cmp	r3, #0
 8008602:	f000 80f7 	beq.w	80087f4 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800860a:	4a1c      	ldr	r2, [pc, #112]	@ (800867c <UART_SetConfig+0x234>)
 800860c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008610:	461a      	mov	r2, r3
 8008612:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008614:	fbb3 f3f2 	udiv	r3, r3, r2
 8008618:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800861a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800861c:	685a      	ldr	r2, [r3, #4]
 800861e:	4613      	mov	r3, r2
 8008620:	005b      	lsls	r3, r3, #1
 8008622:	4413      	add	r3, r2
 8008624:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008626:	429a      	cmp	r2, r3
 8008628:	d305      	bcc.n	8008636 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800862a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008630:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008632:	429a      	cmp	r2, r3
 8008634:	d924      	bls.n	8008680 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800863c:	e069      	b.n	8008712 <UART_SetConfig+0x2ca>
 800863e:	bf00      	nop
 8008640:	44002400 	.word	0x44002400
 8008644:	cfff69f3 	.word	0xcfff69f3
 8008648:	54002400 	.word	0x54002400
 800864c:	40013800 	.word	0x40013800
 8008650:	40004400 	.word	0x40004400
 8008654:	40004800 	.word	0x40004800
 8008658:	40004c00 	.word	0x40004c00
 800865c:	40005000 	.word	0x40005000
 8008660:	40006400 	.word	0x40006400
 8008664:	40007800 	.word	0x40007800
 8008668:	40007c00 	.word	0x40007c00
 800866c:	40008000 	.word	0x40008000
 8008670:	40006800 	.word	0x40006800
 8008674:	40006c00 	.word	0x40006c00
 8008678:	40008400 	.word	0x40008400
 800867c:	08009e58 	.word	0x08009e58
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008680:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008682:	2200      	movs	r2, #0
 8008684:	61bb      	str	r3, [r7, #24]
 8008686:	61fa      	str	r2, [r7, #28]
 8008688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800868a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800868c:	4a64      	ldr	r2, [pc, #400]	@ (8008820 <UART_SetConfig+0x3d8>)
 800868e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008692:	b29b      	uxth	r3, r3
 8008694:	2200      	movs	r2, #0
 8008696:	613b      	str	r3, [r7, #16]
 8008698:	617a      	str	r2, [r7, #20]
 800869a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800869e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80086a2:	f7f7 fdf3 	bl	800028c <__aeabi_uldivmod>
 80086a6:	4602      	mov	r2, r0
 80086a8:	460b      	mov	r3, r1
 80086aa:	4610      	mov	r0, r2
 80086ac:	4619      	mov	r1, r3
 80086ae:	f04f 0200 	mov.w	r2, #0
 80086b2:	f04f 0300 	mov.w	r3, #0
 80086b6:	020b      	lsls	r3, r1, #8
 80086b8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80086bc:	0202      	lsls	r2, r0, #8
 80086be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086c0:	6849      	ldr	r1, [r1, #4]
 80086c2:	0849      	lsrs	r1, r1, #1
 80086c4:	2000      	movs	r0, #0
 80086c6:	460c      	mov	r4, r1
 80086c8:	4605      	mov	r5, r0
 80086ca:	eb12 0804 	adds.w	r8, r2, r4
 80086ce:	eb43 0905 	adc.w	r9, r3, r5
 80086d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	60bb      	str	r3, [r7, #8]
 80086da:	60fa      	str	r2, [r7, #12]
 80086dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80086e0:	4640      	mov	r0, r8
 80086e2:	4649      	mov	r1, r9
 80086e4:	f7f7 fdd2 	bl	800028c <__aeabi_uldivmod>
 80086e8:	4602      	mov	r2, r0
 80086ea:	460b      	mov	r3, r1
 80086ec:	4613      	mov	r3, r2
 80086ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80086f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086f6:	d308      	bcc.n	800870a <UART_SetConfig+0x2c2>
 80086f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086fe:	d204      	bcs.n	800870a <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 8008700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008706:	60da      	str	r2, [r3, #12]
 8008708:	e003      	b.n	8008712 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8008710:	e070      	b.n	80087f4 <UART_SetConfig+0x3ac>
 8008712:	e06f      	b.n	80087f4 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008716:	69db      	ldr	r3, [r3, #28]
 8008718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800871c:	d13c      	bne.n	8008798 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800871e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008720:	2200      	movs	r2, #0
 8008722:	603b      	str	r3, [r7, #0]
 8008724:	607a      	str	r2, [r7, #4]
 8008726:	e9d7 0100 	ldrd	r0, r1, [r7]
 800872a:	f7fd f915 	bl	8005958 <HAL_RCCEx_GetPeriphCLKFreq>
 800872e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008730:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008732:	2b00      	cmp	r3, #0
 8008734:	d05e      	beq.n	80087f4 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800873a:	4a39      	ldr	r2, [pc, #228]	@ (8008820 <UART_SetConfig+0x3d8>)
 800873c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008740:	461a      	mov	r2, r3
 8008742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008744:	fbb3 f3f2 	udiv	r3, r3, r2
 8008748:	005a      	lsls	r2, r3, #1
 800874a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	085b      	lsrs	r3, r3, #1
 8008750:	441a      	add	r2, r3
 8008752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	fbb2 f3f3 	udiv	r3, r2, r3
 800875a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800875c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800875e:	2b0f      	cmp	r3, #15
 8008760:	d916      	bls.n	8008790 <UART_SetConfig+0x348>
 8008762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008768:	d212      	bcs.n	8008790 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800876a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800876c:	b29b      	uxth	r3, r3
 800876e:	f023 030f 	bic.w	r3, r3, #15
 8008772:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008774:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008776:	085b      	lsrs	r3, r3, #1
 8008778:	b29b      	uxth	r3, r3
 800877a:	f003 0307 	and.w	r3, r3, #7
 800877e:	b29a      	uxth	r2, r3
 8008780:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008782:	4313      	orrs	r3, r2
 8008784:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8008786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800878c:	60da      	str	r2, [r3, #12]
 800878e:	e031      	b.n	80087f4 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8008790:	2301      	movs	r3, #1
 8008792:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008796:	e02d      	b.n	80087f4 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008798:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800879a:	2200      	movs	r2, #0
 800879c:	469a      	mov	sl, r3
 800879e:	4693      	mov	fp, r2
 80087a0:	4650      	mov	r0, sl
 80087a2:	4659      	mov	r1, fp
 80087a4:	f7fd f8d8 	bl	8005958 <HAL_RCCEx_GetPeriphCLKFreq>
 80087a8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80087aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d021      	beq.n	80087f4 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b4:	4a1a      	ldr	r2, [pc, #104]	@ (8008820 <UART_SetConfig+0x3d8>)
 80087b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087ba:	461a      	mov	r2, r3
 80087bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087be:	fbb3 f2f2 	udiv	r2, r3, r2
 80087c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	085b      	lsrs	r3, r3, #1
 80087c8:	441a      	add	r2, r3
 80087ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80087d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087d6:	2b0f      	cmp	r3, #15
 80087d8:	d909      	bls.n	80087ee <UART_SetConfig+0x3a6>
 80087da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087e0:	d205      	bcs.n	80087ee <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80087e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087e4:	b29a      	uxth	r2, r3
 80087e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	60da      	str	r2, [r3, #12]
 80087ec:	e002      	b.n	80087f4 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80087f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f6:	2201      	movs	r2, #1
 80087f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80087fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087fe:	2201      	movs	r2, #1
 8008800:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008806:	2200      	movs	r2, #0
 8008808:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800880a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800880c:	2200      	movs	r2, #0
 800880e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008810:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8008814:	4618      	mov	r0, r3
 8008816:	3750      	adds	r7, #80	@ 0x50
 8008818:	46bd      	mov	sp, r7
 800881a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800881e:	bf00      	nop
 8008820:	08009e58 	.word	0x08009e58

08008824 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008824:	b480      	push	{r7}
 8008826:	b083      	sub	sp, #12
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008830:	f003 0308 	and.w	r3, r3, #8
 8008834:	2b00      	cmp	r3, #0
 8008836:	d00a      	beq.n	800884e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	430a      	orrs	r2, r1
 800884c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008852:	f003 0301 	and.w	r3, r3, #1
 8008856:	2b00      	cmp	r3, #0
 8008858:	d00a      	beq.n	8008870 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	430a      	orrs	r2, r1
 800886e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008874:	f003 0302 	and.w	r3, r3, #2
 8008878:	2b00      	cmp	r3, #0
 800887a:	d00a      	beq.n	8008892 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	430a      	orrs	r2, r1
 8008890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008896:	f003 0304 	and.w	r3, r3, #4
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00a      	beq.n	80088b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	430a      	orrs	r2, r1
 80088b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b8:	f003 0310 	and.w	r3, r3, #16
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d00a      	beq.n	80088d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	430a      	orrs	r2, r1
 80088d4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088da:	f003 0320 	and.w	r3, r3, #32
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d00a      	beq.n	80088f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	430a      	orrs	r2, r1
 80088f6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008900:	2b00      	cmp	r3, #0
 8008902:	d01a      	beq.n	800893a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	430a      	orrs	r2, r1
 8008918:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800891e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008922:	d10a      	bne.n	800893a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	430a      	orrs	r2, r1
 8008938:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800893e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008942:	2b00      	cmp	r3, #0
 8008944:	d00a      	beq.n	800895c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	430a      	orrs	r2, r1
 800895a:	605a      	str	r2, [r3, #4]
  }
}
 800895c:	bf00      	nop
 800895e:	370c      	adds	r7, #12
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr

08008968 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b098      	sub	sp, #96	@ 0x60
 800896c:	af02      	add	r7, sp, #8
 800896e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008978:	f7f8 fc18 	bl	80011ac <HAL_GetTick>
 800897c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f003 0308 	and.w	r3, r3, #8
 8008988:	2b08      	cmp	r3, #8
 800898a:	d12f      	bne.n	80089ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800898c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008990:	9300      	str	r3, [sp, #0]
 8008992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008994:	2200      	movs	r2, #0
 8008996:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f000 f88e 	bl	8008abc <UART_WaitOnFlagUntilTimeout>
 80089a0:	4603      	mov	r3, r0
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d022      	beq.n	80089ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ae:	e853 3f00 	ldrex	r3, [r3]
 80089b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80089b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	461a      	mov	r2, r3
 80089c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80089c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80089cc:	e841 2300 	strex	r3, r2, [r1]
 80089d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80089d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1e6      	bne.n	80089a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2220      	movs	r2, #32
 80089dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089e8:	2303      	movs	r3, #3
 80089ea:	e063      	b.n	8008ab4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f003 0304 	and.w	r3, r3, #4
 80089f6:	2b04      	cmp	r3, #4
 80089f8:	d149      	bne.n	8008a8e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80089fe:	9300      	str	r3, [sp, #0]
 8008a00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a02:	2200      	movs	r2, #0
 8008a04:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 f857 	bl	8008abc <UART_WaitOnFlagUntilTimeout>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d03c      	beq.n	8008a8e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1c:	e853 3f00 	ldrex	r3, [r3]
 8008a20:	623b      	str	r3, [r7, #32]
   return(result);
 8008a22:	6a3b      	ldr	r3, [r7, #32]
 8008a24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	461a      	mov	r2, r3
 8008a30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a32:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a34:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a3a:	e841 2300 	strex	r3, r2, [r1]
 8008a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1e6      	bne.n	8008a14 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	3308      	adds	r3, #8
 8008a4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	e853 3f00 	ldrex	r3, [r3]
 8008a54:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f023 0301 	bic.w	r3, r3, #1
 8008a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	3308      	adds	r3, #8
 8008a64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a66:	61fa      	str	r2, [r7, #28]
 8008a68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a6a:	69b9      	ldr	r1, [r7, #24]
 8008a6c:	69fa      	ldr	r2, [r7, #28]
 8008a6e:	e841 2300 	strex	r3, r2, [r1]
 8008a72:	617b      	str	r3, [r7, #20]
   return(result);
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d1e5      	bne.n	8008a46 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2220      	movs	r2, #32
 8008a7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2200      	movs	r2, #0
 8008a86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	e012      	b.n	8008ab4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2220      	movs	r2, #32
 8008a92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2220      	movs	r2, #32
 8008a9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2200      	movs	r2, #0
 8008aae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ab2:	2300      	movs	r3, #0
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3758      	adds	r7, #88	@ 0x58
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	60b9      	str	r1, [r7, #8]
 8008ac6:	603b      	str	r3, [r7, #0]
 8008ac8:	4613      	mov	r3, r2
 8008aca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008acc:	e04f      	b.n	8008b6e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ace:	69bb      	ldr	r3, [r7, #24]
 8008ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ad4:	d04b      	beq.n	8008b6e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ad6:	f7f8 fb69 	bl	80011ac <HAL_GetTick>
 8008ada:	4602      	mov	r2, r0
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	1ad3      	subs	r3, r2, r3
 8008ae0:	69ba      	ldr	r2, [r7, #24]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d302      	bcc.n	8008aec <UART_WaitOnFlagUntilTimeout+0x30>
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d101      	bne.n	8008af0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008aec:	2303      	movs	r3, #3
 8008aee:	e04e      	b.n	8008b8e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f003 0304 	and.w	r3, r3, #4
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d037      	beq.n	8008b6e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	2b80      	cmp	r3, #128	@ 0x80
 8008b02:	d034      	beq.n	8008b6e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	2b40      	cmp	r3, #64	@ 0x40
 8008b08:	d031      	beq.n	8008b6e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	69db      	ldr	r3, [r3, #28]
 8008b10:	f003 0308 	and.w	r3, r3, #8
 8008b14:	2b08      	cmp	r3, #8
 8008b16:	d110      	bne.n	8008b3a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2208      	movs	r2, #8
 8008b1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b20:	68f8      	ldr	r0, [r7, #12]
 8008b22:	f000 f838 	bl	8008b96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2208      	movs	r2, #8
 8008b2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	e029      	b.n	8008b8e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	69db      	ldr	r3, [r3, #28]
 8008b40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b48:	d111      	bne.n	8008b6e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b54:	68f8      	ldr	r0, [r7, #12]
 8008b56:	f000 f81e 	bl	8008b96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2220      	movs	r2, #32
 8008b5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	e00f      	b.n	8008b8e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	69da      	ldr	r2, [r3, #28]
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	4013      	ands	r3, r2
 8008b78:	68ba      	ldr	r2, [r7, #8]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	bf0c      	ite	eq
 8008b7e:	2301      	moveq	r3, #1
 8008b80:	2300      	movne	r3, #0
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	461a      	mov	r2, r3
 8008b86:	79fb      	ldrb	r3, [r7, #7]
 8008b88:	429a      	cmp	r2, r3
 8008b8a:	d0a0      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b8c:	2300      	movs	r3, #0
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}

08008b96 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b96:	b480      	push	{r7}
 8008b98:	b095      	sub	sp, #84	@ 0x54
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ba6:	e853 3f00 	ldrex	r3, [r3]
 8008baa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	461a      	mov	r2, r3
 8008bba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bbe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008bc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008bc4:	e841 2300 	strex	r3, r2, [r1]
 8008bc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d1e6      	bne.n	8008b9e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	3308      	adds	r3, #8
 8008bd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd8:	6a3b      	ldr	r3, [r7, #32]
 8008bda:	e853 3f00 	ldrex	r3, [r3]
 8008bde:	61fb      	str	r3, [r7, #28]
   return(result);
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008be6:	f023 0301 	bic.w	r3, r3, #1
 8008bea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	3308      	adds	r3, #8
 8008bf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bfc:	e841 2300 	strex	r3, r2, [r1]
 8008c00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d1e3      	bne.n	8008bd0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d118      	bne.n	8008c42 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	e853 3f00 	ldrex	r3, [r3]
 8008c1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	f023 0310 	bic.w	r3, r3, #16
 8008c24:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c2e:	61bb      	str	r3, [r7, #24]
 8008c30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c32:	6979      	ldr	r1, [r7, #20]
 8008c34:	69ba      	ldr	r2, [r7, #24]
 8008c36:	e841 2300 	strex	r3, r2, [r1]
 8008c3a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1e6      	bne.n	8008c10 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2220      	movs	r2, #32
 8008c46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c56:	bf00      	nop
 8008c58:	3754      	adds	r7, #84	@ 0x54
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr

08008c62 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008c62:	b480      	push	{r7}
 8008c64:	b085      	sub	sp, #20
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d101      	bne.n	8008c78 <HAL_UARTEx_DisableFifoMode+0x16>
 8008c74:	2302      	movs	r3, #2
 8008c76:	e027      	b.n	8008cc8 <HAL_UARTEx_DisableFifoMode+0x66>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2224      	movs	r2, #36	@ 0x24
 8008c84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f022 0201 	bic.w	r2, r2, #1
 8008c9e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008ca6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2200      	movs	r2, #0
 8008cac:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2220      	movs	r2, #32
 8008cba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cc6:	2300      	movs	r3, #0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3714      	adds	r7, #20
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr

08008cd4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d101      	bne.n	8008cec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008ce8:	2302      	movs	r3, #2
 8008cea:	e02d      	b.n	8008d48 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2224      	movs	r2, #36	@ 0x24
 8008cf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f022 0201 	bic.w	r2, r2, #1
 8008d12:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	683a      	ldr	r2, [r7, #0]
 8008d24:	430a      	orrs	r2, r1
 8008d26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 f84f 	bl	8008dcc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	68fa      	ldr	r2, [r7, #12]
 8008d34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2220      	movs	r2, #32
 8008d3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d46:	2300      	movs	r3, #0
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3710      	adds	r7, #16
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d101      	bne.n	8008d68 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008d64:	2302      	movs	r3, #2
 8008d66:	e02d      	b.n	8008dc4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2224      	movs	r2, #36	@ 0x24
 8008d74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	681a      	ldr	r2, [r3, #0]
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f022 0201 	bic.w	r2, r2, #1
 8008d8e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	683a      	ldr	r2, [r7, #0]
 8008da0:	430a      	orrs	r2, r1
 8008da2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 f811 	bl	8008dcc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	68fa      	ldr	r2, [r7, #12]
 8008db0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2220      	movs	r2, #32
 8008db6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3710      	adds	r7, #16
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d108      	bne.n	8008dee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008dec:	e031      	b.n	8008e52 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008dee:	2308      	movs	r3, #8
 8008df0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008df2:	2308      	movs	r3, #8
 8008df4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	0e5b      	lsrs	r3, r3, #25
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	f003 0307 	and.w	r3, r3, #7
 8008e04:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	689b      	ldr	r3, [r3, #8]
 8008e0c:	0f5b      	lsrs	r3, r3, #29
 8008e0e:	b2db      	uxtb	r3, r3
 8008e10:	f003 0307 	and.w	r3, r3, #7
 8008e14:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e16:	7bbb      	ldrb	r3, [r7, #14]
 8008e18:	7b3a      	ldrb	r2, [r7, #12]
 8008e1a:	4911      	ldr	r1, [pc, #68]	@ (8008e60 <UARTEx_SetNbDataToProcess+0x94>)
 8008e1c:	5c8a      	ldrb	r2, [r1, r2]
 8008e1e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e22:	7b3a      	ldrb	r2, [r7, #12]
 8008e24:	490f      	ldr	r1, [pc, #60]	@ (8008e64 <UARTEx_SetNbDataToProcess+0x98>)
 8008e26:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e28:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e2c:	b29a      	uxth	r2, r3
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e34:	7bfb      	ldrb	r3, [r7, #15]
 8008e36:	7b7a      	ldrb	r2, [r7, #13]
 8008e38:	4909      	ldr	r1, [pc, #36]	@ (8008e60 <UARTEx_SetNbDataToProcess+0x94>)
 8008e3a:	5c8a      	ldrb	r2, [r1, r2]
 8008e3c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e40:	7b7a      	ldrb	r2, [r7, #13]
 8008e42:	4908      	ldr	r1, [pc, #32]	@ (8008e64 <UARTEx_SetNbDataToProcess+0x98>)
 8008e44:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e46:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e4a:	b29a      	uxth	r2, r3
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008e52:	bf00      	nop
 8008e54:	3714      	adds	r7, #20
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr
 8008e5e:	bf00      	nop
 8008e60:	08009e70 	.word	0x08009e70
 8008e64:	08009e78 	.word	0x08009e78

08008e68 <std>:
 8008e68:	2300      	movs	r3, #0
 8008e6a:	b510      	push	{r4, lr}
 8008e6c:	4604      	mov	r4, r0
 8008e6e:	6083      	str	r3, [r0, #8]
 8008e70:	8181      	strh	r1, [r0, #12]
 8008e72:	4619      	mov	r1, r3
 8008e74:	6643      	str	r3, [r0, #100]	@ 0x64
 8008e76:	81c2      	strh	r2, [r0, #14]
 8008e78:	2208      	movs	r2, #8
 8008e7a:	6183      	str	r3, [r0, #24]
 8008e7c:	e9c0 3300 	strd	r3, r3, [r0]
 8008e80:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e84:	305c      	adds	r0, #92	@ 0x5c
 8008e86:	f000 f9f9 	bl	800927c <memset>
 8008e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ec0 <std+0x58>)
 8008e8c:	6224      	str	r4, [r4, #32]
 8008e8e:	6263      	str	r3, [r4, #36]	@ 0x24
 8008e90:	4b0c      	ldr	r3, [pc, #48]	@ (8008ec4 <std+0x5c>)
 8008e92:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008e94:	4b0c      	ldr	r3, [pc, #48]	@ (8008ec8 <std+0x60>)
 8008e96:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008e98:	4b0c      	ldr	r3, [pc, #48]	@ (8008ecc <std+0x64>)
 8008e9a:	6323      	str	r3, [r4, #48]	@ 0x30
 8008e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8008ed0 <std+0x68>)
 8008e9e:	429c      	cmp	r4, r3
 8008ea0:	d006      	beq.n	8008eb0 <std+0x48>
 8008ea2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008ea6:	4294      	cmp	r4, r2
 8008ea8:	d002      	beq.n	8008eb0 <std+0x48>
 8008eaa:	33d0      	adds	r3, #208	@ 0xd0
 8008eac:	429c      	cmp	r4, r3
 8008eae:	d105      	bne.n	8008ebc <std+0x54>
 8008eb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eb8:	f000 ba58 	b.w	800936c <__retarget_lock_init_recursive>
 8008ebc:	bd10      	pop	{r4, pc}
 8008ebe:	bf00      	nop
 8008ec0:	080090cd 	.word	0x080090cd
 8008ec4:	080090ef 	.word	0x080090ef
 8008ec8:	08009127 	.word	0x08009127
 8008ecc:	0800914b 	.word	0x0800914b
 8008ed0:	200001e0 	.word	0x200001e0

08008ed4 <stdio_exit_handler>:
 8008ed4:	4a02      	ldr	r2, [pc, #8]	@ (8008ee0 <stdio_exit_handler+0xc>)
 8008ed6:	4903      	ldr	r1, [pc, #12]	@ (8008ee4 <stdio_exit_handler+0x10>)
 8008ed8:	4803      	ldr	r0, [pc, #12]	@ (8008ee8 <stdio_exit_handler+0x14>)
 8008eda:	f000 b869 	b.w	8008fb0 <_fwalk_sglue>
 8008ede:	bf00      	nop
 8008ee0:	20000014 	.word	0x20000014
 8008ee4:	08009c11 	.word	0x08009c11
 8008ee8:	20000024 	.word	0x20000024

08008eec <cleanup_stdio>:
 8008eec:	6841      	ldr	r1, [r0, #4]
 8008eee:	4b0c      	ldr	r3, [pc, #48]	@ (8008f20 <cleanup_stdio+0x34>)
 8008ef0:	4299      	cmp	r1, r3
 8008ef2:	b510      	push	{r4, lr}
 8008ef4:	4604      	mov	r4, r0
 8008ef6:	d001      	beq.n	8008efc <cleanup_stdio+0x10>
 8008ef8:	f000 fe8a 	bl	8009c10 <_fflush_r>
 8008efc:	68a1      	ldr	r1, [r4, #8]
 8008efe:	4b09      	ldr	r3, [pc, #36]	@ (8008f24 <cleanup_stdio+0x38>)
 8008f00:	4299      	cmp	r1, r3
 8008f02:	d002      	beq.n	8008f0a <cleanup_stdio+0x1e>
 8008f04:	4620      	mov	r0, r4
 8008f06:	f000 fe83 	bl	8009c10 <_fflush_r>
 8008f0a:	68e1      	ldr	r1, [r4, #12]
 8008f0c:	4b06      	ldr	r3, [pc, #24]	@ (8008f28 <cleanup_stdio+0x3c>)
 8008f0e:	4299      	cmp	r1, r3
 8008f10:	d004      	beq.n	8008f1c <cleanup_stdio+0x30>
 8008f12:	4620      	mov	r0, r4
 8008f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f18:	f000 be7a 	b.w	8009c10 <_fflush_r>
 8008f1c:	bd10      	pop	{r4, pc}
 8008f1e:	bf00      	nop
 8008f20:	200001e0 	.word	0x200001e0
 8008f24:	20000248 	.word	0x20000248
 8008f28:	200002b0 	.word	0x200002b0

08008f2c <global_stdio_init.part.0>:
 8008f2c:	b510      	push	{r4, lr}
 8008f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8008f5c <global_stdio_init.part.0+0x30>)
 8008f30:	2104      	movs	r1, #4
 8008f32:	4c0b      	ldr	r4, [pc, #44]	@ (8008f60 <global_stdio_init.part.0+0x34>)
 8008f34:	4a0b      	ldr	r2, [pc, #44]	@ (8008f64 <global_stdio_init.part.0+0x38>)
 8008f36:	4620      	mov	r0, r4
 8008f38:	601a      	str	r2, [r3, #0]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	f7ff ff94 	bl	8008e68 <std>
 8008f40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008f44:	2201      	movs	r2, #1
 8008f46:	2109      	movs	r1, #9
 8008f48:	f7ff ff8e 	bl	8008e68 <std>
 8008f4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008f50:	2202      	movs	r2, #2
 8008f52:	2112      	movs	r1, #18
 8008f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f58:	f7ff bf86 	b.w	8008e68 <std>
 8008f5c:	20000318 	.word	0x20000318
 8008f60:	200001e0 	.word	0x200001e0
 8008f64:	08008ed5 	.word	0x08008ed5

08008f68 <__sfp_lock_acquire>:
 8008f68:	4801      	ldr	r0, [pc, #4]	@ (8008f70 <__sfp_lock_acquire+0x8>)
 8008f6a:	f000 ba00 	b.w	800936e <__retarget_lock_acquire_recursive>
 8008f6e:	bf00      	nop
 8008f70:	20000321 	.word	0x20000321

08008f74 <__sfp_lock_release>:
 8008f74:	4801      	ldr	r0, [pc, #4]	@ (8008f7c <__sfp_lock_release+0x8>)
 8008f76:	f000 b9fb 	b.w	8009370 <__retarget_lock_release_recursive>
 8008f7a:	bf00      	nop
 8008f7c:	20000321 	.word	0x20000321

08008f80 <__sinit>:
 8008f80:	b510      	push	{r4, lr}
 8008f82:	4604      	mov	r4, r0
 8008f84:	f7ff fff0 	bl	8008f68 <__sfp_lock_acquire>
 8008f88:	6a23      	ldr	r3, [r4, #32]
 8008f8a:	b11b      	cbz	r3, 8008f94 <__sinit+0x14>
 8008f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f90:	f7ff bff0 	b.w	8008f74 <__sfp_lock_release>
 8008f94:	4b04      	ldr	r3, [pc, #16]	@ (8008fa8 <__sinit+0x28>)
 8008f96:	6223      	str	r3, [r4, #32]
 8008f98:	4b04      	ldr	r3, [pc, #16]	@ (8008fac <__sinit+0x2c>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d1f5      	bne.n	8008f8c <__sinit+0xc>
 8008fa0:	f7ff ffc4 	bl	8008f2c <global_stdio_init.part.0>
 8008fa4:	e7f2      	b.n	8008f8c <__sinit+0xc>
 8008fa6:	bf00      	nop
 8008fa8:	08008eed 	.word	0x08008eed
 8008fac:	20000318 	.word	0x20000318

08008fb0 <_fwalk_sglue>:
 8008fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fb4:	4607      	mov	r7, r0
 8008fb6:	4688      	mov	r8, r1
 8008fb8:	4614      	mov	r4, r2
 8008fba:	2600      	movs	r6, #0
 8008fbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008fc0:	f1b9 0901 	subs.w	r9, r9, #1
 8008fc4:	d505      	bpl.n	8008fd2 <_fwalk_sglue+0x22>
 8008fc6:	6824      	ldr	r4, [r4, #0]
 8008fc8:	2c00      	cmp	r4, #0
 8008fca:	d1f7      	bne.n	8008fbc <_fwalk_sglue+0xc>
 8008fcc:	4630      	mov	r0, r6
 8008fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fd2:	89ab      	ldrh	r3, [r5, #12]
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d907      	bls.n	8008fe8 <_fwalk_sglue+0x38>
 8008fd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008fdc:	3301      	adds	r3, #1
 8008fde:	d003      	beq.n	8008fe8 <_fwalk_sglue+0x38>
 8008fe0:	4629      	mov	r1, r5
 8008fe2:	4638      	mov	r0, r7
 8008fe4:	47c0      	blx	r8
 8008fe6:	4306      	orrs	r6, r0
 8008fe8:	3568      	adds	r5, #104	@ 0x68
 8008fea:	e7e9      	b.n	8008fc0 <_fwalk_sglue+0x10>

08008fec <iprintf>:
 8008fec:	b40f      	push	{r0, r1, r2, r3}
 8008fee:	b507      	push	{r0, r1, r2, lr}
 8008ff0:	4906      	ldr	r1, [pc, #24]	@ (800900c <iprintf+0x20>)
 8008ff2:	ab04      	add	r3, sp, #16
 8008ff4:	6808      	ldr	r0, [r1, #0]
 8008ff6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ffa:	6881      	ldr	r1, [r0, #8]
 8008ffc:	9301      	str	r3, [sp, #4]
 8008ffe:	f000 fadb 	bl	80095b8 <_vfiprintf_r>
 8009002:	b003      	add	sp, #12
 8009004:	f85d eb04 	ldr.w	lr, [sp], #4
 8009008:	b004      	add	sp, #16
 800900a:	4770      	bx	lr
 800900c:	20000020 	.word	0x20000020

08009010 <_puts_r>:
 8009010:	6a03      	ldr	r3, [r0, #32]
 8009012:	b570      	push	{r4, r5, r6, lr}
 8009014:	4605      	mov	r5, r0
 8009016:	460e      	mov	r6, r1
 8009018:	6884      	ldr	r4, [r0, #8]
 800901a:	b90b      	cbnz	r3, 8009020 <_puts_r+0x10>
 800901c:	f7ff ffb0 	bl	8008f80 <__sinit>
 8009020:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009022:	07db      	lsls	r3, r3, #31
 8009024:	d405      	bmi.n	8009032 <_puts_r+0x22>
 8009026:	89a3      	ldrh	r3, [r4, #12]
 8009028:	0598      	lsls	r0, r3, #22
 800902a:	d402      	bmi.n	8009032 <_puts_r+0x22>
 800902c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800902e:	f000 f99e 	bl	800936e <__retarget_lock_acquire_recursive>
 8009032:	89a3      	ldrh	r3, [r4, #12]
 8009034:	0719      	lsls	r1, r3, #28
 8009036:	d502      	bpl.n	800903e <_puts_r+0x2e>
 8009038:	6923      	ldr	r3, [r4, #16]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d135      	bne.n	80090aa <_puts_r+0x9a>
 800903e:	4621      	mov	r1, r4
 8009040:	4628      	mov	r0, r5
 8009042:	f000 f8c5 	bl	80091d0 <__swsetup_r>
 8009046:	b380      	cbz	r0, 80090aa <_puts_r+0x9a>
 8009048:	f04f 35ff 	mov.w	r5, #4294967295
 800904c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800904e:	07da      	lsls	r2, r3, #31
 8009050:	d405      	bmi.n	800905e <_puts_r+0x4e>
 8009052:	89a3      	ldrh	r3, [r4, #12]
 8009054:	059b      	lsls	r3, r3, #22
 8009056:	d402      	bmi.n	800905e <_puts_r+0x4e>
 8009058:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800905a:	f000 f989 	bl	8009370 <__retarget_lock_release_recursive>
 800905e:	4628      	mov	r0, r5
 8009060:	bd70      	pop	{r4, r5, r6, pc}
 8009062:	2b00      	cmp	r3, #0
 8009064:	da04      	bge.n	8009070 <_puts_r+0x60>
 8009066:	69a2      	ldr	r2, [r4, #24]
 8009068:	429a      	cmp	r2, r3
 800906a:	dc17      	bgt.n	800909c <_puts_r+0x8c>
 800906c:	290a      	cmp	r1, #10
 800906e:	d015      	beq.n	800909c <_puts_r+0x8c>
 8009070:	6823      	ldr	r3, [r4, #0]
 8009072:	1c5a      	adds	r2, r3, #1
 8009074:	6022      	str	r2, [r4, #0]
 8009076:	7019      	strb	r1, [r3, #0]
 8009078:	68a3      	ldr	r3, [r4, #8]
 800907a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800907e:	3b01      	subs	r3, #1
 8009080:	60a3      	str	r3, [r4, #8]
 8009082:	2900      	cmp	r1, #0
 8009084:	d1ed      	bne.n	8009062 <_puts_r+0x52>
 8009086:	2b00      	cmp	r3, #0
 8009088:	da11      	bge.n	80090ae <_puts_r+0x9e>
 800908a:	4622      	mov	r2, r4
 800908c:	210a      	movs	r1, #10
 800908e:	4628      	mov	r0, r5
 8009090:	f000 f85f 	bl	8009152 <__swbuf_r>
 8009094:	3001      	adds	r0, #1
 8009096:	d0d7      	beq.n	8009048 <_puts_r+0x38>
 8009098:	250a      	movs	r5, #10
 800909a:	e7d7      	b.n	800904c <_puts_r+0x3c>
 800909c:	4622      	mov	r2, r4
 800909e:	4628      	mov	r0, r5
 80090a0:	f000 f857 	bl	8009152 <__swbuf_r>
 80090a4:	3001      	adds	r0, #1
 80090a6:	d1e7      	bne.n	8009078 <_puts_r+0x68>
 80090a8:	e7ce      	b.n	8009048 <_puts_r+0x38>
 80090aa:	3e01      	subs	r6, #1
 80090ac:	e7e4      	b.n	8009078 <_puts_r+0x68>
 80090ae:	6823      	ldr	r3, [r4, #0]
 80090b0:	1c5a      	adds	r2, r3, #1
 80090b2:	6022      	str	r2, [r4, #0]
 80090b4:	220a      	movs	r2, #10
 80090b6:	701a      	strb	r2, [r3, #0]
 80090b8:	e7ee      	b.n	8009098 <_puts_r+0x88>
	...

080090bc <puts>:
 80090bc:	4b02      	ldr	r3, [pc, #8]	@ (80090c8 <puts+0xc>)
 80090be:	4601      	mov	r1, r0
 80090c0:	6818      	ldr	r0, [r3, #0]
 80090c2:	f7ff bfa5 	b.w	8009010 <_puts_r>
 80090c6:	bf00      	nop
 80090c8:	20000020 	.word	0x20000020

080090cc <__sread>:
 80090cc:	b510      	push	{r4, lr}
 80090ce:	460c      	mov	r4, r1
 80090d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090d4:	f000 f8fc 	bl	80092d0 <_read_r>
 80090d8:	2800      	cmp	r0, #0
 80090da:	bfab      	itete	ge
 80090dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80090de:	89a3      	ldrhlt	r3, [r4, #12]
 80090e0:	181b      	addge	r3, r3, r0
 80090e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80090e6:	bfac      	ite	ge
 80090e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80090ea:	81a3      	strhlt	r3, [r4, #12]
 80090ec:	bd10      	pop	{r4, pc}

080090ee <__swrite>:
 80090ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090f2:	461f      	mov	r7, r3
 80090f4:	898b      	ldrh	r3, [r1, #12]
 80090f6:	4605      	mov	r5, r0
 80090f8:	460c      	mov	r4, r1
 80090fa:	05db      	lsls	r3, r3, #23
 80090fc:	4616      	mov	r6, r2
 80090fe:	d505      	bpl.n	800910c <__swrite+0x1e>
 8009100:	2302      	movs	r3, #2
 8009102:	2200      	movs	r2, #0
 8009104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009108:	f000 f8d0 	bl	80092ac <_lseek_r>
 800910c:	89a3      	ldrh	r3, [r4, #12]
 800910e:	4632      	mov	r2, r6
 8009110:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009114:	4628      	mov	r0, r5
 8009116:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800911a:	81a3      	strh	r3, [r4, #12]
 800911c:	463b      	mov	r3, r7
 800911e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009122:	f000 b8e7 	b.w	80092f4 <_write_r>

08009126 <__sseek>:
 8009126:	b510      	push	{r4, lr}
 8009128:	460c      	mov	r4, r1
 800912a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800912e:	f000 f8bd 	bl	80092ac <_lseek_r>
 8009132:	1c43      	adds	r3, r0, #1
 8009134:	89a3      	ldrh	r3, [r4, #12]
 8009136:	bf15      	itete	ne
 8009138:	6560      	strne	r0, [r4, #84]	@ 0x54
 800913a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800913e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009142:	81a3      	strheq	r3, [r4, #12]
 8009144:	bf18      	it	ne
 8009146:	81a3      	strhne	r3, [r4, #12]
 8009148:	bd10      	pop	{r4, pc}

0800914a <__sclose>:
 800914a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800914e:	f000 b89d 	b.w	800928c <_close_r>

08009152 <__swbuf_r>:
 8009152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009154:	460e      	mov	r6, r1
 8009156:	4614      	mov	r4, r2
 8009158:	4605      	mov	r5, r0
 800915a:	b118      	cbz	r0, 8009164 <__swbuf_r+0x12>
 800915c:	6a03      	ldr	r3, [r0, #32]
 800915e:	b90b      	cbnz	r3, 8009164 <__swbuf_r+0x12>
 8009160:	f7ff ff0e 	bl	8008f80 <__sinit>
 8009164:	69a3      	ldr	r3, [r4, #24]
 8009166:	60a3      	str	r3, [r4, #8]
 8009168:	89a3      	ldrh	r3, [r4, #12]
 800916a:	071a      	lsls	r2, r3, #28
 800916c:	d501      	bpl.n	8009172 <__swbuf_r+0x20>
 800916e:	6923      	ldr	r3, [r4, #16]
 8009170:	b943      	cbnz	r3, 8009184 <__swbuf_r+0x32>
 8009172:	4621      	mov	r1, r4
 8009174:	4628      	mov	r0, r5
 8009176:	f000 f82b 	bl	80091d0 <__swsetup_r>
 800917a:	b118      	cbz	r0, 8009184 <__swbuf_r+0x32>
 800917c:	f04f 37ff 	mov.w	r7, #4294967295
 8009180:	4638      	mov	r0, r7
 8009182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009184:	6823      	ldr	r3, [r4, #0]
 8009186:	b2f6      	uxtb	r6, r6
 8009188:	6922      	ldr	r2, [r4, #16]
 800918a:	4637      	mov	r7, r6
 800918c:	1a98      	subs	r0, r3, r2
 800918e:	6963      	ldr	r3, [r4, #20]
 8009190:	4283      	cmp	r3, r0
 8009192:	dc05      	bgt.n	80091a0 <__swbuf_r+0x4e>
 8009194:	4621      	mov	r1, r4
 8009196:	4628      	mov	r0, r5
 8009198:	f000 fd3a 	bl	8009c10 <_fflush_r>
 800919c:	2800      	cmp	r0, #0
 800919e:	d1ed      	bne.n	800917c <__swbuf_r+0x2a>
 80091a0:	68a3      	ldr	r3, [r4, #8]
 80091a2:	3b01      	subs	r3, #1
 80091a4:	60a3      	str	r3, [r4, #8]
 80091a6:	6823      	ldr	r3, [r4, #0]
 80091a8:	1c5a      	adds	r2, r3, #1
 80091aa:	6022      	str	r2, [r4, #0]
 80091ac:	701e      	strb	r6, [r3, #0]
 80091ae:	1c43      	adds	r3, r0, #1
 80091b0:	6962      	ldr	r2, [r4, #20]
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d004      	beq.n	80091c0 <__swbuf_r+0x6e>
 80091b6:	89a3      	ldrh	r3, [r4, #12]
 80091b8:	07db      	lsls	r3, r3, #31
 80091ba:	d5e1      	bpl.n	8009180 <__swbuf_r+0x2e>
 80091bc:	2e0a      	cmp	r6, #10
 80091be:	d1df      	bne.n	8009180 <__swbuf_r+0x2e>
 80091c0:	4621      	mov	r1, r4
 80091c2:	4628      	mov	r0, r5
 80091c4:	f000 fd24 	bl	8009c10 <_fflush_r>
 80091c8:	2800      	cmp	r0, #0
 80091ca:	d0d9      	beq.n	8009180 <__swbuf_r+0x2e>
 80091cc:	e7d6      	b.n	800917c <__swbuf_r+0x2a>
	...

080091d0 <__swsetup_r>:
 80091d0:	b538      	push	{r3, r4, r5, lr}
 80091d2:	4b29      	ldr	r3, [pc, #164]	@ (8009278 <__swsetup_r+0xa8>)
 80091d4:	4605      	mov	r5, r0
 80091d6:	460c      	mov	r4, r1
 80091d8:	6818      	ldr	r0, [r3, #0]
 80091da:	b118      	cbz	r0, 80091e4 <__swsetup_r+0x14>
 80091dc:	6a03      	ldr	r3, [r0, #32]
 80091de:	b90b      	cbnz	r3, 80091e4 <__swsetup_r+0x14>
 80091e0:	f7ff fece 	bl	8008f80 <__sinit>
 80091e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091e8:	0719      	lsls	r1, r3, #28
 80091ea:	d422      	bmi.n	8009232 <__swsetup_r+0x62>
 80091ec:	06da      	lsls	r2, r3, #27
 80091ee:	d407      	bmi.n	8009200 <__swsetup_r+0x30>
 80091f0:	2209      	movs	r2, #9
 80091f2:	602a      	str	r2, [r5, #0]
 80091f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091f8:	f04f 30ff 	mov.w	r0, #4294967295
 80091fc:	81a3      	strh	r3, [r4, #12]
 80091fe:	e033      	b.n	8009268 <__swsetup_r+0x98>
 8009200:	0758      	lsls	r0, r3, #29
 8009202:	d512      	bpl.n	800922a <__swsetup_r+0x5a>
 8009204:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009206:	b141      	cbz	r1, 800921a <__swsetup_r+0x4a>
 8009208:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800920c:	4299      	cmp	r1, r3
 800920e:	d002      	beq.n	8009216 <__swsetup_r+0x46>
 8009210:	4628      	mov	r0, r5
 8009212:	f000 f8af 	bl	8009374 <_free_r>
 8009216:	2300      	movs	r3, #0
 8009218:	6363      	str	r3, [r4, #52]	@ 0x34
 800921a:	89a3      	ldrh	r3, [r4, #12]
 800921c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009220:	81a3      	strh	r3, [r4, #12]
 8009222:	2300      	movs	r3, #0
 8009224:	6063      	str	r3, [r4, #4]
 8009226:	6923      	ldr	r3, [r4, #16]
 8009228:	6023      	str	r3, [r4, #0]
 800922a:	89a3      	ldrh	r3, [r4, #12]
 800922c:	f043 0308 	orr.w	r3, r3, #8
 8009230:	81a3      	strh	r3, [r4, #12]
 8009232:	6923      	ldr	r3, [r4, #16]
 8009234:	b94b      	cbnz	r3, 800924a <__swsetup_r+0x7a>
 8009236:	89a3      	ldrh	r3, [r4, #12]
 8009238:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800923c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009240:	d003      	beq.n	800924a <__swsetup_r+0x7a>
 8009242:	4621      	mov	r1, r4
 8009244:	4628      	mov	r0, r5
 8009246:	f000 fd30 	bl	8009caa <__smakebuf_r>
 800924a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800924e:	f013 0201 	ands.w	r2, r3, #1
 8009252:	d00a      	beq.n	800926a <__swsetup_r+0x9a>
 8009254:	2200      	movs	r2, #0
 8009256:	60a2      	str	r2, [r4, #8]
 8009258:	6962      	ldr	r2, [r4, #20]
 800925a:	4252      	negs	r2, r2
 800925c:	61a2      	str	r2, [r4, #24]
 800925e:	6922      	ldr	r2, [r4, #16]
 8009260:	b942      	cbnz	r2, 8009274 <__swsetup_r+0xa4>
 8009262:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009266:	d1c5      	bne.n	80091f4 <__swsetup_r+0x24>
 8009268:	bd38      	pop	{r3, r4, r5, pc}
 800926a:	0799      	lsls	r1, r3, #30
 800926c:	bf58      	it	pl
 800926e:	6962      	ldrpl	r2, [r4, #20]
 8009270:	60a2      	str	r2, [r4, #8]
 8009272:	e7f4      	b.n	800925e <__swsetup_r+0x8e>
 8009274:	2000      	movs	r0, #0
 8009276:	e7f7      	b.n	8009268 <__swsetup_r+0x98>
 8009278:	20000020 	.word	0x20000020

0800927c <memset>:
 800927c:	4402      	add	r2, r0
 800927e:	4603      	mov	r3, r0
 8009280:	4293      	cmp	r3, r2
 8009282:	d100      	bne.n	8009286 <memset+0xa>
 8009284:	4770      	bx	lr
 8009286:	f803 1b01 	strb.w	r1, [r3], #1
 800928a:	e7f9      	b.n	8009280 <memset+0x4>

0800928c <_close_r>:
 800928c:	b538      	push	{r3, r4, r5, lr}
 800928e:	2300      	movs	r3, #0
 8009290:	4d05      	ldr	r5, [pc, #20]	@ (80092a8 <_close_r+0x1c>)
 8009292:	4604      	mov	r4, r0
 8009294:	4608      	mov	r0, r1
 8009296:	602b      	str	r3, [r5, #0]
 8009298:	f7f7 fdc5 	bl	8000e26 <_close>
 800929c:	1c43      	adds	r3, r0, #1
 800929e:	d102      	bne.n	80092a6 <_close_r+0x1a>
 80092a0:	682b      	ldr	r3, [r5, #0]
 80092a2:	b103      	cbz	r3, 80092a6 <_close_r+0x1a>
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	bd38      	pop	{r3, r4, r5, pc}
 80092a8:	2000031c 	.word	0x2000031c

080092ac <_lseek_r>:
 80092ac:	b538      	push	{r3, r4, r5, lr}
 80092ae:	4604      	mov	r4, r0
 80092b0:	4d06      	ldr	r5, [pc, #24]	@ (80092cc <_lseek_r+0x20>)
 80092b2:	4608      	mov	r0, r1
 80092b4:	4611      	mov	r1, r2
 80092b6:	2200      	movs	r2, #0
 80092b8:	602a      	str	r2, [r5, #0]
 80092ba:	461a      	mov	r2, r3
 80092bc:	f7f7 fdda 	bl	8000e74 <_lseek>
 80092c0:	1c43      	adds	r3, r0, #1
 80092c2:	d102      	bne.n	80092ca <_lseek_r+0x1e>
 80092c4:	682b      	ldr	r3, [r5, #0]
 80092c6:	b103      	cbz	r3, 80092ca <_lseek_r+0x1e>
 80092c8:	6023      	str	r3, [r4, #0]
 80092ca:	bd38      	pop	{r3, r4, r5, pc}
 80092cc:	2000031c 	.word	0x2000031c

080092d0 <_read_r>:
 80092d0:	b538      	push	{r3, r4, r5, lr}
 80092d2:	4604      	mov	r4, r0
 80092d4:	4d06      	ldr	r5, [pc, #24]	@ (80092f0 <_read_r+0x20>)
 80092d6:	4608      	mov	r0, r1
 80092d8:	4611      	mov	r1, r2
 80092da:	2200      	movs	r2, #0
 80092dc:	602a      	str	r2, [r5, #0]
 80092de:	461a      	mov	r2, r3
 80092e0:	f7f7 fd84 	bl	8000dec <_read>
 80092e4:	1c43      	adds	r3, r0, #1
 80092e6:	d102      	bne.n	80092ee <_read_r+0x1e>
 80092e8:	682b      	ldr	r3, [r5, #0]
 80092ea:	b103      	cbz	r3, 80092ee <_read_r+0x1e>
 80092ec:	6023      	str	r3, [r4, #0]
 80092ee:	bd38      	pop	{r3, r4, r5, pc}
 80092f0:	2000031c 	.word	0x2000031c

080092f4 <_write_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4604      	mov	r4, r0
 80092f8:	4d06      	ldr	r5, [pc, #24]	@ (8009314 <_write_r+0x20>)
 80092fa:	4608      	mov	r0, r1
 80092fc:	4611      	mov	r1, r2
 80092fe:	2200      	movs	r2, #0
 8009300:	602a      	str	r2, [r5, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	f7f7 f980 	bl	8000608 <_write>
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d102      	bne.n	8009312 <_write_r+0x1e>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	b103      	cbz	r3, 8009312 <_write_r+0x1e>
 8009310:	6023      	str	r3, [r4, #0]
 8009312:	bd38      	pop	{r3, r4, r5, pc}
 8009314:	2000031c 	.word	0x2000031c

08009318 <__errno>:
 8009318:	4b01      	ldr	r3, [pc, #4]	@ (8009320 <__errno+0x8>)
 800931a:	6818      	ldr	r0, [r3, #0]
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	20000020 	.word	0x20000020

08009324 <__libc_init_array>:
 8009324:	b570      	push	{r4, r5, r6, lr}
 8009326:	4d0d      	ldr	r5, [pc, #52]	@ (800935c <__libc_init_array+0x38>)
 8009328:	2600      	movs	r6, #0
 800932a:	4c0d      	ldr	r4, [pc, #52]	@ (8009360 <__libc_init_array+0x3c>)
 800932c:	1b64      	subs	r4, r4, r5
 800932e:	10a4      	asrs	r4, r4, #2
 8009330:	42a6      	cmp	r6, r4
 8009332:	d109      	bne.n	8009348 <__libc_init_array+0x24>
 8009334:	4d0b      	ldr	r5, [pc, #44]	@ (8009364 <__libc_init_array+0x40>)
 8009336:	2600      	movs	r6, #0
 8009338:	4c0b      	ldr	r4, [pc, #44]	@ (8009368 <__libc_init_array+0x44>)
 800933a:	f000 fd33 	bl	8009da4 <_init>
 800933e:	1b64      	subs	r4, r4, r5
 8009340:	10a4      	asrs	r4, r4, #2
 8009342:	42a6      	cmp	r6, r4
 8009344:	d105      	bne.n	8009352 <__libc_init_array+0x2e>
 8009346:	bd70      	pop	{r4, r5, r6, pc}
 8009348:	f855 3b04 	ldr.w	r3, [r5], #4
 800934c:	3601      	adds	r6, #1
 800934e:	4798      	blx	r3
 8009350:	e7ee      	b.n	8009330 <__libc_init_array+0xc>
 8009352:	f855 3b04 	ldr.w	r3, [r5], #4
 8009356:	3601      	adds	r6, #1
 8009358:	4798      	blx	r3
 800935a:	e7f2      	b.n	8009342 <__libc_init_array+0x1e>
 800935c:	08009ebc 	.word	0x08009ebc
 8009360:	08009ebc 	.word	0x08009ebc
 8009364:	08009ebc 	.word	0x08009ebc
 8009368:	08009ec0 	.word	0x08009ec0

0800936c <__retarget_lock_init_recursive>:
 800936c:	4770      	bx	lr

0800936e <__retarget_lock_acquire_recursive>:
 800936e:	4770      	bx	lr

08009370 <__retarget_lock_release_recursive>:
 8009370:	4770      	bx	lr
	...

08009374 <_free_r>:
 8009374:	b538      	push	{r3, r4, r5, lr}
 8009376:	4605      	mov	r5, r0
 8009378:	2900      	cmp	r1, #0
 800937a:	d041      	beq.n	8009400 <_free_r+0x8c>
 800937c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009380:	1f0c      	subs	r4, r1, #4
 8009382:	2b00      	cmp	r3, #0
 8009384:	bfb8      	it	lt
 8009386:	18e4      	addlt	r4, r4, r3
 8009388:	f000 f8e0 	bl	800954c <__malloc_lock>
 800938c:	4a1d      	ldr	r2, [pc, #116]	@ (8009404 <_free_r+0x90>)
 800938e:	6813      	ldr	r3, [r2, #0]
 8009390:	b933      	cbnz	r3, 80093a0 <_free_r+0x2c>
 8009392:	6063      	str	r3, [r4, #4]
 8009394:	6014      	str	r4, [r2, #0]
 8009396:	4628      	mov	r0, r5
 8009398:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800939c:	f000 b8dc 	b.w	8009558 <__malloc_unlock>
 80093a0:	42a3      	cmp	r3, r4
 80093a2:	d908      	bls.n	80093b6 <_free_r+0x42>
 80093a4:	6820      	ldr	r0, [r4, #0]
 80093a6:	1821      	adds	r1, r4, r0
 80093a8:	428b      	cmp	r3, r1
 80093aa:	bf01      	itttt	eq
 80093ac:	6819      	ldreq	r1, [r3, #0]
 80093ae:	685b      	ldreq	r3, [r3, #4]
 80093b0:	1809      	addeq	r1, r1, r0
 80093b2:	6021      	streq	r1, [r4, #0]
 80093b4:	e7ed      	b.n	8009392 <_free_r+0x1e>
 80093b6:	461a      	mov	r2, r3
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	b10b      	cbz	r3, 80093c0 <_free_r+0x4c>
 80093bc:	42a3      	cmp	r3, r4
 80093be:	d9fa      	bls.n	80093b6 <_free_r+0x42>
 80093c0:	6811      	ldr	r1, [r2, #0]
 80093c2:	1850      	adds	r0, r2, r1
 80093c4:	42a0      	cmp	r0, r4
 80093c6:	d10b      	bne.n	80093e0 <_free_r+0x6c>
 80093c8:	6820      	ldr	r0, [r4, #0]
 80093ca:	4401      	add	r1, r0
 80093cc:	1850      	adds	r0, r2, r1
 80093ce:	6011      	str	r1, [r2, #0]
 80093d0:	4283      	cmp	r3, r0
 80093d2:	d1e0      	bne.n	8009396 <_free_r+0x22>
 80093d4:	6818      	ldr	r0, [r3, #0]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	4408      	add	r0, r1
 80093da:	6053      	str	r3, [r2, #4]
 80093dc:	6010      	str	r0, [r2, #0]
 80093de:	e7da      	b.n	8009396 <_free_r+0x22>
 80093e0:	d902      	bls.n	80093e8 <_free_r+0x74>
 80093e2:	230c      	movs	r3, #12
 80093e4:	602b      	str	r3, [r5, #0]
 80093e6:	e7d6      	b.n	8009396 <_free_r+0x22>
 80093e8:	6820      	ldr	r0, [r4, #0]
 80093ea:	1821      	adds	r1, r4, r0
 80093ec:	428b      	cmp	r3, r1
 80093ee:	bf02      	ittt	eq
 80093f0:	6819      	ldreq	r1, [r3, #0]
 80093f2:	685b      	ldreq	r3, [r3, #4]
 80093f4:	1809      	addeq	r1, r1, r0
 80093f6:	6063      	str	r3, [r4, #4]
 80093f8:	bf08      	it	eq
 80093fa:	6021      	streq	r1, [r4, #0]
 80093fc:	6054      	str	r4, [r2, #4]
 80093fe:	e7ca      	b.n	8009396 <_free_r+0x22>
 8009400:	bd38      	pop	{r3, r4, r5, pc}
 8009402:	bf00      	nop
 8009404:	20000328 	.word	0x20000328

08009408 <sbrk_aligned>:
 8009408:	b570      	push	{r4, r5, r6, lr}
 800940a:	4e0f      	ldr	r6, [pc, #60]	@ (8009448 <sbrk_aligned+0x40>)
 800940c:	460c      	mov	r4, r1
 800940e:	4605      	mov	r5, r0
 8009410:	6831      	ldr	r1, [r6, #0]
 8009412:	b911      	cbnz	r1, 800941a <sbrk_aligned+0x12>
 8009414:	f000 fca8 	bl	8009d68 <_sbrk_r>
 8009418:	6030      	str	r0, [r6, #0]
 800941a:	4621      	mov	r1, r4
 800941c:	4628      	mov	r0, r5
 800941e:	f000 fca3 	bl	8009d68 <_sbrk_r>
 8009422:	1c43      	adds	r3, r0, #1
 8009424:	d103      	bne.n	800942e <sbrk_aligned+0x26>
 8009426:	f04f 34ff 	mov.w	r4, #4294967295
 800942a:	4620      	mov	r0, r4
 800942c:	bd70      	pop	{r4, r5, r6, pc}
 800942e:	1cc4      	adds	r4, r0, #3
 8009430:	f024 0403 	bic.w	r4, r4, #3
 8009434:	42a0      	cmp	r0, r4
 8009436:	d0f8      	beq.n	800942a <sbrk_aligned+0x22>
 8009438:	1a21      	subs	r1, r4, r0
 800943a:	4628      	mov	r0, r5
 800943c:	f000 fc94 	bl	8009d68 <_sbrk_r>
 8009440:	3001      	adds	r0, #1
 8009442:	d1f2      	bne.n	800942a <sbrk_aligned+0x22>
 8009444:	e7ef      	b.n	8009426 <sbrk_aligned+0x1e>
 8009446:	bf00      	nop
 8009448:	20000324 	.word	0x20000324

0800944c <_malloc_r>:
 800944c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009450:	1ccd      	adds	r5, r1, #3
 8009452:	4606      	mov	r6, r0
 8009454:	f025 0503 	bic.w	r5, r5, #3
 8009458:	3508      	adds	r5, #8
 800945a:	2d0c      	cmp	r5, #12
 800945c:	bf38      	it	cc
 800945e:	250c      	movcc	r5, #12
 8009460:	2d00      	cmp	r5, #0
 8009462:	db01      	blt.n	8009468 <_malloc_r+0x1c>
 8009464:	42a9      	cmp	r1, r5
 8009466:	d904      	bls.n	8009472 <_malloc_r+0x26>
 8009468:	230c      	movs	r3, #12
 800946a:	6033      	str	r3, [r6, #0]
 800946c:	2000      	movs	r0, #0
 800946e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009472:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009548 <_malloc_r+0xfc>
 8009476:	f000 f869 	bl	800954c <__malloc_lock>
 800947a:	f8d8 3000 	ldr.w	r3, [r8]
 800947e:	461c      	mov	r4, r3
 8009480:	bb44      	cbnz	r4, 80094d4 <_malloc_r+0x88>
 8009482:	4629      	mov	r1, r5
 8009484:	4630      	mov	r0, r6
 8009486:	f7ff ffbf 	bl	8009408 <sbrk_aligned>
 800948a:	1c43      	adds	r3, r0, #1
 800948c:	4604      	mov	r4, r0
 800948e:	d158      	bne.n	8009542 <_malloc_r+0xf6>
 8009490:	f8d8 4000 	ldr.w	r4, [r8]
 8009494:	4627      	mov	r7, r4
 8009496:	2f00      	cmp	r7, #0
 8009498:	d143      	bne.n	8009522 <_malloc_r+0xd6>
 800949a:	2c00      	cmp	r4, #0
 800949c:	d04b      	beq.n	8009536 <_malloc_r+0xea>
 800949e:	6823      	ldr	r3, [r4, #0]
 80094a0:	4639      	mov	r1, r7
 80094a2:	4630      	mov	r0, r6
 80094a4:	eb04 0903 	add.w	r9, r4, r3
 80094a8:	f000 fc5e 	bl	8009d68 <_sbrk_r>
 80094ac:	4581      	cmp	r9, r0
 80094ae:	d142      	bne.n	8009536 <_malloc_r+0xea>
 80094b0:	6821      	ldr	r1, [r4, #0]
 80094b2:	4630      	mov	r0, r6
 80094b4:	1a6d      	subs	r5, r5, r1
 80094b6:	4629      	mov	r1, r5
 80094b8:	f7ff ffa6 	bl	8009408 <sbrk_aligned>
 80094bc:	3001      	adds	r0, #1
 80094be:	d03a      	beq.n	8009536 <_malloc_r+0xea>
 80094c0:	6823      	ldr	r3, [r4, #0]
 80094c2:	442b      	add	r3, r5
 80094c4:	6023      	str	r3, [r4, #0]
 80094c6:	f8d8 3000 	ldr.w	r3, [r8]
 80094ca:	685a      	ldr	r2, [r3, #4]
 80094cc:	bb62      	cbnz	r2, 8009528 <_malloc_r+0xdc>
 80094ce:	f8c8 7000 	str.w	r7, [r8]
 80094d2:	e00f      	b.n	80094f4 <_malloc_r+0xa8>
 80094d4:	6822      	ldr	r2, [r4, #0]
 80094d6:	1b52      	subs	r2, r2, r5
 80094d8:	d420      	bmi.n	800951c <_malloc_r+0xd0>
 80094da:	2a0b      	cmp	r2, #11
 80094dc:	d917      	bls.n	800950e <_malloc_r+0xc2>
 80094de:	1961      	adds	r1, r4, r5
 80094e0:	42a3      	cmp	r3, r4
 80094e2:	6025      	str	r5, [r4, #0]
 80094e4:	bf18      	it	ne
 80094e6:	6059      	strne	r1, [r3, #4]
 80094e8:	6863      	ldr	r3, [r4, #4]
 80094ea:	bf08      	it	eq
 80094ec:	f8c8 1000 	streq.w	r1, [r8]
 80094f0:	5162      	str	r2, [r4, r5]
 80094f2:	604b      	str	r3, [r1, #4]
 80094f4:	4630      	mov	r0, r6
 80094f6:	f000 f82f 	bl	8009558 <__malloc_unlock>
 80094fa:	f104 000b 	add.w	r0, r4, #11
 80094fe:	1d23      	adds	r3, r4, #4
 8009500:	f020 0007 	bic.w	r0, r0, #7
 8009504:	1ac2      	subs	r2, r0, r3
 8009506:	bf1c      	itt	ne
 8009508:	1a1b      	subne	r3, r3, r0
 800950a:	50a3      	strne	r3, [r4, r2]
 800950c:	e7af      	b.n	800946e <_malloc_r+0x22>
 800950e:	6862      	ldr	r2, [r4, #4]
 8009510:	42a3      	cmp	r3, r4
 8009512:	bf0c      	ite	eq
 8009514:	f8c8 2000 	streq.w	r2, [r8]
 8009518:	605a      	strne	r2, [r3, #4]
 800951a:	e7eb      	b.n	80094f4 <_malloc_r+0xa8>
 800951c:	4623      	mov	r3, r4
 800951e:	6864      	ldr	r4, [r4, #4]
 8009520:	e7ae      	b.n	8009480 <_malloc_r+0x34>
 8009522:	463c      	mov	r4, r7
 8009524:	687f      	ldr	r7, [r7, #4]
 8009526:	e7b6      	b.n	8009496 <_malloc_r+0x4a>
 8009528:	461a      	mov	r2, r3
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	42a3      	cmp	r3, r4
 800952e:	d1fb      	bne.n	8009528 <_malloc_r+0xdc>
 8009530:	2300      	movs	r3, #0
 8009532:	6053      	str	r3, [r2, #4]
 8009534:	e7de      	b.n	80094f4 <_malloc_r+0xa8>
 8009536:	230c      	movs	r3, #12
 8009538:	4630      	mov	r0, r6
 800953a:	6033      	str	r3, [r6, #0]
 800953c:	f000 f80c 	bl	8009558 <__malloc_unlock>
 8009540:	e794      	b.n	800946c <_malloc_r+0x20>
 8009542:	6005      	str	r5, [r0, #0]
 8009544:	e7d6      	b.n	80094f4 <_malloc_r+0xa8>
 8009546:	bf00      	nop
 8009548:	20000328 	.word	0x20000328

0800954c <__malloc_lock>:
 800954c:	4801      	ldr	r0, [pc, #4]	@ (8009554 <__malloc_lock+0x8>)
 800954e:	f7ff bf0e 	b.w	800936e <__retarget_lock_acquire_recursive>
 8009552:	bf00      	nop
 8009554:	20000320 	.word	0x20000320

08009558 <__malloc_unlock>:
 8009558:	4801      	ldr	r0, [pc, #4]	@ (8009560 <__malloc_unlock+0x8>)
 800955a:	f7ff bf09 	b.w	8009370 <__retarget_lock_release_recursive>
 800955e:	bf00      	nop
 8009560:	20000320 	.word	0x20000320

08009564 <__sfputc_r>:
 8009564:	6893      	ldr	r3, [r2, #8]
 8009566:	3b01      	subs	r3, #1
 8009568:	2b00      	cmp	r3, #0
 800956a:	b410      	push	{r4}
 800956c:	6093      	str	r3, [r2, #8]
 800956e:	da08      	bge.n	8009582 <__sfputc_r+0x1e>
 8009570:	6994      	ldr	r4, [r2, #24]
 8009572:	42a3      	cmp	r3, r4
 8009574:	db01      	blt.n	800957a <__sfputc_r+0x16>
 8009576:	290a      	cmp	r1, #10
 8009578:	d103      	bne.n	8009582 <__sfputc_r+0x1e>
 800957a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800957e:	f7ff bde8 	b.w	8009152 <__swbuf_r>
 8009582:	6813      	ldr	r3, [r2, #0]
 8009584:	1c58      	adds	r0, r3, #1
 8009586:	6010      	str	r0, [r2, #0]
 8009588:	4608      	mov	r0, r1
 800958a:	7019      	strb	r1, [r3, #0]
 800958c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009590:	4770      	bx	lr

08009592 <__sfputs_r>:
 8009592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009594:	4606      	mov	r6, r0
 8009596:	460f      	mov	r7, r1
 8009598:	4614      	mov	r4, r2
 800959a:	18d5      	adds	r5, r2, r3
 800959c:	42ac      	cmp	r4, r5
 800959e:	d101      	bne.n	80095a4 <__sfputs_r+0x12>
 80095a0:	2000      	movs	r0, #0
 80095a2:	e007      	b.n	80095b4 <__sfputs_r+0x22>
 80095a4:	463a      	mov	r2, r7
 80095a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095aa:	4630      	mov	r0, r6
 80095ac:	f7ff ffda 	bl	8009564 <__sfputc_r>
 80095b0:	1c43      	adds	r3, r0, #1
 80095b2:	d1f3      	bne.n	800959c <__sfputs_r+0xa>
 80095b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080095b8 <_vfiprintf_r>:
 80095b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095bc:	460d      	mov	r5, r1
 80095be:	b09d      	sub	sp, #116	@ 0x74
 80095c0:	4614      	mov	r4, r2
 80095c2:	4698      	mov	r8, r3
 80095c4:	4606      	mov	r6, r0
 80095c6:	b118      	cbz	r0, 80095d0 <_vfiprintf_r+0x18>
 80095c8:	6a03      	ldr	r3, [r0, #32]
 80095ca:	b90b      	cbnz	r3, 80095d0 <_vfiprintf_r+0x18>
 80095cc:	f7ff fcd8 	bl	8008f80 <__sinit>
 80095d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095d2:	07d9      	lsls	r1, r3, #31
 80095d4:	d405      	bmi.n	80095e2 <_vfiprintf_r+0x2a>
 80095d6:	89ab      	ldrh	r3, [r5, #12]
 80095d8:	059a      	lsls	r2, r3, #22
 80095da:	d402      	bmi.n	80095e2 <_vfiprintf_r+0x2a>
 80095dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095de:	f7ff fec6 	bl	800936e <__retarget_lock_acquire_recursive>
 80095e2:	89ab      	ldrh	r3, [r5, #12]
 80095e4:	071b      	lsls	r3, r3, #28
 80095e6:	d501      	bpl.n	80095ec <_vfiprintf_r+0x34>
 80095e8:	692b      	ldr	r3, [r5, #16]
 80095ea:	b99b      	cbnz	r3, 8009614 <_vfiprintf_r+0x5c>
 80095ec:	4629      	mov	r1, r5
 80095ee:	4630      	mov	r0, r6
 80095f0:	f7ff fdee 	bl	80091d0 <__swsetup_r>
 80095f4:	b170      	cbz	r0, 8009614 <_vfiprintf_r+0x5c>
 80095f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095f8:	07dc      	lsls	r4, r3, #31
 80095fa:	d504      	bpl.n	8009606 <_vfiprintf_r+0x4e>
 80095fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009600:	b01d      	add	sp, #116	@ 0x74
 8009602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009606:	89ab      	ldrh	r3, [r5, #12]
 8009608:	0598      	lsls	r0, r3, #22
 800960a:	d4f7      	bmi.n	80095fc <_vfiprintf_r+0x44>
 800960c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800960e:	f7ff feaf 	bl	8009370 <__retarget_lock_release_recursive>
 8009612:	e7f3      	b.n	80095fc <_vfiprintf_r+0x44>
 8009614:	2300      	movs	r3, #0
 8009616:	f8cd 800c 	str.w	r8, [sp, #12]
 800961a:	f04f 0901 	mov.w	r9, #1
 800961e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 80097d4 <_vfiprintf_r+0x21c>
 8009622:	9309      	str	r3, [sp, #36]	@ 0x24
 8009624:	2320      	movs	r3, #32
 8009626:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800962a:	2330      	movs	r3, #48	@ 0x30
 800962c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009630:	4623      	mov	r3, r4
 8009632:	469a      	mov	sl, r3
 8009634:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009638:	b10a      	cbz	r2, 800963e <_vfiprintf_r+0x86>
 800963a:	2a25      	cmp	r2, #37	@ 0x25
 800963c:	d1f9      	bne.n	8009632 <_vfiprintf_r+0x7a>
 800963e:	ebba 0b04 	subs.w	fp, sl, r4
 8009642:	d00b      	beq.n	800965c <_vfiprintf_r+0xa4>
 8009644:	465b      	mov	r3, fp
 8009646:	4622      	mov	r2, r4
 8009648:	4629      	mov	r1, r5
 800964a:	4630      	mov	r0, r6
 800964c:	f7ff ffa1 	bl	8009592 <__sfputs_r>
 8009650:	3001      	adds	r0, #1
 8009652:	f000 80a7 	beq.w	80097a4 <_vfiprintf_r+0x1ec>
 8009656:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009658:	445a      	add	r2, fp
 800965a:	9209      	str	r2, [sp, #36]	@ 0x24
 800965c:	f89a 3000 	ldrb.w	r3, [sl]
 8009660:	2b00      	cmp	r3, #0
 8009662:	f000 809f 	beq.w	80097a4 <_vfiprintf_r+0x1ec>
 8009666:	2300      	movs	r3, #0
 8009668:	f04f 32ff 	mov.w	r2, #4294967295
 800966c:	f10a 0a01 	add.w	sl, sl, #1
 8009670:	9304      	str	r3, [sp, #16]
 8009672:	9307      	str	r3, [sp, #28]
 8009674:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009678:	931a      	str	r3, [sp, #104]	@ 0x68
 800967a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800967e:	4654      	mov	r4, sl
 8009680:	2205      	movs	r2, #5
 8009682:	4854      	ldr	r0, [pc, #336]	@ (80097d4 <_vfiprintf_r+0x21c>)
 8009684:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009688:	f000 fb7e 	bl	8009d88 <memchr>
 800968c:	9a04      	ldr	r2, [sp, #16]
 800968e:	b9d8      	cbnz	r0, 80096c8 <_vfiprintf_r+0x110>
 8009690:	06d1      	lsls	r1, r2, #27
 8009692:	bf44      	itt	mi
 8009694:	2320      	movmi	r3, #32
 8009696:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800969a:	0713      	lsls	r3, r2, #28
 800969c:	bf44      	itt	mi
 800969e:	232b      	movmi	r3, #43	@ 0x2b
 80096a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096a4:	f89a 3000 	ldrb.w	r3, [sl]
 80096a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80096aa:	d015      	beq.n	80096d8 <_vfiprintf_r+0x120>
 80096ac:	9a07      	ldr	r2, [sp, #28]
 80096ae:	4654      	mov	r4, sl
 80096b0:	2000      	movs	r0, #0
 80096b2:	f04f 0c0a 	mov.w	ip, #10
 80096b6:	4621      	mov	r1, r4
 80096b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096bc:	3b30      	subs	r3, #48	@ 0x30
 80096be:	2b09      	cmp	r3, #9
 80096c0:	d94b      	bls.n	800975a <_vfiprintf_r+0x1a2>
 80096c2:	b1b0      	cbz	r0, 80096f2 <_vfiprintf_r+0x13a>
 80096c4:	9207      	str	r2, [sp, #28]
 80096c6:	e014      	b.n	80096f2 <_vfiprintf_r+0x13a>
 80096c8:	eba0 0308 	sub.w	r3, r0, r8
 80096cc:	46a2      	mov	sl, r4
 80096ce:	fa09 f303 	lsl.w	r3, r9, r3
 80096d2:	4313      	orrs	r3, r2
 80096d4:	9304      	str	r3, [sp, #16]
 80096d6:	e7d2      	b.n	800967e <_vfiprintf_r+0xc6>
 80096d8:	9b03      	ldr	r3, [sp, #12]
 80096da:	1d19      	adds	r1, r3, #4
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	9103      	str	r1, [sp, #12]
 80096e2:	bfbb      	ittet	lt
 80096e4:	425b      	neglt	r3, r3
 80096e6:	f042 0202 	orrlt.w	r2, r2, #2
 80096ea:	9307      	strge	r3, [sp, #28]
 80096ec:	9307      	strlt	r3, [sp, #28]
 80096ee:	bfb8      	it	lt
 80096f0:	9204      	strlt	r2, [sp, #16]
 80096f2:	7823      	ldrb	r3, [r4, #0]
 80096f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80096f6:	d10a      	bne.n	800970e <_vfiprintf_r+0x156>
 80096f8:	7863      	ldrb	r3, [r4, #1]
 80096fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80096fc:	d132      	bne.n	8009764 <_vfiprintf_r+0x1ac>
 80096fe:	9b03      	ldr	r3, [sp, #12]
 8009700:	3402      	adds	r4, #2
 8009702:	1d1a      	adds	r2, r3, #4
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800970a:	9203      	str	r2, [sp, #12]
 800970c:	9305      	str	r3, [sp, #20]
 800970e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80097e4 <_vfiprintf_r+0x22c>
 8009712:	2203      	movs	r2, #3
 8009714:	7821      	ldrb	r1, [r4, #0]
 8009716:	4650      	mov	r0, sl
 8009718:	f000 fb36 	bl	8009d88 <memchr>
 800971c:	b138      	cbz	r0, 800972e <_vfiprintf_r+0x176>
 800971e:	eba0 000a 	sub.w	r0, r0, sl
 8009722:	2240      	movs	r2, #64	@ 0x40
 8009724:	9b04      	ldr	r3, [sp, #16]
 8009726:	3401      	adds	r4, #1
 8009728:	4082      	lsls	r2, r0
 800972a:	4313      	orrs	r3, r2
 800972c:	9304      	str	r3, [sp, #16]
 800972e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009732:	2206      	movs	r2, #6
 8009734:	4828      	ldr	r0, [pc, #160]	@ (80097d8 <_vfiprintf_r+0x220>)
 8009736:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800973a:	f000 fb25 	bl	8009d88 <memchr>
 800973e:	2800      	cmp	r0, #0
 8009740:	d03f      	beq.n	80097c2 <_vfiprintf_r+0x20a>
 8009742:	4b26      	ldr	r3, [pc, #152]	@ (80097dc <_vfiprintf_r+0x224>)
 8009744:	bb1b      	cbnz	r3, 800978e <_vfiprintf_r+0x1d6>
 8009746:	9b03      	ldr	r3, [sp, #12]
 8009748:	3307      	adds	r3, #7
 800974a:	f023 0307 	bic.w	r3, r3, #7
 800974e:	3308      	adds	r3, #8
 8009750:	9303      	str	r3, [sp, #12]
 8009752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009754:	443b      	add	r3, r7
 8009756:	9309      	str	r3, [sp, #36]	@ 0x24
 8009758:	e76a      	b.n	8009630 <_vfiprintf_r+0x78>
 800975a:	fb0c 3202 	mla	r2, ip, r2, r3
 800975e:	460c      	mov	r4, r1
 8009760:	2001      	movs	r0, #1
 8009762:	e7a8      	b.n	80096b6 <_vfiprintf_r+0xfe>
 8009764:	2300      	movs	r3, #0
 8009766:	3401      	adds	r4, #1
 8009768:	f04f 0c0a 	mov.w	ip, #10
 800976c:	4619      	mov	r1, r3
 800976e:	9305      	str	r3, [sp, #20]
 8009770:	4620      	mov	r0, r4
 8009772:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009776:	3a30      	subs	r2, #48	@ 0x30
 8009778:	2a09      	cmp	r2, #9
 800977a:	d903      	bls.n	8009784 <_vfiprintf_r+0x1cc>
 800977c:	2b00      	cmp	r3, #0
 800977e:	d0c6      	beq.n	800970e <_vfiprintf_r+0x156>
 8009780:	9105      	str	r1, [sp, #20]
 8009782:	e7c4      	b.n	800970e <_vfiprintf_r+0x156>
 8009784:	fb0c 2101 	mla	r1, ip, r1, r2
 8009788:	4604      	mov	r4, r0
 800978a:	2301      	movs	r3, #1
 800978c:	e7f0      	b.n	8009770 <_vfiprintf_r+0x1b8>
 800978e:	ab03      	add	r3, sp, #12
 8009790:	462a      	mov	r2, r5
 8009792:	a904      	add	r1, sp, #16
 8009794:	4630      	mov	r0, r6
 8009796:	9300      	str	r3, [sp, #0]
 8009798:	4b11      	ldr	r3, [pc, #68]	@ (80097e0 <_vfiprintf_r+0x228>)
 800979a:	f3af 8000 	nop.w
 800979e:	4607      	mov	r7, r0
 80097a0:	1c78      	adds	r0, r7, #1
 80097a2:	d1d6      	bne.n	8009752 <_vfiprintf_r+0x19a>
 80097a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097a6:	07d9      	lsls	r1, r3, #31
 80097a8:	d405      	bmi.n	80097b6 <_vfiprintf_r+0x1fe>
 80097aa:	89ab      	ldrh	r3, [r5, #12]
 80097ac:	059a      	lsls	r2, r3, #22
 80097ae:	d402      	bmi.n	80097b6 <_vfiprintf_r+0x1fe>
 80097b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097b2:	f7ff fddd 	bl	8009370 <__retarget_lock_release_recursive>
 80097b6:	89ab      	ldrh	r3, [r5, #12]
 80097b8:	065b      	lsls	r3, r3, #25
 80097ba:	f53f af1f 	bmi.w	80095fc <_vfiprintf_r+0x44>
 80097be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097c0:	e71e      	b.n	8009600 <_vfiprintf_r+0x48>
 80097c2:	ab03      	add	r3, sp, #12
 80097c4:	462a      	mov	r2, r5
 80097c6:	a904      	add	r1, sp, #16
 80097c8:	4630      	mov	r0, r6
 80097ca:	9300      	str	r3, [sp, #0]
 80097cc:	4b04      	ldr	r3, [pc, #16]	@ (80097e0 <_vfiprintf_r+0x228>)
 80097ce:	f000 f87d 	bl	80098cc <_printf_i>
 80097d2:	e7e4      	b.n	800979e <_vfiprintf_r+0x1e6>
 80097d4:	08009e80 	.word	0x08009e80
 80097d8:	08009e8a 	.word	0x08009e8a
 80097dc:	00000000 	.word	0x00000000
 80097e0:	08009593 	.word	0x08009593
 80097e4:	08009e86 	.word	0x08009e86

080097e8 <_printf_common>:
 80097e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097ec:	4616      	mov	r6, r2
 80097ee:	4698      	mov	r8, r3
 80097f0:	688a      	ldr	r2, [r1, #8]
 80097f2:	4607      	mov	r7, r0
 80097f4:	690b      	ldr	r3, [r1, #16]
 80097f6:	460c      	mov	r4, r1
 80097f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80097fc:	4293      	cmp	r3, r2
 80097fe:	bfb8      	it	lt
 8009800:	4613      	movlt	r3, r2
 8009802:	6033      	str	r3, [r6, #0]
 8009804:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009808:	b10a      	cbz	r2, 800980e <_printf_common+0x26>
 800980a:	3301      	adds	r3, #1
 800980c:	6033      	str	r3, [r6, #0]
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	0699      	lsls	r1, r3, #26
 8009812:	bf42      	ittt	mi
 8009814:	6833      	ldrmi	r3, [r6, #0]
 8009816:	3302      	addmi	r3, #2
 8009818:	6033      	strmi	r3, [r6, #0]
 800981a:	6825      	ldr	r5, [r4, #0]
 800981c:	f015 0506 	ands.w	r5, r5, #6
 8009820:	d106      	bne.n	8009830 <_printf_common+0x48>
 8009822:	f104 0a19 	add.w	sl, r4, #25
 8009826:	68e3      	ldr	r3, [r4, #12]
 8009828:	6832      	ldr	r2, [r6, #0]
 800982a:	1a9b      	subs	r3, r3, r2
 800982c:	42ab      	cmp	r3, r5
 800982e:	dc2b      	bgt.n	8009888 <_printf_common+0xa0>
 8009830:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009834:	6822      	ldr	r2, [r4, #0]
 8009836:	3b00      	subs	r3, #0
 8009838:	bf18      	it	ne
 800983a:	2301      	movne	r3, #1
 800983c:	0692      	lsls	r2, r2, #26
 800983e:	d430      	bmi.n	80098a2 <_printf_common+0xba>
 8009840:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009844:	4641      	mov	r1, r8
 8009846:	4638      	mov	r0, r7
 8009848:	47c8      	blx	r9
 800984a:	3001      	adds	r0, #1
 800984c:	d023      	beq.n	8009896 <_printf_common+0xae>
 800984e:	6823      	ldr	r3, [r4, #0]
 8009850:	341a      	adds	r4, #26
 8009852:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8009856:	f003 0306 	and.w	r3, r3, #6
 800985a:	2b04      	cmp	r3, #4
 800985c:	bf0a      	itet	eq
 800985e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8009862:	2500      	movne	r5, #0
 8009864:	6833      	ldreq	r3, [r6, #0]
 8009866:	f04f 0600 	mov.w	r6, #0
 800986a:	bf08      	it	eq
 800986c:	1aed      	subeq	r5, r5, r3
 800986e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009872:	bf08      	it	eq
 8009874:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009878:	4293      	cmp	r3, r2
 800987a:	bfc4      	itt	gt
 800987c:	1a9b      	subgt	r3, r3, r2
 800987e:	18ed      	addgt	r5, r5, r3
 8009880:	42b5      	cmp	r5, r6
 8009882:	d11a      	bne.n	80098ba <_printf_common+0xd2>
 8009884:	2000      	movs	r0, #0
 8009886:	e008      	b.n	800989a <_printf_common+0xb2>
 8009888:	2301      	movs	r3, #1
 800988a:	4652      	mov	r2, sl
 800988c:	4641      	mov	r1, r8
 800988e:	4638      	mov	r0, r7
 8009890:	47c8      	blx	r9
 8009892:	3001      	adds	r0, #1
 8009894:	d103      	bne.n	800989e <_printf_common+0xb6>
 8009896:	f04f 30ff 	mov.w	r0, #4294967295
 800989a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800989e:	3501      	adds	r5, #1
 80098a0:	e7c1      	b.n	8009826 <_printf_common+0x3e>
 80098a2:	18e1      	adds	r1, r4, r3
 80098a4:	1c5a      	adds	r2, r3, #1
 80098a6:	2030      	movs	r0, #48	@ 0x30
 80098a8:	3302      	adds	r3, #2
 80098aa:	4422      	add	r2, r4
 80098ac:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80098b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80098b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80098b8:	e7c2      	b.n	8009840 <_printf_common+0x58>
 80098ba:	2301      	movs	r3, #1
 80098bc:	4622      	mov	r2, r4
 80098be:	4641      	mov	r1, r8
 80098c0:	4638      	mov	r0, r7
 80098c2:	47c8      	blx	r9
 80098c4:	3001      	adds	r0, #1
 80098c6:	d0e6      	beq.n	8009896 <_printf_common+0xae>
 80098c8:	3601      	adds	r6, #1
 80098ca:	e7d9      	b.n	8009880 <_printf_common+0x98>

080098cc <_printf_i>:
 80098cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098d0:	7e0f      	ldrb	r7, [r1, #24]
 80098d2:	4691      	mov	r9, r2
 80098d4:	4680      	mov	r8, r0
 80098d6:	460c      	mov	r4, r1
 80098d8:	2f78      	cmp	r7, #120	@ 0x78
 80098da:	469a      	mov	sl, r3
 80098dc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80098de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80098e2:	d807      	bhi.n	80098f4 <_printf_i+0x28>
 80098e4:	2f62      	cmp	r7, #98	@ 0x62
 80098e6:	d80a      	bhi.n	80098fe <_printf_i+0x32>
 80098e8:	2f00      	cmp	r7, #0
 80098ea:	f000 80d1 	beq.w	8009a90 <_printf_i+0x1c4>
 80098ee:	2f58      	cmp	r7, #88	@ 0x58
 80098f0:	f000 80b8 	beq.w	8009a64 <_printf_i+0x198>
 80098f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80098f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80098fc:	e03a      	b.n	8009974 <_printf_i+0xa8>
 80098fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009902:	2b15      	cmp	r3, #21
 8009904:	d8f6      	bhi.n	80098f4 <_printf_i+0x28>
 8009906:	a101      	add	r1, pc, #4	@ (adr r1, 800990c <_printf_i+0x40>)
 8009908:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800990c:	08009965 	.word	0x08009965
 8009910:	08009979 	.word	0x08009979
 8009914:	080098f5 	.word	0x080098f5
 8009918:	080098f5 	.word	0x080098f5
 800991c:	080098f5 	.word	0x080098f5
 8009920:	080098f5 	.word	0x080098f5
 8009924:	08009979 	.word	0x08009979
 8009928:	080098f5 	.word	0x080098f5
 800992c:	080098f5 	.word	0x080098f5
 8009930:	080098f5 	.word	0x080098f5
 8009934:	080098f5 	.word	0x080098f5
 8009938:	08009a77 	.word	0x08009a77
 800993c:	080099a3 	.word	0x080099a3
 8009940:	08009a31 	.word	0x08009a31
 8009944:	080098f5 	.word	0x080098f5
 8009948:	080098f5 	.word	0x080098f5
 800994c:	08009a99 	.word	0x08009a99
 8009950:	080098f5 	.word	0x080098f5
 8009954:	080099a3 	.word	0x080099a3
 8009958:	080098f5 	.word	0x080098f5
 800995c:	080098f5 	.word	0x080098f5
 8009960:	08009a39 	.word	0x08009a39
 8009964:	6833      	ldr	r3, [r6, #0]
 8009966:	1d1a      	adds	r2, r3, #4
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	6032      	str	r2, [r6, #0]
 800996c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009970:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009974:	2301      	movs	r3, #1
 8009976:	e09c      	b.n	8009ab2 <_printf_i+0x1e6>
 8009978:	6833      	ldr	r3, [r6, #0]
 800997a:	6820      	ldr	r0, [r4, #0]
 800997c:	1d19      	adds	r1, r3, #4
 800997e:	6031      	str	r1, [r6, #0]
 8009980:	0606      	lsls	r6, r0, #24
 8009982:	d501      	bpl.n	8009988 <_printf_i+0xbc>
 8009984:	681d      	ldr	r5, [r3, #0]
 8009986:	e003      	b.n	8009990 <_printf_i+0xc4>
 8009988:	0645      	lsls	r5, r0, #25
 800998a:	d5fb      	bpl.n	8009984 <_printf_i+0xb8>
 800998c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009990:	2d00      	cmp	r5, #0
 8009992:	da03      	bge.n	800999c <_printf_i+0xd0>
 8009994:	232d      	movs	r3, #45	@ 0x2d
 8009996:	426d      	negs	r5, r5
 8009998:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800999c:	4858      	ldr	r0, [pc, #352]	@ (8009b00 <_printf_i+0x234>)
 800999e:	230a      	movs	r3, #10
 80099a0:	e011      	b.n	80099c6 <_printf_i+0xfa>
 80099a2:	6821      	ldr	r1, [r4, #0]
 80099a4:	6833      	ldr	r3, [r6, #0]
 80099a6:	0608      	lsls	r0, r1, #24
 80099a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80099ac:	d402      	bmi.n	80099b4 <_printf_i+0xe8>
 80099ae:	0649      	lsls	r1, r1, #25
 80099b0:	bf48      	it	mi
 80099b2:	b2ad      	uxthmi	r5, r5
 80099b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80099b6:	6033      	str	r3, [r6, #0]
 80099b8:	4851      	ldr	r0, [pc, #324]	@ (8009b00 <_printf_i+0x234>)
 80099ba:	bf14      	ite	ne
 80099bc:	230a      	movne	r3, #10
 80099be:	2308      	moveq	r3, #8
 80099c0:	2100      	movs	r1, #0
 80099c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80099c6:	6866      	ldr	r6, [r4, #4]
 80099c8:	2e00      	cmp	r6, #0
 80099ca:	60a6      	str	r6, [r4, #8]
 80099cc:	db05      	blt.n	80099da <_printf_i+0x10e>
 80099ce:	6821      	ldr	r1, [r4, #0]
 80099d0:	432e      	orrs	r6, r5
 80099d2:	f021 0104 	bic.w	r1, r1, #4
 80099d6:	6021      	str	r1, [r4, #0]
 80099d8:	d04b      	beq.n	8009a72 <_printf_i+0x1a6>
 80099da:	4616      	mov	r6, r2
 80099dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80099e0:	fb03 5711 	mls	r7, r3, r1, r5
 80099e4:	5dc7      	ldrb	r7, [r0, r7]
 80099e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80099ea:	462f      	mov	r7, r5
 80099ec:	460d      	mov	r5, r1
 80099ee:	42bb      	cmp	r3, r7
 80099f0:	d9f4      	bls.n	80099dc <_printf_i+0x110>
 80099f2:	2b08      	cmp	r3, #8
 80099f4:	d10b      	bne.n	8009a0e <_printf_i+0x142>
 80099f6:	6823      	ldr	r3, [r4, #0]
 80099f8:	07df      	lsls	r7, r3, #31
 80099fa:	d508      	bpl.n	8009a0e <_printf_i+0x142>
 80099fc:	6923      	ldr	r3, [r4, #16]
 80099fe:	6861      	ldr	r1, [r4, #4]
 8009a00:	4299      	cmp	r1, r3
 8009a02:	bfde      	ittt	le
 8009a04:	2330      	movle	r3, #48	@ 0x30
 8009a06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a0e:	1b92      	subs	r2, r2, r6
 8009a10:	6122      	str	r2, [r4, #16]
 8009a12:	464b      	mov	r3, r9
 8009a14:	aa03      	add	r2, sp, #12
 8009a16:	4621      	mov	r1, r4
 8009a18:	4640      	mov	r0, r8
 8009a1a:	f8cd a000 	str.w	sl, [sp]
 8009a1e:	f7ff fee3 	bl	80097e8 <_printf_common>
 8009a22:	3001      	adds	r0, #1
 8009a24:	d14a      	bne.n	8009abc <_printf_i+0x1f0>
 8009a26:	f04f 30ff 	mov.w	r0, #4294967295
 8009a2a:	b004      	add	sp, #16
 8009a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a30:	6823      	ldr	r3, [r4, #0]
 8009a32:	f043 0320 	orr.w	r3, r3, #32
 8009a36:	6023      	str	r3, [r4, #0]
 8009a38:	2778      	movs	r7, #120	@ 0x78
 8009a3a:	4832      	ldr	r0, [pc, #200]	@ (8009b04 <_printf_i+0x238>)
 8009a3c:	6823      	ldr	r3, [r4, #0]
 8009a3e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a42:	061f      	lsls	r7, r3, #24
 8009a44:	6831      	ldr	r1, [r6, #0]
 8009a46:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a4a:	d402      	bmi.n	8009a52 <_printf_i+0x186>
 8009a4c:	065f      	lsls	r7, r3, #25
 8009a4e:	bf48      	it	mi
 8009a50:	b2ad      	uxthmi	r5, r5
 8009a52:	6031      	str	r1, [r6, #0]
 8009a54:	07d9      	lsls	r1, r3, #31
 8009a56:	bf44      	itt	mi
 8009a58:	f043 0320 	orrmi.w	r3, r3, #32
 8009a5c:	6023      	strmi	r3, [r4, #0]
 8009a5e:	b11d      	cbz	r5, 8009a68 <_printf_i+0x19c>
 8009a60:	2310      	movs	r3, #16
 8009a62:	e7ad      	b.n	80099c0 <_printf_i+0xf4>
 8009a64:	4826      	ldr	r0, [pc, #152]	@ (8009b00 <_printf_i+0x234>)
 8009a66:	e7e9      	b.n	8009a3c <_printf_i+0x170>
 8009a68:	6823      	ldr	r3, [r4, #0]
 8009a6a:	f023 0320 	bic.w	r3, r3, #32
 8009a6e:	6023      	str	r3, [r4, #0]
 8009a70:	e7f6      	b.n	8009a60 <_printf_i+0x194>
 8009a72:	4616      	mov	r6, r2
 8009a74:	e7bd      	b.n	80099f2 <_printf_i+0x126>
 8009a76:	6833      	ldr	r3, [r6, #0]
 8009a78:	6825      	ldr	r5, [r4, #0]
 8009a7a:	1d18      	adds	r0, r3, #4
 8009a7c:	6961      	ldr	r1, [r4, #20]
 8009a7e:	6030      	str	r0, [r6, #0]
 8009a80:	062e      	lsls	r6, r5, #24
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	d501      	bpl.n	8009a8a <_printf_i+0x1be>
 8009a86:	6019      	str	r1, [r3, #0]
 8009a88:	e002      	b.n	8009a90 <_printf_i+0x1c4>
 8009a8a:	0668      	lsls	r0, r5, #25
 8009a8c:	d5fb      	bpl.n	8009a86 <_printf_i+0x1ba>
 8009a8e:	8019      	strh	r1, [r3, #0]
 8009a90:	2300      	movs	r3, #0
 8009a92:	4616      	mov	r6, r2
 8009a94:	6123      	str	r3, [r4, #16]
 8009a96:	e7bc      	b.n	8009a12 <_printf_i+0x146>
 8009a98:	6833      	ldr	r3, [r6, #0]
 8009a9a:	2100      	movs	r1, #0
 8009a9c:	1d1a      	adds	r2, r3, #4
 8009a9e:	6032      	str	r2, [r6, #0]
 8009aa0:	681e      	ldr	r6, [r3, #0]
 8009aa2:	6862      	ldr	r2, [r4, #4]
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	f000 f96f 	bl	8009d88 <memchr>
 8009aaa:	b108      	cbz	r0, 8009ab0 <_printf_i+0x1e4>
 8009aac:	1b80      	subs	r0, r0, r6
 8009aae:	6060      	str	r0, [r4, #4]
 8009ab0:	6863      	ldr	r3, [r4, #4]
 8009ab2:	6123      	str	r3, [r4, #16]
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009aba:	e7aa      	b.n	8009a12 <_printf_i+0x146>
 8009abc:	6923      	ldr	r3, [r4, #16]
 8009abe:	4632      	mov	r2, r6
 8009ac0:	4649      	mov	r1, r9
 8009ac2:	4640      	mov	r0, r8
 8009ac4:	47d0      	blx	sl
 8009ac6:	3001      	adds	r0, #1
 8009ac8:	d0ad      	beq.n	8009a26 <_printf_i+0x15a>
 8009aca:	6823      	ldr	r3, [r4, #0]
 8009acc:	079b      	lsls	r3, r3, #30
 8009ace:	d413      	bmi.n	8009af8 <_printf_i+0x22c>
 8009ad0:	68e0      	ldr	r0, [r4, #12]
 8009ad2:	9b03      	ldr	r3, [sp, #12]
 8009ad4:	4298      	cmp	r0, r3
 8009ad6:	bfb8      	it	lt
 8009ad8:	4618      	movlt	r0, r3
 8009ada:	e7a6      	b.n	8009a2a <_printf_i+0x15e>
 8009adc:	2301      	movs	r3, #1
 8009ade:	4632      	mov	r2, r6
 8009ae0:	4649      	mov	r1, r9
 8009ae2:	4640      	mov	r0, r8
 8009ae4:	47d0      	blx	sl
 8009ae6:	3001      	adds	r0, #1
 8009ae8:	d09d      	beq.n	8009a26 <_printf_i+0x15a>
 8009aea:	3501      	adds	r5, #1
 8009aec:	68e3      	ldr	r3, [r4, #12]
 8009aee:	9903      	ldr	r1, [sp, #12]
 8009af0:	1a5b      	subs	r3, r3, r1
 8009af2:	42ab      	cmp	r3, r5
 8009af4:	dcf2      	bgt.n	8009adc <_printf_i+0x210>
 8009af6:	e7eb      	b.n	8009ad0 <_printf_i+0x204>
 8009af8:	2500      	movs	r5, #0
 8009afa:	f104 0619 	add.w	r6, r4, #25
 8009afe:	e7f5      	b.n	8009aec <_printf_i+0x220>
 8009b00:	08009e91 	.word	0x08009e91
 8009b04:	08009ea2 	.word	0x08009ea2

08009b08 <__sflush_r>:
 8009b08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b10:	0716      	lsls	r6, r2, #28
 8009b12:	4605      	mov	r5, r0
 8009b14:	460c      	mov	r4, r1
 8009b16:	d454      	bmi.n	8009bc2 <__sflush_r+0xba>
 8009b18:	684b      	ldr	r3, [r1, #4]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	dc02      	bgt.n	8009b24 <__sflush_r+0x1c>
 8009b1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	dd48      	ble.n	8009bb6 <__sflush_r+0xae>
 8009b24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b26:	2e00      	cmp	r6, #0
 8009b28:	d045      	beq.n	8009bb6 <__sflush_r+0xae>
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009b30:	682f      	ldr	r7, [r5, #0]
 8009b32:	6a21      	ldr	r1, [r4, #32]
 8009b34:	602b      	str	r3, [r5, #0]
 8009b36:	d030      	beq.n	8009b9a <__sflush_r+0x92>
 8009b38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009b3a:	89a3      	ldrh	r3, [r4, #12]
 8009b3c:	0759      	lsls	r1, r3, #29
 8009b3e:	d505      	bpl.n	8009b4c <__sflush_r+0x44>
 8009b40:	6863      	ldr	r3, [r4, #4]
 8009b42:	1ad2      	subs	r2, r2, r3
 8009b44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b46:	b10b      	cbz	r3, 8009b4c <__sflush_r+0x44>
 8009b48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b4a:	1ad2      	subs	r2, r2, r3
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b50:	6a21      	ldr	r1, [r4, #32]
 8009b52:	4628      	mov	r0, r5
 8009b54:	47b0      	blx	r6
 8009b56:	1c43      	adds	r3, r0, #1
 8009b58:	89a3      	ldrh	r3, [r4, #12]
 8009b5a:	d106      	bne.n	8009b6a <__sflush_r+0x62>
 8009b5c:	6829      	ldr	r1, [r5, #0]
 8009b5e:	291d      	cmp	r1, #29
 8009b60:	d82b      	bhi.n	8009bba <__sflush_r+0xb2>
 8009b62:	4a2a      	ldr	r2, [pc, #168]	@ (8009c0c <__sflush_r+0x104>)
 8009b64:	40ca      	lsrs	r2, r1
 8009b66:	07d6      	lsls	r6, r2, #31
 8009b68:	d527      	bpl.n	8009bba <__sflush_r+0xb2>
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	04d9      	lsls	r1, r3, #19
 8009b6e:	6062      	str	r2, [r4, #4]
 8009b70:	6922      	ldr	r2, [r4, #16]
 8009b72:	6022      	str	r2, [r4, #0]
 8009b74:	d504      	bpl.n	8009b80 <__sflush_r+0x78>
 8009b76:	1c42      	adds	r2, r0, #1
 8009b78:	d101      	bne.n	8009b7e <__sflush_r+0x76>
 8009b7a:	682b      	ldr	r3, [r5, #0]
 8009b7c:	b903      	cbnz	r3, 8009b80 <__sflush_r+0x78>
 8009b7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009b80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b82:	602f      	str	r7, [r5, #0]
 8009b84:	b1b9      	cbz	r1, 8009bb6 <__sflush_r+0xae>
 8009b86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b8a:	4299      	cmp	r1, r3
 8009b8c:	d002      	beq.n	8009b94 <__sflush_r+0x8c>
 8009b8e:	4628      	mov	r0, r5
 8009b90:	f7ff fbf0 	bl	8009374 <_free_r>
 8009b94:	2300      	movs	r3, #0
 8009b96:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b98:	e00d      	b.n	8009bb6 <__sflush_r+0xae>
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	4628      	mov	r0, r5
 8009b9e:	47b0      	blx	r6
 8009ba0:	4602      	mov	r2, r0
 8009ba2:	1c50      	adds	r0, r2, #1
 8009ba4:	d1c9      	bne.n	8009b3a <__sflush_r+0x32>
 8009ba6:	682b      	ldr	r3, [r5, #0]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d0c6      	beq.n	8009b3a <__sflush_r+0x32>
 8009bac:	2b1d      	cmp	r3, #29
 8009bae:	d001      	beq.n	8009bb4 <__sflush_r+0xac>
 8009bb0:	2b16      	cmp	r3, #22
 8009bb2:	d11d      	bne.n	8009bf0 <__sflush_r+0xe8>
 8009bb4:	602f      	str	r7, [r5, #0]
 8009bb6:	2000      	movs	r0, #0
 8009bb8:	e021      	b.n	8009bfe <__sflush_r+0xf6>
 8009bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bbe:	b21b      	sxth	r3, r3
 8009bc0:	e01a      	b.n	8009bf8 <__sflush_r+0xf0>
 8009bc2:	690f      	ldr	r7, [r1, #16]
 8009bc4:	2f00      	cmp	r7, #0
 8009bc6:	d0f6      	beq.n	8009bb6 <__sflush_r+0xae>
 8009bc8:	0793      	lsls	r3, r2, #30
 8009bca:	680e      	ldr	r6, [r1, #0]
 8009bcc:	600f      	str	r7, [r1, #0]
 8009bce:	bf0c      	ite	eq
 8009bd0:	694b      	ldreq	r3, [r1, #20]
 8009bd2:	2300      	movne	r3, #0
 8009bd4:	eba6 0807 	sub.w	r8, r6, r7
 8009bd8:	608b      	str	r3, [r1, #8]
 8009bda:	f1b8 0f00 	cmp.w	r8, #0
 8009bde:	ddea      	ble.n	8009bb6 <__sflush_r+0xae>
 8009be0:	4643      	mov	r3, r8
 8009be2:	463a      	mov	r2, r7
 8009be4:	6a21      	ldr	r1, [r4, #32]
 8009be6:	4628      	mov	r0, r5
 8009be8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009bea:	47b0      	blx	r6
 8009bec:	2800      	cmp	r0, #0
 8009bee:	dc08      	bgt.n	8009c02 <__sflush_r+0xfa>
 8009bf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfc:	81a3      	strh	r3, [r4, #12]
 8009bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c02:	4407      	add	r7, r0
 8009c04:	eba8 0800 	sub.w	r8, r8, r0
 8009c08:	e7e7      	b.n	8009bda <__sflush_r+0xd2>
 8009c0a:	bf00      	nop
 8009c0c:	20400001 	.word	0x20400001

08009c10 <_fflush_r>:
 8009c10:	b538      	push	{r3, r4, r5, lr}
 8009c12:	690b      	ldr	r3, [r1, #16]
 8009c14:	4605      	mov	r5, r0
 8009c16:	460c      	mov	r4, r1
 8009c18:	b913      	cbnz	r3, 8009c20 <_fflush_r+0x10>
 8009c1a:	2500      	movs	r5, #0
 8009c1c:	4628      	mov	r0, r5
 8009c1e:	bd38      	pop	{r3, r4, r5, pc}
 8009c20:	b118      	cbz	r0, 8009c2a <_fflush_r+0x1a>
 8009c22:	6a03      	ldr	r3, [r0, #32]
 8009c24:	b90b      	cbnz	r3, 8009c2a <_fflush_r+0x1a>
 8009c26:	f7ff f9ab 	bl	8008f80 <__sinit>
 8009c2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d0f3      	beq.n	8009c1a <_fflush_r+0xa>
 8009c32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009c34:	07d0      	lsls	r0, r2, #31
 8009c36:	d404      	bmi.n	8009c42 <_fflush_r+0x32>
 8009c38:	0599      	lsls	r1, r3, #22
 8009c3a:	d402      	bmi.n	8009c42 <_fflush_r+0x32>
 8009c3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c3e:	f7ff fb96 	bl	800936e <__retarget_lock_acquire_recursive>
 8009c42:	4628      	mov	r0, r5
 8009c44:	4621      	mov	r1, r4
 8009c46:	f7ff ff5f 	bl	8009b08 <__sflush_r>
 8009c4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c4c:	4605      	mov	r5, r0
 8009c4e:	07da      	lsls	r2, r3, #31
 8009c50:	d4e4      	bmi.n	8009c1c <_fflush_r+0xc>
 8009c52:	89a3      	ldrh	r3, [r4, #12]
 8009c54:	059b      	lsls	r3, r3, #22
 8009c56:	d4e1      	bmi.n	8009c1c <_fflush_r+0xc>
 8009c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c5a:	f7ff fb89 	bl	8009370 <__retarget_lock_release_recursive>
 8009c5e:	e7dd      	b.n	8009c1c <_fflush_r+0xc>

08009c60 <__swhatbuf_r>:
 8009c60:	b570      	push	{r4, r5, r6, lr}
 8009c62:	460c      	mov	r4, r1
 8009c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c68:	b096      	sub	sp, #88	@ 0x58
 8009c6a:	4615      	mov	r5, r2
 8009c6c:	2900      	cmp	r1, #0
 8009c6e:	461e      	mov	r6, r3
 8009c70:	da0c      	bge.n	8009c8c <__swhatbuf_r+0x2c>
 8009c72:	89a3      	ldrh	r3, [r4, #12]
 8009c74:	2100      	movs	r1, #0
 8009c76:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009c7a:	bf14      	ite	ne
 8009c7c:	2340      	movne	r3, #64	@ 0x40
 8009c7e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009c82:	2000      	movs	r0, #0
 8009c84:	6031      	str	r1, [r6, #0]
 8009c86:	602b      	str	r3, [r5, #0]
 8009c88:	b016      	add	sp, #88	@ 0x58
 8009c8a:	bd70      	pop	{r4, r5, r6, pc}
 8009c8c:	466a      	mov	r2, sp
 8009c8e:	f000 f849 	bl	8009d24 <_fstat_r>
 8009c92:	2800      	cmp	r0, #0
 8009c94:	dbed      	blt.n	8009c72 <__swhatbuf_r+0x12>
 8009c96:	9901      	ldr	r1, [sp, #4]
 8009c98:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009c9c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ca0:	4259      	negs	r1, r3
 8009ca2:	4159      	adcs	r1, r3
 8009ca4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ca8:	e7eb      	b.n	8009c82 <__swhatbuf_r+0x22>

08009caa <__smakebuf_r>:
 8009caa:	898b      	ldrh	r3, [r1, #12]
 8009cac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cae:	079d      	lsls	r5, r3, #30
 8009cb0:	4606      	mov	r6, r0
 8009cb2:	460c      	mov	r4, r1
 8009cb4:	d507      	bpl.n	8009cc6 <__smakebuf_r+0x1c>
 8009cb6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009cba:	6023      	str	r3, [r4, #0]
 8009cbc:	6123      	str	r3, [r4, #16]
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	6163      	str	r3, [r4, #20]
 8009cc2:	b003      	add	sp, #12
 8009cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cc6:	ab01      	add	r3, sp, #4
 8009cc8:	466a      	mov	r2, sp
 8009cca:	f7ff ffc9 	bl	8009c60 <__swhatbuf_r>
 8009cce:	9f00      	ldr	r7, [sp, #0]
 8009cd0:	4605      	mov	r5, r0
 8009cd2:	4630      	mov	r0, r6
 8009cd4:	4639      	mov	r1, r7
 8009cd6:	f7ff fbb9 	bl	800944c <_malloc_r>
 8009cda:	b948      	cbnz	r0, 8009cf0 <__smakebuf_r+0x46>
 8009cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ce0:	059a      	lsls	r2, r3, #22
 8009ce2:	d4ee      	bmi.n	8009cc2 <__smakebuf_r+0x18>
 8009ce4:	f023 0303 	bic.w	r3, r3, #3
 8009ce8:	f043 0302 	orr.w	r3, r3, #2
 8009cec:	81a3      	strh	r3, [r4, #12]
 8009cee:	e7e2      	b.n	8009cb6 <__smakebuf_r+0xc>
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	6020      	str	r0, [r4, #0]
 8009cf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cf8:	81a3      	strh	r3, [r4, #12]
 8009cfa:	9b01      	ldr	r3, [sp, #4]
 8009cfc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d00:	b15b      	cbz	r3, 8009d1a <__smakebuf_r+0x70>
 8009d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d06:	4630      	mov	r0, r6
 8009d08:	f000 f81e 	bl	8009d48 <_isatty_r>
 8009d0c:	b128      	cbz	r0, 8009d1a <__smakebuf_r+0x70>
 8009d0e:	89a3      	ldrh	r3, [r4, #12]
 8009d10:	f023 0303 	bic.w	r3, r3, #3
 8009d14:	f043 0301 	orr.w	r3, r3, #1
 8009d18:	81a3      	strh	r3, [r4, #12]
 8009d1a:	89a3      	ldrh	r3, [r4, #12]
 8009d1c:	431d      	orrs	r5, r3
 8009d1e:	81a5      	strh	r5, [r4, #12]
 8009d20:	e7cf      	b.n	8009cc2 <__smakebuf_r+0x18>
	...

08009d24 <_fstat_r>:
 8009d24:	b538      	push	{r3, r4, r5, lr}
 8009d26:	2300      	movs	r3, #0
 8009d28:	4d06      	ldr	r5, [pc, #24]	@ (8009d44 <_fstat_r+0x20>)
 8009d2a:	4604      	mov	r4, r0
 8009d2c:	4608      	mov	r0, r1
 8009d2e:	4611      	mov	r1, r2
 8009d30:	602b      	str	r3, [r5, #0]
 8009d32:	f7f7 f884 	bl	8000e3e <_fstat>
 8009d36:	1c43      	adds	r3, r0, #1
 8009d38:	d102      	bne.n	8009d40 <_fstat_r+0x1c>
 8009d3a:	682b      	ldr	r3, [r5, #0]
 8009d3c:	b103      	cbz	r3, 8009d40 <_fstat_r+0x1c>
 8009d3e:	6023      	str	r3, [r4, #0]
 8009d40:	bd38      	pop	{r3, r4, r5, pc}
 8009d42:	bf00      	nop
 8009d44:	2000031c 	.word	0x2000031c

08009d48 <_isatty_r>:
 8009d48:	b538      	push	{r3, r4, r5, lr}
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	4d05      	ldr	r5, [pc, #20]	@ (8009d64 <_isatty_r+0x1c>)
 8009d4e:	4604      	mov	r4, r0
 8009d50:	4608      	mov	r0, r1
 8009d52:	602b      	str	r3, [r5, #0]
 8009d54:	f7f7 f883 	bl	8000e5e <_isatty>
 8009d58:	1c43      	adds	r3, r0, #1
 8009d5a:	d102      	bne.n	8009d62 <_isatty_r+0x1a>
 8009d5c:	682b      	ldr	r3, [r5, #0]
 8009d5e:	b103      	cbz	r3, 8009d62 <_isatty_r+0x1a>
 8009d60:	6023      	str	r3, [r4, #0]
 8009d62:	bd38      	pop	{r3, r4, r5, pc}
 8009d64:	2000031c 	.word	0x2000031c

08009d68 <_sbrk_r>:
 8009d68:	b538      	push	{r3, r4, r5, lr}
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	4d05      	ldr	r5, [pc, #20]	@ (8009d84 <_sbrk_r+0x1c>)
 8009d6e:	4604      	mov	r4, r0
 8009d70:	4608      	mov	r0, r1
 8009d72:	602b      	str	r3, [r5, #0]
 8009d74:	f7f7 f88c 	bl	8000e90 <_sbrk>
 8009d78:	1c43      	adds	r3, r0, #1
 8009d7a:	d102      	bne.n	8009d82 <_sbrk_r+0x1a>
 8009d7c:	682b      	ldr	r3, [r5, #0]
 8009d7e:	b103      	cbz	r3, 8009d82 <_sbrk_r+0x1a>
 8009d80:	6023      	str	r3, [r4, #0]
 8009d82:	bd38      	pop	{r3, r4, r5, pc}
 8009d84:	2000031c 	.word	0x2000031c

08009d88 <memchr>:
 8009d88:	b2c9      	uxtb	r1, r1
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	4402      	add	r2, r0
 8009d8e:	b510      	push	{r4, lr}
 8009d90:	4293      	cmp	r3, r2
 8009d92:	4618      	mov	r0, r3
 8009d94:	d101      	bne.n	8009d9a <memchr+0x12>
 8009d96:	2000      	movs	r0, #0
 8009d98:	e003      	b.n	8009da2 <memchr+0x1a>
 8009d9a:	7804      	ldrb	r4, [r0, #0]
 8009d9c:	3301      	adds	r3, #1
 8009d9e:	428c      	cmp	r4, r1
 8009da0:	d1f6      	bne.n	8009d90 <memchr+0x8>
 8009da2:	bd10      	pop	{r4, pc}

08009da4 <_init>:
 8009da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009da6:	bf00      	nop
 8009da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009daa:	bc08      	pop	{r3}
 8009dac:	469e      	mov	lr, r3
 8009dae:	4770      	bx	lr

08009db0 <_fini>:
 8009db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009db2:	bf00      	nop
 8009db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009db6:	bc08      	pop	{r3}
 8009db8:	469e      	mov	lr, r3
 8009dba:	4770      	bx	lr
