
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.817711                       # Number of seconds simulated
sim_ticks                                817710539500                       # Number of ticks simulated
final_tick                               817710539500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115499                       # Simulator instruction rate (inst/s)
host_op_rate                                   223443                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40056284                       # Simulator tick rate (ticks/s)
host_mem_usage                                1181020                       # Number of bytes of host memory used
host_seconds                                 20414.04                       # Real time elapsed on the host
sim_insts                                  2357799081                       # Number of instructions simulated
sim_ops                                    4561367797                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            42048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            30208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               72256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          42048                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               657                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               472                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1129                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               51422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               36942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  88364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          51422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             51422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              51422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              36942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 88364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         1130                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   72320                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    72320                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 70                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                71                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                57                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   817710516000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1130                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      719                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      282                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       97                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       28                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          206                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     344.233010                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    214.103711                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    334.813154                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            55     26.70%     26.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           59     28.64%     55.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           27     13.11%     68.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           13      6.31%     74.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      4.37%     79.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            6      2.91%     82.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      2.91%     84.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      2.43%     87.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           26     12.62%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           206                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      16150250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 37337750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5650000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14292.26                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33042.26                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       917                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.15                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   723637624.78                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.15                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3005940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5745030                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                248160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         20695560                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          5530080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      196233554340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            196275963885                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.031104                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          817697219250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        335500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2606000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  817637508250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     14402500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10288000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     45399250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    835380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  5062260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               8891430                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1341120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         18748440                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3190560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      196233702240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            196278346665                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.034018                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          817687583250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3170500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2606000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  817638125250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8307750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       17179750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     41150250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               256738374                       # Number of BP lookups
system.cpu.branchPred.condPredicted         256738374                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            211474                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            256730205                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                      26                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       256730205                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          256730042                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              163                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   435203939                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   204822680                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           122                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            47                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      524027                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            92                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    817710539500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1635421080                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             554472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     2363957107                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   256738374                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          256730068                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1634613136                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  423036                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           217                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    523985                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   786                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1635379542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.796496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.408597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                839449472     51.33%     51.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 91180355      5.58%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 63320226      3.87%     60.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 38110297      2.33%     63.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 63490367      3.88%     66.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 76240264      4.66%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 25700292      1.57%     73.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 51290221      3.14%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                386598048     23.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1635379542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.156986                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.445473                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                197841236                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             865058280                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 120697857                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             451570651                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 211518                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             4565723461                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 211518                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                299921834                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               305631777                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1105                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 394007835                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             635605473                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             4564968240                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents             254879928                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 300085                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents              202475555                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          5129732550                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           10412339802                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       2770620460                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups        5231903907                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            5126179720                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3552830                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                2213781248                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            409605206                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           205044228                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               102                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              111                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 4563198522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 173                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                4562859029                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               485                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1830897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1262330                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            162                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1635379542                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.790092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.842015                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           140349620      8.58%      8.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           381042577     23.30%     31.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           300031268     18.35%     50.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           191900081     11.73%     61.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           230661555     14.10%     76.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           304721628     18.63%     94.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            59731066      3.65%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            14121059      0.86%     99.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            12820688      0.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1635379542                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10572      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              13239974     99.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     37      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    13      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               11      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            110802      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1898499933     41.61%     41.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               100022      0.00%     41.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   110      0.00%     41.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd          2049720764     44.92%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4181      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2839      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead       409600193      8.98%     95.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite      204820185      4.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             4562859029                       # Type of FU issued
system.cpu.iq.rate                           2.790021                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    13250607                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002904                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5225025955                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1794986012                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1794813549                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads          5549322737                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes         2770043601                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses   2767521159                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1794717473                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses              2781281361                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              234                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3314                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       242502                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 211518                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  163863                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 16776                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          4563198709                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            800010                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             409605206                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            205044228                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 76                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 16767                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         210017                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2005                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               212022                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            4562335999                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             409603932                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            523030                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                    614426611                       # number of memory reference insts executed
system.cpu.iew.exec_branches                256303421                       # Number of branches executed
system.cpu.iew.exec_stores                  204822679                       # Number of stores executed
system.cpu.iew.exec_rate                     2.789701                       # Inst execution rate
system.cpu.iew.wb_sent                     4562335222                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    4562334708                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                3342032896                       # num instructions producing a value
system.cpu.iew.wb_consumers                4822775708                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.789700                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.692969                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1830919                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            211501                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1635004300                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.789820                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.689323                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    474738529     29.04%     29.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    235982050     14.43%     43.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    100101050      6.12%     49.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    303990733     18.59%     68.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     69180767      4.23%     72.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5    211300140     12.92%     85.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      6400206      0.39%     85.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     24900156      1.52%     87.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    208410669     12.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1635004300                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           2357799081                       # Number of instructions committed
system.cpu.commit.committedOps             4561367797                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      614403618                       # Number of memory references committed
system.cpu.commit.loads                     409601892                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  256292046                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                 2766680515                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                2408987481                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  169                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       100084      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1898043713     41.61%     41.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          100020      0.00%     41.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               91      0.00%     41.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd     2048720271     44.91%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1839      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1557      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead    409600053      8.98%     95.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite    204800169      4.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        4561367797                       # Class of committed instruction
system.cpu.commit.bw_lim_events             208410669                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   5989792347                       # The number of ROB reads
system.cpu.rob.rob_writes                  9126772785                       # The number of ROB writes
system.cpu.timesIdled                             350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  2357799081                       # Number of Instructions Simulated
system.cpu.committedOps                    4561367797                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.693622                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.693622                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.441708                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.441708                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2768844834                       # number of integer regfile reads
system.cpu.int_regfile_writes              1538497565                       # number of integer regfile writes
system.cpu.fp_regfile_reads                5228171978                       # number of floating regfile reads
system.cpu.fp_regfile_writes               2562700917                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1281424578                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1025969574                       # number of cc regfile writes
system.cpu.misc_regfile_reads              1127045323                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 9                       # number of replacements
system.cpu.dcache.tags.tagsinuse           403.988842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           640004732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               474                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          1350220.953586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   403.988842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.394520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.394520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.454102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1280011110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1280011110                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    435203363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       435203363                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    204801369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      204801369                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     640004732                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        640004732                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    640004732                       # number of overall hits
system.cpu.dcache.overall_hits::total       640004732                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          586                       # number of overall misses
system.cpu.dcache.overall_misses::total           586                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     17044500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17044500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     28180500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28180500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     45225000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45225000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     45225000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45225000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    435203592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    435203592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    204801726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    204801726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    640005318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    640005318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    640005318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    640005318                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74430.131004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74430.131004                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78936.974790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78936.974790                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77175.767918                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77175.767918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77175.767918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77175.767918                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          112                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          356                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          356                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          474                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10089000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10089000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     27802000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27802000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     37891000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     37891000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     37891000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37891000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        85500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        85500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78095.505618                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78095.505618                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79938.818565                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79938.818565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79938.818565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79938.818565                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               490                       # number of replacements
system.cpu.icache.tags.tagsinuse           225.997833                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              522945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               746                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            700.998660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   225.997833                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.882804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1048714                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1048714                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       522945                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          522945                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        522945                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           522945                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       522945                       # number of overall hits
system.cpu.icache.overall_hits::total          522945                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1039                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1039                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1039                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1039                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1039                       # number of overall misses
system.cpu.icache.overall_misses::total          1039                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     70643498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70643498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     70643498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70643498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     70643498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70643498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       523984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       523984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       523984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       523984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       523984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       523984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001983                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001983                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001983                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001983                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001983                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67991.817132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67991.817132                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67991.817132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67991.817132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67991.817132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67991.817132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          830                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.684211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          748                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          748                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          748                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          748                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          748                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53886999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53886999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53886999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53886999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53886999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53886999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001428                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001428                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001428                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001428                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72041.442513                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72041.442513                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72041.442513                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72041.442513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72041.442513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72041.442513                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           1721                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 864                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               498                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                356                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               356                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            866                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1984                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          957                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2941                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        47744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    78144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1222                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002455                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.049507                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1219     99.75%     99.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1222                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               861500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1119000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              711499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              773.986478                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    587                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1129                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.519929                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   368.997607                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   404.988871                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.090087                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.098874                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.188962                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1129                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          774                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.275635                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14881                       # Number of tag accesses
system.l2cache.tags.data_accesses               14881                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           89                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           90                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               89                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  90                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              89                       # number of overall hits
system.l2cache.overall_hits::cpu.data               1                       # number of overall hits
system.l2cache.overall_hits::total                 90                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          356                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            356                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          659                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          117                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          776                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            659                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            473                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1132                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           659                       # number of overall misses
system.l2cache.overall_misses::cpu.data           473                       # number of overall misses
system.l2cache.overall_misses::total             1132                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     27268000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     27268000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     51829500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      9897500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     61727000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     51829500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     37165500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     88995000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     51829500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     37165500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     88995000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          356                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          356                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          748                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          118                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          866                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          748                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          474                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1222                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          748                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          474                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1222                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.881016                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.991525                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.896074                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.881016                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.997890                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.926350                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.881016                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.997890                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.926350                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 76595.505618                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 76595.505618                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 78648.710167                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 84594.017094                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 79545.103093                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 78648.710167                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78573.995772                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 78617.491166                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 78648.710167                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78573.995772                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 78617.491166                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data          356                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          356                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          659                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          116                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          775                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          659                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          472                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1131                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          659                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          472                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1131                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     23708000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     23708000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     45259500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      8677500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     53937000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     45259500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     32385500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     77645000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     45259500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     32385500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     77645000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.881016                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.983051                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.894919                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.881016                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.995781                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.925532                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.881016                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.995781                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.925532                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66595.505618                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66595.505618                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 68679.059181                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74806.034483                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69596.129032                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68679.059181                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68613.347458                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 68651.635721                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68679.059181                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68613.347458                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 68651.635721                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 817710539500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                773                       # Transaction distribution
system.membus.trans_dist::ReadExReq               356                       # Transaction distribution
system.membus.trans_dist::ReadExResp              356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           774                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        72256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        72256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   72256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1130                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1130    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1130                       # Request fanout histogram
system.membus.reqLayer2.occupancy              565000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3075000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
