 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Wed May 13 13:26:31 2020
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner Cmax ====
===========================================

================================================== Summary Table for Corner Cmax ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_worst
SDRAM_CLK                               M,D      2860      4        0      0.00     31.77   5371.45   5371.41         4         3
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928      5        0      0.00    159.35   5437.02   5436.99         9         8
 SYS_CLK                                  G      1724      4        0      0.00     29.73   5436.63   5436.63         4         3
PCI_CLK                                 M,D       394      4        0      0.00     16.27      2.41      2.38         2         2
### Mode: test, Scenario: test_worst
ate_clk                                 M,D      5162      4        0      0.00    198.74   5438.12   5438.08        13        12
SDRAM_CLK                               M,D      2860      4        0      0.00     31.77   5371.45   5371.41         4         3
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928      5        0      0.00    159.35   5437.02   5436.99         8         8
 SYS_CLK                                  G      1724      4        0      0.00     29.73   5436.63   5436.63         3         3
PCI_CLK                                 M,D       394      4        0      0.00     16.27      2.41      2.38         2         2
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5194      5        0      0.00    232.80   5438.12   5438.08        15        13


===========================================
==== Summary Reporting for Corner Cmin ====
===========================================

================================================== Summary Table for Corner Cmin ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_best
SDRAM_CLK                               M,D      2860      4        0      0.00     31.77   1584.46   1584.45         3         3
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928      5        0      0.00    159.35   1540.81   1540.80         5         7
 SYS_CLK                                  G      1724      4        0      0.00     29.73   1540.73   1540.73         3         3
PCI_CLK                                 M,D       394      4        0      0.00     16.27      0.48      0.47         1         2
### Mode: test, Scenario: test_best
ate_clk                                 M,D      5162      4        0      0.00    198.74   1591.15   1591.15         9        11
SDRAM_CLK                               M,D      2860      4        0      0.00     31.77   1584.46   1584.45         3         3
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928      5        0      0.00    159.35   1540.81   1540.80         5         7
 SYS_CLK                                  G      1724      4        0      0.00     29.73   1540.73   1540.73         3         3
PCI_CLK                                 M,D       394      4        0      0.00     16.27      0.48      0.47         1         2
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5194      5        0      0.00    232.80   1591.15   1591.15         9        12


1
