============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:45:38 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         468 14134.976 811217.001 825351.978 
  TOP                        468 14134.976 782580.158 796715.134 
    stoch2bin                164  6451.991 318816.423 325268.415 
      inc_add_23_27_1         32  1519.661  19208.537  20728.198 
    genblk1[3].genblk1.sng    76  1923.857 103454.840 105378.697 
      ctr                     43  1697.480  87706.850  89404.330 
    genblk1[0].genblk1.sng    75  1904.103 117957.659 119861.762 
      ctr                     42  1677.726 102209.905 103887.632 
    genblk1[1].genblk1.sng    75  1904.103 116306.884 118210.987 
      ctr                     42  1677.726 100610.319 102288.045 
    genblk1[2].genblk1.sng    75  1904.103 115441.760 117345.863 
      ctr                     42  1677.726  99687.092 101364.818 

