Microchip MPLAB XC8 Compiler V2.32

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.32\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\LAB3_Master_I2C.X.production.sym \
  --cmf=dist/default/production\LAB3_Master_I2C.X.production.cmf -z \
  -Q16F887 -oC:\Users\FERNAN~1\AppData\Local\Temp\xcAsgc0.4 \
  --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/LAB3_Master_I2C.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\FERNAN~1\AppData\Local\Temp\xcAsgc0.o \
  dist/default/production\LAB3_Master_I2C.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\FERNAN~1\AppData\Local\Temp\xcAsgc0.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\LAB3_Master_I2C.X.production.o
                cinit                                11       11       21        8       0
                intentry                              4        4        A        8       0
                config                             2007     2007        2        0       4
                text11                              466      466       15        8       0
                text10                              205      205      15E        8       0
                text9                               363      363       69        8       0
                text8                               44F      44F       17        8       0
                text7                               40A      40A       27        8       0
                text6                               431      431       1E        8       0
                text5                               3CC      3CC       3E        8       0
                text4                               47B      47B        C        8       0
                text3                               490      490        7        8       0
                text2                               487      487        9        8       0
                text1                               497      497        6        8       0
                maintext                             32       32      1D3        8       0
                cstackBANK0                          20       20       19       20       1
                cstackCOMMON                         70       70        B       70       1
                dataBANK0                            47       47        2       20       1
                bssBANK0                             39       39        E       20       1
                bssCOMMON                            7B       7B        3       70       1
                idataBANK0                          49D      49D        2        8       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11       21         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text11                              466      466       15         0
                text10                              205      205      15E         0
                text9                               363      363       69         0
                text8                               44F      44F       17         0
                text7                               40A      40A       27         0
                text6                               431      431       1E         0
                text5                               3CC      3CC       3E         0
                text4                               47B      47B        C         0
                text3                               490      490        7         0
                text2                               487      487        9         0
                text1                               497      497        6         0
                maintext                             32       32      1D3         0
                idataBANK0                          49D      49D        2         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        B         1
                bssCOMMON                            7B       7B        3         1

        CLASS   BANK0          
                cstackBANK0                          20       20       19         1
                dataBANK0                            47       47        2         1
                bssBANK0                             39       39        E         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  00049B  00049F         8       0  CODE        2
                cstackBANK0                    000020  000029  000049        20       1  BANK0       1
                cstackCOMMON                   000070  00000E  00007E        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0049-006F             27           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         049F-1FFF            800
        CONST            0003-0003              1           2
                         049F-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         049F-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0049-006F             27           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         049F-1FFF           1B61
        STRING           0003-0003              1           2
                         049F-1FFF            100

                                  Symbol Table

?___awdiv                cstackBANK0  0026
?___wmul                 cstackBANK0  0020
_ADCON0bits              (abs)        001F
_ADCON1bits              (abs)        009F
_ANSEL                   (abs)        0188
_ANSELH                  (abs)        0189
_BAUDCTLbits             (abs)        0187
_FZERO                   bssBANK0     0039
_HUGO                    bssCOMMON    007B
_INTCONbits              (abs)        000B
_J0                      dataBANK0    0047
_J_1                     bssBANK0     0046
_J_2_dontpayenough       bssBANK0     0045
_OPTION_REGbits          (abs)        0081
_OSCCONbits              (abs)        008F
_PIR1bits                (abs)        000C
_PORTA                   (abs)        0005
_PORTAbits               (abs)        0005
_PORTB                   (abs)        0006
_PORTC                   (abs)        0007
_PORTD                   (abs)        0008
_PORTDbits               (abs)        0008
_PORTE                   (abs)        0009
_RCREG                   (abs)        001A
_RCSTAbits               (abs)        0018
_RE0                     (abs)        0048
_RE1                     (abs)        0049
_SPBRG                   (abs)        0099
_SPBRGH                  (abs)        009A
_SSPBUF                  (abs)        0013
_SSPCON                  (abs)        0014
_SSPSTAT                 (abs)        0094
_SSPSTATbits             (abs)        0094
_TMR0                    (abs)        0001
_TRISA                   (abs)        0085
_TRISA0                  (abs)        0428
_TRISB                   (abs)        0086
_TRISC                   (abs)        0087
_TRISC3                  (abs)        043B
_TRISC5                  (abs)        043D
_TRISD                   (abs)        0088
_TRISE                   (abs)        0089
_TXIE                    (abs)        0464
_TXIF                    (abs)        0064
_TXREG                   (abs)        0019
_TXSTAbits               (abs)        0098
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssBANK0              bssBANK0     0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        0032
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__HdataBANK0             dataBANK0    0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0011
__Hfunctab               functab      0000
__HidataBANK0            idataBANK0   0000
__Hinit                  init         000E
__Hintentry              intentry     000E
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0003
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        049F
__Hspace_1               (abs)        007E
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssBANK0              bssBANK0     0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        0011
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__LdataBANK0             dataBANK0    0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000E
__Lfunctab               functab      0000
__LidataBANK0            idataBANK0   0000
__Linit                  init         000E
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        049F
__S1                     (abs)        007E
__S2                     (abs)        0000
__S3                     (abs)        0000
___awdiv                 text9        0363
___awdiv@counter         cstackBANK0  002B
___awdiv@dividend        cstackBANK0  0028
___awdiv@divisor         cstackBANK0  0026
___awdiv@quotient        cstackBANK0  002D
___awdiv@sign            cstackBANK0  002C
___bmul                  text8        044F
___bmul@multiplicand     cstackBANK0  0020
___bmul@multiplier       cstackBANK0  0023
___bmul@product          cstackBANK0  0022
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
___wmul                  text7        040A
___wmul@multiplicand     cstackBANK0  0022
___wmul@multiplier       cstackBANK0  0020
___wmul@product          cstackBANK0  0024
__end_of___awdiv         text9        03CC
__end_of___bmul          text8        0466
__end_of___wmul          text7        0431
__end_of__initialization cinit        002E
__end_of_initCONFIG      text5        040A
__end_of_initTMR0        text4        0487
__end_of_isr             text10       0363
__end_of_main            maintext     0205
__end_of_spiInit         text6        044F
__end_of_spiRead         text2        0490
__end_of_spiReceiveWait  text3        0497
__end_of_spiWrite        text1        049D
__end_ofi1___bmul        text11       047B
__initialization         cinit        0011
__pbssBANK0              bssBANK0     0039
__pbssCOMMON             bssCOMMON    007B
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0070
__pdataBANK0             dataBANK0    0047
__pidataBANK0            idataBANK0   049D
__pintentry              intentry     0004
__pmaintext              maintext     0032
__ptext1                 text1        0497
__ptext10                text10       0205
__ptext11                text11       0466
__ptext2                 text2        0487
__ptext3                 text3        0490
__ptext4                 text4        047B
__ptext5                 text5        03CC
__ptext6                 text6        0431
__ptext7                 text7        040A
__ptext8                 text8        044F
__ptext9                 text9        0363
__size_of___awdiv        (abs)        0000
__size_of___bmul         (abs)        0000
__size_of___wmul         (abs)        0000
__size_of_initCONFIG     (abs)        0000
__size_of_initTMR0       (abs)        0000
__size_of_isr            (abs)        0000
__size_of_main           (abs)        0000
__size_of_spiInit        (abs)        0000
__size_of_spiRead        (abs)        0000
__size_of_spiReceiveWait (abs)        0000
__size_of_spiWrite       (abs)        0000
__size_ofi1___bmul       (abs)        0000
_c                       bssBANK0     0042
_counter                 bssBANK0     0043
_decathlon               bssBANK0     0044
_dozen                   bssBANK0     003B
_dozen_1                 bssBANK0     003A
_initCONFIG              text5        03CC
_initTMR0                text4        047B
_isr                     text10       0205
_k0                      bssBANK0     003D
_k1                      bssBANK0     003C
_main                    maintext     0032
_main$1341               cstackBANK0  0037
_spiInit                 text6        0431
_spiRead                 text2        0487
_spiReceiveWait          text3        0490
_spiWrite                text1        0497
_temp_read               bssCOMMON    007C
_unidad                  bssCOMMON    007D
_unit                    bssBANK0     003F
_unit_1_change           bssBANK0     003E
_var                     dataBANK0    0048
_var0                    bssBANK0     0040
_var1                    bssBANK0     0041
btemp                    (abs)        007E
end_of_initialization    cinit        002E
i1___bmul                text11       0466
i1___bmul@multiplicand   cstackCOMMON 0070
i1___bmul@multiplier     cstackCOMMON 0073
i1___bmul@product        cstackCOMMON 0072
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
spiInit@sClockIdle       cstackBANK0  0021
spiInit@sDataSample      cstackBANK0  0020
spiInit@sTransmitEdge    cstackBANK0  0022
spiInit@sType            cstackBANK0  0023
spiWrite@dat             cstackBANK0  0020
start                    init         000E
start_initialization     cinit        0011
wtemp0                   (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\Umul8.c
		___bmul        		CODE           	044F	0000	23

C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\Umul8.c estimated size: 23

shared
		__initialization		CODE           	0011	0000	29
		i1___bmul      		CODE           	0466	0000	21

shared estimated size: 50

SPI.c
		_spiWrite      		CODE           	0497	0000	6
		_spiInit       		CODE           	0431	0000	30
		_spiReceiveWait		CODE           	0490	0000	7
		_spiRead       		CODE           	0487	0000	9

SPI.c estimated size: 52

C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\awdiv.c
		___awdiv       		CODE           	0363	0000	105

C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\awdiv.c estimated size: 105

C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\Umul16.c
		___wmul        		CODE           	040A	0000	39

C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\Umul16.c estimated size: 39

main.c
		_main          		CODE           	0032	0000	467
		_initTMR0      		CODE           	047B	0000	12
		_initCONFIG    		CODE           	03CC	0000	62
		_isr           		CODE           	0205	0000	350

main.c estimated size: 891

