Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Oct 19 22:06:50 2020
| Host         : LAPTOP-D5AB6S6M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_control_sets_placed.rpt
| Design       : uart
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              21 |            7 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+--------------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------+---------------+--------------------------+------------------+----------------+
|  clk_sys_IBUF_BUFG |               |                          |                1 |              1 |
|  clk_sys_IBUF_BUFG | Baudrate/E[0] | Rec_data/data[7]_i_1_n_0 |                2 |              8 |
|  clk_sys_IBUF_BUFG |               | Rec_data/data[7]_i_1_n_0 |                3 |              9 |
|  clk_sys_IBUF_BUFG |               | Baudrate/AR[0]           |                7 |             21 |
+--------------------+---------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


