<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_C32E5431-7196-4E92-AF42-C362B7C09870"><title>SVID 2-Load (Device Down) Topology</title><body><section id="SECTION_9F0A3D25-4985-4014-893F-93F518D5F9AB"><fig id="FIG_svid_2-load_topology_device_down_diagram_1"><title>SVID 2-Load Topology (Device Down) Diagram</title><image href="FIG_svid 2-load topology (device down) diagram_1.png" scalefit="yes" id="IMG_svid_2-load_topology_device_down_diagram_1_png" /></fig><table id="TABLE_9F0A3D25-4985-4014-893F-93F518D5F9AB_1"><title>SVID 2-Load (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>VIDSOUT platform resistors</p></entry><entry><p>Rpu1 = 160 Ω, Rpu2 = 160 Ω, R1 = 10 Ω, R2 = 10 Ω.</p></entry></row><row><entry><p>VIDSCK platform resistors</p></entry><entry><p>Rpu1 = Empty, Rpu2 = 82 Ω, R1 = 0 Ω/ Short PAD, R2 = 50 Ω.</p></entry></row><row><entry><p>VIDSALERT# platform resistors</p></entry><entry><p>Rpu1 = 100 Ω, Rpu2 = Empty, R1 = 220 Ω, R2 = 0 Ω/ Short PAD.</p></entry></row><row><entry><p>Platform resistor tolerance</p></entry><entry><p>± 5%</p></entry></row><row><entry><p>Resistor Placement Recommendation (Rpu1, R1, Rpu2, R2)</p></entry><entry><p>The Rpu1 &amp; R1 resistor should be place close to CPU and Rpu2 &amp; R2 resistor should be place close to IMVP. </p></entry></row><row><entry><p>Clarification when Rpu1/ Rpu2/ R1/ R2 = Empty/ 0 Ω/ Short Pad</p></entry><entry><p>[1] Rpu1 or Rpu2 = Empty; The specific side of the trace related to Rpu1 = Empty or Rpu2 = Empty does not need a pull-up resistor to the 1.25V power rail (VCCPRIM_IO_OUT_SVID).</p><p>[2] R1 or R2 = 0 Ω/ Short Pad; The signal does not need a series resistor for the specific part on the trace which is being represented by R1 or R2. </p><p>Be aware, the trace still needs to remain connected end to end.</p><p>* It is strongly recommended to refer for the implementation on RVP.</p></entry></row><row><entry><p>Gen5 VRTT tool validation </p></entry><entry><p>Stuff VIDSOUT R1 with 0 Ω if VIDSOUT signal swing fails VIL with Gen5 VRTT tool. </p></entry></row><row><entry><p>Maximum trace DC resistance </p></entry><entry><p>12 Ω</p></entry></row><row><entry><p>Signal PTH/ via transition</p></entry><entry><p>Suggest having a GND stitching vias for each signal transition. The GND stitching vias to the signal vias need to be within 5.08 mm from one another.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Essential guidelines for routing near switching voltage regulator circuit</p></entry><entry><p>It is strongly recommended to meet routing near switching voltage regulator guidelines for SVID signals. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825)</p></entry></row><row><entry><p>Route ordering</p></entry><entry><p>When routing at minimum spacing route Alert between Data and Clock.</p></entry></row><row><entry><p>Length matching between VIDSOUT and VIDSCK</p></entry><entry><p>± 2.54 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>VIDSOUT, VIDSCK, VIDALERT#.</p></entry></row></tbody></tgroup></table><table id="TABLE_9F0A3D25-4985-4014-893F-93F518D5F9AB_2"><title>Max Number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>Rx</p></entry><entry><p>6</p></entry></row><row><entry><p>Tx</p></entry><entry><p>6</p></entry></row></tbody></tgroup></table></section><section id="SECTION_BFF9D79A-30C5-463E-93CF-D6B5C3C6FEBA"><title>Segment Lengths</title><table id="TABLE_BFF9D79A-30C5-463E-93CF-D6B5C3C6FEBA_1"><title>SVID 2-Load (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, SL</p></entry><entry><p>24</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, SL</p></entry><entry><p>52</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, SL</p></entry><entry><p>114.8</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS, SL</p></entry><entry><p>102</p></entry><entry><p /></entry></row><row><entry><p>M4</p></entry><entry><p>MS, SL</p></entry><entry><p>3</p></entry><entry><p /></entry></row><row><entry><p>M5</p></entry><entry><p>MS, SL</p></entry><entry><p>3</p></entry><entry><p /></entry></row><row><entry><p>M6</p></entry><entry><p>MS, SL</p></entry><entry><p>3</p></entry><entry><p /></entry></row><row><entry><p>M7</p></entry><entry><p>MS, SL</p></entry><entry><p>3</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 298.8</p><p>Max Length Total Note: Max length between CPU to the furthest end device = 298.8 mm;​ 3) Total topology length = 304.8 mm.</p></section></body></topic>