digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002228" [label="(Call,op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8))"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1002238" [label="(Call,op->operands[1].regs[0] - 8)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002223" [label="(Call,data[l++] = op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8))"];
"1002224" [label="(Call,data[l++])"];
"1002189" [label="(Call,op->operands[1].regs[0] >= X86R_R8 &&\n\t\t\t    op->operands[0].reg < 4)"];
"1003216" [label="(MethodReturn,static int)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002200" [label="(Identifier,X86R_R8)"];
"1002248" [label="(Literal,8)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002177" [label="(Literal,64)"];
"1002239" [label="(Call,op->operands[1].regs[0])"];
"1002032" [label="(Call,op->operands[0].reg)"];
"1002228" [label="(Call,op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8))"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002045" [label="(Identifier,op)"];
"1002243" [label="(Identifier,op)"];
"1002562" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002173" [label="(Call,a->bits == 64)"];
"1002039" [label="(Identifier,X86R_EAX)"];
"1002230" [label="(Call,op->operands[0].reg)"];
"1003044" [label="(Call,op->operands[0].reg << 3)"];
"1002191" [label="(Call,op->operands[1].regs[0])"];
"1002354" [label="(Call,a->bits == 64)"];
"1002586" [label="(Call,op->operands[0].reg << 3)"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1002209" [label="(Literal,4)"];
"1002202" [label="(Call,op->operands[0].reg)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002205" [label="(Identifier,op)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002210" [label="(Block,)"];
"1002921" [label="(Call,op->operands[0].reg << 3)"];
"1002647" [label="(Call,op->operands[0].reg << 3)"];
"1002174" [label="(Call,a->bits)"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002182" [label="(Identifier,op)"];
"1002237" [label="(Literal,3)"];
"1002792" [label="(Call,op->operands[0].reg << 3)"];
"1002250" [label="(Identifier,l)"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1002223" [label="(Call,data[l++] = op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8))"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002238" [label="(Call,op->operands[1].regs[0] - 8)"];
"1002311" [label="(Call,op->operands[0].reg << 3)"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1002228" -> "1002223"  [label="AST: "];
"1002228" -> "1002238"  [label="CFG: "];
"1002229" -> "1002228"  [label="AST: "];
"1002238" -> "1002228"  [label="AST: "];
"1002223" -> "1002228"  [label="CFG: "];
"1002228" -> "1003216"  [label="DDG: op->operands[0].reg << 3"];
"1002228" -> "1003216"  [label="DDG: op->operands[1].regs[0] - 8"];
"1002228" -> "1002223"  [label="DDG: op->operands[0].reg << 3"];
"1002228" -> "1002223"  [label="DDG: op->operands[1].regs[0] - 8"];
"1002229" -> "1002228"  [label="DDG: op->operands[0].reg"];
"1002229" -> "1002228"  [label="DDG: 3"];
"1002238" -> "1002228"  [label="DDG: op->operands[1].regs[0]"];
"1002238" -> "1002228"  [label="DDG: 8"];
"1002229" -> "1002237"  [label="CFG: "];
"1002230" -> "1002229"  [label="AST: "];
"1002237" -> "1002229"  [label="AST: "];
"1002243" -> "1002229"  [label="CFG: "];
"1002229" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002229"  [label="DDG: op->operands[0].reg"];
"1002201" -> "1002229"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="AST: "];
"1002031" -> "1002039"  [label="CFG: "];
"1002032" -> "1002031"  [label="AST: "];
"1002039" -> "1002031"  [label="AST: "];
"1002045" -> "1002031"  [label="CFG: "];
"1002030" -> "1002031"  [label="CFG: "];
"1002031" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003216"  [label="DDG: X86R_EAX"];
"1002031" -> "1002030"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="DDG: X86R_EAX"];
"1002031" -> "1002201"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002311"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002562"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002586"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002647"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002792"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002921"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003044"  [label="DDG: op->operands[0].reg"];
"1002201" -> "1002189"  [label="AST: "];
"1002201" -> "1002209"  [label="CFG: "];
"1002202" -> "1002201"  [label="AST: "];
"1002209" -> "1002201"  [label="AST: "];
"1002189" -> "1002201"  [label="CFG: "];
"1002201" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002201" -> "1002189"  [label="DDG: op->operands[0].reg"];
"1002201" -> "1002189"  [label="DDG: 4"];
"1002238" -> "1002248"  [label="CFG: "];
"1002239" -> "1002238"  [label="AST: "];
"1002248" -> "1002238"  [label="AST: "];
"1002238" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002190" -> "1002238"  [label="DDG: op->operands[1].regs[0]"];
"1002190" -> "1002189"  [label="AST: "];
"1002190" -> "1002200"  [label="CFG: "];
"1002191" -> "1002190"  [label="AST: "];
"1002200" -> "1002190"  [label="AST: "];
"1002205" -> "1002190"  [label="CFG: "];
"1002189" -> "1002190"  [label="CFG: "];
"1002190" -> "1003216"  [label="DDG: X86R_R8"];
"1002190" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002190" -> "1002189"  [label="DDG: op->operands[1].regs[0]"];
"1002190" -> "1002189"  [label="DDG: X86R_R8"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003216"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003216"  [label="DDG: a->bits"];
"1002173" -> "1002354"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: X86R_UNDEFINED"];
"1002223" -> "1002210"  [label="AST: "];
"1002224" -> "1002223"  [label="AST: "];
"1002250" -> "1002223"  [label="CFG: "];
"1002223" -> "1003216"  [label="DDG: data[l++]"];
"1002223" -> "1003216"  [label="DDG: op->operands[0].reg << 3 | (op->operands[1].regs[0] - 8)"];
"1000104" -> "1002223"  [label="DDG: data"];
}
