#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb21fc03ff0 .scope module, "andgate_tb" "andgate_tb" 2 2;
 .timescale 0 0;
v0x7fb21fc144b0_0 .var "a", 0 0;
v0x7fb21fc14550_0 .var "b", 0 0;
v0x7fb21fc14600_0 .net "c", 0 0, L_0x7fb21fc146d0;  1 drivers
S_0x7fb21fc04150 .scope module, "m1" "andgate" 2 5, 3 1 0, S_0x7fb21fc03ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fb21fc146d0 .functor AND 1, v0x7fb21fc144b0_0, v0x7fb21fc14550_0, C4<1>, C4<1>;
v0x7fb21fc04300_0 .net "a", 0 0, v0x7fb21fc144b0_0;  1 drivers
v0x7fb21fc14310_0 .net "b", 0 0, v0x7fb21fc14550_0;  1 drivers
v0x7fb21fc143b0_0 .net "c", 0 0, L_0x7fb21fc146d0;  alias, 1 drivers
    .scope S_0x7fb21fc03ff0;
T_0 ;
    %vpi_call 2 7 "$monitor", "a=%b b=%b c=%b", v0x7fb21fc144b0_0, v0x7fb21fc14550_0, v0x7fb21fc14600_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb21fc144b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb21fc14550_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb21fc144b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb21fc14550_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "andgate_tb.v";
    "./andgate.v";
