// ddr_board_reset_bridge_1.v

// Generated using ACDS version 19.2 57

`timescale 1 ps / 1 ps
module ddr_board_reset_bridge_1 (
		input  wire  clk,       //       clk.clk
		input  wire  in_reset,  //  in_reset.reset
		output wire  out_reset  // out_reset.reset
	);

	assign out_reset = in_reset;

endmodule
