=====
SETUP
1.682
16.280
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_4_s
14.233
14.788
u_ppi/u_ppi_0/ff_port_c_4_s0
16.280
=====
SETUP
1.682
16.280
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_4_s
14.233
14.788
u_ppi/u_ppi_0/ff_port_a_4_s0
16.280
=====
SETUP
1.723
16.239
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_2_s
14.233
14.788
w_sdram_d_2_s0
15.669
16.239
u_sdram/ff_wdata_2_s0
16.239
=====
SETUP
1.735
16.227
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_2_s
14.233
14.788
u_ppi/u_ppi_0/ff_port_a_2_s0
16.227
=====
SETUP
1.798
16.164
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_2_s
14.233
14.788
u_ppi/u_ppi_0/ff_port_c_2_s0
16.164
=====
SETUP
2.006
15.957
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_4_s
14.233
14.788
w_sdram_d_4_s0
15.495
15.957
u_sdram/ff_wdata_4_s0
15.957
=====
SETUP
2.333
15.629
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_7_s
14.017
14.534
w_sdram_d_7_s0
15.080
15.629
u_sdram/ff_wdata_7_s0
15.629
=====
SETUP
2.362
15.600
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_7_s
14.017
14.534
u_ppi/u_ppi_0/ff_port_c_7_s0
15.600
=====
SETUP
2.423
15.540
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_7_s
14.017
14.534
u_ppi/u_ppi_0/ff_port_a_7_s0
15.540
=====
SETUP
2.444
15.519
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_5_s
13.568
14.021
w_sdram_d_5_s0
14.949
15.519
u_sdram/ff_wdata_5_s0
15.519
=====
SETUP
2.629
15.333
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_0_s
13.504
13.875
w_sdram_d_0_s0
14.784
15.333
u_sdram/ff_wdata_0_s0
15.333
=====
SETUP
2.669
15.293
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_3_s
13.562
14.079
u_ppi/u_ppi_0/ff_port_c_3_s0
15.293
=====
SETUP
2.669
15.293
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_3_s
13.562
14.079
u_ppi/u_ppi_0/ff_port_a_3_s0
15.293
=====
SETUP
2.705
15.257
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_3_s
13.562
14.079
w_sdram_d_3_s0
14.886
15.257
u_sdram/ff_wdata_3_s0
15.257
=====
SETUP
2.779
15.184
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_6_s
13.504
13.875
w_sdram_d_6_s0
14.614
15.184
u_sdram/ff_wdata_6_s0
15.184
=====
SETUP
2.781
15.181
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_6_s
13.504
13.875
u_ppi/u_ppi_0/ff_port_a_6_s0
15.181
=====
SETUP
2.822
15.140
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_1_s
13.568
13.939
w_sdram_d_1_s0
14.678
15.140
u_sdram/ff_wdata_1_s0
15.140
=====
SETUP
2.842
15.121
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_5_s
13.568
14.021
u_ppi/u_ppi_0/ff_port_c_5_s0
15.121
=====
SETUP
2.870
15.092
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_5_s
13.568
14.021
u_ppi/u_ppi_0/ff_port_a_5_s0
15.092
=====
SETUP
1.710
16.274
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_4_s
14.233
14.788
u_z80/ff_di_reg_4_s0
16.274
=====
SETUP
1.762
16.223
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_4_s
14.233
14.788
u_z80/ff_dinst_4_s0
16.223
=====
SETUP
1.820
16.164
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_2_s
14.233
14.788
u_z80/ff_dinst_2_s0
16.164
=====
SETUP
1.868
16.117
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_2_s
14.233
14.788
u_z80/ff_di_reg_2_s0
16.117
=====
SETUP
1.936
16.048
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_7_s
14.017
14.534
u_z80/ff_dinst_7_s0
16.048
=====
SETUP
2.118
15.866
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_2_s7
7.539
7.992
u_z80/n279_s26
9.189
9.642
u_z80/n279_s18
10.457
10.828
u_z80/n279_s13
11.467
12.016
u_z80/n279_s7
12.018
12.567
u_z80/n279_s4
12.568
13.021
u_z80/d_Z_7_s
14.017
14.534
u_z80/ff_di_reg_7_s0
15.866
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_5_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_5_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_4_s
6.077
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_3_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_3_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.228
5.961
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_9_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.961
=====
HOLD
0.241
6.104
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.104
=====
HOLD
0.241
6.104
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.104
=====
HOLD
0.241
6.104
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.104
=====
HOLD
0.318
5.943
5.626
u_ssg/ff_wr_n_s0
5.615
5.817
u_ssg/ff_wdata_1_s0
5.943
=====
HOLD
0.318
5.943
5.626
u_ssg/ff_wr_n_s0
5.615
5.817
u_ssg/ff_wdata_4_s0
5.943
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_2_s0
5.945
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_3_s0
5.945
