#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001b8fab8b200 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v000001b8fabe8c80_0 .var "CLK", 0 0;
v000001b8fabe9ae0_0 .var "INSTRUCTION", 31 0;
v000001b8fabe8780_0 .net "PC", 31 0, v000001b8fabe4f10_0;  1 drivers
v000001b8fabe9040_0 .var "RESET", 0 0;
v000001b8fabe97c0 .array "instr_mem", 0 1023, 7 0;
E_000001b8fab80c10 .event anyedge, v000001b8fabcb450_0;
S_000001b8fab4ca90 .scope module, "mycpu" "cpu" 2 53, 3 21 0, S_000001b8fab8b200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_000001b8fab7eef0 .functor OR 1, v000001b8fabca190_0, v000001b8fabc9dd0_0, C4<0>, C4<0>;
v000001b8fabe4bf0_0 .net "ALUOP", 2 0, v000001b8fabcaaf0_0;  1 drivers
v000001b8fabe4290_0 .net "ALURESULT", 7 0, v000001b8fab87100_0;  1 drivers
v000001b8fabe4650_0 .net "BRANCH", 1 0, v000001b8fabc98d0_0;  1 drivers
v000001b8fabe3110_0 .net "CLK", 0 0, v000001b8fabe8c80_0;  1 drivers
v000001b8fabe3570_0 .net "COMPOUT", 7 0, L_000001b8fabe9860;  1 drivers
v000001b8fabe4c90_0 .net "IMMEDIATE", 7 0, L_000001b8fabe9540;  1 drivers
v000001b8fabe31b0_0 .net "INSTRUCTION", 31 0, v000001b8fabe9ae0_0;  1 drivers
v000001b8fabe46f0_0 .net "JUMP", 0 0, v000001b8fabca190_0;  1 drivers
v000001b8fabe37f0_0 .net "MUXOUT1", 7 0, v000001b8fabc9b50_0;  1 drivers
v000001b8fabe4330_0 .net "MUXOUT2", 7 0, v000001b8fabca690_0;  1 drivers
v000001b8fabe3bb0_0 .net "MUXSELECT1", 0 0, v000001b8fabca050_0;  1 drivers
v000001b8fabe3c50_0 .net "MUXSELECT2", 0 0, v000001b8fabcae10_0;  1 drivers
v000001b8fabe4790_0 .net "OPCODE", 7 0, L_000001b8fabe9900;  1 drivers
v000001b8fabe3ed0_0 .net "PC", 31 0, v000001b8fabe4f10_0;  alias, 1 drivers
v000001b8fabe3250_0 .net "PCSELECT", 0 0, L_000001b8fab7eef0;  1 drivers
v000001b8fabe32f0_0 .net "PC_4", 31 0, L_000001b8fabe83c0;  1 drivers
v000001b8fabe3f70_0 .net "PC_NEXT", 31 0, v000001b8fabcb270_0;  1 drivers
v000001b8fabe3390_0 .net "PC_TARGET", 31 0, L_000001b8fabe9c20;  1 drivers
v000001b8fabe94a0_0 .net "REGOUT1", 7 0, L_000001b8fab7e630;  1 drivers
v000001b8fabe9a40_0 .net "REGOUT2", 7 0, L_000001b8fab7ea20;  1 drivers
v000001b8fabe95e0_0 .net "RESET", 0 0, v000001b8fabe9040_0;  1 drivers
v000001b8fabe9680_0 .net "SHIFT", 0 0, v000001b8fabcb130_0;  1 drivers
v000001b8fabe9f40_0 .net "WIRE1", 0 0, v000001b8fabc9dd0_0;  1 drivers
v000001b8fabe9720_0 .net "WRITEENABLE", 0 0, v000001b8fabcaeb0_0;  1 drivers
v000001b8fabe8960_0 .net "ZERO", 0 0, L_000001b8fabe8b40;  1 drivers
L_000001b8fabe9540 .part v000001b8fabe9ae0_0, 0, 8;
L_000001b8fabe9900 .part v000001b8fabe9ae0_0, 24, 8;
L_000001b8fabe8f00 .part v000001b8fabe9ae0_0, 16, 3;
L_000001b8fabe8640 .part v000001b8fabe9ae0_0, 8, 3;
L_000001b8fabe8dc0 .part v000001b8fabe9ae0_0, 0, 3;
L_000001b8fabe8aa0 .part v000001b8fabe9ae0_0, 16, 8;
S_000001b8fab4cc20 .scope module, "Alu" "alu" 3 55, 4 34 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /INPUT 1 "SHIFT";
v000001b8fabc9a10_0 .net "DATA1", 7 0, L_000001b8fab7e630;  alias, 1 drivers
v000001b8fabcad70_0 .net "DATA2", 7 0, v000001b8fabca690_0;  alias, 1 drivers
v000001b8fabc9830_0 .net "RESULT", 7 0, v000001b8fab87100_0;  alias, 1 drivers
v000001b8fabca870_0 .net "SELECT", 0 2, v000001b8fabcaaf0_0;  alias, 1 drivers
v000001b8fabca5f0_0 .net "SHIFT", 0 0, v000001b8fabcb130_0;  alias, 1 drivers
v000001b8fabc9c90_0 .net "ZERO", 0 0, L_000001b8fabe8b40;  alias, 1 drivers
v000001b8fabca2d0_0 .net "add_result", 7 0, L_000001b8fabe99a0;  1 drivers
v000001b8fabca410_0 .net "and_result", 7 0, L_000001b8fab7efd0;  1 drivers
v000001b8fabcb310_0 .net "forward_result", 7 0, L_000001b8fab7ee10;  1 drivers
v000001b8fabca370_0 .net "mult_result", 7 0, L_000001b8fabe9cc0;  1 drivers
v000001b8fabc9d30_0 .net "or_result", 7 0, L_000001b8fab7ee80;  1 drivers
v000001b8fabca910_0 .net "ror_result", 7 0, v000001b8fab87920_0;  1 drivers
v000001b8fabc9fb0_0 .net "sl_result", 7 0, v000001b8fab87060_0;  1 drivers
v000001b8fabca9b0_0 .net "sra_result", 7 0, v000001b8fab88640_0;  1 drivers
S_000001b8fab2ec70 .scope module, "alu_add" "ALU_ADD" 4 59, 4 113 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b8fab86fc0_0 .net "DATA1", 7 0, L_000001b8fab7e630;  alias, 1 drivers
v000001b8fab88000_0 .net "DATA2", 7 0, v000001b8fabca690_0;  alias, 1 drivers
v000001b8fab86ca0_0 .net "RESULT", 7 0, L_000001b8fabe99a0;  alias, 1 drivers
L_000001b8fabe99a0 .delay 8 (2,2,2) L_000001b8fabe99a0/d;
L_000001b8fabe99a0/d .arith/sum 8, L_000001b8fab7e630, v000001b8fabca690_0;
S_000001b8fab2ee00 .scope module, "alu_and" "ALU_AND" 4 60, 4 148 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001b8fab7efd0/d .functor AND 8, L_000001b8fab7e630, v000001b8fabca690_0, C4<11111111>, C4<11111111>;
L_000001b8fab7efd0 .delay 8 (1,1,1) L_000001b8fab7efd0/d;
v000001b8fab874c0_0 .net "DATA1", 7 0, L_000001b8fab7e630;  alias, 1 drivers
v000001b8fab87560_0 .net "DATA2", 7 0, v000001b8fabca690_0;  alias, 1 drivers
v000001b8fab872e0_0 .net "RESULT", 7 0, L_000001b8fab7efd0;  alias, 1 drivers
S_000001b8fab39780 .scope module, "alu_forward" "ALU_FORWARD" 4 58, 4 96 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001b8fab7ee10/d .functor BUFZ 8, v000001b8fabca690_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b8fab7ee10 .delay 8 (1,1,1) L_000001b8fab7ee10/d;
v000001b8fab87a60_0 .net "DATA2", 7 0, v000001b8fabca690_0;  alias, 1 drivers
v000001b8fab87b00_0 .net "RESULT", 7 0, L_000001b8fab7ee10;  alias, 1 drivers
S_000001b8fab39910 .scope module, "alu_mult" "ALU_MULT" 4 62, 4 130 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b8fab87880_0 .net "DATA1", 7 0, L_000001b8fab7e630;  alias, 1 drivers
v000001b8fab880a0_0 .net "DATA2", 7 0, v000001b8fabca690_0;  alias, 1 drivers
v000001b8fab87ec0_0 .net "RESULT", 7 0, L_000001b8fabe9cc0;  alias, 1 drivers
L_000001b8fabe9cc0 .delay 8 (2,2,2) L_000001b8fabe9cc0/d;
L_000001b8fabe9cc0/d .arith/mult 8, L_000001b8fab7e630, v000001b8fabca690_0;
S_000001b8fab33d30 .scope module, "alu_or" "ALU_OR" 4 61, 4 166 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001b8fab7ee80/d .functor OR 8, L_000001b8fab7e630, v000001b8fabca690_0, C4<00000000>, C4<00000000>;
L_000001b8fab7ee80 .delay 8 (1,1,1) L_000001b8fab7ee80/d;
v000001b8fab86d40_0 .net "DATA1", 7 0, L_000001b8fab7e630;  alias, 1 drivers
v000001b8fab87380_0 .net "DATA2", 7 0, v000001b8fabca690_0;  alias, 1 drivers
v000001b8fab879c0_0 .net "RESULT", 7 0, L_000001b8fab7ee80;  alias, 1 drivers
S_000001b8fab33ec0 .scope module, "alu_ror" "ALU_ROR" 4 65, 4 244 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b8fab881e0_0 .net "DATA1", 7 0, L_000001b8fab7e630;  alias, 1 drivers
v000001b8fab87ba0_0 .net "DATA2", 7 0, v000001b8fabca690_0;  alias, 1 drivers
v000001b8fab87920_0 .var "RESULT", 7 0;
E_000001b8fab81dd0 .event anyedge, v000001b8fab88000_0, v000001b8fab86fc0_0;
S_000001b8fab4d7d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 258, 4 258 0, S_000001b8fab33ec0;
 .timescale 0 0;
v000001b8fab871a0_0 .var/i "i", 31 0;
S_000001b8fab4d960 .scope module, "alu_sl" "ALU_SL" 4 64, 4 209 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SHIFT";
    .port_info 3 /OUTPUT 8 "RESULT";
v000001b8fab88280_0 .net "DATA1", 7 0, L_000001b8fab7e630;  alias, 1 drivers
v000001b8fab88320_0 .net "DATA2", 7 0, v000001b8fabca690_0;  alias, 1 drivers
v000001b8fab87060_0 .var "RESULT", 7 0;
v000001b8fab883c0_0 .net "SHIFT", 0 0, v000001b8fabcb130_0;  alias, 1 drivers
E_000001b8fab81910 .event anyedge, v000001b8fab883c0_0, v000001b8fab88000_0, v000001b8fab86fc0_0;
S_000001b8fab3a4c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 226, 4 226 0, S_000001b8fab4d960;
 .timescale 0 0;
v000001b8fab86e80_0 .var/i "i", 31 0;
S_000001b8fab3a650 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 231, 4 231 0, S_000001b8fab4d960;
 .timescale 0 0;
v000001b8fab87c40_0 .var/i "i", 31 0;
S_000001b8fab16fd0 .scope module, "alu_sra" "ALU_SRA" 4 63, 4 183 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b8fab888c0_0 .net "DATA1", 7 0, L_000001b8fab7e630;  alias, 1 drivers
v000001b8fab88500_0 .net "DATA2", 7 0, v000001b8fabca690_0;  alias, 1 drivers
v000001b8fab88640_0 .var "RESULT", 7 0;
S_000001b8fab17160 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 197, 4 197 0, S_000001b8fab16fd0;
 .timescale 0 0;
v000001b8fab86f20_0 .var/i "i", 31 0;
S_000001b8fab29200 .scope module, "mux" "MUX" 4 74, 4 272 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /INPUT 8 "mult_result";
    .port_info 5 /INPUT 8 "sra_result";
    .port_info 6 /INPUT 8 "sl_result";
    .port_info 7 /INPUT 8 "ror_result";
    .port_info 8 /OUTPUT 8 "RESULT";
    .port_info 9 /INPUT 3 "SELECT";
v000001b8fab87100_0 .var "RESULT", 7 0;
v000001b8fab886e0_0 .net "SELECT", 2 0, v000001b8fabcaaf0_0;  alias, 1 drivers
v000001b8fab88780_0 .net "add_result", 7 0, L_000001b8fabe99a0;  alias, 1 drivers
v000001b8fab88820_0 .net "and_result", 7 0, L_000001b8fab7efd0;  alias, 1 drivers
v000001b8fab86a20_0 .net "forward_result", 7 0, L_000001b8fab7ee10;  alias, 1 drivers
v000001b8fab87420_0 .net "mult_result", 7 0, L_000001b8fabe9cc0;  alias, 1 drivers
v000001b8fab87240_0 .net "or_result", 7 0, L_000001b8fab7ee80;  alias, 1 drivers
v000001b8fab7b890_0 .net "ror_result", 7 0, v000001b8fab87920_0;  alias, 1 drivers
v000001b8fab7be30_0 .net "sl_result", 7 0, v000001b8fab87060_0;  alias, 1 drivers
v000001b8fabcac30_0 .net "sra_result", 7 0, v000001b8fab88640_0;  alias, 1 drivers
E_000001b8fab816d0/0 .event anyedge, v000001b8fab886e0_0, v000001b8fab87920_0, v000001b8fab87060_0, v000001b8fab88640_0;
E_000001b8fab816d0/1 .event anyedge, v000001b8fab87ec0_0, v000001b8fab879c0_0, v000001b8fab872e0_0, v000001b8fab86ca0_0;
E_000001b8fab816d0/2 .event anyedge, v000001b8fab87b00_0;
E_000001b8fab816d0 .event/or E_000001b8fab816d0/0, E_000001b8fab816d0/1, E_000001b8fab816d0/2;
S_000001b8fab29390 .scope module, "zero_signal" "ZERO_SIGNAL" 4 68, 4 79 0, S_000001b8fab4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "add_result";
    .port_info 1 /OUTPUT 1 "ZERO";
v000001b8fabcacd0_0 .net "ZERO", 0 0, L_000001b8fabe8b40;  alias, 1 drivers
v000001b8fabcab90_0 .net *"_ivl_0", 31 0, L_000001b8fabe9e00;  1 drivers
L_000001b8fabea2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b8fabc9bf0_0 .net/2u *"_ivl_10", 0 0, L_000001b8fabea2a8;  1 drivers
L_000001b8fabea1d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b8fabc9790_0 .net *"_ivl_3", 23 0, L_000001b8fabea1d0;  1 drivers
L_000001b8fabea218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b8fabca0f0_0 .net/2u *"_ivl_4", 31 0, L_000001b8fabea218;  1 drivers
v000001b8fabc9f10_0 .net *"_ivl_6", 0 0, L_000001b8fabe9ea0;  1 drivers
L_000001b8fabea260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b8fabca550_0 .net/2u *"_ivl_8", 0 0, L_000001b8fabea260;  1 drivers
v000001b8fabcaa50_0 .net "add_result", 7 0, L_000001b8fabe99a0;  alias, 1 drivers
L_000001b8fabe9e00 .concat [ 8 24 0 0], L_000001b8fabe99a0, L_000001b8fabea1d0;
L_000001b8fabe9ea0 .cmp/eq 32, L_000001b8fabe9e00, L_000001b8fabea218;
L_000001b8fabe8b40 .functor MUXZ 1, L_000001b8fabea2a8, L_000001b8fabea260, L_000001b8fabe9ea0, C4<>;
S_000001b8fabcb890 .scope module, "Control_Unit" "control_unit" 3 42, 5 7 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 2 "BRANCH";
    .port_info 6 /OUTPUT 3 "ALUOP";
    .port_info 7 /OUTPUT 1 "SHIFT";
v000001b8fabcaaf0_0 .var "ALUOP", 2 0;
v000001b8fabc98d0_0 .var "BRANCH", 1 0;
v000001b8fabca050_0 .var "COMP_SELECT", 0 0;
v000001b8fabcae10_0 .var "IMMEDIATE_SELECT", 0 0;
v000001b8fabca190_0 .var "JUMP", 0 0;
v000001b8fabc9e70_0 .net "OPCODE", 7 0, L_000001b8fabe9900;  alias, 1 drivers
v000001b8fabcb130_0 .var "SHIFT", 0 0;
v000001b8fabcaeb0_0 .var "WRITEENABLE", 0 0;
E_000001b8fab80c50 .event anyedge, v000001b8fabc9e70_0;
S_000001b8fabcc060 .scope module, "Mux1" "mux_8" 3 50, 6 49 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001b8fabc9970_0 .net "DATA1", 7 0, L_000001b8fab7ea20;  alias, 1 drivers
v000001b8fabcaf50_0 .net "DATA2", 7 0, L_000001b8fabe9860;  alias, 1 drivers
v000001b8fabc9b50_0 .var "OUTPUT", 7 0;
v000001b8fabcaff0_0 .net "SELECT", 0 0, v000001b8fabca050_0;  alias, 1 drivers
E_000001b8fab820d0 .event anyedge, v000001b8fabca050_0, v000001b8fabcaf50_0, v000001b8fabc9970_0;
S_000001b8fabcba20 .scope module, "Mux2" "mux_8" 3 52, 6 49 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001b8fabcb090_0 .net "DATA1", 7 0, v000001b8fabc9b50_0;  alias, 1 drivers
v000001b8fabcb1d0_0 .net "DATA2", 7 0, L_000001b8fabe9540;  alias, 1 drivers
v000001b8fabca690_0 .var "OUTPUT", 7 0;
v000001b8fabcb4f0_0 .net "SELECT", 0 0, v000001b8fabcae10_0;  alias, 1 drivers
E_000001b8fab815d0 .event anyedge, v000001b8fabcae10_0, v000001b8fabcb1d0_0, v000001b8fabc9b50_0;
S_000001b8fabcc1f0 .scope module, "Mux3" "mux_32" 3 64, 6 67 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v000001b8fabca4b0_0 .net "DATA1", 31 0, L_000001b8fabe83c0;  alias, 1 drivers
v000001b8fabca230_0 .net "DATA2", 31 0, L_000001b8fabe9c20;  alias, 1 drivers
v000001b8fabcb270_0 .var "OUTPUT", 31 0;
v000001b8fabca730_0 .net "SELECT", 0 0, L_000001b8fab7eef0;  alias, 1 drivers
E_000001b8fab81890 .event anyedge, v000001b8fabca730_0, v000001b8fabca230_0, v000001b8fabca4b0_0;
S_000001b8fabcbbb0 .scope module, "MuxBranch" "mux_branch" 3 59, 6 22 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 2 "SELECT";
    .port_info 2 /OUTPUT 1 "OUTPUT";
v000001b8fabcb3b0_0 .net "DATA1", 0 0, L_000001b8fabe8b40;  alias, 1 drivers
v000001b8fabc9dd0_0 .var "OUTPUT", 0 0;
v000001b8fabca7d0_0 .net "SELECT", 1 0, v000001b8fabc98d0_0;  alias, 1 drivers
E_000001b8fab821d0 .event anyedge, v000001b8fabc98d0_0, v000001b8fabcacd0_0;
S_000001b8fabcb700 .scope module, "Pc" "pc" 3 41, 7 5 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_TO";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "PC_NEXT";
v000001b8fabc9ab0_0 .net "CLK", 0 0, v000001b8fabe8c80_0;  alias, 1 drivers
v000001b8fabe4f10_0 .var "PC", 31 0;
v000001b8fabe4e70_0 .net "PC_NEXT", 31 0, L_000001b8fabe83c0;  alias, 1 drivers
v000001b8fabe4470_0 .net "PC_TO", 31 0, v000001b8fabcb270_0;  alias, 1 drivers
v000001b8fabe3890_0 .net "RESET", 0 0, v000001b8fabe9040_0;  alias, 1 drivers
E_000001b8fab81510 .event posedge, v000001b8fabc9ab0_0;
S_000001b8fabcbd40 .scope module, "pc_adder" "pc_add" 7 16, 7 33 0, S_000001b8fabcb700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v000001b8fabcb450_0 .net "PC", 31 0, v000001b8fabe4f10_0;  alias, 1 drivers
L_000001b8fabea068 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b8fabcb590_0 .net/2u *"_ivl_0", 31 0, L_000001b8fabea068;  1 drivers
v000001b8fabc96f0_0 .net "adder_out", 31 0, L_000001b8fabe83c0;  alias, 1 drivers
L_000001b8fabe83c0 .delay 32 (1,1,1) L_000001b8fabe83c0/d;
L_000001b8fabe83c0/d .arith/sum 32, v000001b8fabe4f10_0, L_000001b8fabea068;
S_000001b8fabcbed0 .scope module, "Pc_Adder" "pc_adder" 3 47, 6 85 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v000001b8fabe48d0_0 .net/s "DATA1", 31 0, L_000001b8fabe83c0;  alias, 1 drivers
v000001b8fabe3930_0 .net/s "DATA2", 7 0, L_000001b8fabe8aa0;  1 drivers
v000001b8fabe4010_0 .net "RESULT", 31 0, L_000001b8fabe9c20;  alias, 1 drivers
v000001b8fabe3a70_0 .net/s *"_ivl_0", 31 0, L_000001b8fabe8a00;  1 drivers
L_000001b8fabea188 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b8fabe4d30_0 .net/2s *"_ivl_2", 31 0, L_000001b8fabea188;  1 drivers
v000001b8fabe4a10_0 .net/s *"_ivl_5", 31 0, L_000001b8fabe81e0;  1 drivers
L_000001b8fabe8a00 .extend/s 32, L_000001b8fabe8aa0;
L_000001b8fabe81e0 .arith/mult 32, L_000001b8fabe8a00, L_000001b8fabea188;
L_000001b8fabe9c20 .delay 32 (2,2,2) L_000001b8fabe9c20/d;
L_000001b8fabe9c20/d .arith/sum 32, L_000001b8fabe83c0, L_000001b8fabe81e0;
S_000001b8fabcc380 .scope module, "Reg_File" "reg_file" 3 43, 8 23 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001b8fab7e630/d .functor BUFZ 8, L_000001b8fabe9d60, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b8fab7e630 .delay 8 (2,2,2) L_000001b8fab7e630/d;
L_000001b8fab7ea20/d .functor BUFZ 8, L_000001b8fabe9400, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b8fab7ea20 .delay 8 (2,2,2) L_000001b8fab7ea20/d;
v000001b8fabe3430_0 .net "CLK", 0 0, v000001b8fabe8c80_0;  alias, 1 drivers
v000001b8fabe3cf0_0 .net "IN", 7 0, v000001b8fab87100_0;  alias, 1 drivers
v000001b8fabe3070_0 .net "INADDRESS", 2 0, L_000001b8fabe8f00;  1 drivers
v000001b8fabe34d0_0 .net "OUT1", 7 0, L_000001b8fab7e630;  alias, 1 drivers
v000001b8fabe3610_0 .net "OUT1ADDRESS", 2 0, L_000001b8fabe8640;  1 drivers
v000001b8fabe4ab0_0 .net "OUT2", 7 0, L_000001b8fab7ea20;  alias, 1 drivers
v000001b8fabe3d90_0 .net "OUT2ADDRESS", 2 0, L_000001b8fabe8dc0;  1 drivers
v000001b8fabe40b0_0 .net "RESET", 0 0, v000001b8fabe9040_0;  alias, 1 drivers
v000001b8fabe4dd0_0 .net "WRITE", 0 0, v000001b8fabcaeb0_0;  alias, 1 drivers
v000001b8fabe4150_0 .net *"_ivl_0", 7 0, L_000001b8fabe9d60;  1 drivers
v000001b8fabe45b0_0 .net *"_ivl_10", 4 0, L_000001b8fabe8460;  1 drivers
L_000001b8fabea0f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b8fabe36b0_0 .net *"_ivl_13", 1 0, L_000001b8fabea0f8;  1 drivers
v000001b8fabe4510_0 .net *"_ivl_2", 4 0, L_000001b8fabe9b80;  1 drivers
L_000001b8fabea0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b8fabe39d0_0 .net *"_ivl_5", 1 0, L_000001b8fabea0b0;  1 drivers
v000001b8fabe3750_0 .net *"_ivl_8", 7 0, L_000001b8fabe9400;  1 drivers
v000001b8fabe4970 .array "registers", 0 7, 7 0;
L_000001b8fabe9d60 .array/port v000001b8fabe4970, L_000001b8fabe9b80;
L_000001b8fabe9b80 .concat [ 3 2 0 0], L_000001b8fabe8640, L_000001b8fabea0b0;
L_000001b8fabe9400 .array/port v000001b8fabe4970, L_000001b8fabe8460;
L_000001b8fabe8460 .concat [ 3 2 0 0], L_000001b8fabe8dc0, L_000001b8fabea0f8;
S_000001b8fabcc510 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 8 64, 8 64 0, S_000001b8fabcc380;
 .timescale 0 0;
v000001b8fabe43d0_0 .var/i "i", 31 0;
S_000001b8fabe6e30 .scope module, "Two_Com" "two_comp" 3 44, 6 11 0, S_000001b8fab4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_000001b8fab7ef60 .functor NOT 8, L_000001b8fab7ea20, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b8fabe3b10_0 .net "DATA", 7 0, L_000001b8fab7ea20;  alias, 1 drivers
v000001b8fabe41f0_0 .net "OUT", 7 0, L_000001b8fabe9860;  alias, 1 drivers
v000001b8fabe3e30_0 .net *"_ivl_0", 7 0, L_000001b8fab7ef60;  1 drivers
L_000001b8fabea140 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001b8fabe4830_0 .net/2u *"_ivl_2", 7 0, L_000001b8fabea140;  1 drivers
L_000001b8fabe9860 .delay 8 (1,1,1) L_000001b8fabe9860/d;
L_000001b8fabe9860/d .arith/sum 8, L_000001b8fab7ef60, L_000001b8fabea140;
    .scope S_000001b8fabcb700;
T_0 ;
    %wait E_000001b8fab81510;
    %load/vec4 v000001b8fabe3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b8fabe4f10_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v000001b8fabe4470_0;
    %store/vec4 v000001b8fabe4f10_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b8fabcb890;
T_1 ;
    %wait E_000001b8fab80c50;
    %delay 1, 0;
    %load/vec4 v000001b8fabc9e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcaeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabca050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcae10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b8fabcaaf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabca190_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b8fabc98d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabcb130_0, 0, 1;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b8fabcc380;
T_2 ;
    %wait E_000001b8fab81510;
    %load/vec4 v000001b8fabe4dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001b8fabe40b0_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v000001b8fabe3cf0_0;
    %load/vec4 v000001b8fabe3070_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001b8fabe4970, 4, 0;
T_2.0 ;
    %load/vec4 v000001b8fabe40b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %delay 1, 0;
    %fork t_1, S_000001b8fabcc510;
    %jmp t_0;
    .scope S_000001b8fabcc510;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b8fabe43d0_0, 0, 32;
T_2.5 ;
    %load/vec4 v000001b8fabe43d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001b8fabe43d0_0;
    %store/vec4a v000001b8fabe4970, 4, 0;
    %load/vec4 v000001b8fabe43d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b8fabe43d0_0, 0, 32;
    %jmp T_2.5;
T_2.6 ;
    %end;
    .scope S_000001b8fabcc380;
t_0 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b8fabcc060;
T_3 ;
    %wait E_000001b8fab820d0;
    %load/vec4 v000001b8fabcaff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001b8fabcaf50_0;
    %store/vec4 v000001b8fabc9b50_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b8fabc9970_0;
    %store/vec4 v000001b8fabc9b50_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b8fabcba20;
T_4 ;
    %wait E_000001b8fab815d0;
    %load/vec4 v000001b8fabcb4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b8fabcb1d0_0;
    %store/vec4 v000001b8fabca690_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b8fabcb090_0;
    %store/vec4 v000001b8fabca690_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001b8fab16fd0;
T_5 ;
    %wait E_000001b8fab81dd0;
    %delay 1, 0;
    %load/vec4 v000001b8fab888c0_0;
    %store/vec4 v000001b8fab88640_0, 0, 8;
    %fork t_3, S_000001b8fab17160;
    %jmp t_2;
    .scope S_000001b8fab17160;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b8fab86f20_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b8fab86f20_0;
    %load/vec4 v000001b8fab88500_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b8fab888c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001b8fab88640_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b8fab88640_0, 0, 8;
    %load/vec4 v000001b8fab86f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b8fab86f20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000001b8fab16fd0;
t_2 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b8fab4d960;
T_6 ;
    %wait E_000001b8fab81910;
    %delay 1, 0;
    %load/vec4 v000001b8fab88280_0;
    %store/vec4 v000001b8fab87060_0, 0, 8;
    %load/vec4 v000001b8fab883c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_5, S_000001b8fab3a4c0;
    %jmp t_4;
    .scope S_000001b8fab3a4c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b8fab86e80_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001b8fab86e80_0;
    %load/vec4 v000001b8fab88320_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v000001b8fab87060_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001b8fab87060_0, 0, 8;
    %load/vec4 v000001b8fab86e80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b8fab86e80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_000001b8fab4d960;
t_4 %join;
    %jmp T_6.1;
T_6.0 ;
    %fork t_7, S_000001b8fab3a650;
    %jmp t_6;
    .scope S_000001b8fab3a650;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b8fab87c40_0, 0, 32;
T_6.4 ;
    %load/vec4 v000001b8fab87c40_0;
    %load/vec4 v000001b8fab88320_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b8fab87060_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b8fab87060_0, 0, 8;
    %load/vec4 v000001b8fab87c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b8fab87c40_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .scope S_000001b8fab4d960;
t_6 %join;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b8fab33ec0;
T_7 ;
    %wait E_000001b8fab81dd0;
    %delay 1, 0;
    %load/vec4 v000001b8fab881e0_0;
    %store/vec4 v000001b8fab87920_0, 0, 8;
    %fork t_9, S_000001b8fab4d7d0;
    %jmp t_8;
    .scope S_000001b8fab4d7d0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b8fab871a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001b8fab871a0_0;
    %load/vec4 v000001b8fab87ba0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000001b8fab87920_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001b8fab87920_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b8fab87920_0, 0, 8;
    %load/vec4 v000001b8fab871a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b8fab871a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_000001b8fab33ec0;
t_8 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b8fab29200;
T_8 ;
    %wait E_000001b8fab816d0;
    %load/vec4 v000001b8fab886e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b8fab87100_0, 0, 8;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v000001b8fab86a20_0;
    %store/vec4 v000001b8fab87100_0, 0, 8;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v000001b8fab88780_0;
    %store/vec4 v000001b8fab87100_0, 0, 8;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000001b8fab88820_0;
    %store/vec4 v000001b8fab87100_0, 0, 8;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000001b8fab87240_0;
    %store/vec4 v000001b8fab87100_0, 0, 8;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000001b8fab87420_0;
    %store/vec4 v000001b8fab87100_0, 0, 8;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000001b8fab7be30_0;
    %store/vec4 v000001b8fab87100_0, 0, 8;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000001b8fabcac30_0;
    %store/vec4 v000001b8fab87100_0, 0, 8;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000001b8fab7b890_0;
    %store/vec4 v000001b8fab87100_0, 0, 8;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b8fabcbbb0;
T_9 ;
    %wait E_000001b8fab821d0;
    %load/vec4 v000001b8fabca7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabc9dd0_0, 0, 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v000001b8fabcb3b0_0;
    %store/vec4 v000001b8fabc9dd0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001b8fabcb3b0_0;
    %inv;
    %store/vec4 v000001b8fabc9dd0_0, 0, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b8fabcc1f0;
T_10 ;
    %wait E_000001b8fab81890;
    %load/vec4 v000001b8fabca730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001b8fabca230_0;
    %store/vec4 v000001b8fabcb270_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b8fabca4b0_0;
    %store/vec4 v000001b8fabcb270_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b8fab8b200;
T_11 ;
    %wait E_000001b8fab80c10;
    %delay 2, 0;
    %load/vec4 v000001b8fabe8780_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b8fabe97c0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b8fabe9ae0_0, 4, 8;
    %load/vec4 v000001b8fabe8780_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b8fabe97c0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b8fabe9ae0_0, 4, 8;
    %load/vec4 v000001b8fabe8780_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b8fabe97c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b8fabe9ae0_0, 4, 8;
    %ix/getv 4, v000001b8fabe8780_0;
    %load/vec4a v000001b8fabe97c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b8fabe9ae0_0, 4, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001b8fab8b200;
T_12 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v000001b8fabe97c0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001b8fab8b200;
T_13 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_000001b8fab8b200, &A<v000001b8fabe4970, 0>, &A<v000001b8fabe4970, 1>, &A<v000001b8fabe4970, 2>, &A<v000001b8fabe4970, 3>, &A<v000001b8fabe4970, 4>, &A<v000001b8fabe4970, 5>, &A<v000001b8fabe4970, 6>, &A<v000001b8fabe4970, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabe8c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabe9040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8fabe9040_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8fabe9040_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001b8fab8b200;
T_14 ;
    %delay 4, 0;
    %load/vec4 v000001b8fabe8c80_0;
    %inv;
    %store/vec4 v000001b8fabe8c80_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001b8fab8b200;
T_15 ;
    %vpi_call 2 81 "$monitor", $time, " %b %b", v000001b8fabe8780_0, v000001b8fabe9ae0_0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
