// Seed: 1658046873
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    output uwire id_5,
    output wor id_6,
    input wor id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri id_10,
    output wor id_11,
    output tri0 id_12
);
  assign id_12 = -1;
  logic [7:0] id_14;
  ;
  logic id_15;
  assign id_12 = id_10(id_14[1], 1, 1, -1'h0, -1'h0);
  id_16 :
  assert property (@(1) id_3 % -1 - -1)
  else;
  logic [7:0][1 : 1]
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34;
  assign id_27[-1] = id_33;
  parameter id_35 = 1 - -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd81,
    parameter id_25 = 32'd23
) (
    output uwire id_0,
    input uwire _id_1,
    input uwire id_2,
    input supply0 id_3,
    output wor id_4,
    output uwire id_5,
    output logic id_6,
    input uwire id_7,
    output supply0 id_8,
    output wand id_9,
    input tri id_10,
    input wand id_11,
    input tri1 id_12,
    input wand id_13,
    output supply0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    output wire id_17,
    input tri1 id_18,
    output wor id_19,
    input tri1 id_20,
    output supply0 id_21,
    output wand id_22,
    input uwire id_23,
    input tri0 id_24,
    input wor _id_25,
    output wand id_26,
    input tri0 id_27,
    input supply1 id_28,
    output supply1 id_29,
    input supply1 id_30,
    output uwire id_31,
    input tri0 id_32,
    input tri0 id_33,
    input tri0 id_34
);
  wand [1 'b0 : -1 'd0] id_36, id_37, id_38, id_39, id_40, id_41, id_42;
  logic [7:0] id_43;
  tri1 id_44;
  module_0 modCall_1 (
      id_15,
      id_24,
      id_31,
      id_23,
      id_11,
      id_22,
      id_16,
      id_34,
      id_5,
      id_28,
      id_30,
      id_14,
      id_5
  );
  assign modCall_1.id_12 = 0;
  assign id_44 = -1;
  always begin : LABEL_0
    if ((1)) id_43[id_1+id_25-:$realtime] <= ~-1'd0;
  end
  assign id_37 = 1;
  localparam id_45 = 1;
  always @(posedge -1 == id_41 or posedge -1) if (-1) id_6 <= id_32;
endmodule
