$date
	Sun Oct 23 04:58:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#59253
b111 !
1"
#59254
b111 &
b111 %
1$
#59255
0"
#59258
b10110 &
b10110 %
#59262
b1011 &
b1011 %
#59266
b100010 &
b100010 %
#59270
b10001 &
b10001 %
#59274
b110100 &
b110100 %
#59278
b11010 &
b11010 %
#59282
b1101 &
b1101 %
#59286
b101000 &
b101000 %
#59290
b10100 &
b10100 %
#59294
b1010 &
b1010 %
#59298
b101 &
b101 %
#59302
b10000 &
b10000 %
#59306
b1000 &
b1000 %
#59310
b100 &
b100 %
#59314
b10 &
b10 %
#59318
b1 &
1#
b1 %
#59322
b0 &
b0 %
0#
0$
#1139876
b11100 !
1"
#1139878
b11100 &
b11100 %
1$
#1139879
0"
#1139882
b1110 &
b1110 %
#1139886
b111 &
b111 %
#1139890
b10110 &
b10110 %
#1139894
b1011 &
b1011 %
#1139898
b100010 &
b100010 %
#1139902
b10001 &
b10001 %
#1139906
b110100 &
b110100 %
#1139910
b11010 &
b11010 %
#1139914
b1101 &
b1101 %
#1139918
b101000 &
b101000 %
#1139922
b10100 &
b10100 %
#1139926
b1010 &
b1010 %
#1139930
b101 &
b101 %
#1139934
b10000 &
b10000 %
#1139938
b1000 &
b1000 %
#1139942
b100 &
b100 %
#1139946
b10 &
b10 %
#1139950
b1 &
1#
b1 %
#1139954
b0 &
b0 %
0#
0$
#2050561
b1 !
1"
#2050562
b1 &
b1 %
1$
#2050563
0"
#2050566
1#
#2050570
b0 &
b0 %
0#
0$
#4500012
