[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26835       tick       3116069       1445630       1394438       3116069 
      2  26835       tick       4232129       2071575       2053840       4232129 
      3  26835       tick       4235374       2073148       2049984       4235374 
      4  26835       tick       4232103       2070738       2052447       4232103 
      5  26835       tick       4234583       2071888       2054423       4234583 
      6  26835       tick       4236753       2073348       2051813       4236753 
      7  26835       tick       4232216       2071196       2053797       4232216 
      8  26835       tick       4230389       2070308       2051728       4230389 
      9  26835       tick       4236048       2072726       2046767       4236048 
     10  26835       tick       4229554       2069179       2052562       4229554 
     11  26835       tick       4229423       2070315       2050107       4229423 
     12  26835       tick       4232093       2070367       2054759       4232093 
     13  26835       tick       4232069       2071342       2056553       4232069 
     14  26835       tick       4232865       2071195       2050921       4232865 
     15  26835       tick       4231631       2069586       2054718       4231631 
     16  26835       tick       4241135       2074935       2051887       4241135 
     17  26835       tick       4223141       2066346       2051357       4223141 
     18  26835       tick       4223915       2066914       2050802       4223915 
     19  26835       tick       4232999       2071742       2046012       4232999 
     20  26835       exit       2435174       1190561       1180974       2435174 
