$date
  Mon Apr 17 20:13:53 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module flipflopt_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # set $end
$var reg 1 $ t $end
$var reg 1 % q $end
$var reg 1 & q_barrado $end
$scope module instancia_flipflop_t $end
$var reg 1 ' clk $end
$var reg 1 ( reset $end
$var reg 1 ) set $end
$var reg 1 * t $end
$var reg 1 + q $end
$var reg 1 , q_barrado $end
$var reg 1 - t_tmp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
1%
0&
0'
0(
0)
1*
1+
0,
1-
#10000000
0$
0*
#15000000
1$
1*
#20000000
1"
1(
#25000000
#30000000
1!
0"
1#
0%
1&
1'
0(
1)
0+
1,
0-
#50000000
0#
1%
0&
0)
1+
0,
1-
#60000000
0!
0'
#80000000
#90000000
1!
0%
1&
1'
0+
1,
0-
#120000000
0!
1%
0&
0'
1+
0,
1-
#150000000
1!
0%
1&
1'
0+
1,
0-
#180000000
0!
1%
0&
0'
1+
0,
1-
#210000000
1!
0%
1&
1'
0+
1,
0-
#240000000
0!
1%
0&
0'
1+
0,
1-
#270000000
1!
0%
1&
1'
0+
1,
0-
#300000000
0!
1%
0&
0'
1+
0,
1-
#330000000
1!
0%
1&
1'
0+
1,
0-
#360000000
0!
1%
0&
0'
1+
0,
1-
#390000000
1!
0%
1&
1'
0+
1,
0-
#420000000
0!
1%
0&
0'
1+
0,
1-
#450000000
1!
0%
1&
1'
0+
1,
0-
#480000000
0!
1%
0&
0'
1+
0,
1-
#510000000
1!
0%
1&
1'
0+
1,
0-
#540000000
0!
1%
0&
0'
1+
0,
1-
#570000000
1!
0%
1&
1'
0+
1,
0-
#600000000
0!
1%
0&
0'
1+
0,
1-
#630000000
1!
0%
1&
1'
0+
1,
0-
#660000000
0!
1%
0&
0'
1+
0,
1-
#690000000
1!
0%
1&
1'
0+
1,
0-
#720000000
0!
1%
0&
0'
1+
0,
1-
#750000000
1!
0%
1&
1'
0+
1,
0-
#780000000
0!
1%
0&
0'
1+
0,
1-
#810000000
1!
0%
1&
1'
0+
1,
0-
#840000000
0!
1%
0&
0'
1+
0,
1-
#870000000
1!
0%
1&
1'
0+
1,
0-
#900000000
0!
1%
0&
0'
1+
0,
1-
#930000000
1!
0%
1&
1'
0+
1,
0-
#960000000
0!
1%
0&
0'
1+
0,
1-
#990000000
1!
0%
1&
1'
0+
1,
0-
#1020000000
0!
1%
0&
0'
1+
0,
1-
