
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     4    0.01    0.05    0.03    2.03 ^ rst (in)
                                         rst (net)
                  0.05    0.00    2.03 ^ _26_/A_N (sky130_fd_sc_hd__and2b_2)
     1    0.00    0.03    0.21    2.24 v _26_/X (sky130_fd_sc_hd__and2b_2)
                                         _11_ (net)
                  0.03    0.00    2.24 v _27_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.32 v _27_/X (sky130_fd_sc_hd__buf_1)
                                         _04_ (net)
                  0.02    0.00    2.32 v _34_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.32   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     4    0.01    0.05    0.03    2.03 ^ rst (in)
                                         rst (net)
                  0.05    0.00    2.03 ^ _28_/A_N (sky130_fd_sc_hd__and2b_2)
     1    0.00    0.03    0.21    2.24 v _28_/X (sky130_fd_sc_hd__and2b_2)
                                         _12_ (net)
                  0.03    0.00    2.24 v _29_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.32 v _29_/X (sky130_fd_sc_hd__buf_1)
                                         _05_ (net)
                  0.02    0.00    2.32 v _35_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.32   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     4    0.01    0.05    0.03    2.03 ^ rst (in)
                                         rst (net)
                  0.05    0.00    2.03 ^ _32_/A_N (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.20    2.23 v _32_/X (sky130_fd_sc_hd__and3b_2)
                                         _14_ (net)
                  0.04    0.00    2.23 v _33_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.32 v _33_/X (sky130_fd_sc_hd__buf_1)
                                         _07_ (net)
                  0.02    0.00    2.32 v _42_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.32   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     4    0.01    0.05    0.03    2.03 ^ rst (in)
                                         rst (net)
                  0.05    0.00    2.03 ^ _30_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.02    0.03    2.06 v _30_/Y (sky130_fd_sc_hd__nor2_2)
                                         _06_ (net)
                  0.02    0.00    2.06 v _41_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.06   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)



worst slack corner Typical: 7.3482
