

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Mon Feb 17 15:34:30 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fft32
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.779|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  673|  673|  673|  673|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_FFT0_fu_262  |FFT0   |   81|   81|   81|   81|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1              |   64|   64|         2|          -|          -|    32|    no    |
        |- bitreversal_label1  |   96|   96|         3|          -|          -|    32|    no    |
        |- Loop 3              |   96|   96|         3|          -|          -|    32|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    102|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      4|    494|    799|
|Memory           |        0|      -|    453|    115|
|Multiplexer      |        -|      -|      -|    864|
|Register         |        -|      -|    197|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|   1144|   1880|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      3|     10|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+-----+-----+
    |     Instance    | Module| BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+-------+---------+-------+-----+-----+
    |grp_FFT0_fu_262  |FFT0   |        0|      4|  494|  799|
    +-----------------+-------+---------+-------+-----+-----+
    |Total            |       |        0|      4|  494|  799|
    +-----------------+-------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+------------------+---------+----+----+------+-----+------+-------------+
    |        Memory        |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+------------------+---------+----+----+------+-----+------+-------------+
    |rev_32_U              |FFT_rev_32        |        0|   5|   3|    32|    5|     1|          160|
    |xin_M_real_V_U        |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |xin_M_imag_V_U        |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT0_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT0_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT1_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT1_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT2_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT2_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT3_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT3_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT4_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |data_OUT4_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |xout_M_real_V_U       |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    |xout_M_imag_V_U       |FFT_xin_M_real_V  |        0|  32|   8|    32|   16|     1|          512|
    +----------------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total                 |                  |        0| 453| 115|   480|  229|    15|         7328|
    +----------------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_324_p2              |     +    |      0|  0|  15|           6|           1|
    |i_3_fu_358_p2              |     +    |      0|  0|  15|           6|           1|
    |i_4_fu_381_p2              |     +    |      0|  0|  15|           6|           1|
    |data_IN_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |data_IN_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |data_OUT_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_OUT_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |data_IN_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |data_OUT_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_318_p2        |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_375_p2         |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_i_fu_352_p2       |   icmp   |      0|  0|  11|           6|           7|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 102|          44|          30|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  93|         19|    1|         19|
    |data_IN_0_data_out                   |   9|          2|   32|         64|
    |data_IN_0_state                      |  15|          3|    2|          6|
    |data_IN_TDATA_blk_n                  |   9|          2|    1|          2|
    |data_OUT0_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT0_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT0_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT0_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT1_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_imag_V_we0               |   9|          2|    1|          2|
    |data_OUT1_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT1_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_real_V_we0               |   9|          2|    1|          2|
    |data_OUT2_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT2_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT2_M_imag_V_we0               |   9|          2|    1|          2|
    |data_OUT2_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT2_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT2_M_real_V_we0               |   9|          2|    1|          2|
    |data_OUT3_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT3_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT3_M_imag_V_we0               |   9|          2|    1|          2|
    |data_OUT3_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT3_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT3_M_real_V_we0               |   9|          2|    1|          2|
    |data_OUT4_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT4_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT4_M_imag_V_we0               |   9|          2|    1|          2|
    |data_OUT4_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT4_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT4_M_real_V_we0               |   9|          2|    1|          2|
    |data_OUT_1_data_out                  |   9|          2|   32|         64|
    |data_OUT_1_state                     |  15|          3|    2|          6|
    |data_OUT_TDATA_blk_n                 |   9|          2|    1|          2|
    |grp_FFT0_fu_262_FFT_stage            |  33|          6|    6|         36|
    |grp_FFT0_fu_262_data_IN_M_imag_V_q0  |  33|          6|   16|         96|
    |grp_FFT0_fu_262_data_IN_M_real_V_q0  |  33|          6|   16|         96|
    |grp_FFT0_fu_262_index_shift          |  33|          6|    4|         24|
    |grp_FFT0_fu_262_pass_check           |  33|          6|    6|         36|
    |grp_FFT0_fu_262_pass_shift           |  33|          6|    4|         24|
    |i1_reg_251                           |   9|          2|    6|         12|
    |i_i_reg_240                          |   9|          2|    6|         12|
    |i_reg_228                            |   9|          2|    6|         12|
    |xin_M_imag_V_address0                |  15|          3|    5|         15|
    |xin_M_real_V_address0                |  15|          3|    5|         15|
    |xout_M_imag_V_address0               |  15|          3|    5|         15|
    |xout_M_imag_V_ce0                    |  15|          3|    1|          3|
    |xout_M_imag_V_we0                    |   9|          2|    1|          2|
    |xout_M_real_V_address0               |  15|          3|    5|         15|
    |xout_M_real_V_ce0                    |  15|          3|    1|          3|
    |xout_M_real_V_we0                    |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 864|        173|  233|        777|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  18|   0|   18|          0|
    |data_IN_0_payload_A           |  32|   0|   32|          0|
    |data_IN_0_payload_B           |  32|   0|   32|          0|
    |data_IN_0_sel_rd              |   1|   0|    1|          0|
    |data_IN_0_sel_wr              |   1|   0|    1|          0|
    |data_IN_0_state               |   2|   0|    2|          0|
    |data_OUT_1_payload_A          |  32|   0|   32|          0|
    |data_OUT_1_payload_B          |  32|   0|   32|          0|
    |data_OUT_1_sel_rd             |   1|   0|    1|          0|
    |data_OUT_1_sel_wr             |   1|   0|    1|          0|
    |data_OUT_1_state              |   2|   0|    2|          0|
    |grp_FFT0_fu_262_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_251                    |   6|   0|    6|          0|
    |i_2_reg_405                   |   6|   0|    6|          0|
    |i_3_reg_413                   |   6|   0|    6|          0|
    |i_4_reg_442                   |   6|   0|    6|          0|
    |i_i_reg_240                   |   6|   0|    6|          0|
    |i_reg_228                     |   6|   0|    6|          0|
    |tmp_i_reg_418                 |   6|   0|   64|         58|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 197|   0|  255|         58|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      FFT     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      FFT     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      FFT     | return value |
|data_IN_TDATA    |  in |   32|    axis    |    data_IN   |    pointer   |
|data_IN_TVALID   |  in |    1|    axis    |    data_IN   |    pointer   |
|data_IN_TREADY   | out |    1|    axis    |    data_IN   |    pointer   |
|data_OUT_TDATA   | out |   32|    axis    |   data_OUT   |    pointer   |
|data_OUT_TVALID  | out |    1|    axis    |   data_OUT   |    pointer   |
|data_OUT_TREADY  |  in |    1|    axis    |   data_OUT   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

