// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fftStageKernelS2S_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_fftReOrderedInput_V_superSample_dout,
        p_fftReOrderedInput_V_superSample_empty_n,
        p_fftReOrderedInput_V_superSample_read,
        p_fftOutData_local_V_superSample_din,
        p_fftOutData_local_V_superSample_full_n,
        p_fftOutData_local_V_superSample_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [671:0] p_fftReOrderedInput_V_superSample_dout;
input   p_fftReOrderedInput_V_superSample_empty_n;
output   p_fftReOrderedInput_V_superSample_read;
output  [799:0] p_fftOutData_local_V_superSample_din;
input   p_fftOutData_local_V_superSample_full_n;
output   p_fftOutData_local_V_superSample_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_fftReOrderedInput_V_superSample_read;
reg p_fftOutData_local_V_superSample_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln133_fu_1381_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
reg    ap_block_state15_pp0_stage0_iter13;
reg    ap_enable_reg_pp0_iter13;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] twiddleObj_twiddleTa_address0;
reg    twiddleObj_twiddleTa_ce0;
wire   [14:0] twiddleObj_twiddleTa_q0;
wire   [9:0] twiddleObj_twiddleTa_address1;
reg    twiddleObj_twiddleTa_ce1;
wire   [14:0] twiddleObj_twiddleTa_q1;
wire   [9:0] twiddleObj_twiddleTa_address2;
reg    twiddleObj_twiddleTa_ce2;
wire   [14:0] twiddleObj_twiddleTa_q2;
wire   [9:0] twiddleObj_twiddleTa_address3;
reg    twiddleObj_twiddleTa_ce3;
wire   [14:0] twiddleObj_twiddleTa_q3;
wire   [9:0] twiddleObj_twiddleTa_address4;
reg    twiddleObj_twiddleTa_ce4;
wire   [14:0] twiddleObj_twiddleTa_q4;
wire   [9:0] twiddleObj_twiddleTa_address5;
reg    twiddleObj_twiddleTa_ce5;
wire   [14:0] twiddleObj_twiddleTa_q5;
wire   [9:0] twiddleObj_twiddleTa_address6;
reg    twiddleObj_twiddleTa_ce6;
wire   [14:0] twiddleObj_twiddleTa_q6;
wire   [9:0] twiddleObj_twiddleTa_address7;
reg    twiddleObj_twiddleTa_ce7;
wire   [14:0] twiddleObj_twiddleTa_q7;
wire   [9:0] twiddleObj_twiddleTa_address8;
reg    twiddleObj_twiddleTa_ce8;
wire   [14:0] twiddleObj_twiddleTa_q8;
wire   [9:0] twiddleObj_twiddleTa_address9;
reg    twiddleObj_twiddleTa_ce9;
wire   [14:0] twiddleObj_twiddleTa_q9;
wire   [9:0] twiddleObj_twiddleTa_address10;
reg    twiddleObj_twiddleTa_ce10;
wire   [14:0] twiddleObj_twiddleTa_q10;
wire   [9:0] twiddleObj_twiddleTa_address11;
reg    twiddleObj_twiddleTa_ce11;
wire   [14:0] twiddleObj_twiddleTa_q11;
wire   [9:0] twiddleObj_twiddleTa_address12;
reg    twiddleObj_twiddleTa_ce12;
wire   [14:0] twiddleObj_twiddleTa_q12;
wire   [9:0] twiddleObj_twiddleTa_address13;
reg    twiddleObj_twiddleTa_ce13;
wire   [14:0] twiddleObj_twiddleTa_q13;
wire   [9:0] twiddleObj_twiddleTa_address14;
reg    twiddleObj_twiddleTa_ce14;
wire   [14:0] twiddleObj_twiddleTa_q14;
wire   [9:0] twiddleObj_twiddleTa_address15;
reg    twiddleObj_twiddleTa_ce15;
wire   [14:0] twiddleObj_twiddleTa_q15;
wire   [9:0] twiddleObj_twiddleTa_address16;
reg    twiddleObj_twiddleTa_ce16;
wire   [14:0] twiddleObj_twiddleTa_q16;
wire   [9:0] twiddleObj_twiddleTa_address17;
reg    twiddleObj_twiddleTa_ce17;
wire   [14:0] twiddleObj_twiddleTa_q17;
wire   [9:0] twiddleObj_twiddleTa_address18;
reg    twiddleObj_twiddleTa_ce18;
wire   [14:0] twiddleObj_twiddleTa_q18;
wire   [9:0] twiddleObj_twiddleTa_address19;
reg    twiddleObj_twiddleTa_ce19;
wire   [14:0] twiddleObj_twiddleTa_q19;
wire   [9:0] twiddleObj_twiddleTa_address20;
reg    twiddleObj_twiddleTa_ce20;
wire   [14:0] twiddleObj_twiddleTa_q20;
wire   [9:0] twiddleObj_twiddleTa_address21;
reg    twiddleObj_twiddleTa_ce21;
wire   [14:0] twiddleObj_twiddleTa_q21;
wire   [9:0] twiddleObj_twiddleTa_address22;
reg    twiddleObj_twiddleTa_ce22;
wire   [14:0] twiddleObj_twiddleTa_q22;
wire   [9:0] twiddleObj_twiddleTa_address23;
reg    twiddleObj_twiddleTa_ce23;
wire   [14:0] twiddleObj_twiddleTa_q23;
wire   [9:0] twiddleObj_twiddleTa_address24;
reg    twiddleObj_twiddleTa_ce24;
wire   [14:0] twiddleObj_twiddleTa_q24;
wire   [9:0] twiddleObj_twiddleTa_address25;
reg    twiddleObj_twiddleTa_ce25;
wire   [14:0] twiddleObj_twiddleTa_q25;
wire   [9:0] twiddleObj_twiddleTa_address26;
reg    twiddleObj_twiddleTa_ce26;
wire   [14:0] twiddleObj_twiddleTa_q26;
wire   [9:0] twiddleObj_twiddleTa_address27;
reg    twiddleObj_twiddleTa_ce27;
wire   [14:0] twiddleObj_twiddleTa_q27;
wire   [9:0] twiddleObj_twiddleTa_address28;
reg    twiddleObj_twiddleTa_ce28;
wire   [14:0] twiddleObj_twiddleTa_q28;
wire   [9:0] twiddleObj_twiddleTa_address29;
reg    twiddleObj_twiddleTa_ce29;
wire   [14:0] twiddleObj_twiddleTa_q29;
reg    p_fftReOrderedInput_V_superSample_blk_n;
wire    ap_block_pp0_stage0;
reg    p_fftOutData_local_V_superSample_blk_n;
reg   [7:0] indvar_flatten354_reg_707;
reg   [0:0] icmp_ln135356_reg_721;
reg   [4:0] k_0355_reg_735;
wire   [20:0] trunc_ln203_fu_749_p1;
reg   [20:0] trunc_ln203_reg_6946;
reg   [20:0] trunc_ln203_reg_6946_pp0_iter1_reg;
reg   [20:0] trunc_ln203_reg_6946_pp0_iter2_reg;
reg   [20:0] trunc_ln203_reg_6946_pp0_iter3_reg;
reg   [20:0] trunc_ln203_reg_6946_pp0_iter4_reg;
reg   [20:0] tmp_36_reg_6954;
reg   [20:0] tmp_36_reg_6954_pp0_iter1_reg;
reg   [20:0] tmp_36_reg_6954_pp0_iter2_reg;
reg   [20:0] tmp_36_reg_6954_pp0_iter3_reg;
reg   [20:0] tmp_36_reg_6954_pp0_iter4_reg;
wire   [20:0] tmp_37_fu_763_p4;
reg   [20:0] tmp_37_reg_6962;
wire   [20:0] tmp_38_fu_773_p4;
reg   [20:0] tmp_38_reg_6969;
reg   [20:0] tmp_39_reg_6976;
reg   [20:0] tmp_39_reg_6976_pp0_iter1_reg;
reg   [20:0] tmp_40_reg_6984;
reg   [20:0] tmp_40_reg_6984_pp0_iter1_reg;
wire   [20:0] tmp_41_fu_803_p4;
reg   [20:0] tmp_41_reg_6992;
wire   [20:0] tmp_42_fu_813_p4;
reg   [20:0] tmp_42_reg_6999;
reg   [20:0] tmp_43_reg_7006;
reg   [20:0] tmp_43_reg_7006_pp0_iter1_reg;
reg   [20:0] tmp_43_reg_7006_pp0_iter2_reg;
reg   [20:0] tmp_43_reg_7006_pp0_iter3_reg;
reg   [20:0] tmp_43_reg_7006_pp0_iter4_reg;
reg   [20:0] tmp_44_reg_7013;
reg   [20:0] tmp_44_reg_7013_pp0_iter1_reg;
reg   [20:0] tmp_44_reg_7013_pp0_iter2_reg;
reg   [20:0] tmp_44_reg_7013_pp0_iter3_reg;
reg   [20:0] tmp_44_reg_7013_pp0_iter4_reg;
wire   [20:0] tmp_45_fu_843_p4;
reg   [20:0] tmp_45_reg_7020;
wire   [20:0] tmp_46_fu_853_p4;
reg   [20:0] tmp_46_reg_7025;
reg   [20:0] tmp_47_reg_7030;
reg   [20:0] tmp_47_reg_7030_pp0_iter1_reg;
reg   [20:0] tmp_48_reg_7037;
reg   [20:0] tmp_48_reg_7037_pp0_iter1_reg;
wire   [20:0] tmp_49_fu_883_p4;
reg   [20:0] tmp_49_reg_7044;
wire   [20:0] tmp_50_fu_893_p4;
reg   [20:0] tmp_50_reg_7049;
reg   [20:0] tmp_51_reg_7054;
reg   [20:0] tmp_51_reg_7054_pp0_iter1_reg;
reg   [20:0] tmp_51_reg_7054_pp0_iter2_reg;
reg   [20:0] tmp_51_reg_7054_pp0_iter3_reg;
reg   [20:0] tmp_51_reg_7054_pp0_iter4_reg;
reg   [20:0] tmp_52_reg_7061;
reg   [20:0] tmp_52_reg_7061_pp0_iter1_reg;
reg   [20:0] tmp_52_reg_7061_pp0_iter2_reg;
reg   [20:0] tmp_52_reg_7061_pp0_iter3_reg;
reg   [20:0] tmp_52_reg_7061_pp0_iter4_reg;
wire   [20:0] tmp_53_fu_923_p4;
reg   [20:0] tmp_53_reg_7068;
wire   [20:0] tmp_54_fu_933_p4;
reg   [20:0] tmp_54_reg_7074;
reg   [20:0] tmp_55_reg_7080;
reg   [20:0] tmp_55_reg_7080_pp0_iter1_reg;
reg   [20:0] tmp_56_reg_7087;
reg   [20:0] tmp_56_reg_7087_pp0_iter1_reg;
wire   [20:0] tmp_57_fu_963_p4;
reg   [20:0] tmp_57_reg_7094;
wire   [20:0] tmp_58_fu_973_p4;
reg   [20:0] tmp_58_reg_7100;
reg   [20:0] tmp_59_reg_7106;
reg   [20:0] tmp_59_reg_7106_pp0_iter1_reg;
reg   [20:0] tmp_59_reg_7106_pp0_iter2_reg;
reg   [20:0] tmp_59_reg_7106_pp0_iter3_reg;
reg   [20:0] tmp_59_reg_7106_pp0_iter4_reg;
reg   [20:0] tmp_60_reg_7113;
reg   [20:0] tmp_60_reg_7113_pp0_iter1_reg;
reg   [20:0] tmp_60_reg_7113_pp0_iter2_reg;
reg   [20:0] tmp_60_reg_7113_pp0_iter3_reg;
reg   [20:0] tmp_60_reg_7113_pp0_iter4_reg;
wire   [20:0] tmp_61_fu_1003_p4;
reg   [20:0] tmp_61_reg_7120;
wire   [20:0] tmp_62_fu_1013_p4;
reg   [20:0] tmp_62_reg_7126;
reg   [20:0] tmp_63_reg_7132;
reg   [20:0] tmp_63_reg_7132_pp0_iter1_reg;
reg   [20:0] tmp_64_reg_7139;
reg   [20:0] tmp_64_reg_7139_pp0_iter1_reg;
wire   [20:0] tmp_65_fu_1043_p4;
reg   [20:0] tmp_65_reg_7146;
wire   [20:0] tmp_66_fu_1053_p4;
reg   [20:0] tmp_66_reg_7152;
reg   [20:0] trunc_ln708_5_reg_7158;
reg   [20:0] trunc_ln708_6_reg_7164;
reg   [20:0] trunc_ln708_7_reg_7170;
reg   [20:0] trunc_ln708_8_reg_7176;
wire   [20:0] add_ln703_30_fu_1173_p2;
reg   [20:0] add_ln703_30_reg_7182;
reg   [20:0] trunc_ln708_9_reg_7187;
reg   [20:0] trunc_ln708_10_reg_7193;
wire   [20:0] add_ln703_43_fu_1213_p2;
reg   [20:0] add_ln703_43_reg_7199;
reg   [20:0] trunc_ln708_17_reg_7204;
reg   [20:0] trunc_ln708_18_reg_7210;
reg   [20:0] trunc_ln708_19_reg_7216;
reg   [20:0] trunc_ln708_20_reg_7222;
wire   [20:0] add_ln703_78_fu_1329_p2;
reg   [20:0] add_ln703_78_reg_7228;
reg   [20:0] trunc_ln708_21_reg_7233;
reg   [20:0] trunc_ln708_22_reg_7239;
wire   [20:0] add_ln703_91_fu_1369_p2;
reg   [20:0] add_ln703_91_reg_7245;
wire   [7:0] add_ln133_fu_1375_p2;
reg   [7:0] add_ln133_reg_7250;
reg   [0:0] icmp_ln133_reg_7255;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter1_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter2_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter3_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter4_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter5_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter6_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter7_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter8_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter9_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter10_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter11_reg;
reg   [0:0] icmp_ln133_reg_7255_pp0_iter12_reg;
wire   [20:0] add_ln703_24_fu_1387_p2;
reg   [20:0] add_ln703_24_reg_7259;
wire   [20:0] add_ln703_25_fu_1391_p2;
reg   [20:0] add_ln703_25_reg_7264;
wire   [20:0] add_ln703_26_fu_1395_p2;
reg   [20:0] add_ln703_26_reg_7269;
wire   [20:0] add_ln703_27_fu_1399_p2;
reg   [20:0] add_ln703_27_reg_7274;
wire  signed [21:0] add_ln703_34_fu_1430_p2;
reg  signed [21:0] add_ln703_34_reg_7279;
reg  signed [21:0] add_ln703_34_reg_7279_pp0_iter2_reg;
wire  signed [21:0] add_ln703_35_fu_1436_p2;
reg  signed [21:0] add_ln703_35_reg_7285;
reg  signed [21:0] add_ln703_35_reg_7285_pp0_iter2_reg;
wire   [20:0] add_ln703_36_fu_1442_p2;
reg   [20:0] add_ln703_36_reg_7291;
wire   [20:0] add_ln703_38_fu_1454_p2;
reg   [20:0] add_ln703_38_reg_7296;
wire  signed [21:0] add_ln703_41_fu_1466_p2;
reg  signed [21:0] add_ln703_41_reg_7301;
reg  signed [21:0] add_ln703_41_reg_7301_pp0_iter2_reg;
wire  signed [21:0] add_ln703_46_fu_1499_p2;
reg  signed [21:0] add_ln703_46_reg_7307;
reg  signed [21:0] add_ln703_46_reg_7307_pp0_iter2_reg;
wire  signed [21:0] add_ln703_47_fu_1505_p2;
reg  signed [21:0] add_ln703_47_reg_7313;
reg  signed [21:0] add_ln703_47_reg_7313_pp0_iter2_reg;
reg   [20:0] trunc_ln708_11_reg_7319;
reg   [20:0] trunc_ln708_12_reg_7325;
reg   [20:0] trunc_ln708_13_reg_7331;
reg   [20:0] trunc_ln708_14_reg_7337;
wire   [20:0] add_ln703_54_fu_1616_p2;
reg   [20:0] add_ln703_54_reg_7343;
reg   [20:0] trunc_ln708_15_reg_7348;
reg   [20:0] trunc_ln708_16_reg_7354;
wire   [20:0] add_ln703_67_fu_1653_p2;
reg   [20:0] add_ln703_67_reg_7360;
wire   [20:0] add_ln703_72_fu_1657_p2;
reg   [20:0] add_ln703_72_reg_7365;
wire   [20:0] add_ln703_73_fu_1661_p2;
reg   [20:0] add_ln703_73_reg_7370;
wire   [20:0] add_ln703_74_fu_1665_p2;
reg   [20:0] add_ln703_74_reg_7375;
wire   [20:0] add_ln703_75_fu_1669_p2;
reg   [20:0] add_ln703_75_reg_7380;
wire  signed [21:0] add_ln703_82_fu_1700_p2;
reg  signed [21:0] add_ln703_82_reg_7385;
reg  signed [21:0] add_ln703_82_reg_7385_pp0_iter2_reg;
wire  signed [21:0] add_ln703_83_fu_1706_p2;
reg  signed [21:0] add_ln703_83_reg_7391;
reg  signed [21:0] add_ln703_83_reg_7391_pp0_iter2_reg;
wire   [20:0] add_ln703_84_fu_1712_p2;
reg   [20:0] add_ln703_84_reg_7397;
wire   [20:0] add_ln703_85_fu_1716_p2;
reg   [20:0] add_ln703_85_reg_7402;
wire   [20:0] add_ln703_86_fu_1720_p2;
reg   [20:0] add_ln703_86_reg_7407;
wire   [20:0] add_ln703_87_fu_1724_p2;
reg   [20:0] add_ln703_87_reg_7412;
wire  signed [21:0] add_ln703_94_fu_1755_p2;
reg  signed [21:0] add_ln703_94_reg_7417;
reg  signed [21:0] add_ln703_94_reg_7417_pp0_iter2_reg;
wire  signed [21:0] add_ln703_95_fu_1761_p2;
reg  signed [21:0] add_ln703_95_reg_7423;
reg  signed [21:0] add_ln703_95_reg_7423_pp0_iter2_reg;
wire   [4:0] select_ln135_fu_1767_p3;
reg   [4:0] select_ln135_reg_7429;
reg   [4:0] select_ln135_reg_7429_pp0_iter3_reg;
reg   [4:0] select_ln135_reg_7429_pp0_iter4_reg;
reg   [4:0] select_ln135_reg_7429_pp0_iter5_reg;
reg   [4:0] select_ln135_reg_7429_pp0_iter6_reg;
reg   [4:0] select_ln135_reg_7429_pp0_iter7_reg;
wire  signed [21:0] add_ln703_28_fu_1787_p2;
reg  signed [21:0] add_ln703_28_reg_7441;
reg  signed [21:0] add_ln703_28_reg_7441_pp0_iter3_reg;
reg  signed [21:0] add_ln703_28_reg_7441_pp0_iter4_reg;
reg  signed [21:0] add_ln703_28_reg_7441_pp0_iter5_reg;
reg  signed [21:0] add_ln703_28_reg_7441_pp0_iter6_reg;
wire  signed [21:0] add_ln703_29_fu_1793_p2;
reg  signed [21:0] add_ln703_29_reg_7447;
reg  signed [21:0] add_ln703_29_reg_7447_pp0_iter3_reg;
reg  signed [21:0] add_ln703_29_reg_7447_pp0_iter4_reg;
reg  signed [21:0] add_ln703_29_reg_7447_pp0_iter5_reg;
reg  signed [21:0] add_ln703_29_reg_7447_pp0_iter6_reg;
wire  signed [21:0] add_ln703_40_fu_1805_p2;
reg  signed [21:0] add_ln703_40_reg_7453;
wire   [20:0] add_ln703_48_fu_1811_p2;
reg   [20:0] add_ln703_48_reg_7459;
wire   [20:0] add_ln703_49_fu_1815_p2;
reg   [20:0] add_ln703_49_reg_7464;
wire   [20:0] add_ln703_50_fu_1819_p2;
reg   [20:0] add_ln703_50_reg_7469;
wire   [20:0] add_ln703_51_fu_1823_p2;
reg   [20:0] add_ln703_51_reg_7474;
wire  signed [21:0] add_ln703_58_fu_1854_p2;
reg  signed [21:0] add_ln703_58_reg_7479;
reg  signed [21:0] add_ln703_58_reg_7479_pp0_iter3_reg;
wire  signed [21:0] add_ln703_59_fu_1860_p2;
reg  signed [21:0] add_ln703_59_reg_7485;
wire   [20:0] add_ln703_60_fu_1866_p2;
reg   [20:0] add_ln703_60_reg_7491;
wire   [20:0] add_ln703_61_fu_1870_p2;
reg   [20:0] add_ln703_61_reg_7496;
wire   [20:0] add_ln703_62_fu_1874_p2;
reg   [20:0] add_ln703_62_reg_7501;
wire   [20:0] add_ln703_63_fu_1878_p2;
reg   [20:0] add_ln703_63_reg_7506;
wire   [21:0] add_ln703_70_fu_1909_p2;
reg   [21:0] add_ln703_70_reg_7511;
wire   [21:0] add_ln703_71_fu_1915_p2;
reg   [21:0] add_ln703_71_reg_7516;
wire  signed [21:0] add_ln703_76_fu_1933_p2;
reg  signed [21:0] add_ln703_76_reg_7521;
reg  signed [21:0] add_ln703_76_reg_7521_pp0_iter3_reg;
reg  signed [21:0] add_ln703_76_reg_7521_pp0_iter4_reg;
reg  signed [21:0] add_ln703_76_reg_7521_pp0_iter5_reg;
reg  signed [21:0] add_ln703_76_reg_7521_pp0_iter6_reg;
wire  signed [21:0] add_ln703_77_fu_1939_p2;
reg  signed [21:0] add_ln703_77_reg_7527;
reg  signed [21:0] add_ln703_77_reg_7527_pp0_iter3_reg;
reg  signed [21:0] add_ln703_77_reg_7527_pp0_iter4_reg;
reg  signed [21:0] add_ln703_77_reg_7527_pp0_iter5_reg;
reg  signed [21:0] add_ln703_77_reg_7527_pp0_iter6_reg;
wire   [21:0] add_ln703_88_fu_1957_p2;
reg   [21:0] add_ln703_88_reg_7533;
wire   [21:0] add_ln703_89_fu_1963_p2;
reg   [21:0] add_ln703_89_reg_7538;
wire   [3:0] trunc_ln301_fu_1996_p1;
reg   [3:0] trunc_ln301_reg_7588;
reg   [3:0] trunc_ln301_reg_7588_pp0_iter3_reg;
reg   [3:0] trunc_ln301_reg_7588_pp0_iter4_reg;
reg   [0:0] tmp_2_reg_7600;
reg   [0:0] tmp_2_reg_7600_pp0_iter3_reg;
reg   [0:0] tmp_2_reg_7600_pp0_iter4_reg;
reg   [0:0] tmp_2_reg_7600_pp0_iter5_reg;
reg   [0:0] tmp_2_reg_7600_pp0_iter6_reg;
reg   [0:0] tmp_2_reg_7600_pp0_iter7_reg;
reg   [0:0] tmp_2_reg_7600_pp0_iter8_reg;
reg   [0:0] tmp_13_reg_7606;
reg   [0:0] tmp_13_reg_7606_pp0_iter3_reg;
reg   [0:0] tmp_13_reg_7606_pp0_iter4_reg;
reg   [0:0] tmp_13_reg_7606_pp0_iter5_reg;
wire   [2:0] trunc_ln647_8_fu_2016_p1;
reg   [2:0] trunc_ln647_8_reg_7611;
reg   [2:0] trunc_ln647_8_reg_7611_pp0_iter3_reg;
reg   [2:0] trunc_ln647_8_reg_7611_pp0_iter4_reg;
reg   [2:0] trunc_ln647_8_reg_7611_pp0_iter5_reg;
wire   [4:0] k_fu_2020_p2;
reg   [4:0] k_reg_7616;
reg    ap_enable_reg_pp0_iter2;
wire   [9:0] zext_ln135_fu_2026_p1;
reg   [9:0] zext_ln135_reg_7622;
wire  signed [21:0] add_ln703_52_fu_2041_p2;
reg  signed [21:0] add_ln703_52_reg_7628;
reg  signed [21:0] add_ln703_52_reg_7628_pp0_iter4_reg;
reg  signed [21:0] add_ln703_52_reg_7628_pp0_iter5_reg;
reg  signed [21:0] add_ln703_52_reg_7628_pp0_iter6_reg;
wire  signed [21:0] add_ln703_53_fu_2047_p2;
reg  signed [21:0] add_ln703_53_reg_7634;
reg  signed [21:0] add_ln703_53_reg_7634_pp0_iter4_reg;
reg  signed [21:0] add_ln703_53_reg_7634_pp0_iter5_reg;
reg  signed [21:0] add_ln703_53_reg_7634_pp0_iter6_reg;
wire   [21:0] add_ln703_64_fu_2065_p2;
reg   [21:0] add_ln703_64_reg_7640;
reg   [21:0] add_ln703_64_reg_7640_pp0_iter4_reg;
wire  signed [21:0] add_ln703_65_fu_2071_p2;
reg  signed [21:0] add_ln703_65_reg_7645;
reg  signed [21:0] add_ln703_65_reg_7645_pp0_iter4_reg;
reg  signed [21:0] add_ln703_65_reg_7645_pp0_iter5_reg;
reg  signed [21:0] add_ln703_65_reg_7645_pp0_iter6_reg;
wire   [7:0] trunc_ln301_1_fu_2137_p1;
reg   [7:0] trunc_ln301_1_reg_7701;
reg   [0:0] tmp_24_reg_7706;
reg   [0:0] tmp_24_reg_7706_pp0_iter4_reg;
reg   [0:0] tmp_25_reg_7711;
reg   [0:0] tmp_25_reg_7711_pp0_iter4_reg;
reg   [0:0] tmp_25_reg_7711_pp0_iter5_reg;
reg   [0:0] tmp_25_reg_7711_pp0_iter6_reg;
reg   [0:0] tmp_25_reg_7711_pp0_iter7_reg;
wire   [7:0] trunc_ln301_3_fu_2163_p1;
reg   [7:0] trunc_ln301_3_reg_7716;
reg   [0:0] tmp_32_reg_7721;
reg   [0:0] tmp_32_reg_7721_pp0_iter4_reg;
reg   [0:0] tmp_33_reg_7726;
reg   [0:0] tmp_33_reg_7726_pp0_iter4_reg;
reg   [0:0] tmp_33_reg_7726_pp0_iter5_reg;
reg   [0:0] tmp_33_reg_7726_pp0_iter6_reg;
reg   [0:0] tmp_33_reg_7726_pp0_iter7_reg;
wire   [0:0] icmp_ln135_fu_2183_p2;
reg    ap_enable_reg_pp0_iter3;
reg   [20:0] trunc_ln_reg_7736;
reg   [20:0] trunc_ln708_s_reg_7742;
reg   [20:0] trunc_ln708_1_reg_7748;
reg   [20:0] trunc_ln708_2_reg_7754;
reg   [20:0] trunc_ln708_3_reg_7760;
reg   [20:0] trunc_ln708_4_reg_7766;
wire  signed [36:0] grp_fu_6402_p2;
reg  signed [36:0] r_V_reg_7772;
wire  signed [36:0] grp_fu_6408_p2;
reg  signed [36:0] r_V_11_reg_7777;
wire  signed [36:0] grp_fu_6414_p2;
reg  signed [36:0] mul_ln1193_reg_7787;
wire  signed [36:0] grp_fu_6420_p2;
reg  signed [36:0] r_V_15_reg_7792;
wire  signed [36:0] grp_fu_6426_p2;
reg  signed [36:0] r_V_18_reg_7797;
wire  signed [36:0] grp_fu_6432_p2;
reg  signed [36:0] mul_ln1193_4_reg_7802;
wire  signed [36:0] grp_fu_6438_p2;
reg  signed [36:0] r_V_21_reg_7807;
wire  signed [36:0] grp_fu_6444_p2;
reg  signed [36:0] r_V_23_reg_7812;
wire  signed [36:0] grp_fu_6450_p2;
reg  signed [36:0] r_V_26_reg_7817;
wire   [0:0] icmp_ln879_fu_2348_p2;
reg   [0:0] icmp_ln879_reg_7822;
reg   [0:0] icmp_ln879_reg_7822_pp0_iter5_reg;
reg   [0:0] icmp_ln879_reg_7822_pp0_iter6_reg;
reg   [0:0] icmp_ln879_reg_7822_pp0_iter7_reg;
reg   [0:0] tmp_reg_7827;
reg   [0:0] tmp_reg_7827_pp0_iter5_reg;
reg   [0:0] tmp_reg_7827_pp0_iter6_reg;
reg   [0:0] tmp_reg_7827_pp0_iter7_reg;
reg   [0:0] tmp_reg_7827_pp0_iter8_reg;
wire   [5:0] trunc_ln647_fu_2401_p1;
reg   [5:0] trunc_ln647_reg_7833;
reg   [5:0] trunc_ln647_reg_7833_pp0_iter5_reg;
reg   [0:0] tmp_1_reg_7838;
wire   [0:0] icmp_ln879_2_fu_2413_p2;
reg   [0:0] icmp_ln879_2_reg_7843;
reg   [0:0] icmp_ln879_2_reg_7843_pp0_iter5_reg;
reg   [0:0] icmp_ln879_2_reg_7843_pp0_iter6_reg;
reg   [0:0] icmp_ln879_2_reg_7843_pp0_iter7_reg;
wire   [9:0] trunc_ln647_1_fu_2419_p1;
reg   [9:0] trunc_ln647_1_reg_7848;
wire   [6:0] add_ln90_fu_2423_p2;
reg   [6:0] add_ln90_reg_7854;
reg   [0:0] tmp_3_reg_7860;
reg   [0:0] tmp_3_reg_7860_pp0_iter5_reg;
wire   [5:0] trunc_ln647_2_fu_2437_p1;
reg   [5:0] trunc_ln647_2_reg_7865;
reg   [5:0] trunc_ln647_2_reg_7865_pp0_iter5_reg;
reg   [0:0] tmp_5_reg_7870;
reg   [0:0] tmp_6_reg_7875;
reg   [0:0] tmp_6_reg_7875_pp0_iter5_reg;
reg   [0:0] tmp_6_reg_7875_pp0_iter6_reg;
reg   [0:0] tmp_6_reg_7875_pp0_iter7_reg;
wire   [5:0] trunc_ln647_4_fu_2505_p1;
reg   [5:0] trunc_ln647_4_reg_7880;
reg   [0:0] tmp_7_reg_7885;
reg   [0:0] tmp_8_reg_7890;
reg   [0:0] tmp_8_reg_7890_pp0_iter5_reg;
reg   [0:0] tmp_8_reg_7890_pp0_iter6_reg;
reg   [0:0] tmp_8_reg_7890_pp0_iter7_reg;
wire   [0:0] icmp_ln879_5_fu_2525_p2;
reg   [0:0] icmp_ln879_5_reg_7895;
reg   [0:0] icmp_ln879_5_reg_7895_pp0_iter5_reg;
reg   [0:0] icmp_ln879_5_reg_7895_pp0_iter6_reg;
wire   [9:0] trunc_ln647_5_fu_2531_p1;
reg   [9:0] trunc_ln647_5_reg_7900;
reg   [0:0] tmp_9_reg_7906;
reg   [0:0] tmp_9_reg_7906_pp0_iter5_reg;
reg   [0:0] tmp_10_reg_7911;
reg   [0:0] tmp_10_reg_7911_pp0_iter5_reg;
reg   [0:0] tmp_10_reg_7911_pp0_iter6_reg;
reg   [0:0] tmp_10_reg_7911_pp0_iter7_reg;
reg   [0:0] tmp_10_reg_7911_pp0_iter8_reg;
wire   [5:0] trunc_ln647_6_fu_2571_p1;
reg   [5:0] trunc_ln647_6_reg_7916;
reg   [5:0] trunc_ln647_6_reg_7916_pp0_iter5_reg;
reg   [0:0] tmp_11_reg_7921;
reg   [0:0] tmp_12_reg_7926;
reg   [0:0] tmp_12_reg_7926_pp0_iter5_reg;
reg   [0:0] tmp_12_reg_7926_pp0_iter6_reg;
reg   [0:0] tmp_12_reg_7926_pp0_iter7_reg;
wire   [0:0] icmp_ln879_6_fu_2591_p2;
reg   [0:0] icmp_ln879_6_reg_7931;
reg   [0:0] icmp_ln879_6_reg_7931_pp0_iter5_reg;
reg   [0:0] icmp_ln879_6_reg_7931_pp0_iter6_reg;
wire   [9:0] trunc_ln647_7_fu_2597_p1;
reg   [9:0] trunc_ln647_7_reg_7936;
wire   [7:0] add_ln90_1_fu_2601_p2;
reg   [7:0] add_ln90_1_reg_7942;
reg   [0:0] tmp_15_reg_7947;
reg   [0:0] tmp_15_reg_7947_pp0_iter5_reg;
reg   [0:0] tmp_16_reg_7952;
reg   [0:0] tmp_16_reg_7952_pp0_iter5_reg;
reg   [0:0] tmp_16_reg_7952_pp0_iter6_reg;
reg   [0:0] tmp_16_reg_7952_pp0_iter7_reg;
reg   [0:0] tmp_16_reg_7952_pp0_iter8_reg;
wire   [5:0] trunc_ln647_10_fu_2637_p1;
reg   [5:0] trunc_ln647_10_reg_7957;
reg   [5:0] trunc_ln647_10_reg_7957_pp0_iter5_reg;
reg   [0:0] tmp_18_reg_7962;
reg   [0:0] tmp_19_reg_7967;
reg   [0:0] tmp_19_reg_7967_pp0_iter5_reg;
reg   [0:0] tmp_19_reg_7967_pp0_iter6_reg;
reg   [0:0] tmp_19_reg_7967_pp0_iter7_reg;
wire   [9:0] trunc_ln647_11_fu_2657_p1;
reg   [9:0] trunc_ln647_11_reg_7972;
wire   [7:0] add_ln90_2_fu_2661_p2;
reg   [7:0] add_ln90_2_reg_7978;
reg   [0:0] tmp_20_reg_7983;
reg   [0:0] tmp_21_reg_7988;
reg   [0:0] tmp_21_reg_7988_pp0_iter5_reg;
reg   [0:0] tmp_21_reg_7988_pp0_iter6_reg;
reg   [0:0] tmp_21_reg_7988_pp0_iter7_reg;
wire   [5:0] trunc_ln647_12_fu_2697_p1;
reg   [5:0] trunc_ln647_12_reg_7993;
reg   [0:0] tmp_22_reg_7998;
reg   [0:0] tmp_23_reg_8003;
reg   [0:0] tmp_23_reg_8003_pp0_iter5_reg;
reg   [0:0] tmp_23_reg_8003_pp0_iter6_reg;
reg   [0:0] tmp_23_reg_8003_pp0_iter7_reg;
wire   [9:0] trunc_ln647_13_fu_2717_p1;
reg   [9:0] trunc_ln647_13_reg_8008;
wire   [9:0] mul_ln647_fu_2734_p2;
reg   [9:0] mul_ln647_reg_8014;
reg   [0:0] tmp_26_reg_8020;
reg   [0:0] tmp_27_reg_8025;
reg   [0:0] tmp_27_reg_8025_pp0_iter5_reg;
reg   [0:0] tmp_27_reg_8025_pp0_iter6_reg;
reg   [0:0] tmp_27_reg_8025_pp0_iter7_reg;
wire   [0:0] icmp_ln879_11_fu_2755_p2;
reg   [0:0] icmp_ln879_11_reg_8030;
reg   [0:0] icmp_ln879_11_reg_8030_pp0_iter5_reg;
reg   [0:0] icmp_ln879_11_reg_8030_pp0_iter6_reg;
wire   [9:0] trunc_ln647_14_fu_2761_p1;
reg   [9:0] trunc_ln647_14_reg_8035;
wire   [11:0] shl_ln301_10_fu_2779_p3;
reg   [11:0] shl_ln301_10_reg_8041;
reg   [0:0] tmp_28_reg_8047;
reg   [0:0] tmp_29_reg_8052;
reg   [0:0] tmp_29_reg_8052_pp0_iter5_reg;
reg   [0:0] tmp_29_reg_8052_pp0_iter6_reg;
reg   [0:0] tmp_29_reg_8052_pp0_iter7_reg;
wire   [5:0] trunc_ln647_15_fu_2809_p1;
reg   [5:0] trunc_ln647_15_reg_8057;
reg   [0:0] tmp_30_reg_8062;
reg   [0:0] tmp_31_reg_8067;
reg   [0:0] tmp_31_reg_8067_pp0_iter5_reg;
reg   [0:0] tmp_31_reg_8067_pp0_iter6_reg;
reg   [0:0] tmp_31_reg_8067_pp0_iter7_reg;
wire   [9:0] trunc_ln647_16_fu_2829_p1;
reg   [9:0] trunc_ln647_16_reg_8072;
wire   [9:0] mul_ln647_1_fu_2846_p2;
reg   [9:0] mul_ln647_1_reg_8078;
reg   [0:0] tmp_34_reg_8084;
reg   [0:0] tmp_35_reg_8089;
reg   [0:0] tmp_35_reg_8089_pp0_iter5_reg;
reg   [0:0] tmp_35_reg_8089_pp0_iter6_reg;
reg   [0:0] tmp_35_reg_8089_pp0_iter7_reg;
wire   [0:0] icmp_ln879_14_fu_2867_p2;
reg   [0:0] icmp_ln879_14_reg_8094;
reg   [0:0] icmp_ln879_14_reg_8094_pp0_iter5_reg;
reg   [0:0] icmp_ln879_14_reg_8094_pp0_iter6_reg;
wire   [9:0] trunc_ln647_17_fu_2873_p1;
reg   [9:0] trunc_ln647_17_reg_8099;
wire   [11:0] shl_ln301_12_fu_2887_p3;
reg   [11:0] shl_ln301_12_reg_8105;
reg   [0:0] tmp_67_reg_8110;
reg   [0:0] tmp_68_reg_8115;
reg   [0:0] tmp_68_reg_8115_pp0_iter5_reg;
reg   [0:0] tmp_68_reg_8115_pp0_iter6_reg;
reg   [0:0] tmp_68_reg_8115_pp0_iter7_reg;
wire   [5:0] trunc_ln647_18_fu_2917_p1;
reg   [5:0] trunc_ln647_18_reg_8120;
reg   [0:0] tmp_69_reg_8125;
reg   [0:0] tmp_70_reg_8130;
reg   [0:0] tmp_70_reg_8130_pp0_iter5_reg;
reg   [0:0] tmp_70_reg_8130_pp0_iter6_reg;
reg   [0:0] tmp_70_reg_8130_pp0_iter7_reg;
wire   [9:0] trunc_ln647_19_fu_2937_p1;
reg   [9:0] trunc_ln647_19_reg_8135;
wire   [11:0] shl_ln301_13_fu_2951_p3;
reg   [11:0] shl_ln301_13_reg_8141;
reg   [0:0] tmp_71_reg_8146;
reg   [0:0] tmp_72_reg_8151;
reg   [0:0] tmp_72_reg_8151_pp0_iter5_reg;
reg   [0:0] tmp_72_reg_8151_pp0_iter6_reg;
reg   [0:0] tmp_72_reg_8151_pp0_iter7_reg;
wire   [5:0] trunc_ln647_20_fu_2981_p1;
reg   [5:0] trunc_ln647_20_reg_8156;
reg   [0:0] tmp_73_reg_8161;
reg   [0:0] tmp_74_reg_8166;
reg   [0:0] tmp_74_reg_8166_pp0_iter5_reg;
reg   [0:0] tmp_74_reg_8166_pp0_iter6_reg;
reg   [0:0] tmp_74_reg_8166_pp0_iter7_reg;
wire   [9:0] trunc_ln647_21_fu_3001_p1;
reg   [9:0] trunc_ln647_21_reg_8171;
wire   [20:0] add_ln703_fu_3005_p2;
reg   [20:0] add_ln703_reg_8177;
wire   [20:0] add_ln703_1_fu_3009_p2;
reg   [20:0] add_ln703_1_reg_8182;
wire   [20:0] add_ln703_2_fu_3013_p2;
reg   [20:0] add_ln703_2_reg_8187;
wire   [20:0] add_ln703_3_fu_3017_p2;
reg   [20:0] add_ln703_3_reg_8192;
wire   [20:0] add_ln703_6_fu_3021_p2;
reg   [20:0] add_ln703_6_reg_8197;
wire   [20:0] add_ln703_7_fu_3025_p2;
reg   [20:0] add_ln703_7_reg_8202;
wire   [20:0] add_ln703_8_fu_3029_p2;
reg   [20:0] add_ln703_8_reg_8207;
wire   [20:0] add_ln703_9_fu_3033_p2;
reg   [20:0] add_ln703_9_reg_8212;
wire   [20:0] add_ln703_12_fu_3037_p2;
reg   [20:0] add_ln703_12_reg_8217;
wire   [20:0] add_ln703_13_fu_3041_p2;
reg   [20:0] add_ln703_13_reg_8222;
wire   [20:0] add_ln703_14_fu_3045_p2;
reg   [20:0] add_ln703_14_reg_8227;
wire   [20:0] add_ln703_15_fu_3049_p2;
reg   [20:0] add_ln703_15_reg_8232;
wire   [20:0] add_ln703_18_fu_3053_p2;
reg   [20:0] add_ln703_18_reg_8237;
wire   [20:0] add_ln703_19_fu_3057_p2;
reg   [20:0] add_ln703_19_reg_8242;
wire   [20:0] add_ln703_20_fu_3061_p2;
reg   [20:0] add_ln703_20_reg_8247;
wire   [20:0] add_ln703_21_fu_3065_p2;
reg   [20:0] add_ln703_21_reg_8252;
wire  signed [36:0] grp_fu_6456_p3;
reg  signed [36:0] ret_V_reg_8257;
reg    ap_enable_reg_pp0_iter5;
wire  signed [36:0] grp_fu_6463_p3;
reg  signed [36:0] ret_V_1_reg_8262;
reg   [22:0] trunc_ln708_25_reg_8267;
reg   [22:0] trunc_ln708_25_reg_8267_pp0_iter6_reg;
wire  signed [36:0] grp_fu_6479_p2;
reg  signed [36:0] r_V_13_reg_8274;
wire  signed [36:0] grp_fu_6485_p3;
reg  signed [36:0] ret_V_4_reg_8279;
wire  signed [36:0] grp_fu_6492_p3;
reg  signed [36:0] ret_V_5_reg_8284;
reg   [22:0] trunc_ln708_29_reg_8289;
reg   [22:0] trunc_ln708_29_reg_8289_pp0_iter6_reg;
wire  signed [36:0] grp_fu_6508_p3;
reg  signed [36:0] ret_V_7_reg_8296;
reg   [22:0] trunc_ln708_31_reg_8301;
reg   [22:0] trunc_ln708_31_reg_8301_pp0_iter6_reg;
reg   [22:0] trunc_ln708_32_reg_8308;
reg   [22:0] trunc_ln708_32_reg_8308_pp0_iter6_reg;
reg   [22:0] trunc_ln708_33_reg_8315;
reg   [22:0] trunc_ln708_33_reg_8315_pp0_iter6_reg;
wire  signed [36:0] grp_fu_6533_p3;
reg  signed [36:0] ret_V_10_reg_8322;
wire  signed [36:0] grp_fu_6540_p3;
reg  signed [36:0] ret_V_11_reg_8327;
reg   [22:0] trunc_ln708_36_reg_8332;
reg   [22:0] trunc_ln708_36_reg_8332_pp0_iter6_reg;
reg   [22:0] trunc_ln708_37_reg_8339;
reg   [22:0] trunc_ln708_37_reg_8339_pp0_iter6_reg;
wire  signed [36:0] grp_fu_6565_p3;
reg  signed [36:0] ret_V_14_reg_8346;
wire  signed [36:0] grp_fu_6572_p3;
reg  signed [36:0] ret_V_15_reg_8351;
wire   [9:0] sub_ln214_fu_3159_p2;
reg   [9:0] sub_ln214_reg_8356;
wire   [0:0] icmp_ln879_1_fu_3172_p2;
reg   [0:0] icmp_ln879_1_reg_8361;
reg   [0:0] icmp_ln879_1_reg_8361_pp0_iter6_reg;
reg   [0:0] icmp_ln879_1_reg_8361_pp0_iter7_reg;
wire   [9:0] sub_ln214_1_fu_3187_p2;
reg   [9:0] sub_ln214_1_reg_8366;
wire   [9:0] select_ln132_fu_3198_p3;
reg   [9:0] select_ln132_reg_8371;
wire   [9:0] shl_ln301_3_fu_3204_p3;
reg   [9:0] shl_ln301_3_reg_8376;
wire   [9:0] sub_ln214_4_fu_3211_p2;
reg   [9:0] sub_ln214_4_reg_8382;
wire   [0:0] tmp_4_fu_3230_p3;
reg   [0:0] tmp_4_reg_8388;
reg   [0:0] tmp_4_reg_8388_pp0_iter6_reg;
reg   [0:0] tmp_4_reg_8388_pp0_iter7_reg;
wire   [0:0] icmp_ln879_4_fu_3238_p2;
reg   [0:0] icmp_ln879_4_reg_8393;
reg   [0:0] icmp_ln879_4_reg_8393_pp0_iter6_reg;
wire   [9:0] select_ln132_1_fu_3253_p3;
reg   [9:0] select_ln132_1_reg_8398;
wire   [9:0] select_ln114_3_fu_3274_p3;
reg   [9:0] select_ln114_3_reg_8403;
wire   [9:0] select_ln132_2_fu_3286_p3;
reg   [9:0] select_ln132_2_reg_8408;
wire   [9:0] select_ln132_3_fu_3297_p3;
reg   [9:0] select_ln132_3_reg_8413;
wire   [0:0] icmp_ln879_7_fu_3316_p2;
reg   [0:0] icmp_ln879_7_reg_8418;
reg   [0:0] icmp_ln879_7_reg_8418_pp0_iter6_reg;
reg   [0:0] icmp_ln879_7_reg_8418_pp0_iter7_reg;
wire   [0:0] tmp_14_fu_3322_p3;
reg   [0:0] tmp_14_reg_8423;
reg   [0:0] tmp_14_reg_8423_pp0_iter6_reg;
reg   [0:0] tmp_14_reg_8423_pp0_iter7_reg;
wire   [0:0] icmp_ln879_8_fu_3330_p2;
reg   [0:0] icmp_ln879_8_reg_8428;
reg   [0:0] icmp_ln879_8_reg_8428_pp0_iter6_reg;
wire   [9:0] select_ln132_4_fu_3346_p3;
reg   [9:0] select_ln132_4_reg_8433;
wire   [0:0] icmp_ln879_9_fu_3354_p2;
reg   [0:0] icmp_ln879_9_reg_8438;
reg   [0:0] icmp_ln879_9_reg_8438_pp0_iter6_reg;
wire   [9:0] select_ln132_5_fu_3364_p3;
reg   [9:0] select_ln132_5_reg_8443;
wire   [9:0] select_ln114_7_fu_3383_p3;
reg   [9:0] select_ln114_7_reg_8448;
wire   [0:0] icmp_ln879_10_fu_3390_p2;
reg   [0:0] icmp_ln879_10_reg_8453;
reg   [0:0] icmp_ln879_10_reg_8453_pp0_iter6_reg;
wire   [9:0] select_ln132_6_fu_3400_p3;
reg   [9:0] select_ln132_6_reg_8458;
wire   [9:0] select_ln114_8_fu_3411_p3;
reg   [9:0] select_ln114_8_reg_8463;
wire   [9:0] select_ln132_7_fu_3422_p3;
reg   [9:0] select_ln132_7_reg_8468;
wire   [0:0] icmp_ln879_12_fu_3428_p2;
reg   [0:0] icmp_ln879_12_reg_8473;
reg   [0:0] icmp_ln879_12_reg_8473_pp0_iter6_reg;
wire   [9:0] select_ln114_9_fu_3446_p3;
reg   [9:0] select_ln114_9_reg_8478;
wire   [0:0] icmp_ln879_13_fu_3453_p2;
reg   [0:0] icmp_ln879_13_reg_8483;
reg   [0:0] icmp_ln879_13_reg_8483_pp0_iter6_reg;
wire   [9:0] select_ln132_8_fu_3463_p3;
reg   [9:0] select_ln132_8_reg_8488;
wire   [9:0] select_ln114_10_fu_3474_p3;
reg   [9:0] select_ln114_10_reg_8493;
wire   [9:0] select_ln132_9_fu_3485_p3;
reg   [9:0] select_ln132_9_reg_8498;
wire   [9:0] select_ln114_11_fu_3504_p3;
reg   [9:0] select_ln114_11_reg_8503;
wire   [0:0] icmp_ln879_15_fu_3511_p2;
reg   [0:0] icmp_ln879_15_reg_8508;
reg   [0:0] icmp_ln879_15_reg_8508_pp0_iter6_reg;
wire   [9:0] select_ln132_10_fu_3521_p3;
reg   [9:0] select_ln132_10_reg_8513;
wire   [9:0] select_ln114_12_fu_3540_p3;
reg   [9:0] select_ln114_12_reg_8518;
wire   [0:0] icmp_ln879_16_fu_3547_p2;
reg   [0:0] icmp_ln879_16_reg_8523;
reg   [0:0] icmp_ln879_16_reg_8523_pp0_iter6_reg;
wire   [9:0] select_ln132_11_fu_3557_p3;
reg   [9:0] select_ln132_11_reg_8528;
wire   [21:0] add_ln703_4_fu_3575_p2;
reg   [21:0] add_ln703_4_reg_8533;
wire   [21:0] add_ln703_5_fu_3581_p2;
reg   [21:0] add_ln703_5_reg_8538;
wire   [21:0] add_ln703_10_fu_3599_p2;
reg   [21:0] add_ln703_10_reg_8543;
wire   [21:0] add_ln703_11_fu_3605_p2;
reg   [21:0] add_ln703_11_reg_8548;
wire   [21:0] add_ln703_16_fu_3623_p2;
reg   [21:0] add_ln703_16_reg_8553;
wire   [21:0] add_ln703_17_fu_3629_p2;
reg   [21:0] add_ln703_17_reg_8558;
wire   [21:0] add_ln703_22_fu_3647_p2;
reg   [21:0] add_ln703_22_reg_8563;
wire   [21:0] add_ln703_23_fu_3653_p2;
reg   [21:0] add_ln703_23_reg_8568;
wire   [22:0] trunc_ln708_23_fu_3659_p4;
reg   [22:0] trunc_ln708_23_reg_8573;
wire   [22:0] trunc_ln708_24_fu_3668_p4;
reg   [22:0] trunc_ln708_24_reg_8579;
wire  signed [36:0] grp_fu_6579_p3;
reg  signed [36:0] ret_V_3_reg_8585;
reg    ap_enable_reg_pp0_iter6;
wire   [22:0] trunc_ln708_27_fu_3677_p4;
reg   [22:0] trunc_ln708_27_reg_8590;
reg   [22:0] trunc_ln708_27_reg_8590_pp0_iter7_reg;
wire   [22:0] trunc_ln708_28_fu_3686_p4;
reg   [22:0] trunc_ln708_28_reg_8596;
wire   [22:0] trunc_ln708_30_fu_3695_p4;
reg   [22:0] trunc_ln708_30_reg_8602;
wire   [22:0] trunc_ln708_34_fu_3704_p4;
reg   [22:0] trunc_ln708_34_reg_8608;
wire   [22:0] trunc_ln708_35_fu_3713_p4;
reg   [22:0] trunc_ln708_35_reg_8614;
wire   [22:0] trunc_ln708_38_fu_3722_p4;
reg   [22:0] trunc_ln708_38_reg_8620;
wire   [22:0] trunc_ln708_39_fu_3731_p4;
reg   [22:0] trunc_ln708_39_reg_8626;
reg   [22:0] trunc_ln708_40_reg_8632;
reg   [22:0] trunc_ln708_41_reg_8638;
reg   [22:0] trunc_ln708_42_reg_8644;
reg   [22:0] trunc_ln708_43_reg_8650;
reg   [22:0] trunc_ln708_44_reg_8656;
reg   [22:0] trunc_ln708_45_reg_8662;
reg   [22:0] trunc_ln708_46_reg_8668;
reg   [22:0] trunc_ln708_47_reg_8674;
reg   [22:0] trunc_ln708_49_reg_8680;
reg   [22:0] trunc_ln708_50_reg_8686;
reg   [22:0] trunc_ln708_51_reg_8692;
reg   [22:0] trunc_ln708_51_reg_8692_pp0_iter7_reg;
reg   [22:0] trunc_ln708_52_reg_8698;
reg   [22:0] trunc_ln708_53_reg_8704;
reg   [22:0] trunc_ln708_54_reg_8710;
reg   [22:0] trunc_ln708_55_reg_8716;
reg   [22:0] trunc_ln708_56_reg_8722;
reg   [22:0] trunc_ln708_57_reg_8728;
reg   [22:0] trunc_ln708_58_reg_8734;
reg   [22:0] trunc_ln708_59_reg_8740;
reg   [22:0] trunc_ln708_60_reg_8746;
reg   [22:0] trunc_ln708_61_reg_8752;
reg   [22:0] trunc_ln708_62_reg_8758;
reg   [22:0] trunc_ln708_63_reg_8764;
wire   [9:0] select_ln114_fu_4327_p3;
reg   [9:0] select_ln114_reg_8780;
wire   [9:0] select_ln114_1_fu_4338_p3;
reg   [9:0] select_ln114_1_reg_8790;
reg   [9:0] select_ln114_1_reg_8790_pp0_iter7_reg;
wire   [0:0] icmp_ln879_3_fu_4343_p2;
reg   [0:0] icmp_ln879_3_reg_8795;
reg   [0:0] icmp_ln879_3_reg_8795_pp0_iter7_reg;
wire   [9:0] select_ln114_2_fu_4365_p3;
reg   [9:0] select_ln114_2_reg_8805;
wire   [9:0] select_ln114_4_fu_4397_p3;
reg   [9:0] select_ln114_4_reg_8825;
wire   [9:0] select_ln114_5_fu_4421_p3;
reg   [9:0] select_ln114_5_reg_8835;
wire   [9:0] select_ln114_6_fu_4445_p3;
reg   [9:0] select_ln114_6_reg_8845;
wire   [22:0] add_ln703_96_fu_4558_p2;
reg   [22:0] add_ln703_96_reg_8915;
wire   [22:0] add_ln703_97_fu_4564_p2;
reg   [22:0] add_ln703_97_reg_8920;
wire   [22:0] add_ln703_98_fu_4570_p2;
reg   [22:0] add_ln703_98_reg_8925;
wire   [22:0] add_ln703_99_fu_4576_p2;
reg   [22:0] add_ln703_99_reg_8930;
wire   [22:0] add_ln703_102_fu_4582_p2;
reg   [22:0] add_ln703_102_reg_8935;
wire   [22:0] add_ln703_103_fu_4588_p2;
reg   [22:0] add_ln703_103_reg_8940;
wire   [22:0] add_ln703_104_fu_4593_p2;
reg   [22:0] add_ln703_104_reg_8945;
wire   [22:0] add_ln703_105_fu_4597_p2;
reg   [22:0] add_ln703_105_reg_8950;
wire   [22:0] add_ln703_108_fu_4602_p2;
reg   [22:0] add_ln703_108_reg_8955;
wire   [22:0] add_ln703_109_fu_4607_p2;
reg   [22:0] add_ln703_109_reg_8960;
wire   [22:0] add_ln703_110_fu_4612_p2;
reg   [22:0] add_ln703_110_reg_8965;
wire   [22:0] add_ln703_111_fu_4617_p2;
reg   [22:0] add_ln703_111_reg_8970;
wire   [22:0] add_ln703_114_fu_4622_p2;
reg   [22:0] add_ln703_114_reg_8975;
wire   [22:0] add_ln703_115_fu_4627_p2;
reg   [22:0] add_ln703_115_reg_8980;
wire   [22:0] add_ln703_116_fu_4633_p2;
reg   [22:0] add_ln703_116_reg_8985;
wire   [22:0] add_ln703_117_fu_4638_p2;
reg   [22:0] add_ln703_117_reg_8990;
wire   [22:0] add_ln703_120_fu_4642_p2;
reg   [22:0] add_ln703_120_reg_8995;
wire   [22:0] add_ln703_121_fu_4647_p2;
reg   [22:0] add_ln703_121_reg_9000;
wire   [22:0] add_ln703_122_fu_4652_p2;
reg   [22:0] add_ln703_122_reg_9005;
wire   [22:0] add_ln703_123_fu_4656_p2;
reg   [22:0] add_ln703_123_reg_9010;
reg   [22:0] trunc_ln708_48_reg_9015;
wire   [22:0] add_ln703_126_fu_4685_p2;
reg   [22:0] add_ln703_126_reg_9021;
wire   [22:0] add_ln703_127_fu_4690_p2;
reg   [22:0] add_ln703_127_reg_9026;
reg   [22:0] add_ln703_127_reg_9026_pp0_iter8_reg;
wire   [22:0] add_ln703_128_fu_4695_p2;
reg   [22:0] add_ln703_128_reg_9031;
wire   [22:0] add_ln703_132_fu_4699_p2;
reg   [22:0] add_ln703_132_reg_9036;
wire   [22:0] add_ln703_133_fu_4704_p2;
reg   [22:0] add_ln703_133_reg_9041;
wire   [22:0] add_ln703_134_fu_4709_p2;
reg   [22:0] add_ln703_134_reg_9046;
wire   [22:0] add_ln703_135_fu_4713_p2;
reg   [22:0] add_ln703_135_reg_9051;
wire   [22:0] add_ln703_138_fu_4718_p2;
reg   [22:0] add_ln703_138_reg_9056;
wire   [22:0] add_ln703_139_fu_4723_p2;
reg   [22:0] add_ln703_139_reg_9061;
reg   [22:0] add_ln703_139_reg_9061_pp0_iter8_reg;
wire   [22:0] add_ln703_140_fu_4728_p2;
reg   [22:0] add_ln703_140_reg_9066;
wire   [22:0] add_ln703_144_fu_4732_p2;
reg   [22:0] add_ln703_144_reg_9071;
wire   [22:0] add_ln703_145_fu_4737_p2;
reg   [22:0] add_ln703_145_reg_9076;
wire   [22:0] add_ln703_146_fu_4742_p2;
reg   [22:0] add_ln703_146_reg_9081;
wire   [22:0] add_ln703_147_fu_4747_p2;
reg   [22:0] add_ln703_147_reg_9086;
wire   [22:0] add_ln703_150_fu_4751_p2;
reg   [22:0] add_ln703_150_reg_9091;
wire   [22:0] add_ln703_151_fu_4756_p2;
reg   [22:0] add_ln703_151_reg_9096;
wire   [22:0] add_ln703_152_fu_4761_p2;
reg   [22:0] add_ln703_152_reg_9101;
wire   [22:0] add_ln703_153_fu_4765_p2;
reg   [22:0] add_ln703_153_reg_9106;
wire   [22:0] add_ln703_156_fu_4769_p2;
reg   [22:0] add_ln703_156_reg_9111;
wire   [22:0] add_ln703_157_fu_4774_p2;
reg   [22:0] add_ln703_157_reg_9116;
wire   [22:0] add_ln703_158_fu_4779_p2;
reg   [22:0] add_ln703_158_reg_9121;
wire   [22:0] add_ln703_159_fu_4784_p2;
reg   [22:0] add_ln703_159_reg_9126;
wire   [22:0] add_ln703_162_fu_4788_p2;
reg   [22:0] add_ln703_162_reg_9131;
wire   [22:0] add_ln703_163_fu_4793_p2;
reg   [22:0] add_ln703_163_reg_9136;
wire   [22:0] add_ln703_164_fu_4798_p2;
reg   [22:0] add_ln703_164_reg_9141;
wire   [22:0] add_ln703_165_fu_4802_p2;
reg   [22:0] add_ln703_165_reg_9146;
wire   [22:0] add_ln703_168_fu_4806_p2;
reg   [22:0] add_ln703_168_reg_9151;
wire   [22:0] add_ln703_169_fu_4811_p2;
reg   [22:0] add_ln703_169_reg_9156;
wire   [22:0] add_ln703_170_fu_4816_p2;
reg   [22:0] add_ln703_170_reg_9161;
wire   [22:0] add_ln703_171_fu_4820_p2;
reg   [22:0] add_ln703_171_reg_9166;
wire   [22:0] add_ln703_174_fu_4824_p2;
reg   [22:0] add_ln703_174_reg_9171;
wire   [22:0] add_ln703_175_fu_4829_p2;
reg   [22:0] add_ln703_175_reg_9176;
wire   [22:0] add_ln703_176_fu_4834_p2;
reg   [22:0] add_ln703_176_reg_9181;
wire   [22:0] add_ln703_177_fu_4838_p2;
reg   [22:0] add_ln703_177_reg_9186;
wire   [22:0] add_ln703_180_fu_4842_p2;
reg   [22:0] add_ln703_180_reg_9191;
wire   [22:0] add_ln703_181_fu_4847_p2;
reg   [22:0] add_ln703_181_reg_9196;
wire   [22:0] add_ln703_182_fu_4852_p2;
reg   [22:0] add_ln703_182_reg_9201;
wire   [22:0] add_ln703_183_fu_4856_p2;
reg   [22:0] add_ln703_183_reg_9206;
wire   [22:0] add_ln703_186_fu_4860_p2;
reg   [22:0] add_ln703_186_reg_9211;
wire   [22:0] add_ln703_187_fu_4865_p2;
reg   [22:0] add_ln703_187_reg_9216;
wire   [22:0] add_ln703_188_fu_4870_p2;
reg   [22:0] add_ln703_188_reg_9221;
wire   [22:0] add_ln703_189_fu_4874_p2;
reg   [22:0] add_ln703_189_reg_9226;
reg   [14:0] twiddleObj_twiddleTa_5_reg_9231;
reg    ap_enable_reg_pp0_iter7;
reg   [14:0] twiddleObj_twiddleTa_9_reg_9241;
reg   [14:0] twiddleObj_twiddleTa_13_reg_9251;
reg   [14:0] twiddleObj_twiddleTa_17_reg_9256;
wire  signed [14:0] select_ln135_2_fu_4898_p3;
reg  signed [14:0] select_ln135_2_reg_9266;
reg  signed [14:0] twiddleObj_twiddleTa_23_reg_9272;
wire  signed [14:0] select_ln135_3_fu_4905_p3;
reg  signed [14:0] select_ln135_3_reg_9278;
wire  signed [14:0] select_ln135_4_fu_4916_p3;
reg  signed [14:0] select_ln135_4_reg_9289;
wire  signed [14:0] select_ln135_5_fu_4927_p3;
reg  signed [14:0] select_ln135_5_reg_9300;
wire  signed [14:0] select_ln135_6_fu_4938_p3;
reg  signed [14:0] select_ln135_6_reg_9311;
reg  signed [14:0] twiddleObj_twiddleTa_39_reg_9317;
wire  signed [14:0] select_ln135_7_fu_4945_p3;
reg  signed [14:0] select_ln135_7_reg_9323;
reg  signed [14:0] twiddleObj_twiddleTa_43_reg_9329;
wire  signed [14:0] select_ln135_8_fu_4952_p3;
reg  signed [14:0] select_ln135_8_reg_9335;
wire  signed [14:0] select_ln118_1_fu_4959_p3;
reg  signed [14:0] select_ln118_1_reg_9341;
wire  signed [14:0] select_ln135_9_fu_4966_p3;
reg  signed [14:0] select_ln135_9_reg_9347;
reg  signed [14:0] twiddleObj_twiddleTa_51_reg_9353;
wire  signed [14:0] select_ln135_10_fu_4973_p3;
reg  signed [14:0] select_ln135_10_reg_9359;
reg  signed [14:0] twiddleObj_twiddleTa_55_reg_9365;
wire  signed [14:0] select_ln135_11_fu_4980_p3;
reg  signed [14:0] select_ln135_11_reg_9371;
reg  signed [14:0] twiddleObj_twiddleTa_59_reg_9377;
wire  signed [14:0] select_ln135_12_fu_4987_p3;
reg  signed [14:0] select_ln135_12_reg_9383;
wire   [23:0] add_ln703_100_fu_5006_p2;
reg   [23:0] add_ln703_100_reg_9389;
reg   [23:0] add_ln703_100_reg_9389_pp0_iter9_reg;
reg   [23:0] add_ln703_100_reg_9389_pp0_iter10_reg;
reg   [23:0] add_ln703_100_reg_9389_pp0_iter11_reg;
reg   [23:0] add_ln703_100_reg_9389_pp0_iter12_reg;
wire   [23:0] add_ln703_101_fu_5012_p2;
reg   [23:0] add_ln703_101_reg_9394;
reg   [23:0] add_ln703_101_reg_9394_pp0_iter9_reg;
reg   [23:0] add_ln703_101_reg_9394_pp0_iter10_reg;
reg   [23:0] add_ln703_101_reg_9394_pp0_iter11_reg;
reg   [23:0] add_ln703_101_reg_9394_pp0_iter12_reg;
wire   [23:0] add_ln703_106_fu_5030_p2;
reg  signed [23:0] add_ln703_106_reg_9399;
wire   [23:0] add_ln703_107_fu_5036_p2;
reg  signed [23:0] add_ln703_107_reg_9404;
wire   [23:0] add_ln703_112_fu_5054_p2;
reg  signed [23:0] add_ln703_112_reg_9409;
wire   [23:0] add_ln703_113_fu_5060_p2;
reg  signed [23:0] add_ln703_113_reg_9414;
wire   [23:0] add_ln703_118_fu_5078_p2;
reg   [23:0] add_ln703_118_reg_9419;
wire   [23:0] add_ln703_119_fu_5084_p2;
reg   [23:0] add_ln703_119_reg_9424;
reg   [23:0] add_ln703_119_reg_9424_pp0_iter9_reg;
wire   [23:0] add_ln703_124_fu_5102_p2;
reg  signed [23:0] add_ln703_124_reg_9429;
wire   [23:0] add_ln703_125_fu_5108_p2;
reg  signed [23:0] add_ln703_125_reg_9434;
wire   [22:0] add_ln703_129_fu_5117_p2;
reg   [22:0] add_ln703_129_reg_9439;
wire   [23:0] add_ln703_130_fu_5124_p2;
reg   [23:0] add_ln703_130_reg_9444;
wire   [23:0] add_ln703_136_fu_5142_p2;
reg  signed [23:0] add_ln703_136_reg_9449;
wire   [23:0] add_ln703_137_fu_5148_p2;
reg  signed [23:0] add_ln703_137_reg_9454;
wire   [22:0] add_ln703_141_fu_5157_p2;
reg   [22:0] add_ln703_141_reg_9459;
wire   [23:0] add_ln703_142_fu_5164_p2;
reg   [23:0] add_ln703_142_reg_9464;
wire   [23:0] add_ln703_148_fu_5182_p2;
reg   [23:0] add_ln703_148_reg_9469;
wire   [23:0] add_ln703_149_fu_5188_p2;
reg   [23:0] add_ln703_149_reg_9474;
reg   [23:0] add_ln703_149_reg_9474_pp0_iter9_reg;
wire   [23:0] add_ln703_154_fu_5206_p2;
reg   [23:0] add_ln703_154_reg_9479;
wire   [23:0] add_ln703_155_fu_5212_p2;
reg   [23:0] add_ln703_155_reg_9484;
reg   [23:0] add_ln703_155_reg_9484_pp0_iter9_reg;
wire   [23:0] add_ln703_160_fu_5230_p2;
reg   [23:0] add_ln703_160_reg_9489;
wire   [23:0] add_ln703_161_fu_5236_p2;
reg   [23:0] add_ln703_161_reg_9494;
reg   [23:0] add_ln703_161_reg_9494_pp0_iter9_reg;
wire   [23:0] add_ln703_166_fu_5254_p2;
reg   [23:0] add_ln703_166_reg_9499;
wire   [23:0] add_ln703_167_fu_5260_p2;
reg   [23:0] add_ln703_167_reg_9504;
reg   [23:0] add_ln703_167_reg_9504_pp0_iter9_reg;
wire   [23:0] add_ln703_172_fu_5278_p2;
reg  signed [23:0] add_ln703_172_reg_9509;
wire   [23:0] add_ln703_173_fu_5284_p2;
reg  signed [23:0] add_ln703_173_reg_9514;
wire   [23:0] add_ln703_178_fu_5302_p2;
reg  signed [23:0] add_ln703_178_reg_9519;
wire   [23:0] add_ln703_179_fu_5308_p2;
reg  signed [23:0] add_ln703_179_reg_9524;
wire   [23:0] add_ln703_184_fu_5326_p2;
reg   [23:0] add_ln703_184_reg_9529;
wire   [23:0] add_ln703_185_fu_5332_p2;
reg   [23:0] add_ln703_185_reg_9534;
reg   [23:0] add_ln703_185_reg_9534_pp0_iter9_reg;
wire   [23:0] add_ln703_190_fu_5350_p2;
reg   [23:0] add_ln703_190_reg_9539;
wire   [23:0] add_ln703_191_fu_5356_p2;
reg   [23:0] add_ln703_191_reg_9544;
reg   [23:0] add_ln703_191_reg_9544_pp0_iter9_reg;
wire   [14:0] select_ln703_fu_5379_p3;
reg   [14:0] select_ln703_reg_9554;
reg  signed [14:0] twiddleObj_twiddleTa_7_reg_9559;
reg    ap_enable_reg_pp0_iter8;
wire   [14:0] select_ln703_1_fu_5391_p3;
reg   [14:0] select_ln703_1_reg_9564;
reg  signed [14:0] twiddleObj_twiddleTa_11_reg_9569;
wire   [14:0] sub_ln703_3_fu_5404_p2;
reg   [14:0] sub_ln703_3_reg_9575;
wire   [14:0] select_ln703_2_fu_5419_p3;
reg   [14:0] select_ln703_2_reg_9585;
reg  signed [14:0] twiddleObj_twiddleTa_19_reg_9590;
wire   [15:0] select_ln139_fu_5438_p3;
reg  signed [15:0] select_ln139_reg_9595;
wire   [15:0] select_ln123_1_fu_5457_p3;
reg  signed [15:0] select_ln123_1_reg_9600;
wire   [15:0] select_ln139_1_fu_5476_p3;
reg  signed [15:0] select_ln139_1_reg_9605;
reg  signed [14:0] twiddleObj_twiddleTa_27_reg_9610;
wire   [15:0] select_ln139_2_fu_5495_p3;
reg   [15:0] select_ln139_2_reg_9616;
wire  signed [14:0] select_ln118_fu_5502_p3;
reg  signed [14:0] select_ln118_reg_9621;
wire   [15:0] select_ln139_3_fu_5521_p3;
reg   [15:0] select_ln139_3_reg_9627;
reg  signed [14:0] twiddleObj_twiddleTa_35_reg_9632;
wire   [15:0] select_ln139_4_fu_5540_p3;
reg   [15:0] select_ln139_4_reg_9638;
wire   [15:0] select_ln123_5_fu_5559_p3;
reg  signed [15:0] select_ln123_5_reg_9643;
wire   [15:0] select_ln139_5_fu_5578_p3;
reg  signed [15:0] select_ln139_5_reg_9648;
wire   [15:0] select_ln123_6_fu_5597_p3;
reg  signed [15:0] select_ln123_6_reg_9653;
wire   [15:0] select_ln139_6_fu_5616_p3;
reg  signed [15:0] select_ln139_6_reg_9658;
wire   [15:0] select_ln123_7_fu_5635_p3;
reg  signed [15:0] select_ln123_7_reg_9663;
wire   [15:0] select_ln139_7_fu_5654_p3;
reg  signed [15:0] select_ln139_7_reg_9668;
wire   [15:0] select_ln123_8_fu_5673_p3;
reg  signed [15:0] select_ln123_8_reg_9673;
wire   [15:0] select_ln139_8_fu_5692_p3;
reg  signed [15:0] select_ln139_8_reg_9678;
wire   [15:0] select_ln123_9_fu_5711_p3;
reg  signed [15:0] select_ln123_9_reg_9683;
wire   [15:0] select_ln139_9_fu_5730_p3;
reg  signed [15:0] select_ln139_9_reg_9688;
wire   [15:0] select_ln123_10_fu_5749_p3;
reg  signed [15:0] select_ln123_10_reg_9693;
wire   [15:0] select_ln139_10_fu_5768_p3;
reg  signed [15:0] select_ln139_10_reg_9698;
wire   [23:0] add_ln703_131_fu_5781_p2;
reg   [23:0] add_ln703_131_reg_9703;
wire   [23:0] add_ln703_143_fu_5793_p2;
reg   [23:0] add_ln703_143_reg_9708;
reg   [14:0] twiddleObj_twiddleTa_3_reg_9713;
reg    ap_enable_reg_pp0_iter9;
wire  signed [38:0] sext_ln1118_8_fu_5799_p1;
reg  signed [38:0] sext_ln1118_8_reg_9718;
wire   [38:0] zext_ln1118_fu_5802_p1;
wire  signed [38:0] sext_ln1118_9_fu_5805_p1;
reg  signed [38:0] sext_ln1118_9_reg_9730;
wire   [38:0] zext_ln1118_1_fu_5808_p1;
reg   [38:0] zext_ln1118_1_reg_9736;
wire  signed [38:0] sext_ln1118_11_fu_5811_p1;
wire  signed [38:0] sext_ln1118_12_fu_5814_p1;
reg  signed [38:0] sext_ln1118_12_reg_9748;
wire   [15:0] select_ln123_fu_5829_p3;
reg   [15:0] select_ln123_reg_9754;
wire  signed [38:0] sext_ln1118_14_fu_5836_p1;
reg  signed [38:0] sext_ln1118_14_reg_9759;
wire   [38:0] zext_ln1118_3_fu_5839_p1;
wire  signed [38:0] sext_ln1118_15_fu_5842_p1;
reg  signed [38:0] sext_ln1118_15_reg_9771;
reg   [14:0] twiddleObj_twiddleTa_15_reg_9777;
wire  signed [38:0] sext_ln1118_17_fu_5845_p1;
reg  signed [38:0] sext_ln1118_17_reg_9782;
wire   [38:0] zext_ln1118_2_fu_5848_p1;
wire  signed [38:0] sext_ln1118_18_fu_5851_p1;
reg  signed [38:0] sext_ln1118_18_reg_9794;
wire  signed [38:0] sext_ln1118_20_fu_5854_p1;
reg  signed [38:0] sext_ln1118_20_reg_9800;
wire  signed [38:0] sext_ln1118_21_fu_5857_p1;
wire  signed [38:0] sext_ln1118_22_fu_5860_p1;
reg  signed [38:0] sext_ln1118_22_reg_9812;
wire  signed [38:0] sext_ln1118_24_fu_5863_p1;
reg  signed [38:0] sext_ln1118_24_reg_9818;
wire  signed [38:0] sext_ln1118_25_fu_5866_p1;
wire  signed [38:0] sext_ln1118_26_fu_5869_p1;
reg  signed [38:0] sext_ln1118_26_reg_9830;
wire   [15:0] select_ln123_2_fu_5884_p3;
reg   [15:0] select_ln123_2_reg_9836;
wire  signed [38:0] sext_ln1118_28_fu_5891_p1;
reg  signed [38:0] sext_ln1118_28_reg_9841;
wire  signed [38:0] sext_ln1118_29_fu_5894_p1;
wire  signed [38:0] sext_ln1118_30_fu_5897_p1;
reg  signed [38:0] sext_ln1118_30_reg_9853;
wire   [15:0] select_ln123_3_fu_5912_p3;
reg   [15:0] select_ln123_3_reg_9859;
wire  signed [38:0] sext_ln1118_32_fu_5919_p1;
reg  signed [38:0] sext_ln1118_32_reg_9864;
wire  signed [38:0] sext_ln1118_33_fu_5922_p1;
wire  signed [38:0] sext_ln1118_34_fu_5925_p1;
reg  signed [38:0] sext_ln1118_34_reg_9876;
wire   [15:0] select_ln123_4_fu_5940_p3;
reg   [15:0] select_ln123_4_reg_9882;
wire  signed [38:0] sext_ln1118_36_fu_5947_p1;
reg  signed [38:0] sext_ln1118_36_reg_9887;
wire  signed [38:0] sext_ln1118_37_fu_5950_p1;
wire  signed [38:0] sext_ln1118_38_fu_5953_p1;
reg  signed [38:0] sext_ln1118_38_reg_9899;
wire  signed [38:0] sext_ln1118_40_fu_5956_p1;
reg  signed [38:0] sext_ln1118_40_reg_9905;
wire  signed [38:0] sext_ln1118_41_fu_5959_p1;
wire  signed [38:0] sext_ln1118_42_fu_5962_p1;
reg  signed [38:0] sext_ln1118_42_reg_9917;
wire  signed [38:0] sext_ln1118_44_fu_5965_p1;
reg  signed [38:0] sext_ln1118_44_reg_9923;
wire  signed [38:0] sext_ln1118_45_fu_5968_p1;
wire  signed [38:0] sext_ln1118_46_fu_5971_p1;
reg  signed [38:0] sext_ln1118_46_reg_9935;
wire  signed [38:0] sext_ln1118_48_fu_5974_p1;
reg  signed [38:0] sext_ln1118_48_reg_9941;
wire  signed [38:0] sext_ln1118_49_fu_5977_p1;
wire  signed [38:0] sext_ln1118_50_fu_5980_p1;
reg  signed [38:0] sext_ln1118_50_reg_9953;
wire  signed [38:0] sext_ln1118_52_fu_5983_p1;
reg  signed [38:0] sext_ln1118_52_reg_9959;
wire  signed [38:0] sext_ln1118_53_fu_5986_p1;
wire  signed [38:0] sext_ln1118_54_fu_5989_p1;
reg  signed [38:0] sext_ln1118_54_reg_9971;
wire  signed [38:0] sext_ln1118_56_fu_5992_p1;
reg  signed [38:0] sext_ln1118_56_reg_9977;
wire  signed [38:0] sext_ln1118_57_fu_5995_p1;
wire  signed [38:0] sext_ln1118_58_fu_5998_p1;
reg  signed [38:0] sext_ln1118_58_reg_9989;
wire  signed [38:0] sext_ln1118_60_fu_6001_p1;
reg  signed [38:0] sext_ln1118_60_reg_9995;
wire  signed [38:0] sext_ln1118_61_fu_6004_p1;
wire  signed [38:0] sext_ln1118_62_fu_6007_p1;
reg  signed [38:0] sext_ln1118_62_reg_10007;
wire  signed [38:0] sext_ln1118_10_fu_6010_p1;
wire  signed [38:0] sext_ln1118_13_fu_6013_p1;
wire  signed [38:0] sext_ln1118_16_fu_6016_p1;
wire  signed [38:0] sext_ln1118_19_fu_6019_p1;
wire  signed [38:0] sext_ln1118_23_fu_6022_p1;
wire  signed [38:0] sext_ln1118_27_fu_6025_p1;
wire  signed [38:0] sext_ln1118_31_fu_6028_p1;
wire  signed [38:0] sext_ln1118_35_fu_6031_p1;
wire  signed [38:0] sext_ln1118_39_fu_6034_p1;
wire  signed [38:0] sext_ln1118_43_fu_6037_p1;
wire  signed [38:0] sext_ln1118_47_fu_6040_p1;
wire  signed [38:0] sext_ln1118_51_fu_6043_p1;
wire  signed [38:0] sext_ln1118_55_fu_6046_p1;
wire  signed [38:0] sext_ln1118_59_fu_6049_p1;
wire  signed [38:0] sext_ln1118_63_fu_6052_p1;
wire  signed [38:0] grp_fu_6586_p2;
reg  signed [38:0] mul_ln703_reg_10103;
wire  signed [38:0] grp_fu_6592_p2;
reg  signed [38:0] mul_ln1192_reg_10108;
wire  signed [38:0] grp_fu_6598_p2;
reg  signed [38:0] mul_ln703_2_reg_10113;
wire  signed [38:0] grp_fu_6604_p2;
reg  signed [38:0] mul_ln703_3_reg_10118;
wire  signed [38:0] grp_fu_6610_p2;
reg  signed [38:0] mul_ln703_4_reg_10123;
wire  signed [38:0] grp_fu_6616_p2;
reg  signed [38:0] mul_ln1192_4_reg_10128;
wire  signed [38:0] grp_fu_6622_p2;
reg  signed [38:0] mul_ln703_6_reg_10133;
wire  signed [38:0] grp_fu_6628_p2;
reg  signed [38:0] mul_ln1192_5_reg_10138;
wire  signed [38:0] grp_fu_6634_p2;
reg  signed [38:0] mul_ln703_8_reg_10143;
wire  signed [38:0] grp_fu_6640_p2;
reg  signed [38:0] mul_ln703_9_reg_10148;
wire  signed [38:0] grp_fu_6646_p2;
reg  signed [38:0] mul_ln703_10_reg_10153;
wire  signed [38:0] grp_fu_6652_p2;
reg  signed [38:0] mul_ln703_11_reg_10158;
wire  signed [38:0] grp_fu_6658_p2;
reg  signed [38:0] mul_ln703_12_reg_10163;
wire  signed [38:0] grp_fu_6664_p2;
reg  signed [38:0] mul_ln1192_8_reg_10168;
wire  signed [38:0] grp_fu_6670_p2;
reg  signed [38:0] mul_ln703_14_reg_10173;
wire  signed [38:0] grp_fu_6676_p2;
reg  signed [38:0] mul_ln1192_9_reg_10178;
wire  signed [38:0] grp_fu_6682_p2;
reg  signed [38:0] mul_ln703_16_reg_10183;
wire  signed [38:0] grp_fu_6688_p2;
reg  signed [38:0] mul_ln1192_10_reg_10188;
wire  signed [38:0] grp_fu_6694_p2;
reg  signed [38:0] mul_ln703_18_reg_10193;
wire  signed [38:0] grp_fu_6700_p2;
reg  signed [38:0] mul_ln703_19_reg_10198;
wire  signed [38:0] grp_fu_6706_p2;
reg  signed [38:0] mul_ln703_20_reg_10203;
wire  signed [38:0] grp_fu_6712_p2;
reg  signed [38:0] mul_ln703_21_reg_10208;
wire  signed [38:0] grp_fu_6718_p2;
reg  signed [38:0] mul_ln703_22_reg_10213;
wire  signed [38:0] grp_fu_6724_p2;
reg  signed [38:0] mul_ln703_23_reg_10218;
wire  signed [38:0] grp_fu_6730_p2;
reg  signed [38:0] mul_ln703_24_reg_10223;
wire  signed [38:0] grp_fu_6736_p2;
reg  signed [38:0] mul_ln703_25_reg_10228;
wire  signed [38:0] grp_fu_6742_p2;
reg  signed [38:0] mul_ln703_26_reg_10233;
wire  signed [38:0] grp_fu_6748_p2;
reg  signed [38:0] mul_ln703_27_reg_10238;
wire  signed [38:0] grp_fu_6754_p2;
reg  signed [38:0] mul_ln703_28_reg_10243;
wire  signed [38:0] grp_fu_6760_p2;
reg  signed [38:0] mul_ln703_29_reg_10248;
wire  signed [38:0] grp_fu_6766_p3;
reg  signed [38:0] sub_ln1193_12_reg_10253;
reg    ap_enable_reg_pp0_iter12;
wire  signed [38:0] grp_fu_6772_p3;
reg  signed [38:0] add_ln1192_reg_10258;
wire  signed [38:0] grp_fu_6778_p3;
reg  signed [38:0] sub_ln1193_13_reg_10263;
wire  signed [38:0] grp_fu_6784_p3;
reg  signed [38:0] add_ln1192_9_reg_10268;
wire  signed [38:0] grp_fu_6790_p3;
reg  signed [38:0] sub_ln1193_14_reg_10273;
wire  signed [38:0] grp_fu_6796_p3;
reg  signed [38:0] add_ln1192_10_reg_10278;
wire  signed [38:0] grp_fu_6802_p3;
reg  signed [38:0] sub_ln1193_15_reg_10283;
wire  signed [38:0] grp_fu_6808_p3;
reg  signed [38:0] add_ln1192_11_reg_10288;
wire  signed [38:0] grp_fu_6814_p3;
reg  signed [38:0] sub_ln1193_16_reg_10293;
wire  signed [38:0] grp_fu_6820_p3;
reg  signed [38:0] add_ln1192_12_reg_10298;
wire  signed [38:0] grp_fu_6826_p3;
reg  signed [38:0] sub_ln1193_17_reg_10303;
wire  signed [38:0] grp_fu_6832_p3;
reg  signed [38:0] add_ln1192_13_reg_10308;
wire  signed [38:0] grp_fu_6838_p3;
reg  signed [38:0] sub_ln1193_18_reg_10313;
wire  signed [38:0] grp_fu_6844_p3;
reg  signed [38:0] add_ln1192_14_reg_10318;
wire  signed [38:0] grp_fu_6850_p3;
reg  signed [38:0] sub_ln1193_19_reg_10323;
wire  signed [38:0] grp_fu_6856_p3;
reg  signed [38:0] add_ln1192_15_reg_10328;
wire  signed [38:0] grp_fu_6862_p3;
reg  signed [38:0] sub_ln1193_20_reg_10333;
wire  signed [38:0] grp_fu_6868_p3;
reg  signed [38:0] add_ln1192_16_reg_10338;
wire  signed [38:0] grp_fu_6874_p3;
reg  signed [38:0] sub_ln1193_21_reg_10343;
wire  signed [38:0] grp_fu_6880_p3;
reg  signed [38:0] add_ln1192_17_reg_10348;
wire  signed [38:0] grp_fu_6886_p3;
reg  signed [38:0] sub_ln1193_22_reg_10353;
wire  signed [38:0] grp_fu_6892_p3;
reg  signed [38:0] add_ln1192_18_reg_10358;
wire  signed [38:0] grp_fu_6898_p3;
reg  signed [38:0] sub_ln1193_23_reg_10363;
wire  signed [38:0] grp_fu_6904_p3;
reg  signed [38:0] add_ln1192_19_reg_10368;
wire  signed [38:0] grp_fu_6910_p3;
reg  signed [38:0] sub_ln1193_24_reg_10373;
wire  signed [38:0] grp_fu_6916_p3;
reg  signed [38:0] add_ln1192_20_reg_10378;
wire  signed [38:0] grp_fu_6922_p3;
reg  signed [38:0] sub_ln1193_25_reg_10383;
wire  signed [38:0] grp_fu_6928_p3;
reg  signed [38:0] add_ln1192_21_reg_10388;
wire  signed [38:0] grp_fu_6934_p3;
reg  signed [38:0] sub_ln1193_26_reg_10393;
wire  signed [38:0] grp_fu_6940_p3;
reg  signed [38:0] add_ln1192_22_reg_10398;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg   [7:0] ap_phi_mux_indvar_flatten354_phi_fu_711_p6;
reg   [0:0] ap_phi_mux_icmp_ln135356_phi_fu_725_p6;
reg   [4:0] ap_phi_mux_k_0355_phi_fu_739_p6;
wire   [63:0] zext_ln544_fu_4306_p1;
wire   [63:0] zext_ln544_16_fu_4310_p1;
wire   [63:0] zext_ln544_17_fu_4334_p1;
wire   [63:0] zext_ln544_18_fu_4348_p1;
wire   [63:0] zext_ln544_19_fu_4372_p1;
wire   [63:0] zext_ln544_6_fu_4376_p1;
wire   [63:0] zext_ln544_20_fu_4380_p1;
wire   [63:0] zext_ln544_21_fu_4404_p1;
wire   [63:0] zext_ln544_22_fu_4428_p1;
wire   [63:0] zext_ln544_23_fu_4452_p1;
wire   [63:0] zext_ln544_10_fu_4456_p1;
wire   [63:0] zext_ln544_24_fu_4460_p1;
wire   [63:0] zext_ln544_11_fu_4464_p1;
wire   [63:0] zext_ln544_25_fu_4468_p1;
wire   [63:0] zext_ln544_12_fu_4472_p1;
wire   [63:0] zext_ln544_26_fu_4476_p1;
wire   [63:0] zext_ln544_13_fu_4480_p1;
wire   [63:0] zext_ln544_27_fu_4484_p1;
wire   [63:0] zext_ln544_14_fu_4488_p1;
wire   [63:0] zext_ln544_28_fu_4492_p1;
wire   [63:0] zext_ln544_15_fu_4496_p1;
wire   [63:0] zext_ln544_29_fu_4500_p1;
wire   [63:0] zext_ln544_2_fu_4885_p1;
wire   [63:0] zext_ln544_3_fu_4890_p1;
wire   [63:0] zext_ln544_5_fu_4894_p1;
wire   [63:0] zext_ln544_7_fu_4912_p1;
wire   [63:0] zext_ln544_8_fu_4923_p1;
wire   [63:0] zext_ln544_9_fu_4934_p1;
wire   [63:0] zext_ln544_1_fu_5369_p1;
wire   [63:0] zext_ln544_4_fu_5410_p1;
reg    ap_block_pp0_stage0_01001;
wire   [34:0] shl_ln1118_5_fu_1063_p3;
wire   [34:0] shl_ln1118_6_fu_1077_p3;
wire   [34:0] sub_ln1118_6_fu_1085_p2;
wire   [34:0] shl_ln1118_7_fu_1101_p3;
wire   [34:0] sub_ln1118_7_fu_1109_p2;
wire   [34:0] shl_ln1118_8_fu_1125_p3;
wire   [34:0] sub_ln1118_8_fu_1133_p2;
wire   [34:0] shl_ln1118_9_fu_1149_p3;
wire   [34:0] sub_ln1193_1_fu_1157_p2;
wire   [34:0] sub_ln1118_5_fu_1071_p2;
wire   [34:0] shl_ln1118_10_fu_1189_p3;
wire   [34:0] sub_ln1118_9_fu_1197_p2;
wire   [34:0] shl_ln1118_17_fu_1219_p3;
wire   [34:0] shl_ln1118_18_fu_1233_p3;
wire   [34:0] sub_ln1118_16_fu_1241_p2;
wire   [34:0] shl_ln1118_19_fu_1257_p3;
wire   [34:0] sub_ln1118_17_fu_1265_p2;
wire   [34:0] shl_ln1118_20_fu_1281_p3;
wire   [34:0] sub_ln1118_18_fu_1289_p2;
wire   [34:0] shl_ln1118_21_fu_1305_p3;
wire   [34:0] sub_ln1193_3_fu_1313_p2;
wire   [34:0] sub_ln1118_15_fu_1227_p2;
wire   [34:0] shl_ln1118_22_fu_1345_p3;
wire   [34:0] sub_ln1118_19_fu_1353_p2;
wire   [20:0] add_ln703_31_fu_1403_p2;
wire   [20:0] add_ln703_32_fu_1414_p2;
wire   [20:0] add_ln703_33_fu_1418_p2;
wire  signed [21:0] sext_ln703_32_fu_1422_p1;
wire  signed [21:0] sext_ln703_30_fu_1407_p1;
wire  signed [21:0] sext_ln703_33_fu_1426_p1;
wire  signed [21:0] sext_ln703_31_fu_1410_p1;
wire   [20:0] add_ln703_37_fu_1446_p2;
wire   [20:0] add_ln703_39_fu_1458_p2;
wire  signed [21:0] sext_ln703_37_fu_1462_p1;
wire  signed [21:0] sext_ln703_35_fu_1450_p1;
wire   [20:0] add_ln703_42_fu_1472_p2;
wire   [20:0] add_ln703_44_fu_1483_p2;
wire   [20:0] add_ln703_45_fu_1487_p2;
wire  signed [21:0] sext_ln703_40_fu_1491_p1;
wire  signed [21:0] sext_ln703_38_fu_1476_p1;
wire  signed [21:0] sext_ln703_41_fu_1495_p1;
wire  signed [21:0] sext_ln703_39_fu_1480_p1;
wire   [34:0] shl_ln1118_11_fu_1511_p3;
wire   [34:0] shl_ln1118_12_fu_1524_p3;
wire   [34:0] sub_ln1118_11_fu_1531_p2;
wire   [34:0] shl_ln1118_13_fu_1547_p3;
wire   [34:0] sub_ln1118_12_fu_1554_p2;
wire   [34:0] shl_ln1118_14_fu_1570_p3;
wire   [34:0] sub_ln1118_13_fu_1577_p2;
wire   [34:0] shl_ln1118_15_fu_1593_p3;
wire   [34:0] sub_ln1193_2_fu_1600_p2;
wire   [34:0] sub_ln1118_10_fu_1518_p2;
wire   [34:0] shl_ln1118_16_fu_1630_p3;
wire   [34:0] sub_ln1118_14_fu_1637_p2;
wire   [20:0] add_ln703_79_fu_1673_p2;
wire   [20:0] add_ln703_80_fu_1684_p2;
wire   [20:0] add_ln703_81_fu_1688_p2;
wire  signed [21:0] sext_ln703_68_fu_1692_p1;
wire  signed [21:0] sext_ln703_66_fu_1677_p1;
wire  signed [21:0] sext_ln703_69_fu_1696_p1;
wire  signed [21:0] sext_ln703_67_fu_1680_p1;
wire   [20:0] add_ln703_90_fu_1728_p2;
wire   [20:0] add_ln703_92_fu_1739_p2;
wire   [20:0] add_ln703_93_fu_1743_p2;
wire  signed [21:0] sext_ln703_76_fu_1747_p1;
wire  signed [21:0] sext_ln703_74_fu_1732_p1;
wire  signed [21:0] sext_ln703_77_fu_1751_p1;
wire  signed [21:0] sext_ln703_75_fu_1736_p1;
wire  signed [21:0] sext_ln703_26_fu_1781_p1;
wire  signed [21:0] sext_ln703_24_fu_1775_p1;
wire  signed [21:0] sext_ln703_27_fu_1784_p1;
wire  signed [21:0] sext_ln703_25_fu_1778_p1;
wire  signed [21:0] sext_ln703_36_fu_1802_p1;
wire  signed [21:0] sext_ln703_34_fu_1799_p1;
wire   [20:0] add_ln703_55_fu_1827_p2;
wire   [20:0] add_ln703_56_fu_1838_p2;
wire   [20:0] add_ln703_57_fu_1842_p2;
wire  signed [21:0] sext_ln703_50_fu_1846_p1;
wire  signed [21:0] sext_ln703_48_fu_1831_p1;
wire  signed [21:0] sext_ln703_51_fu_1850_p1;
wire  signed [21:0] sext_ln703_49_fu_1834_p1;
wire   [20:0] add_ln703_66_fu_1882_p2;
wire   [20:0] add_ln703_68_fu_1893_p2;
wire   [20:0] add_ln703_69_fu_1897_p2;
wire  signed [21:0] sext_ln703_58_fu_1901_p1;
wire  signed [21:0] sext_ln703_56_fu_1886_p1;
wire  signed [21:0] sext_ln703_59_fu_1905_p1;
wire  signed [21:0] sext_ln703_57_fu_1890_p1;
wire  signed [21:0] sext_ln703_62_fu_1927_p1;
wire  signed [21:0] sext_ln703_60_fu_1921_p1;
wire  signed [21:0] sext_ln703_63_fu_1930_p1;
wire  signed [21:0] sext_ln703_61_fu_1924_p1;
wire  signed [21:0] sext_ln703_72_fu_1951_p1;
wire  signed [21:0] sext_ln703_70_fu_1945_p1;
wire  signed [21:0] sext_ln703_73_fu_1954_p1;
wire  signed [21:0] sext_ln703_71_fu_1948_p1;
wire  signed [21:0] sext_ln703_44_fu_2035_p1;
wire  signed [21:0] sext_ln703_42_fu_2029_p1;
wire  signed [21:0] sext_ln703_45_fu_2038_p1;
wire  signed [21:0] sext_ln703_43_fu_2032_p1;
wire  signed [21:0] sext_ln703_54_fu_2059_p1;
wire  signed [21:0] sext_ln703_52_fu_2053_p1;
wire  signed [21:0] sext_ln703_55_fu_2062_p1;
wire  signed [21:0] sext_ln703_53_fu_2056_p1;
wire   [4:0] mul_ln90_fu_2131_p0;
wire   [9:0] mul_ln90_fu_2131_p2;
wire   [4:0] mul_ln90_1_fu_2157_p0;
wire   [9:0] mul_ln90_1_fu_2157_p2;
wire   [34:0] shl_ln_fu_2200_p3;
wire   [34:0] shl_ln1118_s_fu_2213_p3;
wire   [34:0] sub_ln1118_1_fu_2220_p2;
wire   [34:0] shl_ln1118_1_fu_2236_p3;
wire   [34:0] sub_ln1118_2_fu_2243_p2;
wire   [34:0] shl_ln1118_2_fu_2259_p3;
wire   [34:0] sub_ln1118_3_fu_2266_p2;
wire   [34:0] shl_ln1118_3_fu_2282_p3;
wire   [34:0] sub_ln1193_fu_2289_p2;
wire   [34:0] sub_ln1118_fu_2207_p2;
wire   [34:0] shl_ln1118_4_fu_2315_p3;
wire   [34:0] sub_ln1118_4_fu_2322_p2;
wire   [7:0] shl_ln1_fu_2341_p3;
wire   [5:0] shl_ln2_fu_2354_p3;
wire   [6:0] zext_ln90_1_fu_2365_p1;
wire   [6:0] zext_ln135_3_fu_2194_p1;
wire   [6:0] sub_ln90_fu_2369_p2;
wire   [10:0] shl_ln301_2_fu_2375_p3;
wire  signed [11:0] sext_ln301_fu_2383_p1;
wire   [11:0] add_ln214_fu_2387_p2;
wire   [5:0] zext_ln135_4_fu_2197_p1;
wire   [6:0] shl_ln90_3_fu_2441_p3;
wire   [4:0] shl_ln90_fu_2452_p2;
wire   [7:0] zext_ln90_2_fu_2448_p1;
wire   [7:0] zext_ln90_4_fu_2461_p1;
wire   [7:0] sub_ln90_1_fu_2469_p2;
wire   [11:0] shl_ln301_5_fu_2475_p3;
wire   [11:0] add_ln214_1_fu_2483_p2;
wire   [6:0] zext_ln90_5_fu_2465_p1;
wire   [7:0] zext_ln135_2_fu_2191_p1;
wire   [7:0] sub_ln90_2_fu_2535_p2;
wire   [11:0] shl_ln301_6_fu_2541_p3;
wire   [11:0] add_ln214_2_fu_2549_p2;
wire   [11:0] shl_ln301_8_fu_2607_p3;
wire   [11:0] add_ln214_3_fu_2615_p2;
wire   [11:0] shl_ln301_9_fu_2667_p3;
wire   [11:0] add_ln214_4_fu_2675_p2;
wire   [11:0] shl_ln301_s_fu_2721_p3;
wire   [4:0] mul_ln647_fu_2734_p0;
wire   [11:0] add_ln214_5_fu_2728_p2;
wire   [8:0] zext_ln90_6_fu_2765_p1;
wire   [8:0] zext_ln90_fu_2361_p1;
wire   [8:0] sub_ln90_3_fu_2769_p2;
wire   [7:0] trunc_ln301_2_fu_2775_p1;
wire   [11:0] add_ln214_6_fu_2787_p2;
wire   [11:0] shl_ln301_11_fu_2833_p3;
wire   [4:0] mul_ln647_1_fu_2846_p0;
wire   [11:0] add_ln214_7_fu_2840_p2;
wire   [8:0] zext_ln90_3_fu_2457_p1;
wire   [8:0] sub_ln90_4_fu_2877_p2;
wire   [7:0] trunc_ln301_4_fu_2883_p1;
wire   [11:0] add_ln214_8_fu_2895_p2;
wire   [8:0] zext_ln135_1_fu_2188_p1;
wire   [8:0] sub_ln90_5_fu_2941_p2;
wire   [7:0] trunc_ln301_5_fu_2947_p1;
wire   [11:0] add_ln214_9_fu_2959_p2;
wire  signed [36:0] grp_fu_6470_p3;
wire  signed [36:0] grp_fu_6499_p3;
wire   [35:0] shl_ln1118_23_fu_3087_p3;
wire  signed [36:0] sext_ln1118_fu_3094_p1;
wire   [36:0] r_V_19_fu_3098_p2;
wire  signed [36:0] grp_fu_6515_p3;
wire  signed [36:0] grp_fu_6524_p3;
wire  signed [36:0] grp_fu_6547_p3;
wire  signed [36:0] grp_fu_6556_p3;
wire   [9:0] p_Result_17_1_fu_3150_p4;
wire   [8:0] shl_ln301_1_fu_3165_p3;
wire   [9:0] p_Result_17_2_fu_3178_p4;
wire   [9:0] sub_ln214_3_fu_3193_p2;
wire   [10:0] shl_ln301_4_fu_3217_p3;
wire   [10:0] xor_ln214_fu_3224_p2;
wire   [9:0] trunc_ln647_3_fu_3243_p1;
wire   [9:0] sub_ln214_6_fu_3247_p2;
wire   [9:0] p_Result_12_6_fu_3261_p3;
wire   [9:0] sub_ln214_7_fu_3268_p2;
wire   [9:0] sub_ln214_8_fu_3281_p2;
wire   [9:0] sub_ln214_10_fu_3292_p2;
wire   [10:0] shl_ln301_7_fu_3303_p3;
wire   [10:0] xor_ln214_1_fu_3310_p2;
wire   [9:0] trunc_ln647_9_fu_3336_p1;
wire   [9:0] sub_ln214_12_fu_3340_p2;
wire   [9:0] sub_ln214_14_fu_3359_p2;
wire   [9:0] p_Result_12_s_fu_3370_p3;
wire   [9:0] sub_ln214_15_fu_3377_p2;
wire   [9:0] sub_ln214_16_fu_3395_p2;
wire   [9:0] sub_ln214_17_fu_3406_p2;
wire   [9:0] sub_ln214_18_fu_3417_p2;
wire   [9:0] p_Result_12_1_fu_3433_p3;
wire   [9:0] sub_ln214_19_fu_3440_p2;
wire   [9:0] sub_ln214_20_fu_3458_p2;
wire   [9:0] sub_ln214_21_fu_3469_p2;
wire   [9:0] sub_ln214_22_fu_3480_p2;
wire   [9:0] p_Result_12_4_fu_3491_p3;
wire   [9:0] sub_ln214_23_fu_3498_p2;
wire   [9:0] sub_ln214_24_fu_3516_p2;
wire   [9:0] p_Result_12_10_fu_3527_p3;
wire   [9:0] sub_ln214_25_fu_3534_p2;
wire   [9:0] sub_ln214_26_fu_3552_p2;
wire  signed [21:0] sext_ln703_3_fu_3569_p1;
wire  signed [21:0] sext_ln703_fu_3563_p1;
wire  signed [21:0] sext_ln703_4_fu_3572_p1;
wire  signed [21:0] sext_ln703_2_fu_3566_p1;
wire  signed [21:0] sext_ln703_9_fu_3593_p1;
wire  signed [21:0] sext_ln703_7_fu_3587_p1;
wire  signed [21:0] sext_ln703_10_fu_3596_p1;
wire  signed [21:0] sext_ln703_8_fu_3590_p1;
wire  signed [21:0] sext_ln703_14_fu_3617_p1;
wire  signed [21:0] sext_ln703_12_fu_3611_p1;
wire  signed [21:0] sext_ln703_15_fu_3620_p1;
wire  signed [21:0] sext_ln703_13_fu_3614_p1;
wire  signed [21:0] sext_ln703_20_fu_3641_p1;
wire  signed [21:0] sext_ln703_18_fu_3635_p1;
wire  signed [21:0] sext_ln703_21_fu_3644_p1;
wire  signed [21:0] sext_ln703_19_fu_3638_p1;
wire   [35:0] shl_ln1118_24_fu_3740_p3;
wire  signed [36:0] sext_ln1118_1_fu_3747_p1;
wire   [35:0] shl_ln1118_25_fu_3757_p3;
wire  signed [36:0] sext_ln1118_2_fu_3764_p1;
wire   [36:0] sub_ln1118_22_fu_3768_p2;
wire   [35:0] shl_ln1118_26_fu_3784_p3;
wire  signed [36:0] sext_ln1118_3_fu_3791_p1;
wire   [36:0] sub_ln1118_23_fu_3795_p2;
wire   [35:0] shl_ln1118_27_fu_3811_p3;
wire  signed [36:0] sext_ln1118_4_fu_3818_p1;
wire   [36:0] sub_ln1118_24_fu_3822_p2;
wire   [35:0] shl_ln1118_28_fu_3838_p3;
wire  signed [36:0] sext_ln1118_5_fu_3845_p1;
wire   [36:0] sub_ln1193_8_fu_3849_p2;
wire   [36:0] sub_ln1118_21_fu_3751_p2;
wire   [35:0] shl_ln1118_29_fu_3875_p3;
wire  signed [36:0] sext_ln1118_6_fu_3882_p1;
wire   [36:0] sub_ln1118_25_fu_3886_p2;
wire   [36:0] shl_ln1118_30_fu_3902_p3;
wire   [36:0] shl_ln1118_31_fu_3916_p3;
wire   [36:0] sub_ln1118_27_fu_3924_p2;
wire   [36:0] shl_ln1118_32_fu_3940_p3;
wire   [36:0] sub_ln1118_28_fu_3947_p2;
wire   [36:0] shl_ln1118_34_fu_3963_p3;
wire   [36:0] sub_ln1193_9_fu_3971_p2;
wire   [36:0] sub_ln1118_26_fu_3910_p2;
wire   [36:0] shl_ln1118_35_fu_3997_p3;
wire   [36:0] sub_ln1118_30_fu_4005_p2;
wire   [36:0] shl_ln1118_36_fu_4021_p3;
wire   [36:0] shl_ln1118_37_fu_4035_p3;
wire   [36:0] sub_ln1118_32_fu_4042_p2;
wire   [35:0] tmp_94_fu_4058_p3;
wire  signed [36:0] sext_ln1118_7_fu_4065_p1;
wire   [36:0] sub_ln1118_33_fu_4069_p2;
wire   [36:0] shl_ln1118_38_fu_4085_p3;
wire   [36:0] sub_ln1118_34_fu_4092_p2;
wire   [36:0] shl_ln1118_39_fu_4108_p3;
wire   [36:0] sub_ln1193_10_fu_4115_p2;
wire   [36:0] sub_ln1118_31_fu_4029_p2;
wire   [36:0] shl_ln1118_40_fu_4141_p3;
wire   [36:0] sub_ln1118_35_fu_4148_p2;
wire   [36:0] shl_ln1118_41_fu_4164_p3;
wire   [36:0] shl_ln1118_42_fu_4178_p3;
wire   [36:0] sub_ln1118_37_fu_4186_p2;
wire   [36:0] shl_ln1118_43_fu_4202_p3;
wire   [36:0] sub_ln1118_38_fu_4209_p2;
wire   [36:0] shl_ln1118_44_fu_4225_p3;
wire   [36:0] sub_ln1118_39_fu_4232_p2;
wire   [36:0] shl_ln1118_45_fu_4248_p3;
wire   [36:0] sub_ln1193_11_fu_4256_p2;
wire   [36:0] sub_ln1118_36_fu_4172_p2;
wire   [36:0] shl_ln1118_46_fu_4282_p3;
wire   [36:0] sub_ln1118_40_fu_4290_p2;
wire   [9:0] p_Result_12_3_fu_4314_p3;
wire   [9:0] sub_ln214_2_fu_4321_p2;
wire   [9:0] p_Result_12_5_fu_4352_p3;
wire   [9:0] sub_ln214_5_fu_4359_p2;
wire   [9:0] p_Result_12_7_fu_4384_p3;
wire   [9:0] sub_ln214_9_fu_4391_p2;
wire   [9:0] p_Result_12_8_fu_4408_p3;
wire   [9:0] sub_ln214_11_fu_4415_p2;
wire   [9:0] p_Result_12_9_fu_4432_p3;
wire   [9:0] sub_ln214_13_fu_4439_p2;
wire  signed [22:0] sext_ln703_28_fu_4528_p1;
wire  signed [22:0] sext_ln703_5_fu_4504_p1;
wire  signed [22:0] sext_ln703_29_fu_4531_p1;
wire  signed [22:0] sext_ln703_6_fu_4507_p1;
wire  signed [22:0] sext_ln703_64_fu_4540_p1;
wire  signed [22:0] sext_ln703_46_fu_4534_p1;
wire  signed [22:0] sext_ln703_65_fu_4543_p1;
wire  signed [22:0] sext_ln703_47_fu_4537_p1;
wire  signed [22:0] sext_ln703_1_fu_4510_p1;
wire  signed [22:0] sext_ln703_11_fu_4513_p1;
wire   [22:0] trunc_ln708_26_fu_4546_p4;
wire   [36:0] shl_ln1118_33_fu_4661_p3;
wire   [36:0] sub_ln1118_29_fu_4669_p2;
wire  signed [22:0] p_Val2_15_fu_4516_p1;
wire  signed [22:0] p_Val2_16_fu_4519_p1;
wire  signed [22:0] sext_ln708_1_fu_4555_p1;
wire  signed [22:0] p_Val2_24_fu_4522_p1;
wire  signed [22:0] p_Val2_25_fu_4525_p1;
wire   [9:0] p_Result_12_2_fu_4878_p3;
wire  signed [23:0] sext_ln703_80_fu_5000_p1;
wire  signed [23:0] sext_ln703_78_fu_4994_p1;
wire  signed [23:0] sext_ln703_81_fu_5003_p1;
wire  signed [23:0] sext_ln703_79_fu_4997_p1;
wire  signed [23:0] sext_ln703_84_fu_5024_p1;
wire  signed [23:0] sext_ln703_82_fu_5018_p1;
wire  signed [23:0] sext_ln703_85_fu_5027_p1;
wire  signed [23:0] sext_ln703_83_fu_5021_p1;
wire  signed [23:0] sext_ln703_88_fu_5048_p1;
wire  signed [23:0] sext_ln703_86_fu_5042_p1;
wire  signed [23:0] sext_ln703_89_fu_5051_p1;
wire  signed [23:0] sext_ln703_87_fu_5045_p1;
wire  signed [23:0] sext_ln703_92_fu_5072_p1;
wire  signed [23:0] sext_ln703_90_fu_5066_p1;
wire  signed [23:0] sext_ln703_93_fu_5075_p1;
wire  signed [23:0] sext_ln703_91_fu_5069_p1;
wire  signed [23:0] sext_ln703_96_fu_5096_p1;
wire  signed [23:0] sext_ln703_94_fu_5090_p1;
wire  signed [23:0] sext_ln703_97_fu_5099_p1;
wire  signed [23:0] sext_ln703_95_fu_5093_p1;
wire  signed [23:0] sext_ln703_100_fu_5121_p1;
wire  signed [23:0] sext_ln703_98_fu_5114_p1;
wire  signed [23:0] sext_ln703_104_fu_5136_p1;
wire  signed [23:0] sext_ln703_102_fu_5130_p1;
wire  signed [23:0] sext_ln703_105_fu_5139_p1;
wire  signed [23:0] sext_ln703_103_fu_5133_p1;
wire  signed [23:0] sext_ln703_108_fu_5161_p1;
wire  signed [23:0] sext_ln703_106_fu_5154_p1;
wire  signed [23:0] sext_ln703_112_fu_5176_p1;
wire  signed [23:0] sext_ln703_110_fu_5170_p1;
wire  signed [23:0] sext_ln703_113_fu_5179_p1;
wire  signed [23:0] sext_ln703_111_fu_5173_p1;
wire  signed [23:0] sext_ln703_116_fu_5200_p1;
wire  signed [23:0] sext_ln703_114_fu_5194_p1;
wire  signed [23:0] sext_ln703_117_fu_5203_p1;
wire  signed [23:0] sext_ln703_115_fu_5197_p1;
wire  signed [23:0] sext_ln703_120_fu_5224_p1;
wire  signed [23:0] sext_ln703_118_fu_5218_p1;
wire  signed [23:0] sext_ln703_121_fu_5227_p1;
wire  signed [23:0] sext_ln703_119_fu_5221_p1;
wire  signed [23:0] sext_ln703_124_fu_5248_p1;
wire  signed [23:0] sext_ln703_122_fu_5242_p1;
wire  signed [23:0] sext_ln703_125_fu_5251_p1;
wire  signed [23:0] sext_ln703_123_fu_5245_p1;
wire  signed [23:0] sext_ln703_128_fu_5272_p1;
wire  signed [23:0] sext_ln703_126_fu_5266_p1;
wire  signed [23:0] sext_ln703_129_fu_5275_p1;
wire  signed [23:0] sext_ln703_127_fu_5269_p1;
wire  signed [23:0] sext_ln703_132_fu_5296_p1;
wire  signed [23:0] sext_ln703_130_fu_5290_p1;
wire  signed [23:0] sext_ln703_133_fu_5299_p1;
wire  signed [23:0] sext_ln703_131_fu_5293_p1;
wire  signed [23:0] sext_ln703_136_fu_5320_p1;
wire  signed [23:0] sext_ln703_134_fu_5314_p1;
wire  signed [23:0] sext_ln703_137_fu_5323_p1;
wire  signed [23:0] sext_ln703_135_fu_5317_p1;
wire  signed [23:0] sext_ln703_140_fu_5344_p1;
wire  signed [23:0] sext_ln703_138_fu_5338_p1;
wire  signed [23:0] sext_ln703_141_fu_5347_p1;
wire  signed [23:0] sext_ln703_139_fu_5341_p1;
wire   [8:0] tmp_17_fu_5362_p3;
wire   [14:0] sub_ln703_1_fu_5374_p2;
wire   [14:0] sub_ln703_fu_5386_p2;
wire   [14:0] select_ln135_1_fu_5398_p3;
wire   [14:0] sub_ln703_4_fu_5414_p2;
wire   [14:0] sub_ln703_5_fu_5429_p2;
wire   [15:0] zext_ln703_1_fu_5434_p1;
wire  signed [15:0] sext_ln135_fu_5426_p1;
wire   [14:0] sub_ln703_6_fu_5448_p2;
wire   [15:0] zext_ln703_2_fu_5453_p1;
wire  signed [15:0] sext_ln1265_1_fu_5445_p1;
wire   [14:0] sub_ln703_7_fu_5467_p2;
wire   [15:0] zext_ln703_3_fu_5472_p1;
wire  signed [15:0] sext_ln135_1_fu_5464_p1;
wire   [14:0] sub_ln703_9_fu_5486_p2;
wire   [15:0] zext_ln703_5_fu_5491_p1;
wire  signed [15:0] sext_ln135_2_fu_5483_p1;
wire   [14:0] sub_ln703_11_fu_5512_p2;
wire   [15:0] zext_ln703_7_fu_5517_p1;
wire  signed [15:0] sext_ln135_3_fu_5509_p1;
wire   [14:0] sub_ln703_13_fu_5531_p2;
wire   [15:0] zext_ln703_9_fu_5536_p1;
wire  signed [15:0] sext_ln135_4_fu_5528_p1;
wire   [14:0] sub_ln703_14_fu_5550_p2;
wire   [15:0] zext_ln703_10_fu_5555_p1;
wire  signed [15:0] sext_ln1265_4_fu_5547_p1;
wire   [14:0] sub_ln703_15_fu_5569_p2;
wire   [15:0] zext_ln703_11_fu_5574_p1;
wire  signed [15:0] sext_ln135_5_fu_5566_p1;
wire   [14:0] sub_ln703_16_fu_5588_p2;
wire   [15:0] zext_ln703_12_fu_5593_p1;
wire  signed [15:0] sext_ln1265_5_fu_5585_p1;
wire   [14:0] sub_ln703_17_fu_5607_p2;
wire   [15:0] zext_ln703_13_fu_5612_p1;
wire  signed [15:0] sext_ln135_6_fu_5604_p1;
wire   [14:0] sub_ln703_18_fu_5626_p2;
wire   [15:0] zext_ln703_14_fu_5631_p1;
wire  signed [15:0] sext_ln118_1_fu_5623_p1;
wire   [14:0] sub_ln703_19_fu_5645_p2;
wire   [15:0] zext_ln703_15_fu_5650_p1;
wire  signed [15:0] sext_ln135_7_fu_5642_p1;
wire   [14:0] sub_ln703_20_fu_5664_p2;
wire   [15:0] zext_ln703_16_fu_5669_p1;
wire  signed [15:0] sext_ln1265_6_fu_5661_p1;
wire   [14:0] sub_ln703_21_fu_5683_p2;
wire   [15:0] zext_ln703_17_fu_5688_p1;
wire  signed [15:0] sext_ln135_8_fu_5680_p1;
wire   [14:0] sub_ln703_22_fu_5702_p2;
wire   [15:0] zext_ln703_18_fu_5707_p1;
wire  signed [15:0] sext_ln1265_7_fu_5699_p1;
wire   [14:0] sub_ln703_23_fu_5721_p2;
wire   [15:0] zext_ln703_19_fu_5726_p1;
wire  signed [15:0] sext_ln135_9_fu_5718_p1;
wire   [14:0] sub_ln703_24_fu_5740_p2;
wire   [15:0] zext_ln703_20_fu_5745_p1;
wire  signed [15:0] sext_ln1265_8_fu_5737_p1;
wire   [14:0] sub_ln703_25_fu_5759_p2;
wire   [15:0] zext_ln703_21_fu_5764_p1;
wire  signed [15:0] sext_ln135_10_fu_5756_p1;
wire  signed [23:0] sext_ln703_101_fu_5778_p1;
wire  signed [23:0] sext_ln703_99_fu_5775_p1;
wire  signed [23:0] sext_ln703_109_fu_5790_p1;
wire  signed [23:0] sext_ln703_107_fu_5787_p1;
wire   [14:0] sub_ln703_2_fu_5820_p2;
wire   [15:0] zext_ln703_fu_5825_p1;
wire  signed [15:0] sext_ln1265_fu_5817_p1;
wire   [14:0] sub_ln703_8_fu_5875_p2;
wire   [15:0] zext_ln703_4_fu_5880_p1;
wire  signed [15:0] sext_ln1265_2_fu_5872_p1;
wire   [14:0] sub_ln703_10_fu_5903_p2;
wire   [15:0] zext_ln703_6_fu_5908_p1;
wire  signed [15:0] sext_ln118_fu_5900_p1;
wire   [14:0] sub_ln703_12_fu_5931_p2;
wire   [15:0] zext_ln703_8_fu_5936_p1;
wire  signed [15:0] sext_ln1265_3_fu_5928_p1;
wire   [24:0] trunc_ln708_93_fu_6322_p4;
wire   [24:0] trunc_ln708_91_fu_6304_p4;
wire   [24:0] trunc_ln708_89_fu_6286_p4;
wire   [24:0] trunc_ln708_87_fu_6268_p4;
wire   [24:0] trunc_ln708_85_fu_6250_p4;
wire   [24:0] trunc_ln708_83_fu_6232_p4;
wire   [24:0] trunc_ln708_81_fu_6214_p4;
wire   [24:0] trunc_ln708_79_fu_6196_p4;
wire   [24:0] trunc_ln708_77_fu_6178_p4;
wire   [24:0] trunc_ln708_75_fu_6160_p4;
wire   [24:0] trunc_ln708_73_fu_6142_p4;
wire   [24:0] trunc_ln708_71_fu_6124_p4;
wire   [24:0] trunc_ln708_69_fu_6106_p4;
wire   [24:0] trunc_ln708_67_fu_6088_p4;
wire   [24:0] trunc_ln708_65_fu_6070_p4;
wire  signed [24:0] sext_ln708_2_fu_6058_p1;
wire   [24:0] trunc_ln708_92_fu_6313_p4;
wire   [24:0] trunc_ln708_90_fu_6295_p4;
wire   [24:0] trunc_ln708_88_fu_6277_p4;
wire   [24:0] trunc_ln708_86_fu_6259_p4;
wire   [24:0] trunc_ln708_84_fu_6241_p4;
wire   [24:0] trunc_ln708_82_fu_6223_p4;
wire   [24:0] trunc_ln708_80_fu_6205_p4;
wire   [24:0] trunc_ln708_78_fu_6187_p4;
wire   [24:0] trunc_ln708_76_fu_6169_p4;
wire   [24:0] trunc_ln708_74_fu_6151_p4;
wire   [24:0] trunc_ln708_72_fu_6133_p4;
wire   [24:0] trunc_ln708_70_fu_6115_p4;
wire   [24:0] trunc_ln708_68_fu_6097_p4;
wire   [24:0] trunc_ln708_66_fu_6079_p4;
wire   [24:0] trunc_ln708_64_fu_6061_p4;
wire  signed [24:0] sext_ln708_fu_6055_p1;
wire   [14:0] grp_fu_6402_p1;
wire   [14:0] grp_fu_6408_p1;
wire   [14:0] grp_fu_6414_p1;
wire  signed [14:0] grp_fu_6420_p1;
wire   [14:0] grp_fu_6426_p1;
wire   [14:0] grp_fu_6432_p1;
wire  signed [14:0] grp_fu_6438_p1;
wire  signed [14:0] grp_fu_6444_p1;
wire  signed [14:0] grp_fu_6450_p1;
wire  signed [13:0] grp_fu_6456_p1;
wire  signed [13:0] grp_fu_6463_p1;
wire   [14:0] grp_fu_6470_p2;
wire   [14:0] grp_fu_6479_p1;
wire   [14:0] grp_fu_6499_p2;
wire  signed [14:0] grp_fu_6508_p1;
wire  signed [21:0] grp_fu_6515_p0;
wire  signed [22:0] sext_ln1116_18_fu_2107_p1;
wire  signed [21:0] grp_fu_6515_p1;
wire  signed [22:0] sext_ln1193_6_fu_2110_p1;
wire  signed [14:0] grp_fu_6515_p2;
wire  signed [21:0] grp_fu_6524_p0;
wire  signed [21:0] grp_fu_6524_p1;
wire  signed [14:0] grp_fu_6524_p2;
wire  signed [21:0] grp_fu_6547_p0;
wire  signed [22:0] sext_ln1116_19_fu_2119_p1;
wire  signed [21:0] grp_fu_6547_p1;
wire  signed [22:0] sext_ln1193_8_fu_2122_p1;
wire  signed [14:0] grp_fu_6547_p2;
wire  signed [21:0] grp_fu_6556_p0;
wire  signed [21:0] grp_fu_6556_p1;
wire  signed [14:0] grp_fu_6556_p2;
wire  signed [14:0] grp_fu_6579_p1;
wire   [14:0] grp_fu_6586_p1;
wire   [14:0] grp_fu_6592_p1;
wire  signed [23:0] grp_fu_6598_p0;
wire   [14:0] grp_fu_6598_p1;
wire  signed [23:0] grp_fu_6604_p0;
wire   [14:0] grp_fu_6610_p1;
wire   [14:0] grp_fu_6616_p1;
wire   [14:0] grp_fu_6622_p1;
wire   [14:0] grp_fu_6628_p1;
wire  signed [23:0] grp_fu_6634_p0;
wire  signed [23:0] grp_fu_6640_p0;
wire  signed [23:0] grp_fu_6646_p0;
wire  signed [23:0] grp_fu_6652_p0;
wire  signed [15:0] grp_fu_6658_p1;
wire  signed [15:0] grp_fu_6664_p1;
wire  signed [15:0] grp_fu_6670_p1;
wire  signed [15:0] grp_fu_6676_p1;
wire  signed [15:0] grp_fu_6682_p1;
wire  signed [15:0] grp_fu_6688_p1;
wire  signed [23:0] grp_fu_6694_p0;
wire  signed [23:0] grp_fu_6700_p0;
wire  signed [23:0] grp_fu_6706_p0;
wire  signed [23:0] grp_fu_6712_p0;
wire  signed [23:0] grp_fu_6718_p0;
wire  signed [23:0] grp_fu_6724_p0;
wire  signed [23:0] grp_fu_6730_p0;
wire  signed [23:0] grp_fu_6736_p0;
wire  signed [23:0] grp_fu_6742_p0;
wire  signed [23:0] grp_fu_6748_p0;
wire  signed [23:0] grp_fu_6754_p0;
wire  signed [23:0] grp_fu_6760_p0;
wire  signed [23:0] grp_fu_6766_p0;
wire  signed [14:0] grp_fu_6766_p1;
wire  signed [23:0] grp_fu_6772_p0;
wire  signed [14:0] grp_fu_6772_p1;
wire  signed [23:0] grp_fu_6778_p0;
wire  signed [14:0] grp_fu_6778_p1;
wire  signed [23:0] grp_fu_6784_p0;
wire   [14:0] grp_fu_6784_p1;
wire  signed [23:0] grp_fu_6790_p0;
wire  signed [15:0] grp_fu_6790_p1;
wire  signed [23:0] grp_fu_6796_p0;
wire  signed [15:0] grp_fu_6796_p1;
wire  signed [23:0] grp_fu_6802_p0;
wire  signed [14:0] grp_fu_6802_p1;
wire  signed [23:0] grp_fu_6808_p0;
wire  signed [14:0] grp_fu_6808_p1;
wire  signed [23:0] grp_fu_6814_p0;
wire  signed [14:0] grp_fu_6814_p1;
wire  signed [23:0] grp_fu_6820_p0;
wire  signed [15:0] grp_fu_6820_p1;
wire  signed [23:0] grp_fu_6826_p0;
wire  signed [15:0] grp_fu_6826_p1;
wire  signed [23:0] grp_fu_6832_p0;
wire  signed [15:0] grp_fu_6832_p1;
wire  signed [23:0] grp_fu_6838_p0;
wire  signed [15:0] grp_fu_6838_p1;
wire  signed [23:0] grp_fu_6844_p0;
wire  signed [15:0] grp_fu_6844_p1;
wire  signed [23:0] grp_fu_6850_p0;
wire  signed [15:0] grp_fu_6850_p1;
wire  signed [23:0] grp_fu_6856_p0;
wire  signed [15:0] grp_fu_6856_p1;
wire  signed [23:0] grp_fu_6862_p0;
wire  signed [15:0] grp_fu_6862_p1;
wire  signed [23:0] grp_fu_6868_p0;
wire  signed [15:0] grp_fu_6868_p1;
wire  signed [23:0] grp_fu_6874_p0;
wire  signed [15:0] grp_fu_6874_p1;
wire  signed [23:0] grp_fu_6880_p0;
wire  signed [15:0] grp_fu_6880_p1;
wire  signed [23:0] grp_fu_6886_p0;
wire  signed [15:0] grp_fu_6886_p1;
wire  signed [23:0] grp_fu_6892_p0;
wire  signed [15:0] grp_fu_6892_p1;
wire  signed [23:0] grp_fu_6898_p0;
wire  signed [15:0] grp_fu_6898_p1;
wire  signed [23:0] grp_fu_6904_p0;
wire  signed [15:0] grp_fu_6904_p1;
wire  signed [23:0] grp_fu_6910_p0;
wire  signed [15:0] grp_fu_6910_p1;
wire  signed [23:0] grp_fu_6916_p0;
wire  signed [15:0] grp_fu_6916_p1;
wire  signed [23:0] grp_fu_6922_p0;
wire  signed [15:0] grp_fu_6922_p1;
wire  signed [23:0] grp_fu_6928_p0;
wire  signed [15:0] grp_fu_6928_p1;
wire  signed [23:0] grp_fu_6934_p0;
wire  signed [15:0] grp_fu_6934_p1;
wire  signed [23:0] grp_fu_6940_p0;
wire  signed [15:0] grp_fu_6940_p1;
reg    grp_fu_6402_ce;
reg    grp_fu_6408_ce;
reg    grp_fu_6414_ce;
reg    grp_fu_6420_ce;
reg    grp_fu_6426_ce;
reg    grp_fu_6432_ce;
reg    grp_fu_6438_ce;
reg    grp_fu_6444_ce;
reg    grp_fu_6450_ce;
reg    grp_fu_6456_ce;
reg    grp_fu_6463_ce;
reg    grp_fu_6470_ce;
reg    grp_fu_6479_ce;
reg    grp_fu_6485_ce;
reg    grp_fu_6492_ce;
reg    grp_fu_6499_ce;
reg    grp_fu_6508_ce;
reg    grp_fu_6515_ce;
reg    grp_fu_6524_ce;
reg    grp_fu_6533_ce;
reg    grp_fu_6540_ce;
reg    grp_fu_6547_ce;
reg    grp_fu_6556_ce;
reg    grp_fu_6565_ce;
reg    grp_fu_6572_ce;
reg    grp_fu_6579_ce;
reg    grp_fu_6586_ce;
reg    grp_fu_6592_ce;
reg    grp_fu_6598_ce;
reg    grp_fu_6604_ce;
reg    grp_fu_6610_ce;
reg    grp_fu_6616_ce;
reg    grp_fu_6622_ce;
reg    grp_fu_6628_ce;
reg    grp_fu_6634_ce;
reg    grp_fu_6640_ce;
reg    grp_fu_6646_ce;
reg    grp_fu_6652_ce;
reg    grp_fu_6658_ce;
reg    grp_fu_6664_ce;
reg    grp_fu_6670_ce;
reg    grp_fu_6676_ce;
reg    grp_fu_6682_ce;
reg    grp_fu_6688_ce;
reg    grp_fu_6694_ce;
reg    grp_fu_6700_ce;
reg    grp_fu_6706_ce;
reg    grp_fu_6712_ce;
reg    grp_fu_6718_ce;
reg    grp_fu_6724_ce;
reg    grp_fu_6730_ce;
reg    grp_fu_6736_ce;
reg    grp_fu_6742_ce;
reg    grp_fu_6748_ce;
reg    grp_fu_6754_ce;
reg    grp_fu_6760_ce;
reg    grp_fu_6766_ce;
reg    grp_fu_6772_ce;
reg    grp_fu_6778_ce;
reg    grp_fu_6784_ce;
reg    grp_fu_6790_ce;
reg    grp_fu_6796_ce;
reg    grp_fu_6802_ce;
reg    grp_fu_6808_ce;
reg    grp_fu_6814_ce;
reg    grp_fu_6820_ce;
reg    grp_fu_6826_ce;
reg    grp_fu_6832_ce;
reg    grp_fu_6838_ce;
reg    grp_fu_6844_ce;
reg    grp_fu_6850_ce;
reg    grp_fu_6856_ce;
reg    grp_fu_6862_ce;
reg    grp_fu_6868_ce;
reg    grp_fu_6874_ce;
reg    grp_fu_6880_ce;
reg    grp_fu_6886_ce;
reg    grp_fu_6892_ce;
reg    grp_fu_6898_ce;
reg    grp_fu_6904_ce;
reg    grp_fu_6910_ce;
reg    grp_fu_6916_ce;
reg    grp_fu_6922_ce;
reg    grp_fu_6928_ce;
reg    grp_fu_6934_ce;
reg    grp_fu_6940_ce;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to12;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [38:0] grp_fu_6598_p10;
reg    ap_condition_1912;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
end

fftStageKernelS2SdBI #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
twiddleObj_twiddleTa_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twiddleObj_twiddleTa_address0),
    .ce0(twiddleObj_twiddleTa_ce0),
    .q0(twiddleObj_twiddleTa_q0),
    .address1(twiddleObj_twiddleTa_address1),
    .ce1(twiddleObj_twiddleTa_ce1),
    .q1(twiddleObj_twiddleTa_q1),
    .address2(twiddleObj_twiddleTa_address2),
    .ce2(twiddleObj_twiddleTa_ce2),
    .q2(twiddleObj_twiddleTa_q2),
    .address3(twiddleObj_twiddleTa_address3),
    .ce3(twiddleObj_twiddleTa_ce3),
    .q3(twiddleObj_twiddleTa_q3),
    .address4(twiddleObj_twiddleTa_address4),
    .ce4(twiddleObj_twiddleTa_ce4),
    .q4(twiddleObj_twiddleTa_q4),
    .address5(twiddleObj_twiddleTa_address5),
    .ce5(twiddleObj_twiddleTa_ce5),
    .q5(twiddleObj_twiddleTa_q5),
    .address6(twiddleObj_twiddleTa_address6),
    .ce6(twiddleObj_twiddleTa_ce6),
    .q6(twiddleObj_twiddleTa_q6),
    .address7(twiddleObj_twiddleTa_address7),
    .ce7(twiddleObj_twiddleTa_ce7),
    .q7(twiddleObj_twiddleTa_q7),
    .address8(twiddleObj_twiddleTa_address8),
    .ce8(twiddleObj_twiddleTa_ce8),
    .q8(twiddleObj_twiddleTa_q8),
    .address9(twiddleObj_twiddleTa_address9),
    .ce9(twiddleObj_twiddleTa_ce9),
    .q9(twiddleObj_twiddleTa_q9),
    .address10(twiddleObj_twiddleTa_address10),
    .ce10(twiddleObj_twiddleTa_ce10),
    .q10(twiddleObj_twiddleTa_q10),
    .address11(twiddleObj_twiddleTa_address11),
    .ce11(twiddleObj_twiddleTa_ce11),
    .q11(twiddleObj_twiddleTa_q11),
    .address12(twiddleObj_twiddleTa_address12),
    .ce12(twiddleObj_twiddleTa_ce12),
    .q12(twiddleObj_twiddleTa_q12),
    .address13(twiddleObj_twiddleTa_address13),
    .ce13(twiddleObj_twiddleTa_ce13),
    .q13(twiddleObj_twiddleTa_q13),
    .address14(twiddleObj_twiddleTa_address14),
    .ce14(twiddleObj_twiddleTa_ce14),
    .q14(twiddleObj_twiddleTa_q14),
    .address15(twiddleObj_twiddleTa_address15),
    .ce15(twiddleObj_twiddleTa_ce15),
    .q15(twiddleObj_twiddleTa_q15),
    .address16(twiddleObj_twiddleTa_address16),
    .ce16(twiddleObj_twiddleTa_ce16),
    .q16(twiddleObj_twiddleTa_q16),
    .address17(twiddleObj_twiddleTa_address17),
    .ce17(twiddleObj_twiddleTa_ce17),
    .q17(twiddleObj_twiddleTa_q17),
    .address18(twiddleObj_twiddleTa_address18),
    .ce18(twiddleObj_twiddleTa_ce18),
    .q18(twiddleObj_twiddleTa_q18),
    .address19(twiddleObj_twiddleTa_address19),
    .ce19(twiddleObj_twiddleTa_ce19),
    .q19(twiddleObj_twiddleTa_q19),
    .address20(twiddleObj_twiddleTa_address20),
    .ce20(twiddleObj_twiddleTa_ce20),
    .q20(twiddleObj_twiddleTa_q20),
    .address21(twiddleObj_twiddleTa_address21),
    .ce21(twiddleObj_twiddleTa_ce21),
    .q21(twiddleObj_twiddleTa_q21),
    .address22(twiddleObj_twiddleTa_address22),
    .ce22(twiddleObj_twiddleTa_ce22),
    .q22(twiddleObj_twiddleTa_q22),
    .address23(twiddleObj_twiddleTa_address23),
    .ce23(twiddleObj_twiddleTa_ce23),
    .q23(twiddleObj_twiddleTa_q23),
    .address24(twiddleObj_twiddleTa_address24),
    .ce24(twiddleObj_twiddleTa_ce24),
    .q24(twiddleObj_twiddleTa_q24),
    .address25(twiddleObj_twiddleTa_address25),
    .ce25(twiddleObj_twiddleTa_ce25),
    .q25(twiddleObj_twiddleTa_q25),
    .address26(twiddleObj_twiddleTa_address26),
    .ce26(twiddleObj_twiddleTa_ce26),
    .q26(twiddleObj_twiddleTa_q26),
    .address27(twiddleObj_twiddleTa_address27),
    .ce27(twiddleObj_twiddleTa_ce27),
    .q27(twiddleObj_twiddleTa_q27),
    .address28(twiddleObj_twiddleTa_address28),
    .ce28(twiddleObj_twiddleTa_ce28),
    .q28(twiddleObj_twiddleTa_q28),
    .address29(twiddleObj_twiddleTa_address29),
    .ce29(twiddleObj_twiddleTa_ce29),
    .q29(twiddleObj_twiddleTa_q29)
);

fft_top_mul_mul_2fC2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fC2_U939(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_34_reg_7279),
    .din1(grp_fu_6402_p1),
    .ce(grp_fu_6402_ce),
    .dout(grp_fu_6402_p2)
);

fft_top_mul_mul_2fC2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fC2_U940(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_35_reg_7285),
    .din1(grp_fu_6408_p1),
    .ce(grp_fu_6408_ce),
    .dout(grp_fu_6408_p2)
);

fft_top_mul_mul_2fC2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fC2_U941(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_83_reg_7391),
    .din1(grp_fu_6414_p1),
    .ce(grp_fu_6414_ce),
    .dout(grp_fu_6414_p2)
);

fft_top_mul_mul_2fD2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fD2_U942(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_82_reg_7385),
    .din1(grp_fu_6420_p1),
    .ce(grp_fu_6420_ce),
    .dout(grp_fu_6420_p2)
);

fft_top_mul_mul_2fC2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fC2_U943(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_41_reg_7301),
    .din1(grp_fu_6426_p1),
    .ce(grp_fu_6426_ce),
    .dout(grp_fu_6426_p2)
);

fft_top_mul_mul_2fC2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fC2_U944(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_47_reg_7313),
    .din1(grp_fu_6432_p1),
    .ce(grp_fu_6432_ce),
    .dout(grp_fu_6432_p2)
);

fft_top_mul_mul_2fD2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fD2_U945(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_46_reg_7307),
    .din1(grp_fu_6438_p1),
    .ce(grp_fu_6438_ce),
    .dout(grp_fu_6438_p2)
);

fft_top_mul_mul_2fD2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fD2_U946(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_94_reg_7417),
    .din1(grp_fu_6444_p1),
    .ce(grp_fu_6444_ce),
    .dout(grp_fu_6444_p2)
);

fft_top_mul_mul_2fD2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fD2_U947(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_95_reg_7423),
    .din1(grp_fu_6450_p1),
    .ce(grp_fu_6450_ce),
    .dout(grp_fu_6450_p2)
);

fft_top_mac_mulsufE2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_mulsufE2_U948(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_35_reg_7285_pp0_iter2_reg),
    .din1(grp_fu_6456_p1),
    .din2(r_V_reg_7772),
    .ce(grp_fu_6456_ce),
    .dout(grp_fu_6456_p3)
);

fft_top_mac_muladfF3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_muladfF3_U949(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_34_reg_7279_pp0_iter2_reg),
    .din1(grp_fu_6463_p1),
    .din2(r_V_11_reg_7777),
    .ce(grp_fu_6463_ce),
    .dout(grp_fu_6463_p3)
);

fft_top_am_addmulfG3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_am_addmulfG3_U950(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_58_reg_7479),
    .din1(add_ln703_59_reg_7485),
    .din2(grp_fu_6470_p2),
    .ce(grp_fu_6470_ce),
    .dout(grp_fu_6470_p3)
);

fft_top_mul_mul_2fC2 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_mul_mul_2fC2_U951(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_59_reg_7485),
    .din1(grp_fu_6479_p1),
    .ce(grp_fu_6479_ce),
    .dout(grp_fu_6479_p2)
);

fft_top_mac_muladfH3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_muladfH3_U952(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_82_reg_7385_pp0_iter2_reg),
    .din1(36'd6270),
    .din2(mul_ln1193_reg_7787),
    .ce(grp_fu_6485_ce),
    .dout(grp_fu_6485_p3)
);

fft_top_mac_muladfH3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_muladfH3_U953(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_83_reg_7391_pp0_iter2_reg),
    .din1(36'd6270),
    .din2(r_V_15_reg_7792),
    .ce(grp_fu_6492_ce),
    .dout(grp_fu_6492_p3)
);

fft_top_am_addmulfG3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_am_addmulfG3_U954(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_40_reg_7453),
    .din1(add_ln703_41_reg_7301_pp0_iter2_reg),
    .din2(grp_fu_6499_p2),
    .ce(grp_fu_6499_ce),
    .dout(grp_fu_6499_p3)
);

fft_top_mac_muladfI3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_muladfI3_U955(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_40_reg_7453),
    .din1(grp_fu_6508_p1),
    .din2(r_V_18_reg_7797),
    .ce(grp_fu_6508_ce),
    .dout(grp_fu_6508_p3)
);

fft_top_am_submulfJ3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_am_submulfJ3_U956(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6515_p0),
    .din1(grp_fu_6515_p1),
    .din2(grp_fu_6515_p2),
    .ce(grp_fu_6515_ce),
    .dout(grp_fu_6515_p3)
);

fft_top_am_addmulfK3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_am_addmulfK3_U957(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6524_p0),
    .din1(grp_fu_6524_p1),
    .din2(grp_fu_6524_p2),
    .ce(grp_fu_6524_ce),
    .dout(grp_fu_6524_p3)
);

fft_top_mac_muladfH3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_muladfH3_U958(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_46_reg_7307_pp0_iter2_reg),
    .din1(36'd6270),
    .din2(mul_ln1193_4_reg_7802),
    .ce(grp_fu_6533_ce),
    .dout(grp_fu_6533_p3)
);

fft_top_mac_muladfH3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_muladfH3_U959(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_47_reg_7313_pp0_iter2_reg),
    .din1(36'd6270),
    .din2(r_V_21_reg_7807),
    .ce(grp_fu_6540_ce),
    .dout(grp_fu_6540_p3)
);

fft_top_am_submulfJ3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_am_submulfJ3_U960(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6547_p0),
    .din1(grp_fu_6547_p1),
    .din2(grp_fu_6547_p2),
    .ce(grp_fu_6547_ce),
    .dout(grp_fu_6547_p3)
);

fft_top_am_addmulfK3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
fft_top_am_addmulfK3_U961(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6556_p0),
    .din1(grp_fu_6556_p1),
    .din2(grp_fu_6556_p2),
    .ce(grp_fu_6556_ce),
    .dout(grp_fu_6556_p3)
);

fft_top_mac_mulsufL3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_mulsufL3_U962(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_95_reg_7423_pp0_iter2_reg),
    .din1(36'd6270),
    .din2(r_V_23_reg_7812),
    .ce(grp_fu_6565_ce),
    .dout(grp_fu_6565_p3)
);

fft_top_mac_muladfH3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_muladfH3_U963(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_94_reg_7417_pp0_iter2_reg),
    .din1(36'd6270),
    .din2(r_V_26_reg_7817),
    .ce(grp_fu_6572_ce),
    .dout(grp_fu_6572_p3)
);

fft_top_mac_muladfI3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
fft_top_mac_muladfI3_U964(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_58_reg_7479_pp0_iter3_reg),
    .din1(grp_fu_6579_p1),
    .din2(r_V_13_reg_8274),
    .ce(grp_fu_6579_ce),
    .dout(grp_fu_6579_p3)
);

fft_top_mul_mul_2fM4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fM4_U965(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_124_reg_9429),
    .din1(grp_fu_6586_p1),
    .ce(grp_fu_6586_ce),
    .dout(grp_fu_6586_p2)
);

fft_top_mul_mul_2fM4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fM4_U966(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_125_reg_9434),
    .din1(grp_fu_6592_p1),
    .ce(grp_fu_6592_ce),
    .dout(grp_fu_6592_p2)
);

fft_top_mul_mul_2fM4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fM4_U967(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6598_p0),
    .din1(grp_fu_6598_p1),
    .ce(grp_fu_6598_ce),
    .dout(grp_fu_6598_p2)
);

fft_top_mul_mul_2fN4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fN4_U968(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6604_p0),
    .din1(twiddleObj_twiddleTa_7_reg_9559),
    .ce(grp_fu_6604_ce),
    .dout(grp_fu_6604_p2)
);

fft_top_mul_mul_2fM4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fM4_U969(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_172_reg_9509),
    .din1(grp_fu_6610_p1),
    .ce(grp_fu_6610_ce),
    .dout(grp_fu_6610_p2)
);

fft_top_mul_mul_2fM4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fM4_U970(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_173_reg_9514),
    .din1(grp_fu_6616_p1),
    .ce(grp_fu_6616_ce),
    .dout(grp_fu_6616_p2)
);

fft_top_mul_mul_2fM4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fM4_U971(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_106_reg_9399),
    .din1(grp_fu_6622_p1),
    .ce(grp_fu_6622_ce),
    .dout(grp_fu_6622_p2)
);

fft_top_mul_mul_2fM4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fM4_U972(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_107_reg_9404),
    .din1(grp_fu_6628_p1),
    .ce(grp_fu_6628_ce),
    .dout(grp_fu_6628_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U973(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6634_p0),
    .din1(select_ln139_reg_9595),
    .ce(grp_fu_6634_ce),
    .dout(grp_fu_6634_p2)
);

fft_top_mul_mul_2fN4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fN4_U974(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6640_p0),
    .din1(twiddleObj_twiddleTa_19_reg_9590),
    .ce(grp_fu_6640_ce),
    .dout(grp_fu_6640_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U975(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6646_p0),
    .din1(select_ln139_1_reg_9605),
    .ce(grp_fu_6646_ce),
    .dout(grp_fu_6646_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U976(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6652_p0),
    .din1(select_ln123_1_reg_9600),
    .ce(grp_fu_6652_ce),
    .dout(grp_fu_6652_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U977(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_178_reg_9519),
    .din1(grp_fu_6658_p1),
    .ce(grp_fu_6658_ce),
    .dout(grp_fu_6658_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U978(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_179_reg_9524),
    .din1(grp_fu_6664_p1),
    .ce(grp_fu_6664_ce),
    .dout(grp_fu_6664_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U979(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_112_reg_9409),
    .din1(grp_fu_6670_p1),
    .ce(grp_fu_6670_ce),
    .dout(grp_fu_6670_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U980(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_113_reg_9414),
    .din1(grp_fu_6676_p1),
    .ce(grp_fu_6676_ce),
    .dout(grp_fu_6676_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U981(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_136_reg_9449),
    .din1(grp_fu_6682_p1),
    .ce(grp_fu_6682_ce),
    .dout(grp_fu_6682_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U982(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_137_reg_9454),
    .din1(grp_fu_6688_p1),
    .ce(grp_fu_6688_ce),
    .dout(grp_fu_6688_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U983(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6694_p0),
    .din1(select_ln139_5_reg_9648),
    .ce(grp_fu_6694_ce),
    .dout(grp_fu_6694_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U984(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6700_p0),
    .din1(select_ln123_5_reg_9643),
    .ce(grp_fu_6700_ce),
    .dout(grp_fu_6700_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U985(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6706_p0),
    .din1(select_ln139_6_reg_9658),
    .ce(grp_fu_6706_ce),
    .dout(grp_fu_6706_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U986(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6712_p0),
    .din1(select_ln123_6_reg_9653),
    .ce(grp_fu_6712_ce),
    .dout(grp_fu_6712_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U987(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6718_p0),
    .din1(select_ln139_7_reg_9668),
    .ce(grp_fu_6718_ce),
    .dout(grp_fu_6718_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U988(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6724_p0),
    .din1(select_ln123_7_reg_9663),
    .ce(grp_fu_6724_ce),
    .dout(grp_fu_6724_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U989(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6730_p0),
    .din1(select_ln139_8_reg_9678),
    .ce(grp_fu_6730_ce),
    .dout(grp_fu_6730_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U990(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6736_p0),
    .din1(select_ln123_8_reg_9673),
    .ce(grp_fu_6736_ce),
    .dout(grp_fu_6736_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U991(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6742_p0),
    .din1(select_ln139_9_reg_9688),
    .ce(grp_fu_6742_ce),
    .dout(grp_fu_6742_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U992(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6748_p0),
    .din1(select_ln123_9_reg_9683),
    .ce(grp_fu_6748_ce),
    .dout(grp_fu_6748_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U993(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6754_p0),
    .din1(select_ln139_10_reg_9698),
    .ce(grp_fu_6754_ce),
    .dout(grp_fu_6754_p2)
);

fft_top_mul_mul_2fO4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 39 ))
fft_top_mul_mul_2fO4_U994(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6760_p0),
    .din1(select_ln123_10_reg_9693),
    .ce(grp_fu_6760_ce),
    .dout(grp_fu_6760_p2)
);

fft_top_mac_mulsufP4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufP4_U995(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6766_p0),
    .din1(grp_fu_6766_p1),
    .din2(mul_ln703_reg_10103),
    .ce(grp_fu_6766_ce),
    .dout(grp_fu_6766_p3)
);

fft_top_mac_muladfQ4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfQ4_U996(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6772_p0),
    .din1(grp_fu_6772_p1),
    .din2(mul_ln1192_reg_10108),
    .ce(grp_fu_6772_ce),
    .dout(grp_fu_6772_p3)
);

fft_top_mac_mulsufP4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufP4_U997(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6778_p0),
    .din1(grp_fu_6778_p1),
    .din2(mul_ln703_2_reg_10113),
    .ce(grp_fu_6778_ce),
    .dout(grp_fu_6778_p3)
);

fft_top_mac_muladfR4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfR4_U998(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6784_p0),
    .din1(grp_fu_6784_p1),
    .din2(mul_ln703_3_reg_10118),
    .ce(grp_fu_6784_ce),
    .dout(grp_fu_6784_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U999(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6790_p0),
    .din1(grp_fu_6790_p1),
    .din2(mul_ln703_4_reg_10123),
    .ce(grp_fu_6790_ce),
    .dout(grp_fu_6790_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1000(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6796_p0),
    .din1(grp_fu_6796_p1),
    .din2(mul_ln1192_4_reg_10128),
    .ce(grp_fu_6796_ce),
    .dout(grp_fu_6796_p3)
);

fft_top_mac_mulsufP4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufP4_U1001(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6802_p0),
    .din1(grp_fu_6802_p1),
    .din2(mul_ln703_6_reg_10133),
    .ce(grp_fu_6802_ce),
    .dout(grp_fu_6802_p3)
);

fft_top_mac_muladfQ4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfQ4_U1002(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6808_p0),
    .din1(grp_fu_6808_p1),
    .din2(mul_ln1192_5_reg_10138),
    .ce(grp_fu_6808_ce),
    .dout(grp_fu_6808_p3)
);

fft_top_mac_mulsufP4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufP4_U1003(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6814_p0),
    .din1(grp_fu_6814_p1),
    .din2(mul_ln703_8_reg_10143),
    .ce(grp_fu_6814_ce),
    .dout(grp_fu_6814_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1004(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6820_p0),
    .din1(grp_fu_6820_p1),
    .din2(mul_ln703_9_reg_10148),
    .ce(grp_fu_6820_ce),
    .dout(grp_fu_6820_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1005(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6826_p0),
    .din1(grp_fu_6826_p1),
    .din2(mul_ln703_10_reg_10153),
    .ce(grp_fu_6826_ce),
    .dout(grp_fu_6826_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1006(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6832_p0),
    .din1(grp_fu_6832_p1),
    .din2(mul_ln703_11_reg_10158),
    .ce(grp_fu_6832_ce),
    .dout(grp_fu_6832_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1007(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6838_p0),
    .din1(grp_fu_6838_p1),
    .din2(mul_ln703_12_reg_10163),
    .ce(grp_fu_6838_ce),
    .dout(grp_fu_6838_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1008(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6844_p0),
    .din1(grp_fu_6844_p1),
    .din2(mul_ln1192_8_reg_10168),
    .ce(grp_fu_6844_ce),
    .dout(grp_fu_6844_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1009(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6850_p0),
    .din1(grp_fu_6850_p1),
    .din2(mul_ln703_14_reg_10173),
    .ce(grp_fu_6850_ce),
    .dout(grp_fu_6850_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1010(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6856_p0),
    .din1(grp_fu_6856_p1),
    .din2(mul_ln1192_9_reg_10178),
    .ce(grp_fu_6856_ce),
    .dout(grp_fu_6856_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1011(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6862_p0),
    .din1(grp_fu_6862_p1),
    .din2(mul_ln703_16_reg_10183),
    .ce(grp_fu_6862_ce),
    .dout(grp_fu_6862_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1012(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6868_p0),
    .din1(grp_fu_6868_p1),
    .din2(mul_ln1192_10_reg_10188),
    .ce(grp_fu_6868_ce),
    .dout(grp_fu_6868_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1013(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6874_p0),
    .din1(grp_fu_6874_p1),
    .din2(mul_ln703_18_reg_10193),
    .ce(grp_fu_6874_ce),
    .dout(grp_fu_6874_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1014(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6880_p0),
    .din1(grp_fu_6880_p1),
    .din2(mul_ln703_19_reg_10198),
    .ce(grp_fu_6880_ce),
    .dout(grp_fu_6880_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1015(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6886_p0),
    .din1(grp_fu_6886_p1),
    .din2(mul_ln703_20_reg_10203),
    .ce(grp_fu_6886_ce),
    .dout(grp_fu_6886_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1016(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6892_p0),
    .din1(grp_fu_6892_p1),
    .din2(mul_ln703_21_reg_10208),
    .ce(grp_fu_6892_ce),
    .dout(grp_fu_6892_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1017(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6898_p0),
    .din1(grp_fu_6898_p1),
    .din2(mul_ln703_22_reg_10213),
    .ce(grp_fu_6898_ce),
    .dout(grp_fu_6898_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1018(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6904_p0),
    .din1(grp_fu_6904_p1),
    .din2(mul_ln703_23_reg_10218),
    .ce(grp_fu_6904_ce),
    .dout(grp_fu_6904_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1019(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6910_p0),
    .din1(grp_fu_6910_p1),
    .din2(mul_ln703_24_reg_10223),
    .ce(grp_fu_6910_ce),
    .dout(grp_fu_6910_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1020(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6916_p0),
    .din1(grp_fu_6916_p1),
    .din2(mul_ln703_25_reg_10228),
    .ce(grp_fu_6916_ce),
    .dout(grp_fu_6916_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1021(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6922_p0),
    .din1(grp_fu_6922_p1),
    .din2(mul_ln703_26_reg_10233),
    .ce(grp_fu_6922_ce),
    .dout(grp_fu_6922_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1022(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6928_p0),
    .din1(grp_fu_6928_p1),
    .din2(mul_ln703_27_reg_10238),
    .ce(grp_fu_6928_ce),
    .dout(grp_fu_6928_p3)
);

fft_top_mac_mulsufS5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_mulsufS5_U1023(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6934_p0),
    .din1(grp_fu_6934_p1),
    .din2(mul_ln703_28_reg_10243),
    .ce(grp_fu_6934_ce),
    .dout(grp_fu_6934_p3)
);

fft_top_mac_muladfT5 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
fft_top_mac_muladfT5_U1024(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6940_p0),
    .din1(grp_fu_6940_p1),
    .din2(mul_ln703_29_reg_10248),
    .ce(grp_fu_6940_ce),
    .dout(grp_fu_6940_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln133_reg_7255_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln133_reg_7255_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        icmp_ln135356_reg_721 <= icmp_ln135_fu_2183_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln133_reg_7255_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        icmp_ln135356_reg_721 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln133_reg_7255 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten354_reg_707 <= add_ln133_reg_7250;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln133_reg_7255 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        indvar_flatten354_reg_707 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln133_reg_7255_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        k_0355_reg_735 <= k_reg_7616;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln133_reg_7255_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_0355_reg_735 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        add_ln1192_10_reg_10278 <= grp_fu_6796_p3;
        add_ln1192_11_reg_10288 <= grp_fu_6808_p3;
        add_ln1192_12_reg_10298 <= grp_fu_6820_p3;
        add_ln1192_13_reg_10308 <= grp_fu_6832_p3;
        add_ln1192_14_reg_10318 <= grp_fu_6844_p3;
        add_ln1192_15_reg_10328 <= grp_fu_6856_p3;
        add_ln1192_16_reg_10338 <= grp_fu_6868_p3;
        add_ln1192_17_reg_10348 <= grp_fu_6880_p3;
        add_ln1192_18_reg_10358 <= grp_fu_6892_p3;
        add_ln1192_19_reg_10368 <= grp_fu_6904_p3;
        add_ln1192_20_reg_10378 <= grp_fu_6916_p3;
        add_ln1192_21_reg_10388 <= grp_fu_6928_p3;
        add_ln1192_22_reg_10398 <= grp_fu_6940_p3;
        add_ln1192_9_reg_10268 <= grp_fu_6784_p3;
        add_ln1192_reg_10258 <= grp_fu_6772_p3;
        sub_ln1193_12_reg_10253 <= grp_fu_6766_p3;
        sub_ln1193_13_reg_10263 <= grp_fu_6778_p3;
        sub_ln1193_14_reg_10273 <= grp_fu_6790_p3;
        sub_ln1193_15_reg_10283 <= grp_fu_6802_p3;
        sub_ln1193_16_reg_10293 <= grp_fu_6814_p3;
        sub_ln1193_17_reg_10303 <= grp_fu_6826_p3;
        sub_ln1193_18_reg_10313 <= grp_fu_6838_p3;
        sub_ln1193_19_reg_10323 <= grp_fu_6850_p3;
        sub_ln1193_20_reg_10333 <= grp_fu_6862_p3;
        sub_ln1193_21_reg_10343 <= grp_fu_6874_p3;
        sub_ln1193_22_reg_10353 <= grp_fu_6886_p3;
        sub_ln1193_23_reg_10363 <= grp_fu_6898_p3;
        sub_ln1193_24_reg_10373 <= grp_fu_6910_p3;
        sub_ln1193_25_reg_10383 <= grp_fu_6922_p3;
        sub_ln1193_26_reg_10393 <= grp_fu_6934_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln133_reg_7250 <= add_ln133_fu_1375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_100_reg_9389 <= add_ln703_100_fu_5006_p2;
        add_ln703_100_reg_9389_pp0_iter10_reg <= add_ln703_100_reg_9389_pp0_iter9_reg;
        add_ln703_100_reg_9389_pp0_iter11_reg <= add_ln703_100_reg_9389_pp0_iter10_reg;
        add_ln703_100_reg_9389_pp0_iter12_reg <= add_ln703_100_reg_9389_pp0_iter11_reg;
        add_ln703_100_reg_9389_pp0_iter9_reg <= add_ln703_100_reg_9389;
        add_ln703_101_reg_9394 <= add_ln703_101_fu_5012_p2;
        add_ln703_101_reg_9394_pp0_iter10_reg <= add_ln703_101_reg_9394_pp0_iter9_reg;
        add_ln703_101_reg_9394_pp0_iter11_reg <= add_ln703_101_reg_9394_pp0_iter10_reg;
        add_ln703_101_reg_9394_pp0_iter12_reg <= add_ln703_101_reg_9394_pp0_iter11_reg;
        add_ln703_101_reg_9394_pp0_iter9_reg <= add_ln703_101_reg_9394;
        add_ln703_102_reg_8935 <= add_ln703_102_fu_4582_p2;
        add_ln703_103_reg_8940 <= add_ln703_103_fu_4588_p2;
        add_ln703_104_reg_8945 <= add_ln703_104_fu_4593_p2;
        add_ln703_105_reg_8950 <= add_ln703_105_fu_4597_p2;
        add_ln703_106_reg_9399 <= add_ln703_106_fu_5030_p2;
        add_ln703_107_reg_9404 <= add_ln703_107_fu_5036_p2;
        add_ln703_108_reg_8955 <= add_ln703_108_fu_4602_p2;
        add_ln703_109_reg_8960 <= add_ln703_109_fu_4607_p2;
        add_ln703_10_reg_8543 <= add_ln703_10_fu_3599_p2;
        add_ln703_110_reg_8965 <= add_ln703_110_fu_4612_p2;
        add_ln703_111_reg_8970 <= add_ln703_111_fu_4617_p2;
        add_ln703_112_reg_9409 <= add_ln703_112_fu_5054_p2;
        add_ln703_113_reg_9414 <= add_ln703_113_fu_5060_p2;
        add_ln703_114_reg_8975 <= add_ln703_114_fu_4622_p2;
        add_ln703_115_reg_8980 <= add_ln703_115_fu_4627_p2;
        add_ln703_116_reg_8985 <= add_ln703_116_fu_4633_p2;
        add_ln703_117_reg_8990 <= add_ln703_117_fu_4638_p2;
        add_ln703_118_reg_9419 <= add_ln703_118_fu_5078_p2;
        add_ln703_119_reg_9424 <= add_ln703_119_fu_5084_p2;
        add_ln703_119_reg_9424_pp0_iter9_reg <= add_ln703_119_reg_9424;
        add_ln703_11_reg_8548 <= add_ln703_11_fu_3605_p2;
        add_ln703_120_reg_8995 <= add_ln703_120_fu_4642_p2;
        add_ln703_121_reg_9000 <= add_ln703_121_fu_4647_p2;
        add_ln703_122_reg_9005 <= add_ln703_122_fu_4652_p2;
        add_ln703_123_reg_9010 <= add_ln703_123_fu_4656_p2;
        add_ln703_124_reg_9429 <= add_ln703_124_fu_5102_p2;
        add_ln703_125_reg_9434 <= add_ln703_125_fu_5108_p2;
        add_ln703_126_reg_9021 <= add_ln703_126_fu_4685_p2;
        add_ln703_127_reg_9026 <= add_ln703_127_fu_4690_p2;
        add_ln703_127_reg_9026_pp0_iter8_reg <= add_ln703_127_reg_9026;
        add_ln703_128_reg_9031 <= add_ln703_128_fu_4695_p2;
        add_ln703_129_reg_9439 <= add_ln703_129_fu_5117_p2;
        add_ln703_12_reg_8217 <= add_ln703_12_fu_3037_p2;
        add_ln703_130_reg_9444 <= add_ln703_130_fu_5124_p2;
        add_ln703_131_reg_9703 <= add_ln703_131_fu_5781_p2;
        add_ln703_132_reg_9036 <= add_ln703_132_fu_4699_p2;
        add_ln703_133_reg_9041 <= add_ln703_133_fu_4704_p2;
        add_ln703_134_reg_9046 <= add_ln703_134_fu_4709_p2;
        add_ln703_135_reg_9051 <= add_ln703_135_fu_4713_p2;
        add_ln703_136_reg_9449 <= add_ln703_136_fu_5142_p2;
        add_ln703_137_reg_9454 <= add_ln703_137_fu_5148_p2;
        add_ln703_138_reg_9056 <= add_ln703_138_fu_4718_p2;
        add_ln703_139_reg_9061 <= add_ln703_139_fu_4723_p2;
        add_ln703_139_reg_9061_pp0_iter8_reg <= add_ln703_139_reg_9061;
        add_ln703_13_reg_8222 <= add_ln703_13_fu_3041_p2;
        add_ln703_140_reg_9066 <= add_ln703_140_fu_4728_p2;
        add_ln703_141_reg_9459 <= add_ln703_141_fu_5157_p2;
        add_ln703_142_reg_9464 <= add_ln703_142_fu_5164_p2;
        add_ln703_143_reg_9708 <= add_ln703_143_fu_5793_p2;
        add_ln703_144_reg_9071 <= add_ln703_144_fu_4732_p2;
        add_ln703_145_reg_9076 <= add_ln703_145_fu_4737_p2;
        add_ln703_146_reg_9081 <= add_ln703_146_fu_4742_p2;
        add_ln703_147_reg_9086 <= add_ln703_147_fu_4747_p2;
        add_ln703_148_reg_9469 <= add_ln703_148_fu_5182_p2;
        add_ln703_149_reg_9474 <= add_ln703_149_fu_5188_p2;
        add_ln703_149_reg_9474_pp0_iter9_reg <= add_ln703_149_reg_9474;
        add_ln703_14_reg_8227 <= add_ln703_14_fu_3045_p2;
        add_ln703_150_reg_9091 <= add_ln703_150_fu_4751_p2;
        add_ln703_151_reg_9096 <= add_ln703_151_fu_4756_p2;
        add_ln703_152_reg_9101 <= add_ln703_152_fu_4761_p2;
        add_ln703_153_reg_9106 <= add_ln703_153_fu_4765_p2;
        add_ln703_154_reg_9479 <= add_ln703_154_fu_5206_p2;
        add_ln703_155_reg_9484 <= add_ln703_155_fu_5212_p2;
        add_ln703_155_reg_9484_pp0_iter9_reg <= add_ln703_155_reg_9484;
        add_ln703_156_reg_9111 <= add_ln703_156_fu_4769_p2;
        add_ln703_157_reg_9116 <= add_ln703_157_fu_4774_p2;
        add_ln703_158_reg_9121 <= add_ln703_158_fu_4779_p2;
        add_ln703_159_reg_9126 <= add_ln703_159_fu_4784_p2;
        add_ln703_15_reg_8232 <= add_ln703_15_fu_3049_p2;
        add_ln703_160_reg_9489 <= add_ln703_160_fu_5230_p2;
        add_ln703_161_reg_9494 <= add_ln703_161_fu_5236_p2;
        add_ln703_161_reg_9494_pp0_iter9_reg <= add_ln703_161_reg_9494;
        add_ln703_162_reg_9131 <= add_ln703_162_fu_4788_p2;
        add_ln703_163_reg_9136 <= add_ln703_163_fu_4793_p2;
        add_ln703_164_reg_9141 <= add_ln703_164_fu_4798_p2;
        add_ln703_165_reg_9146 <= add_ln703_165_fu_4802_p2;
        add_ln703_166_reg_9499 <= add_ln703_166_fu_5254_p2;
        add_ln703_167_reg_9504 <= add_ln703_167_fu_5260_p2;
        add_ln703_167_reg_9504_pp0_iter9_reg <= add_ln703_167_reg_9504;
        add_ln703_168_reg_9151 <= add_ln703_168_fu_4806_p2;
        add_ln703_169_reg_9156 <= add_ln703_169_fu_4811_p2;
        add_ln703_16_reg_8553 <= add_ln703_16_fu_3623_p2;
        add_ln703_170_reg_9161 <= add_ln703_170_fu_4816_p2;
        add_ln703_171_reg_9166 <= add_ln703_171_fu_4820_p2;
        add_ln703_172_reg_9509 <= add_ln703_172_fu_5278_p2;
        add_ln703_173_reg_9514 <= add_ln703_173_fu_5284_p2;
        add_ln703_174_reg_9171 <= add_ln703_174_fu_4824_p2;
        add_ln703_175_reg_9176 <= add_ln703_175_fu_4829_p2;
        add_ln703_176_reg_9181 <= add_ln703_176_fu_4834_p2;
        add_ln703_177_reg_9186 <= add_ln703_177_fu_4838_p2;
        add_ln703_178_reg_9519 <= add_ln703_178_fu_5302_p2;
        add_ln703_179_reg_9524 <= add_ln703_179_fu_5308_p2;
        add_ln703_17_reg_8558 <= add_ln703_17_fu_3629_p2;
        add_ln703_180_reg_9191 <= add_ln703_180_fu_4842_p2;
        add_ln703_181_reg_9196 <= add_ln703_181_fu_4847_p2;
        add_ln703_182_reg_9201 <= add_ln703_182_fu_4852_p2;
        add_ln703_183_reg_9206 <= add_ln703_183_fu_4856_p2;
        add_ln703_184_reg_9529 <= add_ln703_184_fu_5326_p2;
        add_ln703_185_reg_9534 <= add_ln703_185_fu_5332_p2;
        add_ln703_185_reg_9534_pp0_iter9_reg <= add_ln703_185_reg_9534;
        add_ln703_186_reg_9211 <= add_ln703_186_fu_4860_p2;
        add_ln703_187_reg_9216 <= add_ln703_187_fu_4865_p2;
        add_ln703_188_reg_9221 <= add_ln703_188_fu_4870_p2;
        add_ln703_189_reg_9226 <= add_ln703_189_fu_4874_p2;
        add_ln703_18_reg_8237 <= add_ln703_18_fu_3053_p2;
        add_ln703_190_reg_9539 <= add_ln703_190_fu_5350_p2;
        add_ln703_191_reg_9544 <= add_ln703_191_fu_5356_p2;
        add_ln703_191_reg_9544_pp0_iter9_reg <= add_ln703_191_reg_9544;
        add_ln703_19_reg_8242 <= add_ln703_19_fu_3057_p2;
        add_ln703_1_reg_8182 <= add_ln703_1_fu_3009_p2;
        add_ln703_20_reg_8247 <= add_ln703_20_fu_3061_p2;
        add_ln703_21_reg_8252 <= add_ln703_21_fu_3065_p2;
        add_ln703_22_reg_8563 <= add_ln703_22_fu_3647_p2;
        add_ln703_23_reg_8568 <= add_ln703_23_fu_3653_p2;
        add_ln703_28_reg_7441 <= add_ln703_28_fu_1787_p2;
        add_ln703_28_reg_7441_pp0_iter3_reg <= add_ln703_28_reg_7441;
        add_ln703_28_reg_7441_pp0_iter4_reg <= add_ln703_28_reg_7441_pp0_iter3_reg;
        add_ln703_28_reg_7441_pp0_iter5_reg <= add_ln703_28_reg_7441_pp0_iter4_reg;
        add_ln703_28_reg_7441_pp0_iter6_reg <= add_ln703_28_reg_7441_pp0_iter5_reg;
        add_ln703_29_reg_7447 <= add_ln703_29_fu_1793_p2;
        add_ln703_29_reg_7447_pp0_iter3_reg <= add_ln703_29_reg_7447;
        add_ln703_29_reg_7447_pp0_iter4_reg <= add_ln703_29_reg_7447_pp0_iter3_reg;
        add_ln703_29_reg_7447_pp0_iter5_reg <= add_ln703_29_reg_7447_pp0_iter4_reg;
        add_ln703_29_reg_7447_pp0_iter6_reg <= add_ln703_29_reg_7447_pp0_iter5_reg;
        add_ln703_2_reg_8187 <= add_ln703_2_fu_3013_p2;
        add_ln703_34_reg_7279_pp0_iter2_reg <= add_ln703_34_reg_7279;
        add_ln703_35_reg_7285_pp0_iter2_reg <= add_ln703_35_reg_7285;
        add_ln703_3_reg_8192 <= add_ln703_3_fu_3017_p2;
        add_ln703_40_reg_7453 <= add_ln703_40_fu_1805_p2;
        add_ln703_41_reg_7301_pp0_iter2_reg <= add_ln703_41_reg_7301;
        add_ln703_46_reg_7307_pp0_iter2_reg <= add_ln703_46_reg_7307;
        add_ln703_47_reg_7313_pp0_iter2_reg <= add_ln703_47_reg_7313;
        add_ln703_48_reg_7459 <= add_ln703_48_fu_1811_p2;
        add_ln703_49_reg_7464 <= add_ln703_49_fu_1815_p2;
        add_ln703_4_reg_8533 <= add_ln703_4_fu_3575_p2;
        add_ln703_50_reg_7469 <= add_ln703_50_fu_1819_p2;
        add_ln703_51_reg_7474 <= add_ln703_51_fu_1823_p2;
        add_ln703_52_reg_7628 <= add_ln703_52_fu_2041_p2;
        add_ln703_52_reg_7628_pp0_iter4_reg <= add_ln703_52_reg_7628;
        add_ln703_52_reg_7628_pp0_iter5_reg <= add_ln703_52_reg_7628_pp0_iter4_reg;
        add_ln703_52_reg_7628_pp0_iter6_reg <= add_ln703_52_reg_7628_pp0_iter5_reg;
        add_ln703_53_reg_7634 <= add_ln703_53_fu_2047_p2;
        add_ln703_53_reg_7634_pp0_iter4_reg <= add_ln703_53_reg_7634;
        add_ln703_53_reg_7634_pp0_iter5_reg <= add_ln703_53_reg_7634_pp0_iter4_reg;
        add_ln703_53_reg_7634_pp0_iter6_reg <= add_ln703_53_reg_7634_pp0_iter5_reg;
        add_ln703_58_reg_7479 <= add_ln703_58_fu_1854_p2;
        add_ln703_58_reg_7479_pp0_iter3_reg <= add_ln703_58_reg_7479;
        add_ln703_59_reg_7485 <= add_ln703_59_fu_1860_p2;
        add_ln703_5_reg_8538 <= add_ln703_5_fu_3581_p2;
        add_ln703_60_reg_7491 <= add_ln703_60_fu_1866_p2;
        add_ln703_61_reg_7496 <= add_ln703_61_fu_1870_p2;
        add_ln703_62_reg_7501 <= add_ln703_62_fu_1874_p2;
        add_ln703_63_reg_7506 <= add_ln703_63_fu_1878_p2;
        add_ln703_64_reg_7640 <= add_ln703_64_fu_2065_p2;
        add_ln703_64_reg_7640_pp0_iter4_reg <= add_ln703_64_reg_7640;
        add_ln703_65_reg_7645 <= add_ln703_65_fu_2071_p2;
        add_ln703_65_reg_7645_pp0_iter4_reg <= add_ln703_65_reg_7645;
        add_ln703_65_reg_7645_pp0_iter5_reg <= add_ln703_65_reg_7645_pp0_iter4_reg;
        add_ln703_65_reg_7645_pp0_iter6_reg <= add_ln703_65_reg_7645_pp0_iter5_reg;
        add_ln703_6_reg_8197 <= add_ln703_6_fu_3021_p2;
        add_ln703_70_reg_7511 <= add_ln703_70_fu_1909_p2;
        add_ln703_71_reg_7516 <= add_ln703_71_fu_1915_p2;
        add_ln703_76_reg_7521 <= add_ln703_76_fu_1933_p2;
        add_ln703_76_reg_7521_pp0_iter3_reg <= add_ln703_76_reg_7521;
        add_ln703_76_reg_7521_pp0_iter4_reg <= add_ln703_76_reg_7521_pp0_iter3_reg;
        add_ln703_76_reg_7521_pp0_iter5_reg <= add_ln703_76_reg_7521_pp0_iter4_reg;
        add_ln703_76_reg_7521_pp0_iter6_reg <= add_ln703_76_reg_7521_pp0_iter5_reg;
        add_ln703_77_reg_7527 <= add_ln703_77_fu_1939_p2;
        add_ln703_77_reg_7527_pp0_iter3_reg <= add_ln703_77_reg_7527;
        add_ln703_77_reg_7527_pp0_iter4_reg <= add_ln703_77_reg_7527_pp0_iter3_reg;
        add_ln703_77_reg_7527_pp0_iter5_reg <= add_ln703_77_reg_7527_pp0_iter4_reg;
        add_ln703_77_reg_7527_pp0_iter6_reg <= add_ln703_77_reg_7527_pp0_iter5_reg;
        add_ln703_7_reg_8202 <= add_ln703_7_fu_3025_p2;
        add_ln703_82_reg_7385_pp0_iter2_reg <= add_ln703_82_reg_7385;
        add_ln703_83_reg_7391_pp0_iter2_reg <= add_ln703_83_reg_7391;
        add_ln703_88_reg_7533 <= add_ln703_88_fu_1957_p2;
        add_ln703_89_reg_7538 <= add_ln703_89_fu_1963_p2;
        add_ln703_8_reg_8207 <= add_ln703_8_fu_3029_p2;
        add_ln703_94_reg_7417_pp0_iter2_reg <= add_ln703_94_reg_7417;
        add_ln703_95_reg_7423_pp0_iter2_reg <= add_ln703_95_reg_7423;
        add_ln703_96_reg_8915 <= add_ln703_96_fu_4558_p2;
        add_ln703_97_reg_8920 <= add_ln703_97_fu_4564_p2;
        add_ln703_98_reg_8925 <= add_ln703_98_fu_4570_p2;
        add_ln703_99_reg_8930 <= add_ln703_99_fu_4576_p2;
        add_ln703_9_reg_8212 <= add_ln703_9_fu_3033_p2;
        add_ln703_reg_8177 <= add_ln703_fu_3005_p2;
        add_ln90_1_reg_7942 <= add_ln90_1_fu_2601_p2;
        add_ln90_2_reg_7978[7 : 1] <= add_ln90_2_fu_2661_p2[7 : 1];
        add_ln90_reg_7854 <= add_ln90_fu_2423_p2;
        icmp_ln133_reg_7255_pp0_iter10_reg <= icmp_ln133_reg_7255_pp0_iter9_reg;
        icmp_ln133_reg_7255_pp0_iter11_reg <= icmp_ln133_reg_7255_pp0_iter10_reg;
        icmp_ln133_reg_7255_pp0_iter12_reg <= icmp_ln133_reg_7255_pp0_iter11_reg;
        icmp_ln133_reg_7255_pp0_iter2_reg <= icmp_ln133_reg_7255_pp0_iter1_reg;
        icmp_ln133_reg_7255_pp0_iter3_reg <= icmp_ln133_reg_7255_pp0_iter2_reg;
        icmp_ln133_reg_7255_pp0_iter4_reg <= icmp_ln133_reg_7255_pp0_iter3_reg;
        icmp_ln133_reg_7255_pp0_iter5_reg <= icmp_ln133_reg_7255_pp0_iter4_reg;
        icmp_ln133_reg_7255_pp0_iter6_reg <= icmp_ln133_reg_7255_pp0_iter5_reg;
        icmp_ln133_reg_7255_pp0_iter7_reg <= icmp_ln133_reg_7255_pp0_iter6_reg;
        icmp_ln133_reg_7255_pp0_iter8_reg <= icmp_ln133_reg_7255_pp0_iter7_reg;
        icmp_ln133_reg_7255_pp0_iter9_reg <= icmp_ln133_reg_7255_pp0_iter8_reg;
        icmp_ln879_10_reg_8453 <= icmp_ln879_10_fu_3390_p2;
        icmp_ln879_10_reg_8453_pp0_iter6_reg <= icmp_ln879_10_reg_8453;
        icmp_ln879_11_reg_8030 <= icmp_ln879_11_fu_2755_p2;
        icmp_ln879_11_reg_8030_pp0_iter5_reg <= icmp_ln879_11_reg_8030;
        icmp_ln879_11_reg_8030_pp0_iter6_reg <= icmp_ln879_11_reg_8030_pp0_iter5_reg;
        icmp_ln879_12_reg_8473 <= icmp_ln879_12_fu_3428_p2;
        icmp_ln879_12_reg_8473_pp0_iter6_reg <= icmp_ln879_12_reg_8473;
        icmp_ln879_13_reg_8483 <= icmp_ln879_13_fu_3453_p2;
        icmp_ln879_13_reg_8483_pp0_iter6_reg <= icmp_ln879_13_reg_8483;
        icmp_ln879_14_reg_8094 <= icmp_ln879_14_fu_2867_p2;
        icmp_ln879_14_reg_8094_pp0_iter5_reg <= icmp_ln879_14_reg_8094;
        icmp_ln879_14_reg_8094_pp0_iter6_reg <= icmp_ln879_14_reg_8094_pp0_iter5_reg;
        icmp_ln879_15_reg_8508 <= icmp_ln879_15_fu_3511_p2;
        icmp_ln879_15_reg_8508_pp0_iter6_reg <= icmp_ln879_15_reg_8508;
        icmp_ln879_16_reg_8523 <= icmp_ln879_16_fu_3547_p2;
        icmp_ln879_16_reg_8523_pp0_iter6_reg <= icmp_ln879_16_reg_8523;
        icmp_ln879_1_reg_8361 <= icmp_ln879_1_fu_3172_p2;
        icmp_ln879_1_reg_8361_pp0_iter6_reg <= icmp_ln879_1_reg_8361;
        icmp_ln879_1_reg_8361_pp0_iter7_reg <= icmp_ln879_1_reg_8361_pp0_iter6_reg;
        icmp_ln879_2_reg_7843 <= icmp_ln879_2_fu_2413_p2;
        icmp_ln879_2_reg_7843_pp0_iter5_reg <= icmp_ln879_2_reg_7843;
        icmp_ln879_2_reg_7843_pp0_iter6_reg <= icmp_ln879_2_reg_7843_pp0_iter5_reg;
        icmp_ln879_2_reg_7843_pp0_iter7_reg <= icmp_ln879_2_reg_7843_pp0_iter6_reg;
        icmp_ln879_3_reg_8795 <= icmp_ln879_3_fu_4343_p2;
        icmp_ln879_3_reg_8795_pp0_iter7_reg <= icmp_ln879_3_reg_8795;
        icmp_ln879_4_reg_8393 <= icmp_ln879_4_fu_3238_p2;
        icmp_ln879_4_reg_8393_pp0_iter6_reg <= icmp_ln879_4_reg_8393;
        icmp_ln879_5_reg_7895 <= icmp_ln879_5_fu_2525_p2;
        icmp_ln879_5_reg_7895_pp0_iter5_reg <= icmp_ln879_5_reg_7895;
        icmp_ln879_5_reg_7895_pp0_iter6_reg <= icmp_ln879_5_reg_7895_pp0_iter5_reg;
        icmp_ln879_6_reg_7931 <= icmp_ln879_6_fu_2591_p2;
        icmp_ln879_6_reg_7931_pp0_iter5_reg <= icmp_ln879_6_reg_7931;
        icmp_ln879_6_reg_7931_pp0_iter6_reg <= icmp_ln879_6_reg_7931_pp0_iter5_reg;
        icmp_ln879_7_reg_8418 <= icmp_ln879_7_fu_3316_p2;
        icmp_ln879_7_reg_8418_pp0_iter6_reg <= icmp_ln879_7_reg_8418;
        icmp_ln879_7_reg_8418_pp0_iter7_reg <= icmp_ln879_7_reg_8418_pp0_iter6_reg;
        icmp_ln879_8_reg_8428 <= icmp_ln879_8_fu_3330_p2;
        icmp_ln879_8_reg_8428_pp0_iter6_reg <= icmp_ln879_8_reg_8428;
        icmp_ln879_9_reg_8438 <= icmp_ln879_9_fu_3354_p2;
        icmp_ln879_9_reg_8438_pp0_iter6_reg <= icmp_ln879_9_reg_8438;
        icmp_ln879_reg_7822 <= icmp_ln879_fu_2348_p2;
        icmp_ln879_reg_7822_pp0_iter5_reg <= icmp_ln879_reg_7822;
        icmp_ln879_reg_7822_pp0_iter6_reg <= icmp_ln879_reg_7822_pp0_iter5_reg;
        icmp_ln879_reg_7822_pp0_iter7_reg <= icmp_ln879_reg_7822_pp0_iter6_reg;
        mul_ln1192_10_reg_10188 <= grp_fu_6688_p2;
        mul_ln1192_4_reg_10128 <= grp_fu_6616_p2;
        mul_ln1192_5_reg_10138 <= grp_fu_6628_p2;
        mul_ln1192_8_reg_10168 <= grp_fu_6664_p2;
        mul_ln1192_9_reg_10178 <= grp_fu_6676_p2;
        mul_ln1192_reg_10108 <= grp_fu_6592_p2;
        mul_ln1193_4_reg_7802 <= grp_fu_6432_p2;
        mul_ln1193_reg_7787 <= grp_fu_6414_p2;
        mul_ln647_1_reg_8078[9 : 4] <= mul_ln647_1_fu_2846_p2[9 : 4];
        mul_ln647_reg_8014[9 : 4] <= mul_ln647_fu_2734_p2[9 : 4];
        mul_ln703_10_reg_10153 <= grp_fu_6646_p2;
        mul_ln703_11_reg_10158 <= grp_fu_6652_p2;
        mul_ln703_12_reg_10163 <= grp_fu_6658_p2;
        mul_ln703_14_reg_10173 <= grp_fu_6670_p2;
        mul_ln703_16_reg_10183 <= grp_fu_6682_p2;
        mul_ln703_18_reg_10193 <= grp_fu_6694_p2;
        mul_ln703_19_reg_10198 <= grp_fu_6700_p2;
        mul_ln703_20_reg_10203 <= grp_fu_6706_p2;
        mul_ln703_21_reg_10208 <= grp_fu_6712_p2;
        mul_ln703_22_reg_10213 <= grp_fu_6718_p2;
        mul_ln703_23_reg_10218 <= grp_fu_6724_p2;
        mul_ln703_24_reg_10223 <= grp_fu_6730_p2;
        mul_ln703_25_reg_10228 <= grp_fu_6736_p2;
        mul_ln703_26_reg_10233 <= grp_fu_6742_p2;
        mul_ln703_27_reg_10238 <= grp_fu_6748_p2;
        mul_ln703_28_reg_10243 <= grp_fu_6754_p2;
        mul_ln703_29_reg_10248 <= grp_fu_6760_p2;
        mul_ln703_2_reg_10113 <= grp_fu_6598_p2;
        mul_ln703_3_reg_10118 <= grp_fu_6604_p2;
        mul_ln703_4_reg_10123 <= grp_fu_6610_p2;
        mul_ln703_6_reg_10133 <= grp_fu_6622_p2;
        mul_ln703_8_reg_10143 <= grp_fu_6634_p2;
        mul_ln703_9_reg_10148 <= grp_fu_6640_p2;
        mul_ln703_reg_10103 <= grp_fu_6586_p2;
        r_V_11_reg_7777 <= grp_fu_6408_p2;
        r_V_13_reg_8274 <= grp_fu_6479_p2;
        r_V_15_reg_7792 <= grp_fu_6420_p2;
        r_V_18_reg_7797 <= grp_fu_6426_p2;
        r_V_21_reg_7807 <= grp_fu_6438_p2;
        r_V_23_reg_7812 <= grp_fu_6444_p2;
        r_V_26_reg_7817 <= grp_fu_6450_p2;
        r_V_reg_7772 <= grp_fu_6402_p2;
        select_ln114_10_reg_8493[9 : 4] <= select_ln114_10_fu_3474_p3[9 : 4];
        select_ln114_11_reg_8503[9 : 5] <= select_ln114_11_fu_3504_p3[9 : 5];
        select_ln114_12_reg_8518[9 : 4] <= select_ln114_12_fu_3540_p3[9 : 4];
        select_ln114_1_reg_8790[9 : 6] <= select_ln114_1_fu_4338_p3[9 : 6];
        select_ln114_1_reg_8790_pp0_iter7_reg[9 : 6] <= select_ln114_1_reg_8790[9 : 6];
        select_ln114_2_reg_8805[9 : 4] <= select_ln114_2_fu_4365_p3[9 : 4];
        select_ln114_3_reg_8403[9 : 5] <= select_ln114_3_fu_3274_p3[9 : 5];
        select_ln114_4_reg_8825[9 : 4] <= select_ln114_4_fu_4397_p3[9 : 4];
        select_ln114_6_reg_8845[9 : 4] <= select_ln114_6_fu_4445_p3[9 : 4];
        select_ln114_7_reg_8448[9 : 5] <= select_ln114_7_fu_3383_p3[9 : 5];
        select_ln114_8_reg_8463[9 : 4] <= select_ln114_8_fu_3411_p3[9 : 4];
        select_ln114_9_reg_8478[9 : 6] <= select_ln114_9_fu_3446_p3[9 : 6];
        select_ln114_reg_8780[9 : 4] <= select_ln114_fu_4327_p3[9 : 4];
        select_ln118_1_reg_9341 <= select_ln118_1_fu_4959_p3;
        select_ln118_reg_9621 <= select_ln118_fu_5502_p3;
        select_ln123_10_reg_9693 <= select_ln123_10_fu_5749_p3;
        select_ln123_1_reg_9600 <= select_ln123_1_fu_5457_p3;
        select_ln123_2_reg_9836 <= select_ln123_2_fu_5884_p3;
        select_ln123_3_reg_9859 <= select_ln123_3_fu_5912_p3;
        select_ln123_4_reg_9882 <= select_ln123_4_fu_5940_p3;
        select_ln123_5_reg_9643 <= select_ln123_5_fu_5559_p3;
        select_ln123_6_reg_9653 <= select_ln123_6_fu_5597_p3;
        select_ln123_7_reg_9663 <= select_ln123_7_fu_5635_p3;
        select_ln123_8_reg_9673 <= select_ln123_8_fu_5673_p3;
        select_ln123_9_reg_9683 <= select_ln123_9_fu_5711_p3;
        select_ln123_reg_9754 <= select_ln123_fu_5829_p3;
        select_ln132_10_reg_8513[9 : 5] <= select_ln132_10_fu_3521_p3[9 : 5];
        select_ln132_11_reg_8528[9 : 4] <= select_ln132_11_fu_3557_p3[9 : 4];
        select_ln132_1_reg_8398 <= select_ln132_1_fu_3253_p3;
        select_ln132_4_reg_8433 <= select_ln132_4_fu_3346_p3;
        select_ln132_5_reg_8443[9 : 4] <= select_ln132_5_fu_3364_p3[9 : 4];
        select_ln132_6_reg_8458[9 : 5] <= select_ln132_6_fu_3400_p3[9 : 5];
        select_ln132_8_reg_8488[9 : 6] <= select_ln132_8_fu_3463_p3[9 : 6];
        select_ln135_10_reg_9359 <= select_ln135_10_fu_4973_p3;
        select_ln135_11_reg_9371 <= select_ln135_11_fu_4980_p3;
        select_ln135_12_reg_9383 <= select_ln135_12_fu_4987_p3;
        select_ln135_2_reg_9266 <= select_ln135_2_fu_4898_p3;
        select_ln135_3_reg_9278 <= select_ln135_3_fu_4905_p3;
        select_ln135_4_reg_9289 <= select_ln135_4_fu_4916_p3;
        select_ln135_5_reg_9300 <= select_ln135_5_fu_4927_p3;
        select_ln135_6_reg_9311 <= select_ln135_6_fu_4938_p3;
        select_ln135_7_reg_9323 <= select_ln135_7_fu_4945_p3;
        select_ln135_8_reg_9335 <= select_ln135_8_fu_4952_p3;
        select_ln135_9_reg_9347 <= select_ln135_9_fu_4966_p3;
        select_ln135_reg_7429 <= select_ln135_fu_1767_p3;
        select_ln135_reg_7429_pp0_iter3_reg <= select_ln135_reg_7429;
        select_ln135_reg_7429_pp0_iter4_reg <= select_ln135_reg_7429_pp0_iter3_reg;
        select_ln135_reg_7429_pp0_iter5_reg <= select_ln135_reg_7429_pp0_iter4_reg;
        select_ln135_reg_7429_pp0_iter6_reg <= select_ln135_reg_7429_pp0_iter5_reg;
        select_ln135_reg_7429_pp0_iter7_reg <= select_ln135_reg_7429_pp0_iter6_reg;
        select_ln139_10_reg_9698 <= select_ln139_10_fu_5768_p3;
        select_ln139_1_reg_9605 <= select_ln139_1_fu_5476_p3;
        select_ln139_2_reg_9616 <= select_ln139_2_fu_5495_p3;
        select_ln139_3_reg_9627 <= select_ln139_3_fu_5521_p3;
        select_ln139_4_reg_9638 <= select_ln139_4_fu_5540_p3;
        select_ln139_5_reg_9648 <= select_ln139_5_fu_5578_p3;
        select_ln139_6_reg_9658 <= select_ln139_6_fu_5616_p3;
        select_ln139_7_reg_9668 <= select_ln139_7_fu_5654_p3;
        select_ln139_8_reg_9678 <= select_ln139_8_fu_5692_p3;
        select_ln139_9_reg_9688 <= select_ln139_9_fu_5730_p3;
        select_ln139_reg_9595 <= select_ln139_fu_5438_p3;
        select_ln703_1_reg_9564 <= select_ln703_1_fu_5391_p3;
        select_ln703_2_reg_9585 <= select_ln703_2_fu_5419_p3;
        select_ln703_reg_9554 <= select_ln703_fu_5379_p3;
        sext_ln1118_12_reg_9748 <= sext_ln1118_12_fu_5814_p1;
        sext_ln1118_14_reg_9759 <= sext_ln1118_14_fu_5836_p1;
        sext_ln1118_15_reg_9771 <= sext_ln1118_15_fu_5842_p1;
        sext_ln1118_17_reg_9782 <= sext_ln1118_17_fu_5845_p1;
        sext_ln1118_18_reg_9794 <= sext_ln1118_18_fu_5851_p1;
        sext_ln1118_20_reg_9800 <= sext_ln1118_20_fu_5854_p1;
        sext_ln1118_22_reg_9812 <= sext_ln1118_22_fu_5860_p1;
        sext_ln1118_24_reg_9818 <= sext_ln1118_24_fu_5863_p1;
        sext_ln1118_26_reg_9830 <= sext_ln1118_26_fu_5869_p1;
        sext_ln1118_28_reg_9841 <= sext_ln1118_28_fu_5891_p1;
        sext_ln1118_30_reg_9853 <= sext_ln1118_30_fu_5897_p1;
        sext_ln1118_32_reg_9864 <= sext_ln1118_32_fu_5919_p1;
        sext_ln1118_34_reg_9876 <= sext_ln1118_34_fu_5925_p1;
        sext_ln1118_36_reg_9887 <= sext_ln1118_36_fu_5947_p1;
        sext_ln1118_38_reg_9899 <= sext_ln1118_38_fu_5953_p1;
        sext_ln1118_40_reg_9905 <= sext_ln1118_40_fu_5956_p1;
        sext_ln1118_42_reg_9917 <= sext_ln1118_42_fu_5962_p1;
        sext_ln1118_44_reg_9923 <= sext_ln1118_44_fu_5965_p1;
        sext_ln1118_46_reg_9935 <= sext_ln1118_46_fu_5971_p1;
        sext_ln1118_48_reg_9941 <= sext_ln1118_48_fu_5974_p1;
        sext_ln1118_50_reg_9953 <= sext_ln1118_50_fu_5980_p1;
        sext_ln1118_52_reg_9959 <= sext_ln1118_52_fu_5983_p1;
        sext_ln1118_54_reg_9971 <= sext_ln1118_54_fu_5989_p1;
        sext_ln1118_56_reg_9977 <= sext_ln1118_56_fu_5992_p1;
        sext_ln1118_58_reg_9989 <= sext_ln1118_58_fu_5998_p1;
        sext_ln1118_60_reg_9995 <= sext_ln1118_60_fu_6001_p1;
        sext_ln1118_62_reg_10007 <= sext_ln1118_62_fu_6007_p1;
        sext_ln1118_8_reg_9718 <= sext_ln1118_8_fu_5799_p1;
        sext_ln1118_9_reg_9730 <= sext_ln1118_9_fu_5805_p1;
        shl_ln301_10_reg_8041[11 : 6] <= shl_ln301_10_fu_2779_p3[11 : 6];
        shl_ln301_12_reg_8105[11 : 5] <= shl_ln301_12_fu_2887_p3[11 : 5];
        shl_ln301_13_reg_8141[11 : 4] <= shl_ln301_13_fu_2951_p3[11 : 4];
        shl_ln301_3_reg_8376[9 : 6] <= shl_ln301_3_fu_3204_p3[9 : 6];
        sub_ln214_1_reg_8366[9 : 5] <= sub_ln214_1_fu_3187_p2[9 : 5];
        sub_ln214_4_reg_8382[9 : 6] <= sub_ln214_4_fu_3211_p2[9 : 6];
        sub_ln703_3_reg_9575 <= sub_ln703_3_fu_5404_p2;
        tmp_10_reg_7911 <= sub_ln90_2_fu_2535_p2[32'd7];
        tmp_10_reg_7911_pp0_iter5_reg <= tmp_10_reg_7911;
        tmp_10_reg_7911_pp0_iter6_reg <= tmp_10_reg_7911_pp0_iter5_reg;
        tmp_10_reg_7911_pp0_iter7_reg <= tmp_10_reg_7911_pp0_iter6_reg;
        tmp_10_reg_7911_pp0_iter8_reg <= tmp_10_reg_7911_pp0_iter7_reg;
        tmp_11_reg_7921 <= add_ln214_2_fu_2549_p2[32'd10];
        tmp_12_reg_7926 <= add_ln214_2_fu_2549_p2[32'd11];
        tmp_12_reg_7926_pp0_iter5_reg <= tmp_12_reg_7926;
        tmp_12_reg_7926_pp0_iter6_reg <= tmp_12_reg_7926_pp0_iter5_reg;
        tmp_12_reg_7926_pp0_iter7_reg <= tmp_12_reg_7926_pp0_iter6_reg;
        tmp_13_reg_7606 <= select_ln135_fu_1767_p3[32'd3];
        tmp_13_reg_7606_pp0_iter3_reg <= tmp_13_reg_7606;
        tmp_13_reg_7606_pp0_iter4_reg <= tmp_13_reg_7606_pp0_iter3_reg;
        tmp_13_reg_7606_pp0_iter5_reg <= tmp_13_reg_7606_pp0_iter4_reg;
        tmp_14_reg_8423 <= xor_ln214_1_fu_3310_p2[32'd10];
        tmp_14_reg_8423_pp0_iter6_reg <= tmp_14_reg_8423;
        tmp_14_reg_8423_pp0_iter7_reg <= tmp_14_reg_8423_pp0_iter6_reg;
        tmp_15_reg_7947 <= add_ln90_1_fu_2601_p2[32'd6];
        tmp_15_reg_7947_pp0_iter5_reg <= tmp_15_reg_7947;
        tmp_16_reg_7952 <= add_ln90_1_fu_2601_p2[32'd7];
        tmp_16_reg_7952_pp0_iter5_reg <= tmp_16_reg_7952;
        tmp_16_reg_7952_pp0_iter6_reg <= tmp_16_reg_7952_pp0_iter5_reg;
        tmp_16_reg_7952_pp0_iter7_reg <= tmp_16_reg_7952_pp0_iter6_reg;
        tmp_16_reg_7952_pp0_iter8_reg <= tmp_16_reg_7952_pp0_iter7_reg;
        tmp_18_reg_7962 <= add_ln214_3_fu_2615_p2[32'd10];
        tmp_19_reg_7967 <= add_ln214_3_fu_2615_p2[32'd11];
        tmp_19_reg_7967_pp0_iter5_reg <= tmp_19_reg_7967;
        tmp_19_reg_7967_pp0_iter6_reg <= tmp_19_reg_7967_pp0_iter5_reg;
        tmp_19_reg_7967_pp0_iter7_reg <= tmp_19_reg_7967_pp0_iter6_reg;
        tmp_1_reg_7838 <= add_ln214_fu_2387_p2[32'd10];
        tmp_20_reg_7983 <= add_ln90_2_fu_2661_p2[32'd6];
        tmp_21_reg_7988 <= add_ln90_2_fu_2661_p2[32'd7];
        tmp_21_reg_7988_pp0_iter5_reg <= tmp_21_reg_7988;
        tmp_21_reg_7988_pp0_iter6_reg <= tmp_21_reg_7988_pp0_iter5_reg;
        tmp_21_reg_7988_pp0_iter7_reg <= tmp_21_reg_7988_pp0_iter6_reg;
        tmp_22_reg_7998 <= add_ln214_4_fu_2675_p2[32'd10];
        tmp_23_reg_8003 <= add_ln214_4_fu_2675_p2[32'd11];
        tmp_23_reg_8003_pp0_iter5_reg <= tmp_23_reg_8003;
        tmp_23_reg_8003_pp0_iter6_reg <= tmp_23_reg_8003_pp0_iter5_reg;
        tmp_23_reg_8003_pp0_iter7_reg <= tmp_23_reg_8003_pp0_iter6_reg;
        tmp_24_reg_7706 <= mul_ln90_fu_2131_p2[32'd6];
        tmp_24_reg_7706_pp0_iter4_reg <= tmp_24_reg_7706;
        tmp_25_reg_7711 <= mul_ln90_fu_2131_p2[32'd7];
        tmp_25_reg_7711_pp0_iter4_reg <= tmp_25_reg_7711;
        tmp_25_reg_7711_pp0_iter5_reg <= tmp_25_reg_7711_pp0_iter4_reg;
        tmp_25_reg_7711_pp0_iter6_reg <= tmp_25_reg_7711_pp0_iter5_reg;
        tmp_25_reg_7711_pp0_iter7_reg <= tmp_25_reg_7711_pp0_iter6_reg;
        tmp_26_reg_8020 <= add_ln214_5_fu_2728_p2[32'd10];
        tmp_27_reg_8025 <= add_ln214_5_fu_2728_p2[32'd11];
        tmp_27_reg_8025_pp0_iter5_reg <= tmp_27_reg_8025;
        tmp_27_reg_8025_pp0_iter6_reg <= tmp_27_reg_8025_pp0_iter5_reg;
        tmp_27_reg_8025_pp0_iter7_reg <= tmp_27_reg_8025_pp0_iter6_reg;
        tmp_28_reg_8047 <= sub_ln90_3_fu_2769_p2[32'd6];
        tmp_29_reg_8052 <= sub_ln90_3_fu_2769_p2[32'd7];
        tmp_29_reg_8052_pp0_iter5_reg <= tmp_29_reg_8052;
        tmp_29_reg_8052_pp0_iter6_reg <= tmp_29_reg_8052_pp0_iter5_reg;
        tmp_29_reg_8052_pp0_iter7_reg <= tmp_29_reg_8052_pp0_iter6_reg;
        tmp_2_reg_7600 <= select_ln135_fu_1767_p3[32'd4];
        tmp_2_reg_7600_pp0_iter3_reg <= tmp_2_reg_7600;
        tmp_2_reg_7600_pp0_iter4_reg <= tmp_2_reg_7600_pp0_iter3_reg;
        tmp_2_reg_7600_pp0_iter5_reg <= tmp_2_reg_7600_pp0_iter4_reg;
        tmp_2_reg_7600_pp0_iter6_reg <= tmp_2_reg_7600_pp0_iter5_reg;
        tmp_2_reg_7600_pp0_iter7_reg <= tmp_2_reg_7600_pp0_iter6_reg;
        tmp_2_reg_7600_pp0_iter8_reg <= tmp_2_reg_7600_pp0_iter7_reg;
        tmp_30_reg_8062 <= add_ln214_6_fu_2787_p2[32'd10];
        tmp_31_reg_8067 <= add_ln214_6_fu_2787_p2[32'd11];
        tmp_31_reg_8067_pp0_iter5_reg <= tmp_31_reg_8067;
        tmp_31_reg_8067_pp0_iter6_reg <= tmp_31_reg_8067_pp0_iter5_reg;
        tmp_31_reg_8067_pp0_iter7_reg <= tmp_31_reg_8067_pp0_iter6_reg;
        tmp_32_reg_7721 <= mul_ln90_1_fu_2157_p2[32'd6];
        tmp_32_reg_7721_pp0_iter4_reg <= tmp_32_reg_7721;
        tmp_33_reg_7726 <= mul_ln90_1_fu_2157_p2[32'd7];
        tmp_33_reg_7726_pp0_iter4_reg <= tmp_33_reg_7726;
        tmp_33_reg_7726_pp0_iter5_reg <= tmp_33_reg_7726_pp0_iter4_reg;
        tmp_33_reg_7726_pp0_iter6_reg <= tmp_33_reg_7726_pp0_iter5_reg;
        tmp_33_reg_7726_pp0_iter7_reg <= tmp_33_reg_7726_pp0_iter6_reg;
        tmp_34_reg_8084 <= add_ln214_7_fu_2840_p2[32'd10];
        tmp_35_reg_8089 <= add_ln214_7_fu_2840_p2[32'd11];
        tmp_35_reg_8089_pp0_iter5_reg <= tmp_35_reg_8089;
        tmp_35_reg_8089_pp0_iter6_reg <= tmp_35_reg_8089_pp0_iter5_reg;
        tmp_35_reg_8089_pp0_iter7_reg <= tmp_35_reg_8089_pp0_iter6_reg;
        tmp_36_reg_6954_pp0_iter2_reg <= tmp_36_reg_6954_pp0_iter1_reg;
        tmp_36_reg_6954_pp0_iter3_reg <= tmp_36_reg_6954_pp0_iter2_reg;
        tmp_36_reg_6954_pp0_iter4_reg <= tmp_36_reg_6954_pp0_iter3_reg;
        tmp_3_reg_7860 <= add_ln90_fu_2423_p2[32'd6];
        tmp_3_reg_7860_pp0_iter5_reg <= tmp_3_reg_7860;
        tmp_43_reg_7006_pp0_iter2_reg <= tmp_43_reg_7006_pp0_iter1_reg;
        tmp_43_reg_7006_pp0_iter3_reg <= tmp_43_reg_7006_pp0_iter2_reg;
        tmp_43_reg_7006_pp0_iter4_reg <= tmp_43_reg_7006_pp0_iter3_reg;
        tmp_44_reg_7013_pp0_iter2_reg <= tmp_44_reg_7013_pp0_iter1_reg;
        tmp_44_reg_7013_pp0_iter3_reg <= tmp_44_reg_7013_pp0_iter2_reg;
        tmp_44_reg_7013_pp0_iter4_reg <= tmp_44_reg_7013_pp0_iter3_reg;
        tmp_4_reg_8388 <= xor_ln214_fu_3224_p2[32'd10];
        tmp_4_reg_8388_pp0_iter6_reg <= tmp_4_reg_8388;
        tmp_4_reg_8388_pp0_iter7_reg <= tmp_4_reg_8388_pp0_iter6_reg;
        tmp_51_reg_7054_pp0_iter2_reg <= tmp_51_reg_7054_pp0_iter1_reg;
        tmp_51_reg_7054_pp0_iter3_reg <= tmp_51_reg_7054_pp0_iter2_reg;
        tmp_51_reg_7054_pp0_iter4_reg <= tmp_51_reg_7054_pp0_iter3_reg;
        tmp_52_reg_7061_pp0_iter2_reg <= tmp_52_reg_7061_pp0_iter1_reg;
        tmp_52_reg_7061_pp0_iter3_reg <= tmp_52_reg_7061_pp0_iter2_reg;
        tmp_52_reg_7061_pp0_iter4_reg <= tmp_52_reg_7061_pp0_iter3_reg;
        tmp_59_reg_7106_pp0_iter2_reg <= tmp_59_reg_7106_pp0_iter1_reg;
        tmp_59_reg_7106_pp0_iter3_reg <= tmp_59_reg_7106_pp0_iter2_reg;
        tmp_59_reg_7106_pp0_iter4_reg <= tmp_59_reg_7106_pp0_iter3_reg;
        tmp_5_reg_7870 <= sub_ln90_1_fu_2469_p2[32'd6];
        tmp_60_reg_7113_pp0_iter2_reg <= tmp_60_reg_7113_pp0_iter1_reg;
        tmp_60_reg_7113_pp0_iter3_reg <= tmp_60_reg_7113_pp0_iter2_reg;
        tmp_60_reg_7113_pp0_iter4_reg <= tmp_60_reg_7113_pp0_iter3_reg;
        tmp_67_reg_8110 <= sub_ln90_4_fu_2877_p2[32'd6];
        tmp_68_reg_8115 <= sub_ln90_4_fu_2877_p2[32'd7];
        tmp_68_reg_8115_pp0_iter5_reg <= tmp_68_reg_8115;
        tmp_68_reg_8115_pp0_iter6_reg <= tmp_68_reg_8115_pp0_iter5_reg;
        tmp_68_reg_8115_pp0_iter7_reg <= tmp_68_reg_8115_pp0_iter6_reg;
        tmp_69_reg_8125 <= add_ln214_8_fu_2895_p2[32'd10];
        tmp_6_reg_7875 <= sub_ln90_1_fu_2469_p2[32'd7];
        tmp_6_reg_7875_pp0_iter5_reg <= tmp_6_reg_7875;
        tmp_6_reg_7875_pp0_iter6_reg <= tmp_6_reg_7875_pp0_iter5_reg;
        tmp_6_reg_7875_pp0_iter7_reg <= tmp_6_reg_7875_pp0_iter6_reg;
        tmp_70_reg_8130 <= add_ln214_8_fu_2895_p2[32'd11];
        tmp_70_reg_8130_pp0_iter5_reg <= tmp_70_reg_8130;
        tmp_70_reg_8130_pp0_iter6_reg <= tmp_70_reg_8130_pp0_iter5_reg;
        tmp_70_reg_8130_pp0_iter7_reg <= tmp_70_reg_8130_pp0_iter6_reg;
        tmp_71_reg_8146 <= sub_ln90_5_fu_2941_p2[32'd6];
        tmp_72_reg_8151 <= sub_ln90_5_fu_2941_p2[32'd7];
        tmp_72_reg_8151_pp0_iter5_reg <= tmp_72_reg_8151;
        tmp_72_reg_8151_pp0_iter6_reg <= tmp_72_reg_8151_pp0_iter5_reg;
        tmp_72_reg_8151_pp0_iter7_reg <= tmp_72_reg_8151_pp0_iter6_reg;
        tmp_73_reg_8161 <= add_ln214_9_fu_2959_p2[32'd10];
        tmp_74_reg_8166 <= add_ln214_9_fu_2959_p2[32'd11];
        tmp_74_reg_8166_pp0_iter5_reg <= tmp_74_reg_8166;
        tmp_74_reg_8166_pp0_iter6_reg <= tmp_74_reg_8166_pp0_iter5_reg;
        tmp_74_reg_8166_pp0_iter7_reg <= tmp_74_reg_8166_pp0_iter6_reg;
        tmp_7_reg_7885 <= add_ln214_1_fu_2483_p2[32'd10];
        tmp_8_reg_7890 <= add_ln214_1_fu_2483_p2[32'd11];
        tmp_8_reg_7890_pp0_iter5_reg <= tmp_8_reg_7890;
        tmp_8_reg_7890_pp0_iter6_reg <= tmp_8_reg_7890_pp0_iter5_reg;
        tmp_8_reg_7890_pp0_iter7_reg <= tmp_8_reg_7890_pp0_iter6_reg;
        tmp_9_reg_7906 <= sub_ln90_2_fu_2535_p2[32'd6];
        tmp_9_reg_7906_pp0_iter5_reg <= tmp_9_reg_7906;
        tmp_reg_7827 <= sub_ln90_fu_2369_p2[32'd6];
        tmp_reg_7827_pp0_iter5_reg <= tmp_reg_7827;
        tmp_reg_7827_pp0_iter6_reg <= tmp_reg_7827_pp0_iter5_reg;
        tmp_reg_7827_pp0_iter7_reg <= tmp_reg_7827_pp0_iter6_reg;
        tmp_reg_7827_pp0_iter8_reg <= tmp_reg_7827_pp0_iter7_reg;
        trunc_ln203_reg_6946_pp0_iter2_reg <= trunc_ln203_reg_6946_pp0_iter1_reg;
        trunc_ln203_reg_6946_pp0_iter3_reg <= trunc_ln203_reg_6946_pp0_iter2_reg;
        trunc_ln203_reg_6946_pp0_iter4_reg <= trunc_ln203_reg_6946_pp0_iter3_reg;
        trunc_ln301_1_reg_7701 <= trunc_ln301_1_fu_2137_p1;
        trunc_ln301_3_reg_7716 <= trunc_ln301_3_fu_2163_p1;
        trunc_ln301_reg_7588 <= trunc_ln301_fu_1996_p1;
        trunc_ln301_reg_7588_pp0_iter3_reg <= trunc_ln301_reg_7588;
        trunc_ln301_reg_7588_pp0_iter4_reg <= trunc_ln301_reg_7588_pp0_iter3_reg;
        trunc_ln647_10_reg_7957 <= trunc_ln647_10_fu_2637_p1;
        trunc_ln647_10_reg_7957_pp0_iter5_reg <= trunc_ln647_10_reg_7957;
        trunc_ln647_11_reg_7972[9 : 4] <= trunc_ln647_11_fu_2657_p1[9 : 4];
        trunc_ln647_12_reg_7993[5 : 1] <= trunc_ln647_12_fu_2697_p1[5 : 1];
        trunc_ln647_13_reg_8008[9 : 5] <= trunc_ln647_13_fu_2717_p1[9 : 5];
        trunc_ln647_14_reg_8035[9 : 4] <= trunc_ln647_14_fu_2761_p1[9 : 4];
        trunc_ln647_15_reg_8057[5 : 2] <= trunc_ln647_15_fu_2809_p1[5 : 2];
        trunc_ln647_16_reg_8072[9 : 6] <= trunc_ln647_16_fu_2829_p1[9 : 6];
        trunc_ln647_17_reg_8099[9 : 4] <= trunc_ln647_17_fu_2873_p1[9 : 4];
        trunc_ln647_18_reg_8120[5 : 1] <= trunc_ln647_18_fu_2917_p1[5 : 1];
        trunc_ln647_19_reg_8135[9 : 5] <= trunc_ln647_19_fu_2937_p1[9 : 5];
        trunc_ln647_1_reg_7848[9 : 4] <= trunc_ln647_1_fu_2419_p1[9 : 4];
        trunc_ln647_20_reg_8156 <= trunc_ln647_20_fu_2981_p1;
        trunc_ln647_21_reg_8171[9 : 4] <= trunc_ln647_21_fu_3001_p1[9 : 4];
        trunc_ln647_2_reg_7865 <= trunc_ln647_2_fu_2437_p1;
        trunc_ln647_2_reg_7865_pp0_iter5_reg <= trunc_ln647_2_reg_7865;
        trunc_ln647_4_reg_7880[5 : 1] <= trunc_ln647_4_fu_2505_p1[5 : 1];
        trunc_ln647_5_reg_7900[9 : 5] <= trunc_ln647_5_fu_2531_p1[9 : 5];
        trunc_ln647_6_reg_7916 <= trunc_ln647_6_fu_2571_p1;
        trunc_ln647_6_reg_7916_pp0_iter5_reg <= trunc_ln647_6_reg_7916;
        trunc_ln647_7_reg_7936[9 : 4] <= trunc_ln647_7_fu_2597_p1[9 : 4];
        trunc_ln647_8_reg_7611 <= trunc_ln647_8_fu_2016_p1;
        trunc_ln647_8_reg_7611_pp0_iter3_reg <= trunc_ln647_8_reg_7611;
        trunc_ln647_8_reg_7611_pp0_iter4_reg <= trunc_ln647_8_reg_7611_pp0_iter3_reg;
        trunc_ln647_8_reg_7611_pp0_iter5_reg <= trunc_ln647_8_reg_7611_pp0_iter4_reg;
        trunc_ln647_reg_7833 <= trunc_ln647_fu_2401_p1;
        trunc_ln647_reg_7833_pp0_iter5_reg <= trunc_ln647_reg_7833;
        trunc_ln708_1_reg_7748 <= {{sub_ln1118_3_fu_2266_p2[34:14]}};
        trunc_ln708_23_reg_8573 <= {{ret_V_reg_8257[36:14]}};
        trunc_ln708_24_reg_8579 <= {{ret_V_1_reg_8262[36:14]}};
        trunc_ln708_25_reg_8267 <= {{grp_fu_6470_p3[36:14]}};
        trunc_ln708_25_reg_8267_pp0_iter6_reg <= trunc_ln708_25_reg_8267;
        trunc_ln708_27_reg_8590 <= {{ret_V_4_reg_8279[36:14]}};
        trunc_ln708_27_reg_8590_pp0_iter7_reg <= trunc_ln708_27_reg_8590;
        trunc_ln708_28_reg_8596 <= {{ret_V_5_reg_8284[36:14]}};
        trunc_ln708_29_reg_8289 <= {{grp_fu_6499_p3[36:14]}};
        trunc_ln708_29_reg_8289_pp0_iter6_reg <= trunc_ln708_29_reg_8289;
        trunc_ln708_2_reg_7754 <= {{sub_ln1193_fu_2289_p2[34:14]}};
        trunc_ln708_30_reg_8602 <= {{ret_V_7_reg_8296[36:14]}};
        trunc_ln708_31_reg_8301 <= {{r_V_19_fu_3098_p2[36:14]}};
        trunc_ln708_31_reg_8301_pp0_iter6_reg <= trunc_ln708_31_reg_8301;
        trunc_ln708_32_reg_8308 <= {{grp_fu_6515_p3[36:14]}};
        trunc_ln708_32_reg_8308_pp0_iter6_reg <= trunc_ln708_32_reg_8308;
        trunc_ln708_33_reg_8315 <= {{grp_fu_6524_p3[36:14]}};
        trunc_ln708_33_reg_8315_pp0_iter6_reg <= trunc_ln708_33_reg_8315;
        trunc_ln708_34_reg_8608 <= {{ret_V_10_reg_8322[36:14]}};
        trunc_ln708_35_reg_8614 <= {{ret_V_11_reg_8327[36:14]}};
        trunc_ln708_36_reg_8332 <= {{grp_fu_6547_p3[36:14]}};
        trunc_ln708_36_reg_8332_pp0_iter6_reg <= trunc_ln708_36_reg_8332;
        trunc_ln708_37_reg_8339 <= {{grp_fu_6556_p3[36:14]}};
        trunc_ln708_37_reg_8339_pp0_iter6_reg <= trunc_ln708_37_reg_8339;
        trunc_ln708_38_reg_8620 <= {{ret_V_14_reg_8346[36:14]}};
        trunc_ln708_39_reg_8626 <= {{ret_V_15_reg_8351[36:14]}};
        trunc_ln708_3_reg_7760 <= {{sub_ln1118_fu_2207_p2[34:14]}};
        trunc_ln708_40_reg_8632 <= {{sub_ln1118_22_fu_3768_p2[36:14]}};
        trunc_ln708_41_reg_8638 <= {{sub_ln1118_23_fu_3795_p2[36:14]}};
        trunc_ln708_42_reg_8644 <= {{sub_ln1118_24_fu_3822_p2[36:14]}};
        trunc_ln708_43_reg_8650 <= {{sub_ln1193_8_fu_3849_p2[36:14]}};
        trunc_ln708_44_reg_8656 <= {{sub_ln1118_21_fu_3751_p2[36:14]}};
        trunc_ln708_45_reg_8662 <= {{sub_ln1118_25_fu_3886_p2[36:14]}};
        trunc_ln708_46_reg_8668 <= {{sub_ln1118_27_fu_3924_p2[36:14]}};
        trunc_ln708_47_reg_8674 <= {{sub_ln1118_28_fu_3947_p2[36:14]}};
        trunc_ln708_48_reg_9015 <= {{sub_ln1118_29_fu_4669_p2[36:14]}};
        trunc_ln708_49_reg_8680 <= {{sub_ln1193_9_fu_3971_p2[36:14]}};
        trunc_ln708_4_reg_7766 <= {{sub_ln1118_4_fu_2322_p2[34:14]}};
        trunc_ln708_50_reg_8686 <= {{sub_ln1118_26_fu_3910_p2[36:14]}};
        trunc_ln708_51_reg_8692 <= {{sub_ln1118_30_fu_4005_p2[36:14]}};
        trunc_ln708_51_reg_8692_pp0_iter7_reg <= trunc_ln708_51_reg_8692;
        trunc_ln708_52_reg_8698 <= {{sub_ln1118_32_fu_4042_p2[36:14]}};
        trunc_ln708_53_reg_8704 <= {{sub_ln1118_33_fu_4069_p2[36:14]}};
        trunc_ln708_54_reg_8710 <= {{sub_ln1118_34_fu_4092_p2[36:14]}};
        trunc_ln708_55_reg_8716 <= {{sub_ln1193_10_fu_4115_p2[36:14]}};
        trunc_ln708_56_reg_8722 <= {{sub_ln1118_31_fu_4029_p2[36:14]}};
        trunc_ln708_57_reg_8728 <= {{sub_ln1118_35_fu_4148_p2[36:14]}};
        trunc_ln708_58_reg_8734 <= {{sub_ln1118_37_fu_4186_p2[36:14]}};
        trunc_ln708_59_reg_8740 <= {{sub_ln1118_38_fu_4209_p2[36:14]}};
        trunc_ln708_60_reg_8746 <= {{sub_ln1118_39_fu_4232_p2[36:14]}};
        trunc_ln708_61_reg_8752 <= {{sub_ln1193_11_fu_4256_p2[36:14]}};
        trunc_ln708_62_reg_8758 <= {{sub_ln1118_36_fu_4172_p2[36:14]}};
        trunc_ln708_63_reg_8764 <= {{sub_ln1118_40_fu_4290_p2[36:14]}};
        trunc_ln708_s_reg_7742 <= {{sub_ln1118_2_fu_2243_p2[34:14]}};
        trunc_ln_reg_7736 <= {{sub_ln1118_1_fu_2220_p2[34:14]}};
        zext_ln1118_1_reg_9736[14 : 0] <= zext_ln1118_1_fu_5808_p1[14 : 0];
        zext_ln135_reg_7622[4 : 0] <= zext_ln135_fu_2026_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln703_24_reg_7259 <= add_ln703_24_fu_1387_p2;
        add_ln703_25_reg_7264 <= add_ln703_25_fu_1391_p2;
        add_ln703_26_reg_7269 <= add_ln703_26_fu_1395_p2;
        add_ln703_27_reg_7274 <= add_ln703_27_fu_1399_p2;
        add_ln703_30_reg_7182 <= add_ln703_30_fu_1173_p2;
        add_ln703_34_reg_7279 <= add_ln703_34_fu_1430_p2;
        add_ln703_35_reg_7285 <= add_ln703_35_fu_1436_p2;
        add_ln703_36_reg_7291 <= add_ln703_36_fu_1442_p2;
        add_ln703_38_reg_7296 <= add_ln703_38_fu_1454_p2;
        add_ln703_41_reg_7301 <= add_ln703_41_fu_1466_p2;
        add_ln703_43_reg_7199 <= add_ln703_43_fu_1213_p2;
        add_ln703_46_reg_7307 <= add_ln703_46_fu_1499_p2;
        add_ln703_47_reg_7313 <= add_ln703_47_fu_1505_p2;
        add_ln703_54_reg_7343 <= add_ln703_54_fu_1616_p2;
        add_ln703_67_reg_7360 <= add_ln703_67_fu_1653_p2;
        add_ln703_72_reg_7365 <= add_ln703_72_fu_1657_p2;
        add_ln703_73_reg_7370 <= add_ln703_73_fu_1661_p2;
        add_ln703_74_reg_7375 <= add_ln703_74_fu_1665_p2;
        add_ln703_75_reg_7380 <= add_ln703_75_fu_1669_p2;
        add_ln703_78_reg_7228 <= add_ln703_78_fu_1329_p2;
        add_ln703_82_reg_7385 <= add_ln703_82_fu_1700_p2;
        add_ln703_83_reg_7391 <= add_ln703_83_fu_1706_p2;
        add_ln703_84_reg_7397 <= add_ln703_84_fu_1712_p2;
        add_ln703_85_reg_7402 <= add_ln703_85_fu_1716_p2;
        add_ln703_86_reg_7407 <= add_ln703_86_fu_1720_p2;
        add_ln703_87_reg_7412 <= add_ln703_87_fu_1724_p2;
        add_ln703_91_reg_7245 <= add_ln703_91_fu_1369_p2;
        add_ln703_94_reg_7417 <= add_ln703_94_fu_1755_p2;
        add_ln703_95_reg_7423 <= add_ln703_95_fu_1761_p2;
        icmp_ln133_reg_7255 <= icmp_ln133_fu_1381_p2;
        icmp_ln133_reg_7255_pp0_iter1_reg <= icmp_ln133_reg_7255;
        tmp_36_reg_6954 <= {{p_fftReOrderedInput_V_superSample_dout[356:336]}};
        tmp_36_reg_6954_pp0_iter1_reg <= tmp_36_reg_6954;
        tmp_37_reg_6962 <= {{p_fftReOrderedInput_V_superSample_dout[41:21]}};
        tmp_38_reg_6969 <= {{p_fftReOrderedInput_V_superSample_dout[377:357]}};
        tmp_39_reg_6976 <= {{p_fftReOrderedInput_V_superSample_dout[62:42]}};
        tmp_39_reg_6976_pp0_iter1_reg <= tmp_39_reg_6976;
        tmp_40_reg_6984 <= {{p_fftReOrderedInput_V_superSample_dout[398:378]}};
        tmp_40_reg_6984_pp0_iter1_reg <= tmp_40_reg_6984;
        tmp_41_reg_6992 <= {{p_fftReOrderedInput_V_superSample_dout[83:63]}};
        tmp_42_reg_6999 <= {{p_fftReOrderedInput_V_superSample_dout[419:399]}};
        tmp_43_reg_7006 <= {{p_fftReOrderedInput_V_superSample_dout[104:84]}};
        tmp_43_reg_7006_pp0_iter1_reg <= tmp_43_reg_7006;
        tmp_44_reg_7013 <= {{p_fftReOrderedInput_V_superSample_dout[440:420]}};
        tmp_44_reg_7013_pp0_iter1_reg <= tmp_44_reg_7013;
        tmp_45_reg_7020 <= {{p_fftReOrderedInput_V_superSample_dout[125:105]}};
        tmp_46_reg_7025 <= {{p_fftReOrderedInput_V_superSample_dout[461:441]}};
        tmp_47_reg_7030 <= {{p_fftReOrderedInput_V_superSample_dout[146:126]}};
        tmp_47_reg_7030_pp0_iter1_reg <= tmp_47_reg_7030;
        tmp_48_reg_7037 <= {{p_fftReOrderedInput_V_superSample_dout[482:462]}};
        tmp_48_reg_7037_pp0_iter1_reg <= tmp_48_reg_7037;
        tmp_49_reg_7044 <= {{p_fftReOrderedInput_V_superSample_dout[167:147]}};
        tmp_50_reg_7049 <= {{p_fftReOrderedInput_V_superSample_dout[503:483]}};
        tmp_51_reg_7054 <= {{p_fftReOrderedInput_V_superSample_dout[188:168]}};
        tmp_51_reg_7054_pp0_iter1_reg <= tmp_51_reg_7054;
        tmp_52_reg_7061 <= {{p_fftReOrderedInput_V_superSample_dout[524:504]}};
        tmp_52_reg_7061_pp0_iter1_reg <= tmp_52_reg_7061;
        tmp_53_reg_7068 <= {{p_fftReOrderedInput_V_superSample_dout[209:189]}};
        tmp_54_reg_7074 <= {{p_fftReOrderedInput_V_superSample_dout[545:525]}};
        tmp_55_reg_7080 <= {{p_fftReOrderedInput_V_superSample_dout[230:210]}};
        tmp_55_reg_7080_pp0_iter1_reg <= tmp_55_reg_7080;
        tmp_56_reg_7087 <= {{p_fftReOrderedInput_V_superSample_dout[566:546]}};
        tmp_56_reg_7087_pp0_iter1_reg <= tmp_56_reg_7087;
        tmp_57_reg_7094 <= {{p_fftReOrderedInput_V_superSample_dout[251:231]}};
        tmp_58_reg_7100 <= {{p_fftReOrderedInput_V_superSample_dout[587:567]}};
        tmp_59_reg_7106 <= {{p_fftReOrderedInput_V_superSample_dout[272:252]}};
        tmp_59_reg_7106_pp0_iter1_reg <= tmp_59_reg_7106;
        tmp_60_reg_7113 <= {{p_fftReOrderedInput_V_superSample_dout[608:588]}};
        tmp_60_reg_7113_pp0_iter1_reg <= tmp_60_reg_7113;
        tmp_61_reg_7120 <= {{p_fftReOrderedInput_V_superSample_dout[293:273]}};
        tmp_62_reg_7126 <= {{p_fftReOrderedInput_V_superSample_dout[629:609]}};
        tmp_63_reg_7132 <= {{p_fftReOrderedInput_V_superSample_dout[314:294]}};
        tmp_63_reg_7132_pp0_iter1_reg <= tmp_63_reg_7132;
        tmp_64_reg_7139 <= {{p_fftReOrderedInput_V_superSample_dout[650:630]}};
        tmp_64_reg_7139_pp0_iter1_reg <= tmp_64_reg_7139;
        tmp_65_reg_7146 <= {{p_fftReOrderedInput_V_superSample_dout[335:315]}};
        tmp_66_reg_7152 <= {{p_fftReOrderedInput_V_superSample_dout[671:651]}};
        trunc_ln203_reg_6946 <= trunc_ln203_fu_749_p1;
        trunc_ln203_reg_6946_pp0_iter1_reg <= trunc_ln203_reg_6946;
        trunc_ln708_10_reg_7193 <= {{sub_ln1118_9_fu_1197_p2[34:14]}};
        trunc_ln708_11_reg_7319 <= {{sub_ln1118_11_fu_1531_p2[34:14]}};
        trunc_ln708_12_reg_7325 <= {{sub_ln1118_12_fu_1554_p2[34:14]}};
        trunc_ln708_13_reg_7331 <= {{sub_ln1118_13_fu_1577_p2[34:14]}};
        trunc_ln708_14_reg_7337 <= {{sub_ln1193_2_fu_1600_p2[34:14]}};
        trunc_ln708_15_reg_7348 <= {{sub_ln1118_10_fu_1518_p2[34:14]}};
        trunc_ln708_16_reg_7354 <= {{sub_ln1118_14_fu_1637_p2[34:14]}};
        trunc_ln708_17_reg_7204 <= {{sub_ln1118_16_fu_1241_p2[34:14]}};
        trunc_ln708_18_reg_7210 <= {{sub_ln1118_17_fu_1265_p2[34:14]}};
        trunc_ln708_19_reg_7216 <= {{sub_ln1118_18_fu_1289_p2[34:14]}};
        trunc_ln708_20_reg_7222 <= {{sub_ln1193_3_fu_1313_p2[34:14]}};
        trunc_ln708_21_reg_7233 <= {{sub_ln1118_15_fu_1227_p2[34:14]}};
        trunc_ln708_22_reg_7239 <= {{sub_ln1118_19_fu_1353_p2[34:14]}};
        trunc_ln708_5_reg_7158 <= {{sub_ln1118_6_fu_1085_p2[34:14]}};
        trunc_ln708_6_reg_7164 <= {{sub_ln1118_7_fu_1109_p2[34:14]}};
        trunc_ln708_7_reg_7170 <= {{sub_ln1118_8_fu_1133_p2[34:14]}};
        trunc_ln708_8_reg_7176 <= {{sub_ln1193_1_fu_1157_p2[34:14]}};
        trunc_ln708_9_reg_7187 <= {{sub_ln1118_5_fu_1071_p2[34:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_reg_7616 <= k_fu_2020_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ret_V_10_reg_8322 <= grp_fu_6533_p3;
        ret_V_11_reg_8327 <= grp_fu_6540_p3;
        ret_V_14_reg_8346 <= grp_fu_6565_p3;
        ret_V_15_reg_8351 <= grp_fu_6572_p3;
        ret_V_1_reg_8262 <= grp_fu_6463_p3;
        ret_V_4_reg_8279 <= grp_fu_6485_p3;
        ret_V_5_reg_8284 <= grp_fu_6492_p3;
        ret_V_7_reg_8296 <= grp_fu_6508_p3;
        ret_V_reg_8257 <= grp_fu_6456_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ret_V_3_reg_8585 <= grp_fu_6579_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln879_7_reg_8418 == 1'd0))) begin
        select_ln114_5_reg_8835[9 : 7] <= select_ln114_5_fu_4421_p3[9 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_5_reg_7895 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_2_reg_8408[9 : 5] <= select_ln132_2_fu_3286_p3[9 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_6_reg_7931 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_3_reg_8413[9 : 4] <= select_ln132_3_fu_3297_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_11_reg_8030 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_7_reg_8468[9 : 4] <= select_ln132_7_fu_3422_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_14_reg_8094 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_9_reg_8498[9 : 4] <= select_ln132_9_fu_3485_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_2_reg_7843 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_reg_8371[9 : 4] <= select_ln132_fu_3198_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_reg_7822 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln214_reg_8356[9 : 4] <= sub_ln214_fu_3159_p2[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_11_reg_9569 <= twiddleObj_twiddleTa_q23;
        twiddleObj_twiddleTa_19_reg_9590 <= twiddleObj_twiddleTa_q24;
        twiddleObj_twiddleTa_27_reg_9610 <= twiddleObj_twiddleTa_q25;
        twiddleObj_twiddleTa_35_reg_9632 <= twiddleObj_twiddleTa_q27;
        twiddleObj_twiddleTa_7_reg_9559 <= twiddleObj_twiddleTa_q22;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_2_reg_7843_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        twiddleObj_twiddleTa_13_reg_9251 <= twiddleObj_twiddleTa_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        twiddleObj_twiddleTa_15_reg_9777 <= twiddleObj_twiddleTa_q29;
        twiddleObj_twiddleTa_3_reg_9713 <= twiddleObj_twiddleTa_q28;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        twiddleObj_twiddleTa_17_reg_9256 <= twiddleObj_twiddleTa_q3;
        twiddleObj_twiddleTa_23_reg_9272 <= twiddleObj_twiddleTa_q5;
        twiddleObj_twiddleTa_39_reg_9317 <= twiddleObj_twiddleTa_q10;
        twiddleObj_twiddleTa_43_reg_9329 <= twiddleObj_twiddleTa_q12;
        twiddleObj_twiddleTa_51_reg_9353 <= twiddleObj_twiddleTa_q16;
        twiddleObj_twiddleTa_55_reg_9365 <= twiddleObj_twiddleTa_q18;
        twiddleObj_twiddleTa_59_reg_9377 <= twiddleObj_twiddleTa_q20;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_reg_7822_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        twiddleObj_twiddleTa_5_reg_9231 <= twiddleObj_twiddleTa_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln879_1_reg_8361_pp0_iter6_reg == 1'd0))) begin
        twiddleObj_twiddleTa_9_reg_9241 <= twiddleObj_twiddleTa_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln133_reg_7255_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0))) begin
        ap_idle_pp0_0to12 = 1'b1;
    end else begin
        ap_idle_pp0_0to12 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln133_reg_7255_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_icmp_ln135356_phi_fu_725_p6 = 1'd0;
        end else if ((icmp_ln133_reg_7255_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_icmp_ln135356_phi_fu_725_p6 = icmp_ln135_fu_2183_p2;
        end else begin
            ap_phi_mux_icmp_ln135356_phi_fu_725_p6 = icmp_ln135356_reg_721;
        end
    end else begin
        ap_phi_mux_icmp_ln135356_phi_fu_725_p6 = icmp_ln135356_reg_721;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1912)) begin
        if ((icmp_ln133_reg_7255 == 1'd1)) begin
            ap_phi_mux_indvar_flatten354_phi_fu_711_p6 = 8'd0;
        end else if ((icmp_ln133_reg_7255 == 1'd0)) begin
            ap_phi_mux_indvar_flatten354_phi_fu_711_p6 = add_ln133_reg_7250;
        end else begin
            ap_phi_mux_indvar_flatten354_phi_fu_711_p6 = indvar_flatten354_reg_707;
        end
    end else begin
        ap_phi_mux_indvar_flatten354_phi_fu_711_p6 = indvar_flatten354_reg_707;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln133_reg_7255_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_k_0355_phi_fu_739_p6 = 5'd0;
        end else if ((icmp_ln133_reg_7255_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_k_0355_phi_fu_739_p6 = k_reg_7616;
        end else begin
            ap_phi_mux_k_0355_phi_fu_739_p6 = k_0355_reg_735;
        end
    end else begin
        ap_phi_mux_k_0355_phi_fu_739_p6 = k_0355_reg_735;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln133_fu_1381_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to12 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6402_ce = 1'b1;
    end else begin
        grp_fu_6402_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6408_ce = 1'b1;
    end else begin
        grp_fu_6408_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6414_ce = 1'b1;
    end else begin
        grp_fu_6414_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6420_ce = 1'b1;
    end else begin
        grp_fu_6420_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6426_ce = 1'b1;
    end else begin
        grp_fu_6426_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6432_ce = 1'b1;
    end else begin
        grp_fu_6432_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6438_ce = 1'b1;
    end else begin
        grp_fu_6438_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6444_ce = 1'b1;
    end else begin
        grp_fu_6444_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6450_ce = 1'b1;
    end else begin
        grp_fu_6450_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6456_ce = 1'b1;
    end else begin
        grp_fu_6456_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6463_ce = 1'b1;
    end else begin
        grp_fu_6463_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6470_ce = 1'b1;
    end else begin
        grp_fu_6470_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6479_ce = 1'b1;
    end else begin
        grp_fu_6479_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6485_ce = 1'b1;
    end else begin
        grp_fu_6485_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6492_ce = 1'b1;
    end else begin
        grp_fu_6492_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6499_ce = 1'b1;
    end else begin
        grp_fu_6499_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6508_ce = 1'b1;
    end else begin
        grp_fu_6508_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6515_ce = 1'b1;
    end else begin
        grp_fu_6515_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6524_ce = 1'b1;
    end else begin
        grp_fu_6524_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6533_ce = 1'b1;
    end else begin
        grp_fu_6533_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6540_ce = 1'b1;
    end else begin
        grp_fu_6540_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6547_ce = 1'b1;
    end else begin
        grp_fu_6547_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6556_ce = 1'b1;
    end else begin
        grp_fu_6556_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6565_ce = 1'b1;
    end else begin
        grp_fu_6565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6572_ce = 1'b1;
    end else begin
        grp_fu_6572_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6579_ce = 1'b1;
    end else begin
        grp_fu_6579_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6586_ce = 1'b1;
    end else begin
        grp_fu_6586_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6592_ce = 1'b1;
    end else begin
        grp_fu_6592_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6598_ce = 1'b1;
    end else begin
        grp_fu_6598_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6604_ce = 1'b1;
    end else begin
        grp_fu_6604_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6610_ce = 1'b1;
    end else begin
        grp_fu_6610_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6616_ce = 1'b1;
    end else begin
        grp_fu_6616_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6622_ce = 1'b1;
    end else begin
        grp_fu_6622_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6628_ce = 1'b1;
    end else begin
        grp_fu_6628_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6634_ce = 1'b1;
    end else begin
        grp_fu_6634_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6640_ce = 1'b1;
    end else begin
        grp_fu_6640_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6646_ce = 1'b1;
    end else begin
        grp_fu_6646_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6652_ce = 1'b1;
    end else begin
        grp_fu_6652_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6658_ce = 1'b1;
    end else begin
        grp_fu_6658_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6664_ce = 1'b1;
    end else begin
        grp_fu_6664_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6670_ce = 1'b1;
    end else begin
        grp_fu_6670_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6676_ce = 1'b1;
    end else begin
        grp_fu_6676_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6682_ce = 1'b1;
    end else begin
        grp_fu_6682_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6688_ce = 1'b1;
    end else begin
        grp_fu_6688_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6694_ce = 1'b1;
    end else begin
        grp_fu_6694_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6700_ce = 1'b1;
    end else begin
        grp_fu_6700_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6706_ce = 1'b1;
    end else begin
        grp_fu_6706_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6712_ce = 1'b1;
    end else begin
        grp_fu_6712_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6718_ce = 1'b1;
    end else begin
        grp_fu_6718_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6724_ce = 1'b1;
    end else begin
        grp_fu_6724_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6730_ce = 1'b1;
    end else begin
        grp_fu_6730_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6736_ce = 1'b1;
    end else begin
        grp_fu_6736_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6742_ce = 1'b1;
    end else begin
        grp_fu_6742_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6748_ce = 1'b1;
    end else begin
        grp_fu_6748_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6754_ce = 1'b1;
    end else begin
        grp_fu_6754_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6760_ce = 1'b1;
    end else begin
        grp_fu_6760_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6766_ce = 1'b1;
    end else begin
        grp_fu_6766_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6772_ce = 1'b1;
    end else begin
        grp_fu_6772_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6778_ce = 1'b1;
    end else begin
        grp_fu_6778_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6784_ce = 1'b1;
    end else begin
        grp_fu_6784_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6790_ce = 1'b1;
    end else begin
        grp_fu_6790_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6796_ce = 1'b1;
    end else begin
        grp_fu_6796_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6802_ce = 1'b1;
    end else begin
        grp_fu_6802_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6808_ce = 1'b1;
    end else begin
        grp_fu_6808_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6814_ce = 1'b1;
    end else begin
        grp_fu_6814_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6820_ce = 1'b1;
    end else begin
        grp_fu_6820_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6826_ce = 1'b1;
    end else begin
        grp_fu_6826_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6832_ce = 1'b1;
    end else begin
        grp_fu_6832_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6838_ce = 1'b1;
    end else begin
        grp_fu_6838_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6844_ce = 1'b1;
    end else begin
        grp_fu_6844_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6850_ce = 1'b1;
    end else begin
        grp_fu_6850_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6856_ce = 1'b1;
    end else begin
        grp_fu_6856_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6862_ce = 1'b1;
    end else begin
        grp_fu_6862_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6868_ce = 1'b1;
    end else begin
        grp_fu_6868_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6874_ce = 1'b1;
    end else begin
        grp_fu_6874_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6880_ce = 1'b1;
    end else begin
        grp_fu_6880_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6886_ce = 1'b1;
    end else begin
        grp_fu_6886_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6892_ce = 1'b1;
    end else begin
        grp_fu_6892_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6898_ce = 1'b1;
    end else begin
        grp_fu_6898_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6904_ce = 1'b1;
    end else begin
        grp_fu_6904_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6910_ce = 1'b1;
    end else begin
        grp_fu_6910_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6916_ce = 1'b1;
    end else begin
        grp_fu_6916_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6922_ce = 1'b1;
    end else begin
        grp_fu_6922_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6928_ce = 1'b1;
    end else begin
        grp_fu_6928_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6934_ce = 1'b1;
    end else begin
        grp_fu_6934_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6940_ce = 1'b1;
    end else begin
        grp_fu_6940_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_fftOutData_local_V_superSample_blk_n = p_fftOutData_local_V_superSample_full_n;
    end else begin
        p_fftOutData_local_V_superSample_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        p_fftOutData_local_V_superSample_write = 1'b1;
    end else begin
        p_fftOutData_local_V_superSample_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_fftReOrderedInput_V_superSample_blk_n = p_fftReOrderedInput_V_superSample_empty_n;
    end else begin
        p_fftReOrderedInput_V_superSample_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_fftReOrderedInput_V_superSample_read = 1'b1;
    end else begin
        p_fftReOrderedInput_V_superSample_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce0 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce1 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce10 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce11 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce12 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce13 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce14 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce15 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce16 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce17 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce18 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce19 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce2 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce20 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce21 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce21 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        twiddleObj_twiddleTa_ce22 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        twiddleObj_twiddleTa_ce23 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce23 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        twiddleObj_twiddleTa_ce24 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        twiddleObj_twiddleTa_ce25 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce25 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        twiddleObj_twiddleTa_ce26 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce26 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        twiddleObj_twiddleTa_ce27 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce27 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_ce28 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce28 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_ce29 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce29 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce3 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce4 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce5 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce6 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce7 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce8 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        twiddleObj_twiddleTa_ce9 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln133_fu_1375_p2 = (ap_phi_mux_indvar_flatten354_phi_fu_711_p6 + 8'd1);

assign add_ln214_1_fu_2483_p2 = ($signed(shl_ln301_5_fu_2475_p3) + $signed(12'd3072));

assign add_ln214_2_fu_2549_p2 = ($signed(shl_ln301_6_fu_2541_p3) + $signed(12'd3072));

assign add_ln214_3_fu_2615_p2 = ($signed(shl_ln301_8_fu_2607_p3) + $signed(12'd3072));

assign add_ln214_4_fu_2675_p2 = ($signed(shl_ln301_9_fu_2667_p3) + $signed(12'd3072));

assign add_ln214_5_fu_2728_p2 = ($signed(shl_ln301_s_fu_2721_p3) + $signed(12'd3072));

assign add_ln214_6_fu_2787_p2 = ($signed(shl_ln301_10_fu_2779_p3) + $signed(12'd3072));

assign add_ln214_7_fu_2840_p2 = ($signed(shl_ln301_11_fu_2833_p3) + $signed(12'd3072));

assign add_ln214_8_fu_2895_p2 = ($signed(shl_ln301_12_fu_2887_p3) + $signed(12'd3072));

assign add_ln214_9_fu_2959_p2 = ($signed(shl_ln301_13_fu_2951_p3) + $signed(12'd3072));

assign add_ln214_fu_2387_p2 = ($signed(sext_ln301_fu_2383_p1) + $signed(12'd3072));

assign add_ln703_100_fu_5006_p2 = ($signed(sext_ln703_80_fu_5000_p1) + $signed(sext_ln703_78_fu_4994_p1));

assign add_ln703_101_fu_5012_p2 = ($signed(sext_ln703_81_fu_5003_p1) + $signed(sext_ln703_79_fu_4997_p1));

assign add_ln703_102_fu_4582_p2 = ($signed(sext_ln703_29_fu_4531_p1) + $signed(sext_ln703_5_fu_4504_p1));

assign add_ln703_103_fu_4588_p2 = ($signed(trunc_ln708_40_reg_8632) + $signed(sext_ln703_6_fu_4507_p1));

assign add_ln703_104_fu_4593_p2 = (trunc_ln708_43_reg_8650 + trunc_ln708_41_reg_8638);

assign add_ln703_105_fu_4597_p2 = ($signed(trunc_ln708_42_reg_8644) + $signed(sext_ln703_64_fu_4540_p1));

assign add_ln703_106_fu_5030_p2 = ($signed(sext_ln703_84_fu_5024_p1) + $signed(sext_ln703_82_fu_5018_p1));

assign add_ln703_107_fu_5036_p2 = ($signed(sext_ln703_85_fu_5027_p1) + $signed(sext_ln703_83_fu_5021_p1));

assign add_ln703_108_fu_4602_p2 = ($signed(trunc_ln708_40_reg_8632) + $signed(sext_ln703_5_fu_4504_p1));

assign add_ln703_109_fu_4607_p2 = ($signed(trunc_ln708_44_reg_8656) + $signed(sext_ln703_6_fu_4507_p1));

assign add_ln703_10_fu_3599_p2 = ($signed(sext_ln703_9_fu_3593_p1) + $signed(sext_ln703_7_fu_3587_p1));

assign add_ln703_110_fu_4612_p2 = ($signed(trunc_ln708_45_reg_8662) + $signed(sext_ln703_46_fu_4534_p1));

assign add_ln703_111_fu_4617_p2 = ($signed(trunc_ln708_43_reg_8650) + $signed(sext_ln703_47_fu_4537_p1));

assign add_ln703_112_fu_5054_p2 = ($signed(sext_ln703_88_fu_5048_p1) + $signed(sext_ln703_86_fu_5042_p1));

assign add_ln703_113_fu_5060_p2 = ($signed(sext_ln703_89_fu_5051_p1) + $signed(sext_ln703_87_fu_5045_p1));

assign add_ln703_114_fu_4622_p2 = ($signed(trunc_ln708_44_reg_8656) + $signed(sext_ln703_5_fu_4504_p1));

assign add_ln703_115_fu_4627_p2 = ($signed(sext_ln703_28_fu_4528_p1) + $signed(sext_ln703_6_fu_4507_p1));

assign add_ln703_116_fu_4633_p2 = ($signed(trunc_ln708_41_reg_8638) + $signed(sext_ln703_65_fu_4543_p1));

assign add_ln703_117_fu_4638_p2 = (trunc_ln708_45_reg_8662 + trunc_ln708_42_reg_8644);

assign add_ln703_118_fu_5078_p2 = ($signed(sext_ln703_92_fu_5072_p1) + $signed(sext_ln703_90_fu_5066_p1));

assign add_ln703_119_fu_5084_p2 = ($signed(sext_ln703_93_fu_5075_p1) + $signed(sext_ln703_91_fu_5069_p1));

assign add_ln703_11_fu_3605_p2 = ($signed(sext_ln703_10_fu_3596_p1) + $signed(sext_ln703_8_fu_3590_p1));

assign add_ln703_120_fu_4642_p2 = ($signed(trunc_ln708_23_reg_8573) + $signed(sext_ln703_1_fu_4510_p1));

assign add_ln703_121_fu_4647_p2 = ($signed(trunc_ln708_24_reg_8579) + $signed(sext_ln703_11_fu_4513_p1));

assign add_ln703_122_fu_4652_p2 = (trunc_ln708_27_reg_8590 + trunc_ln708_25_reg_8267_pp0_iter6_reg);

assign add_ln703_123_fu_4656_p2 = (trunc_ln708_28_reg_8596 + trunc_ln708_26_fu_4546_p4);

assign add_ln703_124_fu_5102_p2 = ($signed(sext_ln703_96_fu_5096_p1) + $signed(sext_ln703_94_fu_5090_p1));

assign add_ln703_125_fu_5108_p2 = ($signed(sext_ln703_97_fu_5099_p1) + $signed(sext_ln703_95_fu_5093_p1));

assign add_ln703_126_fu_4685_p2 = ($signed(trunc_ln708_24_reg_8579) + $signed(sext_ln703_1_fu_4510_p1));

assign add_ln703_127_fu_4690_p2 = ($signed(trunc_ln708_46_reg_8668) + $signed(sext_ln703_11_fu_4513_p1));

assign add_ln703_128_fu_4695_p2 = (trunc_ln708_49_reg_8680 + trunc_ln708_47_reg_8674);

assign add_ln703_129_fu_5117_p2 = (trunc_ln708_27_reg_8590_pp0_iter7_reg + trunc_ln708_48_reg_9015);

assign add_ln703_12_fu_3037_p2 = (trunc_ln_reg_7736 + trunc_ln203_reg_6946_pp0_iter4_reg);

assign add_ln703_130_fu_5124_p2 = ($signed(sext_ln703_100_fu_5121_p1) + $signed(sext_ln703_98_fu_5114_p1));

assign add_ln703_131_fu_5781_p2 = ($signed(sext_ln703_101_fu_5778_p1) + $signed(sext_ln703_99_fu_5775_p1));

assign add_ln703_132_fu_4699_p2 = ($signed(trunc_ln708_46_reg_8668) + $signed(sext_ln703_1_fu_4510_p1));

assign add_ln703_133_fu_4704_p2 = ($signed(trunc_ln708_50_reg_8686) + $signed(sext_ln703_11_fu_4513_p1));

assign add_ln703_134_fu_4709_p2 = (trunc_ln708_51_reg_8692 + trunc_ln708_25_reg_8267_pp0_iter6_reg);

assign add_ln703_135_fu_4713_p2 = (trunc_ln708_49_reg_8680 + trunc_ln708_26_fu_4546_p4);

assign add_ln703_136_fu_5142_p2 = ($signed(sext_ln703_104_fu_5136_p1) + $signed(sext_ln703_102_fu_5130_p1));

assign add_ln703_137_fu_5148_p2 = ($signed(sext_ln703_105_fu_5139_p1) + $signed(sext_ln703_103_fu_5133_p1));

assign add_ln703_138_fu_4718_p2 = ($signed(trunc_ln708_50_reg_8686) + $signed(sext_ln703_1_fu_4510_p1));

assign add_ln703_139_fu_4723_p2 = ($signed(trunc_ln708_23_reg_8573) + $signed(sext_ln703_11_fu_4513_p1));

assign add_ln703_13_fu_3041_p2 = (trunc_ln708_3_reg_7760 + tmp_36_reg_6954_pp0_iter4_reg);

assign add_ln703_140_fu_4728_p2 = (trunc_ln708_28_reg_8596 + trunc_ln708_47_reg_8674);

assign add_ln703_141_fu_5157_p2 = (trunc_ln708_51_reg_8692_pp0_iter7_reg + trunc_ln708_48_reg_9015);

assign add_ln703_142_fu_5164_p2 = ($signed(sext_ln703_108_fu_5161_p1) + $signed(sext_ln703_106_fu_5154_p1));

assign add_ln703_143_fu_5793_p2 = ($signed(sext_ln703_109_fu_5790_p1) + $signed(sext_ln703_107_fu_5787_p1));

assign add_ln703_144_fu_4732_p2 = ($signed(trunc_ln708_29_reg_8289_pp0_iter6_reg) + $signed(p_Val2_15_fu_4516_p1));

assign add_ln703_145_fu_4737_p2 = ($signed(trunc_ln708_30_reg_8602) + $signed(p_Val2_16_fu_4519_p1));

assign add_ln703_146_fu_4742_p2 = ($signed(trunc_ln708_32_reg_8308_pp0_iter6_reg) + $signed(sext_ln708_1_fu_4555_p1));

assign add_ln703_147_fu_4747_p2 = (trunc_ln708_33_reg_8315_pp0_iter6_reg + trunc_ln708_31_reg_8301_pp0_iter6_reg);

assign add_ln703_148_fu_5182_p2 = ($signed(sext_ln703_112_fu_5176_p1) + $signed(sext_ln703_110_fu_5170_p1));

assign add_ln703_149_fu_5188_p2 = ($signed(sext_ln703_113_fu_5179_p1) + $signed(sext_ln703_111_fu_5173_p1));

assign add_ln703_14_fu_3045_p2 = (trunc_ln708_4_reg_7766 + tmp_51_reg_7054_pp0_iter4_reg);

assign add_ln703_150_fu_4751_p2 = ($signed(trunc_ln708_30_reg_8602) + $signed(p_Val2_15_fu_4516_p1));

assign add_ln703_151_fu_4756_p2 = ($signed(trunc_ln708_52_reg_8698) + $signed(p_Val2_16_fu_4519_p1));

assign add_ln703_152_fu_4761_p2 = (trunc_ln708_55_reg_8716 + trunc_ln708_53_reg_8704);

assign add_ln703_153_fu_4765_p2 = (trunc_ln708_32_reg_8308_pp0_iter6_reg + trunc_ln708_54_reg_8710);

assign add_ln703_154_fu_5206_p2 = ($signed(sext_ln703_116_fu_5200_p1) + $signed(sext_ln703_114_fu_5194_p1));

assign add_ln703_155_fu_5212_p2 = ($signed(sext_ln703_117_fu_5203_p1) + $signed(sext_ln703_115_fu_5197_p1));

assign add_ln703_156_fu_4769_p2 = ($signed(trunc_ln708_52_reg_8698) + $signed(p_Val2_15_fu_4516_p1));

assign add_ln703_157_fu_4774_p2 = ($signed(trunc_ln708_56_reg_8722) + $signed(p_Val2_16_fu_4519_p1));

assign add_ln703_158_fu_4779_p2 = ($signed(trunc_ln708_57_reg_8728) + $signed(sext_ln708_1_fu_4555_p1));

assign add_ln703_159_fu_4784_p2 = (trunc_ln708_55_reg_8716 + trunc_ln708_31_reg_8301_pp0_iter6_reg);

assign add_ln703_15_fu_3049_p2 = (trunc_ln708_2_reg_7754 + tmp_52_reg_7061_pp0_iter4_reg);

assign add_ln703_160_fu_5230_p2 = ($signed(sext_ln703_120_fu_5224_p1) + $signed(sext_ln703_118_fu_5218_p1));

assign add_ln703_161_fu_5236_p2 = ($signed(sext_ln703_121_fu_5227_p1) + $signed(sext_ln703_119_fu_5221_p1));

assign add_ln703_162_fu_4788_p2 = ($signed(trunc_ln708_56_reg_8722) + $signed(p_Val2_15_fu_4516_p1));

assign add_ln703_163_fu_4793_p2 = ($signed(trunc_ln708_29_reg_8289_pp0_iter6_reg) + $signed(p_Val2_16_fu_4519_p1));

assign add_ln703_164_fu_4798_p2 = (trunc_ln708_33_reg_8315_pp0_iter6_reg + trunc_ln708_53_reg_8704);

assign add_ln703_165_fu_4802_p2 = (trunc_ln708_57_reg_8728 + trunc_ln708_54_reg_8710);

assign add_ln703_166_fu_5254_p2 = ($signed(sext_ln703_124_fu_5248_p1) + $signed(sext_ln703_122_fu_5242_p1));

assign add_ln703_167_fu_5260_p2 = ($signed(sext_ln703_125_fu_5251_p1) + $signed(sext_ln703_123_fu_5245_p1));

assign add_ln703_168_fu_4806_p2 = ($signed(trunc_ln708_34_reg_8608) + $signed(p_Val2_24_fu_4522_p1));

assign add_ln703_169_fu_4811_p2 = ($signed(trunc_ln708_35_reg_8614) + $signed(p_Val2_25_fu_4525_p1));

assign add_ln703_16_fu_3623_p2 = ($signed(sext_ln703_14_fu_3617_p1) + $signed(sext_ln703_12_fu_3611_p1));

assign add_ln703_170_fu_4816_p2 = (trunc_ln708_38_reg_8620 + trunc_ln708_36_reg_8332_pp0_iter6_reg);

assign add_ln703_171_fu_4820_p2 = (trunc_ln708_39_reg_8626 + trunc_ln708_37_reg_8339_pp0_iter6_reg);

assign add_ln703_172_fu_5278_p2 = ($signed(sext_ln703_128_fu_5272_p1) + $signed(sext_ln703_126_fu_5266_p1));

assign add_ln703_173_fu_5284_p2 = ($signed(sext_ln703_129_fu_5275_p1) + $signed(sext_ln703_127_fu_5269_p1));

assign add_ln703_174_fu_4824_p2 = ($signed(trunc_ln708_35_reg_8614) + $signed(p_Val2_24_fu_4522_p1));

assign add_ln703_175_fu_4829_p2 = ($signed(trunc_ln708_58_reg_8734) + $signed(p_Val2_25_fu_4525_p1));

assign add_ln703_176_fu_4834_p2 = (trunc_ln708_61_reg_8752 + trunc_ln708_59_reg_8740);

assign add_ln703_177_fu_4838_p2 = (trunc_ln708_38_reg_8620 + trunc_ln708_60_reg_8746);

assign add_ln703_178_fu_5302_p2 = ($signed(sext_ln703_132_fu_5296_p1) + $signed(sext_ln703_130_fu_5290_p1));

assign add_ln703_179_fu_5308_p2 = ($signed(sext_ln703_133_fu_5299_p1) + $signed(sext_ln703_131_fu_5293_p1));

assign add_ln703_17_fu_3629_p2 = ($signed(sext_ln703_15_fu_3620_p1) + $signed(sext_ln703_13_fu_3614_p1));

assign add_ln703_180_fu_4842_p2 = ($signed(trunc_ln708_58_reg_8734) + $signed(p_Val2_24_fu_4522_p1));

assign add_ln703_181_fu_4847_p2 = ($signed(trunc_ln708_62_reg_8758) + $signed(p_Val2_25_fu_4525_p1));

assign add_ln703_182_fu_4852_p2 = (trunc_ln708_63_reg_8764 + trunc_ln708_36_reg_8332_pp0_iter6_reg);

assign add_ln703_183_fu_4856_p2 = (trunc_ln708_61_reg_8752 + trunc_ln708_37_reg_8339_pp0_iter6_reg);

assign add_ln703_184_fu_5326_p2 = ($signed(sext_ln703_136_fu_5320_p1) + $signed(sext_ln703_134_fu_5314_p1));

assign add_ln703_185_fu_5332_p2 = ($signed(sext_ln703_137_fu_5323_p1) + $signed(sext_ln703_135_fu_5317_p1));

assign add_ln703_186_fu_4860_p2 = ($signed(trunc_ln708_62_reg_8758) + $signed(p_Val2_24_fu_4522_p1));

assign add_ln703_187_fu_4865_p2 = ($signed(trunc_ln708_34_reg_8608) + $signed(p_Val2_25_fu_4525_p1));

assign add_ln703_188_fu_4870_p2 = (trunc_ln708_39_reg_8626 + trunc_ln708_59_reg_8740);

assign add_ln703_189_fu_4874_p2 = (trunc_ln708_63_reg_8764 + trunc_ln708_60_reg_8746);

assign add_ln703_18_fu_3053_p2 = (trunc_ln708_3_reg_7760 + trunc_ln203_reg_6946_pp0_iter4_reg);

assign add_ln703_190_fu_5350_p2 = ($signed(sext_ln703_140_fu_5344_p1) + $signed(sext_ln703_138_fu_5338_p1));

assign add_ln703_191_fu_5356_p2 = ($signed(sext_ln703_141_fu_5347_p1) + $signed(sext_ln703_139_fu_5341_p1));

assign add_ln703_19_fu_3057_p2 = (tmp_43_reg_7006_pp0_iter4_reg + tmp_36_reg_6954_pp0_iter4_reg);

assign add_ln703_1_fu_3009_p2 = (tmp_44_reg_7013_pp0_iter4_reg + tmp_36_reg_6954_pp0_iter4_reg);

assign add_ln703_20_fu_3061_p2 = (tmp_60_reg_7113_pp0_iter4_reg + trunc_ln708_s_reg_7742);

assign add_ln703_21_fu_3065_p2 = (trunc_ln708_4_reg_7766 + trunc_ln708_1_reg_7748);

assign add_ln703_22_fu_3647_p2 = ($signed(sext_ln703_20_fu_3641_p1) + $signed(sext_ln703_18_fu_3635_p1));

assign add_ln703_23_fu_3653_p2 = ($signed(sext_ln703_21_fu_3644_p1) + $signed(sext_ln703_19_fu_3638_p1));

assign add_ln703_24_fu_1387_p2 = (tmp_45_reg_7020 + tmp_37_reg_6962);

assign add_ln703_25_fu_1391_p2 = (tmp_46_reg_7025 + tmp_38_reg_6969);

assign add_ln703_26_fu_1395_p2 = (tmp_61_reg_7120 + tmp_53_reg_7068);

assign add_ln703_27_fu_1399_p2 = (tmp_62_reg_7126 + tmp_54_reg_7074);

assign add_ln703_28_fu_1787_p2 = ($signed(sext_ln703_26_fu_1781_p1) + $signed(sext_ln703_24_fu_1775_p1));

assign add_ln703_29_fu_1793_p2 = ($signed(sext_ln703_27_fu_1784_p1) + $signed(sext_ln703_25_fu_1778_p1));

assign add_ln703_2_fu_3013_p2 = (tmp_59_reg_7106_pp0_iter4_reg + tmp_51_reg_7054_pp0_iter4_reg);

assign add_ln703_30_fu_1173_p2 = (tmp_46_fu_853_p4 + tmp_37_fu_763_p4);

assign add_ln703_31_fu_1403_p2 = (trunc_ln708_5_reg_7158 + tmp_38_reg_6969);

assign add_ln703_32_fu_1414_p2 = (trunc_ln708_8_reg_7176 + trunc_ln708_6_reg_7164);

assign add_ln703_33_fu_1418_p2 = (tmp_61_reg_7120 + trunc_ln708_7_reg_7170);

assign add_ln703_34_fu_1430_p2 = ($signed(sext_ln703_32_fu_1422_p1) + $signed(sext_ln703_30_fu_1407_p1));

assign add_ln703_35_fu_1436_p2 = ($signed(sext_ln703_33_fu_1426_p1) + $signed(sext_ln703_31_fu_1410_p1));

assign add_ln703_36_fu_1442_p2 = (trunc_ln708_5_reg_7158 + tmp_37_reg_6962);

assign add_ln703_37_fu_1446_p2 = (trunc_ln708_9_reg_7187 + tmp_38_reg_6969);

assign add_ln703_38_fu_1454_p2 = (trunc_ln708_10_reg_7193 + tmp_53_reg_7068);

assign add_ln703_39_fu_1458_p2 = (trunc_ln708_8_reg_7176 + tmp_54_reg_7074);

assign add_ln703_3_fu_3017_p2 = (tmp_60_reg_7113_pp0_iter4_reg + tmp_52_reg_7061_pp0_iter4_reg);

assign add_ln703_40_fu_1805_p2 = ($signed(sext_ln703_36_fu_1802_p1) + $signed(sext_ln703_34_fu_1799_p1));

assign add_ln703_41_fu_1466_p2 = ($signed(sext_ln703_37_fu_1462_p1) + $signed(sext_ln703_35_fu_1450_p1));

assign add_ln703_42_fu_1472_p2 = (trunc_ln708_9_reg_7187 + tmp_37_reg_6962);

assign add_ln703_43_fu_1213_p2 = (tmp_45_fu_843_p4 + tmp_38_fu_773_p4);

assign add_ln703_44_fu_1483_p2 = (tmp_62_reg_7126 + trunc_ln708_6_reg_7164);

assign add_ln703_45_fu_1487_p2 = (trunc_ln708_10_reg_7193 + trunc_ln708_7_reg_7170);

assign add_ln703_46_fu_1499_p2 = ($signed(sext_ln703_40_fu_1491_p1) + $signed(sext_ln703_38_fu_1476_p1));

assign add_ln703_47_fu_1505_p2 = ($signed(sext_ln703_41_fu_1495_p1) + $signed(sext_ln703_39_fu_1480_p1));

assign add_ln703_48_fu_1811_p2 = (tmp_47_reg_7030_pp0_iter1_reg + tmp_39_reg_6976_pp0_iter1_reg);

assign add_ln703_49_fu_1815_p2 = (tmp_48_reg_7037_pp0_iter1_reg + tmp_40_reg_6984_pp0_iter1_reg);

assign add_ln703_4_fu_3575_p2 = ($signed(sext_ln703_3_fu_3569_p1) + $signed(sext_ln703_fu_3563_p1));

assign add_ln703_50_fu_1819_p2 = (tmp_63_reg_7132_pp0_iter1_reg + tmp_55_reg_7080_pp0_iter1_reg);

assign add_ln703_51_fu_1823_p2 = (tmp_64_reg_7139_pp0_iter1_reg + tmp_56_reg_7087_pp0_iter1_reg);

assign add_ln703_52_fu_2041_p2 = ($signed(sext_ln703_44_fu_2035_p1) + $signed(sext_ln703_42_fu_2029_p1));

assign add_ln703_53_fu_2047_p2 = ($signed(sext_ln703_45_fu_2038_p1) + $signed(sext_ln703_43_fu_2032_p1));

assign add_ln703_54_fu_1616_p2 = (tmp_48_reg_7037 + tmp_39_reg_6976);

assign add_ln703_55_fu_1827_p2 = (trunc_ln708_11_reg_7319 + tmp_40_reg_6984_pp0_iter1_reg);

assign add_ln703_56_fu_1838_p2 = (trunc_ln708_14_reg_7337 + trunc_ln708_12_reg_7325);

assign add_ln703_57_fu_1842_p2 = (tmp_63_reg_7132_pp0_iter1_reg + trunc_ln708_13_reg_7331);

assign add_ln703_58_fu_1854_p2 = ($signed(sext_ln703_50_fu_1846_p1) + $signed(sext_ln703_48_fu_1831_p1));

assign add_ln703_59_fu_1860_p2 = ($signed(sext_ln703_51_fu_1850_p1) + $signed(sext_ln703_49_fu_1834_p1));

assign add_ln703_5_fu_3581_p2 = ($signed(sext_ln703_4_fu_3572_p1) + $signed(sext_ln703_2_fu_3566_p1));

assign add_ln703_60_fu_1866_p2 = (trunc_ln708_11_reg_7319 + tmp_39_reg_6976_pp0_iter1_reg);

assign add_ln703_61_fu_1870_p2 = (trunc_ln708_15_reg_7348 + tmp_40_reg_6984_pp0_iter1_reg);

assign add_ln703_62_fu_1874_p2 = (trunc_ln708_16_reg_7354 + tmp_55_reg_7080_pp0_iter1_reg);

assign add_ln703_63_fu_1878_p2 = (trunc_ln708_14_reg_7337 + tmp_56_reg_7087_pp0_iter1_reg);

assign add_ln703_64_fu_2065_p2 = ($signed(sext_ln703_54_fu_2059_p1) + $signed(sext_ln703_52_fu_2053_p1));

assign add_ln703_65_fu_2071_p2 = ($signed(sext_ln703_55_fu_2062_p1) + $signed(sext_ln703_53_fu_2056_p1));

assign add_ln703_66_fu_1882_p2 = (trunc_ln708_15_reg_7348 + tmp_39_reg_6976_pp0_iter1_reg);

assign add_ln703_67_fu_1653_p2 = (tmp_47_reg_7030 + tmp_40_reg_6984);

assign add_ln703_68_fu_1893_p2 = (tmp_64_reg_7139_pp0_iter1_reg + trunc_ln708_12_reg_7325);

assign add_ln703_69_fu_1897_p2 = (trunc_ln708_16_reg_7354 + trunc_ln708_13_reg_7331);

assign add_ln703_6_fu_3021_p2 = (tmp_44_reg_7013_pp0_iter4_reg + trunc_ln203_reg_6946_pp0_iter4_reg);

assign add_ln703_70_fu_1909_p2 = ($signed(sext_ln703_58_fu_1901_p1) + $signed(sext_ln703_56_fu_1886_p1));

assign add_ln703_71_fu_1915_p2 = ($signed(sext_ln703_59_fu_1905_p1) + $signed(sext_ln703_57_fu_1890_p1));

assign add_ln703_72_fu_1657_p2 = (tmp_49_reg_7044 + tmp_41_reg_6992);

assign add_ln703_73_fu_1661_p2 = (tmp_50_reg_7049 + tmp_42_reg_6999);

assign add_ln703_74_fu_1665_p2 = (tmp_65_reg_7146 + tmp_57_reg_7094);

assign add_ln703_75_fu_1669_p2 = (tmp_66_reg_7152 + tmp_58_reg_7100);

assign add_ln703_76_fu_1933_p2 = ($signed(sext_ln703_62_fu_1927_p1) + $signed(sext_ln703_60_fu_1921_p1));

assign add_ln703_77_fu_1939_p2 = ($signed(sext_ln703_63_fu_1930_p1) + $signed(sext_ln703_61_fu_1924_p1));

assign add_ln703_78_fu_1329_p2 = (tmp_50_fu_893_p4 + tmp_41_fu_803_p4);

assign add_ln703_79_fu_1673_p2 = (trunc_ln708_17_reg_7204 + tmp_42_reg_6999);

assign add_ln703_7_fu_3025_p2 = (trunc_ln_reg_7736 + tmp_36_reg_6954_pp0_iter4_reg);

assign add_ln703_80_fu_1684_p2 = (trunc_ln708_20_reg_7222 + trunc_ln708_18_reg_7210);

assign add_ln703_81_fu_1688_p2 = (tmp_65_reg_7146 + trunc_ln708_19_reg_7216);

assign add_ln703_82_fu_1700_p2 = ($signed(sext_ln703_68_fu_1692_p1) + $signed(sext_ln703_66_fu_1677_p1));

assign add_ln703_83_fu_1706_p2 = ($signed(sext_ln703_69_fu_1696_p1) + $signed(sext_ln703_67_fu_1680_p1));

assign add_ln703_84_fu_1712_p2 = (trunc_ln708_17_reg_7204 + tmp_41_reg_6992);

assign add_ln703_85_fu_1716_p2 = (trunc_ln708_21_reg_7233 + tmp_42_reg_6999);

assign add_ln703_86_fu_1720_p2 = (trunc_ln708_22_reg_7239 + tmp_57_reg_7094);

assign add_ln703_87_fu_1724_p2 = (trunc_ln708_20_reg_7222 + tmp_58_reg_7100);

assign add_ln703_88_fu_1957_p2 = ($signed(sext_ln703_72_fu_1951_p1) + $signed(sext_ln703_70_fu_1945_p1));

assign add_ln703_89_fu_1963_p2 = ($signed(sext_ln703_73_fu_1954_p1) + $signed(sext_ln703_71_fu_1948_p1));

assign add_ln703_8_fu_3029_p2 = (trunc_ln708_2_reg_7754 + trunc_ln708_s_reg_7742);

assign add_ln703_90_fu_1728_p2 = (trunc_ln708_21_reg_7233 + tmp_41_reg_6992);

assign add_ln703_91_fu_1369_p2 = (tmp_49_fu_883_p4 + tmp_42_fu_813_p4);

assign add_ln703_92_fu_1739_p2 = (tmp_66_reg_7152 + trunc_ln708_18_reg_7210);

assign add_ln703_93_fu_1743_p2 = (trunc_ln708_22_reg_7239 + trunc_ln708_19_reg_7216);

assign add_ln703_94_fu_1755_p2 = ($signed(sext_ln703_76_fu_1747_p1) + $signed(sext_ln703_74_fu_1732_p1));

assign add_ln703_95_fu_1761_p2 = ($signed(sext_ln703_77_fu_1751_p1) + $signed(sext_ln703_75_fu_1736_p1));

assign add_ln703_96_fu_4558_p2 = ($signed(sext_ln703_28_fu_4528_p1) + $signed(sext_ln703_5_fu_4504_p1));

assign add_ln703_97_fu_4564_p2 = ($signed(sext_ln703_29_fu_4531_p1) + $signed(sext_ln703_6_fu_4507_p1));

assign add_ln703_98_fu_4570_p2 = ($signed(sext_ln703_64_fu_4540_p1) + $signed(sext_ln703_46_fu_4534_p1));

assign add_ln703_99_fu_4576_p2 = ($signed(sext_ln703_65_fu_4543_p1) + $signed(sext_ln703_47_fu_4537_p1));

assign add_ln703_9_fu_3033_p2 = (tmp_59_reg_7106_pp0_iter4_reg + trunc_ln708_1_reg_7748);

assign add_ln703_fu_3005_p2 = (tmp_43_reg_7006_pp0_iter4_reg + trunc_ln203_reg_6946_pp0_iter4_reg);

assign add_ln90_1_fu_2601_p2 = (zext_ln90_2_fu_2448_p1 + zext_ln135_2_fu_2191_p1);

assign add_ln90_2_fu_2661_p2 = (zext_ln90_2_fu_2448_p1 + zext_ln90_4_fu_2461_p1);

assign add_ln90_fu_2423_p2 = (zext_ln90_1_fu_2365_p1 + zext_ln135_3_fu_2194_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((p_fftOutData_local_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((p_fftReOrderedInput_V_superSample_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((p_fftOutData_local_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((p_fftReOrderedInput_V_superSample_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((p_fftOutData_local_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((p_fftReOrderedInput_V_superSample_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter13 = (p_fftOutData_local_V_superSample_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (p_fftReOrderedInput_V_superSample_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1912 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_6402_p1 = 37'd15137;

assign grp_fu_6408_p1 = 37'd15137;

assign grp_fu_6414_p1 = 37'd15137;

assign grp_fu_6420_p1 = 37'd137438938335;

assign grp_fu_6426_p1 = 37'd11585;

assign grp_fu_6432_p1 = 37'd15137;

assign grp_fu_6438_p1 = 37'd137438938335;

assign grp_fu_6444_p1 = 37'd137438938335;

assign grp_fu_6450_p1 = 37'd137438938335;

assign grp_fu_6456_p1 = 36'd68719470466;

assign grp_fu_6463_p1 = 36'd68719470466;

assign grp_fu_6470_p2 = 37'd11585;

assign grp_fu_6479_p1 = 37'd11585;

assign grp_fu_6499_p2 = 37'd11585;

assign grp_fu_6508_p1 = 37'd137438941887;

assign grp_fu_6515_p0 = sext_ln1116_18_fu_2107_p1;

assign grp_fu_6515_p1 = sext_ln1193_6_fu_2110_p1;

assign grp_fu_6515_p2 = 37'd137438941887;

assign grp_fu_6524_p0 = sext_ln1193_6_fu_2110_p1;

assign grp_fu_6524_p1 = sext_ln1116_18_fu_2107_p1;

assign grp_fu_6524_p2 = 37'd137438941887;

assign grp_fu_6547_p0 = sext_ln1116_19_fu_2119_p1;

assign grp_fu_6547_p1 = sext_ln1193_8_fu_2122_p1;

assign grp_fu_6547_p2 = 37'd137438941887;

assign grp_fu_6556_p0 = sext_ln1193_8_fu_2122_p1;

assign grp_fu_6556_p1 = sext_ln1116_19_fu_2119_p1;

assign grp_fu_6556_p2 = 37'd137438941887;

assign grp_fu_6579_p1 = 37'd137438941887;

assign grp_fu_6586_p1 = zext_ln1118_fu_5802_p1;

assign grp_fu_6592_p1 = zext_ln1118_fu_5802_p1;

assign grp_fu_6598_p0 = sext_ln1118_11_fu_5811_p1;

assign grp_fu_6598_p1 = grp_fu_6598_p10;

assign grp_fu_6598_p10 = select_ln703_1_reg_9564;

assign grp_fu_6604_p0 = sext_ln1118_11_fu_5811_p1;

assign grp_fu_6610_p1 = zext_ln1118_3_fu_5839_p1;

assign grp_fu_6616_p1 = zext_ln1118_3_fu_5839_p1;

assign grp_fu_6622_p1 = zext_ln1118_2_fu_5848_p1;

assign grp_fu_6628_p1 = zext_ln1118_2_fu_5848_p1;

assign grp_fu_6634_p0 = sext_ln1118_21_fu_5857_p1;

assign grp_fu_6640_p0 = sext_ln1118_21_fu_5857_p1;

assign grp_fu_6646_p0 = sext_ln1118_25_fu_5866_p1;

assign grp_fu_6652_p0 = sext_ln1118_25_fu_5866_p1;

assign grp_fu_6658_p1 = sext_ln1118_29_fu_5894_p1;

assign grp_fu_6664_p1 = sext_ln1118_29_fu_5894_p1;

assign grp_fu_6670_p1 = sext_ln1118_33_fu_5922_p1;

assign grp_fu_6676_p1 = sext_ln1118_33_fu_5922_p1;

assign grp_fu_6682_p1 = sext_ln1118_37_fu_5950_p1;

assign grp_fu_6688_p1 = sext_ln1118_37_fu_5950_p1;

assign grp_fu_6694_p0 = sext_ln1118_41_fu_5959_p1;

assign grp_fu_6700_p0 = sext_ln1118_41_fu_5959_p1;

assign grp_fu_6706_p0 = sext_ln1118_45_fu_5968_p1;

assign grp_fu_6712_p0 = sext_ln1118_45_fu_5968_p1;

assign grp_fu_6718_p0 = sext_ln1118_49_fu_5977_p1;

assign grp_fu_6724_p0 = sext_ln1118_49_fu_5977_p1;

assign grp_fu_6730_p0 = sext_ln1118_53_fu_5986_p1;

assign grp_fu_6736_p0 = sext_ln1118_53_fu_5986_p1;

assign grp_fu_6742_p0 = sext_ln1118_57_fu_5995_p1;

assign grp_fu_6748_p0 = sext_ln1118_57_fu_5995_p1;

assign grp_fu_6754_p0 = sext_ln1118_61_fu_6004_p1;

assign grp_fu_6760_p0 = sext_ln1118_61_fu_6004_p1;

assign grp_fu_6766_p0 = sext_ln1118_9_reg_9730;

assign grp_fu_6766_p1 = sext_ln1118_10_fu_6010_p1;

assign grp_fu_6772_p0 = sext_ln1118_8_reg_9718;

assign grp_fu_6772_p1 = sext_ln1118_10_fu_6010_p1;

assign grp_fu_6778_p0 = sext_ln1118_13_fu_6013_p1;

assign grp_fu_6778_p1 = sext_ln1118_12_reg_9748;

assign grp_fu_6784_p0 = sext_ln1118_13_fu_6013_p1;

assign grp_fu_6784_p1 = zext_ln1118_1_reg_9736;

assign grp_fu_6790_p0 = sext_ln1118_15_reg_9771;

assign grp_fu_6790_p1 = sext_ln1118_16_fu_6016_p1;

assign grp_fu_6796_p0 = sext_ln1118_14_reg_9759;

assign grp_fu_6796_p1 = sext_ln1118_16_fu_6016_p1;

assign grp_fu_6802_p0 = sext_ln1118_18_reg_9794;

assign grp_fu_6802_p1 = sext_ln1118_19_fu_6019_p1;

assign grp_fu_6808_p0 = sext_ln1118_17_reg_9782;

assign grp_fu_6808_p1 = sext_ln1118_19_fu_6019_p1;

assign grp_fu_6814_p0 = sext_ln1118_23_fu_6022_p1;

assign grp_fu_6814_p1 = sext_ln1118_22_reg_9812;

assign grp_fu_6820_p0 = sext_ln1118_23_fu_6022_p1;

assign grp_fu_6820_p1 = sext_ln1118_20_reg_9800;

assign grp_fu_6826_p0 = sext_ln1118_27_fu_6025_p1;

assign grp_fu_6826_p1 = sext_ln1118_26_reg_9830;

assign grp_fu_6832_p0 = sext_ln1118_27_fu_6025_p1;

assign grp_fu_6832_p1 = sext_ln1118_24_reg_9818;

assign grp_fu_6838_p0 = sext_ln1118_30_reg_9853;

assign grp_fu_6838_p1 = sext_ln1118_31_fu_6028_p1;

assign grp_fu_6844_p0 = sext_ln1118_28_reg_9841;

assign grp_fu_6844_p1 = sext_ln1118_31_fu_6028_p1;

assign grp_fu_6850_p0 = sext_ln1118_34_reg_9876;

assign grp_fu_6850_p1 = sext_ln1118_35_fu_6031_p1;

assign grp_fu_6856_p0 = sext_ln1118_32_reg_9864;

assign grp_fu_6856_p1 = sext_ln1118_35_fu_6031_p1;

assign grp_fu_6862_p0 = sext_ln1118_38_reg_9899;

assign grp_fu_6862_p1 = sext_ln1118_39_fu_6034_p1;

assign grp_fu_6868_p0 = sext_ln1118_36_reg_9887;

assign grp_fu_6868_p1 = sext_ln1118_39_fu_6034_p1;

assign grp_fu_6874_p0 = sext_ln1118_43_fu_6037_p1;

assign grp_fu_6874_p1 = sext_ln1118_42_reg_9917;

assign grp_fu_6880_p0 = sext_ln1118_43_fu_6037_p1;

assign grp_fu_6880_p1 = sext_ln1118_40_reg_9905;

assign grp_fu_6886_p0 = sext_ln1118_47_fu_6040_p1;

assign grp_fu_6886_p1 = sext_ln1118_46_reg_9935;

assign grp_fu_6892_p0 = sext_ln1118_47_fu_6040_p1;

assign grp_fu_6892_p1 = sext_ln1118_44_reg_9923;

assign grp_fu_6898_p0 = sext_ln1118_51_fu_6043_p1;

assign grp_fu_6898_p1 = sext_ln1118_50_reg_9953;

assign grp_fu_6904_p0 = sext_ln1118_51_fu_6043_p1;

assign grp_fu_6904_p1 = sext_ln1118_48_reg_9941;

assign grp_fu_6910_p0 = sext_ln1118_55_fu_6046_p1;

assign grp_fu_6910_p1 = sext_ln1118_54_reg_9971;

assign grp_fu_6916_p0 = sext_ln1118_55_fu_6046_p1;

assign grp_fu_6916_p1 = sext_ln1118_52_reg_9959;

assign grp_fu_6922_p0 = sext_ln1118_59_fu_6049_p1;

assign grp_fu_6922_p1 = sext_ln1118_58_reg_9989;

assign grp_fu_6928_p0 = sext_ln1118_59_fu_6049_p1;

assign grp_fu_6928_p1 = sext_ln1118_56_reg_9977;

assign grp_fu_6934_p0 = sext_ln1118_63_fu_6052_p1;

assign grp_fu_6934_p1 = sext_ln1118_62_reg_10007;

assign grp_fu_6940_p0 = sext_ln1118_63_fu_6052_p1;

assign grp_fu_6940_p1 = sext_ln1118_60_reg_9995;

assign icmp_ln133_fu_1381_p2 = ((ap_phi_mux_indvar_flatten354_phi_fu_711_p6 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_2183_p2 = ((k_reg_7616 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_3390_p2 = ((add_ln90_2_reg_7978 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_2755_p2 = ((shl_ln301_s_fu_2721_p3 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_3428_p2 = ((shl_ln301_10_reg_8041 == 12'd3072) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_3453_p2 = ((shl_ln301_10_reg_8041 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_2867_p2 = ((shl_ln301_11_fu_2833_p3 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_3511_p2 = ((shl_ln301_12_reg_8105 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_3547_p2 = ((shl_ln301_13_reg_8141 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_3172_p2 = ((shl_ln301_1_fu_3165_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_2413_p2 = ((shl_ln2_fu_2354_p3 == zext_ln135_4_fu_2197_p1) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_4343_p2 = ((shl_ln301_3_reg_8376 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_3238_p2 = ((add_ln90_reg_7854 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_2525_p2 = ((shl_ln90_3_fu_2441_p3 == zext_ln90_5_fu_2465_p1) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_2591_p2 = ((shl_ln90_3_fu_2441_p3 == zext_ln135_3_fu_2194_p1) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_3316_p2 = ((shl_ln301_7_fu_3303_p3 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_3330_p2 = ((shl_ln301_7_fu_3303_p3 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_3354_p2 = ((add_ln90_1_reg_7942 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2348_p2 = ((shl_ln1_fu_2341_p3 == 8'd0) ? 1'b1 : 1'b0);

assign k_fu_2020_p2 = (select_ln135_fu_1767_p3 + 5'd1);

assign mul_ln647_1_fu_2846_p0 = zext_ln135_reg_7622;

assign mul_ln647_1_fu_2846_p2 = (mul_ln647_1_fu_2846_p0 * $signed('hD0));

assign mul_ln647_fu_2734_p0 = zext_ln135_reg_7622;

assign mul_ln647_fu_2734_p2 = (mul_ln647_fu_2734_p0 * $signed('hB0));

assign mul_ln90_1_fu_2157_p0 = zext_ln135_fu_2026_p1;

assign mul_ln90_1_fu_2157_p2 = (mul_ln90_1_fu_2157_p0 * $signed('hD));

assign mul_ln90_fu_2131_p0 = zext_ln135_fu_2026_p1;

assign mul_ln90_fu_2131_p2 = (mul_ln90_fu_2131_p0 * $signed('hB));

assign p_Result_12_10_fu_3527_p3 = {{trunc_ln647_20_reg_8156}, {4'd0}};

assign p_Result_12_1_fu_3433_p3 = {{trunc_ln647_15_reg_8057}, {4'd0}};

assign p_Result_12_2_fu_4878_p3 = {{select_ln135_reg_7429_pp0_iter6_reg}, {5'd0}};

assign p_Result_12_3_fu_4314_p3 = {{trunc_ln647_reg_7833_pp0_iter5_reg}, {4'd0}};

assign p_Result_12_4_fu_3491_p3 = {{trunc_ln647_18_reg_8120}, {4'd0}};

assign p_Result_12_5_fu_4352_p3 = {{trunc_ln647_2_reg_7865_pp0_iter5_reg}, {4'd0}};

assign p_Result_12_6_fu_3261_p3 = {{trunc_ln647_4_reg_7880}, {4'd0}};

assign p_Result_12_7_fu_4384_p3 = {{trunc_ln647_6_reg_7916_pp0_iter5_reg}, {4'd0}};

assign p_Result_12_8_fu_4408_p3 = {{trunc_ln647_8_reg_7611_pp0_iter5_reg}, {7'd0}};

assign p_Result_12_9_fu_4432_p3 = {{trunc_ln647_10_reg_7957_pp0_iter5_reg}, {4'd0}};

assign p_Result_12_s_fu_3370_p3 = {{trunc_ln647_12_reg_7993}, {4'd0}};

assign p_Result_17_1_fu_3150_p4 = {{{{2'd0}, {trunc_ln301_reg_7588_pp0_iter4_reg}}}, {4'd0}};

assign p_Result_17_2_fu_3178_p4 = {{{{1'd0}, {trunc_ln301_reg_7588_pp0_iter4_reg}}}, {5'd0}};

assign p_Val2_15_fu_4516_p1 = $signed(add_ln703_16_reg_8553);

assign p_Val2_16_fu_4519_p1 = $signed(add_ln703_17_reg_8558);

assign p_Val2_24_fu_4522_p1 = $signed(add_ln703_22_reg_8563);

assign p_Val2_25_fu_4525_p1 = $signed(add_ln703_23_reg_8568);

assign p_fftOutData_local_V_superSample_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln708_93_fu_6322_p4}, {trunc_ln708_91_fu_6304_p4}}, {trunc_ln708_89_fu_6286_p4}}, {trunc_ln708_87_fu_6268_p4}}, {trunc_ln708_85_fu_6250_p4}}, {trunc_ln708_83_fu_6232_p4}}, {trunc_ln708_81_fu_6214_p4}}, {trunc_ln708_79_fu_6196_p4}}, {trunc_ln708_77_fu_6178_p4}}, {trunc_ln708_75_fu_6160_p4}}, {trunc_ln708_73_fu_6142_p4}}, {trunc_ln708_71_fu_6124_p4}}, {trunc_ln708_69_fu_6106_p4}}, {trunc_ln708_67_fu_6088_p4}}, {trunc_ln708_65_fu_6070_p4}}, {sext_ln708_2_fu_6058_p1}}, {trunc_ln708_92_fu_6313_p4}}, {trunc_ln708_90_fu_6295_p4}}, {trunc_ln708_88_fu_6277_p4}}, {trunc_ln708_86_fu_6259_p4}}, {trunc_ln708_84_fu_6241_p4}}, {trunc_ln708_82_fu_6223_p4}}, {trunc_ln708_80_fu_6205_p4}}, {trunc_ln708_78_fu_6187_p4}}, {trunc_ln708_76_fu_6169_p4}}, {trunc_ln708_74_fu_6151_p4}}, {trunc_ln708_72_fu_6133_p4}}, {trunc_ln708_70_fu_6115_p4}}, {trunc_ln708_68_fu_6097_p4}}, {trunc_ln708_66_fu_6079_p4}}, {trunc_ln708_64_fu_6061_p4}}, {sext_ln708_fu_6055_p1}};

assign r_V_19_fu_3098_p2 = ($signed(37'd0) - $signed(sext_ln1118_fu_3094_p1));

assign select_ln114_10_fu_3474_p3 = ((tmp_32_reg_7721_pp0_iter4_reg[0:0] === 1'b1) ? sub_ln214_21_fu_3469_p2 : mul_ln647_1_reg_8078);

assign select_ln114_11_fu_3504_p3 = ((tmp_67_reg_8110[0:0] === 1'b1) ? sub_ln214_23_fu_3498_p2 : p_Result_12_4_fu_3491_p3);

assign select_ln114_12_fu_3540_p3 = ((tmp_71_reg_8146[0:0] === 1'b1) ? sub_ln214_25_fu_3534_p2 : p_Result_12_10_fu_3527_p3);

assign select_ln114_1_fu_4338_p3 = ((tmp_2_reg_7600_pp0_iter5_reg[0:0] === 1'b1) ? sub_ln214_4_reg_8382 : shl_ln301_3_reg_8376);

assign select_ln114_2_fu_4365_p3 = ((tmp_3_reg_7860_pp0_iter5_reg[0:0] === 1'b1) ? sub_ln214_5_fu_4359_p2 : p_Result_12_5_fu_4352_p3);

assign select_ln114_3_fu_3274_p3 = ((tmp_5_reg_7870[0:0] === 1'b1) ? sub_ln214_7_fu_3268_p2 : p_Result_12_6_fu_3261_p3);

assign select_ln114_4_fu_4397_p3 = ((tmp_9_reg_7906_pp0_iter5_reg[0:0] === 1'b1) ? sub_ln214_9_fu_4391_p2 : p_Result_12_7_fu_4384_p3);

assign select_ln114_5_fu_4421_p3 = ((tmp_13_reg_7606_pp0_iter5_reg[0:0] === 1'b1) ? sub_ln214_11_fu_4415_p2 : p_Result_12_8_fu_4408_p3);

assign select_ln114_6_fu_4445_p3 = ((tmp_15_reg_7947_pp0_iter5_reg[0:0] === 1'b1) ? sub_ln214_13_fu_4439_p2 : p_Result_12_9_fu_4432_p3);

assign select_ln114_7_fu_3383_p3 = ((tmp_20_reg_7983[0:0] === 1'b1) ? sub_ln214_15_fu_3377_p2 : p_Result_12_s_fu_3370_p3);

assign select_ln114_8_fu_3411_p3 = ((tmp_24_reg_7706_pp0_iter4_reg[0:0] === 1'b1) ? sub_ln214_17_fu_3406_p2 : mul_ln647_reg_8014);

assign select_ln114_9_fu_3446_p3 = ((tmp_28_reg_8047[0:0] === 1'b1) ? sub_ln214_19_fu_3440_p2 : p_Result_12_1_fu_3433_p3);

assign select_ln114_fu_4327_p3 = ((tmp_reg_7827_pp0_iter5_reg[0:0] === 1'b1) ? sub_ln214_2_fu_4321_p2 : p_Result_12_3_fu_4314_p3);

assign select_ln118_1_fu_4959_p3 = ((icmp_ln879_12_reg_8473_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q14);

assign select_ln118_fu_5502_p3 = ((icmp_ln879_7_reg_8418_pp0_iter7_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q26);

assign select_ln123_10_fu_5749_p3 = ((tmp_72_reg_8151_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_20_fu_5745_p1 : sext_ln1265_8_fu_5737_p1);

assign select_ln123_1_fu_5457_p3 = ((tmp_6_reg_7875_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_2_fu_5453_p1 : sext_ln1265_1_fu_5445_p1);

assign select_ln123_2_fu_5884_p3 = ((tmp_10_reg_7911_pp0_iter8_reg[0:0] === 1'b1) ? zext_ln703_4_fu_5880_p1 : sext_ln1265_2_fu_5872_p1);

assign select_ln123_3_fu_5912_p3 = ((tmp_2_reg_7600_pp0_iter8_reg[0:0] === 1'b1) ? zext_ln703_6_fu_5908_p1 : sext_ln118_fu_5900_p1);

assign select_ln123_4_fu_5940_p3 = ((tmp_16_reg_7952_pp0_iter8_reg[0:0] === 1'b1) ? zext_ln703_8_fu_5936_p1 : sext_ln1265_3_fu_5928_p1);

assign select_ln123_5_fu_5559_p3 = ((tmp_21_reg_7988_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_10_fu_5555_p1 : sext_ln1265_4_fu_5547_p1);

assign select_ln123_6_fu_5597_p3 = ((tmp_25_reg_7711_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_12_fu_5593_p1 : sext_ln1265_5_fu_5585_p1);

assign select_ln123_7_fu_5635_p3 = ((tmp_29_reg_8052_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_14_fu_5631_p1 : sext_ln118_1_fu_5623_p1);

assign select_ln123_8_fu_5673_p3 = ((tmp_33_reg_7726_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_16_fu_5669_p1 : sext_ln1265_6_fu_5661_p1);

assign select_ln123_9_fu_5711_p3 = ((tmp_68_reg_8115_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_18_fu_5707_p1 : sext_ln1265_7_fu_5699_p1);

assign select_ln123_fu_5829_p3 = ((tmp_reg_7827_pp0_iter8_reg[0:0] === 1'b1) ? zext_ln703_fu_5825_p1 : sext_ln1265_fu_5817_p1);

assign select_ln132_10_fu_3521_p3 = ((tmp_69_reg_8125[0:0] === 1'b1) ? sub_ln214_24_fu_3516_p2 : trunc_ln647_19_reg_8135);

assign select_ln132_11_fu_3557_p3 = ((tmp_73_reg_8161[0:0] === 1'b1) ? sub_ln214_26_fu_3552_p2 : trunc_ln647_21_reg_8171);

assign select_ln132_1_fu_3253_p3 = ((tmp_4_fu_3230_p3[0:0] === 1'b1) ? sub_ln214_6_fu_3247_p2 : trunc_ln647_3_fu_3243_p1);

assign select_ln132_2_fu_3286_p3 = ((tmp_7_reg_7885[0:0] === 1'b1) ? sub_ln214_8_fu_3281_p2 : trunc_ln647_5_reg_7900);

assign select_ln132_3_fu_3297_p3 = ((tmp_11_reg_7921[0:0] === 1'b1) ? sub_ln214_10_fu_3292_p2 : trunc_ln647_7_reg_7936);

assign select_ln132_4_fu_3346_p3 = ((tmp_14_fu_3322_p3[0:0] === 1'b1) ? sub_ln214_12_fu_3340_p2 : trunc_ln647_9_fu_3336_p1);

assign select_ln132_5_fu_3364_p3 = ((tmp_18_reg_7962[0:0] === 1'b1) ? sub_ln214_14_fu_3359_p2 : trunc_ln647_11_reg_7972);

assign select_ln132_6_fu_3400_p3 = ((tmp_22_reg_7998[0:0] === 1'b1) ? sub_ln214_16_fu_3395_p2 : trunc_ln647_13_reg_8008);

assign select_ln132_7_fu_3422_p3 = ((tmp_26_reg_8020[0:0] === 1'b1) ? sub_ln214_18_fu_3417_p2 : trunc_ln647_14_reg_8035);

assign select_ln132_8_fu_3463_p3 = ((tmp_30_reg_8062[0:0] === 1'b1) ? sub_ln214_20_fu_3458_p2 : trunc_ln647_16_reg_8072);

assign select_ln132_9_fu_3485_p3 = ((tmp_34_reg_8084[0:0] === 1'b1) ? sub_ln214_22_fu_3480_p2 : trunc_ln647_17_reg_8099);

assign select_ln132_fu_3198_p3 = ((tmp_1_reg_7838[0:0] === 1'b1) ? sub_ln214_3_fu_3193_p2 : trunc_ln647_1_reg_7848);

assign select_ln135_10_fu_4973_p3 = ((icmp_ln879_14_reg_8094_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q17);

assign select_ln135_11_fu_4980_p3 = ((icmp_ln879_15_reg_8508_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q19);

assign select_ln135_12_fu_4987_p3 = ((icmp_ln879_16_reg_8523_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q21);

assign select_ln135_1_fu_5398_p3 = ((icmp_ln879_2_reg_7843_pp0_iter7_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_13_reg_9251);

assign select_ln135_2_fu_4898_p3 = ((icmp_ln879_4_reg_8393_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q4);

assign select_ln135_3_fu_4905_p3 = ((icmp_ln879_5_reg_7895_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q6);

assign select_ln135_4_fu_4916_p3 = ((icmp_ln879_6_reg_7931_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q7);

assign select_ln135_5_fu_4927_p3 = ((icmp_ln879_8_reg_8428_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q8);

assign select_ln135_6_fu_4938_p3 = ((icmp_ln879_9_reg_8438_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q9);

assign select_ln135_7_fu_4945_p3 = ((icmp_ln879_10_reg_8453_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q11);

assign select_ln135_8_fu_4952_p3 = ((icmp_ln879_11_reg_8030_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q13);

assign select_ln135_9_fu_4966_p3 = ((icmp_ln879_13_reg_8483_pp0_iter6_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_q15);

assign select_ln135_fu_1767_p3 = ((ap_phi_mux_icmp_ln135356_phi_fu_725_p6[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_k_0355_phi_fu_739_p6);

assign select_ln139_10_fu_5768_p3 = ((tmp_74_reg_8166_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_21_fu_5764_p1 : sext_ln135_10_fu_5756_p1);

assign select_ln139_1_fu_5476_p3 = ((tmp_8_reg_7890_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_3_fu_5472_p1 : sext_ln135_1_fu_5464_p1);

assign select_ln139_2_fu_5495_p3 = ((tmp_12_reg_7926_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_5_fu_5491_p1 : sext_ln135_2_fu_5483_p1);

assign select_ln139_3_fu_5521_p3 = ((tmp_14_reg_8423_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_7_fu_5517_p1 : sext_ln135_3_fu_5509_p1);

assign select_ln139_4_fu_5540_p3 = ((tmp_19_reg_7967_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_9_fu_5536_p1 : sext_ln135_4_fu_5528_p1);

assign select_ln139_5_fu_5578_p3 = ((tmp_23_reg_8003_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_11_fu_5574_p1 : sext_ln135_5_fu_5566_p1);

assign select_ln139_6_fu_5616_p3 = ((tmp_27_reg_8025_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_13_fu_5612_p1 : sext_ln135_6_fu_5604_p1);

assign select_ln139_7_fu_5654_p3 = ((tmp_31_reg_8067_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_15_fu_5650_p1 : sext_ln135_7_fu_5642_p1);

assign select_ln139_8_fu_5692_p3 = ((tmp_35_reg_8089_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_17_fu_5688_p1 : sext_ln135_8_fu_5680_p1);

assign select_ln139_9_fu_5730_p3 = ((tmp_70_reg_8130_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_19_fu_5726_p1 : sext_ln135_9_fu_5718_p1);

assign select_ln139_fu_5438_p3 = ((tmp_4_reg_8388_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln703_1_fu_5434_p1 : sext_ln135_fu_5426_p1);

assign select_ln703_1_fu_5391_p3 = ((icmp_ln879_1_reg_8361_pp0_iter7_reg[0:0] === 1'b1) ? 15'd16384 : sub_ln703_fu_5386_p2);

assign select_ln703_2_fu_5419_p3 = ((icmp_ln879_3_reg_8795_pp0_iter7_reg[0:0] === 1'b1) ? 15'd16384 : sub_ln703_4_fu_5414_p2);

assign select_ln703_fu_5379_p3 = ((icmp_ln879_reg_7822_pp0_iter7_reg[0:0] === 1'b1) ? 15'd16384 : sub_ln703_1_fu_5374_p2);

assign sext_ln1116_18_fu_2107_p1 = $signed(add_ln703_88_reg_7533);

assign sext_ln1116_19_fu_2119_p1 = $signed(add_ln703_70_reg_7511);

assign sext_ln1118_10_fu_6010_p1 = $signed(twiddleObj_twiddleTa_3_reg_9713);

assign sext_ln1118_11_fu_5811_p1 = $signed(add_ln703_148_reg_9469);

assign sext_ln1118_12_fu_5814_p1 = twiddleObj_twiddleTa_7_reg_9559;

assign sext_ln1118_13_fu_6013_p1 = $signed(add_ln703_149_reg_9474_pp0_iter9_reg);

assign sext_ln1118_14_fu_5836_p1 = add_ln703_172_reg_9509;

assign sext_ln1118_15_fu_5842_p1 = add_ln703_173_reg_9514;

assign sext_ln1118_16_fu_6016_p1 = $signed(select_ln123_reg_9754);

assign sext_ln1118_17_fu_5845_p1 = add_ln703_106_reg_9399;

assign sext_ln1118_18_fu_5851_p1 = add_ln703_107_reg_9404;

assign sext_ln1118_19_fu_6019_p1 = $signed(twiddleObj_twiddleTa_15_reg_9777);

assign sext_ln1118_1_fu_3747_p1 = $signed(shl_ln1118_24_fu_3740_p3);

assign sext_ln1118_20_fu_5854_p1 = select_ln139_reg_9595;

assign sext_ln1118_21_fu_5857_p1 = $signed(add_ln703_130_reg_9444);

assign sext_ln1118_22_fu_5860_p1 = twiddleObj_twiddleTa_19_reg_9590;

assign sext_ln1118_23_fu_6022_p1 = $signed(add_ln703_131_reg_9703);

assign sext_ln1118_24_fu_5863_p1 = select_ln139_1_reg_9605;

assign sext_ln1118_25_fu_5866_p1 = $signed(add_ln703_154_reg_9479);

assign sext_ln1118_26_fu_5869_p1 = select_ln123_1_reg_9600;

assign sext_ln1118_27_fu_6025_p1 = $signed(add_ln703_155_reg_9484_pp0_iter9_reg);

assign sext_ln1118_28_fu_5891_p1 = add_ln703_178_reg_9519;

assign sext_ln1118_29_fu_5894_p1 = $signed(select_ln139_2_reg_9616);

assign sext_ln1118_2_fu_3764_p1 = $signed(shl_ln1118_25_fu_3757_p3);

assign sext_ln1118_30_fu_5897_p1 = add_ln703_179_reg_9524;

assign sext_ln1118_31_fu_6028_p1 = $signed(select_ln123_2_reg_9836);

assign sext_ln1118_32_fu_5919_p1 = add_ln703_112_reg_9409;

assign sext_ln1118_33_fu_5922_p1 = $signed(select_ln139_3_reg_9627);

assign sext_ln1118_34_fu_5925_p1 = add_ln703_113_reg_9414;

assign sext_ln1118_35_fu_6031_p1 = $signed(select_ln123_3_reg_9859);

assign sext_ln1118_36_fu_5947_p1 = add_ln703_136_reg_9449;

assign sext_ln1118_37_fu_5950_p1 = $signed(select_ln139_4_reg_9638);

assign sext_ln1118_38_fu_5953_p1 = add_ln703_137_reg_9454;

assign sext_ln1118_39_fu_6034_p1 = $signed(select_ln123_4_reg_9882);

assign sext_ln1118_3_fu_3791_p1 = $signed(shl_ln1118_26_fu_3784_p3);

assign sext_ln1118_40_fu_5956_p1 = select_ln139_5_reg_9648;

assign sext_ln1118_41_fu_5959_p1 = $signed(add_ln703_160_reg_9489);

assign sext_ln1118_42_fu_5962_p1 = select_ln123_5_reg_9643;

assign sext_ln1118_43_fu_6037_p1 = $signed(add_ln703_161_reg_9494_pp0_iter9_reg);

assign sext_ln1118_44_fu_5965_p1 = select_ln139_6_reg_9658;

assign sext_ln1118_45_fu_5968_p1 = $signed(add_ln703_184_reg_9529);

assign sext_ln1118_46_fu_5971_p1 = select_ln123_6_reg_9653;

assign sext_ln1118_47_fu_6040_p1 = $signed(add_ln703_185_reg_9534_pp0_iter9_reg);

assign sext_ln1118_48_fu_5974_p1 = select_ln139_7_reg_9668;

assign sext_ln1118_49_fu_5977_p1 = $signed(add_ln703_118_reg_9419);

assign sext_ln1118_4_fu_3818_p1 = $signed(shl_ln1118_27_fu_3811_p3);

assign sext_ln1118_50_fu_5980_p1 = select_ln123_7_reg_9663;

assign sext_ln1118_51_fu_6043_p1 = $signed(add_ln703_119_reg_9424_pp0_iter9_reg);

assign sext_ln1118_52_fu_5983_p1 = select_ln139_8_reg_9678;

assign sext_ln1118_53_fu_5986_p1 = $signed(add_ln703_142_reg_9464);

assign sext_ln1118_54_fu_5989_p1 = select_ln123_8_reg_9673;

assign sext_ln1118_55_fu_6046_p1 = $signed(add_ln703_143_reg_9708);

assign sext_ln1118_56_fu_5992_p1 = select_ln139_9_reg_9688;

assign sext_ln1118_57_fu_5995_p1 = $signed(add_ln703_166_reg_9499);

assign sext_ln1118_58_fu_5998_p1 = select_ln123_9_reg_9683;

assign sext_ln1118_59_fu_6049_p1 = $signed(add_ln703_167_reg_9504_pp0_iter9_reg);

assign sext_ln1118_5_fu_3845_p1 = $signed(shl_ln1118_28_fu_3838_p3);

assign sext_ln1118_60_fu_6001_p1 = select_ln139_10_reg_9698;

assign sext_ln1118_61_fu_6004_p1 = $signed(add_ln703_190_reg_9539);

assign sext_ln1118_62_fu_6007_p1 = select_ln123_10_reg_9693;

assign sext_ln1118_63_fu_6052_p1 = $signed(add_ln703_191_reg_9544_pp0_iter9_reg);

assign sext_ln1118_6_fu_3882_p1 = $signed(shl_ln1118_29_fu_3875_p3);

assign sext_ln1118_7_fu_4065_p1 = $signed(tmp_94_fu_4058_p3);

assign sext_ln1118_8_fu_5799_p1 = add_ln703_124_reg_9429;

assign sext_ln1118_9_fu_5805_p1 = add_ln703_125_reg_9434;

assign sext_ln1118_fu_3094_p1 = $signed(shl_ln1118_23_fu_3087_p3);

assign sext_ln118_1_fu_5623_p1 = select_ln118_1_reg_9341;

assign sext_ln118_fu_5900_p1 = select_ln118_reg_9621;

assign sext_ln1193_6_fu_2110_p1 = $signed(add_ln703_89_reg_7538);

assign sext_ln1193_8_fu_2122_p1 = $signed(add_ln703_71_reg_7516);

assign sext_ln1265_1_fu_5445_p1 = twiddleObj_twiddleTa_23_reg_9272;

assign sext_ln1265_2_fu_5872_p1 = twiddleObj_twiddleTa_27_reg_9610;

assign sext_ln1265_3_fu_5928_p1 = twiddleObj_twiddleTa_35_reg_9632;

assign sext_ln1265_4_fu_5547_p1 = twiddleObj_twiddleTa_39_reg_9317;

assign sext_ln1265_5_fu_5585_p1 = twiddleObj_twiddleTa_43_reg_9329;

assign sext_ln1265_6_fu_5661_p1 = twiddleObj_twiddleTa_51_reg_9353;

assign sext_ln1265_7_fu_5699_p1 = twiddleObj_twiddleTa_55_reg_9365;

assign sext_ln1265_8_fu_5737_p1 = twiddleObj_twiddleTa_59_reg_9377;

assign sext_ln1265_fu_5817_p1 = twiddleObj_twiddleTa_11_reg_9569;

assign sext_ln135_10_fu_5756_p1 = select_ln135_12_reg_9383;

assign sext_ln135_1_fu_5464_p1 = select_ln135_3_reg_9278;

assign sext_ln135_2_fu_5483_p1 = select_ln135_4_reg_9289;

assign sext_ln135_3_fu_5509_p1 = select_ln135_5_reg_9300;

assign sext_ln135_4_fu_5528_p1 = select_ln135_6_reg_9311;

assign sext_ln135_5_fu_5566_p1 = select_ln135_7_reg_9323;

assign sext_ln135_6_fu_5604_p1 = select_ln135_8_reg_9335;

assign sext_ln135_7_fu_5642_p1 = select_ln135_9_reg_9347;

assign sext_ln135_8_fu_5680_p1 = select_ln135_10_reg_9359;

assign sext_ln135_9_fu_5718_p1 = select_ln135_11_reg_9371;

assign sext_ln135_fu_5426_p1 = select_ln135_2_reg_9266;

assign sext_ln301_fu_2383_p1 = $signed(shl_ln301_2_fu_2375_p3);

assign sext_ln703_100_fu_5121_p1 = $signed(add_ln703_128_reg_9031);

assign sext_ln703_101_fu_5778_p1 = $signed(add_ln703_129_reg_9439);

assign sext_ln703_102_fu_5130_p1 = $signed(add_ln703_132_reg_9036);

assign sext_ln703_103_fu_5133_p1 = $signed(add_ln703_133_reg_9041);

assign sext_ln703_104_fu_5136_p1 = $signed(add_ln703_134_reg_9046);

assign sext_ln703_105_fu_5139_p1 = $signed(add_ln703_135_reg_9051);

assign sext_ln703_106_fu_5154_p1 = $signed(add_ln703_138_reg_9056);

assign sext_ln703_107_fu_5787_p1 = $signed(add_ln703_139_reg_9061_pp0_iter8_reg);

assign sext_ln703_108_fu_5161_p1 = $signed(add_ln703_140_reg_9066);

assign sext_ln703_109_fu_5790_p1 = $signed(add_ln703_141_reg_9459);

assign sext_ln703_10_fu_3596_p1 = $signed(add_ln703_9_reg_8212);

assign sext_ln703_110_fu_5170_p1 = $signed(add_ln703_144_reg_9071);

assign sext_ln703_111_fu_5173_p1 = $signed(add_ln703_145_reg_9076);

assign sext_ln703_112_fu_5176_p1 = $signed(add_ln703_146_reg_9081);

assign sext_ln703_113_fu_5179_p1 = $signed(add_ln703_147_reg_9086);

assign sext_ln703_114_fu_5194_p1 = $signed(add_ln703_150_reg_9091);

assign sext_ln703_115_fu_5197_p1 = $signed(add_ln703_151_reg_9096);

assign sext_ln703_116_fu_5200_p1 = $signed(add_ln703_152_reg_9101);

assign sext_ln703_117_fu_5203_p1 = $signed(add_ln703_153_reg_9106);

assign sext_ln703_118_fu_5218_p1 = $signed(add_ln703_156_reg_9111);

assign sext_ln703_119_fu_5221_p1 = $signed(add_ln703_157_reg_9116);

assign sext_ln703_11_fu_4513_p1 = $signed(add_ln703_11_reg_8548);

assign sext_ln703_120_fu_5224_p1 = $signed(add_ln703_158_reg_9121);

assign sext_ln703_121_fu_5227_p1 = $signed(add_ln703_159_reg_9126);

assign sext_ln703_122_fu_5242_p1 = $signed(add_ln703_162_reg_9131);

assign sext_ln703_123_fu_5245_p1 = $signed(add_ln703_163_reg_9136);

assign sext_ln703_124_fu_5248_p1 = $signed(add_ln703_164_reg_9141);

assign sext_ln703_125_fu_5251_p1 = $signed(add_ln703_165_reg_9146);

assign sext_ln703_126_fu_5266_p1 = $signed(add_ln703_168_reg_9151);

assign sext_ln703_127_fu_5269_p1 = $signed(add_ln703_169_reg_9156);

assign sext_ln703_128_fu_5272_p1 = $signed(add_ln703_170_reg_9161);

assign sext_ln703_129_fu_5275_p1 = $signed(add_ln703_171_reg_9166);

assign sext_ln703_12_fu_3611_p1 = $signed(add_ln703_12_reg_8217);

assign sext_ln703_130_fu_5290_p1 = $signed(add_ln703_174_reg_9171);

assign sext_ln703_131_fu_5293_p1 = $signed(add_ln703_175_reg_9176);

assign sext_ln703_132_fu_5296_p1 = $signed(add_ln703_176_reg_9181);

assign sext_ln703_133_fu_5299_p1 = $signed(add_ln703_177_reg_9186);

assign sext_ln703_134_fu_5314_p1 = $signed(add_ln703_180_reg_9191);

assign sext_ln703_135_fu_5317_p1 = $signed(add_ln703_181_reg_9196);

assign sext_ln703_136_fu_5320_p1 = $signed(add_ln703_182_reg_9201);

assign sext_ln703_137_fu_5323_p1 = $signed(add_ln703_183_reg_9206);

assign sext_ln703_138_fu_5338_p1 = $signed(add_ln703_186_reg_9211);

assign sext_ln703_139_fu_5341_p1 = $signed(add_ln703_187_reg_9216);

assign sext_ln703_13_fu_3614_p1 = $signed(add_ln703_13_reg_8222);

assign sext_ln703_140_fu_5344_p1 = $signed(add_ln703_188_reg_9221);

assign sext_ln703_141_fu_5347_p1 = $signed(add_ln703_189_reg_9226);

assign sext_ln703_14_fu_3617_p1 = $signed(add_ln703_14_reg_8227);

assign sext_ln703_15_fu_3620_p1 = $signed(add_ln703_15_reg_8232);

assign sext_ln703_18_fu_3635_p1 = $signed(add_ln703_18_reg_8237);

assign sext_ln703_19_fu_3638_p1 = $signed(add_ln703_19_reg_8242);

assign sext_ln703_1_fu_4510_p1 = $signed(add_ln703_10_reg_8543);

assign sext_ln703_20_fu_3641_p1 = $signed(add_ln703_20_reg_8247);

assign sext_ln703_21_fu_3644_p1 = $signed(add_ln703_21_reg_8252);

assign sext_ln703_24_fu_1775_p1 = $signed(add_ln703_24_reg_7259);

assign sext_ln703_25_fu_1778_p1 = $signed(add_ln703_25_reg_7264);

assign sext_ln703_26_fu_1781_p1 = $signed(add_ln703_26_reg_7269);

assign sext_ln703_27_fu_1784_p1 = $signed(add_ln703_27_reg_7274);

assign sext_ln703_28_fu_4528_p1 = add_ln703_28_reg_7441_pp0_iter6_reg;

assign sext_ln703_29_fu_4531_p1 = add_ln703_29_reg_7447_pp0_iter6_reg;

assign sext_ln703_2_fu_3566_p1 = $signed(add_ln703_1_reg_8182);

assign sext_ln703_30_fu_1407_p1 = $signed(add_ln703_30_reg_7182);

assign sext_ln703_31_fu_1410_p1 = $signed(add_ln703_31_fu_1403_p2);

assign sext_ln703_32_fu_1422_p1 = $signed(add_ln703_32_fu_1414_p2);

assign sext_ln703_33_fu_1426_p1 = $signed(add_ln703_33_fu_1418_p2);

assign sext_ln703_34_fu_1799_p1 = $signed(add_ln703_36_reg_7291);

assign sext_ln703_35_fu_1450_p1 = $signed(add_ln703_37_fu_1446_p2);

assign sext_ln703_36_fu_1802_p1 = $signed(add_ln703_38_reg_7296);

assign sext_ln703_37_fu_1462_p1 = $signed(add_ln703_39_fu_1458_p2);

assign sext_ln703_38_fu_1476_p1 = $signed(add_ln703_42_fu_1472_p2);

assign sext_ln703_39_fu_1480_p1 = $signed(add_ln703_43_reg_7199);

assign sext_ln703_3_fu_3569_p1 = $signed(add_ln703_2_reg_8187);

assign sext_ln703_40_fu_1491_p1 = $signed(add_ln703_44_fu_1483_p2);

assign sext_ln703_41_fu_1495_p1 = $signed(add_ln703_45_fu_1487_p2);

assign sext_ln703_42_fu_2029_p1 = $signed(add_ln703_48_reg_7459);

assign sext_ln703_43_fu_2032_p1 = $signed(add_ln703_49_reg_7464);

assign sext_ln703_44_fu_2035_p1 = $signed(add_ln703_50_reg_7469);

assign sext_ln703_45_fu_2038_p1 = $signed(add_ln703_51_reg_7474);

assign sext_ln703_46_fu_4534_p1 = add_ln703_52_reg_7628_pp0_iter6_reg;

assign sext_ln703_47_fu_4537_p1 = add_ln703_53_reg_7634_pp0_iter6_reg;

assign sext_ln703_48_fu_1831_p1 = $signed(add_ln703_54_reg_7343);

assign sext_ln703_49_fu_1834_p1 = $signed(add_ln703_55_fu_1827_p2);

assign sext_ln703_4_fu_3572_p1 = $signed(add_ln703_3_reg_8192);

assign sext_ln703_50_fu_1846_p1 = $signed(add_ln703_56_fu_1838_p2);

assign sext_ln703_51_fu_1850_p1 = $signed(add_ln703_57_fu_1842_p2);

assign sext_ln703_52_fu_2053_p1 = $signed(add_ln703_60_reg_7491);

assign sext_ln703_53_fu_2056_p1 = $signed(add_ln703_61_reg_7496);

assign sext_ln703_54_fu_2059_p1 = $signed(add_ln703_62_reg_7501);

assign sext_ln703_55_fu_2062_p1 = $signed(add_ln703_63_reg_7506);

assign sext_ln703_56_fu_1886_p1 = $signed(add_ln703_66_fu_1882_p2);

assign sext_ln703_57_fu_1890_p1 = $signed(add_ln703_67_reg_7360);

assign sext_ln703_58_fu_1901_p1 = $signed(add_ln703_68_fu_1893_p2);

assign sext_ln703_59_fu_1905_p1 = $signed(add_ln703_69_fu_1897_p2);

assign sext_ln703_5_fu_4504_p1 = $signed(add_ln703_4_reg_8533);

assign sext_ln703_60_fu_1921_p1 = $signed(add_ln703_72_reg_7365);

assign sext_ln703_61_fu_1924_p1 = $signed(add_ln703_73_reg_7370);

assign sext_ln703_62_fu_1927_p1 = $signed(add_ln703_74_reg_7375);

assign sext_ln703_63_fu_1930_p1 = $signed(add_ln703_75_reg_7380);

assign sext_ln703_64_fu_4540_p1 = add_ln703_76_reg_7521_pp0_iter6_reg;

assign sext_ln703_65_fu_4543_p1 = add_ln703_77_reg_7527_pp0_iter6_reg;

assign sext_ln703_66_fu_1677_p1 = $signed(add_ln703_78_reg_7228);

assign sext_ln703_67_fu_1680_p1 = $signed(add_ln703_79_fu_1673_p2);

assign sext_ln703_68_fu_1692_p1 = $signed(add_ln703_80_fu_1684_p2);

assign sext_ln703_69_fu_1696_p1 = $signed(add_ln703_81_fu_1688_p2);

assign sext_ln703_6_fu_4507_p1 = $signed(add_ln703_5_reg_8538);

assign sext_ln703_70_fu_1945_p1 = $signed(add_ln703_84_reg_7397);

assign sext_ln703_71_fu_1948_p1 = $signed(add_ln703_85_reg_7402);

assign sext_ln703_72_fu_1951_p1 = $signed(add_ln703_86_reg_7407);

assign sext_ln703_73_fu_1954_p1 = $signed(add_ln703_87_reg_7412);

assign sext_ln703_74_fu_1732_p1 = $signed(add_ln703_90_fu_1728_p2);

assign sext_ln703_75_fu_1736_p1 = $signed(add_ln703_91_reg_7245);

assign sext_ln703_76_fu_1747_p1 = $signed(add_ln703_92_fu_1739_p2);

assign sext_ln703_77_fu_1751_p1 = $signed(add_ln703_93_fu_1743_p2);

assign sext_ln703_78_fu_4994_p1 = $signed(add_ln703_96_reg_8915);

assign sext_ln703_79_fu_4997_p1 = $signed(add_ln703_97_reg_8920);

assign sext_ln703_7_fu_3587_p1 = $signed(add_ln703_6_reg_8197);

assign sext_ln703_80_fu_5000_p1 = $signed(add_ln703_98_reg_8925);

assign sext_ln703_81_fu_5003_p1 = $signed(add_ln703_99_reg_8930);

assign sext_ln703_82_fu_5018_p1 = $signed(add_ln703_102_reg_8935);

assign sext_ln703_83_fu_5021_p1 = $signed(add_ln703_103_reg_8940);

assign sext_ln703_84_fu_5024_p1 = $signed(add_ln703_104_reg_8945);

assign sext_ln703_85_fu_5027_p1 = $signed(add_ln703_105_reg_8950);

assign sext_ln703_86_fu_5042_p1 = $signed(add_ln703_108_reg_8955);

assign sext_ln703_87_fu_5045_p1 = $signed(add_ln703_109_reg_8960);

assign sext_ln703_88_fu_5048_p1 = $signed(add_ln703_110_reg_8965);

assign sext_ln703_89_fu_5051_p1 = $signed(add_ln703_111_reg_8970);

assign sext_ln703_8_fu_3590_p1 = $signed(add_ln703_7_reg_8202);

assign sext_ln703_90_fu_5066_p1 = $signed(add_ln703_114_reg_8975);

assign sext_ln703_91_fu_5069_p1 = $signed(add_ln703_115_reg_8980);

assign sext_ln703_92_fu_5072_p1 = $signed(add_ln703_116_reg_8985);

assign sext_ln703_93_fu_5075_p1 = $signed(add_ln703_117_reg_8990);

assign sext_ln703_94_fu_5090_p1 = $signed(add_ln703_120_reg_8995);

assign sext_ln703_95_fu_5093_p1 = $signed(add_ln703_121_reg_9000);

assign sext_ln703_96_fu_5096_p1 = $signed(add_ln703_122_reg_9005);

assign sext_ln703_97_fu_5099_p1 = $signed(add_ln703_123_reg_9010);

assign sext_ln703_98_fu_5114_p1 = $signed(add_ln703_126_reg_9021);

assign sext_ln703_99_fu_5775_p1 = $signed(add_ln703_127_reg_9026_pp0_iter8_reg);

assign sext_ln703_9_fu_3593_p1 = $signed(add_ln703_8_reg_8207);

assign sext_ln703_fu_3563_p1 = $signed(add_ln703_reg_8177);

assign sext_ln708_1_fu_4555_p1 = add_ln703_65_reg_7645_pp0_iter6_reg;

assign sext_ln708_2_fu_6058_p1 = $signed(add_ln703_101_reg_9394_pp0_iter12_reg);

assign sext_ln708_fu_6055_p1 = $signed(add_ln703_100_reg_9389_pp0_iter12_reg);

assign shl_ln1118_10_fu_1189_p3 = {{tmp_61_fu_1003_p4}, {14'd0}};

assign shl_ln1118_11_fu_1511_p3 = {{tmp_48_reg_7037}, {14'd0}};

assign shl_ln1118_12_fu_1524_p3 = {{tmp_47_reg_7030}, {14'd0}};

assign shl_ln1118_13_fu_1547_p3 = {{tmp_55_reg_7080}, {14'd0}};

assign shl_ln1118_14_fu_1570_p3 = {{tmp_56_reg_7087}, {14'd0}};

assign shl_ln1118_15_fu_1593_p3 = {{tmp_64_reg_7139}, {14'd0}};

assign shl_ln1118_16_fu_1630_p3 = {{tmp_63_reg_7132}, {14'd0}};

assign shl_ln1118_17_fu_1219_p3 = {{tmp_50_fu_893_p4}, {14'd0}};

assign shl_ln1118_18_fu_1233_p3 = {{tmp_49_fu_883_p4}, {14'd0}};

assign shl_ln1118_19_fu_1257_p3 = {{tmp_57_fu_963_p4}, {14'd0}};

assign shl_ln1118_1_fu_2236_p3 = {{tmp_51_reg_7054_pp0_iter3_reg}, {14'd0}};

assign shl_ln1118_20_fu_1281_p3 = {{tmp_58_fu_973_p4}, {14'd0}};

assign shl_ln1118_21_fu_1305_p3 = {{tmp_66_fu_1053_p4}, {14'd0}};

assign shl_ln1118_22_fu_1345_p3 = {{tmp_65_fu_1043_p4}, {14'd0}};

assign shl_ln1118_23_fu_3087_p3 = {{add_ln703_64_reg_7640_pp0_iter4_reg}, {14'd0}};

assign shl_ln1118_24_fu_3740_p3 = {{add_ln703_29_reg_7447_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_25_fu_3757_p3 = {{add_ln703_28_reg_7441_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_26_fu_3784_p3 = {{add_ln703_52_reg_7628_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_27_fu_3811_p3 = {{add_ln703_53_reg_7634_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_28_fu_3838_p3 = {{add_ln703_77_reg_7527_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_29_fu_3875_p3 = {{add_ln703_76_reg_7521_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_2_fu_2259_p3 = {{tmp_52_reg_7061_pp0_iter3_reg}, {14'd0}};

assign shl_ln1118_30_fu_3902_p3 = {{trunc_ln708_24_fu_3668_p4}, {14'd0}};

assign shl_ln1118_31_fu_3916_p3 = {{trunc_ln708_23_fu_3659_p4}, {14'd0}};

assign shl_ln1118_32_fu_3940_p3 = {{trunc_ln708_25_reg_8267}, {14'd0}};

assign shl_ln1118_33_fu_4661_p3 = {{trunc_ln708_26_fu_4546_p4}, {14'd0}};

assign shl_ln1118_34_fu_3963_p3 = {{trunc_ln708_28_fu_3686_p4}, {14'd0}};

assign shl_ln1118_35_fu_3997_p3 = {{trunc_ln708_27_fu_3677_p4}, {14'd0}};

assign shl_ln1118_36_fu_4021_p3 = {{trunc_ln708_30_fu_3695_p4}, {14'd0}};

assign shl_ln1118_37_fu_4035_p3 = {{trunc_ln708_29_reg_8289}, {14'd0}};

assign shl_ln1118_38_fu_4085_p3 = {{trunc_ln708_31_reg_8301}, {14'd0}};

assign shl_ln1118_39_fu_4108_p3 = {{trunc_ln708_33_reg_8315}, {14'd0}};

assign shl_ln1118_3_fu_2282_p3 = {{tmp_60_reg_7113_pp0_iter3_reg}, {14'd0}};

assign shl_ln1118_40_fu_4141_p3 = {{trunc_ln708_32_reg_8308}, {14'd0}};

assign shl_ln1118_41_fu_4164_p3 = {{trunc_ln708_35_fu_3713_p4}, {14'd0}};

assign shl_ln1118_42_fu_4178_p3 = {{trunc_ln708_34_fu_3704_p4}, {14'd0}};

assign shl_ln1118_43_fu_4202_p3 = {{trunc_ln708_36_reg_8332}, {14'd0}};

assign shl_ln1118_44_fu_4225_p3 = {{trunc_ln708_37_reg_8339}, {14'd0}};

assign shl_ln1118_45_fu_4248_p3 = {{trunc_ln708_39_fu_3731_p4}, {14'd0}};

assign shl_ln1118_46_fu_4282_p3 = {{trunc_ln708_38_fu_3722_p4}, {14'd0}};

assign shl_ln1118_4_fu_2315_p3 = {{tmp_59_reg_7106_pp0_iter3_reg}, {14'd0}};

assign shl_ln1118_5_fu_1063_p3 = {{tmp_46_fu_853_p4}, {14'd0}};

assign shl_ln1118_6_fu_1077_p3 = {{tmp_45_fu_843_p4}, {14'd0}};

assign shl_ln1118_7_fu_1101_p3 = {{tmp_53_fu_923_p4}, {14'd0}};

assign shl_ln1118_8_fu_1125_p3 = {{tmp_54_fu_933_p4}, {14'd0}};

assign shl_ln1118_9_fu_1149_p3 = {{tmp_62_fu_1013_p4}, {14'd0}};

assign shl_ln1118_s_fu_2213_p3 = {{tmp_43_reg_7006_pp0_iter3_reg}, {14'd0}};

assign shl_ln1_fu_2341_p3 = {{trunc_ln301_reg_7588_pp0_iter3_reg}, {4'd0}};

assign shl_ln2_fu_2354_p3 = {{trunc_ln301_reg_7588_pp0_iter3_reg}, {2'd0}};

assign shl_ln301_10_fu_2779_p3 = {{trunc_ln301_2_fu_2775_p1}, {4'd0}};

assign shl_ln301_11_fu_2833_p3 = {{trunc_ln301_3_reg_7716}, {4'd0}};

assign shl_ln301_12_fu_2887_p3 = {{trunc_ln301_4_fu_2883_p1}, {4'd0}};

assign shl_ln301_13_fu_2951_p3 = {{trunc_ln301_5_fu_2947_p1}, {4'd0}};

assign shl_ln301_1_fu_3165_p3 = {{trunc_ln301_reg_7588_pp0_iter4_reg}, {5'd0}};

assign shl_ln301_2_fu_2375_p3 = {{sub_ln90_fu_2369_p2}, {4'd0}};

assign shl_ln301_3_fu_3204_p3 = {{trunc_ln301_reg_7588_pp0_iter4_reg}, {6'd0}};

assign shl_ln301_4_fu_3217_p3 = {{add_ln90_reg_7854}, {4'd0}};

assign shl_ln301_5_fu_2475_p3 = {{sub_ln90_1_fu_2469_p2}, {4'd0}};

assign shl_ln301_6_fu_2541_p3 = {{sub_ln90_2_fu_2535_p2}, {4'd0}};

assign shl_ln301_7_fu_3303_p3 = {{trunc_ln301_reg_7588_pp0_iter4_reg}, {7'd0}};

assign shl_ln301_8_fu_2607_p3 = {{add_ln90_1_fu_2601_p2}, {4'd0}};

assign shl_ln301_9_fu_2667_p3 = {{add_ln90_2_fu_2661_p2}, {4'd0}};

assign shl_ln301_s_fu_2721_p3 = {{trunc_ln301_1_reg_7701}, {4'd0}};

assign shl_ln90_3_fu_2441_p3 = {{trunc_ln301_reg_7588_pp0_iter3_reg}, {3'd0}};

assign shl_ln90_fu_2452_p2 = select_ln135_reg_7429_pp0_iter3_reg << 5'd1;

assign shl_ln_fu_2200_p3 = {{tmp_44_reg_7013_pp0_iter3_reg}, {14'd0}};

assign sub_ln1118_10_fu_1518_p2 = (35'd0 - shl_ln1118_11_fu_1511_p3);

assign sub_ln1118_11_fu_1531_p2 = (35'd0 - shl_ln1118_12_fu_1524_p3);

assign sub_ln1118_12_fu_1554_p2 = (35'd0 - shl_ln1118_13_fu_1547_p3);

assign sub_ln1118_13_fu_1577_p2 = (35'd0 - shl_ln1118_14_fu_1570_p3);

assign sub_ln1118_14_fu_1637_p2 = (35'd0 - shl_ln1118_16_fu_1630_p3);

assign sub_ln1118_15_fu_1227_p2 = (35'd0 - shl_ln1118_17_fu_1219_p3);

assign sub_ln1118_16_fu_1241_p2 = (35'd0 - shl_ln1118_18_fu_1233_p3);

assign sub_ln1118_17_fu_1265_p2 = (35'd0 - shl_ln1118_19_fu_1257_p3);

assign sub_ln1118_18_fu_1289_p2 = (35'd0 - shl_ln1118_20_fu_1281_p3);

assign sub_ln1118_19_fu_1353_p2 = (35'd0 - shl_ln1118_22_fu_1345_p3);

assign sub_ln1118_1_fu_2220_p2 = (35'd0 - shl_ln1118_s_fu_2213_p3);

assign sub_ln1118_21_fu_3751_p2 = ($signed(37'd0) - $signed(sext_ln1118_1_fu_3747_p1));

assign sub_ln1118_22_fu_3768_p2 = ($signed(37'd0) - $signed(sext_ln1118_2_fu_3764_p1));

assign sub_ln1118_23_fu_3795_p2 = ($signed(37'd0) - $signed(sext_ln1118_3_fu_3791_p1));

assign sub_ln1118_24_fu_3822_p2 = ($signed(37'd0) - $signed(sext_ln1118_4_fu_3818_p1));

assign sub_ln1118_25_fu_3886_p2 = ($signed(37'd0) - $signed(sext_ln1118_6_fu_3882_p1));

assign sub_ln1118_26_fu_3910_p2 = (37'd0 - shl_ln1118_30_fu_3902_p3);

assign sub_ln1118_27_fu_3924_p2 = (37'd0 - shl_ln1118_31_fu_3916_p3);

assign sub_ln1118_28_fu_3947_p2 = (37'd0 - shl_ln1118_32_fu_3940_p3);

assign sub_ln1118_29_fu_4669_p2 = (37'd0 - shl_ln1118_33_fu_4661_p3);

assign sub_ln1118_2_fu_2243_p2 = (35'd0 - shl_ln1118_1_fu_2236_p3);

assign sub_ln1118_30_fu_4005_p2 = (37'd0 - shl_ln1118_35_fu_3997_p3);

assign sub_ln1118_31_fu_4029_p2 = (37'd0 - shl_ln1118_36_fu_4021_p3);

assign sub_ln1118_32_fu_4042_p2 = (37'd0 - shl_ln1118_37_fu_4035_p3);

assign sub_ln1118_33_fu_4069_p2 = ($signed(37'd0) - $signed(sext_ln1118_7_fu_4065_p1));

assign sub_ln1118_34_fu_4092_p2 = (37'd0 - shl_ln1118_38_fu_4085_p3);

assign sub_ln1118_35_fu_4148_p2 = (37'd0 - shl_ln1118_40_fu_4141_p3);

assign sub_ln1118_36_fu_4172_p2 = (37'd0 - shl_ln1118_41_fu_4164_p3);

assign sub_ln1118_37_fu_4186_p2 = (37'd0 - shl_ln1118_42_fu_4178_p3);

assign sub_ln1118_38_fu_4209_p2 = (37'd0 - shl_ln1118_43_fu_4202_p3);

assign sub_ln1118_39_fu_4232_p2 = (37'd0 - shl_ln1118_44_fu_4225_p3);

assign sub_ln1118_3_fu_2266_p2 = (35'd0 - shl_ln1118_2_fu_2259_p3);

assign sub_ln1118_40_fu_4290_p2 = (37'd0 - shl_ln1118_46_fu_4282_p3);

assign sub_ln1118_4_fu_2322_p2 = (35'd0 - shl_ln1118_4_fu_2315_p3);

assign sub_ln1118_5_fu_1071_p2 = (35'd0 - shl_ln1118_5_fu_1063_p3);

assign sub_ln1118_6_fu_1085_p2 = (35'd0 - shl_ln1118_6_fu_1077_p3);

assign sub_ln1118_7_fu_1109_p2 = (35'd0 - shl_ln1118_7_fu_1101_p3);

assign sub_ln1118_8_fu_1133_p2 = (35'd0 - shl_ln1118_8_fu_1125_p3);

assign sub_ln1118_9_fu_1197_p2 = (35'd0 - shl_ln1118_10_fu_1189_p3);

assign sub_ln1118_fu_2207_p2 = (35'd0 - shl_ln_fu_2200_p3);

assign sub_ln1193_10_fu_4115_p2 = (37'd0 - shl_ln1118_39_fu_4108_p3);

assign sub_ln1193_11_fu_4256_p2 = (37'd0 - shl_ln1118_45_fu_4248_p3);

assign sub_ln1193_1_fu_1157_p2 = (35'd0 - shl_ln1118_9_fu_1149_p3);

assign sub_ln1193_2_fu_1600_p2 = (35'd0 - shl_ln1118_15_fu_1593_p3);

assign sub_ln1193_3_fu_1313_p2 = (35'd0 - shl_ln1118_21_fu_1305_p3);

assign sub_ln1193_8_fu_3849_p2 = ($signed(37'd0) - $signed(sext_ln1118_5_fu_3845_p1));

assign sub_ln1193_9_fu_3971_p2 = (37'd0 - shl_ln1118_34_fu_3963_p3);

assign sub_ln1193_fu_2289_p2 = (35'd0 - shl_ln1118_3_fu_2282_p3);

assign sub_ln214_10_fu_3292_p2 = (10'd0 - trunc_ln647_7_reg_7936);

assign sub_ln214_11_fu_4415_p2 = (10'd0 - p_Result_12_8_fu_4408_p3);

assign sub_ln214_12_fu_3340_p2 = (10'd0 - trunc_ln647_9_fu_3336_p1);

assign sub_ln214_13_fu_4439_p2 = (10'd0 - p_Result_12_9_fu_4432_p3);

assign sub_ln214_14_fu_3359_p2 = (10'd0 - trunc_ln647_11_reg_7972);

assign sub_ln214_15_fu_3377_p2 = (10'd0 - p_Result_12_s_fu_3370_p3);

assign sub_ln214_16_fu_3395_p2 = (10'd0 - trunc_ln647_13_reg_8008);

assign sub_ln214_17_fu_3406_p2 = (10'd0 - mul_ln647_reg_8014);

assign sub_ln214_18_fu_3417_p2 = (10'd0 - trunc_ln647_14_reg_8035);

assign sub_ln214_19_fu_3440_p2 = (10'd0 - p_Result_12_1_fu_3433_p3);

assign sub_ln214_1_fu_3187_p2 = (10'd0 - p_Result_17_2_fu_3178_p4);

assign sub_ln214_20_fu_3458_p2 = (10'd0 - trunc_ln647_16_reg_8072);

assign sub_ln214_21_fu_3469_p2 = (10'd0 - mul_ln647_1_reg_8078);

assign sub_ln214_22_fu_3480_p2 = (10'd0 - trunc_ln647_17_reg_8099);

assign sub_ln214_23_fu_3498_p2 = (10'd0 - p_Result_12_4_fu_3491_p3);

assign sub_ln214_24_fu_3516_p2 = (10'd0 - trunc_ln647_19_reg_8135);

assign sub_ln214_25_fu_3534_p2 = (10'd0 - p_Result_12_10_fu_3527_p3);

assign sub_ln214_26_fu_3552_p2 = (10'd0 - trunc_ln647_21_reg_8171);

assign sub_ln214_2_fu_4321_p2 = (10'd0 - p_Result_12_3_fu_4314_p3);

assign sub_ln214_3_fu_3193_p2 = (10'd0 - trunc_ln647_1_reg_7848);

assign sub_ln214_4_fu_3211_p2 = (10'd0 - shl_ln301_3_fu_3204_p3);

assign sub_ln214_5_fu_4359_p2 = (10'd0 - p_Result_12_5_fu_4352_p3);

assign sub_ln214_6_fu_3247_p2 = (10'd0 - trunc_ln647_3_fu_3243_p1);

assign sub_ln214_7_fu_3268_p2 = (10'd0 - p_Result_12_6_fu_3261_p3);

assign sub_ln214_8_fu_3281_p2 = (10'd0 - trunc_ln647_5_reg_7900);

assign sub_ln214_9_fu_4391_p2 = (10'd0 - p_Result_12_7_fu_4384_p3);

assign sub_ln214_fu_3159_p2 = (10'd0 - p_Result_17_1_fu_3150_p4);

assign sub_ln703_10_fu_5903_p2 = ($signed(15'd0) - $signed(select_ln118_reg_9621));

assign sub_ln703_11_fu_5512_p2 = ($signed(15'd0) - $signed(select_ln135_5_reg_9300));

assign sub_ln703_12_fu_5931_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_35_reg_9632));

assign sub_ln703_13_fu_5531_p2 = ($signed(15'd0) - $signed(select_ln135_6_reg_9311));

assign sub_ln703_14_fu_5550_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_39_reg_9317));

assign sub_ln703_15_fu_5569_p2 = ($signed(15'd0) - $signed(select_ln135_7_reg_9323));

assign sub_ln703_16_fu_5588_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_43_reg_9329));

assign sub_ln703_17_fu_5607_p2 = ($signed(15'd0) - $signed(select_ln135_8_reg_9335));

assign sub_ln703_18_fu_5626_p2 = ($signed(15'd0) - $signed(select_ln118_1_reg_9341));

assign sub_ln703_19_fu_5645_p2 = ($signed(15'd0) - $signed(select_ln135_9_reg_9347));

assign sub_ln703_1_fu_5374_p2 = (15'd0 - twiddleObj_twiddleTa_5_reg_9231);

assign sub_ln703_20_fu_5664_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_51_reg_9353));

assign sub_ln703_21_fu_5683_p2 = ($signed(15'd0) - $signed(select_ln135_10_reg_9359));

assign sub_ln703_22_fu_5702_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_55_reg_9365));

assign sub_ln703_23_fu_5721_p2 = ($signed(15'd0) - $signed(select_ln135_11_reg_9371));

assign sub_ln703_24_fu_5740_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_59_reg_9377));

assign sub_ln703_25_fu_5759_p2 = ($signed(15'd0) - $signed(select_ln135_12_reg_9383));

assign sub_ln703_2_fu_5820_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_11_reg_9569));

assign sub_ln703_3_fu_5404_p2 = (15'd0 - select_ln135_1_fu_5398_p3);

assign sub_ln703_4_fu_5414_p2 = (15'd0 - twiddleObj_twiddleTa_17_reg_9256);

assign sub_ln703_5_fu_5429_p2 = ($signed(15'd0) - $signed(select_ln135_2_reg_9266));

assign sub_ln703_6_fu_5448_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_23_reg_9272));

assign sub_ln703_7_fu_5467_p2 = ($signed(15'd0) - $signed(select_ln135_3_reg_9278));

assign sub_ln703_8_fu_5875_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_27_reg_9610));

assign sub_ln703_9_fu_5486_p2 = ($signed(15'd0) - $signed(select_ln135_4_reg_9289));

assign sub_ln703_fu_5386_p2 = (15'd0 - twiddleObj_twiddleTa_9_reg_9241);

assign sub_ln90_1_fu_2469_p2 = (zext_ln90_2_fu_2448_p1 - zext_ln90_4_fu_2461_p1);

assign sub_ln90_2_fu_2535_p2 = (zext_ln90_2_fu_2448_p1 - zext_ln135_2_fu_2191_p1);

assign sub_ln90_3_fu_2769_p2 = (zext_ln90_6_fu_2765_p1 - zext_ln90_fu_2361_p1);

assign sub_ln90_4_fu_2877_p2 = (zext_ln90_6_fu_2765_p1 - zext_ln90_3_fu_2457_p1);

assign sub_ln90_5_fu_2941_p2 = (zext_ln90_6_fu_2765_p1 - zext_ln135_1_fu_2188_p1);

assign sub_ln90_fu_2369_p2 = (zext_ln90_1_fu_2365_p1 - zext_ln135_3_fu_2194_p1);

assign tmp_14_fu_3322_p3 = xor_ln214_1_fu_3310_p2[32'd10];

assign tmp_17_fu_5362_p3 = {{select_ln135_reg_7429_pp0_iter7_reg}, {4'd0}};

assign tmp_37_fu_763_p4 = {{p_fftReOrderedInput_V_superSample_dout[41:21]}};

assign tmp_38_fu_773_p4 = {{p_fftReOrderedInput_V_superSample_dout[377:357]}};

assign tmp_41_fu_803_p4 = {{p_fftReOrderedInput_V_superSample_dout[83:63]}};

assign tmp_42_fu_813_p4 = {{p_fftReOrderedInput_V_superSample_dout[419:399]}};

assign tmp_45_fu_843_p4 = {{p_fftReOrderedInput_V_superSample_dout[125:105]}};

assign tmp_46_fu_853_p4 = {{p_fftReOrderedInput_V_superSample_dout[461:441]}};

assign tmp_49_fu_883_p4 = {{p_fftReOrderedInput_V_superSample_dout[167:147]}};

assign tmp_4_fu_3230_p3 = xor_ln214_fu_3224_p2[32'd10];

assign tmp_50_fu_893_p4 = {{p_fftReOrderedInput_V_superSample_dout[503:483]}};

assign tmp_53_fu_923_p4 = {{p_fftReOrderedInput_V_superSample_dout[209:189]}};

assign tmp_54_fu_933_p4 = {{p_fftReOrderedInput_V_superSample_dout[545:525]}};

assign tmp_57_fu_963_p4 = {{p_fftReOrderedInput_V_superSample_dout[251:231]}};

assign tmp_58_fu_973_p4 = {{p_fftReOrderedInput_V_superSample_dout[587:567]}};

assign tmp_61_fu_1003_p4 = {{p_fftReOrderedInput_V_superSample_dout[293:273]}};

assign tmp_62_fu_1013_p4 = {{p_fftReOrderedInput_V_superSample_dout[629:609]}};

assign tmp_65_fu_1043_p4 = {{p_fftReOrderedInput_V_superSample_dout[335:315]}};

assign tmp_66_fu_1053_p4 = {{p_fftReOrderedInput_V_superSample_dout[671:651]}};

assign tmp_94_fu_4058_p3 = {{add_ln703_65_reg_7645_pp0_iter5_reg}, {14'd0}};

assign trunc_ln203_fu_749_p1 = p_fftReOrderedInput_V_superSample_dout[20:0];

assign trunc_ln301_1_fu_2137_p1 = mul_ln90_fu_2131_p2[7:0];

assign trunc_ln301_2_fu_2775_p1 = sub_ln90_3_fu_2769_p2[7:0];

assign trunc_ln301_3_fu_2163_p1 = mul_ln90_1_fu_2157_p2[7:0];

assign trunc_ln301_4_fu_2883_p1 = sub_ln90_4_fu_2877_p2[7:0];

assign trunc_ln301_5_fu_2947_p1 = sub_ln90_5_fu_2941_p2[7:0];

assign trunc_ln301_fu_1996_p1 = select_ln135_fu_1767_p3[3:0];

assign trunc_ln647_10_fu_2637_p1 = add_ln90_1_fu_2601_p2[5:0];

assign trunc_ln647_11_fu_2657_p1 = add_ln214_3_fu_2615_p2[9:0];

assign trunc_ln647_12_fu_2697_p1 = add_ln90_2_fu_2661_p2[5:0];

assign trunc_ln647_13_fu_2717_p1 = add_ln214_4_fu_2675_p2[9:0];

assign trunc_ln647_14_fu_2761_p1 = add_ln214_5_fu_2728_p2[9:0];

assign trunc_ln647_15_fu_2809_p1 = sub_ln90_3_fu_2769_p2[5:0];

assign trunc_ln647_16_fu_2829_p1 = add_ln214_6_fu_2787_p2[9:0];

assign trunc_ln647_17_fu_2873_p1 = add_ln214_7_fu_2840_p2[9:0];

assign trunc_ln647_18_fu_2917_p1 = sub_ln90_4_fu_2877_p2[5:0];

assign trunc_ln647_19_fu_2937_p1 = add_ln214_8_fu_2895_p2[9:0];

assign trunc_ln647_1_fu_2419_p1 = add_ln214_fu_2387_p2[9:0];

assign trunc_ln647_20_fu_2981_p1 = sub_ln90_5_fu_2941_p2[5:0];

assign trunc_ln647_21_fu_3001_p1 = add_ln214_9_fu_2959_p2[9:0];

assign trunc_ln647_2_fu_2437_p1 = add_ln90_fu_2423_p2[5:0];

assign trunc_ln647_3_fu_3243_p1 = xor_ln214_fu_3224_p2[9:0];

assign trunc_ln647_4_fu_2505_p1 = sub_ln90_1_fu_2469_p2[5:0];

assign trunc_ln647_5_fu_2531_p1 = add_ln214_1_fu_2483_p2[9:0];

assign trunc_ln647_6_fu_2571_p1 = sub_ln90_2_fu_2535_p2[5:0];

assign trunc_ln647_7_fu_2597_p1 = add_ln214_2_fu_2549_p2[9:0];

assign trunc_ln647_8_fu_2016_p1 = select_ln135_fu_1767_p3[2:0];

assign trunc_ln647_9_fu_3336_p1 = xor_ln214_1_fu_3310_p2[9:0];

assign trunc_ln647_fu_2401_p1 = sub_ln90_fu_2369_p2[5:0];

assign trunc_ln708_23_fu_3659_p4 = {{ret_V_reg_8257[36:14]}};

assign trunc_ln708_24_fu_3668_p4 = {{ret_V_1_reg_8262[36:14]}};

assign trunc_ln708_26_fu_4546_p4 = {{ret_V_3_reg_8585[36:14]}};

assign trunc_ln708_27_fu_3677_p4 = {{ret_V_4_reg_8279[36:14]}};

assign trunc_ln708_28_fu_3686_p4 = {{ret_V_5_reg_8284[36:14]}};

assign trunc_ln708_30_fu_3695_p4 = {{ret_V_7_reg_8296[36:14]}};

assign trunc_ln708_34_fu_3704_p4 = {{ret_V_10_reg_8322[36:14]}};

assign trunc_ln708_35_fu_3713_p4 = {{ret_V_11_reg_8327[36:14]}};

assign trunc_ln708_38_fu_3722_p4 = {{ret_V_14_reg_8346[36:14]}};

assign trunc_ln708_39_fu_3731_p4 = {{ret_V_15_reg_8351[36:14]}};

assign trunc_ln708_64_fu_6061_p4 = {{sub_ln1193_12_reg_10253[38:14]}};

assign trunc_ln708_65_fu_6070_p4 = {{add_ln1192_reg_10258[38:14]}};

assign trunc_ln708_66_fu_6079_p4 = {{sub_ln1193_13_reg_10263[38:14]}};

assign trunc_ln708_67_fu_6088_p4 = {{add_ln1192_9_reg_10268[38:14]}};

assign trunc_ln708_68_fu_6097_p4 = {{sub_ln1193_14_reg_10273[38:14]}};

assign trunc_ln708_69_fu_6106_p4 = {{add_ln1192_10_reg_10278[38:14]}};

assign trunc_ln708_70_fu_6115_p4 = {{sub_ln1193_15_reg_10283[38:14]}};

assign trunc_ln708_71_fu_6124_p4 = {{add_ln1192_11_reg_10288[38:14]}};

assign trunc_ln708_72_fu_6133_p4 = {{sub_ln1193_16_reg_10293[38:14]}};

assign trunc_ln708_73_fu_6142_p4 = {{add_ln1192_12_reg_10298[38:14]}};

assign trunc_ln708_74_fu_6151_p4 = {{sub_ln1193_17_reg_10303[38:14]}};

assign trunc_ln708_75_fu_6160_p4 = {{add_ln1192_13_reg_10308[38:14]}};

assign trunc_ln708_76_fu_6169_p4 = {{sub_ln1193_18_reg_10313[38:14]}};

assign trunc_ln708_77_fu_6178_p4 = {{add_ln1192_14_reg_10318[38:14]}};

assign trunc_ln708_78_fu_6187_p4 = {{sub_ln1193_19_reg_10323[38:14]}};

assign trunc_ln708_79_fu_6196_p4 = {{add_ln1192_15_reg_10328[38:14]}};

assign trunc_ln708_80_fu_6205_p4 = {{sub_ln1193_20_reg_10333[38:14]}};

assign trunc_ln708_81_fu_6214_p4 = {{add_ln1192_16_reg_10338[38:14]}};

assign trunc_ln708_82_fu_6223_p4 = {{sub_ln1193_21_reg_10343[38:14]}};

assign trunc_ln708_83_fu_6232_p4 = {{add_ln1192_17_reg_10348[38:14]}};

assign trunc_ln708_84_fu_6241_p4 = {{sub_ln1193_22_reg_10353[38:14]}};

assign trunc_ln708_85_fu_6250_p4 = {{add_ln1192_18_reg_10358[38:14]}};

assign trunc_ln708_86_fu_6259_p4 = {{sub_ln1193_23_reg_10363[38:14]}};

assign trunc_ln708_87_fu_6268_p4 = {{add_ln1192_19_reg_10368[38:14]}};

assign trunc_ln708_88_fu_6277_p4 = {{sub_ln1193_24_reg_10373[38:14]}};

assign trunc_ln708_89_fu_6286_p4 = {{add_ln1192_20_reg_10378[38:14]}};

assign trunc_ln708_90_fu_6295_p4 = {{sub_ln1193_25_reg_10383[38:14]}};

assign trunc_ln708_91_fu_6304_p4 = {{add_ln1192_21_reg_10388[38:14]}};

assign trunc_ln708_92_fu_6313_p4 = {{sub_ln1193_26_reg_10393[38:14]}};

assign trunc_ln708_93_fu_6322_p4 = {{add_ln1192_22_reg_10398[38:14]}};

assign twiddleObj_twiddleTa_address0 = zext_ln544_fu_4306_p1;

assign twiddleObj_twiddleTa_address1 = zext_ln544_16_fu_4310_p1;

assign twiddleObj_twiddleTa_address10 = zext_ln544_10_fu_4456_p1;

assign twiddleObj_twiddleTa_address11 = zext_ln544_24_fu_4460_p1;

assign twiddleObj_twiddleTa_address12 = zext_ln544_11_fu_4464_p1;

assign twiddleObj_twiddleTa_address13 = zext_ln544_25_fu_4468_p1;

assign twiddleObj_twiddleTa_address14 = zext_ln544_12_fu_4472_p1;

assign twiddleObj_twiddleTa_address15 = zext_ln544_26_fu_4476_p1;

assign twiddleObj_twiddleTa_address16 = zext_ln544_13_fu_4480_p1;

assign twiddleObj_twiddleTa_address17 = zext_ln544_27_fu_4484_p1;

assign twiddleObj_twiddleTa_address18 = zext_ln544_14_fu_4488_p1;

assign twiddleObj_twiddleTa_address19 = zext_ln544_28_fu_4492_p1;

assign twiddleObj_twiddleTa_address2 = zext_ln544_17_fu_4334_p1;

assign twiddleObj_twiddleTa_address20 = zext_ln544_15_fu_4496_p1;

assign twiddleObj_twiddleTa_address21 = zext_ln544_29_fu_4500_p1;

assign twiddleObj_twiddleTa_address22 = zext_ln544_2_fu_4885_p1;

assign twiddleObj_twiddleTa_address23 = zext_ln544_3_fu_4890_p1;

assign twiddleObj_twiddleTa_address24 = zext_ln544_5_fu_4894_p1;

assign twiddleObj_twiddleTa_address25 = zext_ln544_7_fu_4912_p1;

assign twiddleObj_twiddleTa_address26 = zext_ln544_8_fu_4923_p1;

assign twiddleObj_twiddleTa_address27 = zext_ln544_9_fu_4934_p1;

assign twiddleObj_twiddleTa_address28 = zext_ln544_1_fu_5369_p1;

assign twiddleObj_twiddleTa_address29 = zext_ln544_4_fu_5410_p1;

assign twiddleObj_twiddleTa_address3 = zext_ln544_18_fu_4348_p1;

assign twiddleObj_twiddleTa_address4 = zext_ln544_19_fu_4372_p1;

assign twiddleObj_twiddleTa_address5 = zext_ln544_6_fu_4376_p1;

assign twiddleObj_twiddleTa_address6 = zext_ln544_20_fu_4380_p1;

assign twiddleObj_twiddleTa_address7 = zext_ln544_21_fu_4404_p1;

assign twiddleObj_twiddleTa_address8 = zext_ln544_22_fu_4428_p1;

assign twiddleObj_twiddleTa_address9 = zext_ln544_23_fu_4452_p1;

assign xor_ln214_1_fu_3310_p2 = (shl_ln301_7_fu_3303_p3 ^ 11'd1024);

assign xor_ln214_fu_3224_p2 = (shl_ln301_4_fu_3217_p3 ^ 11'd1024);

assign zext_ln1118_1_fu_5808_p1 = select_ln703_1_reg_9564;

assign zext_ln1118_2_fu_5848_p1 = select_ln703_2_reg_9585;

assign zext_ln1118_3_fu_5839_p1 = sub_ln703_3_reg_9575;

assign zext_ln1118_fu_5802_p1 = select_ln703_reg_9554;

assign zext_ln135_1_fu_2188_p1 = select_ln135_reg_7429_pp0_iter3_reg;

assign zext_ln135_2_fu_2191_p1 = select_ln135_reg_7429_pp0_iter3_reg;

assign zext_ln135_3_fu_2194_p1 = select_ln135_reg_7429_pp0_iter3_reg;

assign zext_ln135_4_fu_2197_p1 = select_ln135_reg_7429_pp0_iter3_reg;

assign zext_ln135_fu_2026_p1 = select_ln135_reg_7429;

assign zext_ln544_10_fu_4456_p1 = select_ln114_7_reg_8448;

assign zext_ln544_11_fu_4464_p1 = select_ln114_8_reg_8463;

assign zext_ln544_12_fu_4472_p1 = select_ln114_9_reg_8478;

assign zext_ln544_13_fu_4480_p1 = select_ln114_10_reg_8493;

assign zext_ln544_14_fu_4488_p1 = select_ln114_11_reg_8503;

assign zext_ln544_15_fu_4496_p1 = select_ln114_12_reg_8518;

assign zext_ln544_16_fu_4310_p1 = sub_ln214_1_reg_8366;

assign zext_ln544_17_fu_4334_p1 = select_ln132_reg_8371;

assign zext_ln544_18_fu_4348_p1 = sub_ln214_4_reg_8382;

assign zext_ln544_19_fu_4372_p1 = select_ln132_1_reg_8398;

assign zext_ln544_1_fu_5369_p1 = tmp_17_fu_5362_p3;

assign zext_ln544_20_fu_4380_p1 = select_ln132_2_reg_8408;

assign zext_ln544_21_fu_4404_p1 = select_ln132_3_reg_8413;

assign zext_ln544_22_fu_4428_p1 = select_ln132_4_reg_8433;

assign zext_ln544_23_fu_4452_p1 = select_ln132_5_reg_8443;

assign zext_ln544_24_fu_4460_p1 = select_ln132_6_reg_8458;

assign zext_ln544_25_fu_4468_p1 = select_ln132_7_reg_8468;

assign zext_ln544_26_fu_4476_p1 = select_ln132_8_reg_8488;

assign zext_ln544_27_fu_4484_p1 = select_ln132_9_reg_8498;

assign zext_ln544_28_fu_4492_p1 = select_ln132_10_reg_8513;

assign zext_ln544_29_fu_4500_p1 = select_ln132_11_reg_8528;

assign zext_ln544_2_fu_4885_p1 = p_Result_12_2_fu_4878_p3;

assign zext_ln544_3_fu_4890_p1 = select_ln114_reg_8780;

assign zext_ln544_4_fu_5410_p1 = select_ln114_1_reg_8790_pp0_iter7_reg;

assign zext_ln544_5_fu_4894_p1 = select_ln114_2_reg_8805;

assign zext_ln544_6_fu_4376_p1 = select_ln114_3_reg_8403;

assign zext_ln544_7_fu_4912_p1 = select_ln114_4_reg_8825;

assign zext_ln544_8_fu_4923_p1 = select_ln114_5_reg_8835;

assign zext_ln544_9_fu_4934_p1 = select_ln114_6_reg_8845;

assign zext_ln544_fu_4306_p1 = sub_ln214_reg_8356;

assign zext_ln703_10_fu_5555_p1 = sub_ln703_14_fu_5550_p2;

assign zext_ln703_11_fu_5574_p1 = sub_ln703_15_fu_5569_p2;

assign zext_ln703_12_fu_5593_p1 = sub_ln703_16_fu_5588_p2;

assign zext_ln703_13_fu_5612_p1 = sub_ln703_17_fu_5607_p2;

assign zext_ln703_14_fu_5631_p1 = sub_ln703_18_fu_5626_p2;

assign zext_ln703_15_fu_5650_p1 = sub_ln703_19_fu_5645_p2;

assign zext_ln703_16_fu_5669_p1 = sub_ln703_20_fu_5664_p2;

assign zext_ln703_17_fu_5688_p1 = sub_ln703_21_fu_5683_p2;

assign zext_ln703_18_fu_5707_p1 = sub_ln703_22_fu_5702_p2;

assign zext_ln703_19_fu_5726_p1 = sub_ln703_23_fu_5721_p2;

assign zext_ln703_1_fu_5434_p1 = sub_ln703_5_fu_5429_p2;

assign zext_ln703_20_fu_5745_p1 = sub_ln703_24_fu_5740_p2;

assign zext_ln703_21_fu_5764_p1 = sub_ln703_25_fu_5759_p2;

assign zext_ln703_2_fu_5453_p1 = sub_ln703_6_fu_5448_p2;

assign zext_ln703_3_fu_5472_p1 = sub_ln703_7_fu_5467_p2;

assign zext_ln703_4_fu_5880_p1 = sub_ln703_8_fu_5875_p2;

assign zext_ln703_5_fu_5491_p1 = sub_ln703_9_fu_5486_p2;

assign zext_ln703_6_fu_5908_p1 = sub_ln703_10_fu_5903_p2;

assign zext_ln703_7_fu_5517_p1 = sub_ln703_11_fu_5512_p2;

assign zext_ln703_8_fu_5936_p1 = sub_ln703_12_fu_5931_p2;

assign zext_ln703_9_fu_5536_p1 = sub_ln703_13_fu_5531_p2;

assign zext_ln703_fu_5825_p1 = sub_ln703_2_fu_5820_p2;

assign zext_ln90_1_fu_2365_p1 = shl_ln2_fu_2354_p3;

assign zext_ln90_2_fu_2448_p1 = shl_ln90_3_fu_2441_p3;

assign zext_ln90_3_fu_2457_p1 = shl_ln90_fu_2452_p2;

assign zext_ln90_4_fu_2461_p1 = shl_ln90_fu_2452_p2;

assign zext_ln90_5_fu_2465_p1 = shl_ln90_fu_2452_p2;

assign zext_ln90_6_fu_2765_p1 = shl_ln1_fu_2341_p3;

assign zext_ln90_fu_2361_p1 = shl_ln2_fu_2354_p3;

always @ (posedge ap_clk) begin
    zext_ln135_reg_7622[9:5] <= 5'b00000;
    trunc_ln647_1_reg_7848[3:0] <= 4'b0000;
    trunc_ln647_4_reg_7880[0] <= 1'b0;
    trunc_ln647_5_reg_7900[4:0] <= 5'b00000;
    trunc_ln647_7_reg_7936[3:0] <= 4'b0000;
    trunc_ln647_11_reg_7972[3:0] <= 4'b0000;
    add_ln90_2_reg_7978[0] <= 1'b0;
    trunc_ln647_12_reg_7993[0] <= 1'b0;
    trunc_ln647_13_reg_8008[4:0] <= 5'b00000;
    mul_ln647_reg_8014[3:0] <= 4'b0000;
    trunc_ln647_14_reg_8035[3:0] <= 4'b0000;
    shl_ln301_10_reg_8041[5:0] <= 6'b000000;
    trunc_ln647_15_reg_8057[1:0] <= 2'b00;
    trunc_ln647_16_reg_8072[5:0] <= 6'b000000;
    mul_ln647_1_reg_8078[3:0] <= 4'b0000;
    trunc_ln647_17_reg_8099[3:0] <= 4'b0000;
    shl_ln301_12_reg_8105[4:0] <= 5'b00000;
    trunc_ln647_18_reg_8120[0] <= 1'b0;
    trunc_ln647_19_reg_8135[4:0] <= 5'b00000;
    shl_ln301_13_reg_8141[3:0] <= 4'b0000;
    trunc_ln647_21_reg_8171[3:0] <= 4'b0000;
    sub_ln214_reg_8356[3:0] <= 4'b0000;
    sub_ln214_1_reg_8366[4:0] <= 5'b00000;
    select_ln132_reg_8371[3:0] <= 4'b0000;
    shl_ln301_3_reg_8376[5:0] <= 6'b000000;
    sub_ln214_4_reg_8382[5:0] <= 6'b000000;
    select_ln114_3_reg_8403[4:0] <= 5'b00000;
    select_ln132_2_reg_8408[4:0] <= 5'b00000;
    select_ln132_3_reg_8413[3:0] <= 4'b0000;
    select_ln132_5_reg_8443[3:0] <= 4'b0000;
    select_ln114_7_reg_8448[4:0] <= 5'b00000;
    select_ln132_6_reg_8458[4:0] <= 5'b00000;
    select_ln114_8_reg_8463[3:0] <= 4'b0000;
    select_ln132_7_reg_8468[3:0] <= 4'b0000;
    select_ln114_9_reg_8478[5:0] <= 6'b000000;
    select_ln132_8_reg_8488[5:0] <= 6'b000000;
    select_ln114_10_reg_8493[3:0] <= 4'b0000;
    select_ln132_9_reg_8498[3:0] <= 4'b0000;
    select_ln114_11_reg_8503[4:0] <= 5'b00000;
    select_ln132_10_reg_8513[4:0] <= 5'b00000;
    select_ln114_12_reg_8518[3:0] <= 4'b0000;
    select_ln132_11_reg_8528[3:0] <= 4'b0000;
    select_ln114_reg_8780[3:0] <= 4'b0000;
    select_ln114_1_reg_8790[5:0] <= 6'b000000;
    select_ln114_1_reg_8790_pp0_iter7_reg[5:0] <= 6'b000000;
    select_ln114_2_reg_8805[3:0] <= 4'b0000;
    select_ln114_4_reg_8825[3:0] <= 4'b0000;
    select_ln114_5_reg_8835[6:0] <= 7'b0000000;
    select_ln114_6_reg_8845[3:0] <= 4'b0000;
    zext_ln1118_1_reg_9736[38:15] <= 24'b000000000000000000000000;
end

endmodule //fftStageKernelS2S_1
