==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.811 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 115.852 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.167 seconds; current allocated memory: 117.691 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_24_1> at fir128/fir.cpp:24:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.668 seconds; current allocated memory: 119.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 124.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 125.391 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 146.984 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 149.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 153.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 155.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 155.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 155.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_24_1' pipeline 'VITIS_LOOP_24_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_24_1'.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_24_1_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 157.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 159.770 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 163.430 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 168.129 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.699 seconds; current allocated memory: 52.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.854 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 116.801 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 118.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at fir128/fir.cpp:26:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_2> at fir128/fir.cpp:30:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.528 seconds; current allocated memory: 120.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 120.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 125.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 126.277 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 148.125 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 159.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 163.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 164.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 165.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 165.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 165.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 165.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 167.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_2'.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_30_2_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 169.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 170.598 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 174.199 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 178.582 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.087 seconds; current allocated memory: 62.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 115.133 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 117.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at fir128/fir.cpp:26:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.506 seconds; current allocated memory: 118.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 123.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 124.750 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 145.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 149.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.735 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_26_1' consists of the following:
	'store' operation 0 bit ('i_write_ln25', fir128/fir.cpp:25) of constant 127 on local variable 'i', fir128/fir.cpp:25 [10]  (1.588 ns)
	'load' operation 8 bit ('i', fir128/fir.cpp:26) on local variable 'i', fir128/fir.cpp:25 [14]  (0.000 ns)
	'add' operation 7 bit ('add_ln32', fir128/fir.cpp:32) [26]  (1.870 ns)
	'getelementptr' operation 7 bit ('shift_reg_addr', fir128/fir.cpp:32) [28]  (0.000 ns)
	'load' operation 32 bit ('shift_reg_load', fir128/fir.cpp:32) on array 'shift_reg' [29]  (3.254 ns)
	blocking operation 1.023 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 153.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 154.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 155.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 155.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_26_1'.
INFO: [RTMG 210-278] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_26_1_shift_reg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_26_1_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 157.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 159.793 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 163.629 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 168.062 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.844 seconds; current allocated memory: 53.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 114.820 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 116.859 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at fir128/fir.cpp:26:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_2> at fir128/fir.cpp:34:19 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'fir(int*, int)::shift_reg' due to pipeline pragma (fir128/fir.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Cyclic partitioning with factor 3 on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.598 seconds; current allocated memory: 118.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 123.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 125.133 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 146.426 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 158.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 163.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 164.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 165.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 165.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 165.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 165.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 168.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_34_2'.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_34_2_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 171.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [RTMG 210-278] Implementing memory 'fir_fir_int_int_shift_reg_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 172.559 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 176.992 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 180.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.643 seconds; current allocated memory: 66.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 115.402 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 117.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 56 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 916 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 657 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 657 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 657 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 658 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 655 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 655 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 655 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 655 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 659 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 793 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_1> at fir128/fir.cpp:27:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_2> at fir128/fir.cpp:35:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.575 seconds; current allocated memory: 119.043 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.043 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 127.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 129.844 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 157.066 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 206.336 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_1'
WARNING: [HLS 200-871] Estimated clock period (7.451 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_27_1' consists of the following:
	'store' operation 0 bit ('i_write_ln26', fir128/fir.cpp:26) of constant 127 on local variable 'i', fir128/fir.cpp:26 [380]  (1.588 ns)
	'load' operation 7 bit ('i', fir128/fir.cpp:26) on local variable 'i', fir128/fir.cpp:26 [383]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp', fir128/fir.cpp:28) [517]  (4.155 ns)
	multiplexor before 'phi' operation 32 bit ('mux_case_126259', fir128/fir.cpp:29) with incoming values : ('p_ZZ3firPiiE9shift_reg_126_load', fir128/fir.cpp:28) ('tmp', fir128/fir.cpp:28) ('tmp_1', fir128/fir.cpp:29) [1021]  (1.707 ns)
	'phi' operation 32 bit ('mux_case_126259', fir128/fir.cpp:29) with incoming values : ('p_ZZ3firPiiE9shift_reg_126_load', fir128/fir.cpp:28) ('tmp', fir128/fir.cpp:28) ('tmp_1', fir128/fir.cpp:29) [1021]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.43 seconds; current allocated memory: 281.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.283 seconds; current allocated memory: 281.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.729 seconds; current allocated memory: 281.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 281.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 281.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 281.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_251_7_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.355 seconds; current allocated memory: 406.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_35_2'.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_35_2_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.087 seconds; current allocated memory: 464.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 464.859 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 468.301 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 473.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31 seconds. CPU system time: 1 seconds. Elapsed time: 45.746 seconds; current allocated memory: 358.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 0.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 114.973 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 116.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 920 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 920 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 919 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 920 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,169 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,311 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir' partially with a factor of 2 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< TDL> at fir128/fir.cpp:28:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_33_1> at fir128/fir.cpp:33:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.589 seconds; current allocated memory: 118.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 130.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 133.520 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 165.012 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.155 seconds; current allocated memory: 245.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.984 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:
	'store' operation 0 bit ('i_write_ln26', fir128/fir.cpp:26) of constant 127 on local variable 'i', fir128/fir.cpp:26 [511]  (1.588 ns)
	'load' operation 8 bit ('i', fir128/fir.cpp:26) on local variable 'i', fir128/fir.cpp:26 [514]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp', fir128/fir.cpp:30) [651]  (4.206 ns)
	'store' operation 0 bit ('p_ZZ3firPiiE9shift_reg_85_write_ln30', fir128/fir.cpp:30) of variable 'tmp', fir128/fir.cpp:30 on static variable 'p_ZZ3firPiiE9shift_reg_85' [777]  (1.588 ns)
	blocking operation 0.602167 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 44 seconds. CPU system time: 0 seconds. Elapsed time: 45.811 seconds; current allocated memory: 461.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.319 seconds; current allocated memory: 461.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.281 seconds; current allocated memory: 461.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 461.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.382 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'fir' consists of the following:
	'call' operation 1 bit ('targetBlock') to 'fir_Pipeline_TDL' [393]  (7.382 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 461.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 461.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_TDL' pipeline 'TDL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fir_Pipeline_TDL' is 8096 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_255_7_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 14.984 seconds; current allocated memory: 640.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_33_1'.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_33_1_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 6.207 seconds; current allocated memory: 754.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 754.477 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 755.230 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.209 seconds; current allocated memory: 760.949 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 81 seconds. CPU system time: 3 seconds. Elapsed time: 99.487 seconds; current allocated memory: 646.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.113 seconds; current allocated memory: 115.082 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 117.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 278 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_33_1> at fir128/fir.cpp:33:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.539 seconds; current allocated memory: 119.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 124.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 125.816 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 148.102 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 148.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 149.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 151.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 156.711 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 165.719 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 169.664 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.588 seconds; current allocated memory: 55.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 114.738 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.319 seconds; current allocated memory: 116.625 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 303 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 421 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 416 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 287 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 287 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 301 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir128/fir.cpp:34:2) in function 'fir' partially with a factor of 4 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< MAC> at fir128/fir.cpp:34:2 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'fir(int*, int)::c' due to pipeline pragma
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE1c': Cyclic partitioning with factor 2 on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.384 seconds; current allocated memory: 118.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 118.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 124.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 125.879 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:16)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 147.535 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 147.652 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 149.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 151.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_1' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_7_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_c_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.029 seconds; current allocated memory: 156.660 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.108 seconds; current allocated memory: 165.180 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.634 seconds; current allocated memory: 169.758 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.595 seconds; current allocated memory: 55.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 115.508 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.321 seconds; current allocated memory: 116.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 645 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:34:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.379 seconds; current allocated memory: 119.195 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 119.195 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 123.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 125.312 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:16)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 147.066 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 147.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 149.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 150.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.879 seconds; current allocated memory: 155.410 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.295 seconds; current allocated memory: 165.453 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 169.867 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.706 seconds; current allocated memory: 54.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.329 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 115.211 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.379 seconds; current allocated memory: 116.676 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 645 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:34:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.45 seconds; current allocated memory: 118.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 118.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 124.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 125.375 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:16)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 147.176 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 147.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 149.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 150.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 155.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.266 seconds; current allocated memory: 165.113 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.648 seconds; current allocated memory: 169.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.821 seconds; current allocated memory: 55.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 114.766 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 116.277 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 645 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'MAC' (fir128/fir.cpp:34:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=128) is no less than the loop trip count (=128). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:34:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.2 seconds; current allocated memory: 118.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 118.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 123.703 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 125.090 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:16)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 146.777 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 146.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 148.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 150.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.196 seconds; current allocated memory: 154.949 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.437 seconds; current allocated memory: 164.992 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.734 seconds; current allocated memory: 169.414 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.811 seconds; current allocated memory: 55.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 114.934 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 116.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 645 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:34:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.837 seconds; current allocated memory: 118.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 118.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 123.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 125.320 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:16)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 146.914 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 146.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 149.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 150.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.979 seconds; current allocated memory: 155.270 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.447 seconds; current allocated memory: 165.371 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.723 seconds; current allocated memory: 169.660 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.331 seconds; current allocated memory: 55.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FIR128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 115.141 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 116.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 278 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:28:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:23:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.412 seconds; current allocated memory: 119.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 119.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 124.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 125.312 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 147.230 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 147.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 149.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 151.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 156.617 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.016 seconds; current allocated memory: 165.199 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 169.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.315 seconds; current allocated memory: 54.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 115.559 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 116.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 525 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.776 seconds; current allocated memory: 119.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 119.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 124.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 125.547 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 148.027 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 148.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 150.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 152.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.663 seconds; current allocated memory: 158.238 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 167.043 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 171.141 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.748 seconds; current allocated memory: 56.105 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 114.910 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 116.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 646 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:35:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.378 seconds; current allocated memory: 118.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 123.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 124.688 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:16)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 146.727 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 146.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 148.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 150.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.538 seconds; current allocated memory: 154.746 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 164.957 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 169.477 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.701 seconds; current allocated memory: 54.992 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 115.121 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 116.578 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 403 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 778 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 776 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 776 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 776 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 776 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 776 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 776 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 776 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 780 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 911 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:35:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< TDL> at fir128/fir.cpp:29:2 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.369 seconds; current allocated memory: 118.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 127.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 129.789 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:16)...73 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 157.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 198.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.382 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:
	'store' operation 0 bit ('i_write_ln27', fir128/fir.cpp:27) of constant 127 on local variable 'i', fir128/fir.cpp:27 [383]  (1.588 ns)
	'load' operation 7 bit ('i', fir128/fir.cpp:27) on local variable 'i', fir128/fir.cpp:27 [386]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp_1', fir128/fir.cpp:31) [610]  (4.206 ns)
	multiplexor before 'phi' operation 31 bit ('empty', fir128/fir.cpp:31) with incoming values : ('trunc_ln31_89', fir128/fir.cpp:31) ('trunc_ln31_91', fir128/fir.cpp:31) [996]  (1.588 ns)
	'phi' operation 31 bit ('empty', fir128/fir.cpp:31) with incoming values : ('trunc_ln31_89', fir128/fir.cpp:31) ('trunc_ln31_91', fir128/fir.cpp:31) [996]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.322 seconds; current allocated memory: 271.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.294 seconds; current allocated memory: 271.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 271.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 271.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_255_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.817 seconds; current allocated memory: 400.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_127' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.916 seconds; current allocated memory: 458.695 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.448 seconds; current allocated memory: 459.656 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 464.402 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 1 seconds. Elapsed time: 40.749 seconds; current allocated memory: 349.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 114.953 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 116.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 664 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 533 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 533 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 533 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 534 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 536 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 671 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1.
INFO: [HLS 214-376] automatically set the pipeline for Loop< TDL> at fir128/fir.cpp:29:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MAC> at fir128/fir.cpp:35:2 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.384 seconds; current allocated memory: 118.734 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.734 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 126.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 129.148 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 156.684 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 206.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.382 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:
	'store' operation 0 bit ('i_write_ln27', fir128/fir.cpp:27) of constant 127 on local variable 'i', fir128/fir.cpp:27 [383]  (1.588 ns)
	'load' operation 7 bit ('i', fir128/fir.cpp:27) on local variable 'i', fir128/fir.cpp:27 [386]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp', fir128/fir.cpp:31) [520]  (4.206 ns)
	multiplexor before 'phi' operation 32 bit ('mux_case_126152', fir128/fir.cpp:31) with incoming values : ('p_ZZ3firPiiE9shift_reg_126_load', fir128/fir.cpp:31) ('tmp', fir128/fir.cpp:31) [904]  (1.588 ns)
	'phi' operation 32 bit ('mux_case_126152', fir128/fir.cpp:31) with incoming values : ('p_ZZ3firPiiE9shift_reg_126_load', fir128/fir.cpp:31) ('tmp', fir128/fir.cpp:31) [904]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.192 seconds; current allocated memory: 280.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.468 seconds; current allocated memory: 280.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.611 seconds; current allocated memory: 280.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 280.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 280.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 280.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_255_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.878 seconds; current allocated memory: 409.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_MAC' pipeline 'MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.865 seconds; current allocated memory: 466.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 466.652 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.37 seconds; current allocated memory: 470.355 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 475.648 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 1 seconds. Elapsed time: 41.177 seconds; current allocated memory: 361.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.106 seconds; current allocated memory: 114.984 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 116.457 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 525 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1.
INFO: [HLS 214-376] automatically set the pipeline for Loop< MAC> at fir128/fir.cpp:35:2 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.405 seconds; current allocated memory: 118.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 124.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 125.746 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 147.969 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 147.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 149.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 151.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_5s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.389 seconds; current allocated memory: 158.074 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 167.184 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 171.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.354 seconds; current allocated memory: 56.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 114.887 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.348 seconds; current allocated memory: 116.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,580 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,030 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 900 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 898 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 898 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 900 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 901 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:35:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.461 seconds; current allocated memory: 118.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 123.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 124.855 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:16)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 146.297 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 146.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 148.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 150.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 154.992 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.819 seconds; current allocated memory: 165.285 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 169.707 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.531 seconds; current allocated memory: 55.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.956 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.434 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 115.109 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.644 seconds; current allocated memory: 117.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,580 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,030 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 900 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 898 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 898 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 900 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 901 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:35:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.416 seconds; current allocated memory: 118.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 118.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 123.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 125.277 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:16)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 147.230 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 147.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 149.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 150.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.287 seconds; current allocated memory: 155.637 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 165.758 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 170.188 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.381 seconds; current allocated memory: 55.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.901 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.839 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.821 seconds; current allocated memory: 0.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.804 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 0.270 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.816 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.795 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.796 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.815 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.865 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.861 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 115.160 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.631 seconds; current allocated memory: 117.227 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,674 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,289 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,184 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,172 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,172 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,174 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:35:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:29:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.439 seconds; current allocated memory: 119.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 124.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 125.691 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:15:1)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 148.328 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 148.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 150.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 151.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.165 seconds; current allocated memory: 156.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 165.957 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 171.246 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 151.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.554 seconds; current allocated memory: 56.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.012 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 115.320 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'tmp' (fir128/fir.cpp:25:58)
WARNING: [HLS 207-5554] invalid variable expr  (fir128/fir.cpp:25:58)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 0.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 114.980 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 116.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,734 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,548 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,174 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,160 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,160 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,026 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,026 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,026 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,026 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,026 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,026 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,026 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,026 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,026 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,029 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,030 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:41:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_1' (fir128/fir.cpp:36:19) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-359] Unrolling loop 'TDL' (fir128/fir.cpp:31:2) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=127) is no less than the loop trip count (=127). (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:31:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.551 seconds; current allocated memory: 118.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 124.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 125.645 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:15:1)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 147.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 147.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 149.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 151.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.418 seconds; current allocated memory: 155.719 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 166.266 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 171.082 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 151.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.993 seconds; current allocated memory: 56.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 115.160 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.835 seconds; current allocated memory: 117.539 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,880 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,455 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,062 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,048 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,048 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 261 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'OUTER' (fir128/fir.cpp:42:2) in function 'fir' completely with a factor of 7 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 1 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 2 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 4 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 8 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 16 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 32 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 64 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_1' (fir128/fir.cpp:37:19) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:32:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.687 seconds; current allocated memory: 119.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 123.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 125.086 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 146.773 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 146.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 146.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 146.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.181 seconds; current allocated memory: 149.422 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 155.918 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 160.012 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.238 seconds; current allocated memory: 45.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.007 seconds; current allocated memory: 0.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.07 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 115.164 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.802 seconds; current allocated memory: 117.227 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,880 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,457 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,063 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,049 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,049 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,788 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,788 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,788 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,788 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,788 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,788 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,788 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,788 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,788 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,791 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,792 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'OUTER' (fir128/fir.cpp:42:2) in function 'fir' completely with a factor of 7 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 1 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 2 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 4 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 8 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 16 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 32 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'INNER' (fir128/fir.cpp:45:3) in function 'fir' completely with a factor of 64 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_1' (fir128/fir.cpp:37:19) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:32:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.68 seconds; current allocated memory: 119.277 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.277 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 124.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 125.824 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:15:1)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 147.633 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 147.641 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln47_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 150.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 151.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 155.996 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 165.938 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 171.219 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 151.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.868 seconds; current allocated memory: 56.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.108 seconds; current allocated memory: 114.297 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.952 seconds; current allocated memory: 116.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,676 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,442 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,060 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,046 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,046 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,789 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,790 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_7' (fir128/fir.cpp:57:19) in function 'fir' completely with a factor of 2 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_6' (fir128/fir.cpp:54:19) in function 'fir' completely with a factor of 4 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_5' (fir128/fir.cpp:51:19) in function 'fir' completely with a factor of 8 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (fir128/fir.cpp:48:19) in function 'fir' completely with a factor of 16 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_3' (fir128/fir.cpp:45:19) in function 'fir' completely with a factor of 32 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (fir128/fir.cpp:41:19) in function 'fir' completely with a factor of 64 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_1' (fir128/fir.cpp:37:19) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:32:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.632 seconds; current allocated memory: 118.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 118.668 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 123.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 125.105 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:15:1)...53 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 146.789 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 146.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 149.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 150.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.297 seconds; current allocated memory: 155.383 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 165.887 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 171.012 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 151.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.098 seconds; current allocated memory: 57.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 115.027 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:32:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:35:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:35:17)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:38:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:42:1)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:42:11)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:44:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:47:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:47:12)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:49:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:52:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:52:12)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:53:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:56:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:56:12)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:57:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:60:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:60:12)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:61:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:64:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:64:12)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:65:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:68:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:68:12)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (fir128/fir.cpp:24:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (fir128/fir.cpp:25:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:70:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:70:7)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (fir128/fir.cpp:69:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (fir128/fir.cpp:69:9)
WARNING: [HLS 200-471] Dataflow form checks found 30 issue(s) in file fir128/fir.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.435 seconds; current allocated memory: 117.609 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,724 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,236 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,219 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,219 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,219 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,053 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,056 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_7' (fir128/fir.cpp:65:19) in function 'fir' completely with a factor of 2 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_6' (fir128/fir.cpp:61:19) in function 'fir' completely with a factor of 4 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_5' (fir128/fir.cpp:57:19) in function 'fir' completely with a factor of 8 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_4' (fir128/fir.cpp:53:19) in function 'fir' completely with a factor of 16 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_3' (fir128/fir.cpp:49:19) in function 'fir' completely with a factor of 32 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_2' (fir128/fir.cpp:44:19) in function 'fir' completely with a factor of 64 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_1' (fir128/fir.cpp:38:19) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:32:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E3tmp': Complete partitioning on dimension 1. (fir128/fir.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.708 seconds; current allocated memory: 119.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 124.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 126.125 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'fir' (fir128/fir.cpp:15:1), detected/extracted 1 process function(s): 
	 'Block_entry16_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_entry16_proc' (fir128/fir.cpp:35:5)...53 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.577 seconds; current allocated memory: 148.828 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 153.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln68_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln68_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 160.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 162.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 162.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 162.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry16_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 167.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 175.629 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 177.754 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 183.477 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 151.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 20.539 seconds; current allocated memory: 69.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 114.680 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:29:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:32:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:32:17)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:36:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:40:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:40:7)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file fir128/fir.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.952 seconds; current allocated memory: 116.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,678 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-274] In 'MAC', Pragma conflict happens on 'UNROLL' and 'DATAFLOW' pragmas: Complete unroll will break the loop dataflow (fir128/fir.cpp:36:2)
ERROR: [HLS 214-274] In 'TDL', Pragma conflict happens on 'UNROLL' and 'DATAFLOW' pragmas: Complete unroll will break the loop dataflow (fir128/fir.cpp:29:2)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 11.466 seconds; current allocated memory: 3.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.128 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 114.691 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:29:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:32:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:32:17)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (fir128/fir.cpp:36:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:40:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fir128/fir.cpp:40:7)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file fir128/fir.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.877 seconds; current allocated memory: 117.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,678 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-274] In 'MAC', Pragma conflict happens on 'UNROLL' and 'DATAFLOW' pragmas: Complete unroll will break the loop dataflow (fir128/fir.cpp:36:2)
ERROR: [HLS 214-274] In 'TDL', Pragma conflict happens on 'UNROLL' and 'DATAFLOW' pragmas: Complete unroll will break the loop dataflow (fir128/fir.cpp:29:2)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.384 seconds; current allocated memory: 3.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 114.883 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.801 seconds; current allocated memory: 116.840 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,674 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-274] In 'MAC', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (fir128/fir.cpp:35:2)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.282 seconds; current allocated memory: 3.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 115.082 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.885 seconds; current allocated memory: 116.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,734 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,057 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,042 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,042 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,167 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,167 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,167 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,167 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,168 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,039 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,039 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,039 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,039 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,042 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,047 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:37:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:31:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E3tmp': Complete partitioning on dimension 1. (fir128/fir.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.55 seconds; current allocated memory: 118.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 124.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 126.262 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 149.602 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 156.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 161.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 163.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 168.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 168.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 171.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_16_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_16_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.502 seconds; current allocated memory: 181.305 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 193.629 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 198.766 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.426 seconds; current allocated memory: 84.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 115.129 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.947 seconds; current allocated memory: 117.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,058 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,964 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,686 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,672 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,538 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,538 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,538 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,538 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,538 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,538 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,538 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,538 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,538 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,541 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,542 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_1' (fir128/fir.cpp:40:19) in function 'fir' completely with a factor of 32 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:37:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:31:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.563 seconds; current allocated memory: 119.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 124.215 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 125.469 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:15:1)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 147.910 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 147.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 149.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 151.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 155.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 166.148 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 171.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 151.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.223 seconds; current allocated memory: 56.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 115.168 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.972 seconds; current allocated memory: 117.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,430 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,750 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,602 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,602 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,602 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,602 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,602 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,602 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,602 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,602 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,602 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,605 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,606 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_1' (fir128/fir.cpp:40:19) in function 'fir' completely with a factor of 16 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:37:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:31:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.6 seconds; current allocated memory: 118.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 124.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 125.340 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:15:1)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 146.816 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 146.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 149.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 151.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 156.117 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 166.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 171.082 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 151.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.023 seconds; current allocated memory: 56.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 115.277 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.854 seconds; current allocated memory: 117.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,675 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 287 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 534 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 406 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:31:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1.
INFO: [HLS 214-376] automatically set the pipeline for Loop< MAC> at fir128/fir.cpp:37:2 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.591 seconds; current allocated memory: 119.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 124.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 125.945 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 148.539 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 148.562 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=acc_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.22 seconds; current allocated memory: 150.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 152.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.465 seconds; current allocated memory: 158.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 167.602 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 172.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 189.36 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.972 seconds; current allocated memory: 57.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 114.613 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 116.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,675 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 673 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 679 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1.
INFO: [HLS 214-376] automatically set the pipeline for Loop< TDL> at fir128/fir.cpp:31:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MAC> at fir128/fir.cpp:37:2 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.575 seconds; current allocated memory: 118.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.793 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 127.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 129.539 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 157.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 206.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.382 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:
	'store' operation 0 bit ('i_write_ln29', fir128/fir.cpp:29) of constant 127 on local variable 'i', fir128/fir.cpp:29 [383]  (1.588 ns)
	'load' operation 7 bit ('i', fir128/fir.cpp:29) on local variable 'i', fir128/fir.cpp:29 [386]  (0.000 ns)
	'sparsemux' operation 17 bit ('tmp', fir128/fir.cpp:33) [646]  (4.206 ns)
	multiplexor before 'phi' operation 16 bit ('mux_case_126152', fir128/fir.cpp:33) with incoming values : ('trunc_ln33_125', fir128/fir.cpp:33) ('trunc_ln33_126', fir128/fir.cpp:33) [1031]  (1.588 ns)
	'phi' operation 16 bit ('mux_case_126152', fir128/fir.cpp:33) with incoming values : ('trunc_ln33_125', fir128/fir.cpp:33) ('trunc_ln33_126', fir128/fir.cpp:33) [1031]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.689 seconds; current allocated memory: 280.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.073 seconds; current allocated memory: 280.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=acc_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 280.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 280.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 280.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 280.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_255_7_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.292 seconds; current allocated memory: 410.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_MAC' pipeline 'MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.121 seconds; current allocated memory: 469.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 469.023 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 473.332 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.774 seconds; current allocated memory: 478.918 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30 seconds. CPU system time: 1 seconds. Elapsed time: 47.84 seconds; current allocated memory: 364.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 114.340 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.804 seconds; current allocated memory: 116.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,675 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,289 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,184 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,172 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,172 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,174 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:37:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:31:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.551 seconds; current allocated memory: 118.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 123.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 125.066 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:15:1)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 147.453 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 147.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 149.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 150.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.493 seconds; current allocated memory: 154.906 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 165.367 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 170.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 151.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.986 seconds; current allocated memory: 56.441 MB.
