//go:build !noasm && arm64
// Code generated by GoAT. DO NOT EDIT.
// versions:
// 	clang   21.1.8
// 	objdump 2.45.1
// flags: --target=arm64 -march=armv8-a+simd+fp -O3
// source: ../c/vec_neon_arm64.c

TEXT ·add_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e21d400        // fadd	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·sub_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea1d400        // fsub	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·mul_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6e21dc00        // fmul	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·div_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6e21fc00        // fdiv	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·fma_f32x4(SB), $0-64
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	MOVD c+32(FP), R9
	MOVD c+40(FP), R10
	VMOV R9, V2.D[0]
	VMOV R10, V2.D[1]
	WORD $0x4e20cc22        // fmla	v2.4s, v1.4s, v0.4s
	WORD $0x4ea21c40        // mov	v0.16b, v2.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+48(FP)
	MOVD R10, result+56(FP)
	RET

TEXT ·fms_f32x4(SB), $0-64
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	MOVD c+32(FP), R9
	MOVD c+40(FP), R10
	VMOV R9, V2.D[0]
	VMOV R10, V2.D[1]
	WORD $0x4ea0cc22        // fmls	v2.4s, v1.4s, v0.4s
	WORD $0x4ea21c40        // mov	v0.16b, v2.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+48(FP)
	MOVD R10, result+56(FP)
	RET

TEXT ·min_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea1f400        // fmin	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·max_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e21f400        // fmax	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·abs_f32x4(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4ea0f800        // fabs	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·neg_f32x4(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6ea0f800        // fneg	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·sqrt_f32x4(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6ea1f800        // fsqrt	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·recip_f32x4(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4ea1d800        // frecpe	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·rsqrt_f32x4(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6ea1d800        // frsqrte	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·hsum_f32x4(SB), $0-24
	MOVD  v+0(FP), R9
	MOVD  v+8(FP), R10
	VMOV  R9, V0.D[0]
	VMOV  R10, V0.D[1]
	WORD  $0x6e20d400       // faddp	v0.4s, v0.4s, v0.4s
	WORD  $0x7e30d800       // faddp	s0, v0.2s
	FMOVS F0, result+16(FP)
	RET

TEXT ·hmin_f32x4(SB), $0-24
	MOVD  v+0(FP), R9
	MOVD  v+8(FP), R10
	VMOV  R9, V0.D[0]
	VMOV  R10, V0.D[1]
	WORD  $0x6eb0f800       // fminv	s0, v0.4s
	FMOVS F0, result+16(FP)
	RET

TEXT ·hmax_f32x4(SB), $0-24
	MOVD  v+0(FP), R9
	MOVD  v+8(FP), R10
	VMOV  R9, V0.D[0]
	VMOV  R10, V0.D[1]
	WORD  $0x6e30f800       // fmaxv	s0, v0.4s
	FMOVS F0, result+16(FP)
	RET

TEXT ·dot_f32x4(SB), $0-40
	MOVD  a+0(FP), R9
	MOVD  a+8(FP), R10
	VMOV  R9, V0.D[0]
	VMOV  R10, V0.D[1]
	MOVD  b+16(FP), R9
	MOVD  b+24(FP), R10
	VMOV  R9, V1.D[0]
	VMOV  R10, V1.D[1]
	WORD  $0x6e21dc00       // fmul	v0.4s, v0.4s, v1.4s
	WORD  $0x6e20d400       // faddp	v0.4s, v0.4s, v0.4s
	WORD  $0x7e30d800       // faddp	s0, v0.2s
	FMOVS F0, result+32(FP)
	RET

TEXT ·eq_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e21e400        // fcmeq	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·ne_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e21e400        // fcmeq	v0.4s, v0.4s, v1.4s
	WORD $0x6e205800        // mvn	v0.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·lt_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6ea0e420        // fcmgt	v0.4s, v1.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·le_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6e20e420        // fcmge	v0.4s, v1.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·gt_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6ea1e400        // fcmgt	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·ge_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6e21e400        // fcmge	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·and_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e201c20        // and	v0.16b, v1.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·or_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea01c20        // orr	v0.16b, v1.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·xor_f32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6e201c20        // eor	v0.16b, v1.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·sel_f32x4(SB), $0-64
	MOVD mask+0(FP), R9
	MOVD mask+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD yes+16(FP), R9
	MOVD yes+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	MOVD no+32(FP), R9
	MOVD no+40(FP), R10
	VMOV R9, V2.D[0]
	VMOV R10, V2.D[1]
	WORD $0x6e621c20        // bsl	v0.16b, v1.16b, v2.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+48(FP)
	MOVD R10, result+56(FP)
	RET

TEXT ·add_f64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e61d400        // fadd	v0.2d, v0.2d, v1.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·sub_f64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ee1d400        // fsub	v0.2d, v0.2d, v1.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·mul_f64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6e61dc00        // fmul	v0.2d, v0.2d, v1.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·div_f64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6e61fc00        // fdiv	v0.2d, v0.2d, v1.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·fma_f64x2(SB), $0-64
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	MOVD c+32(FP), R9
	MOVD c+40(FP), R10
	VMOV R9, V2.D[0]
	VMOV R10, V2.D[1]
	WORD $0x4e60cc22        // fmla	v2.2d, v1.2d, v0.2d
	WORD $0x4ea21c40        // mov	v0.16b, v2.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+48(FP)
	MOVD R10, result+56(FP)
	RET

TEXT ·min_f64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ee1f400        // fmin	v0.2d, v0.2d, v1.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·max_f64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e61f400        // fmax	v0.2d, v0.2d, v1.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·abs_f64x2(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4ee0f800        // fabs	v0.2d, v0.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·neg_f64x2(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6ee0f800        // fneg	v0.2d, v0.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·sqrt_f64x2(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6ee1f800        // fsqrt	v0.2d, v0.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·hsum_f64x2(SB), $0-24
	MOVD  v+0(FP), R9
	MOVD  v+8(FP), R10
	VMOV  R9, V0.D[0]
	VMOV  R10, V0.D[1]
	WORD  $0x7e70d800       // faddp	d0, v0.2d
	FMOVD F0, result+16(FP)
	RET

TEXT ·dot_f64x2(SB), $0-40
	MOVD  a+0(FP), R9
	MOVD  a+8(FP), R10
	VMOV  R9, V0.D[0]
	VMOV  R10, V0.D[1]
	MOVD  b+16(FP), R9
	MOVD  b+24(FP), R10
	VMOV  R9, V1.D[0]
	VMOV  R10, V1.D[1]
	WORD  $0x6e61dc00       // fmul	v0.2d, v0.2d, v1.2d
	WORD  $0x7e70d800       // faddp	d0, v0.2d
	FMOVD F0, result+32(FP)
	RET

TEXT ·add_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea08420        // add	v0.4s, v1.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·sub_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6ea18400        // sub	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·mul_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea09c20        // mul	v0.4s, v1.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·min_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea16c00        // smin	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·max_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea16400        // smax	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·abs_i32x4(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4ea0b800        // abs	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·neg_i32x4(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6ea0b800        // neg	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·and_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e201c20        // and	v0.16b, v1.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·or_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea01c20        // orr	v0.16b, v1.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·xor_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6e201c20        // eor	v0.16b, v1.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·not_i32x4(SB), $0-32
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6e205800        // mvn	v0.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·andnot_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e611c00        // bic	v0.16b, v0.16b, v1.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·eq_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6ea18c00        // cmeq	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·lt_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea03420        // cmgt	v0.4s, v1.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·gt_i32x4(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea13400        // cmgt	v0.4s, v0.4s, v1.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·sel_i32x4(SB), $0-64
	MOVD mask+0(FP), R9
	MOVD mask+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD yes+16(FP), R9
	MOVD yes+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	MOVD no+32(FP), R9
	MOVD no+40(FP), R10
	VMOV R9, V2.D[0]
	VMOV R10, V2.D[1]
	WORD $0x6e621c20        // bsl	v0.16b, v1.16b, v2.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+48(FP)
	MOVD R10, result+56(FP)
	RET

TEXT ·hsum_i32x4(SB), $0-24
	MOVD v+0(FP), R9
	MOVD v+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4eb1b800       // addv	s0, v0.4s
	WORD $0x4e042c00       // smov	x0, v0.s[0]
	MOVD R0, result+16(FP)
	RET

TEXT ·add_i64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ee08420        // add	v0.2d, v1.2d, v0.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·sub_i64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6ee18400        // sub	v0.2d, v0.2d, v1.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·and_i64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4e201c20        // and	v0.16b, v1.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·or_i64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x4ea01c20        // orr	v0.16b, v1.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·xor_i64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6e201c20        // eor	v0.16b, v1.16b, v0.16b
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·eq_i64x2(SB), $0-48
	MOVD a+0(FP), R9
	MOVD a+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	MOVD b+16(FP), R9
	MOVD b+24(FP), R10
	VMOV R9, V1.D[0]
	VMOV R10, V1.D[1]
	WORD $0x6ee18c00        // cmeq	v0.2d, v0.2d, v1.2d
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+32(FP)
	MOVD R10, result+40(FP)
	RET

TEXT ·add_f32x2(SB), $0-24
	MOVD a+0(FP), R9
	VMOV R9, V0.D[0]
	MOVD b+8(FP), R9
	VMOV R9, V1.D[0]
	WORD $0x0e21d400       // fadd	v0.2s, v0.2s, v1.2s
	VMOV V0.D[0], R9
	MOVD R9, result+16(FP)
	RET

TEXT ·sub_f32x2(SB), $0-24
	MOVD a+0(FP), R9
	VMOV R9, V0.D[0]
	MOVD b+8(FP), R9
	VMOV R9, V1.D[0]
	WORD $0x0ea1d400       // fsub	v0.2s, v0.2s, v1.2s
	VMOV V0.D[0], R9
	MOVD R9, result+16(FP)
	RET

TEXT ·mul_f32x2(SB), $0-24
	MOVD a+0(FP), R9
	VMOV R9, V0.D[0]
	MOVD b+8(FP), R9
	VMOV R9, V1.D[0]
	WORD $0x2e21dc00       // fmul	v0.2s, v0.2s, v1.2s
	VMOV V0.D[0], R9
	MOVD R9, result+16(FP)
	RET

TEXT ·div_f32x2(SB), $0-24
	MOVD a+0(FP), R9
	VMOV R9, V0.D[0]
	MOVD b+8(FP), R9
	VMOV R9, V1.D[0]
	WORD $0x2e21fc00       // fdiv	v0.2s, v0.2s, v1.2s
	VMOV V0.D[0], R9
	MOVD R9, result+16(FP)
	RET

TEXT ·min_f32x2(SB), $0-24
	MOVD a+0(FP), R9
	VMOV R9, V0.D[0]
	MOVD b+8(FP), R9
	VMOV R9, V1.D[0]
	WORD $0x0ea1f400       // fmin	v0.2s, v0.2s, v1.2s
	VMOV V0.D[0], R9
	MOVD R9, result+16(FP)
	RET

TEXT ·max_f32x2(SB), $0-24
	MOVD a+0(FP), R9
	VMOV R9, V0.D[0]
	MOVD b+8(FP), R9
	VMOV R9, V1.D[0]
	WORD $0x0e21f400       // fmax	v0.2s, v0.2s, v1.2s
	VMOV V0.D[0], R9
	MOVD R9, result+16(FP)
	RET

TEXT ·hsum_f32x2(SB), $0-16
	MOVD  v+0(FP), R9
	VMOV  R9, V0.D[0]
	WORD  $0x7e30d800      // faddp	s0, v0.2s
	FMOVS F0, result+8(FP)
	RET

TEXT ·dot_f32x2(SB), $0-24
	MOVD  a+0(FP), R9
	VMOV  R9, V0.D[0]
	MOVD  b+8(FP), R9
	VMOV  R9, V1.D[0]
	WORD  $0x2e21dc00       // fmul	v0.2s, v0.2s, v1.2s
	WORD  $0x7e30d800       // faddp	s0, v0.2s
	FMOVS F0, result+16(FP)
	RET

TEXT ·counttrue_i32x4(SB), $0-24
	MOVD mask+0(FP), R9
	MOVD mask+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6f210400       // ushr	v0.4s, v0.4s, #31
	WORD $0x4eb1b800       // addv	s0, v0.4s
	WORD $0x1e260000       // fmov	w0, s0
	MOVD R0, result+16(FP)
	RET

TEXT ·alltrue_i32x4(SB), $0-24
	MOVD mask+0(FP), R9
	MOVD mask+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6eb1a800       // uminv	s0, v0.4s
	WORD $0x1e260008       // fmov	w8, s0
	WORD $0x7100011f       // cmp	w8, #0
	WORD $0x1a9f07e0       // cset	w0, ne
	MOVD R0, result+16(FP)
	RET

TEXT ·anytrue_i32x4(SB), $0-24
	MOVD mask+0(FP), R9
	MOVD mask+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x6eb0a800       // umaxv	s0, v0.4s
	WORD $0x1e260008       // fmov	w8, s0
	WORD $0x7100011f       // cmp	w8, #0
	WORD $0x1a9f07e0       // cset	w0, ne
	MOVD R0, result+16(FP)
	RET

TEXT ·cvt_f32x4_i32x4(SB), $0-32
	MOVD v+0(FP), R9
	MOVD v+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4ea1b800        // fcvtzs	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·cvt_i32x4_f32x4(SB), $0-32
	MOVD v+0(FP), R9
	MOVD v+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4e21d800        // scvtf	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·cvt_f32x2_f64x2(SB), $0-32
	MOVD v+0(FP), R9
	VMOV R9, V0.D[0]
	WORD $0x0e617800        // fcvtl	v0.2d, v0.2s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·cvt_f64x2_f32x2(SB), $0-24
	MOVD v+0(FP), R9
	MOVD v+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x0e616800       // fcvtn	v0.2s, v0.2d
	VMOV V0.D[0], R9
	MOVD R9, result+16(FP)
	RET

TEXT ·round_f32x4(SB), $0-32
	MOVD v+0(FP), R9
	MOVD v+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4e218800        // frintn	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·floor_f32x4(SB), $0-32
	MOVD v+0(FP), R9
	MOVD v+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4e219800        // frintm	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·ceil_f32x4(SB), $0-32
	MOVD v+0(FP), R9
	MOVD v+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4ea18800        // frintp	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET

TEXT ·trunc_f32x4(SB), $0-32
	MOVD v+0(FP), R9
	MOVD v+8(FP), R10
	VMOV R9, V0.D[0]
	VMOV R10, V0.D[1]
	WORD $0x4ea19800        // frintz	v0.4s, v0.4s
	VMOV V0.D[0], R9
	VMOV V0.D[1], R10
	MOVD R9, result+16(FP)
	MOVD R10, result+24(FP)
	RET
