<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/error_info/p10_pstate_parameter_block_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- Error definitions for p10_pstate_parameter_block procedure -->


<!--
    Notes on callout/deconfigure/gard.

    To boot the computer, good #V is needed.  If failures occur, the chip and/or
    its VPD contents is the likely suspect.  The chip is called out, deconfigured,
    and garded to allow the remainder of the computer to boot and be used.

    If IQ VPD accesses or the validity checking are in error, the computer can
    still boot but WOF will be disabled.  The chip is called out but it is NOT
    deconfigured or garded.

    If #W VPD accesses or the validity checking are in error, the computer can
    still boot but WOF and/or VDMs will be disabled depending on the portion of
    #W in error.  The chip is called out (due to VPD error) but it is NOT
    deconfigured or garded.

    If WOF Table accesses or contents are in error, the computer can still boot
    but WOF will be disabled.  As the WOF tables are part of the code, CODE
    is called out nothing is deconfigured or garded.
-->

<hwpErrors>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_MVPD_CHIPLET_VOLTAGE_NOT_EQUAL</rc>
    <description>#V data is not same across EQ chiplets</description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>CURRENT_EQ_CHIPLET_TARGET</ffdc>
    <ffdc>FIRST_EQ_CHIPLET_TARGET</ffdc>
    <ffdc>BUCKET</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
       <target>CHIP_TARGET</target>
    </deconfigure>
    <gard>
       <target>CHIP_TARGET</target>
    </gard>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_BIASED_POUNDV_SLOPE_ERROR</rc>
    <description>During #V Biased data validity checking, the data did not have at or
    increasing slopes (eg Power Save LE Nominal LE Turbo LE UltraTurbo).
    Pstates are being disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>CHIPLET_NUMBER</ffdc>
    <ffdc>BUCKET</ffdc>
    <ffdc>POINT</ffdc>
    <ffdc>FREQUENCY_A</ffdc>
    <ffdc>VDD_A</ffdc>
    <ffdc>IDD_TDP_AC_A</ffdc>
    <ffdc>IDD_TDP_DC_A</ffdc>
    <ffdc>IDD_RDP_AC_A</ffdc>
    <ffdc>IDD_RDP_DC_A</ffdc>
    <ffdc>VCS_A</ffdc>
    <ffdc>ICS_TDP_AC_A</ffdc>
    <ffdc>ICS_TDP_DC_A</ffdc>
    <ffdc>ICS_RDP_AC_A</ffdc>
    <ffdc>ICS_RDP_DC_A</ffdc>
    <ffdc>IRT_RDP_AC_10MA_A</ffdc>
    <ffdc>IRT_RDP_DC_10MA_A</ffdc>
    <ffdc>VDD_VMIN_A</ffdc>
    <ffdc>FREQUENCY_B</ffdc>
    <ffdc>VDD_B</ffdc>
    <ffdc>IDD_TDP_AC_B</ffdc>
    <ffdc>IDD_TDP_DC_B</ffdc>
    <ffdc>IDD_RDP_AC_B</ffdc>
    <ffdc>IDD_RDP_DC_B</ffdc>
    <ffdc>VCS_B</ffdc>
    <ffdc>ICS_TDP_AC_B</ffdc>
    <ffdc>ICS_TDP_DC_B</ffdc>
    <ffdc>ICS_RDP_AC_B</ffdc>
    <ffdc>ICS_RDP_DC_B</ffdc>
    <ffdc>IRT_RDP_AC_10MA_B</ffdc>
    <ffdc>IRT_RDP_DC_10MA_B</ffdc>
    <ffdc>VDD_VMIN_B</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->

  <hwpError>
    <rc>RC_PSTATE_PB_POUNDV_SLOPE_ERROR</rc>
    <description>During #V validity checking, the data did not have at or
    increasing slopes (eg Power Save LE Nominal LE Turbo LE UltraTurbo).
    Pstates are being disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>CHIPLET_NUMBER</ffdc>
    <ffdc>BUCKET</ffdc>
    <ffdc>POINT</ffdc>
    <ffdc>FREQUENCY_A</ffdc>
    <ffdc>VDD_A</ffdc>
    <ffdc>IDD_TDP_AC_A</ffdc>
    <ffdc>IDD_TDP_DC_A</ffdc>
    <ffdc>IDD_RDP_AC_A</ffdc>
    <ffdc>IDD_RDP_DC_A</ffdc>
    <ffdc>VCS_A</ffdc>
    <ffdc>ICS_TDP_AC_A</ffdc>
    <ffdc>ICS_TDP_DC_A</ffdc>
    <ffdc>ICS_RDP_AC_A</ffdc>
    <ffdc>ICS_RDP_DC_A</ffdc>
    <ffdc>IRT_RDP_AC_10MA_A</ffdc>
    <ffdc>IRT_RDP_DC_10MA_A</ffdc>
    <ffdc>VDD_VMIN_A</ffdc>
    <ffdc>FREQUENCY_B</ffdc>
    <ffdc>VDD_B</ffdc>
    <ffdc>IDD_TDP_AC_B</ffdc>
    <ffdc>IDD_TDP_DC_B</ffdc>
    <ffdc>IDD_RDP_AC_B</ffdc>
    <ffdc>IDD_RDP_DC_B</ffdc>
    <ffdc>VCS_B</ffdc>
    <ffdc>ICS_TDP_AC_B</ffdc>
    <ffdc>ICS_TDP_DC_B</ffdc>
    <ffdc>ICS_RDP_AC_B</ffdc>
    <ffdc>ICS_RDP_DC_B</ffdc>
    <ffdc>IRT_RDP_AC_10MA_B</ffdc>
    <ffdc>IRT_RDP_DC_10MA_B</ffdc>
    <ffdc>VDD_VMIN_B</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUNDV_ZERO_ERROR</rc>
    <description>During #V validity checking, one or more required fields
    were found to contain zero contents.  Pstates are being disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>CHIPLET_NUMBER</ffdc>
    <ffdc>BUCKET</ffdc>
    <ffdc>POINT</ffdc>
    <ffdc>FREQUENCY_A</ffdc>
    <ffdc>VDD_A</ffdc>
    <ffdc>IDD_TDP_AC_A</ffdc>
    <ffdc>IDD_TDP_DC_A</ffdc>
    <ffdc>IDD_RDP_AC_A</ffdc>
    <ffdc>IDD_RDP_DC_A</ffdc>
    <ffdc>VCS_A</ffdc>
    <ffdc>ICS_TDP_AC_A</ffdc>
    <ffdc>ICS_TDP_DC_A</ffdc>
    <ffdc>ICS_RDP_AC_A</ffdc>
    <ffdc>ICS_RDP_DC_A</ffdc>
    <ffdc>IRT_RDP_AC_10MA_A</ffdc>
    <ffdc>IRT_RDP_DC_10MA_A</ffdc>
    <ffdc>VDD_VMIN_A</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
<!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_BIASED_POUNDV_ZERO_ERROR</rc>
    <description>During #V Biased data validity checking, one or more required fields
    were found to contain zero contents.  Pstates are being disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>CHIPLET_NUMBER</ffdc>
    <ffdc>BUCKET</ffdc>
    <ffdc>POINT</ffdc>
    <ffdc>FREQUENCY_A</ffdc>
    <ffdc>VDD_A</ffdc>
    <ffdc>IDD_TDP_AC_A</ffdc>
    <ffdc>IDD_TDP_DC_A</ffdc>
    <ffdc>IDD_RDP_AC_A</ffdc>
    <ffdc>IDD_RDP_DC_A</ffdc>
    <ffdc>VCS_A</ffdc>
    <ffdc>ICS_TDP_AC_A</ffdc>
    <ffdc>ICS_TDP_DC_A</ffdc>
    <ffdc>ICS_RDP_AC_A</ffdc>
    <ffdc>ICS_RDP_DC_A</ffdc>
    <ffdc>IRT_RDP_AC_10MA_A</ffdc>
    <ffdc>IRT_RDP_DC_10MA_A</ffdc>
    <ffdc>VDD_VMIN_A</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUNDV_WOF_UT_ERROR</rc>
    <description>WOF was intending to be enabled but could not due to #V validity
    checking issue of the UltraTurbo content.  The machine continues as
    functional but with WOF disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>CHIPLET_NUMBER</ffdc>
    <ffdc>BUCKET</ffdc>
    <ffdc>FREQUENCY_A</ffdc>
    <ffdc>VDD_A</ffdc>
    <ffdc>IDD_TDP_AC_A</ffdc>
    <ffdc>IDD_TDP_DC_A</ffdc>
    <ffdc>IDD_RDP_AC_A</ffdc>
    <ffdc>IDD_RDP_DC_A</ffdc>
    <ffdc>VCS_A</ffdc>
    <ffdc>ICS_TDP_AC_A</ffdc>
    <ffdc>ICS_TDP_DC_A</ffdc>
    <ffdc>ICS_RDP_AC_A</ffdc>
    <ffdc>ICS_RDP_DC_A</ffdc>
    <ffdc>IRT_RDP_AC_10MA_A</ffdc>
    <ffdc>IRT_RDP_DC_10MA_A</ffdc>
    <ffdc>VDD_VMIN_A</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_BIASED_POUNDV_WOF_UT_ERROR</rc>
    <description>WOF was intending to be enabled but could not due to #V validity
    checking issue of the biased UltraTurbo content.  The machine continues as
    functional but with WOF disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>CHIPLET_NUMBER</ffdc>
    <ffdc>BUCKET</ffdc>
    <ffdc>FREQUENCY_A</ffdc>
    <ffdc>VDD_A</ffdc>
    <ffdc>IDD_TDP_AC_A</ffdc>
    <ffdc>IDD_TDP_DC_A</ffdc>
    <ffdc>IDD_RDP_AC_A</ffdc>
    <ffdc>IDD_RDP_DC_A</ffdc>
    <ffdc>VCS_A</ffdc>
    <ffdc>ICS_TDP_AC_A</ffdc>
    <ffdc>ICS_TDP_DC_A</ffdc>
    <ffdc>ICS_RDP_AC_A</ffdc>
    <ffdc>ICS_RDP_DC_A</ffdc>
    <ffdc>IRT_RDP_AC_10MA_A</ffdc>
    <ffdc>IRT_RDP_DC_10MA_A</ffdc>
    <ffdc>VDD_VMIN_A</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_WOF_HEADER_DATA_INVALID</rc>
    <description>WOF Header data is invalid.  The machine continues as
    functional but with WOF disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>MAGIC_NUMBER</ffdc>
    <ffdc>VERSION</ffdc>
    <ffdc>VRT_BLOCK_SIZE</ffdc>
    <ffdc>VRT_HEADER_SIZE</ffdc>
    <ffdc>VRT_DATA_SIZE</ffdc>
    <ffdc>CORE_COUNT</ffdc>
    <ffdc>VCS_START</ffdc>
    <ffdc>VCS_STEP</ffdc>
    <ffdc>VCS_SIZE</ffdc>
    <ffdc>VDD_START</ffdc>
    <ffdc>VDD_STEP</ffdc>
    <ffdc>VDD_SIZE</ffdc>
    <ffdc>IO_START</ffdc>
    <ffdc>IO_STEP</ffdc>
    <ffdc>IO_SIZE</ffdc>
    <ffdc>AMB_COND_START</ffdc>
    <ffdc>AMB_COND_STEP</ffdc>
    <ffdc>AMB_COND_SIZE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_WOF_OVERRIDE_INVALID</rc>
    <description>WOF Header Override data is invalid.  The machine continues as
    functional but with WOF disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>CHIP_PS</ffdc>
    <ffdc>SYS_PS</ffdc>
    <ffdc>CHIP_WB</ffdc>
    <ffdc>SYS_WB</ffdc>
    <ffdc>CHIP_UT</ffdc>
    <ffdc>SYS_UT</ffdc>
    <ffdc>CHIP_FF</ffdc>
    <ffdc>SYS_FF</ffdc>
    <ffdc>CHIP_SP</ffdc>
    <ffdc>SYS_SP</ffdc>
    <ffdc>CHIP_RC</ffdc>
    <ffdc>SYS_RC</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_VRT_HEADER_DATA_INVALID</rc>
    <description>VRT Header data is invalid. The machine continues as
    functional but with WOF disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>MAGIC_NUMBER</ffdc>
    <ffdc>VRT_INDEX</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_ZERO_DCCR</rc>
    <description>The #W VPD field for the DDS Count Control Register (DCCR)
    is zero.  This will lead to the following function disablement:
    - Over Current Sensor (OCS)
    - Undervolting
    - Overvolting
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_IQ_VPD_ERROR</rc>
    <description>#IQ data payload header is invalid</description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>VERSION</ffdc>
    <ffdc>GOOD_QUADS_PER_SORT</ffdc>
    <ffdc>GOOD_NORMAL_CORES_PER_SORT</ffdc>
    <ffdc>GOOD_CACHES_PER_SORT</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_IQ_ACCESS_ERROR</rc>
    <description>pstate parameter accesses within proc_get_mvpd_iddq failed
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>FAPI_RC</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_DDS_ADJ_DELAY_UNDERFLOW</rc>
    <description>The delay value created by adjustment with ATTR_DDS_DELAY_ADJUST
    has underflowed to negative.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>LIMIT</ffdc>
    <ffdc>CF</ffdc>
    <ffdc>CORE</ffdc>
    <ffdc>ATTR_ADJ_VALUE</ffdc>
    <ffdc>PDW_VALUE</ffdc>
    <ffdc>ERROR_VALUE</ffdc>
     <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_DDS_ADJ_DELAY_OVERFLOW</rc>
    <description>The delay value created by adjustment with ATTR_DDS_DELAY_ADJUST
    has overflowed beyond the supported upper limit.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>LIMIT</ffdc>
    <ffdc>CF</ffdc>
    <ffdc>CORE</ffdc>
    <ffdc>ATTR_ADJ_VALUE</ffdc>
    <ffdc>PDW_VALUE</ffdc>
    <ffdc>ERROR_VALUE</ffdc>
     <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_DDS_ADJ_LARGE_DROOP_UNDERFLOW</rc>
    <description>The delay value created by adjustment with ATTR_DDS_LARGE_DROOP_ADJUST
    has underflowed to negative.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>LIMIT</ffdc>
    <ffdc>CF</ffdc>
    <ffdc>CORE</ffdc>
    <ffdc>ATTR_ADJ_VALUE</ffdc>
    <ffdc>PDW_VALUE</ffdc>
    <ffdc>ERROR_VALUE</ffdc>
     <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_DDS_ADJ_LARGE_DROOP_OVERFLOW</rc>
    <description>The delay value created by adjustment with ATTR_DDS_LARGE_DROOP_ADJUST
    has overflowed beyond the supported upper limit.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>LIMIT</ffdc>
    <ffdc>CF</ffdc>
    <ffdc>CORE</ffdc>
    <ffdc>ATTR_ADJ_VALUE</ffdc>
    <ffdc>PDW_VALUE</ffdc>
    <ffdc>ERROR_VALUE</ffdc>
     <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_DDS_ADJ_TRIP_OFFSET_UNDERFLOW</rc>
    <description>The delay value created by adjustment with ATTR_DDS_TRIP_OFFSET_ADJUST
    has underflowed to negative.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>LIMIT</ffdc>
    <ffdc>CF</ffdc>
    <ffdc>CORE</ffdc>
    <ffdc>ATTR_ADJ_VALUE</ffdc>
    <ffdc>PDW_VALUE</ffdc>
    <ffdc>ERROR_VALUE</ffdc>
     <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_DDS_ADJ_TRIP_OFFSET_OVERFLOW</rc>
    <description>The delay value created by adjustment with ATTR_DDS_TRIP_OFFSET_ADJUST
    has overflowed beyond the supported upper limit.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>LIMIT</ffdc>
    <ffdc>CF</ffdc>
    <ffdc>CORE</ffdc>
    <ffdc>ATTR_ADJ_VALUE</ffdc>
    <ffdc>PDW_VALUE</ffdc>
    <ffdc>ERROR_VALUE</ffdc> >
     <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUND_W_TDP_IAC_INVALID</rc>
    <description>#W one or more Idd TDP AC values are zero</description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>EQ_TARGET</ffdc>
    <ffdc>NOMINAL_TDP_IAC</ffdc>
    <ffdc>POWERSAVE_TDP_IAC</ffdc>
    <ffdc>TURBO_TDP_IAC</ffdc>
    <ffdc>ULTRA_TDP_IAC</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUND_W_TDP_IDC_INVALID</rc>
    <description>#W one or more Idd TDP DC values are zero</description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>EQ_TARGET</ffdc>
    <ffdc>NOMINAL_TDP_IDC</ffdc>
    <ffdc>POWERSAVE_TDP_IDC</ffdc>
    <ffdc>TURBO_TDP_IDC</ffdc>
    <ffdc>ULTRA_TDP_IDC</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUND_W_INVALID_VID_VALUE</rc>
    <description>#W vid compare ivid value is zero</description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>EQ_TARGET</ffdc>
    <ffdc>NOMINAL_VID_COMPARE_IVID_VALUE</ffdc>
    <ffdc>POWERSAVE_VID_COMPARE_IVID_VALUE</ffdc>
    <ffdc>TURBO_VID_COMPARE_IVID_VALUE</ffdc>
    <ffdc>ULTRA_VID_COMPARE_IVID_VALUE</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUND_W_INVALID_VID_ORDER</rc>
    <description>#W vid compare ivid value is not in increasing order</description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>EQ_TARGET</ffdc>
    <ffdc>NOMINAL_VID_COMPARE_IVID_VALUE</ffdc>
    <ffdc>POWERSAVE_VID_COMPARE_IVID_VALUE</ffdc>
    <ffdc>TURBO_VID_COMPARE_IVID_VALUE</ffdc>
    <ffdc>ULTRA_VID_COMPARE_IVID_VALUE</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUND_W_INVALID_THRESHOLD_VALUE</rc>
    <description>#W threshold values are invalid</description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>EQ_TARGET</ffdc>
    <ffdc>OP_POINT_TYPE</ffdc>
    <ffdc>VDM_OVERVOLT</ffdc>
    <ffdc>VDM_SMALL</ffdc>
    <ffdc>VDM_EXTREME</ffdc>
    <ffdc>VDM_LARGE</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUND_W_INVALID_FREQ_DROP_VALUE</rc>
    <description>#W freq drop values are invalid</description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>EQ_TARGET</ffdc>
    <ffdc>OP_POINT_TYPE</ffdc>
    <ffdc>VDM_NORMAL_SMALL</ffdc>
    <ffdc>VDM_NORMAL_LARGE</ffdc>
    <ffdc>VDM_LARGE_SMALL</ffdc>
    <ffdc>VDM_SMALL_NORMAL</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUND_W_VERY_INVALID_VDM_DATA</rc>
    <description>For VDM enablement, the Turbo Large Turbo threshold in #W is
    found to less than -32mV which is an indicator of bad (or old) VPD.  VDMs
    are being disabled but otherwise pressing on.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>TURBO_LARGE_THRESHOLD</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
 <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_POUND_W_ACCESS_FAIL</rc>
    <description>pstate parameter accesses within proc_get_mvpd_poundw failed
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>FAPI_RC</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <procedure>CODE</procedure>
      <priority>LOW</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_RESCLK_INDEX_ERROR</rc>
    <description>The resonant clock index vector size is not expected.
    </description>
    <ffdc>FREQ_REGIONS</ffdc>
    <ffdc>INDEX_VEC_SIZE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_RESCLK_TABLE_ERROR</rc>
    <description>The resonant clock table vector size is not expected.
    </description>
    <ffdc>STEPS</ffdc>
    <ffdc>TABLE_VEC_SIZE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_RESCLK_L3_TABLE_ERROR</rc>
    <description>The resonant clock L3 table vector size is not expected.
    </description>
    <ffdc>L3_STEPS</ffdc>
    <ffdc>L3_VEC_SIZE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_CORE_FLOOR_FREQ_GT_CF6_FREQ</rc>
    <description>The core floor frequency is greater than CF6 freq of the part.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>CORE_FLOOR_FREQ</ffdc>
    <ffdc>UT_FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_FREQ2PS_LT_PSTATE_MIN_ERROR</rc>
    <description>The calculated Pstate is less than the allowed minimum..
    </description>
    <ffdc>FREQ</ffdc>
    <ffdc>PSTATE32</ffdc>
    <ffdc>PSTATE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_SAFE_FREQ_GT_PS0_FREQ</rc>
    <description>The calculated Save Mode frequency, after uplifting to
    account for DDS droop events, is above the maximum frequency of
    the part.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>SAFE_FREQ</ffdc>
    <ffdc>UT_FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_ATTRIBUTE_ACCESS_ERROR</rc>
    <description> Pstate attribute access failure.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PAU_FREQ_EQ_ZERO</rc>
    <description>The system attribute ATTR_FREQ_PAU_MHZ has a zero
    value.  This is fatal to Pstate functionality.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_UT_FREQ_MISMATCH</rc>
    <description>The UltraTurbo frequency for this part does not match the others
    in the system. This indicates the parts from different sorts may be plugged
    into the machine.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>UT_FREQ</ffdc>
    <ffdc>COMPAT_FREQ</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_MULTINODE_FREQ_MISMATCH</rc>
    <description> There is a mismatch in the UltraTurbo frequency values between
    different nodes
    </description>
    <ffdc>LOCAL_UT_FREQ</ffdc>
    <ffdc>SYSTEM_UT_FREQ</ffdc>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PM_STATIC_POUNDV_EC_MISMATCH</rc>
    <description>
    A mismatch in chips in the system has been detected whereby static #V is
    required but an attribute override to ATTR_CHIP_EC_FEATURE_STATIC_POUND_V
    is preventing it.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_FREQ_GT_PSTATE0_FREQ</rc>
    <description> A frequency desiring to be converted to a Pstate is greater
    than the Pstate 0 reference frequency.  This is typically due to a mismatch
    between #V VPD and WOF Tables.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>FREQ_KHZ</ffdc>
    <ffdc>SYSTEM_PSTATE0_FREQ_KHZ</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_PSTATE_STEP_EQ_0</rc>
    <description> In converting a frequency to a Pstate, the Pstate step size is 0.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>FREQ_KHZ</ffdc>
    <ffdc>SYSTEM_PSTATE0_FREQ_KHZ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_PSTATE0_FREQ_NOT_SET</rc>
    <description> The Pstate0 reference frequency is 0.  Pstates cannot work unless
    this is set.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>SYSTEM_PSTATE0_FREQ_KHZ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
     <callout>
      <target>CHIP_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_XLATE_UNDERFLOW</rc>
    <description> An underflow occured translating to a Pstate.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>FREQ_KHZ</ffdc>
    <ffdc>SYSTEM_PSTATE0_FREQ_KHZ</ffdc>
    <ffdc>PSTATE</ffdc>
    <ffdc>PSTATE_MIN</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_XLATE_OVERFLOW</rc>
    <description> An overflow occured translating to a Pstate.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>FREQ_KHZ</ffdc>
    <ffdc>SYSTEM_PSTATE0_FREQ_KHZ</ffdc>
    <ffdc>PSTATE</ffdc>
    <ffdc>PSTATE_MAX</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PSTATE_PB_PDV_TDP_CURRENT_ERROR</rc>
    <description>The #V TDP Current Mark is not set for an enabled DD level. WOF
    is disabled.
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>MODEL_DATA_FLAG</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_PM_DPLL_FREQ_UPDATE_FAIL</rc>
    <description>
    Safe mode freq update failed during host_set_voltage
    </description>
    <ffdc>CHIP_TARGET</ffdc>
    <ffdc>DPLL_FREQ</ffdc>
    <ffdc>DPLL_STAT</ffdc>
    <callout>
      <target>CHIP_TARGET</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
</hwpErrors>
