/***************************************************************************//**
* \file cyreg_peri.h
*
* \brief
* PERI register definition header
*
* \note
* Generator version: 1.4.0.1252
* Database revision: TVIIC2D6M_CFR
*
********************************************************************************
* \copyright
* Copyright 2016-2019, Cypress Semiconductor Corporation. All rights reserved.
* You may use this file only in accordance with the license, terms, conditions,
* disclaimers, and limitations in the end user license agreement accompanying
* the software package with which this file was provided.
*******************************************************************************/

#ifndef _CYREG_PERI_H_
#define _CYREG_PERI_H_

#include "cyip_peri_v3.h"

/**
  * \brief Peripheral group structure (PERI_GR0)
  */
#define CYREG_PERI_GR0_SL_CTL           ((volatile un_PERI_GR_SL_CTL_t*) 0x40004010UL)

/**
  * \brief Peripheral group structure (PERI_GR1)
  */
#define CYREG_PERI_GR1_SL_CTL           ((volatile un_PERI_GR_SL_CTL_t*) 0x40004050UL)

/**
  * \brief Peripheral group structure (PERI_GR2)
  */
#define CYREG_PERI_GR2_SL_CTL           ((volatile un_PERI_GR_SL_CTL_t*) 0x40004090UL)

/**
  * \brief Peripheral group structure (PERI_GR3)
  */
#define CYREG_PERI_GR3_CLOCK_CTL        ((volatile un_PERI_GR_CLOCK_CTL_t*) 0x400040C0UL)
#define CYREG_PERI_GR3_SL_CTL           ((volatile un_PERI_GR_SL_CTL_t*) 0x400040D0UL)

/**
  * \brief Peripheral group structure (PERI_GR4)
  */
#define CYREG_PERI_GR4_CLOCK_CTL        ((volatile un_PERI_GR_CLOCK_CTL_t*) 0x40004100UL)
#define CYREG_PERI_GR4_SL_CTL           ((volatile un_PERI_GR_SL_CTL_t*) 0x40004110UL)

/**
  * \brief Peripheral group structure (PERI_GR5)
  */
#define CYREG_PERI_GR5_CLOCK_CTL        ((volatile un_PERI_GR_CLOCK_CTL_t*) 0x40004140UL)
#define CYREG_PERI_GR5_SL_CTL           ((volatile un_PERI_GR_SL_CTL_t*) 0x40004150UL)

/**
  * \brief Peripheral group structure (PERI_GR6)
  */
#define CYREG_PERI_GR6_CLOCK_CTL        ((volatile un_PERI_GR_CLOCK_CTL_t*) 0x40004180UL)
#define CYREG_PERI_GR6_SL_CTL           ((volatile un_PERI_GR_SL_CTL_t*) 0x40004190UL)

/**
  * \brief Peripheral group structure (PERI_GR8)
  */
#define CYREG_PERI_GR8_CLOCK_CTL        ((volatile un_PERI_GR_CLOCK_CTL_t*) 0x40004200UL)
#define CYREG_PERI_GR8_SL_CTL           ((volatile un_PERI_GR_SL_CTL_t*) 0x40004210UL)

/**
  * \brief Peripheral group structure (PERI_GR9)
  */
#define CYREG_PERI_GR9_CLOCK_CTL        ((volatile un_PERI_GR_CLOCK_CTL_t*) 0x40004240UL)
#define CYREG_PERI_GR9_SL_CTL           ((volatile un_PERI_GR_SL_CTL_t*) 0x40004250UL)

/**
  * \brief Peripheral group structure (PERI_GR10)
  */
#define CYREG_PERI_GR10_CLOCK_CTL       ((volatile un_PERI_GR_CLOCK_CTL_t*) 0x40004280UL)
#define CYREG_PERI_GR10_SL_CTL          ((volatile un_PERI_GR_SL_CTL_t*) 0x40004290UL)

/**
  * \brief Trigger group (PERI_TR_GR0)
  */
#define CYREG_PERI_TR_GR0_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008000UL)
#define CYREG_PERI_TR_GR0_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008004UL)
#define CYREG_PERI_TR_GR0_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008008UL)
#define CYREG_PERI_TR_GR0_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000800CUL)
#define CYREG_PERI_TR_GR0_TR_CTL4       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008010UL)
#define CYREG_PERI_TR_GR0_TR_CTL5       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008014UL)
#define CYREG_PERI_TR_GR0_TR_CTL6       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008018UL)
#define CYREG_PERI_TR_GR0_TR_CTL7       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000801CUL)
#define CYREG_PERI_TR_GR0_TR_CTL8       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008020UL)
#define CYREG_PERI_TR_GR0_TR_CTL9       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008024UL)
#define CYREG_PERI_TR_GR0_TR_CTL10      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008028UL)
#define CYREG_PERI_TR_GR0_TR_CTL11      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000802CUL)
#define CYREG_PERI_TR_GR0_TR_CTL12      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008030UL)
#define CYREG_PERI_TR_GR0_TR_CTL13      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008034UL)
#define CYREG_PERI_TR_GR0_TR_CTL14      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008038UL)
#define CYREG_PERI_TR_GR0_TR_CTL15      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000803CUL)

/**
  * \brief Trigger group (PERI_TR_GR1)
  */
#define CYREG_PERI_TR_GR1_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008400UL)
#define CYREG_PERI_TR_GR1_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008404UL)
#define CYREG_PERI_TR_GR1_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008408UL)
#define CYREG_PERI_TR_GR1_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000840CUL)
#define CYREG_PERI_TR_GR1_TR_CTL4       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008410UL)
#define CYREG_PERI_TR_GR1_TR_CTL5       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008414UL)
#define CYREG_PERI_TR_GR1_TR_CTL6       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008418UL)
#define CYREG_PERI_TR_GR1_TR_CTL7       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000841CUL)
#define CYREG_PERI_TR_GR1_TR_CTL8       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008420UL)
#define CYREG_PERI_TR_GR1_TR_CTL9       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008424UL)
#define CYREG_PERI_TR_GR1_TR_CTL10      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008428UL)
#define CYREG_PERI_TR_GR1_TR_CTL11      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000842CUL)
#define CYREG_PERI_TR_GR1_TR_CTL12      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008430UL)
#define CYREG_PERI_TR_GR1_TR_CTL13      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008434UL)
#define CYREG_PERI_TR_GR1_TR_CTL14      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008438UL)
#define CYREG_PERI_TR_GR1_TR_CTL15      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000843CUL)

/**
  * \brief Trigger group (PERI_TR_GR2)
  */
#define CYREG_PERI_TR_GR2_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008800UL)
#define CYREG_PERI_TR_GR2_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008804UL)
#define CYREG_PERI_TR_GR2_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008808UL)
#define CYREG_PERI_TR_GR2_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000880CUL)
#define CYREG_PERI_TR_GR2_TR_CTL4       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008810UL)
#define CYREG_PERI_TR_GR2_TR_CTL5       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008814UL)
#define CYREG_PERI_TR_GR2_TR_CTL6       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008818UL)
#define CYREG_PERI_TR_GR2_TR_CTL7       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000881CUL)
#define CYREG_PERI_TR_GR2_TR_CTL8       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008820UL)
#define CYREG_PERI_TR_GR2_TR_CTL9       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008824UL)
#define CYREG_PERI_TR_GR2_TR_CTL10      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008828UL)
#define CYREG_PERI_TR_GR2_TR_CTL11      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000882CUL)
#define CYREG_PERI_TR_GR2_TR_CTL12      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008830UL)
#define CYREG_PERI_TR_GR2_TR_CTL13      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008834UL)
#define CYREG_PERI_TR_GR2_TR_CTL14      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008838UL)
#define CYREG_PERI_TR_GR2_TR_CTL15      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000883CUL)

/**
  * \brief Trigger group (PERI_TR_GR3)
  */
#define CYREG_PERI_TR_GR3_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008C00UL)
#define CYREG_PERI_TR_GR3_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008C04UL)
#define CYREG_PERI_TR_GR3_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008C08UL)
#define CYREG_PERI_TR_GR3_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008C0CUL)
#define CYREG_PERI_TR_GR3_TR_CTL4       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008C10UL)
#define CYREG_PERI_TR_GR3_TR_CTL5       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008C14UL)
#define CYREG_PERI_TR_GR3_TR_CTL6       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008C18UL)
#define CYREG_PERI_TR_GR3_TR_CTL7       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40008C1CUL)

/**
  * \brief Trigger group (PERI_TR_GR4)
  */
#define CYREG_PERI_TR_GR4_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009000UL)
#define CYREG_PERI_TR_GR4_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009004UL)
#define CYREG_PERI_TR_GR4_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009008UL)
#define CYREG_PERI_TR_GR4_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000900CUL)
#define CYREG_PERI_TR_GR4_TR_CTL4       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009010UL)
#define CYREG_PERI_TR_GR4_TR_CTL5       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009014UL)
#define CYREG_PERI_TR_GR4_TR_CTL6       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009018UL)
#define CYREG_PERI_TR_GR4_TR_CTL7       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000901CUL)
#define CYREG_PERI_TR_GR4_TR_CTL8       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009020UL)
#define CYREG_PERI_TR_GR4_TR_CTL9       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009024UL)
#define CYREG_PERI_TR_GR4_TR_CTL10      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009028UL)
#define CYREG_PERI_TR_GR4_TR_CTL11      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000902CUL)
#define CYREG_PERI_TR_GR4_TR_CTL12      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009030UL)
#define CYREG_PERI_TR_GR4_TR_CTL13      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009034UL)
#define CYREG_PERI_TR_GR4_TR_CTL14      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009038UL)
#define CYREG_PERI_TR_GR4_TR_CTL15      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000903CUL)
#define CYREG_PERI_TR_GR4_TR_CTL16      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009040UL)
#define CYREG_PERI_TR_GR4_TR_CTL17      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009044UL)
#define CYREG_PERI_TR_GR4_TR_CTL18      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009048UL)
#define CYREG_PERI_TR_GR4_TR_CTL19      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000904CUL)

/**
  * \brief Trigger group (PERI_TR_GR5)
  */
#define CYREG_PERI_TR_GR5_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009400UL)
#define CYREG_PERI_TR_GR5_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009404UL)
#define CYREG_PERI_TR_GR5_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009408UL)
#define CYREG_PERI_TR_GR5_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000940CUL)
#define CYREG_PERI_TR_GR5_TR_CTL4       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009410UL)
#define CYREG_PERI_TR_GR5_TR_CTL5       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009414UL)
#define CYREG_PERI_TR_GR5_TR_CTL6       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009418UL)
#define CYREG_PERI_TR_GR5_TR_CTL7       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000941CUL)
#define CYREG_PERI_TR_GR5_TR_CTL8       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009420UL)
#define CYREG_PERI_TR_GR5_TR_CTL9       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009424UL)
#define CYREG_PERI_TR_GR5_TR_CTL10      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009428UL)
#define CYREG_PERI_TR_GR5_TR_CTL11      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000942CUL)

/**
  * \brief Trigger group (PERI_TR_GR6)
  */
#define CYREG_PERI_TR_GR6_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009800UL)
#define CYREG_PERI_TR_GR6_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009804UL)
#define CYREG_PERI_TR_GR6_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009808UL)
#define CYREG_PERI_TR_GR6_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000980CUL)
#define CYREG_PERI_TR_GR6_TR_CTL4       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009810UL)
#define CYREG_PERI_TR_GR6_TR_CTL5       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009814UL)
#define CYREG_PERI_TR_GR6_TR_CTL6       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009818UL)
#define CYREG_PERI_TR_GR6_TR_CTL7       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000981CUL)
#define CYREG_PERI_TR_GR6_TR_CTL8       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009820UL)
#define CYREG_PERI_TR_GR6_TR_CTL9       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009824UL)
#define CYREG_PERI_TR_GR6_TR_CTL10      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009828UL)
#define CYREG_PERI_TR_GR6_TR_CTL11      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000982CUL)
#define CYREG_PERI_TR_GR6_TR_CTL12      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009830UL)
#define CYREG_PERI_TR_GR6_TR_CTL13      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009834UL)
#define CYREG_PERI_TR_GR6_TR_CTL14      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009838UL)
#define CYREG_PERI_TR_GR6_TR_CTL15      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000983CUL)
#define CYREG_PERI_TR_GR6_TR_CTL16      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009840UL)
#define CYREG_PERI_TR_GR6_TR_CTL17      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009844UL)
#define CYREG_PERI_TR_GR6_TR_CTL18      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009848UL)
#define CYREG_PERI_TR_GR6_TR_CTL19      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000984CUL)
#define CYREG_PERI_TR_GR6_TR_CTL20      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009850UL)
#define CYREG_PERI_TR_GR6_TR_CTL21      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009854UL)
#define CYREG_PERI_TR_GR6_TR_CTL22      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009858UL)
#define CYREG_PERI_TR_GR6_TR_CTL23      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000985CUL)
#define CYREG_PERI_TR_GR6_TR_CTL24      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009860UL)
#define CYREG_PERI_TR_GR6_TR_CTL25      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009864UL)
#define CYREG_PERI_TR_GR6_TR_CTL26      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009868UL)
#define CYREG_PERI_TR_GR6_TR_CTL27      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000986CUL)

/**
  * \brief Trigger group (PERI_TR_GR7)
  */
#define CYREG_PERI_TR_GR7_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009C00UL)
#define CYREG_PERI_TR_GR7_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009C04UL)
#define CYREG_PERI_TR_GR7_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009C08UL)
#define CYREG_PERI_TR_GR7_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x40009C0CUL)

/**
  * \brief Trigger group (PERI_TR_GR8)
  */
#define CYREG_PERI_TR_GR8_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A000UL)
#define CYREG_PERI_TR_GR8_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A004UL)
#define CYREG_PERI_TR_GR8_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A008UL)
#define CYREG_PERI_TR_GR8_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A00CUL)

/**
  * \brief Trigger group (PERI_TR_GR9)
  */
#define CYREG_PERI_TR_GR9_TR_CTL0       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A400UL)
#define CYREG_PERI_TR_GR9_TR_CTL1       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A404UL)
#define CYREG_PERI_TR_GR9_TR_CTL2       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A408UL)
#define CYREG_PERI_TR_GR9_TR_CTL3       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A40CUL)
#define CYREG_PERI_TR_GR9_TR_CTL4       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A410UL)
#define CYREG_PERI_TR_GR9_TR_CTL5       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A414UL)
#define CYREG_PERI_TR_GR9_TR_CTL6       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A418UL)
#define CYREG_PERI_TR_GR9_TR_CTL7       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A41CUL)
#define CYREG_PERI_TR_GR9_TR_CTL8       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A420UL)
#define CYREG_PERI_TR_GR9_TR_CTL9       ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A424UL)
#define CYREG_PERI_TR_GR9_TR_CTL10      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A428UL)
#define CYREG_PERI_TR_GR9_TR_CTL11      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A42CUL)
#define CYREG_PERI_TR_GR9_TR_CTL12      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A430UL)
#define CYREG_PERI_TR_GR9_TR_CTL13      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A434UL)
#define CYREG_PERI_TR_GR9_TR_CTL14      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A438UL)
#define CYREG_PERI_TR_GR9_TR_CTL15      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A43CUL)
#define CYREG_PERI_TR_GR9_TR_CTL16      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A440UL)
#define CYREG_PERI_TR_GR9_TR_CTL17      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A444UL)

/**
  * \brief Trigger group (PERI_TR_GR10)
  */
#define CYREG_PERI_TR_GR10_TR_CTL0      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A800UL)
#define CYREG_PERI_TR_GR10_TR_CTL1      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A804UL)
#define CYREG_PERI_TR_GR10_TR_CTL2      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A808UL)
#define CYREG_PERI_TR_GR10_TR_CTL3      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A80CUL)
#define CYREG_PERI_TR_GR10_TR_CTL4      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000A810UL)

/**
  * \brief Trigger group (PERI_TR_GR11)
  */
#define CYREG_PERI_TR_GR11_TR_CTL0      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000AC00UL)
#define CYREG_PERI_TR_GR11_TR_CTL1      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000AC04UL)
#define CYREG_PERI_TR_GR11_TR_CTL2      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000AC08UL)
#define CYREG_PERI_TR_GR11_TR_CTL3      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000AC0CUL)
#define CYREG_PERI_TR_GR11_TR_CTL4      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000AC10UL)

/**
  * \brief Trigger group (PERI_TR_GR12)
  */
#define CYREG_PERI_TR_GR12_TR_CTL0      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000B000UL)
#define CYREG_PERI_TR_GR12_TR_CTL1      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000B004UL)
#define CYREG_PERI_TR_GR12_TR_CTL2      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000B008UL)
#define CYREG_PERI_TR_GR12_TR_CTL3      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000B00CUL)
#define CYREG_PERI_TR_GR12_TR_CTL4      ((volatile un_PERI_TR_GR_TR_CTL_t*) 0x4000B010UL)

/**
  * \brief Trigger 1-to-1 group (PERI_TR_1TO1_GR0)
  */
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL0  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C000UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL1  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C004UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL2  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C008UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL3  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C00CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL4  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C010UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL5  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C014UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL6  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C018UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL7  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C01CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL8  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C020UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL9  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C024UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL10 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C028UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL11 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C02CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL12 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C030UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL13 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C034UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL14 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C038UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL15 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C03CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL16 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C040UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL17 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C044UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL18 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C048UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL19 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C04CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL20 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C050UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL21 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C054UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL22 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C058UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL23 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C05CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL24 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C060UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL25 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C064UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL26 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C068UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL27 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C06CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL28 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C070UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL29 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C074UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL30 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C078UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL31 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C07CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL32 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C080UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL33 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C084UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL34 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C088UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL35 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C08CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL36 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C090UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL37 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C094UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL38 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C098UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL39 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C09CUL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL40 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C0A0UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL41 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C0A4UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL42 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C0A8UL)
#define CYREG_PERI_TR_1TO1_GR0_TR_CTL43 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C0ACUL)

/**
  * \brief Trigger 1-to-1 group (PERI_TR_1TO1_GR1)
  */
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL0  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C400UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL1  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C404UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL2  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C408UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL3  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C40CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL4  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C410UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL5  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C414UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL6  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C418UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL7  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C41CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL8  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C420UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL9  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C424UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL10 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C428UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL11 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C42CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL12 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C430UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL13 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C434UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL14 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C438UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL15 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C43CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL16 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C440UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL17 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C444UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL18 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C448UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL19 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C44CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL20 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C450UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL21 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C454UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL22 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C458UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL23 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C45CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL24 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C460UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL25 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C464UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL26 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C468UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL27 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C46CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL28 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C470UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL29 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C474UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL30 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C478UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL31 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C47CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL32 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C480UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL33 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C484UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL34 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C488UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL35 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C48CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL36 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C490UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL37 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C494UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL38 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C498UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL39 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C49CUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL40 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4A0UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL41 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4A4UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL42 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4A8UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL43 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4ACUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL44 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4B0UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL45 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4B4UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL46 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4B8UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL47 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4BCUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL48 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4C0UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL49 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4C4UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL50 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4C8UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL51 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4CCUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL52 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4D0UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL53 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4D4UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL54 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4D8UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL55 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4DCUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL56 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4E0UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL57 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4E4UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL58 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4E8UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL59 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4ECUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL60 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4F0UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL61 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4F4UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL62 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4F8UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL63 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C4FCUL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL64 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C500UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL65 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C504UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL66 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C508UL)
#define CYREG_PERI_TR_1TO1_GR1_TR_CTL67 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C50CUL)

/**
  * \brief Trigger 1-to-1 group (PERI_TR_1TO1_GR2)
  */
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL0  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C800UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL1  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C804UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL2  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C808UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL3  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C80CUL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL4  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C810UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL5  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C814UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL6  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C818UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL7  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C81CUL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL8  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C820UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL9  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C824UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL10 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C828UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL11 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C82CUL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL12 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C830UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL13 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C834UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL14 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C838UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL15 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C83CUL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL16 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C840UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL17 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C844UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL18 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C848UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL19 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C84CUL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL20 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C850UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL21 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C854UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL22 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C858UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL23 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C85CUL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL24 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C860UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL25 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C864UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL26 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C868UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL27 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C86CUL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL28 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C870UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL29 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C874UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL30 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C878UL)
#define CYREG_PERI_TR_1TO1_GR2_TR_CTL31 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000C87CUL)

/**
  * \brief Trigger 1-to-1 group (PERI_TR_1TO1_GR3)
  */
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL0  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC00UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL1  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC04UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL2  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC08UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL3  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC0CUL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL4  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC10UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL5  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC14UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL6  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC18UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL7  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC1CUL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL8  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC20UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL9  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC24UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL10 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC28UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL11 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC2CUL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL12 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC30UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL13 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC34UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL14 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC38UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL15 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC3CUL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL16 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC40UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL17 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC44UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL18 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC48UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL19 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC4CUL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL20 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC50UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL21 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC54UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL22 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC58UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL23 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC5CUL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL24 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC60UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL25 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC64UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL26 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC68UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL27 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC6CUL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL28 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC70UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL29 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC74UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL30 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC78UL)
#define CYREG_PERI_TR_1TO1_GR3_TR_CTL31 ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000CC7CUL)

/**
  * \brief Trigger 1-to-1 group (PERI_TR_1TO1_GR4)
  */
#define CYREG_PERI_TR_1TO1_GR4_TR_CTL0  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000D000UL)
#define CYREG_PERI_TR_1TO1_GR4_TR_CTL1  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000D004UL)

/**
  * \brief Trigger 1-to-1 group (PERI_TR_1TO1_GR5)
  */
#define CYREG_PERI_TR_1TO1_GR5_TR_CTL0  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000D400UL)
#define CYREG_PERI_TR_1TO1_GR5_TR_CTL1  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000D404UL)

/**
  * \brief Trigger 1-to-1 group (PERI_TR_1TO1_GR6)
  */
#define CYREG_PERI_TR_1TO1_GR6_TR_CTL0  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000D800UL)
#define CYREG_PERI_TR_1TO1_GR6_TR_CTL1  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000D804UL)

/**
  * \brief Trigger 1-to-1 group (PERI_TR_1TO1_GR7)
  */
#define CYREG_PERI_TR_1TO1_GR7_TR_CTL0  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000DC00UL)
#define CYREG_PERI_TR_1TO1_GR7_TR_CTL1  ((volatile un_PERI_TR_1TO1_GR_TR_CTL_t*) 0x4000DC04UL)

/**
  * \brief Peripheral interconnect (PERI0)
  */
#define CYREG_PERI_TIMEOUT_CTL          ((volatile un_PERI_TIMEOUT_CTL_t*) 0x40000200UL)
#define CYREG_PERI_TR_CMD               ((volatile un_PERI_TR_CMD_t*) 0x40000220UL)
#define CYREG_PERI_ECC_CTL              ((volatile un_PERI_ECC_CTL_t*) 0x40002000UL)

#endif /* _CYREG_PERI_H_ */


/* [] END OF FILE */
