// Seed: 3134327237
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  initial begin : LABEL_0
    $signed(67);
    ;
  end
  wire [1 : 1] id_5;
  assign id_5 = id_5;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire _id_10;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_11
  );
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout reg id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire id_13;
  assign id_2[1] = id_2[id_10];
  always @(posedge id_13) begin : LABEL_0
    id_5 = id_10;
  end
  assign id_5 = id_5;
endmodule
