C:/lscc/radiant/2023.2/bin/nt64/moduleparser.exe -PROJ clock_module_sim -pf C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd -pf C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v -lib iCE40UP -sort -lst C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/clock_module_sim/source_files.lst