INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/in-class/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_pulse
INFO: [VRFC 10-311] analyzing module mem_addr
INFO: [VRFC 10-311] analyzing module basys_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/in-class/pulsegenms.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulsegenMS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/in-class/sevenseg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/in-class/tb_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
