// ftile_xcvr_test_altera_mm_interconnect_1920_vhezstq.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.2 40

`timescale 1 ps / 1 ps
module ftile_xcvr_test_altera_mm_interconnect_1920_vhezstq (
		input  wire [20:0] mm_bridge_0_m0_address,                                                        //                                                          mm_bridge_0_m0.address
		output wire        mm_bridge_0_m0_waitrequest,                                                    //                                                                        .waitrequest
		input  wire [0:0]  mm_bridge_0_m0_burstcount,                                                     //                                                                        .burstcount
		input  wire [3:0]  mm_bridge_0_m0_byteenable,                                                     //                                                                        .byteenable
		input  wire        mm_bridge_0_m0_read,                                                           //                                                                        .read
		output wire [31:0] mm_bridge_0_m0_readdata,                                                       //                                                                        .readdata
		output wire        mm_bridge_0_m0_readdatavalid,                                                  //                                                                        .readdatavalid
		input  wire        mm_bridge_0_m0_write,                                                          //                                                                        .write
		input  wire [31:0] mm_bridge_0_m0_writedata,                                                      //                                                                        .writedata
		input  wire        mm_bridge_0_m0_debugaccess,                                                    //                                                                        .debugaccess
		output wire [3:0]  freq_counter_0_csr_address,                                                    //                                                      freq_counter_0_csr.address
		output wire        freq_counter_0_csr_read,                                                       //                                                                        .read
		input  wire [31:0] freq_counter_0_csr_readdata,                                                   //                                                                        .readdata
		output wire [3:0]  xcvr_conduit_ctrl_0_csr_address,                                               //                                                 xcvr_conduit_ctrl_0_csr.address
		output wire        xcvr_conduit_ctrl_0_csr_write,                                                 //                                                                        .write
		output wire        xcvr_conduit_ctrl_0_csr_read,                                                  //                                                                        .read
		input  wire [31:0] xcvr_conduit_ctrl_0_csr_readdata,                                              //                                                                        .readdata
		output wire [31:0] xcvr_conduit_ctrl_0_csr_writedata,                                             //                                                                        .writedata
		output wire [12:0] xcvr_test_system_0_mm_bridge_0_s0_address,                                     //                                       xcvr_test_system_0_mm_bridge_0_s0.address
		output wire        xcvr_test_system_0_mm_bridge_0_s0_write,                                       //                                                                        .write
		output wire        xcvr_test_system_0_mm_bridge_0_s0_read,                                        //                                                                        .read
		input  wire [31:0] xcvr_test_system_0_mm_bridge_0_s0_readdata,                                    //                                                                        .readdata
		output wire [31:0] xcvr_test_system_0_mm_bridge_0_s0_writedata,                                   //                                                                        .writedata
		output wire [0:0]  xcvr_test_system_0_mm_bridge_0_s0_burstcount,                                  //                                                                        .burstcount
		output wire [3:0]  xcvr_test_system_0_mm_bridge_0_s0_byteenable,                                  //                                                                        .byteenable
		input  wire        xcvr_test_system_0_mm_bridge_0_s0_readdatavalid,                               //                                                                        .readdatavalid
		input  wire        xcvr_test_system_0_mm_bridge_0_s0_waitrequest,                                 //                                                                        .waitrequest
		output wire        xcvr_test_system_0_mm_bridge_0_s0_debugaccess,                                 //                                                                        .debugaccess
		output wire [17:0] directphy_f_0_reconfig_xcvr_avmm_address,                                      //                                        directphy_f_0_reconfig_xcvr_avmm.address
		output wire        directphy_f_0_reconfig_xcvr_avmm_write,                                        //                                                                        .write
		output wire        directphy_f_0_reconfig_xcvr_avmm_read,                                         //                                                                        .read
		input  wire [31:0] directphy_f_0_reconfig_xcvr_avmm_readdata,                                     //                                                                        .readdata
		output wire [31:0] directphy_f_0_reconfig_xcvr_avmm_writedata,                                    //                                                                        .writedata
		output wire [3:0]  directphy_f_0_reconfig_xcvr_avmm_byteenable,                                   //                                                                        .byteenable
		input  wire        directphy_f_0_reconfig_xcvr_avmm_waitrequest,                                  //                                                                        .waitrequest
		input  wire        mm_bridge_0_reset_reset_bridge_in_reset_reset,                                 //                                 mm_bridge_0_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        directphy_f_0_reconfig_xcvr_reset_reset_bridge_in_reset_reset,                 //                 directphy_f_0_reconfig_xcvr_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset,                   //                   mm_bridge_0_m0_translator_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        directphy_f_0_reconfig_xcvr_avmm_translator_reset_reset_bridge_in_reset_reset, // directphy_f_0_reconfig_xcvr_avmm_translator_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        clk_50_clk_clk,                                                                //                                                              clk_50_clk.clk,          Clock Input
		input  wire        clk_100_clk_clk                                                                //                                                             clk_100_clk.clk,          Clock Input
	);

	wire          mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest;    // mm_bridge_0_m0_agent:av_waitrequest -> mm_bridge_0_m0_translator:uav_waitrequest
	wire   [31:0] mm_bridge_0_m0_translator_avalon_universal_master_0_readdata;       // mm_bridge_0_m0_agent:av_readdata -> mm_bridge_0_m0_translator:uav_readdata
	wire          mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess;    // mm_bridge_0_m0_translator:uav_debugaccess -> mm_bridge_0_m0_agent:av_debugaccess
	wire   [20:0] mm_bridge_0_m0_translator_avalon_universal_master_0_address;        // mm_bridge_0_m0_translator:uav_address -> mm_bridge_0_m0_agent:av_address
	wire          mm_bridge_0_m0_translator_avalon_universal_master_0_read;           // mm_bridge_0_m0_translator:uav_read -> mm_bridge_0_m0_agent:av_read
	wire    [3:0] mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable;     // mm_bridge_0_m0_translator:uav_byteenable -> mm_bridge_0_m0_agent:av_byteenable
	wire          mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid;  // mm_bridge_0_m0_agent:av_readdatavalid -> mm_bridge_0_m0_translator:uav_readdatavalid
	wire          mm_bridge_0_m0_translator_avalon_universal_master_0_lock;           // mm_bridge_0_m0_translator:uav_lock -> mm_bridge_0_m0_agent:av_lock
	wire          mm_bridge_0_m0_translator_avalon_universal_master_0_write;          // mm_bridge_0_m0_translator:uav_write -> mm_bridge_0_m0_agent:av_write
	wire   [31:0] mm_bridge_0_m0_translator_avalon_universal_master_0_writedata;      // mm_bridge_0_m0_translator:uav_writedata -> mm_bridge_0_m0_agent:av_writedata
	wire    [2:0] mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount;     // mm_bridge_0_m0_translator:uav_burstcount -> mm_bridge_0_m0_agent:av_burstcount
	wire   [31:0] freq_counter_0_csr_agent_m0_readdata;                               // freq_counter_0_csr_translator:uav_readdata -> freq_counter_0_csr_agent:m0_readdata
	wire          freq_counter_0_csr_agent_m0_waitrequest;                            // freq_counter_0_csr_translator:uav_waitrequest -> freq_counter_0_csr_agent:m0_waitrequest
	wire          freq_counter_0_csr_agent_m0_debugaccess;                            // freq_counter_0_csr_agent:m0_debugaccess -> freq_counter_0_csr_translator:uav_debugaccess
	wire   [20:0] freq_counter_0_csr_agent_m0_address;                                // freq_counter_0_csr_agent:m0_address -> freq_counter_0_csr_translator:uav_address
	wire    [3:0] freq_counter_0_csr_agent_m0_byteenable;                             // freq_counter_0_csr_agent:m0_byteenable -> freq_counter_0_csr_translator:uav_byteenable
	wire          freq_counter_0_csr_agent_m0_read;                                   // freq_counter_0_csr_agent:m0_read -> freq_counter_0_csr_translator:uav_read
	wire          freq_counter_0_csr_agent_m0_readdatavalid;                          // freq_counter_0_csr_translator:uav_readdatavalid -> freq_counter_0_csr_agent:m0_readdatavalid
	wire          freq_counter_0_csr_agent_m0_lock;                                   // freq_counter_0_csr_agent:m0_lock -> freq_counter_0_csr_translator:uav_lock
	wire   [31:0] freq_counter_0_csr_agent_m0_writedata;                              // freq_counter_0_csr_agent:m0_writedata -> freq_counter_0_csr_translator:uav_writedata
	wire          freq_counter_0_csr_agent_m0_write;                                  // freq_counter_0_csr_agent:m0_write -> freq_counter_0_csr_translator:uav_write
	wire    [2:0] freq_counter_0_csr_agent_m0_burstcount;                             // freq_counter_0_csr_agent:m0_burstcount -> freq_counter_0_csr_translator:uav_burstcount
	wire          freq_counter_0_csr_agent_rf_source_valid;                           // freq_counter_0_csr_agent:rf_source_valid -> freq_counter_0_csr_agent_rsp_fifo:in_valid
	wire  [120:0] freq_counter_0_csr_agent_rf_source_data;                            // freq_counter_0_csr_agent:rf_source_data -> freq_counter_0_csr_agent_rsp_fifo:in_data
	wire          freq_counter_0_csr_agent_rf_source_ready;                           // freq_counter_0_csr_agent_rsp_fifo:in_ready -> freq_counter_0_csr_agent:rf_source_ready
	wire          freq_counter_0_csr_agent_rf_source_startofpacket;                   // freq_counter_0_csr_agent:rf_source_startofpacket -> freq_counter_0_csr_agent_rsp_fifo:in_startofpacket
	wire          freq_counter_0_csr_agent_rf_source_endofpacket;                     // freq_counter_0_csr_agent:rf_source_endofpacket -> freq_counter_0_csr_agent_rsp_fifo:in_endofpacket
	wire          freq_counter_0_csr_agent_rsp_fifo_out_valid;                        // freq_counter_0_csr_agent_rsp_fifo:out_valid -> freq_counter_0_csr_agent:rf_sink_valid
	wire  [120:0] freq_counter_0_csr_agent_rsp_fifo_out_data;                         // freq_counter_0_csr_agent_rsp_fifo:out_data -> freq_counter_0_csr_agent:rf_sink_data
	wire          freq_counter_0_csr_agent_rsp_fifo_out_ready;                        // freq_counter_0_csr_agent:rf_sink_ready -> freq_counter_0_csr_agent_rsp_fifo:out_ready
	wire          freq_counter_0_csr_agent_rsp_fifo_out_startofpacket;                // freq_counter_0_csr_agent_rsp_fifo:out_startofpacket -> freq_counter_0_csr_agent:rf_sink_startofpacket
	wire          freq_counter_0_csr_agent_rsp_fifo_out_endofpacket;                  // freq_counter_0_csr_agent_rsp_fifo:out_endofpacket -> freq_counter_0_csr_agent:rf_sink_endofpacket
	wire          freq_counter_0_csr_agent_rdata_fifo_src_valid;                      // freq_counter_0_csr_agent:rdata_fifo_src_valid -> freq_counter_0_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] freq_counter_0_csr_agent_rdata_fifo_src_data;                       // freq_counter_0_csr_agent:rdata_fifo_src_data -> freq_counter_0_csr_agent:rdata_fifo_sink_data
	wire          freq_counter_0_csr_agent_rdata_fifo_src_ready;                      // freq_counter_0_csr_agent:rdata_fifo_sink_ready -> freq_counter_0_csr_agent:rdata_fifo_src_ready
	wire          cmd_mux_src_valid;                                                  // cmd_mux:src_valid -> freq_counter_0_csr_agent:cp_valid
	wire  [119:0] cmd_mux_src_data;                                                   // cmd_mux:src_data -> freq_counter_0_csr_agent:cp_data
	wire          cmd_mux_src_ready;                                                  // freq_counter_0_csr_agent:cp_ready -> cmd_mux:src_ready
	wire    [3:0] cmd_mux_src_channel;                                                // cmd_mux:src_channel -> freq_counter_0_csr_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                          // cmd_mux:src_startofpacket -> freq_counter_0_csr_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                            // cmd_mux:src_endofpacket -> freq_counter_0_csr_agent:cp_endofpacket
	wire   [31:0] xcvr_conduit_ctrl_0_csr_agent_m0_readdata;                          // xcvr_conduit_ctrl_0_csr_translator:uav_readdata -> xcvr_conduit_ctrl_0_csr_agent:m0_readdata
	wire          xcvr_conduit_ctrl_0_csr_agent_m0_waitrequest;                       // xcvr_conduit_ctrl_0_csr_translator:uav_waitrequest -> xcvr_conduit_ctrl_0_csr_agent:m0_waitrequest
	wire          xcvr_conduit_ctrl_0_csr_agent_m0_debugaccess;                       // xcvr_conduit_ctrl_0_csr_agent:m0_debugaccess -> xcvr_conduit_ctrl_0_csr_translator:uav_debugaccess
	wire   [20:0] xcvr_conduit_ctrl_0_csr_agent_m0_address;                           // xcvr_conduit_ctrl_0_csr_agent:m0_address -> xcvr_conduit_ctrl_0_csr_translator:uav_address
	wire    [3:0] xcvr_conduit_ctrl_0_csr_agent_m0_byteenable;                        // xcvr_conduit_ctrl_0_csr_agent:m0_byteenable -> xcvr_conduit_ctrl_0_csr_translator:uav_byteenable
	wire          xcvr_conduit_ctrl_0_csr_agent_m0_read;                              // xcvr_conduit_ctrl_0_csr_agent:m0_read -> xcvr_conduit_ctrl_0_csr_translator:uav_read
	wire          xcvr_conduit_ctrl_0_csr_agent_m0_readdatavalid;                     // xcvr_conduit_ctrl_0_csr_translator:uav_readdatavalid -> xcvr_conduit_ctrl_0_csr_agent:m0_readdatavalid
	wire          xcvr_conduit_ctrl_0_csr_agent_m0_lock;                              // xcvr_conduit_ctrl_0_csr_agent:m0_lock -> xcvr_conduit_ctrl_0_csr_translator:uav_lock
	wire   [31:0] xcvr_conduit_ctrl_0_csr_agent_m0_writedata;                         // xcvr_conduit_ctrl_0_csr_agent:m0_writedata -> xcvr_conduit_ctrl_0_csr_translator:uav_writedata
	wire          xcvr_conduit_ctrl_0_csr_agent_m0_write;                             // xcvr_conduit_ctrl_0_csr_agent:m0_write -> xcvr_conduit_ctrl_0_csr_translator:uav_write
	wire    [2:0] xcvr_conduit_ctrl_0_csr_agent_m0_burstcount;                        // xcvr_conduit_ctrl_0_csr_agent:m0_burstcount -> xcvr_conduit_ctrl_0_csr_translator:uav_burstcount
	wire          xcvr_conduit_ctrl_0_csr_agent_rf_source_valid;                      // xcvr_conduit_ctrl_0_csr_agent:rf_source_valid -> xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:in_valid
	wire  [120:0] xcvr_conduit_ctrl_0_csr_agent_rf_source_data;                       // xcvr_conduit_ctrl_0_csr_agent:rf_source_data -> xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:in_data
	wire          xcvr_conduit_ctrl_0_csr_agent_rf_source_ready;                      // xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:in_ready -> xcvr_conduit_ctrl_0_csr_agent:rf_source_ready
	wire          xcvr_conduit_ctrl_0_csr_agent_rf_source_startofpacket;              // xcvr_conduit_ctrl_0_csr_agent:rf_source_startofpacket -> xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:in_startofpacket
	wire          xcvr_conduit_ctrl_0_csr_agent_rf_source_endofpacket;                // xcvr_conduit_ctrl_0_csr_agent:rf_source_endofpacket -> xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:in_endofpacket
	wire          xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_valid;                   // xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:out_valid -> xcvr_conduit_ctrl_0_csr_agent:rf_sink_valid
	wire  [120:0] xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_data;                    // xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:out_data -> xcvr_conduit_ctrl_0_csr_agent:rf_sink_data
	wire          xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_ready;                   // xcvr_conduit_ctrl_0_csr_agent:rf_sink_ready -> xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:out_ready
	wire          xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_startofpacket;           // xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:out_startofpacket -> xcvr_conduit_ctrl_0_csr_agent:rf_sink_startofpacket
	wire          xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_endofpacket;             // xcvr_conduit_ctrl_0_csr_agent_rsp_fifo:out_endofpacket -> xcvr_conduit_ctrl_0_csr_agent:rf_sink_endofpacket
	wire          xcvr_conduit_ctrl_0_csr_agent_rdata_fifo_src_valid;                 // xcvr_conduit_ctrl_0_csr_agent:rdata_fifo_src_valid -> xcvr_conduit_ctrl_0_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] xcvr_conduit_ctrl_0_csr_agent_rdata_fifo_src_data;                  // xcvr_conduit_ctrl_0_csr_agent:rdata_fifo_src_data -> xcvr_conduit_ctrl_0_csr_agent:rdata_fifo_sink_data
	wire          xcvr_conduit_ctrl_0_csr_agent_rdata_fifo_src_ready;                 // xcvr_conduit_ctrl_0_csr_agent:rdata_fifo_sink_ready -> xcvr_conduit_ctrl_0_csr_agent:rdata_fifo_src_ready
	wire          cmd_mux_001_src_valid;                                              // cmd_mux_001:src_valid -> xcvr_conduit_ctrl_0_csr_agent:cp_valid
	wire  [119:0] cmd_mux_001_src_data;                                               // cmd_mux_001:src_data -> xcvr_conduit_ctrl_0_csr_agent:cp_data
	wire          cmd_mux_001_src_ready;                                              // xcvr_conduit_ctrl_0_csr_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [3:0] cmd_mux_001_src_channel;                                            // cmd_mux_001:src_channel -> xcvr_conduit_ctrl_0_csr_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                      // cmd_mux_001:src_startofpacket -> xcvr_conduit_ctrl_0_csr_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                        // cmd_mux_001:src_endofpacket -> xcvr_conduit_ctrl_0_csr_agent:cp_endofpacket
	wire   [31:0] xcvr_test_system_0_mm_bridge_0_s0_agent_m0_readdata;                // xcvr_test_system_0_mm_bridge_0_s0_translator:uav_readdata -> xcvr_test_system_0_mm_bridge_0_s0_agent:m0_readdata
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_m0_waitrequest;             // xcvr_test_system_0_mm_bridge_0_s0_translator:uav_waitrequest -> xcvr_test_system_0_mm_bridge_0_s0_agent:m0_waitrequest
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_m0_debugaccess;             // xcvr_test_system_0_mm_bridge_0_s0_agent:m0_debugaccess -> xcvr_test_system_0_mm_bridge_0_s0_translator:uav_debugaccess
	wire   [20:0] xcvr_test_system_0_mm_bridge_0_s0_agent_m0_address;                 // xcvr_test_system_0_mm_bridge_0_s0_agent:m0_address -> xcvr_test_system_0_mm_bridge_0_s0_translator:uav_address
	wire    [3:0] xcvr_test_system_0_mm_bridge_0_s0_agent_m0_byteenable;              // xcvr_test_system_0_mm_bridge_0_s0_agent:m0_byteenable -> xcvr_test_system_0_mm_bridge_0_s0_translator:uav_byteenable
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_m0_read;                    // xcvr_test_system_0_mm_bridge_0_s0_agent:m0_read -> xcvr_test_system_0_mm_bridge_0_s0_translator:uav_read
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_m0_readdatavalid;           // xcvr_test_system_0_mm_bridge_0_s0_translator:uav_readdatavalid -> xcvr_test_system_0_mm_bridge_0_s0_agent:m0_readdatavalid
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_m0_lock;                    // xcvr_test_system_0_mm_bridge_0_s0_agent:m0_lock -> xcvr_test_system_0_mm_bridge_0_s0_translator:uav_lock
	wire   [31:0] xcvr_test_system_0_mm_bridge_0_s0_agent_m0_writedata;               // xcvr_test_system_0_mm_bridge_0_s0_agent:m0_writedata -> xcvr_test_system_0_mm_bridge_0_s0_translator:uav_writedata
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_m0_write;                   // xcvr_test_system_0_mm_bridge_0_s0_agent:m0_write -> xcvr_test_system_0_mm_bridge_0_s0_translator:uav_write
	wire    [2:0] xcvr_test_system_0_mm_bridge_0_s0_agent_m0_burstcount;              // xcvr_test_system_0_mm_bridge_0_s0_agent:m0_burstcount -> xcvr_test_system_0_mm_bridge_0_s0_translator:uav_burstcount
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_valid;            // xcvr_test_system_0_mm_bridge_0_s0_agent:rf_source_valid -> xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:in_valid
	wire  [120:0] xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_data;             // xcvr_test_system_0_mm_bridge_0_s0_agent:rf_source_data -> xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:in_data
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_ready;            // xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:in_ready -> xcvr_test_system_0_mm_bridge_0_s0_agent:rf_source_ready
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_startofpacket;    // xcvr_test_system_0_mm_bridge_0_s0_agent:rf_source_startofpacket -> xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:in_startofpacket
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_endofpacket;      // xcvr_test_system_0_mm_bridge_0_s0_agent:rf_source_endofpacket -> xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:in_endofpacket
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_valid;         // xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:out_valid -> xcvr_test_system_0_mm_bridge_0_s0_agent:rf_sink_valid
	wire  [120:0] xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_data;          // xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:out_data -> xcvr_test_system_0_mm_bridge_0_s0_agent:rf_sink_data
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_ready;         // xcvr_test_system_0_mm_bridge_0_s0_agent:rf_sink_ready -> xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:out_ready
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_startofpacket; // xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:out_startofpacket -> xcvr_test_system_0_mm_bridge_0_s0_agent:rf_sink_startofpacket
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_endofpacket;   // xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo:out_endofpacket -> xcvr_test_system_0_mm_bridge_0_s0_agent:rf_sink_endofpacket
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rdata_fifo_src_valid;       // xcvr_test_system_0_mm_bridge_0_s0_agent:rdata_fifo_src_valid -> xcvr_test_system_0_mm_bridge_0_s0_agent:rdata_fifo_sink_valid
	wire   [33:0] xcvr_test_system_0_mm_bridge_0_s0_agent_rdata_fifo_src_data;        // xcvr_test_system_0_mm_bridge_0_s0_agent:rdata_fifo_src_data -> xcvr_test_system_0_mm_bridge_0_s0_agent:rdata_fifo_sink_data
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rdata_fifo_src_ready;       // xcvr_test_system_0_mm_bridge_0_s0_agent:rdata_fifo_sink_ready -> xcvr_test_system_0_mm_bridge_0_s0_agent:rdata_fifo_src_ready
	wire          cmd_mux_002_src_valid;                                              // cmd_mux_002:src_valid -> xcvr_test_system_0_mm_bridge_0_s0_agent:cp_valid
	wire  [119:0] cmd_mux_002_src_data;                                               // cmd_mux_002:src_data -> xcvr_test_system_0_mm_bridge_0_s0_agent:cp_data
	wire          cmd_mux_002_src_ready;                                              // xcvr_test_system_0_mm_bridge_0_s0_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [3:0] cmd_mux_002_src_channel;                                            // cmd_mux_002:src_channel -> xcvr_test_system_0_mm_bridge_0_s0_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                      // cmd_mux_002:src_startofpacket -> xcvr_test_system_0_mm_bridge_0_s0_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                        // cmd_mux_002:src_endofpacket -> xcvr_test_system_0_mm_bridge_0_s0_agent:cp_endofpacket
	wire   [31:0] directphy_f_0_reconfig_xcvr_avmm_agent_m0_readdata;                 // directphy_f_0_reconfig_xcvr_avmm_translator:uav_readdata -> directphy_f_0_reconfig_xcvr_avmm_agent:m0_readdata
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_m0_waitrequest;              // directphy_f_0_reconfig_xcvr_avmm_translator:uav_waitrequest -> directphy_f_0_reconfig_xcvr_avmm_agent:m0_waitrequest
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_m0_debugaccess;              // directphy_f_0_reconfig_xcvr_avmm_agent:m0_debugaccess -> directphy_f_0_reconfig_xcvr_avmm_translator:uav_debugaccess
	wire   [20:0] directphy_f_0_reconfig_xcvr_avmm_agent_m0_address;                  // directphy_f_0_reconfig_xcvr_avmm_agent:m0_address -> directphy_f_0_reconfig_xcvr_avmm_translator:uav_address
	wire    [3:0] directphy_f_0_reconfig_xcvr_avmm_agent_m0_byteenable;               // directphy_f_0_reconfig_xcvr_avmm_agent:m0_byteenable -> directphy_f_0_reconfig_xcvr_avmm_translator:uav_byteenable
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_m0_read;                     // directphy_f_0_reconfig_xcvr_avmm_agent:m0_read -> directphy_f_0_reconfig_xcvr_avmm_translator:uav_read
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_m0_readdatavalid;            // directphy_f_0_reconfig_xcvr_avmm_translator:uav_readdatavalid -> directphy_f_0_reconfig_xcvr_avmm_agent:m0_readdatavalid
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_m0_lock;                     // directphy_f_0_reconfig_xcvr_avmm_agent:m0_lock -> directphy_f_0_reconfig_xcvr_avmm_translator:uav_lock
	wire   [31:0] directphy_f_0_reconfig_xcvr_avmm_agent_m0_writedata;                // directphy_f_0_reconfig_xcvr_avmm_agent:m0_writedata -> directphy_f_0_reconfig_xcvr_avmm_translator:uav_writedata
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_m0_write;                    // directphy_f_0_reconfig_xcvr_avmm_agent:m0_write -> directphy_f_0_reconfig_xcvr_avmm_translator:uav_write
	wire    [2:0] directphy_f_0_reconfig_xcvr_avmm_agent_m0_burstcount;               // directphy_f_0_reconfig_xcvr_avmm_agent:m0_burstcount -> directphy_f_0_reconfig_xcvr_avmm_translator:uav_burstcount
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_valid;             // directphy_f_0_reconfig_xcvr_avmm_agent:rf_source_valid -> directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:in_valid
	wire  [120:0] directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_data;              // directphy_f_0_reconfig_xcvr_avmm_agent:rf_source_data -> directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:in_data
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_ready;             // directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:in_ready -> directphy_f_0_reconfig_xcvr_avmm_agent:rf_source_ready
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_startofpacket;     // directphy_f_0_reconfig_xcvr_avmm_agent:rf_source_startofpacket -> directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:in_startofpacket
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_endofpacket;       // directphy_f_0_reconfig_xcvr_avmm_agent:rf_source_endofpacket -> directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:in_endofpacket
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_valid;          // directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:out_valid -> directphy_f_0_reconfig_xcvr_avmm_agent:rf_sink_valid
	wire  [120:0] directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_data;           // directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:out_data -> directphy_f_0_reconfig_xcvr_avmm_agent:rf_sink_data
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_ready;          // directphy_f_0_reconfig_xcvr_avmm_agent:rf_sink_ready -> directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:out_ready
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_startofpacket;  // directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:out_startofpacket -> directphy_f_0_reconfig_xcvr_avmm_agent:rf_sink_startofpacket
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_endofpacket;    // directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo:out_endofpacket -> directphy_f_0_reconfig_xcvr_avmm_agent:rf_sink_endofpacket
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_src_valid;        // directphy_f_0_reconfig_xcvr_avmm_agent:rdata_fifo_src_valid -> directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo:in_valid
	wire   [33:0] directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_src_data;         // directphy_f_0_reconfig_xcvr_avmm_agent:rdata_fifo_src_data -> directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo:in_data
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_src_ready;        // directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo:in_ready -> directphy_f_0_reconfig_xcvr_avmm_agent:rdata_fifo_src_ready
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_out_valid;        // directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo:out_valid -> directphy_f_0_reconfig_xcvr_avmm_agent:rdata_fifo_sink_valid
	wire   [33:0] directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_out_data;         // directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo:out_data -> directphy_f_0_reconfig_xcvr_avmm_agent:rdata_fifo_sink_data
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_out_ready;        // directphy_f_0_reconfig_xcvr_avmm_agent:rdata_fifo_sink_ready -> directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo:out_ready
	wire          cmd_mux_003_src_valid;                                              // cmd_mux_003:src_valid -> directphy_f_0_reconfig_xcvr_avmm_agent:cp_valid
	wire  [119:0] cmd_mux_003_src_data;                                               // cmd_mux_003:src_data -> directphy_f_0_reconfig_xcvr_avmm_agent:cp_data
	wire          cmd_mux_003_src_ready;                                              // directphy_f_0_reconfig_xcvr_avmm_agent:cp_ready -> cmd_mux_003:src_ready
	wire    [3:0] cmd_mux_003_src_channel;                                            // cmd_mux_003:src_channel -> directphy_f_0_reconfig_xcvr_avmm_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                      // cmd_mux_003:src_startofpacket -> directphy_f_0_reconfig_xcvr_avmm_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                        // cmd_mux_003:src_endofpacket -> directphy_f_0_reconfig_xcvr_avmm_agent:cp_endofpacket
	wire          mm_bridge_0_m0_agent_cp_valid;                                      // mm_bridge_0_m0_agent:cp_valid -> router:sink_valid
	wire  [119:0] mm_bridge_0_m0_agent_cp_data;                                       // mm_bridge_0_m0_agent:cp_data -> router:sink_data
	wire          mm_bridge_0_m0_agent_cp_ready;                                      // router:sink_ready -> mm_bridge_0_m0_agent:cp_ready
	wire          mm_bridge_0_m0_agent_cp_startofpacket;                              // mm_bridge_0_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          mm_bridge_0_m0_agent_cp_endofpacket;                                // mm_bridge_0_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          freq_counter_0_csr_agent_rp_valid;                                  // freq_counter_0_csr_agent:rp_valid -> router_001:sink_valid
	wire  [119:0] freq_counter_0_csr_agent_rp_data;                                   // freq_counter_0_csr_agent:rp_data -> router_001:sink_data
	wire          freq_counter_0_csr_agent_rp_ready;                                  // router_001:sink_ready -> freq_counter_0_csr_agent:rp_ready
	wire          freq_counter_0_csr_agent_rp_startofpacket;                          // freq_counter_0_csr_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire          freq_counter_0_csr_agent_rp_endofpacket;                            // freq_counter_0_csr_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                               // router_001:src_valid -> rsp_demux:sink_valid
	wire  [119:0] router_001_src_data;                                                // router_001:src_data -> rsp_demux:sink_data
	wire          router_001_src_ready;                                               // rsp_demux:sink_ready -> router_001:src_ready
	wire    [3:0] router_001_src_channel;                                             // router_001:src_channel -> rsp_demux:sink_channel
	wire          router_001_src_startofpacket;                                       // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_001_src_endofpacket;                                         // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          xcvr_conduit_ctrl_0_csr_agent_rp_valid;                             // xcvr_conduit_ctrl_0_csr_agent:rp_valid -> router_002:sink_valid
	wire  [119:0] xcvr_conduit_ctrl_0_csr_agent_rp_data;                              // xcvr_conduit_ctrl_0_csr_agent:rp_data -> router_002:sink_data
	wire          xcvr_conduit_ctrl_0_csr_agent_rp_ready;                             // router_002:sink_ready -> xcvr_conduit_ctrl_0_csr_agent:rp_ready
	wire          xcvr_conduit_ctrl_0_csr_agent_rp_startofpacket;                     // xcvr_conduit_ctrl_0_csr_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          xcvr_conduit_ctrl_0_csr_agent_rp_endofpacket;                       // xcvr_conduit_ctrl_0_csr_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                               // router_002:src_valid -> rsp_demux_001:sink_valid
	wire  [119:0] router_002_src_data;                                                // router_002:src_data -> rsp_demux_001:sink_data
	wire          router_002_src_ready;                                               // rsp_demux_001:sink_ready -> router_002:src_ready
	wire    [3:0] router_002_src_channel;                                             // router_002:src_channel -> rsp_demux_001:sink_channel
	wire          router_002_src_startofpacket;                                       // router_002:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_002_src_endofpacket;                                         // router_002:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rp_valid;                   // xcvr_test_system_0_mm_bridge_0_s0_agent:rp_valid -> router_003:sink_valid
	wire  [119:0] xcvr_test_system_0_mm_bridge_0_s0_agent_rp_data;                    // xcvr_test_system_0_mm_bridge_0_s0_agent:rp_data -> router_003:sink_data
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rp_ready;                   // router_003:sink_ready -> xcvr_test_system_0_mm_bridge_0_s0_agent:rp_ready
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rp_startofpacket;           // xcvr_test_system_0_mm_bridge_0_s0_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          xcvr_test_system_0_mm_bridge_0_s0_agent_rp_endofpacket;             // xcvr_test_system_0_mm_bridge_0_s0_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                               // router_003:src_valid -> rsp_demux_002:sink_valid
	wire  [119:0] router_003_src_data;                                                // router_003:src_data -> rsp_demux_002:sink_data
	wire          router_003_src_ready;                                               // rsp_demux_002:sink_ready -> router_003:src_ready
	wire    [3:0] router_003_src_channel;                                             // router_003:src_channel -> rsp_demux_002:sink_channel
	wire          router_003_src_startofpacket;                                       // router_003:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_003_src_endofpacket;                                         // router_003:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rp_valid;                    // directphy_f_0_reconfig_xcvr_avmm_agent:rp_valid -> router_004:sink_valid
	wire  [119:0] directphy_f_0_reconfig_xcvr_avmm_agent_rp_data;                     // directphy_f_0_reconfig_xcvr_avmm_agent:rp_data -> router_004:sink_data
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rp_ready;                    // router_004:sink_ready -> directphy_f_0_reconfig_xcvr_avmm_agent:rp_ready
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rp_startofpacket;            // directphy_f_0_reconfig_xcvr_avmm_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          directphy_f_0_reconfig_xcvr_avmm_agent_rp_endofpacket;              // directphy_f_0_reconfig_xcvr_avmm_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                               // router_004:src_valid -> rsp_demux_003:sink_valid
	wire  [119:0] router_004_src_data;                                                // router_004:src_data -> rsp_demux_003:sink_data
	wire          router_004_src_ready;                                               // rsp_demux_003:sink_ready -> router_004:src_ready
	wire    [3:0] router_004_src_channel;                                             // router_004:src_channel -> rsp_demux_003:sink_channel
	wire          router_004_src_startofpacket;                                       // router_004:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_004_src_endofpacket;                                         // router_004:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_src_valid;                                                   // router:src_valid -> mm_bridge_0_m0_limiter:cmd_sink_valid
	wire  [119:0] router_src_data;                                                    // router:src_data -> mm_bridge_0_m0_limiter:cmd_sink_data
	wire          router_src_ready;                                                   // mm_bridge_0_m0_limiter:cmd_sink_ready -> router:src_ready
	wire    [3:0] router_src_channel;                                                 // router:src_channel -> mm_bridge_0_m0_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                           // router:src_startofpacket -> mm_bridge_0_m0_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                             // router:src_endofpacket -> mm_bridge_0_m0_limiter:cmd_sink_endofpacket
	wire  [119:0] mm_bridge_0_m0_limiter_cmd_src_data;                                // mm_bridge_0_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          mm_bridge_0_m0_limiter_cmd_src_ready;                               // cmd_demux:sink_ready -> mm_bridge_0_m0_limiter:cmd_src_ready
	wire    [3:0] mm_bridge_0_m0_limiter_cmd_src_channel;                             // mm_bridge_0_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          mm_bridge_0_m0_limiter_cmd_src_startofpacket;                       // mm_bridge_0_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          mm_bridge_0_m0_limiter_cmd_src_endofpacket;                         // mm_bridge_0_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                  // rsp_mux:src_valid -> mm_bridge_0_m0_limiter:rsp_sink_valid
	wire  [119:0] rsp_mux_src_data;                                                   // rsp_mux:src_data -> mm_bridge_0_m0_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                  // mm_bridge_0_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [3:0] rsp_mux_src_channel;                                                // rsp_mux:src_channel -> mm_bridge_0_m0_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                          // rsp_mux:src_startofpacket -> mm_bridge_0_m0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                            // rsp_mux:src_endofpacket -> mm_bridge_0_m0_limiter:rsp_sink_endofpacket
	wire          mm_bridge_0_m0_limiter_rsp_src_valid;                               // mm_bridge_0_m0_limiter:rsp_src_valid -> mm_bridge_0_m0_agent:rp_valid
	wire  [119:0] mm_bridge_0_m0_limiter_rsp_src_data;                                // mm_bridge_0_m0_limiter:rsp_src_data -> mm_bridge_0_m0_agent:rp_data
	wire          mm_bridge_0_m0_limiter_rsp_src_ready;                               // mm_bridge_0_m0_agent:rp_ready -> mm_bridge_0_m0_limiter:rsp_src_ready
	wire    [3:0] mm_bridge_0_m0_limiter_rsp_src_channel;                             // mm_bridge_0_m0_limiter:rsp_src_channel -> mm_bridge_0_m0_agent:rp_channel
	wire          mm_bridge_0_m0_limiter_rsp_src_startofpacket;                       // mm_bridge_0_m0_limiter:rsp_src_startofpacket -> mm_bridge_0_m0_agent:rp_startofpacket
	wire          mm_bridge_0_m0_limiter_rsp_src_endofpacket;                         // mm_bridge_0_m0_limiter:rsp_src_endofpacket -> mm_bridge_0_m0_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                               // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [119:0] cmd_demux_src0_data;                                                // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                               // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [3:0] cmd_demux_src0_channel;                                             // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                       // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                         // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                               // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [119:0] cmd_demux_src1_data;                                                // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                               // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [3:0] cmd_demux_src1_channel;                                             // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                       // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                         // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                               // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [119:0] cmd_demux_src2_data;                                                // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                               // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [3:0] cmd_demux_src2_channel;                                             // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                       // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                         // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                               // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [119:0] rsp_demux_src0_data;                                                // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                               // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [3:0] rsp_demux_src0_channel;                                             // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                       // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                         // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                           // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [119:0] rsp_demux_001_src0_data;                                            // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                           // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [3:0] rsp_demux_001_src0_channel;                                         // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                   // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                     // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                           // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [119:0] rsp_demux_002_src0_data;                                            // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                           // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [3:0] rsp_demux_002_src0_channel;                                         // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                   // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                     // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          cmd_demux_src3_valid;                                               // cmd_demux:src3_valid -> crosser:in_valid
	wire  [119:0] cmd_demux_src3_data;                                                // cmd_demux:src3_data -> crosser:in_data
	wire          cmd_demux_src3_ready;                                               // crosser:in_ready -> cmd_demux:src3_ready
	wire    [3:0] cmd_demux_src3_channel;                                             // cmd_demux:src3_channel -> crosser:in_channel
	wire          cmd_demux_src3_startofpacket;                                       // cmd_demux:src3_startofpacket -> crosser:in_startofpacket
	wire          cmd_demux_src3_endofpacket;                                         // cmd_demux:src3_endofpacket -> crosser:in_endofpacket
	wire          crosser_out_valid;                                                  // crosser:out_valid -> cmd_mux_003:sink0_valid
	wire  [119:0] crosser_out_data;                                                   // crosser:out_data -> cmd_mux_003:sink0_data
	wire          crosser_out_ready;                                                  // cmd_mux_003:sink0_ready -> crosser:out_ready
	wire    [3:0] crosser_out_channel;                                                // crosser:out_channel -> cmd_mux_003:sink0_channel
	wire          crosser_out_startofpacket;                                          // crosser:out_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          crosser_out_endofpacket;                                            // crosser:out_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          rsp_demux_003_src0_valid;                                           // rsp_demux_003:src0_valid -> crosser_001:in_valid
	wire  [119:0] rsp_demux_003_src0_data;                                            // rsp_demux_003:src0_data -> crosser_001:in_data
	wire          rsp_demux_003_src0_ready;                                           // crosser_001:in_ready -> rsp_demux_003:src0_ready
	wire    [3:0] rsp_demux_003_src0_channel;                                         // rsp_demux_003:src0_channel -> crosser_001:in_channel
	wire          rsp_demux_003_src0_startofpacket;                                   // rsp_demux_003:src0_startofpacket -> crosser_001:in_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                     // rsp_demux_003:src0_endofpacket -> crosser_001:in_endofpacket
	wire          crosser_001_out_valid;                                              // crosser_001:out_valid -> rsp_mux:sink3_valid
	wire  [119:0] crosser_001_out_data;                                               // crosser_001:out_data -> rsp_mux:sink3_data
	wire          crosser_001_out_ready;                                              // rsp_mux:sink3_ready -> crosser_001:out_ready
	wire    [3:0] crosser_001_out_channel;                                            // crosser_001:out_channel -> rsp_mux:sink3_channel
	wire          crosser_001_out_startofpacket;                                      // crosser_001:out_startofpacket -> rsp_mux:sink3_startofpacket
	wire          crosser_001_out_endofpacket;                                        // crosser_001:out_endofpacket -> rsp_mux:sink3_endofpacket
	wire    [3:0] mm_bridge_0_m0_limiter_cmd_valid_data;                              // mm_bridge_0_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid

	ftile_xcvr_test_altera_merlin_master_translator_192_54w642y #(
		.AV_ADDRESS_W                (21),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (21),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) mm_bridge_0_m0_translator (
		.clk                    (clk_50_clk_clk),                                                    //   input,   width = 1,                       clk.clk
		.reset                  (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,   width = 1,                     reset.reset
		.uav_address            (mm_bridge_0_m0_translator_avalon_universal_master_0_address),       //  output,  width = 21, avalon_universal_master_0.address
		.uav_burstcount         (mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (mm_bridge_0_m0_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (mm_bridge_0_m0_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (mm_bridge_0_m0_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (mm_bridge_0_m0_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (mm_bridge_0_m0_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (mm_bridge_0_m0_address),                                            //   input,  width = 21,      avalon_anti_master_0.address
		.av_waitrequest         (mm_bridge_0_m0_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_burstcount          (mm_bridge_0_m0_burstcount),                                         //   input,   width = 1,                          .burstcount
		.av_byteenable          (mm_bridge_0_m0_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (mm_bridge_0_m0_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (mm_bridge_0_m0_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_bridge_0_m0_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_bridge_0_m0_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (mm_bridge_0_m0_writedata),                                          //   input,  width = 32,                          .writedata
		.av_debugaccess         (mm_bridge_0_m0_debugaccess),                                        //   input,   width = 1,                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                              // (terminated),                                        
		.av_begintransfer       (1'b0),                                                              // (terminated),                                        
		.av_chipselect          (1'b0),                                                              // (terminated),                                        
		.av_lock                (1'b0),                                                              // (terminated),                                        
		.uav_outputenable       (1'b0),                                                              // (terminated),                                        
		.uav_clken              (),                                                                  // (terminated),                                        
		.av_clken               (1'b1),                                                              // (terminated),                                        
		.uav_response           (2'b00),                                                             // (terminated),                                        
		.av_response            (),                                                                  // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                              // (terminated),                                        
		.av_writeresponsevalid  ()                                                                   // (terminated),                                        
	);

	ftile_xcvr_test_altera_merlin_slave_translator_191_xg7rzxi #(
		.AV_ADDRESS_W                   (4),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) freq_counter_0_csr_translator (
		.clk                    (clk_50_clk_clk),                                              //   input,   width = 1,                      clk.clk
		.reset                  (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (freq_counter_0_csr_agent_m0_address),                         //   input,  width = 21, avalon_universal_slave_0.address
		.uav_burstcount         (freq_counter_0_csr_agent_m0_burstcount),                      //   input,   width = 3,                         .burstcount
		.uav_read               (freq_counter_0_csr_agent_m0_read),                            //   input,   width = 1,                         .read
		.uav_write              (freq_counter_0_csr_agent_m0_write),                           //   input,   width = 1,                         .write
		.uav_waitrequest        (freq_counter_0_csr_agent_m0_waitrequest),                     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (freq_counter_0_csr_agent_m0_readdatavalid),                   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (freq_counter_0_csr_agent_m0_byteenable),                      //   input,   width = 4,                         .byteenable
		.uav_readdata           (freq_counter_0_csr_agent_m0_readdata),                        //  output,  width = 32,                         .readdata
		.uav_writedata          (freq_counter_0_csr_agent_m0_writedata),                       //   input,  width = 32,                         .writedata
		.uav_lock               (freq_counter_0_csr_agent_m0_lock),                            //   input,   width = 1,                         .lock
		.uav_debugaccess        (freq_counter_0_csr_agent_m0_debugaccess),                     //   input,   width = 1,                         .debugaccess
		.av_address             (freq_counter_0_csr_address),                                  //  output,   width = 4,      avalon_anti_slave_0.address
		.av_read                (freq_counter_0_csr_read),                                     //  output,   width = 1,                         .read
		.av_readdata            (freq_counter_0_csr_readdata),                                 //   input,  width = 32,                         .readdata
		.av_write               (),                                                            // (terminated),                                       
		.av_writedata           (),                                                            // (terminated),                                       
		.av_begintransfer       (),                                                            // (terminated),                                       
		.av_beginbursttransfer  (),                                                            // (terminated),                                       
		.av_burstcount          (),                                                            // (terminated),                                       
		.av_byteenable          (),                                                            // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                        // (terminated),                                       
		.av_waitrequest         (1'b0),                                                        // (terminated),                                       
		.av_writebyteenable     (),                                                            // (terminated),                                       
		.av_lock                (),                                                            // (terminated),                                       
		.av_chipselect          (),                                                            // (terminated),                                       
		.av_clken               (),                                                            // (terminated),                                       
		.uav_clken              (1'b0),                                                        // (terminated),                                       
		.av_debugaccess         (),                                                            // (terminated),                                       
		.av_outputenable        (),                                                            // (terminated),                                       
		.uav_response           (),                                                            // (terminated),                                       
		.av_response            (2'b00),                                                       // (terminated),                                       
		.uav_writeresponsevalid (),                                                            // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                         // (terminated),                                       
	);

	ftile_xcvr_test_altera_merlin_slave_translator_191_xg7rzxi #(
		.AV_ADDRESS_W                   (4),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) xcvr_conduit_ctrl_0_csr_translator (
		.clk                    (clk_50_clk_clk),                                              //   input,   width = 1,                      clk.clk
		.reset                  (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (xcvr_conduit_ctrl_0_csr_agent_m0_address),                    //   input,  width = 21, avalon_universal_slave_0.address
		.uav_burstcount         (xcvr_conduit_ctrl_0_csr_agent_m0_burstcount),                 //   input,   width = 3,                         .burstcount
		.uav_read               (xcvr_conduit_ctrl_0_csr_agent_m0_read),                       //   input,   width = 1,                         .read
		.uav_write              (xcvr_conduit_ctrl_0_csr_agent_m0_write),                      //   input,   width = 1,                         .write
		.uav_waitrequest        (xcvr_conduit_ctrl_0_csr_agent_m0_waitrequest),                //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (xcvr_conduit_ctrl_0_csr_agent_m0_readdatavalid),              //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (xcvr_conduit_ctrl_0_csr_agent_m0_byteenable),                 //   input,   width = 4,                         .byteenable
		.uav_readdata           (xcvr_conduit_ctrl_0_csr_agent_m0_readdata),                   //  output,  width = 32,                         .readdata
		.uav_writedata          (xcvr_conduit_ctrl_0_csr_agent_m0_writedata),                  //   input,  width = 32,                         .writedata
		.uav_lock               (xcvr_conduit_ctrl_0_csr_agent_m0_lock),                       //   input,   width = 1,                         .lock
		.uav_debugaccess        (xcvr_conduit_ctrl_0_csr_agent_m0_debugaccess),                //   input,   width = 1,                         .debugaccess
		.av_address             (xcvr_conduit_ctrl_0_csr_address),                             //  output,   width = 4,      avalon_anti_slave_0.address
		.av_write               (xcvr_conduit_ctrl_0_csr_write),                               //  output,   width = 1,                         .write
		.av_read                (xcvr_conduit_ctrl_0_csr_read),                                //  output,   width = 1,                         .read
		.av_readdata            (xcvr_conduit_ctrl_0_csr_readdata),                            //   input,  width = 32,                         .readdata
		.av_writedata           (xcvr_conduit_ctrl_0_csr_writedata),                           //  output,  width = 32,                         .writedata
		.av_begintransfer       (),                                                            // (terminated),                                       
		.av_beginbursttransfer  (),                                                            // (terminated),                                       
		.av_burstcount          (),                                                            // (terminated),                                       
		.av_byteenable          (),                                                            // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                        // (terminated),                                       
		.av_waitrequest         (1'b0),                                                        // (terminated),                                       
		.av_writebyteenable     (),                                                            // (terminated),                                       
		.av_lock                (),                                                            // (terminated),                                       
		.av_chipselect          (),                                                            // (terminated),                                       
		.av_clken               (),                                                            // (terminated),                                       
		.uav_clken              (1'b0),                                                        // (terminated),                                       
		.av_debugaccess         (),                                                            // (terminated),                                       
		.av_outputenable        (),                                                            // (terminated),                                       
		.uav_response           (),                                                            // (terminated),                                       
		.av_response            (2'b00),                                                       // (terminated),                                       
		.uav_writeresponsevalid (),                                                            // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                         // (terminated),                                       
	);

	ftile_xcvr_test_altera_merlin_slave_translator_191_xg7rzxi #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) xcvr_test_system_0_mm_bridge_0_s0_translator (
		.clk                    (clk_50_clk_clk),                                              //   input,   width = 1,                      clk.clk
		.reset                  (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_address),          //   input,  width = 21, avalon_universal_slave_0.address
		.uav_burstcount         (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (xcvr_test_system_0_mm_bridge_0_s0_address),                   //  output,  width = 13,      avalon_anti_slave_0.address
		.av_write               (xcvr_test_system_0_mm_bridge_0_s0_write),                     //  output,   width = 1,                         .write
		.av_read                (xcvr_test_system_0_mm_bridge_0_s0_read),                      //  output,   width = 1,                         .read
		.av_readdata            (xcvr_test_system_0_mm_bridge_0_s0_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (xcvr_test_system_0_mm_bridge_0_s0_writedata),                 //  output,  width = 32,                         .writedata
		.av_burstcount          (xcvr_test_system_0_mm_bridge_0_s0_burstcount),                //  output,   width = 1,                         .burstcount
		.av_byteenable          (xcvr_test_system_0_mm_bridge_0_s0_byteenable),                //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (xcvr_test_system_0_mm_bridge_0_s0_readdatavalid),             //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (xcvr_test_system_0_mm_bridge_0_s0_waitrequest),               //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (xcvr_test_system_0_mm_bridge_0_s0_debugaccess),               //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                            // (terminated),                                       
		.av_beginbursttransfer  (),                                                            // (terminated),                                       
		.av_writebyteenable     (),                                                            // (terminated),                                       
		.av_lock                (),                                                            // (terminated),                                       
		.av_chipselect          (),                                                            // (terminated),                                       
		.av_clken               (),                                                            // (terminated),                                       
		.uav_clken              (1'b0),                                                        // (terminated),                                       
		.av_outputenable        (),                                                            // (terminated),                                       
		.uav_response           (),                                                            // (terminated),                                       
		.av_response            (2'b00),                                                       // (terminated),                                       
		.uav_writeresponsevalid (),                                                            // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                         // (terminated),                                       
	);

	ftile_xcvr_test_altera_merlin_slave_translator_191_xg7rzxi #(
		.AV_ADDRESS_W                   (18),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) directphy_f_0_reconfig_xcvr_avmm_translator (
		.clk                    (clk_100_clk_clk),                                                               //   input,   width = 1,                      clk.clk
		.reset                  (directphy_f_0_reconfig_xcvr_avmm_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (directphy_f_0_reconfig_xcvr_avmm_agent_m0_address),                             //   input,  width = 21, avalon_universal_slave_0.address
		.uav_burstcount         (directphy_f_0_reconfig_xcvr_avmm_agent_m0_burstcount),                          //   input,   width = 3,                         .burstcount
		.uav_read               (directphy_f_0_reconfig_xcvr_avmm_agent_m0_read),                                //   input,   width = 1,                         .read
		.uav_write              (directphy_f_0_reconfig_xcvr_avmm_agent_m0_write),                               //   input,   width = 1,                         .write
		.uav_waitrequest        (directphy_f_0_reconfig_xcvr_avmm_agent_m0_waitrequest),                         //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (directphy_f_0_reconfig_xcvr_avmm_agent_m0_readdatavalid),                       //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (directphy_f_0_reconfig_xcvr_avmm_agent_m0_byteenable),                          //   input,   width = 4,                         .byteenable
		.uav_readdata           (directphy_f_0_reconfig_xcvr_avmm_agent_m0_readdata),                            //  output,  width = 32,                         .readdata
		.uav_writedata          (directphy_f_0_reconfig_xcvr_avmm_agent_m0_writedata),                           //   input,  width = 32,                         .writedata
		.uav_lock               (directphy_f_0_reconfig_xcvr_avmm_agent_m0_lock),                                //   input,   width = 1,                         .lock
		.uav_debugaccess        (directphy_f_0_reconfig_xcvr_avmm_agent_m0_debugaccess),                         //   input,   width = 1,                         .debugaccess
		.av_address             (directphy_f_0_reconfig_xcvr_avmm_address),                                      //  output,  width = 18,      avalon_anti_slave_0.address
		.av_write               (directphy_f_0_reconfig_xcvr_avmm_write),                                        //  output,   width = 1,                         .write
		.av_read                (directphy_f_0_reconfig_xcvr_avmm_read),                                         //  output,   width = 1,                         .read
		.av_readdata            (directphy_f_0_reconfig_xcvr_avmm_readdata),                                     //   input,  width = 32,                         .readdata
		.av_writedata           (directphy_f_0_reconfig_xcvr_avmm_writedata),                                    //  output,  width = 32,                         .writedata
		.av_byteenable          (directphy_f_0_reconfig_xcvr_avmm_byteenable),                                   //  output,   width = 4,                         .byteenable
		.av_waitrequest         (directphy_f_0_reconfig_xcvr_avmm_waitrequest),                                  //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                                                              // (terminated),                                       
		.av_burstcount          (),                                                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                                          // (terminated),                                       
		.av_writebyteenable     (),                                                                              // (terminated),                                       
		.av_lock                (),                                                                              // (terminated),                                       
		.av_chipselect          (),                                                                              // (terminated),                                       
		.av_clken               (),                                                                              // (terminated),                                       
		.uav_clken              (1'b0),                                                                          // (terminated),                                       
		.av_debugaccess         (),                                                                              // (terminated),                                       
		.av_outputenable        (),                                                                              // (terminated),                                       
		.uav_response           (),                                                                              // (terminated),                                       
		.av_response            (2'b00),                                                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                           // (terminated),                                       
	);

	ftile_xcvr_test_altera_merlin_master_agent_1930_l64uqry #(
		.PKT_WUNIQUE               (101),
		.PKT_DOMAIN_H              (100),
		.PKT_DOMAIN_L              (99),
		.PKT_SNOOP_H               (98),
		.PKT_SNOOP_L               (95),
		.PKT_BARRIER_H             (94),
		.PKT_BARRIER_L             (93),
		.PKT_ORI_BURST_SIZE_H      (92),
		.PKT_ORI_BURST_SIZE_L      (90),
		.PKT_RESPONSE_STATUS_H     (89),
		.PKT_RESPONSE_STATUS_L     (88),
		.PKT_QOS_H                 (75),
		.PKT_QOS_L                 (75),
		.PKT_DATA_SIDEBAND_H       (73),
		.PKT_DATA_SIDEBAND_L       (73),
		.PKT_ADDR_SIDEBAND_H       (72),
		.PKT_ADDR_SIDEBAND_L       (72),
		.PKT_BURST_TYPE_H          (71),
		.PKT_BURST_TYPE_L          (70),
		.PKT_CACHE_H               (87),
		.PKT_CACHE_L               (84),
		.PKT_THREAD_ID_H           (80),
		.PKT_THREAD_ID_L           (80),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_EXCLUSIVE       (62),
		.PKT_TRANS_LOCK            (61),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (83),
		.PKT_PROTECTION_L          (81),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (77),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (79),
		.PKT_DEST_ID_L             (78),
		.PKT_POISON_H              (102),
		.PKT_POISON_L              (102),
		.PKT_DATACHK_H             (103),
		.PKT_DATACHK_L             (103),
		.PKT_ADDRCHK_H             (106),
		.PKT_ADDRCHK_L             (105),
		.PKT_SAI_H                 (107),
		.PKT_SAI_L                 (107),
		.PKT_USER_DATA_H           (104),
		.PKT_USER_DATA_L           (104),
		.PKT_ATRACE                (117),
		.PKT_TRACE                 (118),
		.PKT_AWAKEUP               (119),
		.ST_DATA_W                 (120),
		.ST_CHANNEL_W              (4),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0),
		.ENABLE_AXI5               (0)
	) mm_bridge_0_m0_agent (
		.clk                   (clk_50_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset                 (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.av_address            (mm_bridge_0_m0_translator_avalon_universal_master_0_address),       //   input,   width = 21,        av.address
		.av_write              (mm_bridge_0_m0_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (mm_bridge_0_m0_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (mm_bridge_0_m0_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (mm_bridge_0_m0_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (mm_bridge_0_m0_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (mm_bridge_0_m0_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (mm_bridge_0_m0_agent_cp_data),                                      //  output,  width = 120,          .data
		.cp_startofpacket      (mm_bridge_0_m0_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (mm_bridge_0_m0_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (mm_bridge_0_m0_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (mm_bridge_0_m0_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (mm_bridge_0_m0_limiter_rsp_src_data),                               //   input,  width = 120,          .data
		.rp_channel            (mm_bridge_0_m0_limiter_rsp_src_channel),                            //   input,    width = 4,          .channel
		.rp_startofpacket      (mm_bridge_0_m0_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (mm_bridge_0_m0_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (mm_bridge_0_m0_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                  // (terminated),                         
		.av_writeresponsevalid ()                                                                   // (terminated),                         
	);

	ftile_xcvr_test_altera_merlin_slave_agent_1930_jxauz3i #(
		.PKT_ORI_BURST_SIZE_H      (92),
		.PKT_ORI_BURST_SIZE_L      (90),
		.PKT_RESPONSE_STATUS_H     (89),
		.PKT_RESPONSE_STATUS_L     (88),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_LOCK            (61),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (83),
		.PKT_PROTECTION_L          (81),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (77),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (79),
		.PKT_DEST_ID_L             (78),
		.PKT_POISON_H              (102),
		.PKT_POISON_L              (102),
		.PKT_DATACHK_H             (103),
		.PKT_DATACHK_L             (103),
		.PKT_SAI_H                 (107),
		.PKT_SAI_L                 (107),
		.PKT_ADDRCHK_H             (106),
		.PKT_ADDRCHK_L             (105),
		.PKT_USER_DATA_H           (104),
		.PKT_USER_DATA_L           (104),
		.PKT_ATRACE                (117),
		.PKT_TRACE                 (118),
		.PKT_AWAKEUP               (119),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (120),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0),
		.ENABLE_AXI5               (0)
	) freq_counter_0_csr_agent (
		.clk                     (clk_50_clk_clk),                                              //   input,    width = 1,             clk.clk
		.reset                   (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (freq_counter_0_csr_agent_m0_address),                         //  output,   width = 21,              m0.address
		.m0_burstcount           (freq_counter_0_csr_agent_m0_burstcount),                      //  output,    width = 3,                .burstcount
		.m0_byteenable           (freq_counter_0_csr_agent_m0_byteenable),                      //  output,    width = 4,                .byteenable
		.m0_debugaccess          (freq_counter_0_csr_agent_m0_debugaccess),                     //  output,    width = 1,                .debugaccess
		.m0_lock                 (freq_counter_0_csr_agent_m0_lock),                            //  output,    width = 1,                .lock
		.m0_readdata             (freq_counter_0_csr_agent_m0_readdata),                        //   input,   width = 32,                .readdata
		.m0_readdatavalid        (freq_counter_0_csr_agent_m0_readdatavalid),                   //   input,    width = 1,                .readdatavalid
		.m0_read                 (freq_counter_0_csr_agent_m0_read),                            //  output,    width = 1,                .read
		.m0_waitrequest          (freq_counter_0_csr_agent_m0_waitrequest),                     //   input,    width = 1,                .waitrequest
		.m0_writedata            (freq_counter_0_csr_agent_m0_writedata),                       //  output,   width = 32,                .writedata
		.m0_write                (freq_counter_0_csr_agent_m0_write),                           //  output,    width = 1,                .write
		.rp_endofpacket          (freq_counter_0_csr_agent_rp_endofpacket),                     //  output,    width = 1,              rp.endofpacket
		.rp_ready                (freq_counter_0_csr_agent_rp_ready),                           //   input,    width = 1,                .ready
		.rp_valid                (freq_counter_0_csr_agent_rp_valid),                           //  output,    width = 1,                .valid
		.rp_data                 (freq_counter_0_csr_agent_rp_data),                            //  output,  width = 120,                .data
		.rp_startofpacket        (freq_counter_0_csr_agent_rp_startofpacket),                   //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                           //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                           //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                                            //   input,  width = 120,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                   //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                     //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                         //   input,    width = 4,                .channel
		.rf_sink_ready           (freq_counter_0_csr_agent_rsp_fifo_out_ready),                 //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (freq_counter_0_csr_agent_rsp_fifo_out_valid),                 //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (freq_counter_0_csr_agent_rsp_fifo_out_startofpacket),         //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (freq_counter_0_csr_agent_rsp_fifo_out_endofpacket),           //   input,    width = 1,                .endofpacket
		.rf_sink_data            (freq_counter_0_csr_agent_rsp_fifo_out_data),                  //   input,  width = 121,                .data
		.rf_source_ready         (freq_counter_0_csr_agent_rf_source_ready),                    //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (freq_counter_0_csr_agent_rf_source_valid),                    //  output,    width = 1,                .valid
		.rf_source_startofpacket (freq_counter_0_csr_agent_rf_source_startofpacket),            //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (freq_counter_0_csr_agent_rf_source_endofpacket),              //  output,    width = 1,                .endofpacket
		.rf_source_data          (freq_counter_0_csr_agent_rf_source_data),                     //  output,  width = 121,                .data
		.rdata_fifo_sink_ready   (freq_counter_0_csr_agent_rdata_fifo_src_ready),               //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (freq_counter_0_csr_agent_rdata_fifo_src_valid),               //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (freq_counter_0_csr_agent_rdata_fifo_src_data),                //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (freq_counter_0_csr_agent_rdata_fifo_src_ready),               //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (freq_counter_0_csr_agent_rdata_fifo_src_valid),               //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (freq_counter_0_csr_agent_rdata_fifo_src_data),                //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                       // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                        // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                         // (terminated),                               
	);

	ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (121),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) freq_counter_0_csr_agent_rsp_fifo (
		.clk               (clk_50_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (mm_bridge_0_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.in_data           (freq_counter_0_csr_agent_rf_source_data),             //   input,  width = 121,        in.data
		.in_valid          (freq_counter_0_csr_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (freq_counter_0_csr_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (freq_counter_0_csr_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (freq_counter_0_csr_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (freq_counter_0_csr_agent_rsp_fifo_out_data),          //  output,  width = 121,       out.data
		.out_valid         (freq_counter_0_csr_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (freq_counter_0_csr_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (freq_counter_0_csr_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (freq_counter_0_csr_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                               // (terminated),                         
		.csr_read          (1'b0),                                                // (terminated),                         
		.csr_write         (1'b0),                                                // (terminated),                         
		.csr_readdata      (),                                                    // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                         
		.almost_full_data  (),                                                    // (terminated),                         
		.almost_empty_data (),                                                    // (terminated),                         
		.in_empty          (1'b0),                                                // (terminated),                         
		.out_empty         (),                                                    // (terminated),                         
		.in_error          (1'b0),                                                // (terminated),                         
		.out_error         (),                                                    // (terminated),                         
		.in_channel        (1'b0),                                                // (terminated),                         
		.out_channel       ()                                                     // (terminated),                         
	);

	ftile_xcvr_test_altera_merlin_slave_agent_1930_jxauz3i #(
		.PKT_ORI_BURST_SIZE_H      (92),
		.PKT_ORI_BURST_SIZE_L      (90),
		.PKT_RESPONSE_STATUS_H     (89),
		.PKT_RESPONSE_STATUS_L     (88),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_LOCK            (61),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (83),
		.PKT_PROTECTION_L          (81),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (77),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (79),
		.PKT_DEST_ID_L             (78),
		.PKT_POISON_H              (102),
		.PKT_POISON_L              (102),
		.PKT_DATACHK_H             (103),
		.PKT_DATACHK_L             (103),
		.PKT_SAI_H                 (107),
		.PKT_SAI_L                 (107),
		.PKT_ADDRCHK_H             (106),
		.PKT_ADDRCHK_L             (105),
		.PKT_USER_DATA_H           (104),
		.PKT_USER_DATA_L           (104),
		.PKT_ATRACE                (117),
		.PKT_TRACE                 (118),
		.PKT_AWAKEUP               (119),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (120),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0),
		.ENABLE_AXI5               (0)
	) xcvr_conduit_ctrl_0_csr_agent (
		.clk                     (clk_50_clk_clk),                                              //   input,    width = 1,             clk.clk
		.reset                   (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (xcvr_conduit_ctrl_0_csr_agent_m0_address),                    //  output,   width = 21,              m0.address
		.m0_burstcount           (xcvr_conduit_ctrl_0_csr_agent_m0_burstcount),                 //  output,    width = 3,                .burstcount
		.m0_byteenable           (xcvr_conduit_ctrl_0_csr_agent_m0_byteenable),                 //  output,    width = 4,                .byteenable
		.m0_debugaccess          (xcvr_conduit_ctrl_0_csr_agent_m0_debugaccess),                //  output,    width = 1,                .debugaccess
		.m0_lock                 (xcvr_conduit_ctrl_0_csr_agent_m0_lock),                       //  output,    width = 1,                .lock
		.m0_readdata             (xcvr_conduit_ctrl_0_csr_agent_m0_readdata),                   //   input,   width = 32,                .readdata
		.m0_readdatavalid        (xcvr_conduit_ctrl_0_csr_agent_m0_readdatavalid),              //   input,    width = 1,                .readdatavalid
		.m0_read                 (xcvr_conduit_ctrl_0_csr_agent_m0_read),                       //  output,    width = 1,                .read
		.m0_waitrequest          (xcvr_conduit_ctrl_0_csr_agent_m0_waitrequest),                //   input,    width = 1,                .waitrequest
		.m0_writedata            (xcvr_conduit_ctrl_0_csr_agent_m0_writedata),                  //  output,   width = 32,                .writedata
		.m0_write                (xcvr_conduit_ctrl_0_csr_agent_m0_write),                      //  output,    width = 1,                .write
		.rp_endofpacket          (xcvr_conduit_ctrl_0_csr_agent_rp_endofpacket),                //  output,    width = 1,              rp.endofpacket
		.rp_ready                (xcvr_conduit_ctrl_0_csr_agent_rp_ready),                      //   input,    width = 1,                .ready
		.rp_valid                (xcvr_conduit_ctrl_0_csr_agent_rp_valid),                      //  output,    width = 1,                .valid
		.rp_data                 (xcvr_conduit_ctrl_0_csr_agent_rp_data),                       //  output,  width = 120,                .data
		.rp_startofpacket        (xcvr_conduit_ctrl_0_csr_agent_rp_startofpacket),              //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                       //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                       //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_001_src_data),                                        //   input,  width = 120,                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                               //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                 //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                     //   input,    width = 4,                .channel
		.rf_sink_ready           (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_ready),            //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_valid),            //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_startofpacket),    //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_endofpacket),      //   input,    width = 1,                .endofpacket
		.rf_sink_data            (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_data),             //   input,  width = 121,                .data
		.rf_source_ready         (xcvr_conduit_ctrl_0_csr_agent_rf_source_ready),               //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (xcvr_conduit_ctrl_0_csr_agent_rf_source_valid),               //  output,    width = 1,                .valid
		.rf_source_startofpacket (xcvr_conduit_ctrl_0_csr_agent_rf_source_startofpacket),       //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (xcvr_conduit_ctrl_0_csr_agent_rf_source_endofpacket),         //  output,    width = 1,                .endofpacket
		.rf_source_data          (xcvr_conduit_ctrl_0_csr_agent_rf_source_data),                //  output,  width = 121,                .data
		.rdata_fifo_sink_ready   (xcvr_conduit_ctrl_0_csr_agent_rdata_fifo_src_ready),          //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (xcvr_conduit_ctrl_0_csr_agent_rdata_fifo_src_valid),          //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (xcvr_conduit_ctrl_0_csr_agent_rdata_fifo_src_data),           //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (xcvr_conduit_ctrl_0_csr_agent_rdata_fifo_src_ready),          //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (xcvr_conduit_ctrl_0_csr_agent_rdata_fifo_src_valid),          //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (xcvr_conduit_ctrl_0_csr_agent_rdata_fifo_src_data),           //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                       // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                        // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                         // (terminated),                               
	);

	ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (121),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) xcvr_conduit_ctrl_0_csr_agent_rsp_fifo (
		.clk               (clk_50_clk_clk),                                           //   input,    width = 1,       clk.clk
		.reset             (mm_bridge_0_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (xcvr_conduit_ctrl_0_csr_agent_rf_source_data),             //   input,  width = 121,        in.data
		.in_valid          (xcvr_conduit_ctrl_0_csr_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (xcvr_conduit_ctrl_0_csr_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (xcvr_conduit_ctrl_0_csr_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (xcvr_conduit_ctrl_0_csr_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_data),          //  output,  width = 121,       out.data
		.out_valid         (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (xcvr_conduit_ctrl_0_csr_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	ftile_xcvr_test_altera_merlin_slave_agent_1930_jxauz3i #(
		.PKT_ORI_BURST_SIZE_H      (92),
		.PKT_ORI_BURST_SIZE_L      (90),
		.PKT_RESPONSE_STATUS_H     (89),
		.PKT_RESPONSE_STATUS_L     (88),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_LOCK            (61),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (83),
		.PKT_PROTECTION_L          (81),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (77),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (79),
		.PKT_DEST_ID_L             (78),
		.PKT_POISON_H              (102),
		.PKT_POISON_L              (102),
		.PKT_DATACHK_H             (103),
		.PKT_DATACHK_L             (103),
		.PKT_SAI_H                 (107),
		.PKT_SAI_L                 (107),
		.PKT_ADDRCHK_H             (106),
		.PKT_ADDRCHK_L             (105),
		.PKT_USER_DATA_H           (104),
		.PKT_USER_DATA_L           (104),
		.PKT_ATRACE                (117),
		.PKT_TRACE                 (118),
		.PKT_AWAKEUP               (119),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (120),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0),
		.ENABLE_AXI5               (0)
	) xcvr_test_system_0_mm_bridge_0_s0_agent (
		.clk                     (clk_50_clk_clk),                                                     //   input,    width = 1,             clk.clk
		.reset                   (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_address),                 //  output,   width = 21,              m0.address
		.m0_burstcount           (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (xcvr_test_system_0_mm_bridge_0_s0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_data),                    //  output,  width = 120,                .data
		.rp_startofpacket        (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                              //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                              //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_002_src_data),                                               //   input,  width = 120,                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                      //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                        //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                            //   input,    width = 4,                .channel
		.rf_sink_ready           (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_data),          //   input,  width = 121,                .data
		.rf_source_ready         (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_data),             //  output,  width = 121,                .data
		.rdata_fifo_sink_ready   (xcvr_test_system_0_mm_bridge_0_s0_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (xcvr_test_system_0_mm_bridge_0_s0_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (xcvr_test_system_0_mm_bridge_0_s0_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (xcvr_test_system_0_mm_bridge_0_s0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (xcvr_test_system_0_mm_bridge_0_s0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (xcvr_test_system_0_mm_bridge_0_s0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                              // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                               // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                // (terminated),                               
	);

	ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (121),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo (
		.clk               (clk_50_clk_clk),                                                     //   input,    width = 1,       clk.clk
		.reset             (mm_bridge_0_reset_reset_bridge_in_reset_reset),                      //   input,    width = 1, clk_reset.reset
		.in_data           (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_data),             //   input,  width = 121,        in.data
		.in_valid          (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (xcvr_test_system_0_mm_bridge_0_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_data),          //  output,  width = 121,       out.data
		.out_valid         (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                              // (terminated),                         
		.csr_read          (1'b0),                                                               // (terminated),                         
		.csr_write         (1'b0),                                                               // (terminated),                         
		.csr_readdata      (),                                                                   // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                               // (terminated),                         
		.almost_full_data  (),                                                                   // (terminated),                         
		.almost_empty_data (),                                                                   // (terminated),                         
		.in_empty          (1'b0),                                                               // (terminated),                         
		.out_empty         (),                                                                   // (terminated),                         
		.in_error          (1'b0),                                                               // (terminated),                         
		.out_error         (),                                                                   // (terminated),                         
		.in_channel        (1'b0),                                                               // (terminated),                         
		.out_channel       ()                                                                    // (terminated),                         
	);

	ftile_xcvr_test_altera_merlin_slave_agent_1930_jxauz3i #(
		.PKT_ORI_BURST_SIZE_H      (92),
		.PKT_ORI_BURST_SIZE_L      (90),
		.PKT_RESPONSE_STATUS_H     (89),
		.PKT_RESPONSE_STATUS_L     (88),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_LOCK            (61),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (83),
		.PKT_PROTECTION_L          (81),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (77),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (79),
		.PKT_DEST_ID_L             (78),
		.PKT_POISON_H              (102),
		.PKT_POISON_L              (102),
		.PKT_DATACHK_H             (103),
		.PKT_DATACHK_L             (103),
		.PKT_SAI_H                 (107),
		.PKT_SAI_L                 (107),
		.PKT_ADDRCHK_H             (106),
		.PKT_ADDRCHK_L             (105),
		.PKT_USER_DATA_H           (104),
		.PKT_USER_DATA_L           (104),
		.PKT_ATRACE                (117),
		.PKT_TRACE                 (118),
		.PKT_AWAKEUP               (119),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (120),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0),
		.ENABLE_AXI5               (0)
	) directphy_f_0_reconfig_xcvr_avmm_agent (
		.clk                     (clk_100_clk_clk),                                                               //   input,    width = 1,             clk.clk
		.reset                   (directphy_f_0_reconfig_xcvr_avmm_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (directphy_f_0_reconfig_xcvr_avmm_agent_m0_address),                             //  output,   width = 21,              m0.address
		.m0_burstcount           (directphy_f_0_reconfig_xcvr_avmm_agent_m0_burstcount),                          //  output,    width = 3,                .burstcount
		.m0_byteenable           (directphy_f_0_reconfig_xcvr_avmm_agent_m0_byteenable),                          //  output,    width = 4,                .byteenable
		.m0_debugaccess          (directphy_f_0_reconfig_xcvr_avmm_agent_m0_debugaccess),                         //  output,    width = 1,                .debugaccess
		.m0_lock                 (directphy_f_0_reconfig_xcvr_avmm_agent_m0_lock),                                //  output,    width = 1,                .lock
		.m0_readdata             (directphy_f_0_reconfig_xcvr_avmm_agent_m0_readdata),                            //   input,   width = 32,                .readdata
		.m0_readdatavalid        (directphy_f_0_reconfig_xcvr_avmm_agent_m0_readdatavalid),                       //   input,    width = 1,                .readdatavalid
		.m0_read                 (directphy_f_0_reconfig_xcvr_avmm_agent_m0_read),                                //  output,    width = 1,                .read
		.m0_waitrequest          (directphy_f_0_reconfig_xcvr_avmm_agent_m0_waitrequest),                         //   input,    width = 1,                .waitrequest
		.m0_writedata            (directphy_f_0_reconfig_xcvr_avmm_agent_m0_writedata),                           //  output,   width = 32,                .writedata
		.m0_write                (directphy_f_0_reconfig_xcvr_avmm_agent_m0_write),                               //  output,    width = 1,                .write
		.rp_endofpacket          (directphy_f_0_reconfig_xcvr_avmm_agent_rp_endofpacket),                         //  output,    width = 1,              rp.endofpacket
		.rp_ready                (directphy_f_0_reconfig_xcvr_avmm_agent_rp_ready),                               //   input,    width = 1,                .ready
		.rp_valid                (directphy_f_0_reconfig_xcvr_avmm_agent_rp_valid),                               //  output,    width = 1,                .valid
		.rp_data                 (directphy_f_0_reconfig_xcvr_avmm_agent_rp_data),                                //  output,  width = 120,                .data
		.rp_startofpacket        (directphy_f_0_reconfig_xcvr_avmm_agent_rp_startofpacket),                       //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                                         //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                                         //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_003_src_data),                                                          //   input,  width = 120,                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                                                 //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                                                   //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                                                       //   input,    width = 4,                .channel
		.rf_sink_ready           (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_ready),                     //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_valid),                     //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_startofpacket),             //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_endofpacket),               //   input,    width = 1,                .endofpacket
		.rf_sink_data            (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_data),                      //   input,  width = 121,                .data
		.rf_source_ready         (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_ready),                        //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_valid),                        //  output,    width = 1,                .valid
		.rf_source_startofpacket (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_startofpacket),                //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_endofpacket),                  //  output,    width = 1,                .endofpacket
		.rf_source_data          (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_data),                         //  output,  width = 121,                .data
		.rdata_fifo_sink_ready   (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_out_ready),                   //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_out_valid),                   //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_out_data),                    //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_src_ready),                   //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_src_valid),                   //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_src_data),                    //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                           // (terminated),                               
	);

	ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (121),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo (
		.clk               (clk_100_clk_clk),                                                   //   input,    width = 1,       clk.clk
		.reset             (directphy_f_0_reconfig_xcvr_reset_reset_bridge_in_reset_reset),     //   input,    width = 1, clk_reset.reset
		.in_data           (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_data),             //   input,  width = 121,        in.data
		.in_valid          (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (directphy_f_0_reconfig_xcvr_avmm_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_data),          //  output,  width = 121,       out.data
		.out_valid         (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (directphy_f_0_reconfig_xcvr_avmm_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                             // (terminated),                         
		.csr_read          (1'b0),                                                              // (terminated),                         
		.csr_write         (1'b0),                                                              // (terminated),                         
		.csr_readdata      (),                                                                  // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                              // (terminated),                         
		.almost_full_data  (),                                                                  // (terminated),                         
		.almost_empty_data (),                                                                  // (terminated),                         
		.in_empty          (1'b0),                                                              // (terminated),                         
		.out_empty         (),                                                                  // (terminated),                         
		.in_error          (1'b0),                                                              // (terminated),                         
		.out_error         (),                                                                  // (terminated),                         
		.in_channel        (1'b0),                                                              // (terminated),                         
		.out_channel       ()                                                                   // (terminated),                         
	);

	ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo (
		.clk               (clk_100_clk_clk),                                               //   input,   width = 1,       clk.clk
		.reset             (directphy_f_0_reconfig_xcvr_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_src_data),    //   input,  width = 34,        in.data
		.in_valid          (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_src_valid),   //   input,   width = 1,          .valid
		.in_ready          (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_src_ready),   //  output,   width = 1,          .ready
		.out_data          (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_out_data),    //  output,  width = 34,       out.data
		.out_valid         (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_out_valid),   //  output,   width = 1,          .valid
		.out_ready         (directphy_f_0_reconfig_xcvr_avmm_agent_rdata_fifo_out_ready),   //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                         // (terminated),                        
		.csr_read          (1'b0),                                                          // (terminated),                        
		.csr_write         (1'b0),                                                          // (terminated),                        
		.csr_readdata      (),                                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated),                        
		.almost_full_data  (),                                                              // (terminated),                        
		.almost_empty_data (),                                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                                          // (terminated),                        
		.out_startofpacket (),                                                              // (terminated),                        
		.out_endofpacket   (),                                                              // (terminated),                        
		.in_empty          (1'b0),                                                          // (terminated),                        
		.out_empty         (),                                                              // (terminated),                        
		.in_error          (1'b0),                                                          // (terminated),                        
		.out_error         (),                                                              // (terminated),                        
		.in_channel        (1'b0),                                                          // (terminated),                        
		.out_channel       ()                                                               // (terminated),                        
	);

	ftile_xcvr_test_altera_merlin_router_1921_nwpyf2q router (
		.sink_ready         (mm_bridge_0_m0_agent_cp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (mm_bridge_0_m0_agent_cp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (mm_bridge_0_m0_agent_cp_data),                                //   input,  width = 120,          .data
		.sink_startofpacket (mm_bridge_0_m0_agent_cp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (mm_bridge_0_m0_agent_cp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset              (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                            //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                            //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                             //  output,  width = 120,          .data
		.src_channel        (router_src_channel),                                          //  output,    width = 4,          .channel
		.src_startofpacket  (router_src_startofpacket),                                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                       //  output,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_router_1921_7g4nxvy router_001 (
		.sink_ready         (freq_counter_0_csr_agent_rp_ready),                           //  output,    width = 1,      sink.ready
		.sink_valid         (freq_counter_0_csr_agent_rp_valid),                           //   input,    width = 1,          .valid
		.sink_data          (freq_counter_0_csr_agent_rp_data),                            //   input,  width = 120,          .data
		.sink_startofpacket (freq_counter_0_csr_agent_rp_startofpacket),                   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (freq_counter_0_csr_agent_rp_endofpacket),                     //   input,    width = 1,          .endofpacket
		.clk                (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset              (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                        //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                        //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                         //  output,  width = 120,          .data
		.src_channel        (router_001_src_channel),                                      //  output,    width = 4,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                   //  output,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_router_1921_7g4nxvy router_002 (
		.sink_ready         (xcvr_conduit_ctrl_0_csr_agent_rp_ready),                      //  output,    width = 1,      sink.ready
		.sink_valid         (xcvr_conduit_ctrl_0_csr_agent_rp_valid),                      //   input,    width = 1,          .valid
		.sink_data          (xcvr_conduit_ctrl_0_csr_agent_rp_data),                       //   input,  width = 120,          .data
		.sink_startofpacket (xcvr_conduit_ctrl_0_csr_agent_rp_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (xcvr_conduit_ctrl_0_csr_agent_rp_endofpacket),                //   input,    width = 1,          .endofpacket
		.clk                (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset              (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                        //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                        //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                         //  output,  width = 120,          .data
		.src_channel        (router_002_src_channel),                                      //  output,    width = 4,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                   //  output,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_router_1921_7g4nxvy router_003 (
		.sink_ready         (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_data),             //   input,  width = 120,          .data
		.sink_startofpacket (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (xcvr_test_system_0_mm_bridge_0_s0_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset              (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                        //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                        //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                         //  output,  width = 120,          .data
		.src_channel        (router_003_src_channel),                                      //  output,    width = 4,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                   //  output,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_router_1921_7g4nxvy router_004 (
		.sink_ready         (directphy_f_0_reconfig_xcvr_avmm_agent_rp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (directphy_f_0_reconfig_xcvr_avmm_agent_rp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (directphy_f_0_reconfig_xcvr_avmm_agent_rp_data),                                //   input,  width = 120,          .data
		.sink_startofpacket (directphy_f_0_reconfig_xcvr_avmm_agent_rp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (directphy_f_0_reconfig_xcvr_avmm_agent_rp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (clk_100_clk_clk),                                                               //   input,    width = 1,       clk.clk
		.reset              (directphy_f_0_reconfig_xcvr_avmm_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                                                          //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                                                          //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                                                           //  output,  width = 120,          .data
		.src_channel        (router_004_src_channel),                                                        //  output,    width = 4,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                                     //  output,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_traffic_limiter_1921_kti575i #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (79),
		.PKT_DEST_ID_L                        (78),
		.PKT_SRC_ID_H                         (77),
		.PKT_SRC_ID_L                         (76),
		.PKT_BYTE_CNT_H                       (65),
		.PKT_BYTE_CNT_L                       (63),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (58),
		.PKT_TRANS_WRITE                      (59),
		.PKT_TRANS_SEQ_H                      (116),
		.PKT_TRANS_SEQ_L                      (110),
		.MAX_OUTSTANDING_RESPONSES            (6),
		.PIPELINED                            (0),
		.ST_DATA_W                            (120),
		.ST_CHANNEL_W                         (4),
		.VALID_WIDTH                          (4),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) mm_bridge_0_m0_limiter (
		.clk                    (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset                  (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                            //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                            //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                             //   input,  width = 120,          .data
		.cmd_sink_channel       (router_src_channel),                                          //   input,    width = 4,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (mm_bridge_0_m0_limiter_cmd_src_ready),                        //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (mm_bridge_0_m0_limiter_cmd_src_data),                         //  output,  width = 120,          .data
		.cmd_src_channel        (mm_bridge_0_m0_limiter_cmd_src_channel),                      //  output,    width = 4,          .channel
		.cmd_src_startofpacket  (mm_bridge_0_m0_limiter_cmd_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (mm_bridge_0_m0_limiter_cmd_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                           //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                           //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                         //   input,    width = 4,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                            //   input,  width = 120,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                   //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                     //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (mm_bridge_0_m0_limiter_rsp_src_ready),                        //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (mm_bridge_0_m0_limiter_rsp_src_valid),                        //  output,    width = 1,          .valid
		.rsp_src_data           (mm_bridge_0_m0_limiter_rsp_src_data),                         //  output,  width = 120,          .data
		.rsp_src_channel        (mm_bridge_0_m0_limiter_rsp_src_channel),                      //  output,    width = 4,          .channel
		.rsp_src_startofpacket  (mm_bridge_0_m0_limiter_rsp_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (mm_bridge_0_m0_limiter_rsp_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (mm_bridge_0_m0_limiter_cmd_valid_data)                        //  output,    width = 4, cmd_valid.data
	);

	ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i cmd_demux (
		.clk                (clk_50_clk_clk),                                              //   input,    width = 1,        clk.clk
		.reset              (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (mm_bridge_0_m0_limiter_cmd_src_ready),                        //  output,    width = 1,       sink.ready
		.sink_channel       (mm_bridge_0_m0_limiter_cmd_src_channel),                      //   input,    width = 4,           .channel
		.sink_data          (mm_bridge_0_m0_limiter_cmd_src_data),                         //   input,  width = 120,           .data
		.sink_startofpacket (mm_bridge_0_m0_limiter_cmd_src_startofpacket),                //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (mm_bridge_0_m0_limiter_cmd_src_endofpacket),                  //   input,    width = 1,           .endofpacket
		.sink_valid         (mm_bridge_0_m0_limiter_cmd_valid_data),                       //   input,    width = 4, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                        //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                        //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                         //  output,  width = 120,           .data
		.src0_channel       (cmd_demux_src0_channel),                                      //  output,    width = 4,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                  //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                        //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                        //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                         //  output,  width = 120,           .data
		.src1_channel       (cmd_demux_src1_channel),                                      //  output,    width = 4,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                                  //  output,    width = 1,           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                        //   input,    width = 1,       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                        //  output,    width = 1,           .valid
		.src2_data          (cmd_demux_src2_data),                                         //  output,  width = 120,           .data
		.src2_channel       (cmd_demux_src2_channel),                                      //  output,    width = 4,           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                                //  output,    width = 1,           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                                  //  output,    width = 1,           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                        //   input,    width = 1,       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                        //  output,    width = 1,           .valid
		.src3_data          (cmd_demux_src3_data),                                         //  output,  width = 120,           .data
		.src3_channel       (cmd_demux_src3_channel),                                      //  output,    width = 4,           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                                //  output,    width = 1,           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket)                                   //  output,    width = 1,           .endofpacket
	);

	ftile_xcvr_test_altera_merlin_multiplexer_1922_vyk56ia cmd_mux (
		.clk                 (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset               (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                           //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                           //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                            //  output,  width = 120,          .data
		.src_channel         (cmd_mux_src_channel),                                         //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                   //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                     //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                        //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                        //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                      //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src0_data),                                         //   input,  width = 120,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                                   //   input,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_multiplexer_1922_vyk56ia cmd_mux_001 (
		.clk                 (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset               (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                       //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                       //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                        //  output,  width = 120,          .data
		.src_channel         (cmd_mux_001_src_channel),                                     //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                               //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                 //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                        //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                        //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                                      //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src1_data),                                         //   input,  width = 120,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                                   //   input,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_multiplexer_1922_vyk56ia cmd_mux_002 (
		.clk                 (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset               (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                       //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                       //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                                        //  output,  width = 120,          .data
		.src_channel         (cmd_mux_002_src_channel),                                     //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                               //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                 //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                                        //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                                        //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src2_channel),                                      //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src2_data),                                         //   input,  width = 120,          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)                                   //   input,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_multiplexer_1922_vyk56ia cmd_mux_003 (
		.clk                 (clk_100_clk_clk),                                                               //   input,    width = 1,       clk.clk
		.reset               (directphy_f_0_reconfig_xcvr_avmm_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                                                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_003_src_valid),                                                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_003_src_data),                                                          //  output,  width = 120,          .data
		.src_channel         (cmd_mux_003_src_channel),                                                       //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                                                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (crosser_out_ready),                                                             //  output,    width = 1,     sink0.ready
		.sink0_valid         (crosser_out_valid),                                                             //   input,    width = 1,          .valid
		.sink0_channel       (crosser_out_channel),                                                           //   input,    width = 4,          .channel
		.sink0_data          (crosser_out_data),                                                              //   input,  width = 120,          .data
		.sink0_startofpacket (crosser_out_startofpacket),                                                     //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket)                                                        //   input,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_demultiplexer_1921_ipskh4i rsp_demux (
		.clk                (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset              (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                                        //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                                      //   input,    width = 4,          .channel
		.sink_data          (router_001_src_data),                                         //   input,  width = 120,          .data
		.sink_startofpacket (router_001_src_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                                        //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                        //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                        //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                         //  output,  width = 120,          .data
		.src0_channel       (rsp_demux_src0_channel),                                      //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                                   //  output,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_demultiplexer_1921_ipskh4i rsp_demux_001 (
		.clk                (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset              (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                                        //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                                      //   input,    width = 4,          .channel
		.sink_data          (router_002_src_data),                                         //   input,  width = 120,          .data
		.sink_startofpacket (router_002_src_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                                        //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                    //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                    //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                     //  output,  width = 120,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                  //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                            //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                               //  output,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_demultiplexer_1921_ipskh4i rsp_demux_002 (
		.clk                (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset              (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                                        //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                                      //   input,    width = 4,          .channel
		.sink_data          (router_003_src_data),                                         //   input,  width = 120,          .data
		.sink_startofpacket (router_003_src_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                                        //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                                    //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                                    //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                                     //  output,  width = 120,          .data
		.src0_channel       (rsp_demux_002_src0_channel),                                  //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                            //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                               //  output,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_demultiplexer_1921_ipskh4i rsp_demux_003 (
		.clk                (clk_100_clk_clk),                                                               //   input,    width = 1,       clk.clk
		.reset              (directphy_f_0_reconfig_xcvr_avmm_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_004_src_ready),                                                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_004_src_channel),                                                        //   input,    width = 4,          .channel
		.sink_data          (router_004_src_data),                                                           //   input,  width = 120,          .data
		.sink_startofpacket (router_004_src_startofpacket),                                                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                                                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_004_src_valid),                                                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                                                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                                                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_003_src0_data),                                                       //  output,  width = 120,          .data
		.src0_channel       (rsp_demux_003_src0_channel),                                                    //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                                                 //  output,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_altera_merlin_multiplexer_1922_jg7slly rsp_mux (
		.clk                 (clk_50_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset               (mm_bridge_0_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                           //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                           //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                            //  output,  width = 120,          .data
		.src_channel         (rsp_mux_src_channel),                                         //  output,    width = 4,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                   //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                     //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                        //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                        //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                      //   input,    width = 4,          .channel
		.sink0_data          (rsp_demux_src0_data),                                         //   input,  width = 120,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                    //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                    //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                  //   input,    width = 4,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                     //   input,  width = 120,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                            //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                              //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                                    //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                                    //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                                  //   input,    width = 4,          .channel
		.sink2_data          (rsp_demux_002_src0_data),                                     //   input,  width = 120,          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                            //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                              //   input,    width = 1,          .endofpacket
		.sink3_ready         (crosser_001_out_ready),                                       //  output,    width = 1,     sink3.ready
		.sink3_valid         (crosser_001_out_valid),                                       //   input,    width = 1,          .valid
		.sink3_channel       (crosser_001_out_channel),                                     //   input,    width = 4,          .channel
		.sink3_data          (crosser_001_out_data),                                        //   input,  width = 120,          .data
		.sink3_startofpacket (crosser_001_out_startofpacket),                               //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (crosser_001_out_endofpacket)                                  //   input,    width = 1,          .endofpacket
	);

	ftile_xcvr_test_hs_clk_xer_1940_ktrewxa #(
		.DATA_WIDTH          (120),
		.BITS_PER_SYMBOL     (120),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (4),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser (
		.in_clk            (clk_50_clk_clk),                                                //   input,    width = 1,        in_clk.clk
		.in_reset          (mm_bridge_0_reset_reset_bridge_in_reset_reset),                 //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (clk_100_clk_clk),                                               //   input,    width = 1,       out_clk.clk
		.out_reset         (directphy_f_0_reconfig_xcvr_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset
		.in_ready          (cmd_demux_src3_ready),                                          //  output,    width = 1,            in.ready
		.in_valid          (cmd_demux_src3_valid),                                          //   input,    width = 1,              .valid
		.in_startofpacket  (cmd_demux_src3_startofpacket),                                  //   input,    width = 1,              .startofpacket
		.in_endofpacket    (cmd_demux_src3_endofpacket),                                    //   input,    width = 1,              .endofpacket
		.in_channel        (cmd_demux_src3_channel),                                        //   input,    width = 4,              .channel
		.in_data           (cmd_demux_src3_data),                                           //   input,  width = 120,              .data
		.out_ready         (crosser_out_ready),                                             //   input,    width = 1,           out.ready
		.out_valid         (crosser_out_valid),                                             //  output,    width = 1,              .valid
		.out_startofpacket (crosser_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_out_channel),                                           //  output,    width = 4,              .channel
		.out_data          (crosser_out_data),                                              //  output,  width = 120,              .data
		.in_empty          (1'b0),                                                          // (terminated),                             
		.in_error          (1'b0),                                                          // (terminated),                             
		.out_empty         (),                                                              // (terminated),                             
		.out_error         ()                                                               // (terminated),                             
	);

	ftile_xcvr_test_hs_clk_xer_1940_ktrewxa #(
		.DATA_WIDTH          (120),
		.BITS_PER_SYMBOL     (120),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (4),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser_001 (
		.in_clk            (clk_100_clk_clk),                                               //   input,    width = 1,        in_clk.clk
		.in_reset          (directphy_f_0_reconfig_xcvr_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (clk_50_clk_clk),                                                //   input,    width = 1,       out_clk.clk
		.out_reset         (mm_bridge_0_reset_reset_bridge_in_reset_reset),                 //   input,    width = 1, out_clk_reset.reset
		.in_ready          (rsp_demux_003_src0_ready),                                      //  output,    width = 1,            in.ready
		.in_valid          (rsp_demux_003_src0_valid),                                      //   input,    width = 1,              .valid
		.in_startofpacket  (rsp_demux_003_src0_startofpacket),                              //   input,    width = 1,              .startofpacket
		.in_endofpacket    (rsp_demux_003_src0_endofpacket),                                //   input,    width = 1,              .endofpacket
		.in_channel        (rsp_demux_003_src0_channel),                                    //   input,    width = 4,              .channel
		.in_data           (rsp_demux_003_src0_data),                                       //   input,  width = 120,              .data
		.out_ready         (crosser_001_out_ready),                                         //   input,    width = 1,           out.ready
		.out_valid         (crosser_001_out_valid),                                         //  output,    width = 1,              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                                 //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                                   //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_001_out_channel),                                       //  output,    width = 4,              .channel
		.out_data          (crosser_001_out_data),                                          //  output,  width = 120,              .data
		.in_empty          (1'b0),                                                          // (terminated),                             
		.in_error          (1'b0),                                                          // (terminated),                             
		.out_empty         (),                                                              // (terminated),                             
		.out_error         ()                                                               // (terminated),                             
	);

endmodule
