$date
	Wed Aug 18 21:05:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbenchCPU $end
$var wire 3 ! memWrite [2:0] $end
$var wire 4 " memRead [3:0] $end
$var wire 1 # insReadEn $end
$var wire 32 $ WRITE_DATA [31:0] $end
$var wire 32 % READ_DATA [31:0] $end
$var wire 32 & PC [31:0] $end
$var wire 128 ' MAIN_MEM_WRITE_DATA [127:0] $end
$var wire 1 ( MAIN_MEM_WRITE $end
$var wire 128 ) MAIN_MEM_READ_DATA [127:0] $end
$var wire 1 * MAIN_MEM_READ $end
$var wire 1 + MAIN_MEM_BUSY_WAIT $end
$var wire 28 , MAIN_MEM_ADDRESS [27:0] $end
$var wire 128 - INS_MEM_READ_DATA [127:0] $end
$var wire 1 . INS_MEM_READ $end
$var wire 1 / INS_MEM_BUSY_WAIT $end
$var wire 28 0 INS_MEM_ADDRESS [27:0] $end
$var wire 1 1 INS_CACHE_BUSY_WAIT $end
$var wire 32 2 INS [31:0] $end
$var wire 1 3 BUSY_WAIT $end
$var wire 32 4 ADDRESS [31:0] $end
$var reg 1 5 CLK $end
$var reg 1 6 RESET $end
$scope module myCacheMemory $end
$var wire 1 7 TAG_MATCH $end
$var wire 128 8 block [127:0] $end
$var wire 1 5 clock $end
$var wire 1 6 reset $end
$var wire 32 9 writedata [31:0] $end
$var wire 3 : write [2:0] $end
$var wire 25 ; tag [24:0] $end
$var wire 4 < read [3:0] $end
$var wire 2 = offset [1:0] $end
$var wire 3 > index [2:0] $end
$var wire 2 ? byte_offset [1:0] $end
$var wire 32 @ address [31:0] $end
$var wire 128 A MAIN_MEM_READ_DATA [127:0] $end
$var wire 1 + MAIN_MEM_BUSY_WAIT $end
$var reg 128 B CURRENT_DATA [127:0] $end
$var reg 1 C CURRENT_DIRTY $end
$var reg 25 D CURRENT_TAG [24:0] $end
$var reg 1 E CURRENT_VALID $end
$var reg 28 F MAIN_MEM_ADDRESS [27:0] $end
$var reg 1 * MAIN_MEM_READ $end
$var reg 1 ( MAIN_MEM_WRITE $end
$var reg 128 G MAIN_MEM_WRITE_DATA [127:0] $end
$var reg 1 3 busywait $end
$var reg 32 H cache_readdata [31:0] $end
$var reg 32 I cache_writedata [31:0] $end
$var reg 2 J next_state [1:0] $end
$var reg 1 K readCache $end
$var reg 1 L readaccess $end
$var reg 32 M readdata [31:0] $end
$var reg 2 N state [1:0] $end
$var reg 1 O writeCache $end
$var reg 1 P writeCache_mem $end
$var reg 32 Q write_mask [31:0] $end
$var reg 1 R writeaccess $end
$var integer 32 S i [31:0] $end
$upscope $end
$scope module myDataMem $end
$var wire 28 T address [27:0] $end
$var wire 1 5 clock $end
$var wire 1 * read $end
$var wire 1 6 reset $end
$var wire 1 ( write $end
$var wire 128 U writedata [127:0] $end
$var reg 1 + busywait $end
$var reg 1 V readaccess $end
$var reg 128 W readdata [127:0] $end
$var reg 1 X writeaccess $end
$var integer 32 Y i [31:0] $end
$upscope $end
$scope module myInsCacheMemory $end
$var wire 1 Z TAG_MATCH $end
$var wire 1 5 clock $end
$var wire 1 6 reset $end
$var wire 3 [ tag [2:0] $end
$var wire 1 # read $end
$var wire 2 \ offset [1:0] $end
$var wire 3 ] index [2:0] $end
$var wire 32 ^ address [31:0] $end
$var wire 128 _ MAIN_MEM_READ_DATA [127:0] $end
$var wire 1 / MAIN_MEM_BUSY_WAIT $end
$var reg 32 ` CURRENT_DATA [31:0] $end
$var reg 3 a CURRENT_TAG [2:0] $end
$var reg 1 b CURRENT_VALID $end
$var reg 28 c MAIN_MEM_ADDRESS [27:0] $end
$var reg 1 . MAIN_MEM_READ $end
$var reg 1 1 busywait $end
$var reg 2 d next_state [1:0] $end
$var reg 1 e readCache $end
$var reg 1 f readaccess $end
$var reg 32 g readdata [31:0] $end
$var reg 2 h state [1:0] $end
$var reg 1 i writeCache_mem $end
$var integer 32 j i [31:0] $end
$upscope $end
$scope module myInsMem $end
$var wire 28 k address [27:0] $end
$var wire 1 5 clock $end
$var wire 1 . read $end
$var reg 1 / busywait $end
$var reg 1 l readaccess $end
$var reg 128 m readdata [127:0] $end
$upscope $end
$scope module mycpu $end
$var wire 1 5 CLK $end
$var wire 1 3 DATA_CACHE_BUSY_WAIT $end
$var wire 32 n DATA_CACHE_DATA [31:0] $end
$var wire 32 o DATA_CACHE_READ_DATA [31:0] $end
$var wire 32 p INSTRUCTION [31:0] $end
$var wire 1 1 INS_CACHE_BUSY_WAIT $end
$var wire 1 6 RESET $end
$var wire 4 q memReadEn [3:0] $end
$var wire 3 r memWriteEn [2:0] $end
$var wire 2 s REG_WRITE_SELECT_S2 [1:0] $end
$var wire 1 t REG_WRITE_EN_S2 $end
$var wire 32 u REG_WRITE_DATA [31:0] $end
$var wire 32 v PC_PLUS_4 [31:0] $end
$var wire 32 w PC_NEXT [31:0] $end
$var wire 1 x OPERAND2_SEL $end
$var wire 1 y OPERAND1_SEL $end
$var wire 3 z MEM_WRITE_S2 [2:0] $end
$var wire 4 { MEM_READ_S2 [3:0] $end
$var wire 4 | IMMEDIATE_SELECT [3:0] $end
$var wire 32 } IMMEDIATE_OUT_S2 [31:0] $end
$var wire 32 ~ DATA_CACHE_ADDR [31:0] $end
$var wire 32 !" DATA2_S2 [31:0] $end
$var wire 32 "" DATA1_S2 [31:0] $end
$var wire 1 #" BRANCH_SELECT_OUT $end
$var wire 4 $" BRANCH_SELECT [3:0] $end
$var wire 5 %" ALU_SELECT [4:0] $end
$var wire 32 &" ALU_OUT [31:0] $end
$var wire 32 '" ALU_IN_2 [31:0] $end
$var wire 32 (" ALU_IN_1 [31:0] $end
$var reg 32 )" PC [31:0] $end
$var reg 32 *" PR_ALU_OUT_S3 [31:0] $end
$var reg 32 +" PR_ALU_OUT_S4 [31:0] $end
$var reg 5 ," PR_ALU_SELECT [4:0] $end
$var reg 4 -" PR_BRANCH_SELECT_S2 [3:0] $end
$var reg 32 ." PR_DATA_1_S2 [31:0] $end
$var reg 32 /" PR_DATA_2_S2 [31:0] $end
$var reg 32 0" PR_DATA_2_S3 [31:0] $end
$var reg 32 1" PR_DATA_CACHE_OUT [31:0] $end
$var reg 32 2" PR_IMMEDIATE_SELECT_OUT [31:0] $end
$var reg 32 3" PR_INSTRUCTION [31:0] $end
$var reg 4 4" PR_MEM_READ_S2 [3:0] $end
$var reg 4 5" PR_MEM_READ_S3 [3:0] $end
$var reg 3 6" PR_MEM_WRITE_S2 [2:0] $end
$var reg 3 7" PR_MEM_WRITE_S3 [2:0] $end
$var reg 1 8" PR_OPERAND1_SEL $end
$var reg 1 9" PR_OPERAND2_SEL $end
$var reg 32 :" PR_PC_S1 [31:0] $end
$var reg 32 ;" PR_PC_S2 [31:0] $end
$var reg 32 <" PR_PC_S3 [31:0] $end
$var reg 32 =" PR_PC_S4 [31:0] $end
$var reg 5 >" PR_REGISTER_WRITE_ADDR_S2 [4:0] $end
$var reg 5 ?" PR_REGISTER_WRITE_ADDR_S3 [4:0] $end
$var reg 5 @" PR_REGISTER_WRITE_ADDR_S4 [4:0] $end
$var reg 1 A" PR_REG_WRITE_EN_S2 $end
$var reg 1 B" PR_REG_WRITE_EN_S3 $end
$var reg 1 C" PR_REG_WRITE_EN_S4 $end
$var reg 2 D" PR_REG_WRITE_SELECT_S2 [1:0] $end
$var reg 2 E" PR_REG_WRITE_SELECT_S3 [1:0] $end
$var reg 2 F" PR_REG_WRITE_SELECT_S4 [1:0] $end
$var reg 1 # insReadEn $end
$scope module muxjump $end
$var wire 32 G" INPUT1 [31:0] $end
$var wire 1 #" SELECT $end
$var wire 32 H" INPUT2 [31:0] $end
$var reg 32 I" RESULT [31:0] $end
$upscope $end
$scope module myAlu $end
$var wire 32 J" INTER_AND [31:0] $end
$var wire 32 K" INTER_FWD [31:0] $end
$var wire 32 L" INTER_OR [31:0] $end
$var wire 32 M" INTER_XOR [31:0] $end
$var wire 5 N" SELECT [4:0] $end
$var wire 32 O" INTER_SUB [31:0] $end
$var wire 32 P" INTER_SRL [31:0] $end
$var wire 32 Q" INTER_SRA [31:0] $end
$var wire 32 R" INTER_SLTU [31:0] $end
$var wire 32 S" INTER_SLT [31:0] $end
$var wire 32 T" INTER_SLL [31:0] $end
$var wire 32 U" INTER_REMU [31:0] $end
$var wire 32 V" INTER_REM [31:0] $end
$var wire 32 W" INTER_MULHU [31:0] $end
$var wire 32 X" INTER_MULHSU [31:0] $end
$var wire 32 Y" INTER_MUL [31:0] $end
$var wire 32 Z" INTER_DIV [31:0] $end
$var wire 32 [" INTER_ADD [31:0] $end
$var wire 32 \" DATA2 [31:0] $end
$var wire 32 ]" DATA1 [31:0] $end
$var reg 32 ^" RESULT [31:0] $end
$upscope $end
$scope module myBranchSelect $end
$var wire 32 _" DATA1 [31:0] $end
$var wire 32 `" DATA2 [31:0] $end
$var wire 4 a" SELECT [3:0] $end
$var wire 1 b" BNE $end
$var wire 1 c" BLTU $end
$var wire 1 d" BLT $end
$var wire 1 e" BGEU $end
$var wire 1 f" BGE $end
$var wire 1 g" BEQ $end
$var reg 1 #" MUX_OUT $end
$upscope $end
$scope module myControl $end
$var wire 32 h" INSTRUCTION [31:0] $end
$var wire 1 6 RESET $end
$var wire 1 i" funct3_mux_select $end
$var wire 1 y oparand_1_select $end
$var wire 1 x oparand_2_select $end
$var wire 1 t reg_file_write $end
$var wire 2 j" reg_write_select [1:0] $end
$var wire 7 k" opcode [6:0] $end
$var wire 3 l" main_mem_write [2:0] $end
$var wire 4 m" main_mem_read [3:0] $end
$var wire 4 n" immediate_select [3:0] $end
$var wire 7 o" funct7 [6:0] $end
$var wire 3 p" funct3 [2:0] $end
$var wire 4 q" branch_control [3:0] $end
$var wire 5 r" alu_signal [4:0] $end
$scope module funct3_mux $end
$var wire 3 s" INPUT1 [2:0] $end
$var wire 3 t" INPUT2 [2:0] $end
$var wire 1 i" SELECT $end
$var reg 3 u" RESULT [2:0] $end
$upscope $end
$upscope $end
$scope module myImmediate $end
$var wire 32 v" INST [31:0] $end
$var wire 4 w" SELECT [3:0] $end
$var wire 5 x" TYPE6 [4:0] $end
$var wire 12 y" TYPE5 [11:0] $end
$var wire 12 z" TYPE4 [11:0] $end
$var wire 12 {" TYPE3 [11:0] $end
$var wire 20 |" TYPE2 [19:0] $end
$var wire 20 }" TYPE1 [19:0] $end
$var reg 32 ~" OUT [31:0] $end
$upscope $end
$scope module myreg $end
$var wire 1 5 CLK $end
$var wire 5 !# INADDRESS [4:0] $end
$var wire 32 "# OUT1 [31:0] $end
$var wire 5 ## OUT1ADDRESS [4:0] $end
$var wire 32 $# OUT2 [31:0] $end
$var wire 5 %# OUT2ADDRESS [4:0] $end
$var wire 1 6 RESET $end
$var wire 1 C" WRITE $end
$var wire 32 &# IN [31:0] $end
$var integer 32 '# i [31:0] $end
$upscope $end
$scope module oparand1_mux $end
$var wire 32 (# INPUT1 [31:0] $end
$var wire 32 )# INPUT2 [31:0] $end
$var wire 1 8" SELECT $end
$var reg 32 *# RESULT [31:0] $end
$upscope $end
$scope module oparand2_mux $end
$var wire 32 +# INPUT1 [31:0] $end
$var wire 32 ,# INPUT2 [31:0] $end
$var wire 1 9" SELECT $end
$var reg 32 -# RESULT [31:0] $end
$upscope $end
$scope module regWriteSelMUX $end
$var wire 32 .# INPUT1 [31:0] $end
$var wire 32 /# INPUT2 [31:0] $end
$var wire 32 0# INPUT3 [31:0] $end
$var wire 32 1# INPUT4 [31:0] $end
$var wire 2 2# SELECT [1:0] $end
$var reg 32 3# RESULT [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3#
b0 2#
b0 1#
b0 0#
b0 /#
bx .#
bx -#
bx ,#
bx +#
bx *#
b0 )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
b0 !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
b0 u"
b0 t"
bx s"
bx000 r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
xi"
bx h"
xg"
xf"
xe"
xd"
xc"
xb"
bx a"
bx `"
bx _"
b0 ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx000 N"
bx M"
bx L"
bx K"
bx J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
bx D"
0C"
0B"
xA"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
x9"
x8"
b0 7"
bx 6"
b0 5"
bx 4"
bx 3"
bx 2"
bx 1"
b0 0"
bx /"
bx ."
bx -"
bx000 ,"
b0 +"
bx *"
b11111111111111111111111111111100 )"
bx ("
bx '"
b0 &"
bx000 %"
bx $"
x#"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
xy
xx
b0 w
b0 v
bx u
xt
bx s
b0 r
b0 q
bx p
bx o
b0 n
bx m
0l
bx k
b1000 j
xi
b0 h
bx g
xf
xe
b0 d
bx c
xb
bx a
bx `
bx _
b11111111111111111111111111111100 ^
b111 ]
b11 \
b111 [
xZ
b100000000 Y
0X
bx W
0V
bx U
bx T
b1000 S
0R
b11111111111111111111111100000000 Q
xP
xO
b0 N
bx M
0L
xK
b0 J
b0 I
bx H
bx G
bx F
xE
bx D
xC
bx B
bx A
bx @
bx ?
bx >
bx =
b0 <
bx ;
b0 :
b0 9
b0 8
x7
16
15
bx 4
03
bx 2
01
bx 0
0/
x.
bx -
bx ,
0+
x*
bx )
x(
bx '
b11111111111111111111111111111100 &
bx %
b0 $
0#
b0 "
b0 !
$end
#10
b0 `
0b
#20
0#"
b100000 '#
#30
b0x R"
b0x S"
#100
05
#200
bx u
bx &#
bx 3#
bx ?
bx =
bx >
bx ;
b0 &"
b0 H"
b0 ^"
bx '"
bx \"
bx -#
bx ("
bx ]"
bx *#
bx ##
bx %#
bx k"
bx p"
bx s"
bx o"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx 1"
bx .#
bx 4
bx @
bx ~
bx *"
xA"
bx D"
bx 6"
x9"
x8"
bx000 ,"
bx000 N"
bx 4"
bx -"
bx a"
bx 2"
bx ,#
xg"
xb"
xd"
xf"
xc"
xe"
bx /"
bx `"
bx +#
bx ."
bx _"
bx (#
bx 3"
bx h"
bx v"
15
#250
06
#300
05
#400
bx >"
xR
xL
b0 ?
b0 =
b0 >
b0 ;
xB"
bx E"
bx !
bx :
bx r
bx 7"
bx "
bx <
bx q
bx 5"
bx $
bx 9
bx n
bx 0"
b0 4
b0 @
b0 ~
b0 *"
bx +"
bx /#
15
#410
b1 d
0e
0.
1f
11
b100 w
b100 I"
b0 \
b0 ]
b0 [
b0 B
0C
0E
1#
b100 v
b100 G"
b0 &
b0 ^
b0 )"
#420
b0 2
b0 g
b0 p
#500
05
#600
1l
1/
0i
b0 0
b0 c
b0 k
1.
b1 d
b1 h
0#
15
#700
05
#800
15
#900
05
#1000
15
#1100
05
#1200
15
bx00010011 -
bx00010011 _
bx00010011 m
#1300
05
#1400
15
#1500
05
#1600
15
bx1000000000010011 -
bx1000000000010011 _
bx1000000000010011 m
#1700
05
#1800
15
#1900
05
#2000
15
bx011100001000000000010011 -
bx011100001000000000010011 _
bx011100001000000000010011 m
#2100
05
#2200
15
#2300
05
#2400
15
bx00000000011100001000000000010011 -
bx00000000011100001000000000010011 _
bx00000000011100001000000000010011 m
#2500
05
#2600
15
#2700
05
#2800
15
bx1001001100000000011100001000000000010011 -
bx1001001100000000011100001000000000010011 _
bx1001001100000000011100001000000000010011 m
#2900
05
#3000
15
#3100
05
#3200
15
bx100000001001001100000000011100001000000000010011 -
bx100000001001001100000000011100001000000000010011 _
bx100000001001001100000000011100001000000000010011 m
#3300
05
#3400
15
#3500
05
#3600
15
bx10000000100000001001001100000000011100001000000000010011 -
bx10000000100000001001001100000000011100001000000000010011 _
bx10000000100000001001001100000000011100001000000000010011 m
#3700
05
#3800
15
#3900
05
#4000
15
bx0000000010000000100000001001001100000000011100001000000000010011 -
bx0000000010000000100000001001001100000000011100001000000000010011 _
bx0000000010000000100000001001001100000000011100001000000000010011 m
#4100
05
#4200
15
#4300
05
#4400
15
bx000000000000000010000000100000001001001100000000011100001000000000010011 -
bx000000000000000010000000100000001001001100000000011100001000000000010011 _
bx000000000000000010000000100000001001001100000000011100001000000000010011 m
#4500
05
#4600
15
#4700
05
#4800
15
bx00000000000000000000000010000000100000001001001100000000011100001000000000010011 -
bx00000000000000000000000010000000100000001001001100000000011100001000000000010011 _
bx00000000000000000000000010000000100000001001001100000000011100001000000000010011 m
#4900
05
#5000
15
#5100
05
#5200
15
bx0000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 -
bx0000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 _
bx0000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 m
#5300
05
#5400
15
#5500
05
#5600
15
bx000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 -
bx000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 _
bx000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 m
#5700
05
#5800
15
#5900
05
#6000
15
bx00000000000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 -
bx00000000000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 _
bx00000000000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 m
#6100
05
#6200
15
#6300
05
#6400
15
bx0000000000000000000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 -
bx0000000000000000000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 _
bx0000000000000000000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 m
#6500
05
#6600
15
#6700
05
#6800
15
bx000000000000000000000000000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 -
bx000000000000000000000000000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 _
bx000000000000000000000000000000000000000000000000000000000000000010000000100000001001001100000000011100001000000000010011 m
#6900
05
#7000
15
#7100
05
#7200
0.
b0 h
1i
b1 d
15
0l
0/
b10000000100000001001001100000000011100001000000000010011 -
b10000000100000001001001100000000011100001000000000010011 _
b10000000100000001001001100000000011100001000000000010011 m
#7220
b11100001000000000010011 2
b11100001000000000010011 g
b11100001000000000010011 p
b0 a
b11100001000000000010011 `
1b
#7229
1e
b0 d
1Z
#7300
05
#7400
b1 ##
b111 %#
b10011 k"
b0 p"
b0 s"
b0 o"
b11100001000 }"
b11100001000 |"
b111 {"
b0 z"
b0 y"
b0 x"
b100 :"
b11100001000000000010011 3"
b11100001000000000010011 h"
b11100001000000000010011 v"
bx ?"
b0 u
b0 &#
b0 3#
xC"
bx F"
bx 2#
b0 +"
b0 /#
0f
0e
01
15
#7410
1e
1f
11
b1000 w
b1000 I"
b1 \
1#
b1000 v
b1000 G"
b100 &
b100 ^
b100 )"
#7420
b100000001000000010010011 2
b100000001000000010010011 g
b100000001000000010010011 p
b0 ""
b0 "#
b0 !"
b0 $#
#7430
b111 }
b111 ~"
1x
b10 |
b10 n"
b10 w"
0i"
1t
0y
b1 s
b1 j"
b0 $"
b0 q"
b0 %"
b0 r"
b0 z
b0 l"
b0 {
b0 m"
#7500
05
#7600
b1000 %#
b1000 }
b1000 ~"
b100000001000 }"
b100000001000 |"
b1000 {"
b1 z"
b1 y"
b1000 :"
b100000001000000010010011 3"
b100000001000000010010011 h"
b100000001000000010010011 v"
bx &"
bx H"
bx ^"
b111 '"
b111 \"
b111 -#
b0 ("
b0 ]"
b0 *#
1A"
b1 D"
b0 6"
b0 4"
19"
08"
b0 ,"
b0 N"
b0 -"
b0 a"
b111 2"
b111 ,#
1g"
0b"
0d"
1f"
0c"
1e"
b0 /"
b0 `"
b0 +#
b0 ."
b0 _"
b0 (#
b100 ;"
b100 )#
b0 >"
bx @"
bx !#
0f
0e
01
0#
15
#7610
1e
1f
11
b1100 w
b1100 I"
b10 \
b111 K"
1#
b1100 v
b1100 G"
b1000 &
b1000 ^
b1000 )"
#7620
b0 2
b0 g
b0 p
#7630
b111 &"
b111 H"
b111 ^"
b1 R"
b1 S"
b111 M"
b111 L"
b0 J"
b11111111111111111111111111111001 O"
b111 ["
#7640
b0 Q"
b0 P"
b0 T"
#7680
b0 Y"
b0 W"
b0 X"
#7700
05
#7800
b0 ##
b0 %#
b0 k"
b0 }
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b1100 :"
b0 3"
b0 h"
b0 v"
b1000 '"
b1000 \"
b1000 -#
b1000 2"
b1000 ,#
b1000 ;"
b1000 )#
b1 >"
0R
0L
b111111111111111111111111 Q
b11 ?
b1 =
1B"
b1 E"
b0 !
b0 :
b0 r
b0 7"
b0 "
b0 <
b0 q
b0 5"
b0 $
b0 9
b0 n
b0 0"
b111 4
b111 @
b111 ~
b111 *"
b100 <"
b0 ?"
0f
0e
01
0#
15
#7810
1e
1f
11
b10000 w
b10000 I"
b11 \
b1000 K"
1#
b10000 v
b10000 G"
b1100 &
b1100 ^
b1100 )"
#7830
b1000 &"
b1000 H"
b1000 ^"
b0xxx |
b0xxx n"
b0xxx w"
0x
0t
b1000 M"
b1000 L"
b11111111111111111111111111111000 O"
b1000 ["
#7900
05
#8000
b10000 :"
b0 '"
b0 \"
b0 -#
0A"
09"
b0 2"
b0 ,#
b1100 ;"
b1100 )#
b0 >"
b11111111111111111111111100000000 Q
b0 ?
b10 =
b1000 4
b1000 @
b1000 ~
b1000 *"
b1000 <"
b1 ?"
b111 u
b111 &#
b111 3#
1C"
b1 F"
b1 2#
b111 +"
b111 /#
b100 ="
b100 1#
b0 @"
b0 !#
0f
0e
01
0#
15
#8010
1e
1f
11
b10100 w
b10100 I"
b0 \
b1 ]
b0 K"
1#
b10100 v
b10100 G"
b10000 &
b10000 ^
b10000 )"
#8020
0e
b1 d
bx a
b0 `
0b
#8029
xZ
#8030
b0 &"
b0 H"
b0 ^"
b0 R"
b0 S"
b0 M"
b0 L"
b0 O"
b0 ["
#8100
05
#8200
0i
1l
1/
b1 0
b1 c
b1 k
1.
b1 d
b1 h
0#
15
#8220
b11100001000000000010011 2
b11100001000000000010011 g
b11100001000000000010011 p
b0 a
b11100001000000000010011 `
1b
b111 ""
b111 "#
b111 !"
b111 $#
#8229
1Z
#8300
05
#8400
15
#8500
05
#8600
15
#8700
05
#8800
15
b10000000100000001001001100000000011100001000000000000000 -
b10000000100000001001001100000000011100001000000000000000 _
b10000000100000001001001100000000011100001000000000000000 m
#8900
05
#9000
15
#9100
05
#9200
15
b10000000100000001001001100000000011100000000000000000000 -
b10000000100000001001001100000000011100000000000000000000 _
b10000000100000001001001100000000011100000000000000000000 m
#9300
05
#9400
15
#9500
05
#9600
15
b10000000100000001001001100000000000000000000000000000000 -
b10000000100000001001001100000000000000000000000000000000 _
b10000000100000001001001100000000000000000000000000000000 m
#9700
05
#9800
15
#9900
05
#10000
15
#10100
05
#10200
15
#10300
05
#10400
15
b10000000100000000000000000000000000000000000000000000000 -
b10000000100000000000000000000000000000000000000000000000 _
b10000000100000000000000000000000000000000000000000000000 m
#10500
05
#10600
15
#10700
05
#10800
15
b10000000000000000000000000000000000000000000000000000000 -
b10000000000000000000000000000000000000000000000000000000 _
b10000000000000000000000000000000000000000000000000000000 m
#10900
05
#11000
15
#11100
05
#11200
15
b0 -
b0 _
b0 m
#11300
05
#11400
15
#11500
05
#11600
15
#11700
05
#11800
15
#11900
05
#12000
15
#12100
05
#12200
15
#12300
05
#12400
15
#12500
05
#12600
15
#12700
05
#12800
15
#12900
05
#13000
15
#13100
05
#13200
15
#13300
05
#13400
15
#13500
05
#13600
15
#13700
05
#13800
15
#13900
05
#14000
15
#14100
05
#14200
15
#14300
05
#14400
15
#14500
05
#14600
15
#14700
05
#14800
1e
0.
b0 h
1i
b0 d
15
0l
0/
#14820
b0 2
b0 g
b0 p
b0 `
#14900
05
#15000
b10100 :"
b111 '"
b111 \"
b111 -#
b111 ("
b111 ]"
b111 *#
b111 /"
b111 `"
b111 +#
1g"
0b"
b111 ."
b111 _"
b111 (#
b10000 ;"
b10000 )#
b0 =
0B"
b0 4
b0 @
b0 ~
b0 *"
b1100 <"
b0 ?"
b1000 u
b1000 &#
b1000 3#
b1000 +"
b1000 /#
b1000 ="
b1000 1#
b1 @"
b1 !#
0f
0e
01
15
#15010
1e
1f
11
b11000 w
b11000 I"
b1 \
b111 K"
1#
b11000 v
b11000 G"
b10100 &
b10100 ^
b10100 )"
#15030
b1110 &"
b1110 H"
b1110 ^"
b111 L"
b111 J"
b1110 ["
#15040
b1110000000 T"
#15080
b110001 Y"
b0 U"
b0 V"
b1 Z"
b110001 W"
b110001 X"
#15100
05
#15200
b11000 :"
b10100 ;"
b10100 )#
b1110000000000000000 I
b11111111000000001111111111111111 Q
b10 ?
b11 =
b111 $
b111 9
b111 n
b111 0"
b1110 4
b1110 @
b1110 ~
b1110 *"
b10000 <"
b0 u
b0 &#
b0 3#
0C"
b0 +"
b0 /#
b1100 ="
b1100 1#
b0 @"
b0 !#
0f
0e
01
0#
15
#15210
1e
1f
11
b11100 w
b11100 I"
b10 \
1#
b11100 v
b11100 G"
b11000 &
b11000 ^
b11000 )"
#15300
05
#15400
b11100 :"
b11000 ;"
b11000 )#
b10100 <"
b1110 u
b1110 &#
b1110 3#
b1110 +"
b1110 /#
b10000 ="
b10000 1#
0f
0e
01
0#
15
#15410
1e
1f
11
b100000 w
b100000 I"
b11 \
1#
b100000 v
b100000 G"
b11100 &
b11100 ^
b11100 )"
#15500
05
#15600
b100000 :"
b11100 ;"
b11100 )#
b11000 <"
b10100 ="
b10100 1#
0f
0e
01
0#
15
#15610
1e
1f
11
b100100 w
b100100 I"
b0 \
b10 ]
1#
b100100 v
b100100 G"
b100000 &
b100000 ^
b100000 )"
#15620
0e
b1 d
bx a
0b
#15629
xZ
#15700
05
#15800
0i
1l
1/
b10 0
b10 c
b10 k
1.
b1 d
b1 h
0#
15
#15820
b0 a
1b
#15829
1Z
#15900
05
#16000
15
#16100
05
#16200
15
#16300
05
#16400
15
b1100011 -
b1100011 _
b1100011 m
#16500
05
#16600
15
#16700
05
#16800
15
b110101001100011 -
b110101001100011 _
b110101001100011 m
#16900
05
#17000
15
#17100
05
#17200
15
b100000110101001100011 -
b100000110101001100011 _
b100000110101001100011 m
#17300
05
#17400
15
#17500
05
#17600
15
#17700
05
#17800
15
#17900
05
#18000
15
#18100
05
#18200
15
#18300
05
#18400
15
#18500
05
#18600
15
#18700
05
#18800
15
#18900
05
#19000
15
#19100
05
#19200
15
#19300
05
#19400
15
#19500
05
#19600
15
#19700
05
#19800
15
#19900
05
#20000
15
#20100
05
#20200
15
#20300
05
#20400
15
#20500
05
#20600
15
#20700
05
#20800
15
#20900
05
#21000
15
#21100
05
#21200
15
#21300
05
#21400
15
#21500
05
#21600
15
#21700
05
#21800
15
#21900
05
#22000
15
#22100
05
#22200
15
#22300
05
#22400
1e
0.
b0 h
1i
b0 d
15
0l
0/
#22420
b100000110101001100011 2
b100000110101001100011 g
b100000110101001100011 p
b100000110101001100011 `
#22500
05
#22600
b110 %"
b110 r"
b110 u"
b1 %#
b1100011 k"
b110 p"
b110 s"
b100000110 }"
b100000110 |"
b1 {"
b10100 z"
b10100 y"
b100100 :"
b100000110101001100011 3"
b100000110101001100011 h"
b100000110101001100011 v"
b100000 ;"
b100000 )#
b11100 <"
b11000 ="
b11000 1#
0f
0e
01
15
#22610
1e
1f
11
b101000 w
b101000 I"
b1 \
1#
b101000 v
b101000 G"
b100100 &
b100100 ^
b100100 )"
#22620
b0 2
b0 g
b0 p
b1000 !"
b1000 $#
#22630
b10100 }
b10100 ~"
b11 |
b11 n"
b11 w"
1y
1x
b10 z
b10 l"
b1110 $"
b1110 q"
b110 {
b110 m"
#22700
05
#22800
b0 %"
b0 r"
b0 u"
b0 %#
b0 k"
b0 p"
b0 s"
b0 }
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b101000 :"
b0 3"
b0 h"
b0 v"
b111 &"
b111 H"
b111 ^"
b10100 '"
b10100 \"
b10100 -#
b100100 ("
b100100 ]"
b100100 *#
b10 6"
b110 4"
19"
18"
b110 ,"
b110 N"
b1110 -"
b1110 a"
b10100 2"
b10100 ,#
0g"
1b"
1d"
0f"
1c"
0e"
b1000 /"
b1000 `"
b1000 +#
b100100 ;"
b100100 )#
b10100 >"
b100000 <"
b11100 ="
b11100 1#
0f
0e
01
0#
15
#22810
1e
1f
11
b101100 w
b101100 I"
b10 \
b10100 K"
1#
b101100 v
b101100 G"
b101000 &
b101000 ^
b101000 )"
#22820
b111 w
b111 I"
b111 !"
b111 $#
1#"
#22830
b110100 w
b110100 I"
b110100 &"
b110100 H"
b110100 ^"
b0xxx |
b0xxx n"
b0xxx w"
0y
0x
b0 z
b0 l"
b0 $"
b0 q"
b0 {
b0 m"
b110000 M"
b110100 L"
b100 J"
b10000 O"
b111000 ["
#22840
b10010000000000000000000000 T"
#22880
b10100010000 W"
b10100010000 X"
b1011010000 Y"
#22900
05
#23000
b101100 :"
b111000 w
b111000 I"
b111000 &"
b111000 H"
b111000 ^"
b111 '"
b111 \"
b111 -#
b111 ("
b111 ]"
b111 *#
b0 6"
b0 4"
09"
08"
b0 ,"
b0 N"
b0 -"
b0 a"
b0 2"
b0 ,#
1g"
0b"
0d"
1f"
0c"
1e"
b111 /"
b111 `"
b111 +#
b101000 ;"
b101000 )#
b0 >"
b1000 I
b0 Q
b0 ?
b1 =
b11 >
b10 !
b10 :
b10 r
b10 7"
b110 "
b110 <
b110 q
b110 5"
b1000 $
b1000 9
b1000 n
b1000 0"
b110100 4
b110100 @
b110100 ~
b110100 *"
b100100 <"
b10100 ?"
b100000 ="
b100000 1#
0f
0e
01
0#
15
#23010
1e
1f
11
b11 ]
b111 K"
1#
b111100 v
b111100 G"
b111000 &
b111000 ^
b111000 )"
#23020
0e
b1 d
b111100 w
b111100 I"
bx a
b0 `
0b
0#"
#23029
xZ
#23030
b1110 &"
b1110 H"
b1110 ^"
b0 M"
b111 L"
b111 J"
b0 O"
b1110 ["
#23040
b1110000000 T"
#23080
b110001 W"
b110001 X"
b110001 Y"
#23100
05
#23200
0i
1l
1/
b11 0
b11 c
b11 k
1.
b1 d
b1 h
0#
15
#23220
b0 a
b100000110101001100011 `
1b
#23229
1Z
#23300
05
#23400
15
#23500
05
#23600
15
#23700
05
#23800
15
b100000110101000000000 -
b100000110101000000000 _
b100000110101000000000 m
#23900
05
#24000
15
#24100
05
#24200
15
b100000000000000000000 -
b100000000000000000000 _
b100000000000000000000 m
#24300
05
#24400
15
#24500
05
#24600
15
b0 -
b0 _
b0 m
#24700
05
#24800
15
#24900
05
#25000
15
#25100
05
#25200
15
#25300
05
#25400
15
#25500
05
#25600
15
#25700
05
#25800
15
#25900
05
#26000
15
#26100
05
#26200
15
#26300
05
#26400
15
#26500
05
#26600
15
#26700
05
#26800
15
#26900
05
#27000
15
#27100
05
#27200
15
#27300
05
#27400
15
#27500
05
#27600
15
#27700
05
#27800
15
#27900
05
#28000
15
#28100
05
#28200
15
#28300
05
#28400
15
#28500
05
#28600
15
#28700
05
#28800
15
#28900
05
#29000
15
#29100
05
#29200
15
#29300
05
#29400
15
#29500
05
#29600
15
#29700
05
#29800
1e
0.
b0 h
1i
b0 d
15
0l
0/
#29820
b0 `
#29900
05
#30000
b111100 :"
b101100 ;"
b101100 )#
b1110000000000000000 I
b11111111000000001111111111111111 Q
b10 ?
b11 =
b0 >
b0 !
b0 :
b0 r
b0 7"
b0 "
b0 <
b0 q
b0 5"
b111 $
b111 9
b111 n
b111 0"
b1110 4
b1110 @
b1110 ~
b1110 *"
b101000 <"
b0 ?"
b110100 u
b110100 &#
b110100 3#
b110100 +"
b110100 /#
b100100 ="
b100100 1#
b10100 @"
b10100 !#
0f
0e
01
15
#30010
1e
1f
11
b1000000 w
b1000000 I"
b11 \
1#
b1000000 v
b1000000 G"
b111100 &
b111100 ^
b111100 )"
#30100
05
#30200
b1000000 :"
b111100 ;"
b111100 )#
b101100 <"
b1110 u
b1110 &#
b1110 3#
b1110 +"
b1110 /#
b101000 ="
b101000 1#
b0 @"
b0 !#
0f
0e
01
0#
15
#30210
1e
1f
11
b1000100 w
b1000100 I"
b0 \
b100 ]
1#
b1000100 v
b1000100 G"
b1000000 &
b1000000 ^
b1000000 )"
#30220
0e
b1 d
bx a
0b
#30229
xZ
#30300
05
#30400
0i
1l
1/
b100 0
b100 c
b100 k
1.
b1 d
b1 h
0#
15
#30420
b0 a
1b
#30429
1Z
#30500
05
#30600
15
#30700
05
#30800
15
#30900
05
#31000
15
#31100
05
#31200
15
#31300
05
#31400
15
#31500
05
#31600
15
#31700
05
#31800
15
#31900
05
#32000
15
#32100
05
#32200
15
#32300
05
#32400
15
#32500
05
#32600
15
#32700
05
#32800
15
#32900
05
#33000
15
#33100
05
#33200
15
#33300
05
#33400
15
#33500
05
#33600
15
#33700
05
#33800
15
#33900
05
#34000
15
#34100
05
#34200
15
#34300
05
#34400
15
#34500
05
#34600
15
#34700
05
#34800
15
#34900
05
#35000
15
#35100
05
#35200
15
#35300
05
#35400
15
#35500
05
#35600
15
#35700
05
#35800
15
#35900
05
#36000
15
#36100
05
#36200
15
#36300
05
#36400
15
#36500
05
#36600
15
#36700
05
#36800
15
#36900
05
#37000
1e
0.
b0 h
1i
b0 d
15
0l
0/
#37100
05
#37200
b1000100 :"
b1000000 ;"
b1000000 )#
b111100 <"
b101100 ="
b101100 1#
0f
0e
01
15
#37210
1e
1f
11
b1001000 w
b1001000 I"
b1 \
1#
b1001000 v
b1001000 G"
b1000100 &
b1000100 ^
b1000100 )"
#37300
05
#37400
b1001000 :"
b1000100 ;"
b1000100 )#
b1000000 <"
b111100 ="
b111100 1#
0f
0e
01
0#
15
#37410
1e
1f
11
b1001100 w
b1001100 I"
b10 \
1#
b1001100 v
b1001100 G"
b1001000 &
b1001000 ^
b1001000 )"
#37500
05
#37600
b1001100 :"
b1001000 ;"
b1001000 )#
b1000100 <"
b1000000 ="
b1000000 1#
0f
0e
01
0#
15
#37610
1e
1f
11
b1010000 w
b1010000 I"
b11 \
1#
b1010000 v
b1010000 G"
b1001100 &
b1001100 ^
b1001100 )"
#37700
05
#37800
b1010000 :"
b1001100 ;"
b1001100 )#
b1001000 <"
b1000100 ="
b1000100 1#
0f
0e
01
0#
15
#37810
1e
1f
11
b1010100 w
b1010100 I"
b0 \
b101 ]
1#
b1010100 v
b1010100 G"
b1010000 &
b1010000 ^
b1010000 )"
#37820
0e
b1 d
bx a
0b
#37829
xZ
#37900
05
#38000
0i
1l
1/
b101 0
b101 c
b101 k
1.
b1 d
b1 h
0#
15
#38020
b0 a
1b
#38029
1Z
#38100
05
#38200
15
#38300
05
#38400
15
#38500
05
#38600
15
#38700
05
#38800
15
#38900
05
#39000
15
#39100
05
#39200
15
#39300
05
#39400
15
#39500
05
#39600
15
#39700
05
#39800
15
#39900
05
#40000
15
#40100
05
#40200
15
#40300
05
#40400
15
#40500
05
#40600
15
#40700
05
#40800
15
#40900
05
#41000
15
#41100
05
#41200
15
#41300
05
#41400
15
#41500
05
#41600
15
#41700
05
#41800
15
#41900
05
#42000
15
#42100
05
#42200
15
#42300
05
#42400
15
#42500
05
#42600
15
#42700
05
#42800
15
#42900
05
#43000
15
#43100
05
#43200
15
#43300
05
#43400
15
#43500
05
#43600
15
#43700
05
#43800
15
#43900
05
#44000
15
#44100
05
#44200
15
#44300
05
#44400
15
#44500
05
#44600
1e
0.
b0 h
1i
b0 d
15
0l
0/
#44700
05
#44800
b1010100 :"
b1010000 ;"
b1010000 )#
b1001100 <"
b1001000 ="
b1001000 1#
0f
0e
01
15
#44810
1e
1f
11
b1011000 w
b1011000 I"
b1 \
1#
b1011000 v
b1011000 G"
b1010100 &
b1010100 ^
b1010100 )"
#44900
05
#45000
b1011000 :"
b1010100 ;"
b1010100 )#
b1010000 <"
b1001100 ="
b1001100 1#
0f
0e
01
0#
15
#45010
1e
1f
11
b1011100 w
b1011100 I"
b10 \
1#
b1011100 v
b1011100 G"
b1011000 &
b1011000 ^
b1011000 )"
#45100
05
#45200
b1011100 :"
b1011000 ;"
b1011000 )#
b1010100 <"
b1010000 ="
b1010000 1#
0f
0e
01
0#
15
#45210
1e
1f
11
b1100000 w
b1100000 I"
b11 \
1#
b1100000 v
b1100000 G"
b1011100 &
b1011100 ^
b1011100 )"
#45300
05
#45400
b1100000 :"
b1011100 ;"
b1011100 )#
b1011000 <"
b1010100 ="
b1010100 1#
0f
0e
01
0#
15
#45410
1e
1f
11
b1100100 w
b1100100 I"
b0 \
b110 ]
1#
b1100100 v
b1100100 G"
b1100000 &
b1100000 ^
b1100000 )"
#45420
0e
b1 d
bx a
0b
#45429
xZ
#45500
05
#45600
0i
1l
1/
b110 0
b110 c
b110 k
1.
b1 d
b1 h
0#
15
#45620
b0 a
1b
#45629
1Z
#45700
05
#45800
15
#45900
05
#46000
15
#46100
05
#46200
15
#46300
05
#46400
15
#46500
05
#46600
15
#46700
05
#46800
15
#46900
05
#47000
15
#47100
05
#47200
15
#47300
05
#47400
15
#47500
05
#47600
15
#47700
05
#47800
15
#47900
05
#48000
15
#48100
05
#48200
15
#48300
05
#48400
15
#48500
05
#48600
15
#48700
05
#48800
15
#48900
05
#49000
15
#49100
05
#49200
15
#49300
05
#49400
15
#49500
05
#49600
15
#49700
05
#49800
15
#49900
05
#50000
15
#50100
05
#50200
15
#50250
