strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0faed0e290>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0faed0e550>",
		fillcolor=firebrick,
		label="18:NS
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0faed0e550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['q']",
		label="(q == 4'b1001)",
		lineno=17];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0faed71650>",
		fillcolor=firebrick,
		label="20:NS
q <= q + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0faed71650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "20:NS"	[cond="['q']",
		label="!((q == 4'b1001))",
		lineno=17];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0faedf5390>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0faed771d0>",
		fillcolor=turquoise,
		label="13:BL
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0faed16750>]",
		style=filled,
		typ=Block];
	"13:CA" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"18:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0faedf5e10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"Leaf_11:AL" -> "11:AL";
	"13:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"12:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f0faed16810>",
		fillcolor=linen,
		label="12:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"12:CS" -> "13:CA"	[cond="['reset']",
		label=reset,
		lineno=12];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0faed63110>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"12:CS" -> "16:CA"	[cond="['reset']",
		label=reset,
		lineno=12];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0faed63790>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:CA" -> "16:BL"	[cond="[]",
		lineno=None];
	"20:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL" -> "12:CS"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
