Test Start
Kernel coreConv lanched !!!
Test Case 1 Complete
Kernel coreConv lanched !!!
Test Case 2 Complete
Kernel coreConv lanched !!!
Test Case 3 Complete
Kernel coreConv lanched !!!
Test Case 4 Complete
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_Conv_sysarr_dbbuf_top glbl -prj Conv_sysarr_dbbuf.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s Conv_sysarr_dbbuf 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_weight_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_weight_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_weight_l2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_weight_l2_0_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_weight_l2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Conv_sysarr_dbbuf_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_6ns_6ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_9s_6ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_9s_6ns_9_1_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_9s_6ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_11s_8ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_8ns_8ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_bias_l2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_bias_l2_0_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_bias_l2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1_DSP48_8
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_bias_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_bias_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_output_l1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_output_l1_0_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_output_l1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1_DSP48_9
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_6ns_9s_9ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1_DSP48_6
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_8ns_8ns_9ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_16ns_16ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_11s_11s_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mux_464_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mux_464_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_data_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_data_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1_Multiplier_4
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_8ns_8ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1_DSP48_7
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_8ns_8ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_6ns_18ns_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_conv_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_conv_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_mul_16ns_8ns_24_4_1
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_bias_l2_0_ram
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_bias_l2_0(Data...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_weight_l2_0_ra...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_weight_l2_0(Da...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_output_l1_0_ra...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_output_l1_0(Da...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_8ns_8ns_16...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_8ns_8ns_16...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_8ns_8ns_11...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_8ns_8ns_11...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_6ns_6ns_12...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_6ns_6ns_12...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_9s_6ns_9_1...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_9s_6ns_9_1...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mux_464_8_1_1(...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_8ns_8ns_9_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_8ns_8ns_9_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mux_42_32_1_1(...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_16ns_1...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_16ns_1...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_16ns_8...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_16ns_8...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_6ns_18...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_6ns_18...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_11s_11...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_11s_11...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_8ns...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_8ns...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_11s_8n...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_mul_11s_8n...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_8s_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_8s_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_6ns...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_6ns...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf
Compiling module xil_defaultlib.AESL_autofifo_bias_in_V
Compiling module xil_defaultlib.AESL_autofifo_weight_in_V
Compiling module xil_defaultlib.AESL_autofifo_data_in_V
Compiling module xil_defaultlib.AESL_autofifo_conv_out_V
Compiling module xil_defaultlib.apatb_Conv_sysarr_dbbuf_top
Compiling module work.glbl
Built simulation snapshot Conv_sysarr_dbbuf

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/xsim.dir/Conv_sysarr_dbbuf/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/xsim.dir/Conv_sysarr_dbbuf/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jan  9 10:36:08 2022. For additional details about this file, please refer to the WebTalk help file at /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jan  9 10:36:08 2022...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Conv_sysarr_dbbuf/xsim_script.tcl
# xsim {Conv_sysarr_dbbuf} -autoloadwcfg -tclbatch {Conv_sysarr_dbbuf.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source Conv_sysarr_dbbuf.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "1125000"
// RTL Simulation : 1 / 4 [n/a] @ "127515000"
// RTL Simulation : 2 / 4 [n/a] @ "253895000"
// RTL Simulation : 3 / 4 [n/a] @ "380275000"
// RTL Simulation : 4 / 4 [n/a] @ "506655000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 506695 ns : File "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf.autotb.v" Line 382
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jan  9 10:36:16 2022...
Test Start
Test Case 1 Complete
Test Case 2 Complete
Test Case 3 Complete
Test Case 4 Complete
