728 10.5 0.4 3:19.65
728 5.3 0.4 3:19.71
728 5.3 0.4 3:19.78
728 5.6 0.4 3:19.85
728 4.8 0.4 3:19.92
728 10.5 0.4 3:19.99
728 11.1 0.4 3:20.06
728 5.6 0.4 3:20.13
728 5.6 0.4 3:20.21
728 15.8 0.4 3:20.28
728 5.6 0.4 3:20.34
728 11.1 0.4 3:20.41
KiB 1521728 avail Mem
728 5.3 0.4 3:20.53
728 5.3 0.4 3:20.60
728 5.0 0.4 3:20.67
728 5.6 0.4 3:20.74
728 11.1 0.4 3:20.82
728 10.0 0.4 3:20.89
728 11.1 0.4 3:20.95
KiB 1520728 avail Mem
728 11.1 0.4 3:21.10
728 5.3 0.4 3:21.17
728 5.6 0.4 3:21.24
728 5.0 0.4 3:21.31
728 11.1 0.4 3:21.38
728 11.1 0.4 3:21.46
728 11.1 0.4 3:21.53
728 5.3 0.4 3:21.60
728 5.6 0.4 3:21.66
728 5.6 0.4 3:21.73
728 4.5 0.4 3:21.81
728 0.0 0.4 3:21.86
728 5.3 0.4 3:21.94
728 4.8 0.4 3:22.01
728 5.6 0.4 3:22.07
728 11.1 0.4 3:22.14
728 11.1 0.4 3:22.22
728 10.5 0.4 3:22.29
728 10.0 0.4 3:22.36
728 5.3 0.4 3:22.42
728 5.3 0.4 3:22.48
728 11.1 0.4 3:22.55
728 5.6 0.4 3:22.61
728 4.5 0.4 3:22.69
728 11.1 0.4 3:22.76
728 5.3 0.4 3:22.82
728 11.1 0.4 3:22.89
728 15.8 0.4 3:22.97
728 10.5 0.4 3:23.04
KiB used, 424536 buff/cache
KiB used, 424572 buff/cache
728 5.6 0.4 3:23.24
728 10.5 0.4 3:23.31
728 11.1 0.4 3:23.38
728 9.1 0.4 3:23.45
728 11.1 0.4 3:23.52
728 5.6 0.4 3:23.56
728 5.3 0.4 3:23.63
728 11.1 0.4 3:23.71
728 10.5 0.4 3:23.78
728 5.3 0.4 3:23.84
728 5.6 0.4 3:23.90
728 5.6 0.4 3:23.98
728 0.0 0.4 3:24.05
728 5.6 0.4 3:24.12
728 0.0 0.4 3:24.19
728 11.1 0.4 3:24.26
728 5.0 0.4 3:24.32
728 10.5 0.4 3:24.39
728 11.1 0.4 3:24.45
728 5.6 0.4 3:24.52
728 10.5 0.4 3:24.59
728 11.1 0.4 3:24.66
728 10.5 0.4 3:24.72
728 11.1 0.4 3:24.78
728 11.1 0.4 3:24.86
6728 13.6 0.2 0:00.03
728 0.0 0.4 3:24.95
728 0.0 0.4 3:24.95
728 0.0 0.4 3:24.95
728 0.0 0.4 3:24.95
