* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     May 16 2019 22:03:40

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : pid_alt.drone_altitude_i_0
T_14_15_wire_logic_cluster/lc_7/out
T_4_15_sp12_h_l_1
T_3_15_sp12_v_t_22
T_3_19_lc_trk_g3_1
T_3_19_input_2_0
T_3_19_wire_logic_cluster/lc_0/in_2

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.O_1_24
T_0_8_wire_mult/mult/O_24
T_1_5_sp4_v_t_41
T_1_6_lc_trk_g2_1
T_1_6_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_15
T_3_20_wire_logic_cluster/lc_7/out
T_1_20_sp12_h_l_1
T_0_8_sp12_v_t_22
T_0_1_sp12_v_t_13
T_0_7_lc_trk_g2_2
T_0_7_wire_mult/mult/A_15

T_3_20_wire_logic_cluster/lc_7/out
T_1_20_sp12_h_l_1
T_0_20_sp12_v_t_22
T_0_25_lc_trk_g2_6
T_0_25_wire_mult/mult/A_15

T_3_20_wire_logic_cluster/lc_7/out
T_1_20_sp12_h_l_1
T_0_8_sp12_v_t_22
T_0_12_lc_trk_g3_1
T_0_12_wire_mult/mult/A_15

End 

Net : pid_alt.error_cry_14
T_3_20_wire_logic_cluster/lc_6/cout
T_3_20_wire_logic_cluster/lc_7/in_3

End 

Net : drone_altitude_0
T_13_16_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/in_3

T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_2_15_sp4_h_l_0
T_1_15_sp4_v_t_37
T_1_19_sp4_v_t_38
T_1_23_sp4_v_t_43
T_0_25_lc_trk_g1_6
T_0_25_wire_mult/lc_0/in_3

T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_2_15_sp4_h_l_0
T_1_11_sp4_v_t_40
T_0_12_lc_trk_g3_0
T_0_12_wire_mult/lc_0/in_3

T_13_16_wire_logic_cluster/lc_3/out
T_13_7_sp12_v_t_22
T_2_7_sp12_h_l_1
T_0_7_sp12_h_l_21
T_0_7_lc_trk_g1_6
T_0_7_wire_mult/lc_0/in_3

End 

Net : pid_alt.error_cry_13
T_3_20_wire_logic_cluster/lc_5/cout
T_3_20_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_14
T_3_20_wire_logic_cluster/lc_6/out
T_3_14_sp12_v_t_23
T_0_14_sp12_h_l_16
T_1_14_sp4_h_l_11
T_0_10_sp4_v_t_46
T_0_6_sp4_v_t_42
T_0_7_lc_trk_g3_2
T_0_7_wire_mult/lc_6/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_3_14_sp12_v_t_23
T_3_12_sp4_v_t_47
T_0_12_sp4_h_l_10
T_0_12_lc_trk_g0_7
T_0_12_wire_mult/lc_6/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_36
T_3_21_sp4_v_t_41
T_0_25_sp4_h_l_9
T_0_25_lc_trk_g1_4
T_0_25_wire_mult/lc_6/in_1

End 

Net : pid_alt.O_3_24
T_0_26_wire_mult/lc_0/out
T_0_22_sp4_v_t_37
T_1_22_sp4_h_l_0
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_2_22
T_0_12_wire_mult/lc_6/out
T_0_9_sp4_v_t_36
T_1_9_sp4_h_l_1
T_1_9_lc_trk_g1_4
T_1_9_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_1_20
T_0_7_wire_mult/lc_4/out
T_1_3_sp4_v_t_44
T_1_5_lc_trk_g3_1
T_1_5_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_2_24
T_0_13_wire_mult/lc_0/out
T_1_9_sp4_v_t_36
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_1_16
T_0_7_wire_mult/lc_0/out
T_1_4_sp4_v_t_41
T_1_5_lc_trk_g2_1
T_1_5_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_cry_12
T_3_20_wire_logic_cluster/lc_4/cout
T_3_20_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_13
T_3_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_2_8_sp12_v_t_22
T_2_7_sp4_v_t_46
T_0_7_sp4_h_l_22
T_0_7_lc_trk_g3_3
T_0_7_wire_mult/lc_5/in_1

T_3_20_wire_logic_cluster/lc_5/out
T_3_13_sp12_v_t_22
T_0_25_sp12_h_l_17
T_0_25_lc_trk_g0_2
T_0_25_wire_mult/lc_5/in_1

T_3_20_wire_logic_cluster/lc_5/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_36
T_0_12_sp4_h_l_1
T_0_12_lc_trk_g0_4
T_0_12_wire_mult/lc_5/in_1

End 

Net : pid_alt.O_1_19
T_0_7_wire_mult/mult/O_19
T_1_4_sp4_v_t_47
T_1_5_lc_trk_g2_7
T_1_5_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_2_23
T_0_12_wire_mult/lc_7/out
T_1_9_sp4_v_t_39
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_1_23
T_0_7_wire_mult/lc_7/out
T_1_6_lc_trk_g2_7
T_1_6_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_1_22
T_0_7_wire_mult/mult/O_22
T_1_6_lc_trk_g2_6
T_1_6_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_2_20
T_0_12_wire_mult/lc_4/out
T_1_8_sp4_v_t_44
T_1_9_lc_trk_g3_4
T_1_9_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_2_21
T_0_12_wire_mult/lc_5/out
T_1_8_sp4_v_t_46
T_1_9_lc_trk_g2_6
T_1_9_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_3_23
T_0_25_wire_mult/lc_7/out
T_1_22_sp4_v_t_39
T_1_23_lc_trk_g3_7
T_1_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_1_21
T_0_7_wire_mult/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_3_19
T_0_25_wire_mult/mult/O_19
T_1_22_sp4_v_t_47
T_1_23_lc_trk_g2_7
T_1_23_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.O_3_22
T_0_25_wire_mult/mult/O_22
T_1_22_sp4_v_t_37
T_1_23_lc_trk_g2_5
T_1_23_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_3_20
T_0_25_wire_mult/lc_4/out
T_1_21_sp4_v_t_44
T_1_23_lc_trk_g2_1
T_1_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_12
T_3_20_wire_logic_cluster/lc_4/out
T_4_19_sp4_v_t_41
T_4_15_sp4_v_t_41
T_4_11_sp4_v_t_41
T_4_7_sp4_v_t_42
T_1_7_sp4_h_l_7
T_0_7_lc_trk_g0_7
T_0_7_wire_mult/mult/A_12

T_3_20_wire_logic_cluster/lc_4/out
T_4_19_sp4_v_t_41
T_1_23_sp4_h_l_9
T_0_23_sp4_v_t_44
T_0_25_lc_trk_g2_1
T_0_25_wire_mult/mult/A_12

T_3_20_wire_logic_cluster/lc_4/out
T_3_12_sp12_v_t_23
T_0_12_sp12_h_l_16
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/mult/A_12

End 

Net : pid_alt.error_cry_11
T_3_20_wire_logic_cluster/lc_3/cout
T_3_20_wire_logic_cluster/lc_4/in_3

Net : pid_alt.O_1_17
T_0_7_wire_mult/mult/O_17
T_1_4_sp4_v_t_43
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_3_21
T_0_25_wire_mult/lc_5/out
T_1_21_sp4_v_t_46
T_1_23_lc_trk_g3_3
T_1_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_axbZ0Z_2
T_9_21_wire_logic_cluster/lc_0/out
T_6_21_sp12_h_l_0
T_17_21_sp12_v_t_23
T_17_23_lc_trk_g3_4
T_17_23_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_15
T_17_24_wire_logic_cluster/lc_7/out
T_18_21_sp4_v_t_39
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_8
T_25_25_lc_trk_g3_5
T_25_25_wire_mult/mult/A_15

End 

Net : pid_front.error_cry_10
T_17_24_wire_logic_cluster/lc_6/cout
T_17_24_wire_logic_cluster/lc_7/in_3

End 

Net : drone_H_disp_front_2
T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.O_24
T_25_26_wire_mult/mult/O_24
T_25_22_sp4_v_t_37
T_24_24_lc_trk_g0_0
T_24_24_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_axb_0
T_4_21_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g3_0
T_4_21_wire_logic_cluster/lc_0/in_1

End 

Net : drone_H_disp_side_0
T_8_21_wire_logic_cluster/lc_0/out
T_5_21_sp12_h_l_0
T_4_21_lc_trk_g1_0
T_4_21_wire_logic_cluster/lc_0/in_3

T_8_21_wire_logic_cluster/lc_0/out
T_8_17_sp12_v_t_23
T_0_17_sp12_h_l_7
T_0_17_lc_trk_g1_0
T_0_17_wire_mult/lc_0/in_3

End 

Net : pid_side.O_0_24
T_0_18_wire_mult/lc_0/out
T_0_15_sp4_v_t_40
T_1_19_sp4_h_l_5
T_2_19_lc_trk_g2_5
T_2_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_15
T_4_22_wire_logic_cluster/lc_7/out
T_4_17_sp12_v_t_22
T_0_17_sp12_h_l_14
T_0_17_lc_trk_g1_1
T_0_17_wire_mult/mult/A_15

End 

Net : pid_side.error_cry_10
T_4_22_wire_logic_cluster/lc_6/cout
T_4_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_22
T_25_25_wire_mult/lc_6/out
T_25_22_sp4_v_t_36
T_24_23_lc_trk_g2_4
T_24_23_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.O_2_18
T_0_12_wire_mult/mult/O_18
T_1_8_sp4_v_t_40
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_2_16
T_0_12_wire_mult/mult/O_16
T_1_9_sp4_v_t_41
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_7/in_3

End 

Net : drone_H_disp_side_1
T_8_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g0_1
T_9_21_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_axbZ0Z_1
T_9_21_wire_logic_cluster/lc_4/out
T_2_21_sp12_h_l_0
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.O_1_18
T_0_7_wire_mult/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_axbZ0Z_1
T_13_21_wire_logic_cluster/lc_2/out
T_14_21_sp4_h_l_4
T_17_21_sp4_v_t_44
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_1/in_1

End 

Net : drone_H_disp_front_1
T_12_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_axbZ0Z_3
T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_11_23_sp4_h_l_7
T_15_23_sp4_h_l_3
T_17_23_lc_trk_g2_6
T_17_23_wire_logic_cluster/lc_3/in_1

End 

Net : drone_H_disp_front_3
T_9_21_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g2_3
T_10_22_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_3_18
T_0_25_wire_mult/lc_2/out
T_1_21_sp4_v_t_40
T_1_22_lc_trk_g3_0
T_1_22_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_3_16
T_0_25_wire_mult/lc_0/out
T_1_21_sp4_v_t_36
T_1_22_lc_trk_g3_4
T_1_22_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_4
T_5_19_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_7/in_3

End 

Net : drone_altitude_i_4
T_5_20_wire_logic_cluster/lc_7/out
T_5_19_sp4_v_t_46
T_2_19_sp4_h_l_11
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.O_3_17
T_0_25_wire_mult/lc_1/out
T_1_21_sp4_v_t_38
T_1_22_lc_trk_g2_6
T_1_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_2_19
T_0_12_wire_mult/lc_3/out
T_1_11_lc_trk_g3_3
T_1_11_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.O_23
T_25_25_wire_mult/lc_7/out
T_25_22_sp4_v_t_38
T_24_23_lc_trk_g2_6
T_24_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_14
T_4_22_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_44
T_4_17_sp4_v_t_37
T_1_17_sp4_h_l_6
T_0_17_lc_trk_g1_6
T_0_17_wire_mult/lc_6/in_1

End 

Net : pid_side.error_cry_9
T_4_22_wire_logic_cluster/lc_5/cout
T_4_22_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_axbZ0Z_1
T_4_20_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g2_6
T_3_19_wire_logic_cluster/lc_1/in_1

End 

Net : drone_altitude_1
T_5_19_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g0_1
T_4_20_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_cry_10
T_3_20_wire_logic_cluster/lc_2/cout
T_3_20_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_11
T_3_20_wire_logic_cluster/lc_3/out
T_3_19_sp12_v_t_22
T_3_7_sp12_v_t_22
T_0_7_sp12_h_l_17
T_0_7_lc_trk_g0_2
T_0_7_wire_mult/lc_3/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_46
T_3_21_sp4_v_t_46
T_0_25_sp4_h_l_11
T_0_25_lc_trk_g0_6
T_0_25_wire_mult/lc_3/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_3_16_sp4_v_t_43
T_3_12_sp4_v_t_39
T_0_12_sp4_h_l_2
T_0_12_lc_trk_g1_7
T_0_12_wire_mult/lc_3/in_1

End 

Net : pid_front.O_20
T_25_25_wire_mult/lc_4/out
T_25_21_sp4_v_t_45
T_24_23_lc_trk_g0_3
T_24_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_cry_9
T_3_20_wire_logic_cluster/lc_1/cout
T_3_20_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_10
T_3_20_wire_logic_cluster/lc_2/out
T_3_10_sp12_v_t_23
T_0_10_sp12_h_l_16
T_1_10_sp4_h_l_11
T_0_6_sp4_v_t_46
T_0_7_lc_trk_g3_6
T_0_7_wire_mult/lc_2/in_1

T_3_20_wire_logic_cluster/lc_2/out
T_3_17_sp4_v_t_44
T_3_21_sp4_v_t_40
T_0_25_sp4_h_l_10
T_0_25_lc_trk_g0_7
T_0_25_wire_mult/lc_2/in_1

T_3_20_wire_logic_cluster/lc_2/out
T_3_16_sp4_v_t_41
T_3_12_sp4_v_t_42
T_0_12_sp4_h_l_7
T_0_12_lc_trk_g1_2
T_0_12_wire_mult/lc_2/in_1

End 

Net : pid_side.O_0_23
T_0_17_wire_mult/lc_7/out
T_1_14_sp4_v_t_39
T_1_15_lc_trk_g3_7
T_1_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_cry_9
T_17_24_wire_logic_cluster/lc_5/cout
T_17_24_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_14
T_17_24_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_37
T_19_25_sp4_h_l_6
T_23_25_sp4_h_l_9
T_25_25_lc_trk_g3_4
T_25_25_wire_mult/lc_6/in_1

End 

Net : pid_side.O_0_19
T_0_17_wire_mult/mult/O_19
T_1_14_sp4_v_t_47
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.O_2_17
T_0_12_wire_mult/lc_1/out
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_cry_8
T_3_20_wire_logic_cluster/lc_0/cout
T_3_20_wire_logic_cluster/lc_1/in_3

Net : pid_alt.error_9
T_3_20_wire_logic_cluster/lc_1/out
T_3_9_sp12_v_t_22
T_0_9_sp12_h_l_17
T_2_9_sp4_h_l_10
T_1_5_sp4_v_t_38
T_0_7_lc_trk_g1_3
T_0_7_wire_mult/lc_1/in_1

T_3_20_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_42
T_3_21_sp4_v_t_38
T_0_25_sp4_h_l_8
T_0_25_lc_trk_g1_5
T_0_25_wire_mult/lc_1/in_1

T_3_20_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_39
T_3_12_sp4_v_t_40
T_0_12_sp4_h_l_5
T_0_12_lc_trk_g0_0
T_0_12_wire_mult/lc_1/in_1

End 

Net : pid_front.error_13
T_17_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_10
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_46
T_25_25_lc_trk_g2_6
T_25_25_wire_mult/lc_5/in_1

End 

Net : pid_front.error_cry_8
T_17_24_wire_logic_cluster/lc_4/cout
T_17_24_wire_logic_cluster/lc_5/in_3

Net : pid_front.O_18
T_25_25_wire_mult/mult/O_18
T_25_21_sp4_v_t_41
T_24_22_lc_trk_g3_1
T_24_22_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_13
T_4_22_wire_logic_cluster/lc_5/out
T_4_21_sp4_v_t_42
T_4_17_sp4_v_t_38
T_1_17_sp4_h_l_3
T_0_17_lc_trk_g1_3
T_0_17_wire_mult/lc_5/in_1

End 

Net : pid_side.error_cry_8
T_4_22_wire_logic_cluster/lc_4/cout
T_4_22_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_axbZ0Z_2
T_4_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g3_4
T_3_19_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_axbZ0Z_2
T_7_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_9
T_4_21_lc_trk_g0_1
T_4_21_wire_logic_cluster/lc_2/in_1

End 

Net : drone_H_disp_side_2
T_8_21_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_6/in_3

End 

Net : drone_altitude_2
T_5_19_wire_logic_cluster/lc_2/out
T_4_19_lc_trk_g3_2
T_4_19_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_7
T_3_19_wire_logic_cluster/lc_7/out
T_1_19_sp12_h_l_1
T_0_7_sp12_v_t_22
T_0_1_sp12_v_t_10
T_0_7_lc_trk_g3_1
T_0_7_wire_mult/mult/A_7

T_3_19_wire_logic_cluster/lc_7/out
T_1_19_sp12_h_l_1
T_0_7_sp12_v_t_22
T_0_12_lc_trk_g2_6
T_0_12_wire_mult/mult/A_7

T_3_19_wire_logic_cluster/lc_7/out
T_1_19_sp12_h_l_1
T_0_19_sp12_v_t_22
T_0_25_lc_trk_g3_5
T_0_25_wire_mult/mult/A_7

End 

Net : pid_alt.error_cry_6
T_3_19_wire_logic_cluster/lc_6/cout
T_3_19_wire_logic_cluster/lc_7/in_3

Net : pid_alt.O_1_15
T_0_6_wire_mult/lc_7/out
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.O_19
T_25_25_wire_mult/lc_3/out
T_25_21_sp4_v_t_43
T_24_23_lc_trk_g0_6
T_24_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.O_16
T_25_25_wire_mult/lc_0/out
T_25_21_sp4_v_t_37
T_24_23_lc_trk_g0_0
T_24_23_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_axb_0
T_17_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_0/in_1

End 

Net : drone_H_disp_front_0
T_17_22_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g0_7
T_17_23_wire_logic_cluster/lc_0/in_3

T_17_22_wire_logic_cluster/lc_7/out
T_18_21_sp4_v_t_47
T_19_25_sp4_h_l_4
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_wire_mult/lc_0/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_5
T_5_19_wire_logic_cluster/lc_5/out
T_3_19_sp4_h_l_7
T_2_19_lc_trk_g0_7
T_2_19_wire_logic_cluster/lc_2/in_3

End 

Net : drone_altitude_i_5
T_2_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g0_2
T_3_19_wire_logic_cluster/lc_5/in_1

End 

Net : drone_H_disp_side_3
T_8_21_wire_logic_cluster/lc_3/out
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_axbZ0Z_3
T_4_19_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g3_5
T_3_19_wire_logic_cluster/lc_3/in_1

End 

Net : drone_altitude_3
T_5_19_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g3_3
T_4_19_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_axbZ0Z_3
T_7_21_wire_logic_cluster/lc_7/out
T_5_21_sp4_h_l_11
T_4_21_lc_trk_g1_3
T_4_21_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_12
T_17_24_wire_logic_cluster/lc_4/out
T_18_24_sp4_h_l_8
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_25_lc_trk_g2_1
T_25_25_wire_mult/mult/A_12

End 

Net : pid_front.error_cry_7
T_17_24_wire_logic_cluster/lc_3/cout
T_17_24_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_12
T_4_22_wire_logic_cluster/lc_4/out
T_4_21_sp4_v_t_40
T_4_17_sp4_v_t_40
T_1_17_sp4_h_l_5
T_0_17_lc_trk_g0_5
T_0_17_wire_mult/mult/A_12

End 

Net : pid_side.error_cry_7
T_4_22_wire_logic_cluster/lc_3/cout
T_4_22_wire_logic_cluster/lc_4/in_3

Net : drone_altitude_i_7
T_2_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g0_4
T_3_19_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_7
T_7_19_wire_logic_cluster/lc_5/out
T_0_19_sp12_h_l_2
T_2_19_lc_trk_g0_1
T_2_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_6
T_3_19_wire_logic_cluster/lc_6/out
T_3_13_sp12_v_t_23
T_3_11_sp4_v_t_47
T_3_7_sp4_v_t_43
T_0_7_sp4_h_l_0
T_0_7_lc_trk_g0_5
T_0_7_wire_mult/lc_6/in_3

T_3_19_wire_logic_cluster/lc_6/out
T_3_16_sp4_v_t_36
T_3_12_sp4_v_t_44
T_0_12_sp4_h_l_9
T_0_12_lc_trk_g1_4
T_0_12_wire_mult/lc_6/in_3

T_3_19_wire_logic_cluster/lc_6/out
T_3_13_sp12_v_t_23
T_0_25_sp12_h_l_16
T_0_25_lc_trk_g0_3
T_0_25_wire_mult/lc_6/in_3

End 

Net : pid_alt.error_cry_5
T_3_19_wire_logic_cluster/lc_5/cout
T_3_19_wire_logic_cluster/lc_6/in_3

Net : bfn_3_20_0_
T_3_20_wire_logic_cluster/carry_in_mux/cout
T_3_20_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_8
T_3_20_wire_logic_cluster/lc_0/out
T_4_18_sp4_v_t_44
T_1_18_sp4_h_l_9
T_0_14_sp4_v_t_39
T_0_10_sp4_v_t_39
T_0_6_sp4_v_t_47
T_0_7_lc_trk_g2_7
T_0_7_wire_mult/mult/A_8

T_3_20_wire_logic_cluster/lc_0/out
T_4_18_sp4_v_t_44
T_1_22_sp4_h_l_2
T_0_22_sp4_v_t_45
T_0_25_lc_trk_g0_5
T_0_25_wire_mult/mult/A_8

T_3_20_wire_logic_cluster/lc_0/out
T_3_16_sp4_v_t_37
T_3_12_sp4_v_t_38
T_0_12_sp4_h_l_3
T_0_12_lc_trk_g1_6
T_0_12_wire_mult/mult/A_8

End 

Net : pid_front.O_21
T_25_25_wire_mult/lc_5/out
T_24_24_lc_trk_g3_5
T_24_24_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.elevator_RNIFISN6Z0Z_4
T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_16_10_sp4_v_t_41
T_15_11_lc_trk_g3_1
T_15_11_input_2_4
T_15_11_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_4
T_18_16_wire_logic_cluster/lc_0/out
T_15_16_sp12_h_l_0
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.init_pulses_2_sqmuxa_0
T_17_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g1_7
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

T_17_16_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_3
T_13_16_sp4_h_l_6
T_15_16_lc_trk_g2_3
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_7/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_18_13_sp4_h_l_8
T_17_13_sp4_v_t_39
T_17_14_lc_trk_g3_7
T_17_14_input_2_2
T_17_14_wire_logic_cluster/lc_2/in_2

T_17_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_3
T_13_16_sp4_h_l_11
T_12_12_sp4_v_t_41
T_13_12_sp4_h_l_4
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g2_7
T_16_15_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_14_13_sp4_h_l_3
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_14_13_sp4_h_l_3
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_46
T_14_15_sp4_h_l_5
T_15_15_lc_trk_g3_5
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

T_17_16_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.PPM_STATE_53_d
T_17_16_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g1_4
T_17_16_input_2_7
T_17_16_wire_logic_cluster/lc_7/in_2

T_17_16_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g0_4
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_14_12_sp4_h_l_2
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_18_10_sp4_h_l_8
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_14_10_sp4_h_l_3
T_15_10_lc_trk_g3_3
T_15_10_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_14_12_sp4_h_l_2
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_14_12_sp4_h_l_2
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_14_10_sp4_h_l_3
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_14_10_sp4_h_l_3
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_18_10_sp4_h_l_8
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_18_10_sp4_h_l_8
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_17_6_sp4_v_t_43
T_17_8_lc_trk_g2_6
T_17_8_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_12_sp4_v_t_40
T_15_8_sp4_v_t_36
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_14_12_sp4_h_l_2
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_12_sp4_v_t_40
T_15_8_sp4_v_t_36
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_18_10_sp4_h_l_8
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_12_sp4_v_t_40
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_17_6_sp4_v_t_43
T_17_8_lc_trk_g2_6
T_17_8_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_40
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_12_sp4_v_t_40
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_6/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_12_sp4_v_t_40
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_14_12_sp4_h_l_2
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_14_10_sp4_h_l_3
T_15_10_lc_trk_g3_3
T_15_10_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_14_10_sp4_h_l_3
T_15_10_lc_trk_g3_3
T_15_10_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_14_10_sp4_h_l_3
T_15_10_lc_trk_g3_3
T_15_10_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_18_12_sp4_v_t_44
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_14_12_sp4_h_l_2
T_13_8_sp4_v_t_39
T_13_11_lc_trk_g1_7
T_13_11_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_14_14_sp4_h_l_6
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_14_14_sp4_h_l_6
T_16_14_lc_trk_g3_3
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

T_17_16_wire_logic_cluster/lc_4/out
T_18_12_sp4_v_t_44
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_18_12_sp4_v_t_44
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_12_sp4_v_t_44
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_18_12_sp4_v_t_44
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_17_9_lc_trk_g3_6
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_38
T_17_6_sp4_v_t_43
T_17_9_lc_trk_g1_3
T_17_9_input_2_4
T_17_9_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_16_10_lc_trk_g2_3
T_16_10_input_2_5
T_16_10_wire_logic_cluster/lc_5/in_2

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.PPM_STATEZ0Z_1
T_17_17_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g0_7
T_17_16_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_3
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_46
T_13_13_sp4_h_l_11
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.PPM_STATEZ0Z_0
T_17_17_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_17
T_15_13_wire_logic_cluster/lc_1/cout
T_15_13_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_18
T_15_13_wire_logic_cluster/lc_2/out
T_15_9_sp4_v_t_41
T_15_10_lc_trk_g3_1
T_15_10_wire_logic_cluster/lc_5/in_3

End 

Net : drone_altitude_i_6
T_2_19_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g0_3
T_3_19_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_6
T_5_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_9
T_2_19_lc_trk_g1_1
T_2_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.O_0_22
T_0_17_wire_mult/lc_6/out
T_1_16_lc_trk_g2_6
T_1_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_17
T_25_25_wire_mult/lc_1/out
T_25_22_sp4_v_t_42
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_4
T_3_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_0
T_0_19_sp4_h_l_27
T_1_15_sp4_v_t_44
T_1_11_sp4_v_t_37
T_1_7_sp4_v_t_45
T_0_7_sp4_h_l_32
T_0_7_lc_trk_g2_5
T_0_7_wire_mult/lc_4/in_3

T_3_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_0
T_0_19_sp4_h_l_27
T_1_15_sp4_v_t_44
T_1_11_sp4_v_t_37
T_0_12_lc_trk_g2_5
T_0_12_wire_mult/lc_4/in_3

T_3_19_wire_logic_cluster/lc_4/out
T_3_17_sp4_v_t_37
T_3_21_sp4_v_t_37
T_0_25_sp4_h_l_5
T_0_25_lc_trk_g1_0
T_0_25_wire_mult/lc_4/in_3

End 

Net : pid_alt.error_cry_3
T_3_19_wire_logic_cluster/lc_3/cout
T_3_19_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_5
T_3_19_wire_logic_cluster/lc_5/out
T_3_19_sp12_h_l_1
T_2_7_sp12_v_t_22
T_0_7_sp12_h_l_18
T_0_7_lc_trk_g1_5
T_0_7_wire_mult/lc_5/in_3

T_3_19_wire_logic_cluster/lc_5/out
T_3_17_sp4_v_t_39
T_3_21_sp4_v_t_39
T_0_25_sp4_h_l_2
T_0_25_lc_trk_g1_7
T_0_25_wire_mult/lc_5/in_3

T_3_19_wire_logic_cluster/lc_5/out
T_3_12_sp12_v_t_22
T_0_12_sp12_h_l_17
T_0_12_lc_trk_g0_2
T_0_12_wire_mult/lc_5/in_3

End 

Net : pid_alt.error_cry_4
T_3_19_wire_logic_cluster/lc_4/cout
T_3_19_wire_logic_cluster/lc_5/in_3

Net : pid_side.O_0_20
T_0_17_wire_mult/mult/O_20
T_1_16_lc_trk_g2_4
T_1_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.O_0_21
T_0_17_wire_mult/lc_5/out
T_1_16_lc_trk_g2_5
T_1_16_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_side_4
T_8_21_wire_logic_cluster/lc_4/out
T_7_21_lc_trk_g3_4
T_7_21_wire_logic_cluster/lc_2/in_3

End 

Net : drone_H_disp_side_i_4
T_7_21_wire_logic_cluster/lc_2/out
T_5_21_sp4_h_l_1
T_4_21_lc_trk_g1_1
T_4_21_input_2_4
T_4_21_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.O_0_18
T_0_17_wire_mult/lc_2/out
T_1_14_sp4_v_t_45
T_1_15_lc_trk_g3_5
T_1_15_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_17
T_15_13_wire_logic_cluster/lc_1/out
T_15_9_sp4_v_t_39
T_15_10_lc_trk_g2_7
T_15_10_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_16
T_15_13_wire_logic_cluster/lc_0/cout
T_15_13_wire_logic_cluster/lc_1/in_3

Net : pid_alt.O_1_14
T_0_6_wire_mult/lc_6/out
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.N_221
T_16_15_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_7/out
T_6_15_sp12_h_l_1
T_17_3_sp12_v_t_22
T_17_8_lc_trk_g3_6
T_17_8_wire_logic_cluster/lc_6/in_3

T_16_15_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_3
T_16_14_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_36
T_17_11_sp4_h_l_1
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_1/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g0_6
T_16_14_input_2_6
T_16_14_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_2
T_16_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.O_3_15
T_0_24_wire_mult/lc_7/out
T_1_22_sp4_v_t_42
T_1_23_lc_trk_g3_2
T_1_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_cry_6
T_17_24_wire_logic_cluster/lc_2/cout
T_17_24_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_11
T_17_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_6
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_25_lc_trk_g2_4
T_25_25_wire_mult/lc_3/in_1

End 

Net : pid_side.error_11
T_4_22_wire_logic_cluster/lc_3/out
T_4_21_sp4_v_t_38
T_4_17_sp4_v_t_43
T_1_17_sp4_h_l_0
T_0_17_lc_trk_g0_0
T_0_17_wire_mult/lc_3/in_1

End 

Net : pid_side.error_cry_6
T_4_22_wire_logic_cluster/lc_2/cout
T_4_22_wire_logic_cluster/lc_3/in_3

Net : dron_frame_decoder_1.drone_H_disp_side_5
T_8_21_wire_logic_cluster/lc_5/out
T_7_21_lc_trk_g3_5
T_7_21_wire_logic_cluster/lc_5/in_3

End 

Net : drone_H_disp_side_i_5
T_7_21_wire_logic_cluster/lc_5/out
T_5_21_sp4_h_l_7
T_4_21_lc_trk_g0_7
T_4_21_input_2_5
T_4_21_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_16
T_15_13_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_37
T_15_10_lc_trk_g2_5
T_15_10_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_15_13_0_
T_15_13_wire_logic_cluster/carry_in_mux/cout
T_15_13_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.init_pulses_1_sqmuxa_0
T_17_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g0_5
T_18_16_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g3_5
T_18_15_input_2_2
T_18_15_wire_logic_cluster/lc_2/in_2

T_17_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_input_2_6
T_17_15_wire_logic_cluster/lc_6/in_2

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_16_14_lc_trk_g2_2
T_16_14_input_2_4
T_16_14_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_2
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_16_13_lc_trk_g3_7
T_16_13_input_2_2
T_16_13_wire_logic_cluster/lc_2/in_2

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_17_13_lc_trk_g3_7
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_14_12_sp4_h_l_4
T_14_12_lc_trk_g1_1
T_14_12_input_2_2
T_14_12_wire_logic_cluster/lc_2/in_2

T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_2
T_15_12_sp4_v_t_42
T_14_13_lc_trk_g3_2
T_14_13_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_2
T_15_12_sp4_v_t_42
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_0/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_side_6
T_8_21_wire_logic_cluster/lc_6/out
T_6_21_sp4_h_l_9
T_5_21_lc_trk_g0_1
T_5_21_wire_logic_cluster/lc_6/in_1

End 

Net : drone_H_disp_side_i_6
T_5_21_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g3_6
T_4_21_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_10
T_4_22_wire_logic_cluster/lc_2/out
T_4_21_sp4_v_t_36
T_4_17_sp4_v_t_36
T_1_17_sp4_h_l_7
T_0_17_lc_trk_g0_7
T_0_17_wire_mult/lc_2/in_1

End 

Net : pid_side.error_cry_5
T_4_22_wire_logic_cluster/lc_1/cout
T_4_22_wire_logic_cluster/lc_2/in_3

Net : pid_alt.O_1_11
T_0_6_wire_mult/lc_3/out
T_0_5_sp4_v_t_38
T_1_5_sp4_h_l_8
T_2_5_lc_trk_g3_0
T_2_5_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_2_15
T_0_11_wire_mult/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_cry_4
T_17_24_wire_logic_cluster/lc_0/cout
T_17_24_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_9
T_17_24_wire_logic_cluster/lc_1/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g1_1
T_25_25_wire_mult/lc_1/in_1

End 

Net : pid_side.O_0_16
T_0_17_wire_mult/lc_0/out
T_1_16_lc_trk_g2_0
T_1_16_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_cry_5
T_17_24_wire_logic_cluster/lc_1/cout
T_17_24_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_10
T_17_24_wire_logic_cluster/lc_2/out
T_18_21_sp4_v_t_45
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_wire_mult/lc_2/in_1

End 

Net : pid_side.error_9
T_4_22_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_47
T_1_20_sp4_h_l_10
T_0_16_sp4_v_t_38
T_0_17_lc_trk_g2_6
T_0_17_wire_mult/lc_1/in_1

End 

Net : pid_side.error_cry_4
T_4_22_wire_logic_cluster/lc_0/cout
T_4_22_wire_logic_cluster/lc_1/in_3

Net : pid_side.O_0_17
T_0_17_wire_mult/mult/O_17
T_1_16_lc_trk_g2_1
T_1_16_wire_logic_cluster/lc_2/in_3

End 

Net : drone_H_disp_front_i_4
T_16_22_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g2_4
T_17_23_input_2_4
T_17_23_wire_logic_cluster/lc_4/in_2

End 

Net : dron_frame_decoder_1.drone_H_disp_front_4
T_15_21_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g2_1
T_16_22_wire_logic_cluster/lc_4/in_3

End 

Net : drone_H_disp_side_i_7
T_7_21_wire_logic_cluster/lc_3/out
T_5_21_sp4_h_l_3
T_4_21_lc_trk_g0_3
T_4_21_input_2_7
T_4_21_wire_logic_cluster/lc_7/in_2

End 

Net : dron_frame_decoder_1.drone_H_disp_side_7
T_8_21_wire_logic_cluster/lc_7/out
T_7_21_lc_trk_g3_7
T_7_21_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0
T_17_15_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.elevator_RNIHNQ05Z0Z_0
T_16_14_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_38
T_13_11_sp4_h_l_3
T_15_11_lc_trk_g2_6
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_cry_1
T_3_19_wire_logic_cluster/lc_1/cout
T_3_19_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_2
T_3_19_wire_logic_cluster/lc_2/out
T_1_19_sp4_h_l_1
T_0_15_sp4_v_t_43
T_0_11_sp4_v_t_39
T_0_7_sp4_v_t_47
T_1_7_sp4_h_l_3
T_0_7_lc_trk_g0_3
T_0_7_wire_mult/mult/A_2

T_3_19_wire_logic_cluster/lc_2/out
T_1_19_sp4_h_l_1
T_0_19_sp4_v_t_36
T_0_23_sp4_v_t_41
T_0_25_lc_trk_g3_4
T_0_25_wire_mult/mult/A_2

T_3_19_wire_logic_cluster/lc_2/out
T_1_19_sp4_h_l_1
T_0_15_sp4_v_t_43
T_0_11_sp4_v_t_39
T_0_12_lc_trk_g2_7
T_0_12_wire_mult/mult/A_2

End 

Net : drone_H_disp_front_i_5
T_16_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g3_5
T_17_23_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_front_5
T_15_21_wire_logic_cluster/lc_2/out
T_16_22_lc_trk_g2_2
T_16_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_2_13
T_0_11_wire_mult/mult/O_13
T_1_7_sp4_v_t_46
T_1_9_lc_trk_g2_3
T_1_9_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_7
T_17_23_wire_logic_cluster/lc_7/out
T_18_21_sp4_v_t_42
T_19_25_sp4_h_l_1
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g3_1
T_25_25_wire_mult/mult/A_7

End 

Net : pid_front.error_cry_2_0
T_17_23_wire_logic_cluster/lc_6/cout
T_17_23_wire_logic_cluster/lc_7/in_3

Net : pid_alt.O_1_13
T_0_6_wire_mult/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_1_9
T_0_6_wire_mult/lc_1/out
T_0_4_sp4_v_t_47
T_1_8_sp4_h_l_4
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_7
T_4_21_wire_logic_cluster/lc_7/out
T_2_21_sp4_h_l_11
T_1_17_sp4_v_t_41
T_0_17_sp4_h_l_28
T_0_17_lc_trk_g3_1
T_0_17_wire_mult/mult/A_7

End 

Net : pid_side.error_cry_2_0
T_4_21_wire_logic_cluster/lc_6/cout
T_4_21_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.elevator_RNIKNSN6Z0Z_5
T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_42
T_16_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_input_2_5
T_15_11_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_5
T_16_16_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_0
T_17_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_input_2_7
T_16_16_wire_logic_cluster/lc_7/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_16_15_sp4_h_l_8
T_15_15_lc_trk_g0_0
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_45
T_16_17_lc_trk_g2_0
T_16_17_input_2_2
T_16_17_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_16_15_sp4_h_l_8
T_15_15_sp4_v_t_39
T_15_16_lc_trk_g2_7
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_16_15_sp4_h_l_8
T_15_11_sp4_v_t_36
T_14_12_lc_trk_g2_4
T_14_12_input_2_0
T_14_12_wire_logic_cluster/lc_0/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_16_15_sp4_h_l_8
T_15_11_sp4_v_t_45
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g0_0
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

End 

Net : drone_H_disp_front_i_6
T_16_22_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g3_6
T_17_23_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_front_6
T_15_21_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_cry_2
T_3_19_wire_logic_cluster/lc_2/cout
T_3_19_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_3
T_3_19_wire_logic_cluster/lc_3/out
T_3_15_sp4_v_t_43
T_3_11_sp4_v_t_39
T_3_7_sp4_v_t_47
T_0_7_sp4_h_l_4
T_0_7_lc_trk_g1_1
T_0_7_wire_mult/lc_3/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_4_18_sp4_v_t_39
T_1_22_sp4_h_l_7
T_0_22_sp4_v_t_36
T_0_25_lc_trk_g0_4
T_0_25_wire_mult/lc_3/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_16_sp4_v_t_46
T_3_12_sp4_v_t_46
T_0_12_sp4_h_l_11
T_0_12_lc_trk_g0_6
T_0_12_wire_mult/lc_3/in_3

End 

Net : pid_alt.O_2_14
T_0_11_wire_mult/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_1_12
T_0_6_wire_mult/mult/O_12
T_1_5_lc_trk_g3_4
T_1_5_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.O_1_8
T_0_6_wire_mult/mult/O_8
T_0_6_sp4_h_l_21
T_2_2_sp4_v_t_45
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_4_22_0_
T_4_22_wire_logic_cluster/carry_in_mux/cout
T_4_22_wire_logic_cluster/lc_0/in_3

Net : pid_side.error_8
T_4_22_wire_logic_cluster/lc_0/out
T_4_20_sp4_v_t_45
T_1_20_sp4_h_l_2
T_0_16_sp4_v_t_39
T_0_17_lc_trk_g2_7
T_0_17_wire_mult/mult/A_8

End 

Net : drone_H_disp_front_i_8
T_13_24_wire_logic_cluster/lc_1/out
T_13_24_sp4_h_l_7
T_17_24_sp4_h_l_3
T_17_24_lc_trk_g0_6
T_17_24_input_2_0
T_17_24_wire_logic_cluster/lc_0/in_2

End 

Net : dron_frame_decoder_1.drone_H_disp_front_8
T_12_23_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_3_12
T_0_24_wire_mult/lc_4/out
T_1_20_sp4_v_t_44
T_1_22_lc_trk_g2_1
T_1_22_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_5
T_17_23_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_38
T_19_25_sp4_h_l_9
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_wire_mult/lc_5/in_3

End 

Net : pid_front.error_cry_0_0
T_17_23_wire_logic_cluster/lc_4/cout
T_17_23_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_axbZ0Z_7
T_9_20_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_41
T_6_22_sp4_h_l_4
T_2_22_sp4_h_l_4
T_4_22_lc_trk_g3_1
T_4_22_wire_logic_cluster/lc_3/in_1

End 

Net : drone_H_disp_side_11
T_10_21_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_6/in_3

T_10_21_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_cry_1_0
T_17_23_wire_logic_cluster/lc_5/cout
T_17_23_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_6
T_17_23_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_40
T_19_25_sp4_h_l_11
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g3_6
T_25_25_wire_mult/lc_6/in_3

End 

Net : pid_front.O_14
T_25_24_wire_mult/lc_6/out
T_25_21_sp4_v_t_36
T_24_22_lc_trk_g2_4
T_24_22_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.O_0_15
T_0_16_wire_mult/mult/O_15
T_1_14_sp4_v_t_42
T_1_15_lc_trk_g3_2
T_1_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_3_14
T_0_24_wire_mult/lc_6/out
T_1_23_lc_trk_g3_6
T_1_23_wire_logic_cluster/lc_6/in_3

End 

Net : side_command_7
T_8_20_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g1_0
T_9_20_wire_logic_cluster/lc_6/in_1

T_8_20_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g1_0
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_6
T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.throttle_RNIGQOO6Z0Z_6
T_16_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_43
T_16_9_sp4_v_t_44
T_15_11_lc_trk_g0_2
T_15_11_input_2_6
T_15_11_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_17_24_0_
T_17_24_wire_logic_cluster/carry_in_mux/cout
T_17_24_wire_logic_cluster/lc_0/in_3

Net : pid_front.error_8
T_17_24_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_41
T_19_25_sp4_h_l_10
T_23_25_sp4_h_l_6
T_25_25_lc_trk_g2_3
T_25_25_wire_mult/mult/A_8

End 

Net : pid_side.error_6
T_4_21_wire_logic_cluster/lc_6/out
T_2_21_sp4_h_l_9
T_1_17_sp4_v_t_44
T_0_17_sp4_h_l_27
T_0_17_lc_trk_g3_6
T_0_17_wire_mult/lc_6/in_3

End 

Net : pid_side.error_cry_1_0
T_4_21_wire_logic_cluster/lc_5/cout
T_4_21_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.pulses2count_9_sn_N_6
T_16_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g0_0
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

T_16_15_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_36
T_17_12_lc_trk_g2_4
T_17_12_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_36
T_17_7_sp4_v_t_41
T_17_8_lc_trk_g2_1
T_17_8_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_0
T_16_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_5/in_0

T_16_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.init_pulses_3_sqmuxa_0
T_16_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_18_12_sp4_v_t_37
T_18_15_lc_trk_g1_5
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_45
T_16_13_lc_trk_g3_5
T_16_13_input_2_0
T_16_13_wire_logic_cluster/lc_0/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_14_12_sp4_v_t_37
T_14_13_lc_trk_g3_5
T_14_13_input_2_0
T_14_13_wire_logic_cluster/lc_0/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_45
T_13_12_sp4_h_l_8
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_1
T_16_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_0/in_3

T_16_14_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_front_7
T_15_21_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_7/in_3

End 

Net : drone_H_disp_front_i_7
T_16_22_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_7/in_1

End 

Net : drone_H_disp_front_i_12
T_17_20_wire_logic_cluster/lc_2/out
T_17_18_sp12_v_t_23
T_17_24_lc_trk_g2_4
T_17_24_wire_logic_cluster/lc_5/in_1

End 

Net : drone_H_disp_front_12
T_15_24_wire_logic_cluster/lc_2/out
T_15_20_sp4_v_t_41
T_16_20_sp4_h_l_4
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_2/in_3

T_15_24_wire_logic_cluster/lc_2/out
T_15_20_sp4_v_t_41
T_16_24_sp4_h_l_10
T_17_24_lc_trk_g2_2
T_17_24_input_2_4
T_17_24_wire_logic_cluster/lc_4/in_2

T_15_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_8
T_2_20_wire_logic_cluster/lc_4/out
T_2_19_lc_trk_g0_4
T_2_19_wire_logic_cluster/lc_5/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_side_8
T_4_20_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g2_1
T_4_20_wire_logic_cluster/lc_0/in_3

End 

Net : drone_H_disp_side_i_8
T_4_20_wire_logic_cluster/lc_0/out
T_4_18_sp4_v_t_45
T_4_22_lc_trk_g1_0
T_4_22_wire_logic_cluster/lc_0/in_1

End 

Net : drone_altitude_i_8
T_2_19_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g2_5
T_3_20_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.O_13
T_25_24_wire_mult/lc_5/out
T_25_23_sp4_v_t_42
T_22_23_sp4_h_l_1
T_22_23_lc_trk_g0_4
T_22_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_axb_8_l_ofxZ0
T_9_20_wire_logic_cluster/lc_5/out
T_9_18_sp4_v_t_39
T_6_22_sp4_h_l_7
T_2_22_sp4_h_l_7
T_4_22_lc_trk_g3_2
T_4_22_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.O_3_13
T_0_24_wire_mult/lc_5/out
T_1_24_lc_trk_g0_5
T_1_24_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_4
T_17_23_wire_logic_cluster/lc_4/out
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_25_lc_trk_g3_0
T_25_25_wire_mult/lc_4/in_3

End 

Net : pid_front.error_cry_3
T_17_23_wire_logic_cluster/lc_3/cout
T_17_23_wire_logic_cluster/lc_4/in_3

Net : pid_alt.O_2_12
T_0_11_wire_mult/lc_4/out
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.O_15
T_25_24_wire_mult/mult/O_15
T_24_23_lc_trk_g2_7
T_24_23_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_14
T_15_12_wire_logic_cluster/lc_6/cout
T_15_12_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_10_15
T_15_12_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g3_7
T_16_11_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_cry_0_0
T_4_21_wire_logic_cluster/lc_4/cout
T_4_21_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_5
T_4_21_wire_logic_cluster/lc_5/out
T_4_17_sp4_v_t_47
T_1_17_sp4_h_l_10
T_0_17_lc_trk_g0_2
T_0_17_wire_mult/lc_5/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_9
T_2_20_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g0_5
T_2_19_wire_logic_cluster/lc_6/in_3

End 

Net : drone_altitude_i_9
T_2_19_wire_logic_cluster/lc_6/out
T_3_20_lc_trk_g2_6
T_3_20_wire_logic_cluster/lc_1/in_1

End 

Net : drone_H_disp_side_i_9
T_4_20_wire_logic_cluster/lc_2/out
T_4_19_sp4_v_t_36
T_4_22_lc_trk_g0_4
T_4_22_wire_logic_cluster/lc_1/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_side_9
T_4_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g0_3
T_4_20_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_1_10
T_0_6_wire_mult/mult/O_10
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.O_0_13
T_0_16_wire_mult/lc_5/out
T_0_15_sp4_v_t_42
T_1_19_sp4_h_l_7
T_2_19_lc_trk_g3_7
T_2_19_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_1
T_3_19_wire_logic_cluster/lc_1/out
T_3_8_sp12_v_t_22
T_3_7_sp4_v_t_46
T_0_7_sp4_h_l_11
T_0_7_lc_trk_g0_6
T_0_7_wire_mult/mult/A_1

T_3_19_wire_logic_cluster/lc_1/out
T_4_15_sp4_v_t_38
T_1_15_sp4_h_l_3
T_0_11_sp4_v_t_45
T_0_12_lc_trk_g3_5
T_0_12_wire_mult/mult/A_1

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_21_sp4_v_t_43
T_0_25_sp4_h_l_6
T_0_25_lc_trk_g1_3
T_0_25_wire_mult/mult/A_1

End 

Net : pid_alt.error_cry_0
T_3_19_wire_logic_cluster/lc_0/cout
T_3_19_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_10_12
T_15_12_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_45
T_15_9_lc_trk_g3_5
T_15_9_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_11
T_15_12_wire_logic_cluster/lc_3/cout
T_15_12_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_0_cry_13
T_15_12_wire_logic_cluster/lc_5/cout
T_15_12_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_10_14
T_15_12_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_10
T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.elevator_RNI7T1D6Z0Z_10
T_15_16_wire_logic_cluster/lc_2/out
T_15_6_sp12_v_t_23
T_15_12_lc_trk_g2_4
T_15_12_input_2_2
T_15_12_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.throttle_RNILVOO6Z0Z_7
T_18_15_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_39
T_15_11_sp4_h_l_8
T_15_11_lc_trk_g0_5
T_15_11_input_2_7
T_15_11_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_7
T_18_15_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_10
T_2_20_wire_logic_cluster/lc_0/out
T_2_19_lc_trk_g0_0
T_2_19_wire_logic_cluster/lc_7/in_1

End 

Net : drone_altitude_i_10
T_2_19_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g2_7
T_3_20_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_axbZ0Z_12
T_4_20_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g3_7
T_3_20_input_2_4
T_3_20_wire_logic_cluster/lc_4/in_2

End 

Net : drone_altitude_12
T_2_20_wire_logic_cluster/lc_2/out
T_2_20_sp4_h_l_9
T_4_20_lc_trk_g2_4
T_4_20_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_2_11
T_0_11_wire_mult/lc_3/out
T_1_10_lc_trk_g2_3
T_1_10_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.PPM_STATE_53_d_cascade_
T_17_16_wire_logic_cluster/lc_4/ltout
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : dron_frame_decoder_1.drone_H_disp_side_10
T_4_20_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g2_5
T_4_20_wire_logic_cluster/lc_4/in_3

End 

Net : drone_H_disp_side_i_10
T_4_20_wire_logic_cluster/lc_4/out
T_4_19_sp4_v_t_40
T_4_22_lc_trk_g0_0
T_4_22_input_2_2
T_4_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_3
T_17_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_6
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_25_lc_trk_g2_2
T_25_25_wire_mult/lc_3/in_3

End 

Net : pid_front.error_cry_2
T_17_23_wire_logic_cluster/lc_2/cout
T_17_23_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_10_11
T_15_12_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_43
T_15_9_lc_trk_g2_3
T_15_9_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_10
T_15_12_wire_logic_cluster/lc_2/cout
T_15_12_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.init_pulses_0_sqmuxa_0_cascade_
T_17_15_wire_logic_cluster/lc_0/ltout
T_17_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.O_3_11
T_0_24_wire_mult/lc_3/out
T_1_24_lc_trk_g0_3
T_1_24_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_8
T_15_12_wire_logic_cluster/lc_0/cout
T_15_12_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_10_13
T_15_12_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g2_5
T_16_11_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_9
T_15_12_wire_logic_cluster/lc_1/out
T_15_10_sp4_v_t_47
T_16_10_sp4_h_l_3
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_12
T_15_12_wire_logic_cluster/lc_4/cout
T_15_12_wire_logic_cluster/lc_5/in_3

Net : drone_altitude_i_11
T_3_21_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g1_7
T_3_20_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_11
T_2_20_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g3_1
T_3_21_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_cry_3
T_4_21_wire_logic_cluster/lc_3/cout
T_4_21_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_4
T_4_21_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_45
T_1_17_sp4_h_l_2
T_0_17_lc_trk_g1_2
T_0_17_wire_mult/lc_4/in_3

End 

Net : pid_alt.O_2_10
T_0_11_wire_mult/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.O_12
T_25_24_wire_mult/lc_4/out
T_25_20_sp4_v_t_45
T_24_22_lc_trk_g2_0
T_24_22_wire_logic_cluster/lc_1/in_3

End 

Net : drone_H_disp_side_12
T_10_21_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g0_1
T_10_22_wire_logic_cluster/lc_4/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_10_10_sp12_v_t_22
T_0_22_sp12_h_l_2
T_4_22_lc_trk_g1_5
T_4_22_input_2_4
T_4_22_wire_logic_cluster/lc_4/in_2

T_10_21_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_5/in_3

End 

Net : drone_H_disp_side_i_12
T_10_22_wire_logic_cluster/lc_4/out
T_3_22_sp12_h_l_0
T_4_22_lc_trk_g1_4
T_4_22_input_2_5
T_4_22_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_14
T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.aileron_esr_RNIVU947Z0Z_14
T_17_14_wire_logic_cluster/lc_1/out
T_18_12_sp4_v_t_46
T_15_12_sp4_h_l_5
T_15_12_lc_trk_g0_0
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.O_3_10
T_0_24_wire_mult/lc_2/out
T_1_24_lc_trk_g0_2
T_1_24_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_3_9
T_0_24_wire_mult/lc_1/out
T_1_24_lc_trk_g0_1
T_1_24_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_front_9
T_15_24_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g0_7
T_16_24_wire_logic_cluster/lc_4/in_3

End 

Net : drone_H_disp_front_i_9
T_16_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_3
T_4_21_wire_logic_cluster/lc_3/out
T_5_17_sp4_v_t_42
T_2_17_sp4_h_l_1
T_0_17_sp4_h_l_33
T_0_17_lc_trk_g2_4
T_0_17_wire_mult/lc_3/in_3

End 

Net : pid_side.error_cry_2
T_4_21_wire_logic_cluster/lc_2/cout
T_4_21_wire_logic_cluster/lc_3/in_3

Net : pid_side.O_0_14
T_0_16_wire_mult/lc_6/out
T_1_15_lc_trk_g3_6
T_1_15_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_11
T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.elevator_RNIC22D6Z0Z_11
T_14_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g0_1
T_15_12_input_2_3
T_15_12_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_1_repZ0Z1
T_17_15_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_7/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_43
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_43
T_18_11_sp4_h_l_6
T_18_11_lc_trk_g0_3
T_18_11_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_3/in_3

End 

Net : drone_H_disp_side_i_13
T_5_21_wire_logic_cluster/lc_3/out
T_4_22_lc_trk_g0_3
T_4_22_wire_logic_cluster/lc_6/in_1

End 

Net : drone_H_disp_side_13
T_10_21_wire_logic_cluster/lc_2/out
T_10_21_sp4_h_l_9
T_6_21_sp4_h_l_5
T_5_21_lc_trk_g1_5
T_5_21_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_2/out
T_10_21_sp4_h_l_9
T_6_21_sp4_h_l_0
T_5_21_sp4_v_t_43
T_4_22_lc_trk_g3_3
T_4_22_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_3_cascade_
T_17_15_wire_logic_cluster/lc_6/ltout
T_17_15_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.elevator_RNIT3R05Z0Z_3
T_17_15_wire_logic_cluster/lc_7/out
T_17_15_sp4_h_l_3
T_16_11_sp4_v_t_45
T_13_11_sp4_h_l_2
T_15_11_lc_trk_g2_7
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_0_repZ0Z1
T_17_15_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_5/in_1

T_17_15_wire_logic_cluster/lc_5/out
T_17_8_sp12_v_t_22
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_8_sp12_v_t_22
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_5/out
T_17_8_sp12_v_t_22
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g1_5
T_17_16_input_2_2
T_17_16_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_2_9
T_0_11_wire_mult/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_7_cascade_
T_18_15_wire_logic_cluster/lc_0/ltout
T_18_15_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.throttle_RNIUINC6Z0Z_1
T_16_15_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_43
T_13_11_sp4_h_l_6
T_15_11_lc_trk_g2_3
T_15_11_input_2_1
T_15_11_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_1_cascade_
T_16_15_wire_logic_cluster/lc_2/ltout
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : drone_H_disp_front_i_13
T_16_22_wire_logic_cluster/lc_3/out
T_17_21_sp4_v_t_39
T_17_24_lc_trk_g0_7
T_17_24_wire_logic_cluster/lc_6/in_1

End 

Net : drone_H_disp_front_13
T_15_24_wire_logic_cluster/lc_3/out
T_16_21_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_3/in_3

T_15_24_wire_logic_cluster/lc_3/out
T_15_24_sp4_h_l_11
T_17_24_lc_trk_g3_6
T_17_24_input_2_5
T_17_24_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.O_11
T_25_24_wire_mult/mult/O_11
T_25_20_sp4_v_t_43
T_24_22_lc_trk_g0_6
T_24_22_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.O_9
T_25_24_wire_mult/mult/O_9
T_24_24_sp4_h_l_10
T_23_20_sp4_v_t_47
T_23_23_lc_trk_g1_7
T_23_23_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.throttle_RNIV9PO6Z0Z_9
T_15_15_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_39
T_15_12_lc_trk_g2_7
T_15_12_input_2_1
T_15_12_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_9
T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_1_4
T_0_5_wire_mult/mult/O_4
T_0_5_sp12_h_l_15
T_4_5_sp12_v_t_23
T_0_17_sp12_h_l_15
T_1_17_lc_trk_g0_3
T_1_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_cry_1
T_17_23_wire_logic_cluster/lc_1/cout
T_17_23_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_2
T_17_23_wire_logic_cluster/lc_2/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g1_0
T_25_25_wire_mult/mult/A_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIGLOQZ0Z1
T_17_12_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_39
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_39
T_18_8_sp4_h_l_7
T_17_8_lc_trk_g1_7
T_17_8_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_39
T_18_8_sp4_h_l_7
T_17_8_lc_trk_g1_7
T_17_8_input_2_4
T_17_8_wire_logic_cluster/lc_4/in_2

T_17_12_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_7/in_3

T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g2_1
T_17_12_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_39
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_39
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_39
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_39
T_18_8_sp4_h_l_7
T_17_8_sp4_v_t_36
T_16_10_lc_trk_g1_1
T_16_10_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_d_12
T_17_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g0_1
T_17_12_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g0_1
T_17_10_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_38
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g0_1
T_17_10_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_38
T_14_10_lc_trk_g2_6
T_14_10_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_38
T_14_10_lc_trk_g2_6
T_14_10_input_2_4
T_14_10_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g1_1
T_16_12_input_2_4
T_16_12_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g0_1
T_17_10_input_2_1
T_17_10_wire_logic_cluster/lc_1/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g0_1
T_17_10_input_2_5
T_17_10_wire_logic_cluster/lc_5/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_47
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_47
T_15_9_lc_trk_g2_2
T_15_9_input_2_2
T_15_9_wire_logic_cluster/lc_2/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_13_lc_trk_g2_4
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g2_1
T_16_10_input_2_3
T_16_10_wire_logic_cluster/lc_3/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_input_2_7
T_18_10_wire_logic_cluster/lc_7/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g2_1
T_16_11_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_38
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_3/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g2_1
T_16_11_input_2_1
T_16_11_wire_logic_cluster/lc_1/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_18_9_sp4_v_t_46
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_38
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g1_1
T_16_12_input_2_2
T_16_12_wire_logic_cluster/lc_2/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_38
T_15_10_lc_trk_g0_6
T_15_10_input_2_4
T_15_10_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g3_1
T_16_10_input_2_2
T_16_10_wire_logic_cluster/lc_2/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_16_15_sp4_h_l_10
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_17_12_sp4_v_t_42
T_16_14_lc_trk_g1_7
T_16_14_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIFQN02Z0Z_1
T_17_9_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g3_0
T_16_8_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_17
T_16_10_wire_logic_cluster/lc_1/cout
T_16_10_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_18
T_16_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g2_2
T_15_10_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_15_12_0_
T_15_12_wire_logic_cluster/carry_in_mux/cout
T_15_12_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_10_8
T_15_12_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_40
T_14_10_lc_trk_g3_0
T_14_10_input_2_7
T_14_10_wire_logic_cluster/lc_7/in_2

End 

Net : side_command_0
T_5_22_wire_logic_cluster/lc_0/out
T_5_19_sp4_v_t_40
T_4_21_lc_trk_g0_5
T_4_21_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_4_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_9
T_15_12_wire_logic_cluster/lc_1/cout
T_15_12_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_10_10
T_15_12_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g0_2
T_16_12_input_2_6
T_16_12_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_8
T_16_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.throttle_RNIQ4PO6Z0Z_8
T_16_13_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_input_2_0
T_15_12_wire_logic_cluster/lc_0/in_2

End 

Net : drone_altitude_13
T_4_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g2_1
T_4_19_wire_logic_cluster/lc_0/in_3

End 

Net : drone_H_disp_front_i_10
T_16_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g0_2
T_17_24_input_2_2
T_17_24_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_axbZ0Z_13
T_4_19_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g0_0
T_3_20_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_front_10
T_15_24_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g1_0
T_16_24_wire_logic_cluster/lc_2/in_3

End 

Net : alt_command_0
T_3_18_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g1_5
T_3_19_input_2_4
T_3_19_wire_logic_cluster/lc_4/in_2

T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g0_5
T_3_18_input_2_5
T_3_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.O_2_8
T_0_11_wire_mult/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_6_cascade_
T_16_17_wire_logic_cluster/lc_2/ltout
T_16_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.O_8
T_25_24_wire_mult/lc_0/out
T_25_24_sp4_h_l_5
T_24_20_sp4_v_t_40
T_23_23_lc_trk_g3_0
T_23_23_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.throttle_m_1
T_16_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.elevator_RNIPVQ05Z0Z_2
T_16_14_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_47
T_15_11_lc_trk_g3_7
T_15_11_input_2_2
T_15_11_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_2_cascade_
T_16_14_wire_logic_cluster/lc_4/ltout
T_16_14_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_cry_0
T_4_21_wire_logic_cluster/lc_0/cout
T_4_21_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_1
T_4_21_wire_logic_cluster/lc_1/out
T_3_21_sp4_h_l_10
T_2_17_sp4_v_t_47
T_0_17_sp4_h_l_23
T_0_17_lc_trk_g2_2
T_0_17_wire_mult/mult/A_1

End 

Net : ppm_encoder_1.un2_throttle_iv_1_13
T_17_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.elevator_RNIMC2D6Z0Z_13
T_17_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_7
T_16_9_sp4_v_t_42
T_15_12_lc_trk_g3_2
T_15_12_input_2_5
T_15_12_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_16
T_16_10_wire_logic_cluster/lc_0/cout
T_16_10_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_17
T_16_10_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_3_8
T_0_24_wire_mult/lc_0/out
T_1_23_lc_trk_g2_0
T_1_23_wire_logic_cluster/lc_7/in_3

End 

Net : front_command_7
T_16_23_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g1_7
T_16_24_wire_logic_cluster/lc_0/in_0

T_16_23_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g1_7
T_16_24_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_axbZ0Z_7
T_16_24_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g0_0
T_17_24_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_1_5_cascade_
T_16_17_wire_logic_cluster/lc_0/ltout
T_16_17_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_repZ0Z1
T_17_12_wire_logic_cluster/lc_7/out
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_7/in_3

End 

Net : drone_altitude_14
T_4_19_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g0_3
T_4_19_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_axbZ0Z_14
T_4_19_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g1_2
T_3_20_wire_logic_cluster/lc_6/in_1

End 

Net : drone_H_disp_front_11
T_15_24_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g0_1
T_16_24_wire_logic_cluster/lc_0/in_1

T_15_24_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g0_1
T_16_24_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.O_0_12
T_0_16_wire_mult/lc_4/out
T_1_16_lc_trk_g1_4
T_1_16_wire_logic_cluster/lc_4/in_3

End 

Net : alt_command_1
T_3_18_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g1_2
T_3_19_input_2_5
T_3_19_wire_logic_cluster/lc_5/in_2

T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g3_2
T_3_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_1_5
T_0_5_wire_mult/lc_5/out
T_0_4_sp4_v_t_42
T_0_8_sp4_v_t_38
T_1_12_sp4_h_l_9
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_cry_1
T_4_21_wire_logic_cluster/lc_1/cout
T_4_21_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_2
T_4_21_wire_logic_cluster/lc_2/out
T_4_17_sp4_v_t_41
T_1_17_sp4_h_l_4
T_0_17_lc_trk_g1_4
T_0_17_wire_mult/mult/A_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_3
T_16_14_wire_logic_cluster/lc_2/out
T_16_12_sp12_v_t_23
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_4/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_45
T_17_12_lc_trk_g2_5
T_17_12_input_2_1
T_17_12_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_40
T_17_11_lc_trk_g3_0
T_17_11_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_40
T_17_11_lc_trk_g3_0
T_17_11_input_2_5
T_17_11_wire_logic_cluster/lc_5/in_2

T_16_14_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_45
T_17_12_lc_trk_g2_5
T_17_12_input_2_3
T_17_12_wire_logic_cluster/lc_3/in_2

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_1/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.O_0_10
T_0_16_wire_mult/lc_2/out
T_1_15_lc_trk_g2_2
T_1_15_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_16_10_0_
T_16_10_wire_logic_cluster/carry_in_mux/cout
T_16_10_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_11_16
T_16_10_wire_logic_cluster/lc_0/out
T_15_10_lc_trk_g3_0
T_15_10_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIFQN02Z0Z_0
T_17_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g2_5
T_16_8_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_axb_8_l_ofx_0
T_16_24_wire_logic_cluster/lc_6/out
T_17_24_lc_trk_g1_6
T_17_24_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_5
T_15_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_42
T_16_10_sp4_h_l_7
T_17_10_lc_trk_g2_7
T_17_10_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_4
T_15_11_wire_logic_cluster/lc_4/cout
T_15_11_wire_logic_cluster/lc_5/in_3

Net : alt_command_2
T_3_18_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g1_3
T_3_19_input_2_6
T_3_19_wire_logic_cluster/lc_6/in_2

T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g0_3
T_3_18_input_2_3
T_3_18_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.O_0_11
T_0_16_wire_mult/mult/O_11
T_1_16_lc_trk_g0_3
T_1_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.O_1_6
T_0_5_wire_mult/lc_6/out
T_1_4_sp4_v_t_45
T_1_8_sp4_v_t_45
T_1_11_lc_trk_g0_5
T_1_11_wire_logic_cluster/lc_2/in_3

End 

Net : front_command_0
T_16_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g1_0
T_17_23_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_1_12
T_14_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.elevator_RNIH72D6Z0Z_12
T_14_13_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_14
T_16_9_wire_logic_cluster/lc_6/cout
T_16_9_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_11_15
T_16_9_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_46
T_16_11_lc_trk_g0_6
T_16_11_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.O_10
T_25_24_wire_mult/lc_2/out
T_24_23_lc_trk_g2_2
T_24_23_wire_logic_cluster/lc_1/in_3

End 

Net : side_command_1
T_5_22_wire_logic_cluster/lc_1/out
T_4_21_lc_trk_g3_1
T_4_21_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.N_850_0_g
T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_13_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_10_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_7_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

End 

Net : reset_system
T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_11_6_sp4_h_l_5
T_7_6_sp4_h_l_5
T_6_2_sp4_v_t_47
T_6_0_span4_vert_19
T_6_0_lc_trk_g0_3
T_6_0_wire_gbuf/in

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_14_6_sp4_v_t_40
T_14_10_sp4_v_t_40
T_14_14_sp4_v_t_40
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_5/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_14_6_sp4_v_t_40
T_14_10_sp4_v_t_40
T_15_14_sp4_h_l_11
T_18_14_sp4_v_t_46
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_1/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_14_6_sp4_v_t_40
T_14_10_sp4_v_t_40
T_14_14_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_2/in_1

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_14_6_sp4_v_t_40
T_14_10_sp4_v_t_40
T_15_14_sp4_h_l_11
T_18_14_sp4_v_t_46
T_19_18_sp4_h_l_5
T_22_18_sp4_v_t_40
T_21_20_lc_trk_g0_5
T_21_20_wire_logic_cluster/lc_2/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_11_6_sp4_h_l_5
T_7_6_sp4_h_l_5
T_6_6_sp4_v_t_46
T_6_10_sp4_v_t_42
T_6_14_sp4_v_t_38
T_5_15_lc_trk_g2_6
T_5_15_wire_logic_cluster/lc_5/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_14_6_sp4_v_t_40
T_14_10_sp4_v_t_40
T_14_14_sp4_v_t_40
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_6/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_5/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_11_6_sp4_h_l_5
T_10_6_sp4_v_t_40
T_10_8_lc_trk_g3_5
T_10_8_wire_logic_cluster/lc_5/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_11_6_sp4_h_l_5
T_10_6_sp4_v_t_40
T_10_10_sp4_v_t_36
T_9_12_lc_trk_g1_1
T_9_12_wire_logic_cluster/lc_3/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_11_6_sp4_h_l_5
T_10_6_sp4_v_t_40
T_9_8_lc_trk_g0_5
T_9_8_wire_logic_cluster/lc_6/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_14_sp4_v_t_37
T_8_18_sp4_h_l_5
T_7_18_lc_trk_g1_5
T_7_18_wire_logic_cluster/lc_5/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_11_6_sp4_h_l_5
T_10_6_sp4_v_t_40
T_10_8_lc_trk_g3_5
T_10_8_wire_logic_cluster/lc_0/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_14_6_sp4_v_t_40
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_7/in_1

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_8_lc_trk_g2_4
T_11_8_wire_logic_cluster/lc_2/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_9_lc_trk_g2_3
T_11_9_wire_logic_cluster/lc_1/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_9_lc_trk_g2_3
T_11_9_wire_logic_cluster/lc_6/in_1

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_14_6_sp4_v_t_40
T_14_10_sp4_v_t_40
T_14_14_sp4_v_t_40
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_4/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_18_6_sp4_v_t_40
T_18_10_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_7/in_1

T_15_6_wire_logic_cluster/lc_0/out
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_37
T_16_12_sp4_v_t_37
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_4/in_1

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_7_lc_trk_g3_7
T_11_7_wire_logic_cluster/lc_7/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_7_lc_trk_g3_7
T_11_7_wire_logic_cluster/lc_5/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_8_lc_trk_g2_4
T_11_8_wire_logic_cluster/lc_7/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_37
T_16_12_sp4_v_t_37
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_1/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_11_6_sp4_h_l_5
T_10_6_sp4_v_t_40
T_10_8_lc_trk_g3_5
T_10_8_wire_logic_cluster/lc_1/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_5
T_14_6_sp4_v_t_40
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_6/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_15_3_sp4_v_t_40
T_12_7_sp4_h_l_5
T_12_7_lc_trk_g1_0
T_12_7_wire_logic_cluster/lc_7/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_lc_trk_g0_0
T_11_6_wire_logic_cluster/lc_3/in_1

T_15_6_wire_logic_cluster/lc_0/out
T_14_6_sp4_h_l_8
T_13_6_sp4_v_t_39
T_12_9_lc_trk_g2_7
T_12_9_wire_logic_cluster/lc_4/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_14_6_sp4_h_l_8
T_13_6_sp4_v_t_39
T_12_8_lc_trk_g0_2
T_12_8_wire_logic_cluster/lc_3/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_14_6_sp4_h_l_8
T_13_6_sp4_v_t_39
T_12_8_lc_trk_g0_2
T_12_8_wire_logic_cluster/lc_1/in_3

End 

Net : GB_BUFFER_reset_system_g_THRU_CO
T_18_30_wire_logic_cluster/lc_6/out
T_19_31_lc_trk_g1_6
T_19_31_wire_gbuf/in

End 

Net : pid_alt.N_850_0
T_7_29_wire_logic_cluster/lc_7/out
T_7_29_sp4_h_l_3
T_6_29_sp4_v_t_38
T_6_31_lc_trk_g0_3
T_6_31_wire_gbuf/in

End 

Net : N_851_g
T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_29_glb2local_0
T_7_29_lc_trk_g0_4
T_7_29_wire_logic_cluster/lc_7/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_23_glb2local_3
T_3_23_lc_trk_g0_7
T_3_23_wire_logic_cluster/lc_7/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_23_glb2local_3
T_2_23_lc_trk_g0_7
T_2_23_wire_logic_cluster/lc_1/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_23_glb2local_3
T_2_23_lc_trk_g0_7
T_2_23_wire_logic_cluster/lc_5/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_23_glb2local_3
T_2_23_lc_trk_g0_7
T_2_23_wire_logic_cluster/lc_7/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_glb2local_3
T_5_20_lc_trk_g0_7
T_5_20_wire_logic_cluster/lc_5/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_10_glb2local_3
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_5/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_10_glb2local_3
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_7/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_5_glb2local_0
T_3_5_lc_trk_g0_4
T_3_5_wire_logic_cluster/lc_0/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_6_glb2local_3
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_1/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_glb2local_3
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_glb2local_3
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_23_glb2local_1
T_10_23_lc_trk_g0_5
T_10_23_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_21_glb2local_1
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_21_glb2local_1
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_22_glb2local_0
T_8_22_lc_trk_g0_4
T_8_22_wire_logic_cluster/lc_3/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_23_glb2local_3
T_4_23_lc_trk_g0_7
T_4_23_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_23_glb2local_3
T_3_23_lc_trk_g0_7
T_3_23_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_23_glb2local_3
T_2_23_lc_trk_g0_7
T_2_23_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_glb2local_3
T_5_20_lc_trk_g0_7
T_5_20_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_glb2local_3
T_5_20_lc_trk_g0_7
T_5_20_wire_logic_cluster/lc_2/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_10_glb2local_3
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_10_glb2local_3
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_10_glb2local_3
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_9_glb2local_0
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_3/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_7/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_3/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_5_glb2local_0
T_3_5_lc_trk_g0_4
T_3_5_wire_logic_cluster/lc_1/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_6_glb2local_3
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_2/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_5_glb2local_0
T_3_5_lc_trk_g0_4
T_3_5_wire_logic_cluster/lc_7/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_6_glb2local_3
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

End 

Net : reset_system_g
T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_30_glb2local_3
T_18_30_lc_trk_g0_7
T_18_30_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_18_glb2local_3
T_7_18_lc_trk_g0_7
T_7_18_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_glb2local_3
T_7_13_lc_trk_g0_7
T_7_13_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_glb2local_1
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_glb2local_2
T_8_15_lc_trk_g0_6
T_8_15_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_glb2local_3
T_8_6_lc_trk_g0_7
T_8_6_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_1_glb2local_0
T_12_1_lc_trk_g0_4
T_12_1_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_glb2local_1
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_10_glb2local_0
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_16_glb2local_3
T_8_16_lc_trk_g0_7
T_8_16_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_16_glb2local_3
T_8_16_lc_trk_g0_7
T_8_16_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_14_glb2local_2
T_8_14_lc_trk_g0_6
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_9_glb2local_3
T_10_9_lc_trk_g0_7
T_10_9_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_13_glb2local_2
T_8_13_lc_trk_g0_6
T_8_13_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_glb2local_0
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_12_glb2local_3
T_17_12_lc_trk_g0_7
T_17_12_wire_logic_cluster/lc_4/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_glb2local_1
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_17_glb2local_0
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_glb2local_0
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_glb2local_1
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_glb2local_1
T_11_23_lc_trk_g0_5
T_11_23_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_20_glb2local_3
T_10_20_lc_trk_g0_7
T_10_20_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_23_glb2local_0
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_glb2local_1
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_glb2local_0
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_glb2local_3
T_7_21_lc_trk_g0_7
T_7_21_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_glb2local_0
T_13_7_lc_trk_g0_4
T_13_7_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_5_glb2local_1
T_10_5_lc_trk_g0_5
T_10_5_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_7_glb2local_0
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_7_glb2local_2
T_12_7_lc_trk_g0_6
T_12_7_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_8_glb2local_1
T_10_8_lc_trk_g0_5
T_10_8_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_glb2local_0
T_13_7_lc_trk_g0_4
T_13_7_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_11_glb2local_0
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_1/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_9_glb2local_2
T_17_9_lc_trk_g0_6
T_17_9_wire_logic_cluster/lc_5/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_14_glb2local_1
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_2/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_14_glb2local_1
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_0/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_14_glb2local_1
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_6/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_14_glb2local_1
T_16_14_lc_trk_g0_5
T_16_14_input_2_3
T_16_14_wire_logic_cluster/lc_3/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_glb2local_1
T_17_15_lc_trk_g0_5
T_17_15_input_2_5
T_17_15_wire_logic_cluster/lc_5/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_glb2local_1
T_17_15_lc_trk_g0_5
T_17_15_input_2_3
T_17_15_wire_logic_cluster/lc_3/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_8_glb2local_1
T_10_8_lc_trk_g0_5
T_10_8_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_glb2local_3
T_9_6_lc_trk_g0_7
T_9_6_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_5/s_r

End 

Net : alt_command_3
T_3_18_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g1_4
T_3_19_input_2_7
T_3_19_wire_logic_cluster/lc_7/in_2

T_3_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g0_4
T_3_18_input_2_4
T_3_18_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0Z0Z_1
T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_5/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_2/in_0

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_7/in_1

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_45
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIFQN02Z0Z_2
T_17_12_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_41
T_14_8_sp4_h_l_10
T_16_8_lc_trk_g2_7
T_16_8_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIGLOQZ0Z1_cascade_
T_17_12_wire_logic_cluster/lc_1/ltout
T_17_12_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulses_RNIN1F13Z0Z_2
T_17_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g3_3
T_16_8_input_2_2
T_16_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.O_1_7
T_0_5_wire_mult/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_11_14
T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_16_11_lc_trk_g1_4
T_16_11_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_13
T_16_9_wire_logic_cluster/lc_5/cout
T_16_9_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_1
T_17_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_2
T_22_23_sp4_h_l_10
T_25_23_sp4_v_t_38
T_25_25_lc_trk_g3_3
T_25_25_wire_mult/mult/A_1

End 

Net : front_command_1
T_16_23_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g0_1
T_17_23_input_2_5
T_17_23_wire_logic_cluster/lc_5/in_2

End 

Net : side_command_2
T_5_22_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g2_2
T_4_21_input_2_6
T_4_21_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_cry_0
T_17_23_wire_logic_cluster/lc_0/cout
T_17_23_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.counterZ0Z_7
T_18_19_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_43
T_18_13_sp4_v_t_44
T_18_14_lc_trk_g3_4
T_18_14_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g3_7
T_17_19_input_2_4
T_17_19_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.counter24_0_I_21_c_RNOZ0
T_18_14_wire_logic_cluster/lc_0/out
T_18_10_sp12_v_t_23
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_10_cascade_
T_15_16_wire_logic_cluster/lc_1/ltout
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.counter24_0_N_2
T_18_18_wire_logic_cluster/lc_1/cout
T_18_18_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNIGCOZ0Z83
T_17_17_wire_logic_cluster/lc_1/out
T_13_17_sp12_h_l_1
T_12_17_sp12_v_t_22
T_12_29_sp12_v_t_22
T_12_31_lc_trk_g0_5
T_12_31_wire_gbuf/in

End 

Net : ppm_encoder_1.counter24_0_N_2_THRU_CO
T_18_18_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_44
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_44
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.N_661_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

End 

Net : pid_side.O_0_7
T_0_15_wire_mult/lc_7/out
T_0_15_sp12_h_l_5
T_10_15_sp12_h_l_1
T_20_15_lc_trk_g0_6
T_20_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.O_0_9
T_0_16_wire_mult/lc_1/out
T_1_15_lc_trk_g2_1
T_1_15_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_12
T_16_9_wire_logic_cluster/lc_4/cout
T_16_9_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_11_13
T_16_9_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_42
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_0/in_1

End 

Net : front_command_2
T_16_23_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g0_2
T_17_23_input_2_6
T_17_23_wire_logic_cluster/lc_6/in_2

End 

Net : side_command_3
T_5_22_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g3_3
T_4_21_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_10
T_3_15_wire_logic_cluster/lc_2/cout
T_3_15_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_d_reg_prev_esr_RNITPKD4Z0Z_10
T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_4_13_sp4_v_t_40
T_4_16_lc_trk_g1_0
T_4_16_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_i_regZ0Z_2
T_3_10_wire_logic_cluster/lc_1/out
T_4_10_sp4_h_l_2
T_3_10_sp4_v_t_45
T_3_14_lc_trk_g0_0
T_3_14_input_2_2
T_3_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_23
T_4_18_wire_logic_cluster/lc_0/cout
T_4_18_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_i_reg_esr_RNI4NMPZ0Z_11
T_3_15_wire_logic_cluster/lc_3/out
T_3_15_sp4_h_l_11
T_6_11_sp4_v_t_40
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_0/in_3

T_3_15_wire_logic_cluster/lc_3/out
T_3_15_sp4_h_l_11
T_6_11_sp4_v_t_40
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_2/in_3

T_3_15_wire_logic_cluster/lc_3/out
T_3_15_sp4_h_l_11
T_6_11_sp4_v_t_40
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_4
T_17_10_wire_logic_cluster/lc_4/out
T_10_10_sp12_h_l_0
T_17_10_sp4_h_l_9
T_16_10_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_4/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_10_10_sp12_h_l_0
T_17_10_sp4_h_l_9
T_16_10_sp4_v_t_44
T_16_14_sp4_v_t_37
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.init_pulses_RNILVE13Z0Z_0
T_16_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_38
T_16_8_lc_trk_g2_6
T_16_8_input_2_0
T_16_8_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_regZ0Z_4
T_1_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_6
T_1_10_sp4_v_t_43
T_2_14_sp4_h_l_0
T_3_14_lc_trk_g2_0
T_3_14_input_2_4
T_3_14_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0Z0Z_1_cascade_
T_16_10_wire_logic_cluster/lc_6/ltout
T_16_10_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.O_0_8
T_0_16_wire_mult/mult/O_8
T_1_15_lc_trk_g2_0
T_1_15_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_9_cascade_
T_15_15_wire_logic_cluster/lc_0/ltout
T_15_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_5
T_3_14_wire_logic_cluster/lc_5/cout
T_3_14_wire_logic_cluster/lc_6/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_5_c_RNI0DLQ
T_3_14_wire_logic_cluster/lc_6/out
T_3_14_sp4_h_l_1
T_2_14_sp4_v_t_42
T_2_18_lc_trk_g0_7
T_2_18_wire_logic_cluster/lc_0/in_3

T_3_14_wire_logic_cluster/lc_6/out
T_3_14_sp4_h_l_1
T_2_14_sp4_v_t_42
T_2_18_lc_trk_g0_7
T_2_18_wire_logic_cluster/lc_2/in_3

T_3_14_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g0_6
T_3_13_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_4
T_15_11_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_40
T_16_10_sp4_h_l_10
T_17_10_lc_trk_g3_2
T_17_10_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIA5V86Z0Z_5
T_2_18_wire_logic_cluster/lc_0/out
T_2_15_sp4_v_t_40
T_3_15_sp4_h_l_5
T_4_15_lc_trk_g3_5
T_4_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI1FP62Z0Z_10
T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_6
T_4_16_lc_trk_g2_3
T_4_16_input_2_5
T_4_16_wire_logic_cluster/lc_5/in_2

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_7/in_0

End 

Net : front_command_3
T_16_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g0_3
T_17_23_input_2_7
T_17_23_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_6
T_15_11_wire_logic_cluster/lc_6/cout
T_15_11_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_10_7
T_15_11_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g2_7
T_14_10_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.counterZ0Z_6
T_18_19_wire_logic_cluster/lc_6/out
T_18_13_sp12_v_t_23
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_4/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_20
T_3_16_wire_logic_cluster/lc_4/cout
T_3_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_20_c_RNISVKK
T_3_16_wire_logic_cluster/lc_5/out
T_3_14_sp4_v_t_39
T_0_14_sp4_h_l_2
T_2_14_lc_trk_g3_7
T_2_14_wire_logic_cluster/lc_5/in_3

T_3_16_wire_logic_cluster/lc_5/out
T_3_14_sp4_v_t_39
T_0_14_sp4_h_l_2
T_2_14_lc_trk_g3_7
T_2_14_wire_logic_cluster/lc_7/in_3

T_3_16_wire_logic_cluster/lc_5/out
T_3_14_sp4_v_t_39
T_0_14_sp4_h_l_2
T_2_14_lc_trk_g3_7
T_2_14_wire_logic_cluster/lc_6/in_0

T_3_16_wire_logic_cluster/lc_5/out
T_3_14_sp4_v_t_39
T_4_18_sp4_h_l_2
T_5_18_lc_trk_g2_2
T_5_18_wire_logic_cluster/lc_7/in_3

T_3_16_wire_logic_cluster/lc_5/out
T_3_14_sp4_v_t_39
T_0_14_sp4_h_l_2
T_2_14_lc_trk_g3_7
T_2_14_wire_logic_cluster/lc_4/in_0

T_3_16_wire_logic_cluster/lc_5/out
T_3_14_sp4_v_t_39
T_4_18_sp4_h_l_2
T_4_18_lc_trk_g1_7
T_4_18_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIS0U12_0Z0Z_20
T_2_14_wire_logic_cluster/lc_5/out
T_2_13_sp4_v_t_42
T_3_17_sp4_h_l_7
T_4_17_lc_trk_g3_7
T_4_17_wire_logic_cluster/lc_7/in_1

End 

Net : alt_command_4
T_2_21_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g2_0
T_3_20_input_2_0
T_3_20_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_4_18_0_
T_4_18_wire_logic_cluster/carry_in_mux/cout
T_4_18_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_i_regZ0Z_3
T_1_10_wire_logic_cluster/lc_2/out
T_1_10_sp4_h_l_9
T_4_10_sp4_v_t_39
T_3_14_lc_trk_g1_2
T_3_14_input_2_3
T_3_14_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIS0U12Z0Z_20
T_2_14_wire_logic_cluster/lc_7/out
T_2_13_sp4_v_t_46
T_3_17_sp4_h_l_11
T_4_17_lc_trk_g2_3
T_4_17_input_2_7
T_4_17_wire_logic_cluster/lc_7/in_2

T_2_14_wire_logic_cluster/lc_7/out
T_1_14_sp4_h_l_6
T_4_14_sp4_v_t_43
T_4_18_lc_trk_g1_6
T_4_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.O_2_6
T_0_10_wire_mult/lc_6/out
T_0_10_sp12_h_l_3
T_3_10_lc_trk_g1_3
T_3_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_i_regZ0Z_1
T_2_12_wire_logic_cluster/lc_7/out
T_3_10_sp4_v_t_42
T_3_14_lc_trk_g0_7
T_3_14_input_2_1
T_3_14_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.O_2_5
T_0_10_wire_mult/mult/O_5
T_0_8_sp4_v_t_39
T_1_12_sp4_h_l_2
T_2_12_lc_trk_g2_2
T_2_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_regZ0Z_3
T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_1_14_sp12_v_t_23
T_1_20_lc_trk_g3_4
T_1_20_wire_logic_cluster/lc_2/in_3

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_1_14_sp12_v_t_23
T_1_20_lc_trk_g3_4
T_1_20_wire_logic_cluster/lc_4/in_3

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_1_14_lc_trk_g2_0
T_1_14_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_1_14_sp12_v_t_23
T_1_20_lc_trk_g3_4
T_1_20_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNILDG87Z0Z_2
T_1_19_wire_logic_cluster/lc_1/out
T_1_15_sp4_v_t_39
T_2_15_sp4_h_l_2
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI3M511_0Z0Z_3
T_1_20_wire_logic_cluster/lc_2/out
T_1_16_sp4_v_t_41
T_1_19_lc_trk_g1_1
T_1_19_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_0
T_18_11_wire_logic_cluster/lc_3/out
T_18_11_sp4_h_l_11
T_17_11_sp4_v_t_46
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_1/in_0

T_18_11_wire_logic_cluster/lc_3/out
T_18_11_sp4_h_l_11
T_18_11_lc_trk_g1_6
T_18_11_wire_logic_cluster/lc_4/in_1

T_18_11_wire_logic_cluster/lc_3/out
T_18_11_sp4_h_l_11
T_18_11_lc_trk_g1_6
T_18_11_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_3
T_15_11_wire_logic_cluster/lc_3/cout
T_15_11_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_3_cry_8
T_16_9_wire_logic_cluster/lc_0/cout
T_16_9_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_9
T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_7
T_18_10_lc_trk_g2_7
T_18_10_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_6
T_15_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g3_6
T_14_11_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_5
T_15_11_wire_logic_cluster/lc_5/cout
T_15_11_wire_logic_cluster/lc_6/in_3

Net : pid_alt.O_2_7
T_0_10_wire_mult/mult/O_7
T_1_10_lc_trk_g0_7
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : alt_command_5
T_2_21_wire_logic_cluster/lc_1/out
T_3_20_lc_trk_g2_1
T_3_20_input_2_1
T_3_20_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_acummZ0Z_0
T_4_14_wire_logic_cluster/lc_6/out
T_3_14_lc_trk_g3_6
T_3_14_wire_logic_cluster/lc_0/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_3_14_sp4_h_l_4
T_6_14_sp4_v_t_41
T_6_18_sp4_v_t_42
T_5_21_lc_trk_g3_2
T_5_21_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIR5F13Z0Z_6
T_17_9_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g2_4
T_16_8_input_2_6
T_16_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL81T2Z0Z_5
T_2_18_wire_logic_cluster/lc_2/out
T_2_18_sp4_h_l_9
T_5_14_sp4_v_t_38
T_4_16_lc_trk_g1_3
T_4_16_input_2_0
T_4_16_wire_logic_cluster/lc_0/in_2

T_2_18_wire_logic_cluster/lc_2/out
T_2_18_sp4_h_l_9
T_5_14_sp4_v_t_38
T_5_16_lc_trk_g3_3
T_5_16_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.counter24_0_I_15_c_RNOZ0
T_18_18_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_5
T_18_12_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_36
T_18_15_sp4_v_t_36
T_18_18_lc_trk_g1_4
T_18_18_input_2_3
T_18_18_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.g0_4_0
T_1_20_wire_logic_cluster/lc_4/out
T_1_16_sp4_v_t_45
T_1_18_lc_trk_g3_0
T_1_18_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_p_reg_esr_RNILE0V5Z0Z_3
T_1_18_wire_logic_cluster/lc_1/out
T_1_15_sp4_v_t_42
T_2_15_sp4_h_l_7
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_5/in_1

T_1_18_wire_logic_cluster/lc_1/out
T_1_15_sp4_v_t_42
T_2_15_sp4_h_l_7
T_2_15_lc_trk_g0_2
T_2_15_input_2_0
T_2_15_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_11
T_3_15_wire_logic_cluster/lc_3/cout
T_3_15_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_i_acumm_esr_RNIG2KMZ0Z_12
T_3_15_wire_logic_cluster/lc_4/out
T_4_11_sp4_v_t_44
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_5/in_3

T_3_15_wire_logic_cluster/lc_4/out
T_4_11_sp4_v_t_44
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_7/in_3

T_3_15_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_40
T_4_14_sp4_h_l_10
T_5_14_lc_trk_g2_2
T_5_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJ0N32Z0Z_11
T_4_12_wire_logic_cluster/lc_5/out
T_5_12_sp4_h_l_10
T_4_12_sp4_v_t_47
T_4_16_lc_trk_g0_2
T_4_16_input_2_6
T_4_16_wire_logic_cluster/lc_6/in_2

T_4_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g1_5
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_2
T_15_10_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g0_7
T_15_11_wire_logic_cluster/lc_2/in_1

T_15_10_wire_logic_cluster/lc_7/out
T_5_10_sp12_h_l_1
T_16_10_sp12_v_t_22
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_i_regZ0Z_0
T_2_13_wire_logic_cluster/lc_6/out
T_3_14_lc_trk_g2_6
T_3_14_input_2_0
T_3_14_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_sp4_h_l_1
T_5_13_sp4_v_t_43
T_5_17_sp4_v_t_39
T_5_21_lc_trk_g1_2
T_5_21_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.O_3_7
T_0_23_wire_mult/mult/O_7
T_1_22_lc_trk_g2_7
T_1_22_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_acumm_esr_RNIJ6LMZ0Z_13
T_3_15_wire_logic_cluster/lc_5/out
T_4_11_sp4_v_t_46
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_2/in_3

T_3_15_wire_logic_cluster/lc_5/out
T_4_11_sp4_v_t_46
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_0/in_3

T_3_15_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_12
T_3_15_wire_logic_cluster/lc_4/cout
T_3_15_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_d_reg_prev_esr_RNISAO32Z0Z_12
T_4_12_wire_logic_cluster/lc_2/out
T_4_10_sp12_v_t_23
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_7/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_9
T_16_9_wire_logic_cluster/lc_1/cout
T_16_9_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_11_10
T_16_9_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_36
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_1
T_16_12_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_47
T_17_8_sp4_h_l_10
T_16_8_lc_trk_g0_2
T_16_8_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_19
T_3_16_wire_logic_cluster/lc_3/cout
T_3_16_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIS5212Z0Z_19
T_5_18_wire_logic_cluster/lc_6/out
T_5_16_sp4_v_t_41
T_4_17_lc_trk_g3_1
T_4_17_input_2_6
T_4_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_19_c_RNI4FRJ
T_3_16_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_37
T_4_18_sp4_h_l_6
T_5_18_lc_trk_g3_6
T_5_18_wire_logic_cluster/lc_6/in_3

T_3_16_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_37
T_4_18_sp4_h_l_6
T_5_18_lc_trk_g3_6
T_5_18_wire_logic_cluster/lc_2/in_3

T_3_16_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_37
T_4_18_sp4_h_l_6
T_7_14_sp4_v_t_43
T_7_16_lc_trk_g2_6
T_7_16_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_2_4
T_0_10_wire_mult/lc_4/out
T_0_9_sp4_v_t_40
T_1_13_sp4_h_l_5
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_4
T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIFBF74Z0Z_12
T_4_12_wire_logic_cluster/lc_0/out
T_4_8_sp12_v_t_23
T_4_16_lc_trk_g3_0
T_4_16_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNIHO7DZ0Z_0_cascade_
T_16_15_wire_logic_cluster/lc_5/ltout
T_16_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIKFGA4Z0Z_11
T_4_12_wire_logic_cluster/lc_7/out
T_4_7_sp12_v_t_22
T_4_16_lc_trk_g2_6
T_4_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_regZ0Z_5
T_1_10_wire_logic_cluster/lc_6/out
T_1_10_sp4_h_l_1
T_4_10_sp4_v_t_36
T_3_14_lc_trk_g1_1
T_3_14_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_11
T_16_9_wire_logic_cluster/lc_3/cout
T_16_9_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_11_12
T_16_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g3_4
T_15_9_input_2_5
T_15_9_wire_logic_cluster/lc_5/in_2

End 

Net : alt_command_6
T_2_21_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g2_2
T_3_20_input_2_2
T_3_20_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulses_3_sqmuxa_0_cascade_
T_16_16_wire_logic_cluster/lc_4/ltout
T_16_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_acummZ0Z_7
T_3_22_wire_logic_cluster/lc_2/out
T_3_18_sp4_v_t_41
T_3_14_sp4_v_t_42
T_4_14_sp4_h_l_7
T_3_14_lc_trk_g1_7
T_3_14_wire_logic_cluster/lc_7/in_1

T_3_22_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g3_2
T_3_22_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_3_4
T_0_23_wire_mult/lc_4/out
T_1_19_sp4_v_t_44
T_0_19_sp4_h_l_33
T_1_15_sp4_v_t_38
T_1_17_lc_trk_g3_3
T_1_17_wire_logic_cluster/lc_5/in_3

End 

Net : side_command_4
T_5_22_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g2_4
T_4_22_input_2_0
T_4_22_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_acummZ0Z_1
T_4_14_wire_logic_cluster/lc_2/out
T_3_14_lc_trk_g2_2
T_3_14_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_5
T_18_10_wire_logic_cluster/lc_4/out
T_17_10_sp4_h_l_0
T_16_10_sp4_v_t_43
T_15_11_lc_trk_g3_3
T_15_11_wire_logic_cluster/lc_5/in_1

T_18_10_wire_logic_cluster/lc_4/out
T_17_10_sp4_h_l_0
T_16_10_sp4_v_t_43
T_16_14_sp4_v_t_44
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_1/in_1

End 

Net : drone_H_disp_side_14
T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_7_22_sp4_h_l_4
T_3_22_sp4_h_l_0
T_4_22_lc_trk_g2_0
T_4_22_input_2_6
T_4_22_wire_logic_cluster/lc_6/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_7_22_sp4_h_l_4
T_3_22_sp4_h_l_0
T_4_22_lc_trk_g2_0
T_4_22_wire_logic_cluster/lc_7/in_1

End 

Net : front_command_6
T_16_23_wire_logic_cluster/lc_6/out
T_17_22_sp4_v_t_45
T_17_24_lc_trk_g3_0
T_17_24_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_8_cascade_
T_16_13_wire_logic_cluster/lc_0/ltout
T_16_13_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_3
T_17_10_wire_logic_cluster/lc_2/out
T_17_7_sp4_v_t_44
T_14_11_sp4_h_l_2
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_3/in_1

T_17_10_wire_logic_cluster/lc_2/out
T_17_8_sp12_v_t_23
T_17_15_lc_trk_g2_3
T_17_15_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.pulses2countZ0Z_6
T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_0/in_0

End 

Net : front_command_4
T_16_23_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_1
T_15_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_45
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g0_6
T_15_13_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_3_6
T_0_23_wire_mult/lc_6/out
T_1_20_sp4_v_t_37
T_1_21_lc_trk_g2_5
T_1_21_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_7
T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g0_2
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIS0U12_1Z0Z_20
T_2_14_wire_logic_cluster/lc_6/out
T_2_14_sp4_h_l_1
T_5_14_sp4_v_t_36
T_4_18_lc_trk_g1_1
T_4_18_input_2_0
T_4_18_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_13_cascade_
T_17_13_wire_logic_cluster/lc_0/ltout
T_17_13_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_16_9_0_
T_16_9_wire_logic_cluster/carry_in_mux/cout
T_16_9_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_11_8
T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_13_10_sp4_h_l_10
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.O_0_5
T_0_15_wire_mult/lc_5/out
T_0_15_sp12_h_l_1
T_12_15_sp12_h_l_1
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_regZ0Z_2
T_1_11_wire_logic_cluster/lc_2/out
T_1_9_sp12_v_t_23
T_1_19_lc_trk_g3_4
T_1_19_wire_logic_cluster/lc_4/in_3

T_1_11_wire_logic_cluster/lc_2/out
T_1_9_sp12_v_t_23
T_1_18_lc_trk_g3_7
T_1_18_wire_logic_cluster/lc_5/in_3

T_1_11_wire_logic_cluster/lc_2/out
T_1_9_sp12_v_t_23
T_1_19_lc_trk_g3_4
T_1_19_wire_logic_cluster/lc_6/in_3

T_1_11_wire_logic_cluster/lc_2/out
T_1_9_sp12_v_t_23
T_1_18_lc_trk_g3_7
T_1_18_wire_logic_cluster/lc_6/in_0

T_1_11_wire_logic_cluster/lc_2/out
T_1_9_sp12_v_t_23
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_0/in_3

T_1_11_wire_logic_cluster/lc_2/out
T_1_9_sp12_v_t_23
T_1_19_lc_trk_g3_4
T_1_19_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5LS3Z0Z_1_cascade_
T_1_19_wire_logic_cluster/lc_0/ltout
T_1_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0J511_2Z0Z_2
T_1_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g1_4
T_1_19_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_10
T_16_9_wire_logic_cluster/lc_2/cout
T_16_9_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_11_11
T_16_9_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g3_3
T_15_9_input_2_0
T_15_9_wire_logic_cluster/lc_0/in_2

End 

Net : alt_command_7
T_2_21_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g2_3
T_3_20_input_2_3
T_3_20_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_i_regZ0Z_6
T_1_10_wire_logic_cluster/lc_5/out
T_0_10_sp4_h_l_2
T_3_10_sp4_v_t_39
T_3_14_lc_trk_g0_2
T_3_14_input_2_6
T_3_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_21
T_4_17_wire_logic_cluster/lc_6/cout
T_4_17_wire_logic_cluster/lc_7/in_3

Net : side_command_5
T_5_22_wire_logic_cluster/lc_5/out
T_4_22_lc_trk_g2_5
T_4_22_input_2_1
T_4_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_acummZ0Z_2
T_4_14_wire_logic_cluster/lc_3/out
T_3_14_lc_trk_g2_3
T_3_14_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_11_cascade_
T_14_12_wire_logic_cluster/lc_0/ltout
T_14_12_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_6
T_14_10_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_46
T_15_11_lc_trk_g1_6
T_15_11_wire_logic_cluster/lc_6/in_1

T_14_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_7
T_17_10_sp4_v_t_42
T_17_14_sp4_v_t_38
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_0
T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.counter24_0_I_1_c_RNOZ0
T_17_18_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_13
T_3_15_wire_logic_cluster/lc_5/cout
T_3_15_wire_logic_cluster/lc_6/in_3

Net : pid_alt.N_1507_1
T_1_19_wire_logic_cluster/lc_3/out
T_1_19_lc_trk_g1_3
T_1_19_input_2_0
T_1_19_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_regZ0Z_1
T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp12_v_t_22
T_1_19_lc_trk_g3_5
T_1_19_wire_logic_cluster/lc_3/in_3

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp12_v_t_22
T_1_19_lc_trk_g3_5
T_1_19_wire_logic_cluster/lc_5/in_3

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp12_v_t_22
T_1_18_lc_trk_g2_6
T_1_18_wire_logic_cluster/lc_4/in_0

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp12_v_t_22
T_1_18_lc_trk_g2_6
T_1_18_wire_logic_cluster/lc_3/in_3

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp12_v_t_22
T_1_17_lc_trk_g3_1
T_1_17_wire_logic_cluster/lc_7/in_3

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp12_v_t_22
T_1_17_lc_trk_g3_1
T_1_17_wire_logic_cluster/lc_3/in_3

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp12_v_t_22
T_1_18_lc_trk_g2_6
T_1_18_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_p_regZ0Z_1
T_1_22_wire_logic_cluster/lc_1/out
T_1_11_sp12_v_t_22
T_1_19_lc_trk_g2_1
T_1_19_wire_logic_cluster/lc_3/in_0

T_1_22_wire_logic_cluster/lc_1/out
T_1_11_sp12_v_t_22
T_1_19_lc_trk_g2_1
T_1_19_wire_logic_cluster/lc_5/in_0

T_1_22_wire_logic_cluster/lc_1/out
T_1_11_sp12_v_t_22
T_1_18_lc_trk_g3_2
T_1_18_wire_logic_cluster/lc_4/in_3

T_1_22_wire_logic_cluster/lc_1/out
T_1_11_sp12_v_t_22
T_1_18_lc_trk_g3_2
T_1_18_wire_logic_cluster/lc_3/in_0

T_1_22_wire_logic_cluster/lc_1/out
T_1_11_sp12_v_t_22
T_1_17_lc_trk_g3_5
T_1_17_wire_logic_cluster/lc_7/in_1

T_1_22_wire_logic_cluster/lc_1/out
T_1_11_sp12_v_t_22
T_1_17_lc_trk_g3_5
T_1_17_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_3
T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_38
T_16_10_sp4_h_l_8
T_17_10_lc_trk_g3_0
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_2
T_15_11_wire_logic_cluster/lc_2/cout
T_15_11_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_3_axb_7
T_14_10_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_37
T_15_8_sp4_h_l_0
T_16_8_lc_trk_g2_0
T_16_8_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_i_reg_esr_RNI15KJZ0Z_14
T_3_15_wire_logic_cluster/lc_6/out
T_4_12_sp4_v_t_37
T_4_13_lc_trk_g3_5
T_4_13_wire_logic_cluster/lc_7/in_3

T_3_15_wire_logic_cluster/lc_6/out
T_4_12_sp4_v_t_37
T_4_13_lc_trk_g3_5
T_4_13_wire_logic_cluster/lc_5/in_3

T_3_15_wire_logic_cluster/lc_6/out
T_3_14_sp4_v_t_44
T_4_14_sp4_h_l_9
T_5_14_lc_trk_g2_1
T_5_14_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGFN02Z0Z_13
T_4_13_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_47
T_5_16_sp4_v_t_43
T_4_17_lc_trk_g3_3
T_4_17_input_2_0
T_4_17_wire_logic_cluster/lc_0/in_2

T_4_13_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_47
T_2_16_sp4_h_l_10
T_3_16_lc_trk_g3_2
T_3_16_input_2_7
T_3_16_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_14
T_3_15_wire_logic_cluster/lc_6/cout
T_3_15_wire_logic_cluster/lc_7/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIOOO02Z0Z_14
T_4_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_4
T_4_13_sp4_v_t_41
T_4_17_lc_trk_g1_4
T_4_17_input_2_1
T_4_17_wire_logic_cluster/lc_1/in_2

T_4_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_4
T_4_13_sp4_v_t_41
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_i_reg_esr_RNI38LJZ0Z_15
T_3_15_wire_logic_cluster/lc_7/out
T_4_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_2/in_3

T_3_15_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g1_7
T_3_16_wire_logic_cluster/lc_7/in_3

T_3_15_wire_logic_cluster/lc_7/out
T_3_14_sp4_v_t_46
T_4_14_sp4_h_l_11
T_5_14_lc_trk_g3_3
T_5_14_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.counter24_0_I_27_c_RNOZ0
T_18_18_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g1_6
T_18_17_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_8
T_18_14_wire_logic_cluster/lc_5/out
T_18_7_sp12_v_t_22
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.pulses2countZ0Z_9
T_15_15_wire_logic_cluster/lc_5/out
T_15_14_sp4_v_t_42
T_16_18_sp4_h_l_1
T_18_18_lc_trk_g2_4
T_18_18_input_2_6
T_18_18_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_1
T_17_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g1_7
T_17_18_input_2_6
T_17_18_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.counterZ0Z_1
T_18_19_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_4
T_18_16_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_3/in_3

T_18_16_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_i_acumm_esr_RNI67I91Z0Z_5
T_3_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_7/in_0

T_3_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_6/in_3

T_3_14_wire_logic_cluster/lc_5/out
T_3_13_lc_trk_g0_5
T_3_13_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_4
T_3_14_wire_logic_cluster/lc_4/cout
T_3_14_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_d_reg_prev_esr_RNILSTB3Z0Z_4
T_2_15_wire_logic_cluster/lc_7/out
T_0_15_sp4_h_l_11
T_4_15_sp4_h_l_11
T_4_15_lc_trk_g1_6
T_4_15_input_2_7
T_4_15_wire_logic_cluster/lc_7/in_2

T_2_15_wire_logic_cluster/lc_7/out
T_2_14_sp4_v_t_46
T_3_18_sp4_h_l_5
T_2_18_lc_trk_g1_5
T_2_18_input_2_0
T_2_18_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.O_0_4
T_0_15_wire_mult/mult/O_4
T_1_15_sp12_h_l_0
T_13_15_sp12_h_l_0
T_20_15_lc_trk_g0_0
T_20_15_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_1
T_17_16_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_39
T_18_11_sp4_v_t_40
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_40
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_39
T_18_11_sp4_v_t_40
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_40
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_7/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_6/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_15_9_lc_trk_g3_1
T_15_9_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_39
T_18_11_sp4_v_t_40
T_18_7_sp4_v_t_45
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_16_12_lc_trk_g1_4
T_16_12_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_39
T_18_11_sp4_v_t_40
T_15_11_sp4_h_l_5
T_14_11_lc_trk_g1_5
T_14_11_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_15_9_lc_trk_g3_1
T_15_9_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_15_10_lc_trk_g1_4
T_15_10_input_2_5
T_15_10_wire_logic_cluster/lc_5/in_2

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_16_11_lc_trk_g0_1
T_16_11_input_2_7
T_16_11_wire_logic_cluster/lc_7/in_2

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_16_12_lc_trk_g1_4
T_16_12_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_8_sp4_v_t_41
T_16_12_lc_trk_g1_4
T_16_12_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.pid_preregZ0Z_9
T_9_15_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_39
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_39
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_39
T_11_14_sp4_h_l_7
T_14_14_sp4_v_t_37
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_5/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un1_reset_i_a5_1_5
T_10_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_5
T_14_17_sp4_h_l_1
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNICQF44Z0Z_13
T_4_13_wire_logic_cluster/lc_5/out
T_5_12_sp4_v_t_43
T_4_16_lc_trk_g1_6
T_4_16_input_2_7
T_4_16_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.N_311_cascade_
T_14_18_wire_logic_cluster/lc_4/ltout
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_reset_i_a5_1_8
T_14_17_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.pid_prereg_esr_RNIAA5MIZ0Z_21
T_15_17_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_1
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_1
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_1
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_1
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_44
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_44
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_44
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_44
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_5/s_r

End 

Net : pid_side.un1_reset_i_1
T_14_18_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.state_0_1
T_14_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_1
T_13_16_sp4_v_t_36
T_14_16_sp4_h_l_6
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_1
T_13_16_sp4_v_t_36
T_14_16_sp4_h_l_6
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_1
T_13_16_sp4_v_t_36
T_14_16_sp4_h_l_6
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_1
T_13_16_sp4_v_t_36
T_14_16_sp4_h_l_6
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_2/cen

End 

Net : ppm_encoder_1.un1_init_pulses_0
T_16_12_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_0/in_1

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_17_14_sp4_v_t_39
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_2/in_3

T_16_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_46
T_16_14_lc_trk_g2_3
T_16_14_input_2_7
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI5G6Q5Z0Z_7
T_5_16_wire_logic_cluster/lc_0/out
T_4_16_lc_trk_g2_0
T_4_16_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_7_c_RNI6LNQ
T_3_15_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_41
T_5_16_sp4_h_l_10
T_5_16_lc_trk_g0_7
T_5_16_wire_logic_cluster/lc_0/in_3

T_3_15_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_41
T_5_16_sp4_h_l_10
T_5_16_lc_trk_g0_7
T_5_16_wire_logic_cluster/lc_2/in_3

T_3_15_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_3_15_0_
T_3_15_wire_logic_cluster/carry_in_mux/cout
T_3_15_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIK3024Z0Z_19
T_5_18_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g2_2
T_4_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIO6034Z0Z_20
T_5_18_wire_logic_cluster/lc_7/out
T_4_17_lc_trk_g2_7
T_4_17_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_regZ0Z_5
T_2_8_wire_logic_cluster/lc_7/out
T_2_3_sp12_v_t_22
T_2_15_sp12_v_t_22
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_5/in_3

T_2_8_wire_logic_cluster/lc_7/out
T_2_3_sp12_v_t_22
T_2_15_sp12_v_t_22
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_3/in_3

T_2_8_wire_logic_cluster/lc_7/out
T_2_3_sp12_v_t_22
T_2_15_sp12_v_t_22
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9S511_0Z0Z_5
T_2_18_wire_logic_cluster/lc_5/out
T_2_14_sp4_v_t_47
T_2_15_lc_trk_g2_7
T_2_15_input_2_7
T_2_15_wire_logic_cluster/lc_7/in_2

T_2_18_wire_logic_cluster/lc_5/out
T_2_14_sp4_v_t_47
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_6/in_1

End 

Net : front_command_5
T_16_23_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g2_5
T_17_24_input_2_1
T_17_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_4
T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_0/in_1

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI7T3T2Z0Z_7
T_5_16_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g2_2
T_4_16_input_2_2
T_4_16_wire_logic_cluster/lc_2/in_2

T_5_16_wire_logic_cluster/lc_2/out
T_3_16_sp4_h_l_1
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.counter24_0_I_45_c_RNOZ0
T_17_14_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_45
T_18_17_lc_trk_g0_0
T_18_17_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.counterZ0Z_14
T_18_20_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_36
T_18_13_sp4_v_t_36
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : side_command_6
T_5_22_wire_logic_cluster/lc_6/out
T_4_22_lc_trk_g3_6
T_4_22_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_9
T_3_15_wire_logic_cluster/lc_1/cout
T_3_15_wire_logic_cluster/lc_2/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_9_c_RNIQN3F
T_3_15_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g1_2
T_2_16_wire_logic_cluster/lc_2/in_3

T_3_15_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g1_2
T_3_16_wire_logic_cluster/lc_6/in_3

T_3_15_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_45
T_3_13_lc_trk_g3_5
T_3_13_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_17
T_3_16_wire_logic_cluster/lc_1/cout
T_3_16_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_d_reg_prev_esr_RNISAR62Z0Z_9
T_2_16_wire_logic_cluster/lc_2/out
T_0_16_sp12_h_l_7
T_4_16_lc_trk_g0_0
T_4_16_input_2_4
T_4_16_wire_logic_cluster/lc_4/in_2

T_2_16_wire_logic_cluster/lc_2/out
T_2_16_sp4_h_l_9
T_5_12_sp4_v_t_38
T_5_13_lc_trk_g2_6
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGKS02Z0Z_17
T_2_17_wire_logic_cluster/lc_5/out
T_2_17_sp12_h_l_1
T_4_17_lc_trk_g0_6
T_4_17_input_2_4
T_4_17_wire_logic_cluster/lc_4/in_2

T_2_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g1_5
T_2_17_input_2_0
T_2_17_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_reg_esr_RNI9HOJZ0Z_18
T_3_16_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g0_2
T_2_17_wire_logic_cluster/lc_5/in_3

T_3_16_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g0_2
T_2_17_wire_logic_cluster/lc_7/in_3

T_3_16_wire_logic_cluster/lc_2/out
T_0_16_sp12_h_l_4
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.N_5
T_1_18_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g2_5
T_1_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.N_3_1
T_1_19_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g2_5
T_1_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.N_1513_0_cascade_
T_1_18_wire_logic_cluster/lc_0/ltout
T_1_18_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_12_cascade_
T_14_13_wire_logic_cluster/lc_0/ltout
T_14_13_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.counter24_0_I_33_c_RNOZ0
T_18_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_10
T_18_12_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_38
T_18_15_sp4_v_t_43
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.counterZ0Z_15
T_18_20_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_38
T_18_13_sp4_v_t_38
T_17_14_lc_trk_g2_6
T_17_14_input_2_6
T_17_14_wire_logic_cluster/lc_6/in_2

T_18_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_7/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_20
T_4_17_wire_logic_cluster/lc_5/cout
T_4_17_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_i_regZ0Z_7
T_1_10_wire_logic_cluster/lc_0/out
T_0_10_sp4_h_l_8
T_3_10_sp4_v_t_36
T_3_14_lc_trk_g0_1
T_3_14_input_2_7
T_3_14_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_i_acummZ0Z_3
T_4_14_wire_logic_cluster/lc_4/out
T_3_14_lc_trk_g2_4
T_3_14_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_11
T_18_12_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_42
T_18_15_sp4_v_t_42
T_18_18_lc_trk_g0_2
T_18_18_input_2_4
T_18_18_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.counter24_0_I_9_c_RNOZ0
T_17_18_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_2
T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.N_1507_0
T_1_18_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g0_4
T_1_18_input_2_0
T_1_18_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI1FQN6Z0Z_4
T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_4_15_lc_trk_g3_4
T_4_15_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_5
T_13_13_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_41
T_15_16_sp4_h_l_10
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_7/in_0

T_13_13_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_41
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_2/in_0

T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g2_4
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_1
T_16_12_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g2_4
T_15_11_wire_logic_cluster/lc_1/in_1

T_16_12_wire_logic_cluster/lc_4/out
T_16_4_sp12_v_t_23
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.O_5
T_25_23_wire_mult/lc_5/out
T_17_23_sp12_h_l_1
T_21_23_lc_trk_g1_2
T_21_23_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_3
T_17_18_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_input_2_2
T_17_18_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.counterZ0Z_3
T_18_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_0/in_0

T_18_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIFQNZ0Z02
T_17_8_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g0_4
T_16_9_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.N_1505_i_1
T_1_19_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g0_2
T_1_19_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_regZ0Z_0
T_1_17_wire_logic_cluster/lc_4/out
T_1_16_sp4_v_t_40
T_1_19_lc_trk_g1_0
T_1_19_wire_logic_cluster/lc_2/in_3

T_1_17_wire_logic_cluster/lc_4/out
T_1_17_lc_trk_g1_4
T_1_17_wire_logic_cluster/lc_6/in_3

T_1_17_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g1_4
T_1_18_wire_logic_cluster/lc_2/in_3

T_1_17_wire_logic_cluster/lc_4/out
T_1_17_lc_trk_g1_4
T_1_17_wire_logic_cluster/lc_2/in_3

T_1_17_wire_logic_cluster/lc_4/out
T_2_17_sp4_h_l_8
T_5_13_sp4_v_t_45
T_5_14_lc_trk_g2_5
T_5_14_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_p_regZ0Z_2
T_1_21_wire_logic_cluster/lc_0/out
T_1_18_sp4_v_t_40
T_1_19_lc_trk_g2_0
T_1_19_wire_logic_cluster/lc_4/in_0

T_1_21_wire_logic_cluster/lc_0/out
T_1_17_sp4_v_t_37
T_1_18_lc_trk_g3_5
T_1_18_wire_logic_cluster/lc_5/in_1

T_1_21_wire_logic_cluster/lc_0/out
T_1_18_sp4_v_t_40
T_1_19_lc_trk_g2_0
T_1_19_wire_logic_cluster/lc_6/in_0

T_1_21_wire_logic_cluster/lc_0/out
T_1_17_sp4_v_t_37
T_1_18_lc_trk_g3_5
T_1_18_input_2_6
T_1_18_wire_logic_cluster/lc_6/in_2

T_1_21_wire_logic_cluster/lc_0/out
T_1_18_sp4_v_t_40
T_1_14_sp4_v_t_40
T_1_17_lc_trk_g0_0
T_1_17_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.counterZ0Z_0
T_18_19_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g0_0
T_18_18_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_6
T_16_8_wire_logic_cluster/lc_6/cout
T_16_8_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_11_7
T_16_8_wire_logic_cluster/lc_7/out
T_16_6_sp4_v_t_43
T_13_10_sp4_h_l_6
T_14_10_lc_trk_g3_6
T_14_10_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_5
T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_7/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_7_sp4_h_l_7
T_19_7_sp4_v_t_42
T_18_11_lc_trk_g1_7
T_18_11_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_p_regZ0Z_0
T_1_17_wire_logic_cluster/lc_5/out
T_1_16_sp4_v_t_42
T_1_19_lc_trk_g1_2
T_1_19_wire_logic_cluster/lc_2/in_1

T_1_17_wire_logic_cluster/lc_5/out
T_1_17_lc_trk_g2_5
T_1_17_wire_logic_cluster/lc_6/in_1

T_1_17_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g0_5
T_1_18_wire_logic_cluster/lc_2/in_1

T_1_17_wire_logic_cluster/lc_5/out
T_1_17_lc_trk_g2_5
T_1_17_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.N_306_5
T_3_12_wire_logic_cluster/lc_6/out
T_3_10_sp4_v_t_41
T_4_14_sp4_h_l_4
T_7_14_sp4_v_t_41
T_7_15_lc_trk_g2_1
T_7_15_wire_logic_cluster/lc_6/in_1

T_3_12_wire_logic_cluster/lc_6/out
T_3_10_sp4_v_t_41
T_4_14_sp4_h_l_4
T_7_14_sp4_v_t_41
T_7_10_sp4_v_t_37
T_8_14_sp4_h_l_6
T_11_14_sp4_v_t_46
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.pid_preregZ0Z_3
T_4_15_wire_logic_cluster/lc_4/out
T_4_14_sp4_v_t_40
T_4_10_sp4_v_t_40
T_3_12_lc_trk_g0_5
T_3_12_wire_logic_cluster/lc_6/in_1

T_4_15_wire_logic_cluster/lc_4/out
T_5_15_sp12_h_l_0
T_12_15_lc_trk_g0_0
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.un1_reset_i_a5_1_10_9
T_7_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.pid_prereg_esr_RNI1RJPBZ0Z_10_cascade_
T_11_15_wire_logic_cluster/lc_4/ltout
T_11_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.pid_prereg_esr_RNI65QMCZ0Z_24
T_11_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_4/in_3

T_11_15_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_38
T_9_13_sp4_h_l_9
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g3_5
T_10_14_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g3_5
T_10_14_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g3_5
T_10_14_wire_logic_cluster/lc_5/s_r

End 

Net : pid_alt.N_72_i_1
T_12_14_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_44
T_10_14_sp4_h_l_2
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/cen

T_12_14_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_44
T_10_14_sp4_h_l_2
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/cen

T_12_14_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_44
T_10_14_sp4_h_l_2
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/cen

T_12_14_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_44
T_10_14_sp4_h_l_2
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/cen

End 

Net : pid_alt.N_3_0
T_1_18_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g0_3
T_1_18_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_acummZ0Z_6
T_3_12_wire_logic_cluster/lc_2/out
T_3_11_sp4_v_t_36
T_3_14_lc_trk_g1_4
T_3_14_wire_logic_cluster/lc_6/in_1

T_3_12_wire_logic_cluster/lc_2/out
T_3_12_lc_trk_g1_2
T_3_12_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_14_cascade_
T_17_14_wire_logic_cluster/lc_0/ltout
T_17_14_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_0
T_18_16_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_1/in_1

T_18_16_wire_logic_cluster/lc_7/out
T_19_14_sp4_v_t_42
T_19_10_sp4_v_t_47
T_18_11_lc_trk_g3_7
T_18_11_wire_logic_cluster/lc_5/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_19
T_4_17_wire_logic_cluster/lc_4/cout
T_4_17_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_i_acummZ0Z_4
T_4_14_wire_logic_cluster/lc_7/out
T_3_14_lc_trk_g2_7
T_3_14_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_3
T_17_10_wire_logic_cluster/lc_1/out
T_17_7_sp4_v_t_42
T_16_8_lc_trk_g3_2
T_16_8_input_2_3
T_16_8_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_12
T_18_12_wire_logic_cluster/lc_6/out
T_18_11_sp4_v_t_44
T_18_15_sp4_v_t_37
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.counter24_0_I_39_c_RNOZ0
T_18_18_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_13
T_18_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_6
T_18_14_sp4_v_t_43
T_18_18_lc_trk_g1_6
T_18_18_input_2_7
T_18_18_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_i_regZ0Z_8
T_1_11_wire_logic_cluster/lc_3/out
T_1_11_sp4_h_l_11
T_0_11_sp4_v_t_46
T_1_15_sp4_h_l_11
T_3_15_lc_trk_g2_6
T_3_15_input_2_0
T_3_15_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.counterZ0Z_5
T_18_19_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g0_5
T_18_18_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.O_6
T_25_23_wire_mult/mult/O_6
T_23_23_sp4_h_l_9
T_22_23_lc_trk_g1_1
T_22_23_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_7
T_25_23_wire_mult/lc_7/out
T_24_22_lc_trk_g3_7
T_24_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIIGU44Z0Z_1
T_1_17_wire_logic_cluster/lc_1/out
T_1_15_sp4_v_t_47
T_2_15_sp4_h_l_3
T_4_15_lc_trk_g2_6
T_4_15_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.counterZ0Z_9
T_18_20_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_42
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_42
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counterZ0Z_17
T_18_21_wire_logic_cluster/lc_1/out
T_18_10_sp12_v_t_22
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_0/in_1

T_18_21_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_7/in_0

T_18_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counter24_0_I_51_c_RNOZ0
T_18_13_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_45
T_18_15_sp4_v_t_41
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.un1_pid_prereg_0_axb_2_1
T_1_17_wire_logic_cluster/lc_7/out
T_1_17_lc_trk_g1_7
T_1_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9S511Z0Z_5
T_2_18_wire_logic_cluster/lc_3/out
T_2_18_lc_trk_g1_3
T_2_18_wire_logic_cluster/lc_0/in_0

T_2_18_wire_logic_cluster/lc_3/out
T_2_18_lc_trk_g1_3
T_2_18_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_18
T_3_16_wire_logic_cluster/lc_2/cout
T_3_16_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIN49Q5Z0Z_8
T_2_16_wire_logic_cluster/lc_7/out
T_2_16_sp4_h_l_3
T_4_16_lc_trk_g3_6
T_4_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_8_c_RNI9POQ
T_3_15_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g1_1
T_2_16_wire_logic_cluster/lc_7/in_3

T_3_15_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g1_1
T_2_16_wire_logic_cluster/lc_5/in_3

T_3_15_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g2_1
T_2_14_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_8
T_3_15_wire_logic_cluster/lc_0/cout
T_3_15_wire_logic_cluster/lc_1/in_3

Net : pid_side.pid_preregZ0Z_8
T_9_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g0_0
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

T_9_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_8
T_12_17_sp4_h_l_11
T_15_13_sp4_v_t_46
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_4/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g1_0
T_9_17_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI8IQ14Z0Z_18
T_2_17_wire_logic_cluster/lc_0/out
T_2_17_sp4_h_l_5
T_4_17_lc_trk_g3_0
T_4_17_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_i_reg_esr_RNIBKPJZ0Z_19
T_3_16_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g0_3
T_2_17_wire_logic_cluster/lc_0/in_3

T_3_16_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g0_3
T_2_17_wire_logic_cluster/lc_2/in_3

T_3_16_wire_logic_cluster/lc_3/out
T_4_15_sp4_v_t_39
T_5_15_sp4_h_l_7
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIOVN14Z0Z_17
T_2_17_wire_logic_cluster/lc_7/out
T_2_17_sp4_h_l_3
T_4_17_lc_trk_g2_6
T_4_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.state_RNIFCSD1Z0Z_0
T_7_18_wire_logic_cluster/lc_4/out
T_7_10_sp12_v_t_23
T_7_22_sp12_v_t_23
T_7_29_lc_trk_g3_3
T_7_29_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_regZ0Z_6
T_1_6_wire_logic_cluster/lc_7/out
T_0_6_sp12_h_l_18
T_2_6_sp12_v_t_22
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_0_6_sp12_h_l_18
T_2_6_sp12_v_t_22
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_0_6_sp12_h_l_18
T_2_6_sp12_v_t_22
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNICV511_0Z0Z_6
T_2_18_wire_logic_cluster/lc_1/out
T_2_18_lc_trk_g2_1
T_2_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_i_acumm_esr_RNI33H91Z0Z_4
T_3_14_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g1_4
T_2_15_wire_logic_cluster/lc_2/in_3

T_3_14_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g1_4
T_2_15_wire_logic_cluster/lc_0/in_3

T_3_14_wire_logic_cluster/lc_4/out
T_3_13_lc_trk_g0_4
T_3_13_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_3
T_3_14_wire_logic_cluster/lc_3/cout
T_3_14_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIG75T2Z0Z_8
T_2_16_wire_logic_cluster/lc_5/out
T_3_16_sp4_h_l_10
T_4_16_lc_trk_g3_2
T_4_16_input_2_3
T_4_16_wire_logic_cluster/lc_3/in_2

T_2_16_wire_logic_cluster/lc_5/out
T_3_16_lc_trk_g0_5
T_3_16_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNICISB3Z0Z_3
T_2_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_9
T_4_15_lc_trk_g2_4
T_4_15_input_2_6
T_4_15_wire_logic_cluster/lc_6/in_2

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_9
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIOTT02Z0Z_18
T_2_17_wire_logic_cluster/lc_2/out
T_2_17_sp4_h_l_9
T_4_17_lc_trk_g3_4
T_4_17_input_2_5
T_4_17_wire_logic_cluster/lc_5/in_2

T_2_17_wire_logic_cluster/lc_2/out
T_2_17_sp4_h_l_9
T_5_17_sp4_v_t_44
T_5_18_lc_trk_g2_4
T_5_18_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.O_3_5
T_0_23_wire_mult/lc_5/out
T_1_22_lc_trk_g3_5
T_1_22_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.counterZ0Z_2
T_18_19_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_44
T_17_18_lc_trk_g0_2
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g3_2
T_17_18_input_2_1
T_17_18_wire_logic_cluster/lc_1/in_2

T_18_19_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_6
T_3_14_wire_logic_cluster/lc_6/cout
T_3_14_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_3_cry_5
T_16_8_wire_logic_cluster/lc_5/cout
T_16_8_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIJR3Q5Z0Z_6
T_5_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g2_7
T_4_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_6_c_RNI3HMQ
T_3_14_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_43
T_4_16_sp4_h_l_6
T_5_16_lc_trk_g2_6
T_5_16_wire_logic_cluster/lc_7/in_3

T_3_14_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_43
T_4_16_sp4_h_l_6
T_5_16_lc_trk_g2_6
T_5_16_wire_logic_cluster/lc_5/in_3

T_3_14_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g0_7
T_3_13_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_6
T_16_8_wire_logic_cluster/lc_6/out
T_16_7_sp4_v_t_44
T_13_11_sp4_h_l_9
T_14_11_lc_trk_g2_1
T_14_11_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_p_regZ0Z_3
T_1_22_wire_logic_cluster/lc_0/out
T_1_19_sp4_v_t_40
T_1_20_lc_trk_g2_0
T_1_20_wire_logic_cluster/lc_2/in_0

T_1_22_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_1/in_0

T_1_22_wire_logic_cluster/lc_0/out
T_1_19_sp4_v_t_40
T_1_15_sp4_v_t_45
T_1_18_lc_trk_g1_5
T_1_18_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.O_4
T_25_23_wire_mult/mult/O_4
T_18_23_sp12_h_l_0
T_20_23_lc_trk_g0_7
T_20_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI11TA9Z0Z_3
T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_4_15_lc_trk_g3_0
T_4_15_input_2_5
T_4_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.pid_preregZ0Z_6
T_9_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

T_9_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_44
T_10_16_sp4_h_l_2
T_14_16_sp4_h_l_10
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g2_6
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIUI2T2Z0Z_6
T_5_16_wire_logic_cluster/lc_5/out
T_4_16_lc_trk_g2_5
T_4_16_input_2_1
T_4_16_wire_logic_cluster/lc_1/in_2

T_5_16_wire_logic_cluster/lc_5/out
T_5_16_lc_trk_g1_5
T_5_16_input_2_0
T_5_16_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0J511_0Z0Z_2
T_1_19_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g2_6
T_1_19_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_4
T_17_10_wire_logic_cluster/lc_5/out
T_17_6_sp4_v_t_47
T_16_8_lc_trk_g0_1
T_16_8_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.N_1505_i_cascade_
T_1_17_wire_logic_cluster/lc_6/ltout
T_1_17_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_18
T_4_17_wire_logic_cluster/lc_3/cout
T_4_17_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_i_regZ0Z_9
T_1_9_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_44
T_2_11_sp4_v_t_44
T_3_15_sp4_h_l_3
T_3_15_lc_trk_g1_6
T_3_15_input_2_1
T_3_15_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.counterZ0Z_11
T_18_20_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_46
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_47
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_5/in_3

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_9
T_18_10_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_37
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_1/in_1

T_18_10_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_37
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_44
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_i_acummZ0Z_5
T_4_14_wire_logic_cluster/lc_0/out
T_3_14_lc_trk_g3_0
T_3_14_input_2_5
T_3_14_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.O_0_6
T_0_15_wire_mult/lc_6/out
T_1_16_lc_trk_g3_6
T_1_16_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_p_regZ0Z_4
T_1_23_wire_logic_cluster/lc_7/out
T_2_22_sp4_v_t_47
T_2_18_sp4_v_t_43
T_2_14_sp4_v_t_44
T_2_15_lc_trk_g3_4
T_2_15_wire_logic_cluster/lc_1/in_0

T_1_23_wire_logic_cluster/lc_7/out
T_2_22_sp4_v_t_47
T_2_18_sp4_v_t_43
T_2_14_sp4_v_t_44
T_2_15_lc_trk_g3_4
T_2_15_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI6P511_0Z0Z_4
T_2_15_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g3_1
T_2_15_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.counterZ0Z_16
T_18_21_wire_logic_cluster/lc_0/out
T_18_9_sp12_v_t_23
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_0/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g2_0
T_17_20_wire_logic_cluster/lc_7/in_1

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counterZ0Z_8
T_18_20_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_40
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_5/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNOZ0
T_18_13_wire_logic_cluster/lc_5/out
T_18_6_sp12_v_t_22
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counterZ0Z_18
T_18_21_wire_logic_cluster/lc_2/out
T_18_11_sp12_v_t_23
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_input_2_7
T_17_20_wire_logic_cluster/lc_7/in_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g3_2
T_18_21_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI6P511Z0Z_4
T_2_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.counterZ0Z_4
T_18_19_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_4/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_p_regZ0Z_5
T_1_24_wire_logic_cluster/lc_0/out
T_2_21_sp4_v_t_41
T_2_17_sp4_v_t_37
T_2_18_lc_trk_g2_5
T_2_18_wire_logic_cluster/lc_5/in_0

T_1_24_wire_logic_cluster/lc_0/out
T_2_21_sp4_v_t_41
T_2_17_sp4_v_t_37
T_2_18_lc_trk_g2_5
T_2_18_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.pid_preregZ0Z_10
T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_7/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_11_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_14_13_sp4_v_t_36
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_2
T_1_19_wire_logic_cluster/lc_7/out
T_1_19_lc_trk_g2_7
T_1_19_wire_logic_cluster/lc_4/in_1

T_1_19_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g0_7
T_1_18_wire_logic_cluster/lc_5/in_0

T_1_19_wire_logic_cluster/lc_7/out
T_1_19_lc_trk_g2_7
T_1_19_wire_logic_cluster/lc_6/in_1

T_1_19_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g0_7
T_1_18_wire_logic_cluster/lc_6/in_3

T_1_19_wire_logic_cluster/lc_7/out
T_1_16_sp4_v_t_38
T_1_17_lc_trk_g3_6
T_1_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_17
T_4_17_wire_logic_cluster/lc_2/cout
T_4_17_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.counterZ0Z_13
T_18_20_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_46
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.N_1511_0
T_1_18_wire_logic_cluster/lc_6/out
T_1_18_lc_trk_g0_6
T_1_18_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_5
T_17_9_wire_logic_cluster/lc_1/out
T_16_8_lc_trk_g3_1
T_16_8_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_1
T_1_18_wire_logic_cluster/lc_7/out
T_1_19_lc_trk_g1_7
T_1_19_wire_logic_cluster/lc_3/in_1

T_1_18_wire_logic_cluster/lc_7/out
T_1_19_lc_trk_g1_7
T_1_19_wire_logic_cluster/lc_5/in_1

T_1_18_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g1_7
T_1_18_input_2_4
T_1_18_wire_logic_cluster/lc_4/in_2

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_lc_trk_g0_7
T_1_17_wire_logic_cluster/lc_7/in_0

T_1_18_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g1_7
T_1_18_wire_logic_cluster/lc_3/in_1

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_lc_trk_g0_7
T_1_17_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.counterZ0Z_10
T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_18_18_lc_trk_g3_4
T_18_18_input_2_5
T_18_18_wire_logic_cluster/lc_5/in_2

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_8
T_18_10_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_41
T_15_12_sp4_h_l_9
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_0/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_10_sp4_h_l_1
T_17_10_sp4_v_t_36
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI88G14Z0Z_14
T_3_16_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_47
T_4_17_lc_trk_g3_2
T_4_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNICI045Z0Z_9
T_3_16_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g0_6
T_4_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_16
T_3_16_wire_logic_cluster/lc_0/cout
T_3_16_wire_logic_cluster/lc_1/in_3

Net : bfn_3_16_0_
T_3_16_wire_logic_cluster/carry_in_mux/cout
T_3_16_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIOQI14Z0Z_15
T_3_17_wire_logic_cluster/lc_7/out
T_4_17_lc_trk_g1_7
T_4_17_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_i_reg_esr_RNI5BMJZ0Z_16
T_3_16_wire_logic_cluster/lc_0/out
T_3_17_lc_trk_g0_0
T_3_17_wire_logic_cluster/lc_7/in_1

T_3_16_wire_logic_cluster/lc_0/out
T_3_17_lc_trk_g0_0
T_3_17_wire_logic_cluster/lc_5/in_1

T_3_16_wire_logic_cluster/lc_0/out
T_0_16_sp12_h_l_0
T_7_16_lc_trk_g1_0
T_7_16_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_i_reg_esr_RNI7ENJZ0Z_17
T_3_16_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g0_1
T_3_17_wire_logic_cluster/lc_0/in_1

T_3_16_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g0_1
T_3_17_wire_logic_cluster/lc_2/in_1

T_3_16_wire_logic_cluster/lc_1/out
T_0_16_sp12_h_l_2
T_7_16_lc_trk_g1_2
T_7_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI8DL14Z0Z_16
T_3_17_wire_logic_cluster/lc_0/out
T_4_17_lc_trk_g1_0
T_4_17_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL2AQ1Z0Z_1
T_1_17_wire_logic_cluster/lc_3/out
T_1_17_sp4_h_l_11
T_4_13_sp4_v_t_46
T_4_15_lc_trk_g2_3
T_4_15_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.N_1505_i
T_1_17_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g1_6
T_1_17_input_2_3
T_1_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.N_1505_i_0
T_1_18_wire_logic_cluster/lc_2/out
T_1_18_lc_trk_g0_2
T_1_18_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI02Q02Z0Z_15
T_3_17_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g1_5
T_4_17_input_2_2
T_4_17_wire_logic_cluster/lc_2/in_2

T_3_17_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g1_5
T_3_17_input_2_0
T_3_17_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI8BR02Z0Z_16
T_3_17_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g1_2
T_4_17_input_2_3
T_4_17_wire_logic_cluster/lc_3/in_2

T_3_17_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g3_2
T_2_17_wire_logic_cluster/lc_7/in_0

End 

Net : drone_H_disp_front_15
T_14_24_wire_logic_cluster/lc_4/out
T_13_24_sp4_h_l_0
T_17_24_sp4_h_l_0
T_17_24_lc_trk_g0_5
T_17_24_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_3
T_1_20_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g0_3
T_1_20_wire_logic_cluster/lc_2/in_1

T_1_20_wire_logic_cluster/lc_3/out
T_1_17_sp4_v_t_46
T_1_13_sp4_v_t_39
T_1_14_lc_trk_g3_7
T_1_14_wire_logic_cluster/lc_1/in_1

T_1_20_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g0_3
T_1_20_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_16
T_4_17_wire_logic_cluster/lc_1/cout
T_4_17_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_0_7
T_17_11_wire_logic_cluster/lc_2/out
T_15_11_sp4_h_l_1
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_37
T_18_14_sp4_v_t_37
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5611Z0Z_8
T_1_20_wire_logic_cluster/lc_5/out
T_2_16_sp4_v_t_46
T_3_16_sp4_h_l_11
T_2_16_lc_trk_g1_3
T_2_16_wire_logic_cluster/lc_7/in_1

T_1_20_wire_logic_cluster/lc_5/out
T_2_16_sp4_v_t_46
T_3_16_sp4_h_l_11
T_2_16_lc_trk_g1_3
T_2_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_regZ0Z_8
T_1_5_wire_logic_cluster/lc_0/out
T_1_1_sp12_v_t_23
T_1_13_sp12_v_t_23
T_1_20_lc_trk_g3_3
T_1_20_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_0/out
T_2_5_sp4_h_l_0
T_5_5_sp4_v_t_40
T_5_9_sp4_v_t_45
T_5_13_sp4_v_t_46
T_5_16_lc_trk_g0_6
T_5_16_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_0/out
T_1_1_sp12_v_t_23
T_1_13_sp12_v_t_23
T_1_20_lc_trk_g3_3
T_1_20_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_1
T_15_11_wire_logic_cluster/lc_1/cout
T_15_11_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.elevatorZ0Z_0
T_14_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_3
T_18_11_sp4_h_l_3
T_17_11_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_7/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_3
T_18_11_sp4_h_l_3
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_4/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_3
T_18_11_sp4_h_l_3
T_17_11_sp4_v_t_44
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_2/in_1

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_3
T_14_11_lc_trk_g0_6
T_14_11_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_2
T_15_11_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_15
T_18_13_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNICV511Z0Z_6
T_2_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_43
T_3_16_sp4_h_l_6
T_5_16_lc_trk_g2_3
T_5_16_wire_logic_cluster/lc_7/in_0

T_2_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_43
T_3_16_sp4_h_l_6
T_5_16_lc_trk_g2_3
T_5_16_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.N_134_0
T_17_16_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counterZ0Z_12
T_18_20_wire_logic_cluster/lc_4/out
T_18_16_sp4_v_t_45
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_7/in_3

T_18_20_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_11
T_15_9_wire_logic_cluster/lc_1/out
T_15_6_sp12_v_t_22
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_1/out
T_15_6_sp12_v_t_22
T_15_9_sp4_v_t_42
T_14_12_lc_trk_g3_2
T_14_12_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_4
T_16_7_wire_logic_cluster/lc_0/out
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_5/in_3

T_16_7_wire_logic_cluster/lc_0/out
T_17_5_sp4_v_t_44
T_17_9_sp4_v_t_44
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_p_regZ0Z_6
T_1_24_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_43
T_2_17_sp4_v_t_44
T_2_18_lc_trk_g3_4
T_2_18_wire_logic_cluster/lc_1/in_0

T_1_24_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_43
T_2_17_sp4_v_t_44
T_2_18_lc_trk_g3_4
T_2_18_wire_logic_cluster/lc_7/in_0

End 

Net : drone_H_disp_front_14
T_18_25_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g2_0
T_17_24_input_2_6
T_17_24_wire_logic_cluster/lc_6/in_2

T_18_25_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g2_0
T_17_24_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI3M511Z0Z_3
T_1_14_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g2_1
T_2_15_wire_logic_cluster/lc_0/in_1

T_1_14_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g2_1
T_2_15_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_4
T_16_8_wire_logic_cluster/lc_4/cout
T_16_8_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_11_5
T_16_8_wire_logic_cluster/lc_5/out
T_17_7_sp4_v_t_43
T_17_10_lc_trk_g0_3
T_17_10_input_2_7
T_17_10_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_3
T_13_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_6
T_17_13_sp4_v_t_43
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_6/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.N_72_i
T_4_11_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g1_6
T_3_12_wire_logic_cluster/lc_6/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_44
T_4_14_sp4_v_t_37
T_5_18_sp4_h_l_0
T_7_18_lc_trk_g2_5
T_7_18_wire_logic_cluster/lc_4/in_1

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_5_15_lc_trk_g2_1
T_5_15_wire_logic_cluster/lc_2/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_11_15_sp4_h_l_0
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/in_1

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_5_15_lc_trk_g2_1
T_5_15_wire_logic_cluster/lc_5/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_5_15_lc_trk_g2_1
T_5_15_wire_logic_cluster/lc_6/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_5_10_sp4_v_t_45
T_6_14_sp4_h_l_8
T_10_14_sp4_h_l_11
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_4/in_1

T_4_11_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_44
T_5_10_sp4_h_l_2
T_8_6_sp4_v_t_45
T_9_10_sp4_h_l_8
T_12_10_sp4_v_t_45
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_1/in_1

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_11_15_sp4_h_l_0
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_5/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_11_15_sp4_h_l_0
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_1/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_11_15_sp4_h_l_0
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_3/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_11_15_sp4_h_l_0
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_7/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_44
T_4_14_sp4_v_t_44
T_4_18_sp4_v_t_40
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_2/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_44
T_5_10_sp4_h_l_2
T_8_6_sp4_v_t_45
T_9_6_sp4_h_l_8
T_10_6_lc_trk_g3_0
T_10_6_wire_logic_cluster/lc_0/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_11_15_sp4_h_l_0
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_3_11_sp4_h_l_4
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_11_15_sp4_h_l_0
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_2/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_44
T_5_10_sp4_h_l_2
T_8_6_sp4_v_t_45
T_5_6_sp4_h_l_8
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_7/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_5_10_sp4_v_t_45
T_6_14_sp4_h_l_8
T_10_14_sp4_h_l_11
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_5/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_44
T_4_14_sp4_v_t_44
T_4_18_sp4_v_t_40
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_1/in_1

T_4_11_wire_logic_cluster/lc_6/out
T_5_10_sp4_v_t_45
T_6_14_sp4_h_l_8
T_10_14_sp4_h_l_11
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_0/in_1

T_4_11_wire_logic_cluster/lc_6/out
T_5_10_sp4_v_t_45
T_6_14_sp4_h_l_8
T_10_14_sp4_h_l_11
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_2/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g0_6
T_3_12_wire_logic_cluster/lc_5/in_1

T_4_11_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g0_6
T_3_12_input_2_0
T_3_12_wire_logic_cluster/lc_0/in_2

T_4_11_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g0_6
T_3_12_input_2_2
T_3_12_wire_logic_cluster/lc_2/in_2

T_4_11_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g0_6
T_3_12_input_2_4
T_3_12_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_16
T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_i_acummZ0Z_8
T_3_12_wire_logic_cluster/lc_4/out
T_3_11_sp4_v_t_40
T_3_15_lc_trk_g0_5
T_3_15_wire_logic_cluster/lc_0/in_1

T_3_12_wire_logic_cluster/lc_4/out
T_3_12_lc_trk_g1_4
T_3_12_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_regZ0Z_4
T_2_5_wire_logic_cluster/lc_3/out
T_2_4_sp12_v_t_22
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_3/out
T_2_4_sp12_v_t_22
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_3/out
T_2_4_sp12_v_t_22
T_2_9_sp4_v_t_40
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_p_regZ0Z_10
T_1_23_wire_logic_cluster/lc_6/out
T_2_22_sp4_v_t_45
T_2_18_sp4_v_t_45
T_2_14_sp4_v_t_45
T_3_14_sp4_h_l_8
T_6_10_sp4_v_t_39
T_5_13_lc_trk_g2_7
T_5_13_wire_logic_cluster/lc_1/in_0

T_1_23_wire_logic_cluster/lc_6/out
T_2_22_sp4_v_t_45
T_2_18_sp4_v_t_45
T_2_14_sp4_v_t_45
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDAHMZ0Z_10
T_5_13_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g2_1
T_5_13_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.init_pulses_RNI1AEO1Z0Z_15
T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_12_lc_trk_g1_2
T_15_12_input_2_7
T_15_12_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_i_regZ0Z_10
T_1_11_wire_logic_cluster/lc_6/out
T_1_11_sp4_h_l_1
T_4_11_sp4_v_t_36
T_3_15_lc_trk_g1_1
T_3_15_input_2_2
T_3_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_15
T_4_17_wire_logic_cluster/lc_0/cout
T_4_17_wire_logic_cluster/lc_1/in_3

Net : drone_H_disp_side_15
T_5_23_wire_logic_cluster/lc_2/out
T_5_20_sp4_v_t_44
T_4_22_lc_trk_g2_1
T_4_22_wire_logic_cluster/lc_7/in_0

End 

Net : drone_altitude_15
T_2_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g1_3
T_3_20_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_3
T_13_12_wire_logic_cluster/lc_0/out
T_13_9_sp4_v_t_40
T_14_13_sp4_h_l_11
T_17_13_sp4_v_t_41
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_7/in_1

T_13_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_45
T_13_14_lc_trk_g1_0
T_13_14_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g0_0
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_17
T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g0_2
T_18_13_input_2_0
T_18_13_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g0_2
T_18_13_input_2_2
T_18_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_i_acummZ0Z_10
T_3_12_wire_logic_cluster/lc_0/out
T_3_8_sp12_v_t_23
T_3_15_lc_trk_g2_3
T_3_15_wire_logic_cluster/lc_2/in_1

T_3_12_wire_logic_cluster/lc_0/out
T_3_12_lc_trk_g1_0
T_3_12_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_i_acummZ0Z_13
T_13_14_wire_logic_cluster/lc_6/out
T_13_11_sp4_v_t_36
T_10_15_sp4_h_l_6
T_6_15_sp4_h_l_2
T_2_15_sp4_h_l_10
T_3_15_lc_trk_g2_2
T_3_15_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_0
T_15_11_wire_logic_cluster/lc_0/cout
T_15_11_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_10_1
T_15_11_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_6
T_16_18_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_39
T_13_16_sp4_h_l_8
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_14
T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_4
T_16_8_wire_logic_cluster/lc_4/out
T_17_6_sp4_v_t_36
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_3
T_16_8_wire_logic_cluster/lc_3/cout
T_16_8_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.aileronZ0Z_6
T_16_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g3_7
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_38
T_13_14_sp4_h_l_9
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.un1_reset_i_a5_0_2
T_14_19_wire_logic_cluster/lc_6/out
T_14_13_sp12_v_t_23
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.pid_preregZ0Z_13
T_11_20_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_42
T_12_17_sp4_h_l_7
T_15_17_sp4_v_t_42
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_42
T_12_17_sp4_h_l_7
T_14_17_lc_trk_g3_2
T_14_17_input_2_7
T_14_17_wire_logic_cluster/lc_7/in_2

T_11_20_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_42
T_12_17_sp4_h_l_7
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_2/in_3

T_11_20_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_42
T_12_17_sp4_h_l_7
T_16_17_sp4_h_l_10
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_39
T_12_16_sp4_h_l_7
T_16_16_sp4_h_l_3
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_39
T_12_16_sp4_h_l_7
T_16_16_sp4_h_l_3
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_1/in_3

T_11_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g3_1
T_11_20_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_i_acummZ0Z_9
T_3_12_wire_logic_cluster/lc_5/out
T_3_11_sp4_v_t_42
T_3_15_lc_trk_g1_7
T_3_15_wire_logic_cluster/lc_1/in_1

T_3_12_wire_logic_cluster/lc_5/out
T_3_12_lc_trk_g1_5
T_3_12_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.un1_reset_i_a5_0_5
T_14_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.pid_preregZ0Z_5
T_11_17_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_41
T_8_19_sp4_h_l_4
T_12_19_sp4_h_l_7
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_41
T_8_19_sp4_h_l_4
T_12_19_sp4_h_l_7
T_15_15_sp4_v_t_36
T_14_17_lc_trk_g1_1
T_14_17_input_2_6
T_14_17_wire_logic_cluster/lc_6/in_2

T_11_17_wire_logic_cluster/lc_6/out
T_10_17_sp12_h_l_0
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_6/out
T_10_17_sp12_h_l_0
T_17_17_sp4_h_l_9
T_16_13_sp4_v_t_39
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_2/in_0

T_11_17_wire_logic_cluster/lc_6/out
T_10_17_sp12_h_l_0
T_17_17_sp4_h_l_9
T_16_13_sp4_v_t_39
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_3/in_3

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.pid_preregZ0Z_1
T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_17_19_sp4_h_l_1
T_13_19_sp4_h_l_1
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_17_19_sp4_h_l_1
T_13_19_sp4_h_l_1
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_17_19_sp4_h_l_1
T_16_15_sp4_v_t_43
T_15_17_lc_trk_g0_6
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_21_19_lc_trk_g1_0
T_21_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_regZ0Z_12
T_1_10_wire_logic_cluster/lc_7/out
T_1_7_sp4_v_t_38
T_1_11_sp4_v_t_46
T_2_15_sp4_h_l_11
T_3_15_lc_trk_g3_3
T_3_15_input_2_4
T_3_15_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_4_17_0_
T_4_17_wire_logic_cluster/carry_in_mux/cout
T_4_17_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.init_pulses_RNI9QBU2Z0Z_13
T_17_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g3_2
T_16_9_input_2_5
T_16_9_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_reset_i_a5_1_7
T_14_17_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.un1_reset_i_1_cascade_
T_13_17_wire_logic_cluster/lc_2/ltout
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_315
T_13_20_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_43
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.pid_preregZ0Z_18
T_14_22_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_3/in_0

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.m7_e_4
T_14_21_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.N_569
T_14_20_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_12_20_lc_trk_g0_0
T_12_20_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_37
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.pid_prereg_RNI2A6A6Z0Z_2
T_13_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_7/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_15_18_sp4_h_l_1
T_11_18_sp4_h_l_4
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_15_18_sp4_h_l_1
T_11_18_sp4_h_l_4
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_15_18_sp4_h_l_1
T_11_18_sp4_h_l_4
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_15_18_sp4_h_l_1
T_11_18_sp4_h_l_4
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp12_v_t_22
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp12_v_t_22
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp12_v_t_22
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp12_v_t_22
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp12_v_t_22
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp12_v_t_22
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/s_r

End 

Net : pid_front.state_0_1
T_13_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_46
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_46
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_46
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_46
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.un1_reset_i_a5_0_6_cascade_
T_11_15_wire_logic_cluster/lc_3/ltout
T_11_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.pid_preregZ0Z_20
T_15_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_3/in_1

T_15_22_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g3_2
T_15_22_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.pid_preregZ0Z_19
T_14_22_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_2
T_16_8_wire_logic_cluster/lc_2/cout
T_16_8_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_11_3
T_16_8_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_39
T_17_10_lc_trk_g0_7
T_17_10_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.pid_preregZ0Z_8
T_17_21_wire_logic_cluster/lc_0/out
T_17_18_sp4_v_t_40
T_14_22_sp4_h_l_5
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/in_1

T_17_21_wire_logic_cluster/lc_0/out
T_17_18_sp4_v_t_40
T_14_18_sp4_h_l_5
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_0/in_1

T_17_21_wire_logic_cluster/lc_0/out
T_17_18_sp4_v_t_40
T_14_18_sp4_h_l_5
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_3/in_0

T_17_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.un1_reset_i_a5_1_8
T_13_22_wire_logic_cluster/lc_6/out
T_13_19_sp4_v_t_36
T_13_20_lc_trk_g3_4
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_reset_i_a5_1_5_cascade_
T_13_22_wire_logic_cluster/lc_5/ltout
T_13_22_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_18
T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_input_2_4
T_18_13_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_7
T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_3/in_3

T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.aileronZ0Z_7
T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_2/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_4/in_3

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_i_regZ0Z_11
T_1_11_wire_logic_cluster/lc_7/out
T_0_11_sp4_h_l_6
T_3_11_sp4_v_t_46
T_3_15_lc_trk_g0_3
T_3_15_input_2_3
T_3_15_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_4
T_1_13_wire_logic_cluster/lc_7/out
T_2_12_sp4_v_t_47
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_1/in_1

T_1_13_wire_logic_cluster/lc_7/out
T_2_12_sp4_v_t_47
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_regZ0Z_13
T_1_11_wire_logic_cluster/lc_0/out
T_1_11_sp4_h_l_5
T_0_11_sp4_v_t_40
T_1_15_sp4_h_l_5
T_3_15_lc_trk_g3_0
T_3_15_input_2_5
T_3_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_acummZ0Z_11
T_3_22_wire_logic_cluster/lc_1/out
T_3_11_sp12_v_t_22
T_3_15_lc_trk_g3_1
T_3_15_wire_logic_cluster/lc_3/in_1

T_3_22_wire_logic_cluster/lc_1/out
T_3_22_lc_trk_g2_1
T_3_22_input_2_1
T_3_22_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_3
T_16_18_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_36
T_17_15_lc_trk_g3_4
T_17_15_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g3_0
T_17_19_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_5
T_2_18_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g0_4
T_2_18_wire_logic_cluster/lc_5/in_1

T_2_18_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g0_4
T_2_18_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_10
T_15_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g0_5
T_15_12_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_46
T_16_13_sp4_v_t_46
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.N_563_cascade_
T_14_18_wire_logic_cluster/lc_3/ltout
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.pid_preregZ0Z_18
T_9_19_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g3_6
T_10_18_wire_logic_cluster/lc_3/in_0

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.m7_e_4
T_10_18_wire_logic_cluster/lc_3/out
T_10_18_sp4_h_l_11
T_14_18_sp4_h_l_7
T_14_18_lc_trk_g1_2
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_i_regZ0Z_14
T_1_9_wire_logic_cluster/lc_2/out
T_1_9_sp4_h_l_9
T_4_9_sp4_v_t_39
T_4_13_sp4_v_t_47
T_3_15_lc_trk_g0_1
T_3_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.pid_preregZ0Z_17
T_15_22_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g0_1
T_15_22_input_2_1
T_15_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_p_regZ0Z_8
T_1_22_wire_logic_cluster/lc_2/out
T_1_12_sp12_v_t_23
T_1_20_lc_trk_g3_0
T_1_20_wire_logic_cluster/lc_5/in_0

T_1_22_wire_logic_cluster/lc_2/out
T_2_19_sp4_v_t_45
T_3_19_sp4_h_l_8
T_6_15_sp4_v_t_39
T_5_16_lc_trk_g2_7
T_5_16_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.pid_preregZ0Z_19
T_9_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g1_0
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.pid_preregZ0Z_17
T_9_19_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un1_reset_i_a5_0_3
T_14_19_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_38
T_14_17_lc_trk_g2_6
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.pid_preregZ0Z_4
T_9_17_wire_logic_cluster/lc_5/out
T_8_17_sp4_h_l_2
T_12_17_sp4_h_l_10
T_15_17_sp4_v_t_47
T_14_19_lc_trk_g0_1
T_14_19_input_2_7
T_14_19_wire_logic_cluster/lc_7/in_2

T_9_17_wire_logic_cluster/lc_5/out
T_8_17_sp4_h_l_2
T_12_17_sp4_h_l_10
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_6/in_0

T_9_17_wire_logic_cluster/lc_5/out
T_8_17_sp4_h_l_2
T_12_17_sp4_h_l_5
T_16_17_sp4_h_l_5
T_15_17_lc_trk_g0_5
T_15_17_wire_logic_cluster/lc_7/in_0

T_9_17_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_42
T_10_16_sp4_h_l_0
T_14_16_sp4_h_l_0
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g1_5
T_9_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_0
T_5_14_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_45
T_5_16_sp4_v_t_46
T_4_19_lc_trk_g3_6
T_4_19_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_i_0
T_4_19_wire_logic_cluster/lc_6/out
T_5_18_sp4_v_t_45
T_5_14_sp4_v_t_46
T_4_15_lc_trk_g3_6
T_4_15_wire_logic_cluster/lc_0/in_1

T_4_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_40
T_5_13_sp4_v_t_40
T_4_15_lc_trk_g1_5
T_4_15_input_2_0
T_4_15_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_p_regZ0Z_11
T_1_23_wire_logic_cluster/lc_4/out
T_0_23_sp12_h_l_12
T_5_11_sp12_v_t_23
T_5_13_lc_trk_g3_4
T_5_13_wire_logic_cluster/lc_3/in_0

T_1_23_wire_logic_cluster/lc_4/out
T_0_23_sp12_h_l_12
T_5_11_sp12_v_t_23
T_5_13_lc_trk_g3_4
T_5_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGDHM_0Z0Z_11
T_5_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_0/in_0

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_7
T_13_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_41
T_15_13_sp4_h_l_4
T_18_13_sp4_v_t_41
T_18_15_lc_trk_g3_4
T_18_15_wire_logic_cluster/lc_0/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_41
T_14_10_lc_trk_g2_1
T_14_10_input_2_5
T_14_10_wire_logic_cluster/lc_5/in_2

T_13_10_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g1_4
T_13_10_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5611_0Z0Z_8
T_5_16_wire_logic_cluster/lc_3/out
T_5_16_lc_trk_g1_3
T_5_16_wire_logic_cluster/lc_0/in_0

T_5_16_wire_logic_cluster/lc_3/out
T_5_16_lc_trk_g1_3
T_5_16_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_2
T_13_12_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_43
T_14_14_sp4_h_l_0
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_4/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_43
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g1_7
T_13_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0J511_3Z0Z_2_cascade_
T_1_17_wire_logic_cluster/lc_0/ltout
T_1_17_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_14
T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_17_7_sp12_v_t_23
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_2/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_17_7_sp12_v_t_23
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.pid_preregZ0Z_6
T_15_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_2
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_47
T_12_18_sp4_h_l_10
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_0/in_3

T_15_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_47
T_12_18_sp4_h_l_10
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF2611Z0Z_7
T_5_16_wire_logic_cluster/lc_1/out
T_5_16_lc_trk_g2_1
T_5_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_regZ0Z_7
T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_sp4_v_t_40
T_2_12_sp4_v_t_45
T_3_16_sp4_h_l_2
T_5_16_lc_trk_g3_7
T_5_16_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_sp4_v_t_40
T_2_12_sp4_v_t_45
T_3_16_sp4_h_l_2
T_5_16_lc_trk_g3_7
T_5_16_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_sp4_v_t_40
T_2_12_sp4_v_t_45
T_3_16_sp4_h_l_2
T_5_16_lc_trk_g3_7
T_5_16_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_9
T_11_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_0
T_15_11_sp4_v_t_40
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_6/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_0
T_15_11_sp4_v_t_40
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_0/in_3

End 

Net : xy_kp_3
T_10_23_wire_logic_cluster/lc_4/out
T_10_15_sp12_v_t_23
T_11_27_sp12_h_l_0
T_23_27_sp12_h_l_0
T_22_27_sp4_h_l_1
T_25_23_sp4_v_t_36
T_25_24_lc_trk_g2_4
T_25_24_wire_mult/lc_3/in_3

T_10_23_wire_logic_cluster/lc_4/out
T_3_23_sp12_h_l_0
T_2_23_sp4_h_l_1
T_1_19_sp4_v_t_43
T_1_15_sp4_v_t_43
T_0_16_lc_trk_g3_3
T_0_16_wire_mult/lc_3/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_9
T_15_8_wire_logic_cluster/lc_7/out
T_15_3_sp12_v_t_22
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_6/in_0

T_15_8_wire_logic_cluster/lc_7/out
T_15_3_sp12_v_t_22
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_4/in_0

T_15_8_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g1_7
T_15_8_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_6
T_13_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_10
T_17_13_sp4_v_t_47
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_2/in_0

T_13_13_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_42
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_5/in_1

T_13_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.N_232_cascade_
T_17_17_wire_logic_cluster/lc_0/ltout
T_17_17_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_10
T_16_12_wire_logic_cluster/lc_7/out
T_16_7_sp12_v_t_22
T_16_9_lc_trk_g2_5
T_16_9_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_17_3_0
T_17_20_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.N_139_17
T_17_19_wire_logic_cluster/lc_5/out
T_18_15_sp4_v_t_46
T_17_17_lc_trk_g0_0
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

T_17_19_wire_logic_cluster/lc_5/out
T_18_15_sp4_v_t_46
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_i_regZ0Z_15
T_1_11_wire_logic_cluster/lc_5/out
T_2_11_sp4_h_l_10
T_1_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_3_15_lc_trk_g2_4
T_3_15_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_4
T_18_16_wire_logic_cluster/lc_5/out
T_17_16_sp4_h_l_2
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_5/in_1

T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_3/in_1

T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.pid_preregZ0Z_20
T_9_19_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g2_1
T_9_19_input_2_1
T_9_19_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_18
T_17_9_wire_logic_cluster/lc_7/out
T_17_9_sp4_h_l_3
T_16_9_sp4_v_t_38
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF2611_0Z0Z_7
T_5_16_wire_logic_cluster/lc_6/out
T_5_16_lc_trk_g1_6
T_5_16_input_2_5
T_5_16_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_6
T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_11
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_14_13_sp4_v_t_38
T_14_9_sp4_v_t_43
T_14_10_lc_trk_g2_3
T_14_10_wire_logic_cluster/lc_6/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_regZ0Z_11
T_1_5_wire_logic_cluster/lc_2/out
T_2_5_sp4_h_l_4
T_5_5_sp4_v_t_41
T_5_9_sp4_v_t_41
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_2_5_sp4_h_l_4
T_5_5_sp4_v_t_41
T_5_9_sp4_v_t_41
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_2/out
T_2_5_sp4_h_l_4
T_5_5_sp4_v_t_41
T_5_9_sp4_v_t_41
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_13
T_4_16_wire_logic_cluster/lc_6/cout
T_4_16_wire_logic_cluster/lc_7/in_3

Net : pid_alt.error_d_reg_prevZ0Z_6
T_2_18_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g2_6
T_2_18_wire_logic_cluster/lc_1/in_1

T_2_18_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g2_6
T_2_18_wire_logic_cluster/lc_7/in_1

End 

Net : xy_kp_2
T_5_20_wire_logic_cluster/lc_2/out
T_0_20_sp12_h_l_0
T_12_20_sp12_h_l_0
T_21_20_sp4_h_l_11
T_24_20_sp4_v_t_41
T_25_24_sp4_h_l_10
T_25_24_lc_trk_g0_7
T_25_24_wire_mult/lc_2/in_3

T_5_20_wire_logic_cluster/lc_2/out
T_6_16_sp4_v_t_40
T_3_16_sp4_h_l_5
T_0_16_sp4_h_l_12
T_0_16_lc_trk_g2_1
T_0_16_wire_mult/lc_2/in_3

End 

Net : pid_alt.error_d_regZ0Z_10
T_1_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_45
T_2_9_sp4_v_t_41
T_3_13_sp4_h_l_10
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_45
T_2_9_sp4_v_t_41
T_2_13_sp4_v_t_41
T_2_15_lc_trk_g2_4
T_2_15_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_45
T_2_9_sp4_v_t_41
T_2_11_lc_trk_g2_4
T_2_11_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_11
T_15_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_1
T_15_14_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIMJHMZ0Z_13
T_1_14_wire_logic_cluster/lc_6/out
T_1_13_sp4_v_t_44
T_2_13_sp4_h_l_9
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_5/in_0

T_1_14_wire_logic_cluster/lc_6/out
T_1_13_sp4_v_t_44
T_2_13_sp4_h_l_9
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_p_regZ0Z_13
T_1_22_wire_logic_cluster/lc_5/out
T_1_15_sp12_v_t_22
T_1_3_sp12_v_t_22
T_1_14_lc_trk_g2_2
T_1_14_wire_logic_cluster/lc_6/in_0

T_1_22_wire_logic_cluster/lc_5/out
T_0_22_sp12_h_l_14
T_4_10_sp12_v_t_22
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.un1_reset_i_a5_1_6
T_14_19_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.pid_preregZ0Z_3
T_11_17_wire_logic_cluster/lc_2/out
T_12_17_sp4_h_l_4
T_15_17_sp4_v_t_41
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_12_17_sp4_h_l_4
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_6/in_1

T_11_17_wire_logic_cluster/lc_2/out
T_12_17_sp4_h_l_4
T_16_17_sp4_h_l_7
T_15_17_lc_trk_g1_7
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHMZ0Z_12
T_4_12_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g2_1
T_4_12_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_p_regZ0Z_12
T_1_22_wire_logic_cluster/lc_4/out
T_2_20_sp4_v_t_36
T_2_16_sp4_v_t_41
T_2_12_sp4_v_t_42
T_3_12_sp4_h_l_7
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_1/in_0

T_1_22_wire_logic_cluster/lc_4/out
T_2_20_sp4_v_t_36
T_2_16_sp4_v_t_41
T_2_12_sp4_v_t_42
T_3_12_sp4_h_l_7
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_12
T_15_13_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g0_6
T_15_12_input_2_4
T_15_12_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHM_0Z0Z_12
T_4_12_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_10
T_16_18_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_43
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_3/in_0

T_16_18_wire_logic_cluster/lc_3/out
T_14_18_sp4_h_l_3
T_13_14_sp4_v_t_45
T_12_16_lc_trk_g0_3
T_12_16_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGDHMZ0Z_11
T_5_13_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g2_6
T_4_12_wire_logic_cluster/lc_7/in_1

T_5_13_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g2_6
T_4_12_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.N_551
T_7_17_wire_logic_cluster/lc_5/out
T_8_15_sp4_v_t_38
T_9_15_sp4_h_l_3
T_11_15_lc_trk_g3_6
T_11_15_wire_logic_cluster/lc_4/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_8_15_sp4_v_t_38
T_9_15_sp4_h_l_3
T_12_15_sp4_v_t_38
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_5/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_8_15_sp4_v_t_38
T_9_15_sp4_h_l_3
T_12_11_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_8_15_sp4_v_t_38
T_9_15_sp4_h_l_3
T_12_11_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_2_6
T_5_17_wire_logic_cluster/lc_7/out
T_5_17_sp4_h_l_3
T_7_17_lc_trk_g2_6
T_7_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.pid_preregZ0Z_21
T_4_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g1_6
T_5_17_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_1
T_15_14_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g3_5
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g0_5
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.pid_preregZ0Z_0
T_17_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_10
T_15_16_sp4_v_t_41
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_7/in_1

T_17_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_42
T_14_17_sp4_h_l_7
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_10
T_15_16_sp4_v_t_41
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_i_acummZ0Z_12
T_5_15_wire_logic_cluster/lc_0/out
T_4_15_sp4_h_l_8
T_3_15_lc_trk_g1_0
T_3_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_regZ0Z_15
T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_2_8_sp4_h_l_9
T_5_8_sp4_v_t_39
T_5_12_sp4_v_t_40
T_6_16_sp4_h_l_11
T_9_16_sp4_v_t_41
T_9_20_lc_trk_g1_4
T_9_20_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_41
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_2_8_sp4_h_l_9
T_5_8_sp4_v_t_39
T_5_12_lc_trk_g1_2
T_5_12_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_4
T_17_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_4/in_0

T_17_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_5/in_3

T_17_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNISPHMZ0Z_15
T_9_20_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_40
T_6_17_sp4_h_l_11
T_2_17_sp4_h_l_7
T_3_17_lc_trk_g3_7
T_3_17_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_40
T_6_17_sp4_h_l_11
T_2_17_sp4_h_l_7
T_3_17_lc_trk_g3_7
T_3_17_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.stateZ0Z_1
T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_18_sp4_v_t_36
T_12_20_lc_trk_g0_1
T_12_20_input_2_1
T_12_20_wire_logic_cluster/lc_1/in_2

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_18_sp4_v_t_36
T_12_19_lc_trk_g2_4
T_12_19_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_2/in_0

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_7/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_14_sp4_v_t_40
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_2/in_0

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_14_sp4_v_t_40
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_1/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_14_sp4_v_t_40
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_14_sp4_v_t_40
T_12_18_lc_trk_g1_5
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_5/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_10_lc_trk_g2_6
T_13_10_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_reset_i_a5_1_6
T_12_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDAHM_0Z0Z_10
T_2_15_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g0_3
T_2_16_wire_logic_cluster/lc_2/in_1

T_2_15_wire_logic_cluster/lc_3/out
T_3_16_lc_trk_g3_3
T_3_16_input_2_6
T_3_16_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.pid_preregZ0Z_23
T_4_18_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g3_0
T_5_17_input_2_7
T_5_17_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.pid_preregZ0Z_15
T_4_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g0_0
T_5_17_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_8
T_16_10_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g0_3
T_16_9_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.pid_preregZ0Z_12
T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp12_h_l_0
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_0/in_0

T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp12_h_l_0
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp12_h_l_0
T_13_19_sp4_h_l_5
T_16_15_sp4_v_t_46
T_15_17_lc_trk_g2_3
T_15_17_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp12_h_l_0
T_13_19_sp4_h_l_5
T_16_15_sp4_v_t_46
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_12
T_4_16_wire_logic_cluster/lc_5/cout
T_4_16_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_3_cry_0
T_16_8_wire_logic_cluster/lc_0/cout
T_16_8_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_1
T_16_8_wire_logic_cluster/lc_1/out
T_16_5_sp12_v_t_22
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.stateZ0Z_1
T_11_19_wire_logic_cluster/lc_7/out
T_9_19_sp12_h_l_1
T_14_19_lc_trk_g1_5
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_46
T_12_18_sp4_h_l_11
T_15_14_sp4_v_t_46
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_46
T_12_18_sp4_h_l_11
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_5/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_10_15_sp4_v_t_45
T_11_15_sp4_h_l_1
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_6/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_1/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_5/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_42
T_13_17_sp4_h_l_7
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_2/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_42
T_13_17_sp4_h_l_7
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_2/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_42
T_13_17_sp4_h_l_7
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_1/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_42
T_13_17_sp4_h_l_7
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_38
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_regZ0Z_13
T_1_5_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_12_sp4_v_t_44
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_6/in_3

T_1_5_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_36
T_2_12_sp4_h_l_7
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_12_sp4_v_t_44
T_1_13_lc_trk_g3_4
T_1_13_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_regZ0Z_9
T_1_6_wire_logic_cluster/lc_5/out
T_2_5_sp4_v_t_43
T_2_9_sp4_v_t_43
T_2_13_sp4_v_t_39
T_2_16_lc_trk_g1_7
T_2_16_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_5/out
T_2_5_sp4_v_t_43
T_2_9_sp4_v_t_43
T_2_13_sp4_v_t_39
T_2_16_lc_trk_g1_7
T_2_16_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_5/out
T_2_5_sp4_v_t_43
T_2_9_sp4_v_t_43
T_2_13_sp4_v_t_39
T_2_16_lc_trk_g1_7
T_2_16_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL8611_0Z0Z_9
T_2_16_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g3_6
T_2_16_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_2
T_16_18_wire_logic_cluster/lc_4/out
T_16_10_sp12_v_t_23
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_14_sp4_v_t_45
T_13_14_sp4_h_l_2
T_13_14_lc_trk_g0_7
T_13_14_wire_logic_cluster/lc_2/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_14_sp4_v_t_45
T_16_18_lc_trk_g0_0
T_16_18_input_2_4
T_16_18_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_2
T_16_8_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_36
T_15_10_lc_trk_g2_4
T_15_10_input_2_6
T_15_10_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.N_299
T_11_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_46
T_11_14_lc_trk_g2_3
T_11_14_wire_logic_cluster/lc_5/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_46
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_47
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_47
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_46
T_11_14_lc_trk_g2_3
T_11_14_wire_logic_cluster/lc_6/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_47
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.N_472_1
T_11_16_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIMJHM_0Z0Z_13
T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_0/in_0

T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_p_regZ0Z_7
T_1_24_wire_logic_cluster/lc_2/out
T_2_20_sp4_v_t_40
T_2_16_sp4_v_t_45
T_3_16_sp4_h_l_8
T_5_16_lc_trk_g2_5
T_5_16_wire_logic_cluster/lc_1/in_0

T_1_24_wire_logic_cluster/lc_2/out
T_2_20_sp4_v_t_40
T_2_16_sp4_v_t_45
T_3_16_sp4_h_l_8
T_5_16_lc_trk_g2_5
T_5_16_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_8
T_1_20_wire_logic_cluster/lc_6/out
T_0_20_sp4_h_l_20
T_2_16_sp4_v_t_44
T_3_16_sp4_h_l_9
T_5_16_lc_trk_g2_4
T_5_16_wire_logic_cluster/lc_3/in_1

T_1_20_wire_logic_cluster/lc_6/out
T_1_20_lc_trk_g2_6
T_1_20_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_p_regZ0Z_9
T_1_24_wire_logic_cluster/lc_4/out
T_1_20_sp4_v_t_45
T_1_16_sp4_v_t_46
T_2_16_sp4_h_l_11
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_6/in_3

T_1_24_wire_logic_cluster/lc_4/out
T_1_20_sp4_v_t_45
T_1_16_sp4_v_t_46
T_2_16_sp4_h_l_11
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.pid_preregZ0Z_9
T_14_23_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g2_3
T_13_22_input_2_5
T_13_22_wire_logic_cluster/lc_5/in_2

T_14_23_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_46
T_14_16_sp4_v_t_46
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_0/in_0

T_14_23_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_46
T_14_16_sp4_v_t_46
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g0_3
T_14_23_input_2_3
T_14_23_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_2_5
T_5_17_wire_logic_cluster/lc_6/out
T_5_17_sp4_h_l_1
T_7_17_lc_trk_g2_4
T_7_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.pid_preregZ0Z_20
T_4_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g1_5
T_5_17_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI6P511Z0Z_4_cascade_
T_2_15_wire_logic_cluster/lc_5/ltout
T_2_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.pid_preregZ0Z_11
T_9_17_wire_logic_cluster/lc_1/out
T_5_17_sp12_h_l_1
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_7/in_0

T_9_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g1_1
T_10_17_wire_logic_cluster/lc_7/in_3

T_9_17_wire_logic_cluster/lc_1/out
T_5_17_sp12_h_l_1
T_11_17_sp4_h_l_6
T_14_13_sp4_v_t_43
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_11
T_4_16_wire_logic_cluster/lc_4/cout
T_4_16_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_0
T_16_12_wire_logic_cluster/lc_0/out
T_16_9_sp4_v_t_40
T_16_10_lc_trk_g2_0
T_16_10_wire_logic_cluster/lc_7/in_1

T_16_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g1_0
T_16_12_wire_logic_cluster/lc_1/in_0

T_16_12_wire_logic_cluster/lc_0/out
T_16_9_sp4_v_t_40
T_16_13_sp4_v_t_40
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_7/in_3

T_16_12_wire_logic_cluster/lc_0/out
T_16_12_sp4_h_l_5
T_17_12_lc_trk_g3_5
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.pid_preregZ0Z_18
T_4_17_wire_logic_cluster/lc_3/out
T_5_17_lc_trk_g1_3
T_5_17_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.pid_preregZ0Z_22
T_4_17_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g1_7
T_5_17_input_2_6
T_5_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.pid_preregZ0Z_19
T_4_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g1_4
T_5_17_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI6P511_0Z0Z_4_cascade_
T_2_15_wire_logic_cluster/lc_1/ltout
T_2_15_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_15
T_18_10_wire_logic_cluster/lc_7/out
T_19_9_sp4_v_t_47
T_16_9_sp4_h_l_10
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHMZ0Z_14
T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_13_sp4_v_t_42
T_3_16_lc_trk_g0_2
T_3_16_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_1
T_16_8_wire_logic_cluster/lc_1/cout
T_16_8_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_p_regZ0Z_14
T_1_22_wire_logic_cluster/lc_6/out
T_2_21_sp4_v_t_45
T_2_17_sp4_v_t_41
T_2_13_sp4_v_t_37
T_3_13_sp4_h_l_0
T_4_13_lc_trk_g2_0
T_4_13_wire_logic_cluster/lc_1/in_3

T_1_22_wire_logic_cluster/lc_6/out
T_2_21_sp4_v_t_45
T_2_17_sp4_v_t_41
T_2_13_sp4_v_t_37
T_3_13_sp4_h_l_0
T_4_13_lc_trk_g2_0
T_4_13_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_14
T_15_13_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_39
T_17_14_sp4_h_l_8
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_regZ0Z_12
T_1_5_wire_logic_cluster/lc_3/out
T_1_4_sp4_v_t_38
T_1_8_sp4_v_t_43
T_2_12_sp4_h_l_6
T_4_12_lc_trk_g3_3
T_4_12_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_1_4_sp4_v_t_38
T_1_8_sp4_v_t_43
T_2_12_sp4_h_l_6
T_4_12_lc_trk_g3_3
T_4_12_wire_logic_cluster/lc_1/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_1_4_sp4_v_t_38
T_1_8_sp4_v_t_43
T_2_12_sp4_h_l_6
T_6_12_sp4_h_l_2
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_9
T_16_10_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g1_4
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.pid_preregZ0Z_10
T_13_23_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g1_7
T_13_22_wire_logic_cluster/lc_5/in_3

T_13_23_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_43
T_13_17_sp4_v_t_44
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_6/in_3

T_13_23_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_43
T_13_17_sp4_v_t_44
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_5/in_3

T_13_23_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g1_7
T_13_23_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.pid_preregZ0Z_12
T_15_22_wire_logic_cluster/lc_7/out
T_15_20_sp4_v_t_43
T_12_20_sp4_h_l_6
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_38
T_12_19_sp4_h_l_9
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_4/in_1

T_15_22_wire_logic_cluster/lc_7/out
T_15_20_sp4_v_t_43
T_12_20_sp4_h_l_6
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_38
T_12_19_sp4_h_l_9
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_3/in_1

T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g1_7
T_15_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_10
T_2_11_wire_logic_cluster/lc_7/out
T_3_9_sp4_v_t_42
T_4_13_sp4_h_l_1
T_5_13_lc_trk_g3_1
T_5_13_wire_logic_cluster/lc_1/in_1

T_2_11_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_3/in_1

End 

Net : xy_kp_1
T_11_21_wire_logic_cluster/lc_0/out
T_10_21_sp4_h_l_8
T_6_21_sp4_h_l_11
T_2_21_sp4_h_l_2
T_1_17_sp4_v_t_42
T_1_13_sp4_v_t_38
T_0_16_lc_trk_g2_6
T_0_16_wire_mult/mult/B_1

T_11_21_wire_logic_cluster/lc_0/out
T_10_21_sp4_h_l_8
T_14_21_sp4_h_l_11
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_2
T_25_21_sp4_v_t_39
T_25_24_lc_trk_g1_7
T_25_24_wire_mult/mult/B_1

End 

Net : pid_side.N_563
T_14_18_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_6/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_sp4_h_l_11
T_17_14_sp4_v_t_46
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_sp4_h_l_11
T_17_14_sp4_v_t_46
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_i_regZ0Z_16
T_1_9_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_41
T_2_12_sp4_v_t_41
T_3_16_sp4_h_l_4
T_3_16_lc_trk_g0_1
T_3_16_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_14
T_14_15_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_44
T_15_14_sp4_h_l_9
T_17_14_lc_trk_g3_4
T_17_14_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_44
T_15_14_sp4_h_l_9
T_17_14_lc_trk_g3_4
T_17_14_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.pid_preregZ0Z_2
T_15_23_wire_logic_cluster/lc_3/out
T_15_20_sp4_v_t_46
T_12_20_sp4_h_l_11
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_1/in_1

T_15_23_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_43
T_12_19_sp4_h_l_6
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_3/in_3

T_15_23_wire_logic_cluster/lc_3/out
T_15_22_sp4_v_t_38
T_15_18_sp4_v_t_43
T_12_18_sp4_h_l_6
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_3/in_3

T_15_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_d_12_cascade_
T_17_11_wire_logic_cluster/lc_1/ltout
T_17_11_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_1
T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_5/in_0

T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_4/in_3

T_16_12_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_5
T_16_18_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_7
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g2_6
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_10
T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_5/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNICV511_0Z0Z_6_cascade_
T_2_18_wire_logic_cluster/lc_1/ltout
T_2_18_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_12
T_17_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g3_6
T_16_9_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_2
T_15_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g0_7
T_16_14_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_sp4_h_l_3
T_11_14_sp4_h_l_11
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL8611Z0Z_9
T_2_16_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g1_1
T_3_16_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.pid_preregZ0Z_17
T_4_17_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_6/in_3

End 

Net : xy_kp_5
T_16_19_wire_logic_cluster/lc_4/out
T_14_19_sp4_h_l_5
T_10_19_sp4_h_l_1
T_6_19_sp4_h_l_1
T_2_19_sp4_h_l_4
T_1_15_sp4_v_t_41
T_0_16_lc_trk_g3_1
T_0_16_wire_mult/lc_5/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_36
T_18_21_sp4_h_l_7
T_22_21_sp4_h_l_10
T_25_21_sp4_v_t_38
T_25_24_lc_trk_g0_6
T_25_24_wire_mult/lc_5/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_5
T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_39
T_17_14_sp4_h_l_7
T_13_14_sp4_h_l_7
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_10
T_4_16_wire_logic_cluster/lc_3/cout
T_4_16_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_d_reg_prev_esr_RNISPHM_0Z0Z_15
T_4_13_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_39
T_2_16_sp4_h_l_7
T_3_16_lc_trk_g2_7
T_3_16_wire_logic_cluster/lc_7/in_0

T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g0_3
T_4_13_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_p_regZ0Z_15
T_1_23_wire_logic_cluster/lc_5/out
T_0_23_sp12_h_l_14
T_4_11_sp12_v_t_22
T_4_13_lc_trk_g2_5
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

T_1_23_wire_logic_cluster/lc_5/out
T_2_23_sp4_h_l_10
T_6_23_sp4_h_l_1
T_9_19_sp4_v_t_36
T_9_20_lc_trk_g3_4
T_9_20_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.un1_reset_i_a5_1_7
T_15_20_wire_logic_cluster/lc_7/out
T_14_20_sp4_h_l_6
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.pid_preregZ0Z_0
T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_7/in_3

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_11_19_sp4_h_l_0
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_4/in_3

T_14_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_10
T_12_18_lc_trk_g0_2
T_12_18_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_i_regZ0Z_17
T_1_9_wire_logic_cluster/lc_1/out
T_1_9_sp4_h_l_7
T_4_9_sp4_v_t_37
T_4_13_sp4_v_t_45
T_3_16_lc_trk_g3_5
T_3_16_wire_logic_cluster/lc_1/in_1

End 

Net : alt_ki_7
T_8_22_wire_logic_cluster/lc_3/out
T_2_22_sp12_h_l_1
T_1_10_sp12_v_t_22
T_1_11_sp4_v_t_44
T_0_11_sp4_h_l_33
T_0_11_lc_trk_g2_4
T_0_11_wire_mult/mult/B_7

End 

Net : pid_alt.error_i_regZ0Z_18
T_1_9_wire_logic_cluster/lc_6/out
T_0_9_sp12_h_l_16
T_3_9_sp12_v_t_23
T_3_16_lc_trk_g2_3
T_3_16_wire_logic_cluster/lc_2/in_1

End 

Net : xy_kp_6
T_5_20_wire_logic_cluster/lc_5/out
T_5_20_sp12_h_l_1
T_15_20_sp4_h_l_10
T_18_20_sp4_v_t_38
T_19_24_sp4_h_l_9
T_23_24_sp4_h_l_9
T_25_24_lc_trk_g3_4
T_25_24_wire_mult/lc_6/in_3

T_5_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_7
T_2_16_sp4_v_t_37
T_0_16_sp4_h_l_19
T_0_16_lc_trk_g3_6
T_0_16_wire_mult/lc_6/in_3

End 

Net : pid_front.pid_preregZ0Z_7
T_15_22_wire_logic_cluster/lc_4/out
T_14_22_sp4_h_l_0
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_6/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_8
T_13_18_lc_trk_g2_0
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_8
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_2/in_0

T_15_22_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g2_4
T_15_22_input_2_4
T_15_22_wire_logic_cluster/lc_4/in_2

End 

Net : alt_ki_6
T_16_22_wire_logic_cluster/lc_0/out
T_13_22_sp12_h_l_0
T_1_22_sp12_h_l_0
T_0_10_sp12_v_t_23
T_0_11_lc_trk_g2_7
T_0_11_wire_mult/lc_6/in_3

End 

Net : xy_kp_0
T_5_20_wire_logic_cluster/lc_0/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_24_lc_trk_g3_0
T_25_24_wire_mult/lc_0/in_3

T_5_20_wire_logic_cluster/lc_0/out
T_4_20_sp4_h_l_8
T_3_16_sp4_v_t_45
T_0_16_sp4_h_l_8
T_0_16_lc_trk_g0_5
T_0_16_wire_mult/lc_0/in_3

End 

Net : pid_alt.un1_reset_i_a2_3_cascade_
T_10_16_wire_logic_cluster/lc_1/ltout
T_10_16_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_3
T_17_10_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_2/in_0

T_17_10_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_1/in_1

T_17_10_wire_logic_cluster/lc_0/out
T_17_6_sp12_v_t_23
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.N_530
T_10_16_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_3/in_3

T_10_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.pid_preregZ0Z_10
T_4_16_wire_logic_cluster/lc_3/out
T_0_16_sp12_h_l_5
T_10_16_sp12_h_l_1
T_10_16_lc_trk_g1_2
T_10_16_wire_logic_cluster/lc_1/in_0

T_4_16_wire_logic_cluster/lc_3/out
T_4_16_sp4_h_l_11
T_7_12_sp4_v_t_40
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_6/in_3

T_4_16_wire_logic_cluster/lc_3/out
T_4_16_sp4_h_l_11
T_8_16_sp4_h_l_7
T_11_12_sp4_v_t_42
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_0/in_3

End 

Net : xy_kp_7
T_11_21_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_45
T_9_20_sp4_h_l_2
T_5_20_sp4_h_l_2
T_4_16_sp4_v_t_39
T_1_16_sp4_h_l_2
T_0_16_lc_trk_g0_2
T_0_16_wire_mult/mult/B_7

T_11_21_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_45
T_13_24_sp4_h_l_2
T_17_24_sp4_h_l_10
T_21_24_sp4_h_l_1
T_25_24_sp4_h_l_1
T_25_24_lc_trk_g0_4
T_25_24_wire_mult/mult/B_7

End 

Net : pid_side.pid_preregZ0Z_7
T_11_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_0
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g2_0
T_10_17_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_0
T_15_13_sp4_v_t_43
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_3/in_3

T_11_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_17
T_18_21_wire_logic_cluster/lc_1/cout
T_18_21_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.N_1818_i
T_17_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g0_6
T_18_19_input_2_0
T_18_19_wire_logic_cluster/lc_0/in_2

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp4_h_l_4
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_d_regZ0Z_14
T_1_6_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_39
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_39
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_4/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_39
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.pid_preregZ0Z_4
T_16_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_7/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_42
T_13_19_sp4_h_l_7
T_12_19_lc_trk_g1_7
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

T_16_20_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_42
T_13_19_sp4_h_l_7
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_1/in_3

T_16_20_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_42
T_13_19_sp4_h_l_7
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_2/in_3

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.pid_preregZ0Z_3
T_16_21_wire_logic_cluster/lc_3/out
T_14_21_sp4_h_l_3
T_13_17_sp4_v_t_45
T_12_19_lc_trk_g2_0
T_12_19_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_7/in_1

T_16_21_wire_logic_cluster/lc_3/out
T_14_21_sp4_h_l_3
T_13_17_sp4_v_t_45
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_2
T_3_14_wire_logic_cluster/lc_2/cout
T_3_14_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_i_acumm_esr_RNI0VF91Z0Z_3
T_3_14_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g3_3
T_4_15_input_2_4
T_4_15_wire_logic_cluster/lc_4/in_2

T_3_14_wire_logic_cluster/lc_3/out
T_3_14_sp4_h_l_11
T_5_14_lc_trk_g3_6
T_5_14_wire_logic_cluster/lc_2/in_3

T_3_14_wire_logic_cluster/lc_3/out
T_3_14_sp4_h_l_11
T_2_14_sp4_v_t_40
T_2_18_sp4_v_t_40
T_1_19_lc_trk_g3_0
T_1_19_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un1_reset_i_a5_0_5
T_12_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_47
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_reset_i_a5_0_3
T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.un1_pid_prereg_0_cry_9
T_4_16_wire_logic_cluster/lc_2/cout
T_4_16_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_2
T_15_10_wire_logic_cluster/lc_6/out
T_16_9_sp4_v_t_45
T_17_9_sp4_h_l_8
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_3/in_1

T_15_10_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g1_6
T_15_10_wire_logic_cluster/lc_7/in_0

T_15_10_wire_logic_cluster/lc_6/out
T_15_7_sp4_v_t_36
T_16_11_sp4_h_l_7
T_17_11_lc_trk_g2_7
T_17_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.pid_preregZ0Z_5
T_16_21_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g2_1
T_15_20_input_2_7
T_15_20_wire_logic_cluster/lc_7/in_2

T_16_21_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_47
T_13_19_sp4_h_l_10
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_2/in_1

T_16_21_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_47
T_13_19_sp4_h_l_10
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_1/in_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_47
T_13_19_sp4_h_l_10
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_2/in_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_47
T_13_19_sp4_h_l_10
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_1/in_3

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.pid_preregZ0Z_13
T_14_23_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g3_7
T_13_22_wire_logic_cluster/lc_6/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_sp4_h_l_3
T_13_19_sp4_v_t_45
T_10_19_sp4_h_l_8
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_sp4_h_l_3
T_13_19_sp4_v_t_45
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_sp4_h_l_3
T_13_19_sp4_v_t_45
T_10_19_sp4_h_l_8
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_0/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_sp4_h_l_3
T_13_19_sp4_v_t_45
T_14_19_sp4_h_l_1
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_3/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_sp4_h_l_3
T_13_19_sp4_v_t_45
T_14_19_sp4_h_l_1
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g2_7
T_14_23_input_2_7
T_14_23_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_8
T_16_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_2/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g1_6
T_16_13_wire_logic_cluster/lc_3/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHM_0Z0Z_14
T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g2_4
T_4_13_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.pid_preregZ0Z_11
T_14_23_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g3_6
T_13_22_wire_logic_cluster/lc_6/in_1

T_14_23_wire_logic_cluster/lc_6/out
T_13_23_sp12_h_l_0
T_12_11_sp12_v_t_23
T_12_18_lc_trk_g2_3
T_12_18_wire_logic_cluster/lc_6/in_1

T_14_23_wire_logic_cluster/lc_6/out
T_14_21_sp4_v_t_41
T_14_17_sp4_v_t_37
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_6/in_3

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g3_6
T_14_23_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_p_reg_esr_RNI3SMI1Z0Z_0
T_1_17_wire_logic_cluster/lc_2/out
T_1_17_sp4_h_l_9
T_4_13_sp4_v_t_44
T_4_15_lc_trk_g2_1
T_4_15_input_2_1
T_4_15_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_8
T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_2/in_1

T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_4/in_3

T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_5/in_0

End 

Net : alt_kp_3
T_2_23_wire_logic_cluster/lc_5/out
T_0_23_sp12_h_l_13
T_2_23_sp4_h_l_8
T_1_23_sp4_v_t_45
T_0_24_lc_trk_g3_5
T_0_24_wire_mult/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_14
T_16_11_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_45
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_6/in_1

End 

Net : xy_kp_4
T_8_16_wire_logic_cluster/lc_0/out
T_8_12_sp12_v_t_23
T_9_24_sp12_h_l_0
T_21_24_sp12_h_l_0
T_25_24_lc_trk_g0_3
T_25_24_wire_mult/lc_4/in_3

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_sp4_h_l_5
T_4_16_sp4_h_l_5
T_0_16_sp4_h_l_5
T_0_16_lc_trk_g1_0
T_0_16_wire_mult/lc_4/in_3

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_sp4_h_l_5
T_8_16_lc_trk_g0_0
T_8_16_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_16
T_18_21_wire_logic_cluster/lc_0/cout
T_18_21_wire_logic_cluster/lc_1/in_3

Net : pid_alt.error_d_reg_prevZ0Z_13
T_1_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_37
T_3_12_sp4_h_l_0
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_3/in_1

T_1_13_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g1_2
T_1_14_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.pid_preregZ0Z_2
T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_44
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_3/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_7
T_18_15_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_0/in_0

T_18_15_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_3/in_1

T_18_15_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_13
T_16_11_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_1/out
T_17_9_sp4_v_t_46
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDAHMZ0Z_10_cascade_
T_5_13_wire_logic_cluster/lc_1/ltout
T_5_13_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_13
T_17_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.un1_pid_prereg_0_cry_8
T_4_16_wire_logic_cluster/lc_1/cout
T_4_16_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_i_acumm_esr_RNITQE91Z0Z_2
T_3_14_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g3_2
T_4_15_input_2_3
T_4_15_wire_logic_cluster/lc_3/in_2

T_3_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_9
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/in_3

T_3_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_9
T_2_14_sp4_v_t_38
T_1_17_lc_trk_g2_6
T_1_17_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_1
T_3_14_wire_logic_cluster/lc_1/cout
T_3_14_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_0_axb_17
T_15_10_wire_logic_cluster/lc_3/out
T_16_9_sp4_v_t_39
T_15_13_lc_trk_g1_2
T_15_13_input_2_1
T_15_13_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_13
T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_2/in_1

T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_4/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.pid_preregZ0Z_15
T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_0/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g1_5
T_15_23_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_5
T_17_10_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_4/in_0

T_17_10_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_1/in_1

T_17_10_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g2_7
T_18_11_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_15
T_5_12_wire_logic_cluster/lc_4/out
T_0_12_sp12_h_l_4
T_9_12_sp12_v_t_23
T_9_20_lc_trk_g2_0
T_9_20_wire_logic_cluster/lc_0/in_0

T_5_12_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g1_4
T_4_13_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_i_regZ0Z_19
T_1_10_wire_logic_cluster/lc_4/out
T_1_8_sp4_v_t_37
T_1_12_sp4_v_t_37
T_2_16_sp4_h_l_0
T_3_16_lc_trk_g2_0
T_3_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.pid_preregZ0Z_1
T_11_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_43
T_12_20_lc_trk_g3_3
T_12_20_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_1/out
T_12_18_sp4_v_t_38
T_12_19_lc_trk_g3_6
T_12_19_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_43
T_12_15_sp4_v_t_39
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_18_21_0_
T_18_21_wire_logic_cluster/carry_in_mux/cout
T_18_21_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.throttleZ0Z_10
T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_16_13_sp4_v_t_42
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_1/in_0

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_7
T_14_10_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_44
T_15_11_sp4_h_l_9
T_17_11_lc_trk_g3_4
T_17_11_wire_logic_cluster/lc_2/in_1

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g3_2
T_14_10_wire_logic_cluster/lc_4/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g3_2
T_14_10_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_10
T_14_11_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_44
T_15_13_sp4_v_t_40
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_1/in_1

T_14_11_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_40
T_15_12_sp4_h_l_11
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_6/in_3

T_14_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g0_0
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.pid_preregZ0Z_5
T_4_15_wire_logic_cluster/lc_6/out
T_3_15_sp12_h_l_0
T_7_15_lc_trk_g0_3
T_7_15_input_2_5
T_7_15_wire_logic_cluster/lc_5/in_2

T_4_15_wire_logic_cluster/lc_6/out
T_3_15_sp12_h_l_0
T_11_15_lc_trk_g0_3
T_11_15_wire_logic_cluster/lc_2/in_1

T_4_15_wire_logic_cluster/lc_6/out
T_3_15_sp12_h_l_0
T_8_15_sp4_h_l_7
T_11_15_sp4_v_t_37
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_1/in_1

T_4_15_wire_logic_cluster/lc_6/out
T_3_15_sp12_h_l_0
T_8_15_sp4_h_l_7
T_11_11_sp4_v_t_36
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_6/in_0

T_4_15_wire_logic_cluster/lc_6/out
T_3_15_sp12_h_l_0
T_8_15_sp4_h_l_7
T_11_11_sp4_v_t_36
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.un1_reset_i_a5_1_10_7_cascade_
T_7_15_wire_logic_cluster/lc_5/ltout
T_7_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF2611_0Z0Z_7_cascade_
T_5_16_wire_logic_cluster/lc_6/ltout
T_5_16_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_16
T_18_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_11
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_0
T_3_14_wire_logic_cluster/lc_0/cout
T_3_14_wire_logic_cluster/lc_1/in_3

Net : pid_alt.error_i_acumm_esr_RNIQMD91Z0Z_1
T_3_14_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g3_1
T_4_15_input_2_2
T_4_15_wire_logic_cluster/lc_2/in_2

T_3_14_wire_logic_cluster/lc_1/out
T_3_14_sp4_h_l_7
T_5_14_lc_trk_g3_2
T_5_14_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_7
T_4_16_wire_logic_cluster/lc_0/cout
T_4_16_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_p_regZ0Z_3
T_20_15_wire_logic_cluster/lc_7/out
T_20_10_sp12_v_t_22
T_9_10_sp12_h_l_1
T_8_10_sp12_v_t_22
T_8_17_lc_trk_g3_2
T_8_17_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_7/out
T_20_10_sp12_v_t_22
T_9_10_sp12_h_l_1
T_8_10_sp12_v_t_22
T_8_13_sp4_v_t_42
T_9_17_sp4_h_l_1
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g1_7
T_20_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_pid_prereg_cry_19
T_8_19_wire_logic_cluster/lc_2/cout
T_8_19_wire_logic_cluster/lc_3/in_3

Net : pid_side.un1_pid_prereg_cry_19_THRU_CO
T_8_19_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g1_3
T_9_19_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_287
T_12_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_1/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_5/in_0

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_13_18_lc_trk_g2_3
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_13_18_lc_trk_g2_3
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_1/in_0

T_12_20_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_11
T_5_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_input_2_6
T_5_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_10_1
T_12_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_9
T_14_22_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_38
T_15_14_sp4_v_t_43
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_38
T_15_14_sp4_v_t_43
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_i_regZ0Z_20
T_1_10_wire_logic_cluster/lc_1/out
T_1_8_sp4_v_t_47
T_1_12_sp4_v_t_47
T_2_16_sp4_h_l_4
T_3_16_lc_trk_g3_4
T_3_16_wire_logic_cluster/lc_4/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_1_8_sp4_v_t_47
T_1_12_sp4_v_t_47
T_2_16_sp4_h_l_4
T_3_16_lc_trk_g3_4
T_3_16_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.un1_pid_prereg_cry_18
T_8_19_wire_logic_cluster/lc_1/cout
T_8_19_wire_logic_cluster/lc_2/in_3

Net : pid_side.un1_pid_prereg_cry_18_THRU_CO
T_8_19_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.pid_preregZ0Z_16
T_15_23_wire_logic_cluster/lc_1/out
T_15_19_sp4_v_t_39
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_0/in_3

T_15_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_8
T_14_10_wire_logic_cluster/lc_7/out
T_12_10_sp12_h_l_1
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_6/in_0

T_14_10_wire_logic_cluster/lc_7/out
T_12_10_sp12_h_l_1
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_7/out
T_12_10_sp4_h_l_11
T_15_10_sp4_v_t_46
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_9
T_16_18_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_45
T_14_15_sp4_h_l_2
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_45
T_14_15_sp4_h_l_2
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.stateZ0Z_0
T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_10_sp4_v_t_38
T_8_14_sp4_v_t_38
T_7_18_lc_trk_g1_3
T_7_18_input_2_4
T_7_18_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_6_1_sp12_h_l_1
T_12_1_lc_trk_g0_6
T_12_1_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_6_1_sp12_h_l_1
T_8_1_sp4_h_l_2
T_11_1_sp4_v_t_39
T_10_5_lc_trk_g1_2
T_10_5_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_5_8_sp4_v_t_38
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_16
T_15_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g0_1
T_16_10_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_4_16_0_
T_4_16_wire_logic_cluster/carry_in_mux/cout
T_4_16_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNI58QQZ0Z_3
T_16_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.un1_pid_prereg_cry_19_THRU_CO
T_18_24_wire_logic_cluster/lc_3/out
T_16_24_sp4_h_l_3
T_15_20_sp4_v_t_45
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_regZ0Z_1
T_21_23_wire_logic_cluster/lc_6/out
T_21_22_sp4_v_t_44
T_18_22_sp4_h_l_9
T_18_22_lc_trk_g1_4
T_18_22_wire_logic_cluster/lc_0/in_1

T_21_23_wire_logic_cluster/lc_6/out
T_12_23_sp12_h_l_0
T_11_11_sp12_v_t_23
T_11_22_lc_trk_g3_3
T_11_22_wire_logic_cluster/lc_1/in_1

T_21_23_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g3_6
T_21_23_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_cry_19
T_18_24_wire_logic_cluster/lc_2/cout
T_18_24_wire_logic_cluster/lc_3/in_3

Net : pid_alt.un1_reset_i_a5_0_6_3
T_10_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.pid_preregZ0Z_4
T_4_15_wire_logic_cluster/lc_5/out
T_5_15_sp4_h_l_10
T_7_15_lc_trk_g2_7
T_7_15_wire_logic_cluster/lc_5/in_0

T_4_15_wire_logic_cluster/lc_5/out
T_3_15_sp4_h_l_2
T_7_15_sp4_h_l_10
T_10_15_sp4_v_t_47
T_10_16_lc_trk_g2_7
T_10_16_wire_logic_cluster/lc_5/in_0

T_4_15_wire_logic_cluster/lc_5/out
T_5_15_sp4_h_l_10
T_9_15_sp4_h_l_6
T_12_15_sp4_v_t_43
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_1/in_3

T_4_15_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_43
T_6_14_sp4_h_l_11
T_10_14_sp4_h_l_7
T_11_14_lc_trk_g3_7
T_11_14_input_2_6
T_11_14_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_17_4_0_cascade_
T_17_19_wire_logic_cluster/lc_4/ltout
T_17_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.pid_preregZ0Z_2
T_4_15_wire_logic_cluster/lc_3/out
T_5_15_sp4_h_l_6
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_5/in_1

T_4_15_wire_logic_cluster/lc_3/out
T_4_12_sp4_v_t_46
T_5_16_sp4_h_l_11
T_9_16_sp4_h_l_7
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_5/in_1

T_4_15_wire_logic_cluster/lc_3/out
T_4_12_sp4_v_t_46
T_5_16_sp4_h_l_11
T_9_16_sp4_h_l_7
T_12_12_sp4_v_t_36
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_p_regZ0Z_1
T_20_15_wire_logic_cluster/lc_6/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_9_15_sp4_v_t_42
T_8_17_lc_trk_g0_7
T_8_17_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_sp4_h_l_4
T_22_15_sp4_v_t_44
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.N_532
T_12_18_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g1_6
T_12_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.un1_reset_i_a2_3
T_13_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g2_0
T_12_18_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_11
T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_3/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_p_regZ0Z_5
T_23_23_wire_logic_cluster/lc_3/out
T_23_22_sp12_v_t_22
T_12_22_sp12_h_l_1
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_4/in_1

T_23_23_wire_logic_cluster/lc_3/out
T_21_23_sp4_h_l_3
T_17_23_sp4_h_l_11
T_16_19_sp4_v_t_46
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_1/in_1

T_23_23_wire_logic_cluster/lc_3/out
T_23_23_lc_trk_g0_3
T_23_23_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.pid_preregZ0Z_9
T_4_16_wire_logic_cluster/lc_2/out
T_4_16_sp4_h_l_9
T_8_16_sp4_h_l_9
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_1/in_1

T_4_16_wire_logic_cluster/lc_2/out
T_4_16_sp4_h_l_9
T_8_16_sp4_h_l_9
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_3/in_1

T_4_16_wire_logic_cluster/lc_2/out
T_4_16_sp4_h_l_9
T_8_16_sp4_h_l_9
T_11_12_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_regZ0Z_17
T_1_7_wire_logic_cluster/lc_3/out
T_1_6_sp12_v_t_22
T_1_18_sp12_v_t_22
T_1_20_lc_trk_g2_5
T_1_20_wire_logic_cluster/lc_0/in_3

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_sp4_h_l_11
T_4_7_sp4_v_t_41
T_4_11_sp4_v_t_37
T_4_15_sp4_v_t_45
T_3_17_lc_trk_g2_0
T_3_17_wire_logic_cluster/lc_1/in_3

T_1_7_wire_logic_cluster/lc_3/out
T_1_6_sp12_v_t_22
T_1_18_sp12_v_t_22
T_1_20_lc_trk_g2_5
T_1_20_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IMZ0Z_17
T_1_20_wire_logic_cluster/lc_0/out
T_2_16_sp4_v_t_36
T_2_17_lc_trk_g2_4
T_2_17_wire_logic_cluster/lc_5/in_1

T_1_20_wire_logic_cluster/lc_0/out
T_2_16_sp4_v_t_36
T_2_17_lc_trk_g2_4
T_2_17_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHM_0Z0Z_12_cascade_
T_4_12_wire_logic_cluster/lc_6/ltout
T_4_12_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_11
T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_4/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL8611_0Z0Z_9_cascade_
T_2_16_wire_logic_cluster/lc_6/ltout
T_2_16_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_7
T_5_16_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_1/in_1

T_5_16_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g0_4
T_5_16_input_2_6
T_5_16_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.state_0_sqmuxa
T_7_8_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_14
T_8_8_wire_logic_cluster/lc_6/cout
T_8_8_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_11
T_8_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_7/in_0

T_8_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.WDT_RNI65RK1Z0Z_10
T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDT_RNI2VDI1Z0Z_10
T_7_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_12
T_8_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.pid_preregZ0Z_14
T_14_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.WDT10_0_i
T_7_12_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g2_4
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

T_7_12_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.pid_preregZ0Z_0
T_4_15_wire_logic_cluster/lc_1/out
T_4_12_sp4_v_t_42
T_5_16_sp4_h_l_7
T_9_16_sp4_h_l_10
T_10_16_lc_trk_g3_2
T_10_16_input_2_3
T_10_16_wire_logic_cluster/lc_3/in_2

T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_9_15_sp4_h_l_10
T_11_15_lc_trk_g2_7
T_11_15_wire_logic_cluster/lc_2/in_3

T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_9_15_sp4_h_l_10
T_13_15_sp4_h_l_1
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.un1_reset_i_a5_1_10_8
T_10_16_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g2_4
T_11_15_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.un1_reset_i_a5_1_10_5_cascade_
T_10_16_wire_logic_cluster/lc_3/ltout
T_10_16_wire_logic_cluster/lc_4/in_2

End 

Net : dron_frame_decoder_1.WDT10lt14_0_cascade_
T_7_12_wire_logic_cluster/lc_3/ltout
T_7_12_wire_logic_cluster/lc_4/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_14
T_8_12_wire_logic_cluster/lc_6/cout
T_8_12_wire_logic_cluster/lc_7/in_3

End 

Net : Commands_frame_decoder.WDT8lt14_0_cascade_
T_7_8_wire_logic_cluster/lc_3/ltout
T_7_8_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_9
T_2_16_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g0_4
T_2_16_input_2_6
T_2_16_wire_logic_cluster/lc_6/in_2

T_2_16_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_1/in_1

End 

Net : scaler_4.un3_source_data_0_axb_7
T_2_10_wire_logic_cluster/lc_2/out
T_0_10_sp12_h_l_7
T_8_0_span12_vert_19
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_7/in_1

End 

Net : frame_decoder_OFF4data_7
T_7_10_wire_logic_cluster/lc_7/out
T_0_10_sp12_h_l_6
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_2/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_0_10_sp12_h_l_6
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_14
T_12_11_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_36
T_14_11_sp4_h_l_7
T_17_11_sp4_v_t_37
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_36
T_14_11_sp4_h_l_7
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_8_10_0_
T_8_10_wire_logic_cluster/carry_in_mux/cout
T_8_10_wire_logic_cluster/lc_0/in_3

Net : pid_alt.pid_preregZ0Z_7
T_4_16_wire_logic_cluster/lc_0/out
T_5_16_sp4_h_l_0
T_9_16_sp4_h_l_3
T_10_16_lc_trk_g2_3
T_10_16_input_2_1
T_10_16_wire_logic_cluster/lc_1/in_2

T_4_16_wire_logic_cluster/lc_0/out
T_5_16_sp4_h_l_0
T_9_16_sp4_h_l_3
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_4/in_0

T_4_16_wire_logic_cluster/lc_0/out
T_5_16_sp4_h_l_0
T_9_16_sp4_h_l_3
T_12_12_sp4_v_t_44
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_7/in_3

End 

Net : scaler_4.un3_source_data_0_cry_7_c_RNIP0PN
T_8_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g0_0
T_9_10_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_4.un2_source_data_0_cry_9
T_9_11_wire_logic_cluster/lc_0/cout
T_9_11_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_regZ0Z_16
T_1_5_wire_logic_cluster/lc_7/out
T_0_5_sp12_h_l_2
T_10_5_sp12_v_t_22
T_0_17_sp12_h_l_2
T_3_17_lc_trk_g0_2
T_3_17_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_sp12_h_l_2
T_10_5_sp12_v_t_22
T_0_17_sp12_h_l_2
T_3_17_lc_trk_g0_2
T_3_17_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_sp12_h_l_2
T_10_5_sp12_v_t_22
T_0_17_sp12_h_l_2
T_3_17_lc_trk_g0_2
T_3_17_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIVSHM_0Z0Z_16
T_3_17_wire_logic_cluster/lc_6/out
T_3_17_lc_trk_g1_6
T_3_17_wire_logic_cluster/lc_5/in_0

End 

Net : dron_frame_decoder_1.WDTZ0Z_13
T_8_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g2_5
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

T_8_12_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_11
T_8_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g2_3
T_7_8_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g2_3
T_7_8_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_13
T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_8
T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_14_13_sp4_h_l_9
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_0/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_40
T_13_14_sp4_h_l_11
T_15_14_lc_trk_g2_6
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_lc_trk_g0_3
T_13_10_input_2_3
T_13_10_wire_logic_cluster/lc_3/in_2

End 

Net : dron_frame_decoder_1.WDTZ0Z_10
T_8_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g1_2
T_8_12_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_17
T_15_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_14
T_12_13_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_36
T_13_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_36
T_13_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.un1_pid_prereg_236_1
T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_2_14_sp4_h_l_10
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_5/in_0

T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_2_14_sp4_h_l_10
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_7/in_0

T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_2_14_sp4_h_l_10
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_6/in_3

T_5_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g0_5
T_5_18_wire_logic_cluster/lc_7/in_0

T_5_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g0_5
T_5_18_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_5/out
T_4_18_lc_trk_g2_5
T_4_18_input_2_1
T_4_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_regZ0Z_20
T_1_6_wire_logic_cluster/lc_4/out
T_0_6_sp12_h_l_12
T_5_6_sp12_v_t_23
T_5_18_lc_trk_g2_0
T_5_18_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_0_6_sp12_h_l_12
T_5_6_sp12_v_t_23
T_5_18_lc_trk_g3_0
T_5_18_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_0_6_sp12_h_l_12
T_5_6_sp12_v_t_23
T_5_18_lc_trk_g3_0
T_5_18_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.source_CH3data_1_sqmuxa_0
T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_17_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_17_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_17_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_17_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_17_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_17_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_17_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_17_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_2_0_4_0
T_17_20_wire_logic_cluster/lc_7/out
T_17_15_sp12_v_t_22
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_0/in_0

T_17_20_wire_logic_cluster/lc_7/out
T_17_15_sp12_v_t_22
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_12
T_14_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_2/in_0

T_14_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_3/in_0

T_14_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_p_regZ0Z_2
T_22_23_wire_logic_cluster/lc_7/out
T_22_22_sp4_v_t_46
T_19_22_sp4_h_l_11
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_1/in_1

T_22_23_wire_logic_cluster/lc_7/out
T_12_23_sp12_h_l_1
T_15_23_lc_trk_g1_1
T_15_23_wire_logic_cluster/lc_3/in_1

T_22_23_wire_logic_cluster/lc_7/out
T_22_23_lc_trk_g1_7
T_22_23_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.un1_pid_prereg_cry_18
T_18_24_wire_logic_cluster/lc_1/cout
T_18_24_wire_logic_cluster/lc_2/in_3

Net : pid_front.un1_pid_prereg_cry_18_THRU_CO
T_18_24_wire_logic_cluster/lc_2/out
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_14_22_lc_trk_g1_1
T_14_22_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL8611Z0Z_9_cascade_
T_2_16_wire_logic_cluster/lc_1/ltout
T_2_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF2611Z0Z_7_cascade_
T_5_16_wire_logic_cluster/lc_1/ltout
T_5_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_cry_15
T_8_18_wire_logic_cluster/lc_6/cout
T_8_18_wire_logic_cluster/lc_7/in_3

Net : pid_side.un1_pid_prereg_cry_17
T_8_19_wire_logic_cluster/lc_0/cout
T_8_19_wire_logic_cluster/lc_1/in_3

Net : pid_side.un1_pid_prereg_cry_15_THRU_CO
T_8_18_wire_logic_cluster/lc_7/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_3
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_pid_prereg_cry_17_THRU_CO
T_8_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_regZ0Z_18
T_1_6_wire_logic_cluster/lc_1/out
T_0_6_sp4_h_l_10
T_3_6_sp4_v_t_47
T_3_10_sp4_v_t_47
T_3_14_sp4_v_t_47
T_2_17_lc_trk_g3_7
T_2_17_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_1/out
T_0_6_sp4_h_l_10
T_3_6_sp4_v_t_47
T_3_10_sp4_v_t_47
T_3_14_sp4_v_t_47
T_2_17_lc_trk_g3_7
T_2_17_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_0_6_sp4_h_l_10
T_3_6_sp4_v_t_47
T_3_10_sp4_v_t_47
T_3_14_sp4_v_t_47
T_2_17_lc_trk_g3_7
T_2_17_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI53IM_0Z0Z_18
T_2_17_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g1_6
T_2_17_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.pid_preregZ0Z_1
T_4_15_wire_logic_cluster/lc_2/out
T_5_15_sp4_h_l_4
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_5/in_3

T_4_15_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_44
T_5_16_sp4_h_l_9
T_9_16_sp4_h_l_0
T_10_16_lc_trk_g2_0
T_10_16_wire_logic_cluster/lc_5/in_3

T_4_15_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_44
T_5_16_sp4_h_l_9
T_9_16_sp4_h_l_0
T_12_12_sp4_v_t_37
T_12_15_lc_trk_g0_5
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGGKMZ0Z_20
T_5_18_wire_logic_cluster/lc_0/out
T_5_14_sp4_v_t_37
T_2_14_sp4_h_l_6
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_5/in_1

T_5_18_wire_logic_cluster/lc_0/out
T_5_14_sp4_v_t_37
T_2_14_sp4_h_l_6
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_7/in_1

T_5_18_wire_logic_cluster/lc_0/out
T_5_14_sp4_v_t_37
T_2_14_sp4_h_l_6
T_2_14_lc_trk_g1_3
T_2_14_input_2_6
T_2_14_wire_logic_cluster/lc_6/in_2

T_5_18_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g0_0
T_5_18_wire_logic_cluster/lc_7/in_1

T_5_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g3_0
T_4_18_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_p_regZ0Z_4
T_23_23_wire_logic_cluster/lc_4/out
T_23_22_sp4_v_t_40
T_20_22_sp4_h_l_11
T_16_22_sp4_h_l_11
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_3/in_1

T_23_23_wire_logic_cluster/lc_4/out
T_22_23_sp4_h_l_0
T_18_23_sp4_h_l_3
T_17_19_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/in_1

T_23_23_wire_logic_cluster/lc_4/out
T_23_23_lc_trk_g0_4
T_23_23_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.pid_preregZ0Z_12
T_4_16_wire_logic_cluster/lc_5/out
T_4_15_sp4_v_t_42
T_5_15_sp4_h_l_0
T_7_15_lc_trk_g3_5
T_7_15_wire_logic_cluster/lc_6/in_0

T_4_16_wire_logic_cluster/lc_5/out
T_4_16_sp12_h_l_1
T_10_16_lc_trk_g1_6
T_10_16_input_2_5
T_10_16_wire_logic_cluster/lc_5/in_2

T_4_16_wire_logic_cluster/lc_5/out
T_4_16_sp12_h_l_1
T_11_16_lc_trk_g0_1
T_11_16_wire_logic_cluster/lc_5/in_0

T_4_16_wire_logic_cluster/lc_5/out
T_4_16_sp12_h_l_1
T_8_16_sp4_h_l_4
T_11_12_sp4_v_t_41
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_13
T_13_12_wire_logic_cluster/lc_4/out
T_14_12_sp4_h_l_8
T_17_12_sp4_v_t_36
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_0/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_sp4_h_l_8
T_17_8_sp4_v_t_45
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g2_4
T_13_12_input_2_4
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_12
T_14_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g1_5
T_14_13_input_2_2
T_14_13_wire_logic_cluster/lc_2/in_2

T_14_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g2_5
T_14_13_wire_logic_cluster/lc_4/in_3

T_14_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g2_5
T_14_13_wire_logic_cluster/lc_5/in_0

End 

Net : alt_kp_4
T_7_22_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_41
T_4_24_sp4_h_l_9
T_0_24_sp4_h_l_5
T_0_24_lc_trk_g1_0
T_0_24_wire_mult/lc_4/in_3

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g2_6
T_7_22_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.un1_pid_prereg_0
T_3_14_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g2_0
T_4_15_wire_logic_cluster/lc_1/in_1

T_3_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_5
T_0_14_sp4_h_l_12
T_2_14_sp4_v_t_36
T_1_17_lc_trk_g2_4
T_1_17_wire_logic_cluster/lc_2/in_0

End 

Net : Commands_frame_decoder.state_RNIQRI31Z0Z_10
T_5_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_45
T_6_14_sp4_v_t_46
T_6_18_sp4_v_t_46
T_7_22_sp4_h_l_11
T_11_22_sp4_h_l_11
T_15_22_sp4_h_l_11
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_5_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_45
T_6_14_sp4_v_t_46
T_6_18_sp4_v_t_46
T_7_22_sp4_h_l_11
T_8_22_lc_trk_g3_3
T_8_22_wire_logic_cluster/lc_3/cen

T_5_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_45
T_3_10_sp4_h_l_2
T_2_6_sp4_v_t_42
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_2/cen

T_5_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_45
T_3_10_sp4_h_l_2
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_5/cen

T_5_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_45
T_3_10_sp4_h_l_2
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_5/cen

T_5_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_45
T_3_10_sp4_h_l_2
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_5/cen

T_5_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_45
T_3_10_sp4_h_l_2
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_5/cen

T_5_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_45
T_3_10_sp4_h_l_2
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_5/cen

End 

Net : pid_alt.pid_preregZ0Z_6
T_4_15_wire_logic_cluster/lc_7/out
T_4_12_sp4_v_t_38
T_5_16_sp4_h_l_3
T_9_16_sp4_h_l_6
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_2/in_3

T_4_15_wire_logic_cluster/lc_7/out
T_4_12_sp4_v_t_38
T_5_16_sp4_h_l_3
T_9_16_sp4_h_l_6
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_4/in_3

T_4_15_wire_logic_cluster/lc_7/out
T_4_14_sp4_v_t_46
T_5_14_sp4_h_l_11
T_9_14_sp4_h_l_2
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_6
T_14_11_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_1/in_0

T_14_11_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_36
T_16_9_sp4_h_l_1
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_4/in_3

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.pid_preregZ0Z_8
T_4_16_wire_logic_cluster/lc_1/out
T_0_16_sp12_h_l_1
T_10_16_lc_trk_g0_6
T_10_16_wire_logic_cluster/lc_1/in_3

T_4_16_wire_logic_cluster/lc_1/out
T_0_16_sp12_h_l_1
T_10_16_lc_trk_g0_6
T_10_16_wire_logic_cluster/lc_3/in_3

T_4_16_wire_logic_cluster/lc_1/out
T_0_16_sp12_h_l_1
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_8_19_0_
T_8_19_wire_logic_cluster/carry_in_mux/cout
T_8_19_wire_logic_cluster/lc_0/in_3

Net : pid_side.un1_pid_prereg_cry_16_THRU_CO
T_8_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_12
T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_1/in_1

End 

Net : alt_ki_1
T_2_10_wire_logic_cluster/lc_4/out
T_1_10_sp4_h_l_0
T_0_10_sp4_v_t_37
T_0_11_lc_trk_g3_5
T_0_11_wire_mult/mult/B_1

End 

Net : dron_frame_decoder_1.WDT10lto13_1
T_7_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_13
T_8_12_wire_logic_cluster/lc_5/cout
T_8_12_wire_logic_cluster/lc_6/in_3

Net : debug_CH1_0A_c
T_9_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_43
T_7_17_sp4_v_t_39
T_7_18_lc_trk_g3_7
T_7_18_wire_logic_cluster/lc_4/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_36
T_11_15_sp4_h_l_7
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_36
T_11_15_sp4_h_l_7
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_45
T_6_9_sp4_h_l_8
T_5_5_sp4_v_t_45
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_7/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_0
T_11_13_sp4_v_t_37
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_8
T_13_9_sp4_v_t_39
T_13_10_lc_trk_g3_7
T_13_10_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_4/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_45
T_6_9_sp4_h_l_8
T_5_5_sp4_v_t_45
T_5_1_sp4_v_t_41
T_5_0_span4_vert_4
T_5_0_lc_trk_g0_4
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : Commands_frame_decoder.WDT_RNII19A1Z0Z_4
T_7_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_3/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_13
T_8_8_wire_logic_cluster/lc_5/cout
T_8_8_wire_logic_cluster/lc_6/in_3

Net : Commands_frame_decoder.WDTZ0Z_8
T_8_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g3_0
T_7_8_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_6
T_8_11_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g1_6
T_7_12_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_12
T_8_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_7/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.pid_preregZ0Z_15
T_9_18_wire_logic_cluster/lc_1/out
T_5_18_sp12_h_l_1
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_3/in_0

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_14
T_18_20_wire_logic_cluster/lc_6/cout
T_18_20_wire_logic_cluster/lc_7/in_3

Net : pid_side.pid_preregZ0Z_14
T_9_18_wire_logic_cluster/lc_2/out
T_4_18_sp12_h_l_0
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_3/in_1

T_9_18_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g0_2
T_9_18_input_2_2
T_9_18_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_0
T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_12_sp4_h_l_8
T_16_12_lc_trk_g3_0
T_16_12_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_9_11_0_
T_9_11_wire_logic_cluster/carry_in_mux/cout
T_9_11_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIVSHMZ0Z_16
T_3_17_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g0_3
T_3_17_wire_logic_cluster/lc_2/in_3

T_3_17_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g0_3
T_3_17_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_5
T_8_7_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g1_5
T_7_8_wire_logic_cluster/lc_1/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_9
T_8_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g2_1
T_7_8_input_2_1
T_7_8_wire_logic_cluster/lc_1/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g3_1
T_8_8_wire_logic_cluster/lc_1/in_1

End 

Net : alt_kp_1
T_3_23_wire_logic_cluster/lc_6/out
T_3_20_sp4_v_t_36
T_0_24_sp4_h_l_6
T_0_24_lc_trk_g1_3
T_0_24_wire_mult/mult/B_1

End 

Net : pid_side.error_p_regZ0Z_2
T_1_16_wire_logic_cluster/lc_1/out
T_0_16_sp12_h_l_6
T_8_16_sp12_v_t_22
T_8_17_lc_trk_g2_6
T_8_17_wire_logic_cluster/lc_1/in_1

T_1_16_wire_logic_cluster/lc_1/out
T_0_16_sp12_h_l_6
T_7_16_sp4_h_l_10
T_11_16_sp4_h_l_1
T_14_16_sp4_v_t_43
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_2/in_1

T_1_16_wire_logic_cluster/lc_1/out
T_1_16_lc_trk_g3_1
T_1_16_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHMZ0Z_12_cascade_
T_4_12_wire_logic_cluster/lc_1/ltout
T_4_12_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_10
T_8_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g1_2
T_8_8_wire_logic_cluster/lc_2/in_1

End 

Net : alt_ki_2
T_2_10_wire_logic_cluster/lc_5/out
T_1_10_sp4_h_l_2
T_0_10_sp4_v_t_45
T_0_11_lc_trk_g2_5
T_0_11_wire_mult/lc_2/in_3

End 

Net : pid_alt.pid_preregZ0Z_14
T_4_16_wire_logic_cluster/lc_7/out
T_4_13_sp4_v_t_38
T_5_17_sp4_h_l_9
T_7_17_lc_trk_g3_4
T_7_17_wire_logic_cluster/lc_5/in_0

End 

Net : frame_decoder_CH4data_7
T_4_10_wire_logic_cluster/lc_1/out
T_3_10_sp4_h_l_10
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_2/in_3

T_4_10_wire_logic_cluster/lc_1/out
T_3_10_sp4_h_l_10
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.pid_preregZ0Z_11
T_4_16_wire_logic_cluster/lc_4/out
T_5_16_sp12_h_l_0
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_3/in_0

T_4_16_wire_logic_cluster/lc_4/out
T_5_16_sp12_h_l_0
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_4/out
T_5_16_sp12_h_l_0
T_10_16_sp4_h_l_7
T_13_12_sp4_v_t_36
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_531
T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp12_h_l_1
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp12_h_l_1
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_regZ0Z_3
T_24_22_wire_logic_cluster/lc_7/out
T_14_22_sp12_h_l_1
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_2/in_1

T_24_22_wire_logic_cluster/lc_7/out
T_24_21_sp4_v_t_46
T_21_21_sp4_h_l_5
T_17_21_sp4_h_l_8
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_3/in_1

T_24_22_wire_logic_cluster/lc_7/out
T_24_22_lc_trk_g1_7
T_24_22_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_reset_i_a2_3_cascade_
T_10_17_wire_logic_cluster/lc_6/ltout
T_10_17_wire_logic_cluster/lc_7/in_2

End 

Net : alt_kp_5
T_2_23_wire_logic_cluster/lc_6/out
T_3_20_sp4_v_t_37
T_0_24_sp4_h_l_0
T_0_24_lc_trk_g1_5
T_0_24_wire_mult/lc_5/in_3

End 

Net : dron_frame_decoder_1.N_723_0
T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_38
T_11_19_sp4_v_t_43
T_12_23_sp4_h_l_6
T_16_23_sp4_h_l_2
T_19_23_sp4_v_t_39
T_18_25_lc_trk_g0_2
T_18_25_wire_logic_cluster/lc_2/cen

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_38
T_11_19_sp4_v_t_43
T_12_23_sp4_h_l_6
T_15_23_sp4_v_t_43
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_38
T_11_19_sp4_v_t_43
T_12_23_sp4_h_l_6
T_15_23_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_38
T_11_19_sp4_v_t_43
T_12_23_sp4_h_l_6
T_15_23_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_38
T_11_19_sp4_v_t_43
T_12_23_sp4_h_l_6
T_15_23_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_38
T_11_19_sp4_v_t_43
T_12_23_sp4_h_l_6
T_15_23_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_38
T_11_19_sp4_v_t_43
T_12_23_sp4_h_l_6
T_15_23_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_38
T_11_19_sp4_v_t_43
T_12_23_sp4_h_l_6
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_0/cen

End 

Net : pid_side.pid_preregZ0Z_16
T_11_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_8
T_15_17_sp4_v_t_45
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_3/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_cry_17
T_18_24_wire_logic_cluster/lc_0/cout
T_18_24_wire_logic_cluster/lc_1/in_3

Net : pid_front.un1_pid_prereg_cry_17_THRU_CO
T_18_24_wire_logic_cluster/lc_1/out
T_18_22_sp4_v_t_47
T_15_22_sp4_h_l_4
T_14_22_lc_trk_g0_4
T_14_22_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_p_regZ0Z_20
T_1_22_wire_logic_cluster/lc_7/out
T_1_22_sp4_h_l_3
T_4_18_sp4_v_t_38
T_5_18_sp4_h_l_8
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_0/in_0

T_1_22_wire_logic_cluster/lc_7/out
T_1_22_sp4_h_l_3
T_4_18_sp4_v_t_38
T_5_18_sp4_h_l_8
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_9
T_18_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g0_0
T_18_10_wire_logic_cluster/lc_2/in_0

T_18_10_wire_logic_cluster/lc_0/out
T_17_10_sp4_h_l_8
T_16_10_lc_trk_g0_0
T_16_10_wire_logic_cluster/lc_4/in_0

T_18_10_wire_logic_cluster/lc_0/out
T_17_10_sp4_h_l_8
T_16_10_sp4_v_t_45
T_16_14_sp4_v_t_46
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_4/in_3

End 

Net : alt_kp_2
T_2_23_wire_logic_cluster/lc_1/out
T_2_20_sp4_v_t_42
T_0_24_sp4_h_l_18
T_0_24_lc_trk_g2_7
T_0_24_wire_mult/lc_2/in_3

End 

Net : alt_kp_0
T_4_23_wire_logic_cluster/lc_0/out
T_4_20_sp4_v_t_40
T_1_24_sp4_h_l_5
T_0_24_lc_trk_g0_5
T_0_24_wire_mult/lc_0/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_12
T_8_8_wire_logic_cluster/lc_4/cout
T_8_8_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI53IMZ0Z_18
T_2_17_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g2_1
T_2_17_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_12
T_8_12_wire_logic_cluster/lc_4/cout
T_8_12_wire_logic_cluster/lc_5/in_3

Net : alt_ki_3
T_2_10_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_36
T_0_11_sp4_h_l_19
T_0_11_lc_trk_g2_6
T_0_11_wire_mult/lc_3/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_13
T_18_20_wire_logic_cluster/lc_5/cout
T_18_20_wire_logic_cluster/lc_6/in_3

Net : alt_kd_3
T_3_5_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_41
T_1_6_sp4_h_l_4
T_0_6_lc_trk_g0_4
T_0_6_wire_mult/lc_3/in_3

End 

Net : alt_ki_0
T_2_9_wire_logic_cluster/lc_3/out
T_2_9_sp4_h_l_11
T_1_9_sp4_v_t_46
T_0_11_lc_trk_g2_3
T_0_11_wire_mult/lc_0/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IM_0Z0Z_17
T_3_17_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g3_1
T_3_17_wire_logic_cluster/lc_0/in_0

End 

Net : alt_ki_5
T_2_10_wire_logic_cluster/lc_7/out
T_2_7_sp4_v_t_38
T_0_11_sp4_h_l_21
T_0_11_lc_trk_g2_0
T_0_11_wire_mult/lc_5/in_3

End 

Net : pid_front.un1_reset_i_a5_0_2_cascade_
T_12_19_wire_logic_cluster/lc_2/ltout
T_12_19_wire_logic_cluster/lc_3/in_2

End 

Net : alt_kp_7
T_3_23_wire_logic_cluster/lc_7/out
T_3_20_sp4_v_t_38
T_0_24_sp4_h_l_3
T_0_24_lc_trk_g0_6
T_0_24_wire_mult/mult/B_7

End 

Net : scaler_4.un3_source_data_0_cry_8
T_8_10_wire_logic_cluster/lc_0/cout
T_8_10_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_4.un3_source_data_0_cry_8_c_RNIS918
T_8_10_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_1_0
T_17_18_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_4
T_8_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g1_4
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : alt_kd_1
T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_0_6_sp4_h_l_16
T_0_6_lc_trk_g3_5
T_0_6_wire_mult/mult/B_1

End 

Net : pid_front.error_p_regZ0Z_6
T_24_23_wire_logic_cluster/lc_1/out
T_24_23_sp4_h_l_7
T_20_23_sp4_h_l_7
T_19_19_sp4_v_t_42
T_18_22_lc_trk_g3_2
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

T_24_23_wire_logic_cluster/lc_1/out
T_24_23_sp4_h_l_7
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_6
T_15_19_sp4_v_t_46
T_15_22_lc_trk_g0_6
T_15_22_wire_logic_cluster/lc_5/in_1

T_24_23_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g0_1
T_24_23_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_14
T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g3_6
T_4_13_input_2_1
T_4_13_wire_logic_cluster/lc_1/in_2

T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g3_6
T_4_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI86IMZ0Z_19
T_5_18_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g2_1
T_5_18_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_regZ0Z_19
T_1_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_37
T_2_9_sp4_v_t_38
T_2_13_sp4_v_t_43
T_3_17_sp4_h_l_0
T_6_17_sp4_v_t_37
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_37
T_2_9_sp4_v_t_38
T_2_13_sp4_v_t_43
T_2_17_lc_trk_g0_6
T_2_17_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_37
T_2_9_sp4_v_t_38
T_2_13_sp4_v_t_43
T_3_17_sp4_h_l_0
T_6_17_sp4_v_t_37
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_18_24_0_
T_18_24_wire_logic_cluster/carry_in_mux/cout
T_18_24_wire_logic_cluster/lc_0/in_3

Net : pid_front.un1_pid_prereg_cry_16_THRU_CO
T_18_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_44
T_16_22_sp4_h_l_9
T_15_22_lc_trk_g1_1
T_15_22_wire_logic_cluster/lc_1/in_1

End 

Net : alt_kd_5
T_2_7_wire_logic_cluster/lc_3/out
T_2_6_sp4_v_t_38
T_0_6_sp4_h_l_14
T_0_6_lc_trk_g3_3
T_0_6_wire_mult/lc_5/in_3

End 

Net : pid_alt.error_p_regZ0Z_17
T_1_23_wire_logic_cluster/lc_1/out
T_1_21_sp4_v_t_47
T_1_17_sp4_v_t_47
T_1_20_lc_trk_g1_7
T_1_20_wire_logic_cluster/lc_0/in_0

T_1_23_wire_logic_cluster/lc_1/out
T_1_21_sp4_v_t_47
T_1_17_sp4_v_t_47
T_2_17_sp4_h_l_10
T_3_17_lc_trk_g3_2
T_3_17_wire_logic_cluster/lc_1/in_0

End 

Net : scaler_4.debug_CH3_20A_c_0
T_8_6_wire_logic_cluster/lc_0/out
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_5
T_8_6_sp4_h_l_1
T_11_6_sp4_v_t_43
T_8_10_sp4_h_l_11
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_4/cen

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_5
T_8_6_sp4_h_l_1
T_11_6_sp4_v_t_43
T_8_10_sp4_h_l_11
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_4/cen

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_5
T_8_6_sp4_h_l_1
T_11_6_sp4_v_t_43
T_8_10_sp4_h_l_11
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_4/cen

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_5
T_8_6_sp4_h_l_1
T_11_6_sp4_v_t_43
T_8_10_sp4_h_l_11
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_4/cen

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_5
T_8_6_sp4_h_l_1
T_11_6_sp4_v_t_43
T_8_10_sp4_h_l_11
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_4/cen

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_5
T_8_6_sp4_h_l_1
T_11_6_sp4_v_t_43
T_8_10_sp4_h_l_11
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_4/cen

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_5
T_8_6_sp4_h_l_1
T_11_6_sp4_v_t_43
T_8_10_sp4_h_l_11
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_4/cen

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_5
T_8_6_sp4_h_l_1
T_11_6_sp4_v_t_43
T_10_9_lc_trk_g3_3
T_10_9_wire_logic_cluster/lc_0/cen

T_8_6_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_41
T_10_11_sp4_h_l_10
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_8_6_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_41
T_10_11_sp4_h_l_10
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

End 

Net : Commands_frame_decoder.un1_WDT_cry_11
T_8_8_wire_logic_cluster/lc_3/cout
T_8_8_wire_logic_cluster/lc_4/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_11
T_8_12_wire_logic_cluster/lc_3/cout
T_8_12_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_counter_13_cry_12
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

Net : alt_ki_4
T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_0_11_sp4_h_l_23
T_0_11_lc_trk_g3_2
T_0_11_wire_mult/lc_4/in_3

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_2_0_5_0
T_18_18_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHM_0Z0Z_14_cascade_
T_4_13_wire_logic_cluster/lc_4/ltout
T_4_13_wire_logic_cluster/lc_5/in_2

End 

Net : alt_kp_6
T_2_23_wire_logic_cluster/lc_7/out
T_2_20_sp4_v_t_38
T_0_24_sp4_h_l_14
T_0_24_lc_trk_g2_3
T_0_24_wire_mult/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_4_sqmuxa_0
T_17_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_10
T_15_10_lc_trk_g0_7
T_15_10_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_14_9_sp4_h_l_6
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_10
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_10
T_15_10_lc_trk_g0_7
T_15_10_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_14_9_sp4_h_l_6
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_4
T_15_10_lc_trk_g1_1
T_15_10_input_2_0
T_15_10_wire_logic_cluster/lc_0/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_4
T_15_10_lc_trk_g1_1
T_15_10_input_2_2
T_15_10_wire_logic_cluster/lc_2/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_10
T_14_10_lc_trk_g0_2
T_14_10_input_2_2
T_14_10_wire_logic_cluster/lc_2/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_4
T_17_10_lc_trk_g2_1
T_17_10_input_2_3
T_17_10_wire_logic_cluster/lc_3/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_14_11_lc_trk_g1_1
T_14_11_input_2_4
T_14_11_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_16_11_lc_trk_g1_5
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_16_11_lc_trk_g1_5
T_16_11_input_2_2
T_16_11_wire_logic_cluster/lc_2/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g2_7
T_16_11_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g1_7
T_16_12_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g1_7
T_16_12_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g1_7
T_17_10_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g3_7
T_18_10_input_2_0
T_18_10_wire_logic_cluster/lc_0/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g1_7
T_17_10_input_2_0
T_17_10_wire_logic_cluster/lc_0/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g0_7
T_16_12_input_2_3
T_16_12_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_5
T_4_15_wire_logic_cluster/lc_6/cout
T_4_15_wire_logic_cluster/lc_7/in_3

Net : alt_kd_0
T_3_5_wire_logic_cluster/lc_1/out
T_3_2_sp4_v_t_42
T_0_6_sp4_h_l_0
T_0_6_lc_trk_g0_5
T_0_6_wire_mult/lc_0/in_3

End 

Net : alt_kd_7
T_2_6_wire_logic_cluster/lc_4/out
T_3_6_sp4_h_l_8
T_0_6_sp4_h_l_17
T_0_6_lc_trk_g2_4
T_0_6_wire_mult/mult/B_7

End 

Net : pid_alt.N_557
T_5_15_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g2_3
T_4_14_wire_logic_cluster/lc_1/in_0

T_5_15_wire_logic_cluster/lc_3/out
T_5_14_sp12_v_t_22
T_6_14_sp12_h_l_1
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g3_3
T_5_15_input_2_0
T_5_15_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.N_295
T_4_14_wire_logic_cluster/lc_1/out
T_5_14_sp4_h_l_2
T_4_14_sp4_v_t_39
T_4_18_sp4_v_t_47
T_3_22_lc_trk_g2_2
T_3_22_input_2_2
T_3_22_wire_logic_cluster/lc_2/in_2

T_4_14_wire_logic_cluster/lc_1/out
T_5_14_sp4_h_l_2
T_4_14_sp4_v_t_39
T_4_18_sp4_v_t_47
T_3_22_lc_trk_g2_2
T_3_22_wire_logic_cluster/lc_1/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_3_12_lc_trk_g3_2
T_3_12_wire_logic_cluster/lc_5/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_3_12_lc_trk_g3_2
T_3_12_wire_logic_cluster/lc_0/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_3_12_lc_trk_g3_2
T_3_12_wire_logic_cluster/lc_2/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_3_12_lc_trk_g3_2
T_3_12_wire_logic_cluster/lc_4/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_3/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_6/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_4/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_input_2_7
T_4_14_wire_logic_cluster/lc_7/in_2

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_18
T_7_16_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g0_0
T_7_15_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.un1_pid_prereg_cry_12
T_8_18_wire_logic_cluster/lc_3/cout
T_8_18_wire_logic_cluster/lc_4/in_3

Net : pid_alt.m7_e_4
T_7_15_wire_logic_cluster/lc_0/out
T_6_15_sp4_h_l_8
T_5_15_lc_trk_g0_0
T_5_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_pid_prereg_cry_12_THRU_CO
T_8_18_wire_logic_cluster/lc_4/out
T_8_16_sp4_v_t_37
T_9_20_sp4_h_l_6
T_11_20_lc_trk_g3_3
T_11_20_wire_logic_cluster/lc_1/in_1

End 

Net : alt_kd_4
T_3_5_wire_logic_cluster/lc_7/out
T_3_2_sp4_v_t_38
T_0_6_sp4_h_l_3
T_0_6_lc_trk_g1_6
T_0_6_wire_mult/lc_4/in_3

End 

Net : pid_alt.pid_preregZ0Z_16
T_4_17_wire_logic_cluster/lc_1/out
T_5_17_sp4_h_l_2
T_7_17_lc_trk_g2_7
T_7_17_input_2_5
T_7_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.N_533_cascade_
T_12_19_wire_logic_cluster/lc_0/ltout
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_17
T_7_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_19
T_7_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.state_0_g_0
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_11_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_14_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_14_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_14_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_14_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_14_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_14_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_14_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_16_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_16_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_16_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_16_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_3_13_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_3_13_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_3_13_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_3_13_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_3_13_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_13_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_13_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_14_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_14_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_14_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_14_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_16_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_16_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_16_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_16_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_16_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_16_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_16_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_16_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_16_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_3_17_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_21_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_19_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_20_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_20_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_20_wire_logic_cluster/lc_0/cen

End 

Net : dron_frame_decoder_1.N_739_0
T_9_14_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_45
T_9_16_sp4_v_t_46
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_7
T_5_20_sp4_v_t_42
T_5_23_lc_trk_g0_2
T_5_23_wire_logic_cluster/lc_1/cen

T_9_14_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_45
T_9_16_sp4_v_t_46
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_7
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

T_9_14_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_45
T_9_16_sp4_v_t_46
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_7
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

T_9_14_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_45
T_9_16_sp4_v_t_46
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_7
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

T_9_14_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_41
T_10_15_sp4_v_t_37
T_10_19_sp4_v_t_38
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_0/cen

T_9_14_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_41
T_10_15_sp4_v_t_37
T_10_19_sp4_v_t_38
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_0/cen

T_9_14_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_41
T_10_15_sp4_v_t_37
T_10_19_sp4_v_t_38
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_0/cen

T_9_14_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_41
T_10_15_sp4_v_t_37
T_10_19_sp4_v_t_38
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.state_0_0
T_12_1_wire_logic_cluster/lc_3/out
T_12_0_lc_trk_g0_3
T_12_0_wire_gbuf/in

End 

Net : dron_frame_decoder_1.un1_WDT_cry_10
T_8_12_wire_logic_cluster/lc_2/cout
T_8_12_wire_logic_cluster/lc_3/in_3

Net : Commands_frame_decoder.un1_WDT_cry_10
T_8_8_wire_logic_cluster/lc_2/cout
T_8_8_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_counter_13_cry_11
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI86IM_0Z0Z_19
T_2_17_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g1_3
T_2_17_wire_logic_cluster/lc_0/in_0

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g1_3
T_2_17_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.N_291_cascade_
T_15_17_wire_logic_cluster/lc_6/ltout
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.N_451_1
T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_8
T_16_13_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g1_7
T_16_13_wire_logic_cluster/lc_0/in_0

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g1_7
T_16_13_wire_logic_cluster/lc_3/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g1_7
T_16_13_wire_logic_cluster/lc_7/in_1

End 

Net : alt_kd_2
T_2_6_wire_logic_cluster/lc_2/out
T_0_6_sp4_h_l_1
T_0_6_lc_trk_g1_4
T_0_6_wire_mult/lc_2/in_3

End 

Net : ppm_encoder_1.N_139
T_17_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_40
T_15_13_sp4_h_l_11
T_11_13_sp4_h_l_11
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.un1_pid_prereg_0_cry_4
T_4_15_wire_logic_cluster/lc_5/cout
T_4_15_wire_logic_cluster/lc_6/in_3

Net : Commands_frame_decoder.state_ns_i_0_0_cascade_
T_5_8_wire_logic_cluster/lc_5/ltout
T_5_8_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc_data_5
T_8_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_40
T_5_14_sp4_h_l_10
T_4_14_sp4_v_t_41
T_3_18_lc_trk_g1_4
T_3_18_wire_logic_cluster/lc_6/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_40
T_5_10_sp4_h_l_11
T_5_10_lc_trk_g0_6
T_5_10_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_40
T_5_10_sp4_h_l_11
T_5_10_lc_trk_g0_6
T_5_10_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_40
T_5_10_sp4_h_l_11
T_4_6_sp4_v_t_46
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_0_21_sp12_h_l_7
T_4_21_sp4_h_l_9
T_3_21_sp4_v_t_44
T_2_23_lc_trk_g2_1
T_2_23_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_7_sp4_v_t_47
T_5_7_sp4_h_l_10
T_1_7_sp4_h_l_10
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_40
T_5_14_sp4_h_l_10
T_4_14_sp4_v_t_41
T_4_18_sp4_v_t_41
T_5_22_sp4_h_l_4
T_5_22_lc_trk_g1_1
T_5_22_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_5_13_sp12_h_l_0
T_16_13_sp12_v_t_23
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_5_13_sp12_h_l_0
T_16_13_sp12_v_t_23
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_0_21_sp12_h_l_7
T_2_21_lc_trk_g0_4
T_2_21_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_7_sp4_v_t_47
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_40
T_5_10_sp4_h_l_11
T_1_10_sp4_h_l_7
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_7/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_40
T_5_10_sp4_h_l_11
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g1_0
T_8_13_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_p_regZ0Z_4
T_1_15_wire_logic_cluster/lc_3/out
T_2_15_sp4_h_l_6
T_6_15_sp4_h_l_6
T_9_15_sp4_v_t_43
T_8_17_lc_trk_g0_6
T_8_17_wire_logic_cluster/lc_3/in_1

T_1_15_wire_logic_cluster/lc_3/out
T_2_15_sp4_h_l_6
T_6_15_sp4_h_l_6
T_9_15_sp4_v_t_46
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_5/in_1

T_1_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g0_3
T_1_15_wire_logic_cluster/lc_3/in_0

End 

Net : Commands_frame_decoder.N_383_cascade_
T_5_8_wire_logic_cluster/lc_4/ltout
T_5_8_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.state_ns_i_a2_1_1_0
T_3_18_wire_logic_cluster/lc_6/out
T_3_15_sp4_v_t_36
T_3_11_sp4_v_t_44
T_3_7_sp4_v_t_40
T_3_8_lc_trk_g3_0
T_3_8_wire_logic_cluster/lc_4/in_3

T_3_18_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g2_6
T_3_18_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_534
T_14_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_36
T_15_16_sp4_h_l_1
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_36
T_15_16_sp4_h_l_1
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.N_418
T_3_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_8
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.N_415
T_7_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_2
T_9_8_sp4_v_t_42
T_9_12_sp4_v_t_38
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_4/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_2
T_9_8_sp4_v_t_42
T_9_12_sp4_v_t_38
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_2
T_9_8_sp4_v_t_42
T_9_12_sp4_v_t_38
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_1/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_2
T_9_8_sp4_v_t_42
T_9_12_sp4_v_t_38
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_2
T_2_8_sp4_h_l_10
T_4_8_lc_trk_g3_7
T_4_8_wire_logic_cluster/lc_1/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_2
T_5_8_sp4_v_t_45
T_5_9_lc_trk_g3_5
T_5_9_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_7_11_sp4_v_t_42
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_2
T_5_8_sp4_v_t_45
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_4_7_sp4_h_l_7
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_2
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_2
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_1/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_3/in_3

End 

Net : Commands_frame_decoder.WDT8lt14_0
T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_5/in_0

T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_6/in_3

End 

Net : Commands_frame_decoder.un1_state57_iZ0
T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_10_8_sp4_h_l_3
T_9_4_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_10_8_sp4_h_l_3
T_9_4_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_10_8_sp4_h_l_3
T_9_4_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_10_8_sp4_h_l_3
T_9_4_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_10_8_sp4_h_l_3
T_9_4_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_10_8_sp4_h_l_3
T_9_4_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_10_8_sp4_h_l_3
T_9_4_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_10_8_sp4_h_l_3
T_9_4_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/s_r

T_8_10_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/s_r

End 

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa_0
T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_3
T_5_12_sp4_h_l_6
T_4_8_sp4_v_t_43
T_3_11_lc_trk_g3_3
T_3_11_wire_logic_cluster/lc_1/cen

T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

End 

Net : Commands_frame_decoder.state_RNIG48SZ0Z_7
T_8_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_44
T_9_17_sp4_h_l_3
T_13_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_8_16_wire_logic_cluster/lc_2/out
T_6_16_sp4_h_l_1
T_9_16_sp4_v_t_43
T_6_20_sp4_h_l_11
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_3/cen

T_8_16_wire_logic_cluster/lc_2/out
T_6_16_sp4_h_l_1
T_9_16_sp4_v_t_43
T_6_20_sp4_h_l_11
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_3/cen

T_8_16_wire_logic_cluster/lc_2/out
T_6_16_sp4_h_l_1
T_9_16_sp4_v_t_43
T_6_20_sp4_h_l_11
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_3/cen

T_8_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_44
T_9_17_sp4_h_l_3
T_12_17_sp4_v_t_38
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_0/cen

T_8_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_44
T_9_17_sp4_h_l_3
T_12_17_sp4_v_t_38
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_0/cen

T_8_16_wire_logic_cluster/lc_2/out
T_8_15_sp4_v_t_36
T_8_19_sp4_v_t_41
T_9_23_sp4_h_l_10
T_10_23_lc_trk_g2_2
T_10_23_wire_logic_cluster/lc_0/cen

End 

Net : dron_frame_decoder_1.N_763_0
T_8_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_41
T_10_15_sp4_h_l_10
T_14_15_sp4_h_l_1
T_13_15_sp4_v_t_42
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_5/cen

T_8_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_41
T_10_15_sp4_h_l_10
T_9_15_sp4_v_t_47
T_6_19_sp4_h_l_10
T_5_19_lc_trk_g0_2
T_5_19_wire_logic_cluster/lc_7/cen

T_8_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_41
T_10_15_sp4_h_l_10
T_9_15_sp4_v_t_47
T_6_19_sp4_h_l_10
T_5_19_lc_trk_g0_2
T_5_19_wire_logic_cluster/lc_7/cen

T_8_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_41
T_10_15_sp4_h_l_10
T_9_15_sp4_v_t_47
T_6_19_sp4_h_l_10
T_5_19_lc_trk_g0_2
T_5_19_wire_logic_cluster/lc_7/cen

T_8_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_41
T_10_15_sp4_h_l_10
T_9_15_sp4_v_t_47
T_6_19_sp4_h_l_10
T_5_19_lc_trk_g0_2
T_5_19_wire_logic_cluster/lc_7/cen

T_8_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_41
T_10_15_sp4_h_l_10
T_9_15_sp4_v_t_47
T_6_19_sp4_h_l_10
T_5_19_lc_trk_g0_2
T_5_19_wire_logic_cluster/lc_7/cen

T_8_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_41
T_10_15_sp4_h_l_10
T_9_15_sp4_v_t_47
T_6_19_sp4_h_l_10
T_5_19_lc_trk_g0_2
T_5_19_wire_logic_cluster/lc_7/cen

T_8_14_wire_logic_cluster/lc_0/out
T_8_14_sp4_h_l_5
T_7_14_sp4_v_t_46
T_7_18_sp4_v_t_42
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

End 

Net : scaler_4.un3_source_data_0_cry_6_c_RNIOUNN
T_8_9_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g2_7
T_9_10_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g2_7
T_9_10_input_2_7
T_9_10_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.pid_preregZ0Z_13
T_4_16_wire_logic_cluster/lc_6/out
T_3_16_sp12_h_l_0
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_4/in_1

T_4_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_44
T_5_15_sp4_h_l_9
T_9_15_sp4_h_l_5
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_2/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_3_16_sp12_h_l_0
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_5/in_1

T_4_16_wire_logic_cluster/lc_6/out
T_3_16_sp12_h_l_0
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_0/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_44
T_5_15_sp4_h_l_9
T_9_15_sp4_h_l_5
T_12_11_sp4_v_t_46
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_3/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_44
T_5_15_sp4_h_l_9
T_9_15_sp4_h_l_5
T_12_11_sp4_v_t_46
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc_data_7
T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_4_16_sp4_h_l_1
T_3_16_sp4_v_t_42
T_3_18_lc_trk_g2_7
T_3_18_wire_logic_cluster/lc_6/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_4_10_sp4_h_l_9
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_4_10_sp4_h_l_9
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_4/in_0

T_7_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_45
T_5_10_sp4_h_l_8
T_4_6_sp4_v_t_45
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_45
T_8_14_sp4_v_t_45
T_9_18_sp4_h_l_2
T_12_18_sp4_v_t_42
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_6/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_45
T_5_10_sp4_h_l_8
T_4_6_sp4_v_t_45
T_1_6_sp4_h_l_2
T_2_6_lc_trk_g3_2
T_2_6_wire_logic_cluster/lc_4/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_4_16_sp4_h_l_1
T_3_16_sp4_v_t_42
T_3_20_sp4_v_t_47
T_3_23_lc_trk_g1_7
T_3_23_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_4_16_sp4_h_l_1
T_3_16_sp4_v_t_42
T_3_20_sp4_v_t_47
T_2_21_lc_trk_g3_7
T_2_21_wire_logic_cluster/lc_3/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_7_11_sp12_v_t_23
T_8_23_sp12_h_l_0
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_45
T_8_14_sp4_v_t_45
T_8_18_sp4_v_t_46
T_8_22_lc_trk_g1_3
T_8_22_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_45
T_8_14_sp4_v_t_45
T_8_18_sp4_v_t_46
T_8_20_lc_trk_g2_3
T_8_20_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_45
T_5_10_sp4_h_l_8
T_4_10_lc_trk_g0_0
T_4_10_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_45
T_5_10_sp4_h_l_8
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.pid_preregZ0Z_21
T_8_19_wire_logic_cluster/lc_4/out
T_8_18_sp4_v_t_40
T_9_18_sp4_h_l_10
T_13_18_sp4_h_l_1
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_5/in_0

T_8_19_wire_logic_cluster/lc_4/out
T_8_17_sp4_v_t_37
T_9_17_sp4_h_l_0
T_13_17_sp4_h_l_3
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_2/in_0

T_8_19_wire_logic_cluster/lc_4/out
T_8_17_sp4_v_t_37
T_9_17_sp4_h_l_0
T_13_17_sp4_h_l_3
T_15_17_lc_trk_g2_6
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

T_8_19_wire_logic_cluster/lc_4/out
T_8_17_sp4_v_t_37
T_9_17_sp4_h_l_0
T_13_17_sp4_h_l_0
T_16_13_sp4_v_t_37
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_1/in_1

T_8_19_wire_logic_cluster/lc_4/out
T_8_17_sp4_v_t_37
T_9_17_sp4_h_l_0
T_13_17_sp4_h_l_0
T_16_13_sp4_v_t_37
T_16_16_lc_trk_g1_5
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_16
T_7_16_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_0/in_3

End 

Net : dron_frame_decoder_1.source_data_valid_2_sqmuxa_iZ0
T_8_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_39
T_5_11_sp4_h_l_8
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_39
T_5_11_sp4_h_l_8
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_39
T_5_11_sp4_h_l_8
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_39
T_5_11_sp4_h_l_8
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_39
T_5_11_sp4_h_l_8
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_39
T_5_11_sp4_h_l_8
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_39
T_5_11_sp4_h_l_8
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_39
T_5_11_sp4_h_l_8
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/s_r

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/s_r

End 

Net : uart_pc.state_RNIEAGSZ0Z_4
T_10_9_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_44
T_11_8_sp4_h_l_9
T_15_8_sp4_h_l_9
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_5/s_r

T_10_9_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_44
T_11_8_sp4_h_l_9
T_15_8_sp4_h_l_9
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_5/s_r

T_10_9_wire_logic_cluster/lc_6/out
T_11_6_sp4_v_t_37
T_8_10_sp4_h_l_0
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_5/s_r

T_10_9_wire_logic_cluster/lc_6/out
T_11_6_sp4_v_t_37
T_8_10_sp4_h_l_0
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_5/s_r

T_10_9_wire_logic_cluster/lc_6/out
T_11_6_sp4_v_t_37
T_8_10_sp4_h_l_0
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_5/s_r

T_10_9_wire_logic_cluster/lc_6/out
T_11_6_sp4_v_t_37
T_8_10_sp4_h_l_0
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_5/s_r

T_10_9_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_41
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_5/s_r

T_10_9_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_41
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_5/s_r

End 

Net : Commands_frame_decoder.un1_WDT_cry_9
T_8_8_wire_logic_cluster/lc_1/cout
T_8_8_wire_logic_cluster/lc_2/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_9
T_8_12_wire_logic_cluster/lc_1/cout
T_8_12_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_counter_13_cry_10
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_p_regZ0Z_16
T_1_23_wire_logic_cluster/lc_0/out
T_2_21_sp4_v_t_44
T_2_17_sp4_v_t_40
T_3_17_sp4_h_l_5
T_3_17_lc_trk_g1_0
T_3_17_wire_logic_cluster/lc_6/in_3

T_1_23_wire_logic_cluster/lc_0/out
T_2_21_sp4_v_t_44
T_2_17_sp4_v_t_40
T_3_17_sp4_h_l_5
T_3_17_lc_trk_g1_0
T_3_17_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_p_regZ0Z_18
T_1_23_wire_logic_cluster/lc_2/out
T_2_19_sp4_v_t_40
T_2_15_sp4_v_t_45
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_6/in_3

T_1_23_wire_logic_cluster/lc_2/out
T_2_19_sp4_v_t_40
T_2_15_sp4_v_t_45
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.pid_altitude_dv_0
T_11_16_wire_logic_cluster/lc_3/out
T_11_7_sp12_v_t_22
T_12_7_sp12_h_l_1
T_16_7_lc_trk_g0_2
T_16_7_wire_logic_cluster/lc_1/cen

T_11_16_wire_logic_cluster/lc_3/out
T_11_7_sp12_v_t_22
T_12_7_sp12_h_l_1
T_16_7_lc_trk_g0_2
T_16_7_wire_logic_cluster/lc_1/cen

T_11_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_11
T_15_16_sp4_h_l_2
T_14_12_sp4_v_t_42
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

T_11_16_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_42
T_13_16_sp4_h_l_1
T_12_12_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_3/out
T_12_16_sp4_h_l_6
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/cen

T_11_16_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_42
T_12_8_sp4_v_t_42
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/cen

End 

Net : ppm_encoder_1.rudderZ0Z_11
T_13_10_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_45
T_14_12_lc_trk_g0_5
T_14_12_wire_logic_cluster/lc_0/in_1

T_13_10_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_45
T_15_9_sp4_h_l_1
T_15_9_lc_trk_g0_4
T_15_9_wire_logic_cluster/lc_3/in_3

T_13_10_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g3_6
T_13_10_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_13
T_17_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g1_7
T_17_13_input_2_0
T_17_13_wire_logic_cluster/lc_0/in_2

T_17_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.state_ns_0
T_13_15_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_47
T_14_17_sp4_h_l_4
T_18_17_sp4_h_l_0
T_21_17_sp4_v_t_40
T_21_20_lc_trk_g1_0
T_21_20_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.state_RNIVIRQZ0Z_1
T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_22_lc_trk_g2_1
T_24_22_wire_logic_cluster/lc_7/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_22_lc_trk_g2_1
T_24_22_wire_logic_cluster/lc_3/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_22_lc_trk_g2_1
T_24_22_wire_logic_cluster/lc_1/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_23_lc_trk_g0_4
T_24_23_wire_logic_cluster/lc_6/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_23_lc_trk_g0_4
T_24_23_wire_logic_cluster/lc_4/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_23_lc_trk_g0_4
T_24_23_wire_logic_cluster/lc_0/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_39
T_24_23_lc_trk_g0_7
T_24_23_wire_logic_cluster/lc_5/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_39
T_24_23_lc_trk_g0_7
T_24_23_wire_logic_cluster/lc_7/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_23_23_lc_trk_g3_4
T_23_23_wire_logic_cluster/lc_4/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_22_lc_trk_g2_1
T_24_22_wire_logic_cluster/lc_2/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_22_lc_trk_g2_1
T_24_22_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_23_lc_trk_g0_4
T_24_23_wire_logic_cluster/lc_3/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_24_23_lc_trk_g0_4
T_24_23_wire_logic_cluster/lc_1/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_39
T_24_24_lc_trk_g0_2
T_24_24_wire_logic_cluster/lc_7/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_39
T_24_23_lc_trk_g0_7
T_24_23_wire_logic_cluster/lc_2/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_44
T_23_23_lc_trk_g3_4
T_23_23_input_2_3
T_23_23_wire_logic_cluster/lc_3/in_2

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_24_20_sp4_v_t_39
T_24_24_lc_trk_g0_2
T_24_24_wire_logic_cluster/lc_1/in_3

T_21_20_wire_logic_cluster/lc_2/out
T_21_19_sp4_v_t_36
T_21_23_lc_trk_g1_1
T_21_23_wire_logic_cluster/lc_6/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_19_sp4_v_t_36
T_20_23_lc_trk_g1_1
T_20_23_wire_logic_cluster/lc_0/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_37
T_22_23_lc_trk_g1_0
T_22_23_wire_logic_cluster/lc_7/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_37
T_22_23_lc_trk_g1_0
T_22_23_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.stateZ0Z_0
T_13_10_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_42
T_13_11_sp4_v_t_38
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_1/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_2_23_sp12_h_l_1
T_11_23_lc_trk_g1_5
T_11_23_wire_logic_cluster/lc_0/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_2_23_sp12_h_l_1
T_12_23_sp4_h_l_10
T_15_19_sp4_v_t_41
T_14_20_lc_trk_g3_1
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_17_18_sp4_v_t_44
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_3/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_17_18_sp4_v_t_44
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_1/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_17_18_sp4_v_t_44
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_2_23_sp12_h_l_1
T_12_23_sp4_h_l_10
T_14_23_lc_trk_g3_7
T_14_23_input_2_6
T_14_23_wire_logic_cluster/lc_6/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_17_18_sp4_v_t_44
T_17_21_lc_trk_g0_4
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_2_23_sp12_h_l_1
T_12_23_sp4_h_l_10
T_14_23_lc_trk_g3_7
T_14_23_wire_logic_cluster/lc_7/in_3

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_2_23_sp12_h_l_1
T_12_23_sp4_h_l_10
T_14_23_lc_trk_g3_7
T_14_23_wire_logic_cluster/lc_3/in_3

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_10_22_sp4_h_l_3
T_11_22_lc_trk_g2_3
T_11_22_wire_logic_cluster/lc_1/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_1/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_4/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_3/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_14_23_sp12_h_l_1
T_15_23_lc_trk_g0_5
T_15_23_wire_logic_cluster/lc_3/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_15_22_lc_trk_g2_3
T_15_22_input_2_7
T_15_22_wire_logic_cluster/lc_7/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_15_22_lc_trk_g2_3
T_15_22_input_2_5
T_15_22_wire_logic_cluster/lc_5/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_14_23_sp12_h_l_1
T_15_23_lc_trk_g0_5
T_15_23_input_2_5
T_15_23_wire_logic_cluster/lc_5/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_14_23_sp12_h_l_1
T_15_23_lc_trk_g0_5
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_11_sp12_v_t_22
T_13_23_lc_trk_g2_1
T_13_23_input_2_7
T_13_23_wire_logic_cluster/lc_7/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_42
T_13_11_sp4_v_t_38
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_1/in_3

T_13_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g0_1
T_13_10_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.un1_pid_prereg_0_cry_3
T_4_15_wire_logic_cluster/lc_4/cout
T_4_15_wire_logic_cluster/lc_5/in_3

Net : pid_side.un1_pid_prereg_cry_14
T_8_18_wire_logic_cluster/lc_5/cout
T_8_18_wire_logic_cluster/lc_6/in_3

Net : pid_side.un1_pid_prereg_cry_14_THRU_CO
T_8_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g0_6
T_9_18_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHMZ0Z_14_cascade_
T_4_13_wire_logic_cluster/lc_1/ltout
T_4_13_wire_logic_cluster/lc_2/in_2

End 

Net : alt_kd_6
T_2_6_wire_logic_cluster/lc_1/out
T_1_6_sp4_h_l_10
T_0_6_lc_trk_g1_2
T_0_6_wire_mult/lc_6/in_3

End 

Net : pid_front.error_p_regZ0Z_7
T_24_22_wire_logic_cluster/lc_3/out
T_18_22_sp12_h_l_1
T_18_22_lc_trk_g0_2
T_18_22_input_2_6
T_18_22_wire_logic_cluster/lc_6/in_2

T_24_22_wire_logic_cluster/lc_3/out
T_18_22_sp12_h_l_1
T_6_22_sp12_h_l_1
T_15_22_lc_trk_g0_5
T_15_22_wire_logic_cluster/lc_4/in_1

T_24_22_wire_logic_cluster/lc_3/out
T_24_22_lc_trk_g1_3
T_24_22_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_12
T_13_13_wire_logic_cluster/lc_2/out
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_0/in_0

T_13_13_wire_logic_cluster/lc_2/out
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g2_2
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_0
T_17_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g2_0
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_12
T_13_10_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_37
T_14_13_lc_trk_g1_0
T_14_13_wire_logic_cluster/lc_0/in_1

T_13_10_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_0/in_3

T_13_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_p_regZ0Z_5
T_1_15_wire_logic_cluster/lc_0/out
T_1_13_sp4_v_t_45
T_2_17_sp4_h_l_2
T_6_17_sp4_h_l_10
T_8_17_lc_trk_g2_7
T_8_17_wire_logic_cluster/lc_4/in_1

T_1_15_wire_logic_cluster/lc_0/out
T_1_13_sp4_v_t_45
T_2_17_sp4_h_l_2
T_6_17_sp4_h_l_10
T_10_17_sp4_h_l_1
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_6/in_1

T_1_15_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g1_0
T_1_15_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_i_acumm_prereg_esr_RNI8HS46Z0Z_21_cascade_
T_5_15_wire_logic_cluster/lc_5/ltout
T_5_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.N_304_cascade_
T_5_15_wire_logic_cluster/lc_4/ltout
T_5_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.un1_reset_1_i_a5_0_8
T_3_13_wire_logic_cluster/lc_7/out
T_3_11_sp4_v_t_43
T_4_15_sp4_h_l_6
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.N_72_i_0
T_5_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_45
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_11_14_sp4_h_l_6
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_4/cen

T_5_15_wire_logic_cluster/lc_6/out
T_3_15_sp4_h_l_9
T_6_11_sp4_v_t_38
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_45
T_3_14_sp4_h_l_2
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_45
T_3_14_sp4_h_l_2
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_45
T_3_14_sp4_h_l_2
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_45
T_3_14_sp4_h_l_2
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_45
T_3_14_sp4_h_l_2
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_45
T_3_14_sp4_h_l_2
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.error_i_acumm7lto12
T_5_14_wire_logic_cluster/lc_3/out
T_5_13_sp4_v_t_38
T_2_13_sp4_h_l_3
T_3_13_lc_trk_g3_3
T_3_13_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g3_3
T_4_14_wire_logic_cluster/lc_1/in_3

T_5_14_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g0_3
T_5_15_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_8
T_8_8_wire_logic_cluster/lc_0/cout
T_8_8_wire_logic_cluster/lc_1/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_8
T_8_12_wire_logic_cluster/lc_0/cout
T_8_12_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_counter_13_cry_9
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_10
T_16_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g1_6
T_16_12_wire_logic_cluster/lc_7/in_0

T_16_12_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_5/in_0

T_16_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_11
T_15_9_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_1/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_2/in_3

T_15_9_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_3/in_0

End 

Net : dron_frame_decoder_1.stateZ0Z_5
T_9_15_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g2_0
T_8_15_wire_logic_cluster/lc_1/in_1

T_9_15_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_1/in_0

T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_0/in_1

End 

Net : uart_drone_data_rdy
T_8_14_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_7_14_sp4_h_l_2
T_10_14_sp4_v_t_42
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_3/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_3/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g2_5
T_8_14_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_46
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_7_14_sp4_h_l_2
T_9_14_lc_trk_g2_7
T_9_14_input_2_1
T_9_14_wire_logic_cluster/lc_1/in_2

T_8_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_5/in_3

End 

Net : dron_frame_decoder_1.N_755_0
T_7_18_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_39
T_4_20_sp4_h_l_7
T_0_20_sp4_h_l_7
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_7_18_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_39
T_4_20_sp4_h_l_7
T_0_20_sp4_h_l_7
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_7_18_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_39
T_4_20_sp4_h_l_7
T_0_20_sp4_h_l_7
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_7_18_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_39
T_4_20_sp4_h_l_7
T_0_20_sp4_h_l_7
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_7_18_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_39
T_4_20_sp4_h_l_7
T_0_20_sp4_h_l_7
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_7_18_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_39
T_4_20_sp4_h_l_7
T_0_20_sp4_h_l_7
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_7_18_wire_logic_cluster/lc_5/out
T_5_18_sp4_h_l_7
T_4_18_sp4_v_t_42
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

T_7_18_wire_logic_cluster/lc_5/out
T_5_18_sp4_h_l_7
T_4_18_sp4_v_t_42
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

End 

Net : dron_frame_decoder_1.un1_sink_data_valid_5_i_0_0
T_8_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.state_RNI3T3K1Z0Z_7
T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_7_14_sp4_v_t_44
T_7_18_lc_trk_g1_1
T_7_18_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un1_pid_prereg_cry_9
T_8_18_wire_logic_cluster/lc_0/cout
T_8_18_wire_logic_cluster/lc_1/in_3

Net : pid_side.un1_pid_prereg_cry_9_THRU_CO
T_8_18_wire_logic_cluster/lc_1/out
T_8_18_sp4_h_l_7
T_11_14_sp4_v_t_36
T_10_17_lc_trk_g2_4
T_10_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_p_regZ0Z_19
T_1_23_wire_logic_cluster/lc_3/out
T_2_20_sp4_v_t_47
T_2_16_sp4_v_t_47
T_2_17_lc_trk_g2_7
T_2_17_wire_logic_cluster/lc_3/in_0

T_1_23_wire_logic_cluster/lc_3/out
T_2_20_sp4_v_t_47
T_3_20_sp4_h_l_3
T_6_16_sp4_v_t_44
T_5_18_lc_trk_g0_2
T_5_18_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.N_1818_0
T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_8
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_39
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_8
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_39
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_8
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_39
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_8
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_39
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_8
T_17_12_sp4_v_t_39
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_3/cen

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_3/cen

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_3/cen

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_6
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_3/cen

T_17_12_wire_logic_cluster/lc_4/out
T_17_11_sp4_v_t_40
T_14_15_sp4_h_l_10
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_4/cen

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp12_h_l_0
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp12_h_l_0
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp12_h_l_0
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp12_h_l_0
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp12_h_l_0
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_1/cen

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_12
T_13_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_46
T_15_12_sp4_h_l_4
T_19_12_sp4_h_l_4
T_18_12_lc_trk_g1_4
T_18_12_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_7
T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_13_11_sp12_v_t_23
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_16_11_sp4_h_l_8
T_15_7_sp4_v_t_45
T_15_11_sp4_v_t_46
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_16_11_sp4_h_l_8
T_15_7_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_16_11_sp4_h_l_8
T_15_7_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_16_11_sp4_h_l_8
T_15_7_sp4_v_t_45
T_15_11_sp4_v_t_46
T_15_14_lc_trk_g0_6
T_15_14_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_44
T_15_9_sp4_h_l_3
T_15_9_lc_trk_g1_6
T_15_9_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_3/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g0_0
T_17_12_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g3_0
T_16_11_input_2_5
T_16_11_wire_logic_cluster/lc_5/in_2

T_17_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g0_0
T_18_11_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g0_0
T_17_12_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_16_11_sp4_h_l_8
T_15_7_sp4_v_t_45
T_15_11_sp4_v_t_46
T_15_15_lc_trk_g1_3
T_15_15_input_2_4
T_15_15_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_1
T_13_11_wire_logic_cluster/lc_1/out
T_9_11_sp12_h_l_1
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_0/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_9_11_sp12_h_l_1
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_5/in_3

T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_15_sp4_v_t_38
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_6/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_15_sp4_v_t_38
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_5/in_3

T_13_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_46
T_15_13_sp4_h_l_5
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_3/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_4/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_2/in_1

T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_15_sp4_v_t_38
T_14_15_sp4_h_l_8
T_15_15_lc_trk_g2_0
T_15_15_wire_logic_cluster/lc_3/in_1

T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_2/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_46
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_3/in_3

T_13_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_46
T_15_13_sp4_h_l_5
T_18_13_sp4_v_t_47
T_18_16_lc_trk_g0_7
T_18_16_wire_logic_cluster/lc_3/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_46
T_15_13_sp4_h_l_5
T_16_13_lc_trk_g2_5
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

T_13_11_wire_logic_cluster/lc_1/out
T_9_11_sp12_h_l_1
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_4/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_46
T_15_13_sp4_h_l_5
T_18_13_sp4_v_t_47
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_3/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_3/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_46
T_15_13_sp4_h_l_5
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_3/in_1

T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_15_sp4_v_t_38
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_3/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_7
T_16_11_sp4_v_t_37
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_1/in_1

T_13_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_7
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_p_regZ0Z_8
T_24_22_wire_logic_cluster/lc_1/out
T_23_22_sp4_h_l_10
T_19_22_sp4_h_l_6
T_18_22_lc_trk_g0_6
T_18_22_wire_logic_cluster/lc_7/in_1

T_24_22_wire_logic_cluster/lc_1/out
T_23_22_sp4_h_l_10
T_19_22_sp4_h_l_6
T_18_18_sp4_v_t_46
T_17_21_lc_trk_g3_6
T_17_21_wire_logic_cluster/lc_0/in_1

T_24_22_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un1_pid_prereg_cry_13
T_8_18_wire_logic_cluster/lc_4/cout
T_8_18_wire_logic_cluster/lc_5/in_3

Net : pid_side.un1_pid_prereg_cry_13_THRU_CO
T_8_18_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g0_5
T_9_18_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone.state_RNIOU0NZ0Z_4
T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/s_r

End 

Net : pid_side.state_0_0
T_13_15_wire_logic_cluster/lc_7/out
T_12_15_sp4_h_l_6
T_11_15_sp4_v_t_43
T_8_19_sp4_h_l_6
T_8_19_lc_trk_g1_3
T_8_19_wire_logic_cluster/lc_3/cen

T_13_15_wire_logic_cluster/lc_7/out
T_13_12_sp4_v_t_38
T_14_16_sp4_h_l_3
T_18_16_sp4_h_l_11
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

End 

Net : Commands_frame_decoder.un1_sink_data_valid_2_0_0
T_7_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_11
T_3_17_sp4_h_l_2
T_2_17_sp4_v_t_39
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_11
T_3_17_sp4_h_l_2
T_2_17_sp4_v_t_39
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_11
T_3_17_sp4_h_l_2
T_2_17_sp4_v_t_39
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_11
T_3_17_sp4_h_l_2
T_2_17_sp4_v_t_39
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

End 

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa_0
T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_3_20_sp4_h_l_2
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_1/cen

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_3_20_sp4_h_l_2
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_1/cen

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_3_20_sp4_h_l_2
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_1/cen

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_3_20_sp4_h_l_2
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_1/cen

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_3_20_sp4_h_l_2
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_1/cen

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_3_20_sp4_h_l_2
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_1/cen

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_3_20_sp4_h_l_2
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_1/cen

T_7_20_wire_logic_cluster/lc_3/out
T_8_20_lc_trk_g1_3
T_8_20_wire_logic_cluster/lc_2/cen

End 

Net : pid_front.state_0_0
T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_24_sp4_h_l_11
T_16_24_sp4_h_l_7
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_1/cen

End 

Net : pid_alt.error_i_acumm_preregZ0Z_11
T_5_13_wire_logic_cluster/lc_7/out
T_4_13_sp4_h_l_6
T_3_13_lc_trk_g1_6
T_3_13_input_2_7
T_3_13_wire_logic_cluster/lc_7/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_4_13_sp4_h_l_6
T_3_13_lc_trk_g1_6
T_3_13_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_4_13_sp4_h_l_6
T_3_13_sp4_v_t_37
T_3_17_sp4_v_t_45
T_3_21_sp4_v_t_45
T_3_22_lc_trk_g2_5
T_3_22_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIVSHM_0Z0Z_16_cascade_
T_3_17_wire_logic_cluster/lc_6/ltout
T_3_17_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_19
T_5_18_wire_logic_cluster/lc_3/out
T_6_17_sp4_v_t_39
T_3_17_sp4_h_l_8
T_2_17_lc_trk_g0_0
T_2_17_wire_logic_cluster/lc_3/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g1_3
T_5_18_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_8_18_0_
T_8_18_wire_logic_cluster/carry_in_mux/cout
T_8_18_wire_logic_cluster/lc_0/in_3

Net : pid_side.error_p_regZ0Z_6
T_1_15_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_37
T_2_17_sp4_h_l_6
T_6_17_sp4_h_l_9
T_8_17_lc_trk_g2_4
T_8_17_wire_logic_cluster/lc_5/in_1

T_1_15_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_37
T_2_17_sp4_h_l_6
T_6_17_sp4_h_l_9
T_10_17_sp4_h_l_9
T_9_17_lc_trk_g0_1
T_9_17_wire_logic_cluster/lc_6/in_1

T_1_15_wire_logic_cluster/lc_4/out
T_1_15_lc_trk_g1_4
T_1_15_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_15
T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_19_7_sp4_v_t_38
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_7/in_3

T_16_11_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g1_7
T_16_10_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_19_11_sp4_v_t_45
T_18_13_lc_trk_g0_3
T_18_13_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.un1_pid_prereg_cry_8_THRU_CO
T_8_18_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_3/in_0

End 

Net : dron_frame_decoder_1.N_731_0
T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_12_21_sp4_h_l_6
T_16_21_sp4_h_l_2
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_12_21_sp4_h_l_6
T_16_21_sp4_h_l_2
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_12_21_sp4_h_l_6
T_16_21_sp4_h_l_2
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_12_21_sp4_h_l_6
T_16_21_sp4_h_l_2
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_41
T_11_22_sp4_h_l_10
T_15_22_sp4_h_l_6
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_12_21_sp4_h_l_6
T_12_21_lc_trk_g1_3
T_12_21_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_44
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

T_10_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_44
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

End 

Net : pid_alt.un1_reset_1_i_a5_0_10
T_5_15_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g3_2
T_5_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_17
T_1_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_43
T_3_17_sp4_h_l_6
T_3_17_lc_trk_g1_3
T_3_17_wire_logic_cluster/lc_1/in_1

T_1_20_wire_logic_cluster/lc_1/out
T_1_20_lc_trk_g2_1
T_1_20_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.un1_pid_prereg_cry_15_THRU_CO
T_18_23_wire_logic_cluster/lc_7/out
T_16_23_sp4_h_l_11
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un1_pid_prereg_cry_15
T_18_23_wire_logic_cluster/lc_6/cout
T_18_23_wire_logic_cluster/lc_7/in_3

Net : pid_alt.error_i_acumm_preregZ0Z_7
T_3_13_wire_logic_cluster/lc_6/out
T_3_11_sp4_v_t_41
T_4_15_sp4_h_l_4
T_5_15_lc_trk_g3_4
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

T_3_13_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g3_6
T_3_13_wire_logic_cluster/lc_0/in_3

T_3_13_wire_logic_cluster/lc_6/out
T_3_7_sp12_v_t_23
T_3_19_sp12_v_t_23
T_3_22_lc_trk_g2_3
T_3_22_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.un1_reset_1_i_a5_0_7_cascade_
T_5_15_wire_logic_cluster/lc_1/ltout
T_5_15_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_8_8_0_
T_8_8_wire_logic_cluster/carry_in_mux/cout
T_8_8_wire_logic_cluster/lc_0/in_3

Net : bfn_8_12_0_
T_8_12_wire_logic_cluster/carry_in_mux/cout
T_8_12_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_counter_13_cry_8
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : pid_side.N_291
T_15_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_0/in_0

T_15_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_2/in_0

T_15_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_11_mux
T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_17_14_sp12_v_t_23
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_4/in_0

T_17_8_wire_logic_cluster/lc_6/out
T_16_8_sp12_h_l_0
T_15_8_sp12_v_t_23
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_5/in_0

T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_17_14_sp12_v_t_23
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_5/in_1

T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_17_14_sp12_v_t_23
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_3/in_1

T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_18_14_sp12_h_l_0
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_1/in_0

T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_18_14_sp12_h_l_0
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_3/in_0

T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_18_14_sp12_h_l_0
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_2/in_1

T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_18_14_sp12_h_l_0
T_18_14_lc_trk_g0_3
T_18_14_input_2_5
T_18_14_wire_logic_cluster/lc_5/in_2

T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_17_14_sp12_v_t_23
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_7/in_3

T_17_8_wire_logic_cluster/lc_6/out
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_44
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_3/in_0

T_17_8_wire_logic_cluster/lc_6/out
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_44
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_5/in_0

T_17_8_wire_logic_cluster/lc_6/out
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_44
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_1/in_0

T_17_8_wire_logic_cluster/lc_6/out
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_44
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_6/in_1

T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_17_14_lc_trk_g2_0
T_17_14_wire_logic_cluster/lc_5/in_1

T_17_8_wire_logic_cluster/lc_6/out
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_44
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_11
T_13_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_0/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_cascade_
T_17_15_wire_logic_cluster/lc_1/ltout
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_533
T_12_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g0_0
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.state_RNIF38SZ0Z_6
T_7_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_10
T_4_23_sp4_h_l_10
T_0_23_sp4_h_l_6
T_2_23_lc_trk_g3_3
T_2_23_wire_logic_cluster/lc_1/cen

T_7_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_10
T_4_23_sp4_h_l_10
T_0_23_sp4_h_l_6
T_2_23_lc_trk_g3_3
T_2_23_wire_logic_cluster/lc_1/cen

T_7_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_10
T_4_23_sp4_h_l_10
T_0_23_sp4_h_l_6
T_2_23_lc_trk_g3_3
T_2_23_wire_logic_cluster/lc_1/cen

T_7_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_10
T_4_23_sp4_h_l_10
T_0_23_sp4_h_l_6
T_2_23_lc_trk_g3_3
T_2_23_wire_logic_cluster/lc_1/cen

T_7_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_10
T_4_23_sp4_h_l_6
T_4_23_lc_trk_g1_3
T_4_23_wire_logic_cluster/lc_2/cen

T_7_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_10
T_4_23_sp4_h_l_10
T_3_23_lc_trk_g0_2
T_3_23_wire_logic_cluster/lc_2/cen

T_7_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_10
T_4_23_sp4_h_l_10
T_3_23_lc_trk_g0_2
T_3_23_wire_logic_cluster/lc_2/cen

End 

Net : pid_front.un1_pid_prereg_cry_13_THRU_CO
T_18_23_wire_logic_cluster/lc_5/out
T_16_23_sp4_h_l_7
T_15_19_sp4_v_t_37
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_cry_13
T_18_23_wire_logic_cluster/lc_4/cout
T_18_23_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_12
T_15_9_wire_logic_cluster/lc_5/out
T_15_2_sp12_v_t_22
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_6/in_3

T_15_9_wire_logic_cluster/lc_5/out
T_15_9_sp12_h_l_1
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_6/in_1

T_15_9_wire_logic_cluster/lc_5/out
T_15_9_sp12_h_l_1
T_14_9_sp12_v_t_22
T_14_10_sp4_v_t_44
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.N_557_cascade_
T_5_15_wire_logic_cluster/lc_3/ltout
T_5_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_p_regZ0Z_7
T_1_16_wire_logic_cluster/lc_0/out
T_1_16_sp4_h_l_5
T_5_16_sp4_h_l_8
T_8_16_sp4_v_t_45
T_8_17_lc_trk_g2_5
T_8_17_wire_logic_cluster/lc_6/in_1

T_1_16_wire_logic_cluster/lc_0/out
T_1_16_sp4_h_l_5
T_5_16_sp4_h_l_8
T_8_16_sp4_v_t_45
T_9_20_sp4_h_l_8
T_12_16_sp4_v_t_39
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_0/in_1

T_1_16_wire_logic_cluster/lc_0/out
T_1_16_sp4_h_l_5
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_20
T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_5/in_0

T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_0
T_5_21_wire_logic_cluster/lc_0/out
T_5_9_sp12_v_t_23
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_1/in_3

T_5_21_wire_logic_cluster/lc_0/out
T_5_17_sp4_v_t_37
T_5_13_sp4_v_t_37
T_4_14_lc_trk_g2_5
T_4_14_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.un1_reset_i_a5_0_6_2_cascade_
T_11_15_wire_logic_cluster/lc_2/ltout
T_11_15_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_10_mux
T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_39
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_39
T_14_9_sp4_h_l_8
T_15_9_lc_trk_g3_0
T_15_9_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g2_5
T_17_11_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g0_5
T_17_12_input_2_5
T_17_12_wire_logic_cluster/lc_5/in_2

End 

Net : dron_frame_decoder_1.WDT_RNIM3K1Z0Z_4_cascade_
T_7_12_wire_logic_cluster/lc_2/ltout
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : Commands_frame_decoder.WDT8lto13_1_cascade_
T_7_8_wire_logic_cluster/lc_2/ltout
T_7_8_wire_logic_cluster/lc_3/in_2

End 

Net : dron_frame_decoder_1.WDTZ0Z_9
T_8_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_cry_14
T_18_23_wire_logic_cluster/lc_5/cout
T_18_23_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_pid_prereg_cry_14_THRU_CO
T_18_23_wire_logic_cluster/lc_6/out
T_16_23_sp4_h_l_9
T_15_23_lc_trk_g0_1
T_15_23_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.N_535_cascade_
T_11_16_wire_logic_cluster/lc_0/ltout
T_11_16_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_6
T_8_7_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_5
T_8_11_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g0_5
T_7_12_wire_logic_cluster/lc_2/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_regZ0Z_10
T_24_22_wire_logic_cluster/lc_2/out
T_19_22_sp12_h_l_0
T_18_22_sp12_v_t_23
T_18_23_lc_trk_g3_7
T_18_23_wire_logic_cluster/lc_1/in_1

T_24_22_wire_logic_cluster/lc_2/out
T_19_22_sp12_h_l_0
T_18_22_sp4_h_l_1
T_14_22_sp4_h_l_9
T_13_22_sp4_v_t_44
T_13_23_lc_trk_g2_4
T_13_23_wire_logic_cluster/lc_7/in_1

T_24_22_wire_logic_cluster/lc_2/out
T_24_22_lc_trk_g3_2
T_24_22_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_18_20_0_
T_18_20_wire_logic_cluster/carry_in_mux/cout
T_18_20_wire_logic_cluster/lc_0/in_3

Net : pid_side.un1_pid_prereg_cry_20
T_8_19_wire_logic_cluster/lc_3/cout
T_8_19_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_6
T_3_13_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g1_1
T_3_13_wire_logic_cluster/lc_2/in_0

T_3_13_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g1_1
T_3_13_wire_logic_cluster/lc_0/in_0

T_3_13_wire_logic_cluster/lc_1/out
T_3_12_lc_trk_g1_1
T_3_12_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.un1_reset_1_i_a5_0_9
T_3_13_wire_logic_cluster/lc_2/out
T_3_13_sp4_h_l_9
T_6_13_sp4_v_t_44
T_5_15_lc_trk_g0_2
T_5_15_wire_logic_cluster/lc_4/in_0

End 

Net : dron_frame_decoder_1.WDT10lt14_0
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_sp4_h_l_11
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.N_428
T_9_12_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_46
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_46
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_1/in_0

T_9_12_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_46
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_46
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_46
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_5/in_3

T_9_12_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_46
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_0/in_3

T_9_12_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_4
T_8_11_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

T_8_11_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_i_acumm7lto5
T_3_13_wire_logic_cluster/lc_4/out
T_3_13_lc_trk_g1_4
T_3_13_wire_logic_cluster/lc_2/in_1

T_3_13_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g2_4
T_4_14_wire_logic_cluster/lc_5/in_3

T_3_13_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g2_4
T_4_14_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_i_acumm_preregZ0Z_10
T_3_13_wire_logic_cluster/lc_5/out
T_3_13_lc_trk_g1_5
T_3_13_input_2_2
T_3_13_wire_logic_cluster/lc_2/in_2

T_3_13_wire_logic_cluster/lc_5/out
T_3_13_lc_trk_g1_5
T_3_13_input_2_0
T_3_13_wire_logic_cluster/lc_0/in_2

T_3_13_wire_logic_cluster/lc_5/out
T_4_11_sp4_v_t_38
T_3_12_lc_trk_g2_6
T_3_12_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa_0
T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_8_7_sp4_v_t_44
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_8_7_sp4_v_t_44
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_8_7_sp4_v_t_44
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_8_7_sp4_v_t_44
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_8_7_sp4_v_t_44
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_8_7_sp4_v_t_44
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_2/cen

T_5_11_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_2/cen

End 

Net : pid_side.un1_pid_prereg_cry_11
T_8_18_wire_logic_cluster/lc_2/cout
T_8_18_wire_logic_cluster/lc_3/in_3

Net : pid_side.un1_pid_prereg_cry_11_THRU_CO
T_8_18_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g2_3
T_9_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_9
T_2_14_wire_logic_cluster/lc_2/out
T_3_13_lc_trk_g3_2
T_3_13_wire_logic_cluster/lc_7/in_0

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g3_2
T_2_14_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_3_10_sp4_v_t_40
T_3_12_lc_trk_g2_5
T_3_12_input_2_5
T_3_12_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_p_regZ0Z_8
T_1_16_wire_logic_cluster/lc_4/out
T_2_16_sp4_h_l_8
T_6_16_sp4_h_l_8
T_9_16_sp4_v_t_45
T_8_17_lc_trk_g3_5
T_8_17_wire_logic_cluster/lc_7/in_1

T_1_16_wire_logic_cluster/lc_4/out
T_2_16_sp4_h_l_8
T_6_16_sp4_h_l_8
T_9_16_sp4_v_t_45
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_0/in_1

T_1_16_wire_logic_cluster/lc_4/out
T_1_16_lc_trk_g0_4
T_1_16_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_12_THRU_CO
T_15_19_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_39
T_15_13_sp4_v_t_47
T_16_13_sp4_h_l_3
T_17_13_lc_trk_g2_3
T_17_13_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_12
T_15_19_wire_logic_cluster/lc_4/cout
T_15_19_wire_logic_cluster/lc_5/in_3

Net : front_order_0
T_12_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_2
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_11_sp4_v_t_43
T_14_11_sp4_h_l_6
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_acumm_prereg_esr_RNI8HS46Z0Z_21
T_5_15_wire_logic_cluster/lc_5/out
T_6_14_sp4_v_t_43
T_6_18_sp4_v_t_44
T_3_22_sp4_h_l_9
T_3_22_lc_trk_g0_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_6_14_sp4_v_t_43
T_6_18_sp4_v_t_44
T_3_22_sp4_h_l_9
T_3_22_lc_trk_g0_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_6_14_sp4_v_t_43
T_7_14_sp4_h_l_6
T_11_14_sp4_h_l_9
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_15_sp4_h_l_2
T_0_15_sp4_h_l_2
T_3_11_sp4_v_t_45
T_3_12_lc_trk_g3_5
T_3_12_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_15_sp4_h_l_2
T_0_15_sp4_h_l_2
T_3_11_sp4_v_t_45
T_3_12_lc_trk_g3_5
T_3_12_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_15_sp4_h_l_2
T_0_15_sp4_h_l_2
T_3_11_sp4_v_t_45
T_3_12_lc_trk_g3_5
T_3_12_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_15_sp4_h_l_2
T_0_15_sp4_h_l_2
T_3_11_sp4_v_t_45
T_3_12_lc_trk_g3_5
T_3_12_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g3_5
T_5_15_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_5_15_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder_1.init_pulsesZ0Z_14
T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_15_11_sp4_v_t_44
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_4/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.un1_pid_prereg_cry_12
T_18_23_wire_logic_cluster/lc_3/cout
T_18_23_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.N_296
T_12_16_wire_logic_cluster/lc_6/out
T_11_16_sp12_h_l_0
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_10
T_15_16_wire_logic_cluster/lc_5/out
T_15_12_sp4_v_t_47
T_16_12_sp4_h_l_10
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_pid_prereg_cry_12_THRU_CO
T_18_23_wire_logic_cluster/lc_4/out
T_17_23_sp4_h_l_0
T_13_23_sp4_h_l_3
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.state_RNIRSI31Z0Z_11
T_4_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_39
T_2_7_sp4_h_l_7
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_39
T_2_7_sp4_h_l_7
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_7/out
T_2_6_sp12_h_l_1
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_3/cen

T_4_6_wire_logic_cluster/lc_7/out
T_2_6_sp12_h_l_1
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_3/cen

T_4_6_wire_logic_cluster/lc_7/out
T_2_6_sp12_h_l_1
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_3/cen

T_4_6_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_43
T_3_5_lc_trk_g3_3
T_3_5_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_43
T_3_5_lc_trk_g3_3
T_3_5_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_43
T_3_5_lc_trk_g3_3
T_3_5_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.error_i_acumm_preregZ0Z_8
T_2_14_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g3_1
T_3_13_wire_logic_cluster/lc_7/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_0/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_3_10_sp4_v_t_38
T_3_12_lc_trk_g3_3
T_3_12_wire_logic_cluster/lc_4/in_0

End 

Net : scaler_4.un2_source_data_0_cry_7
T_9_10_wire_logic_cluster/lc_6/cout
T_9_10_wire_logic_cluster/lc_7/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI53IM_0Z0Z_18_cascade_
T_2_17_wire_logic_cluster/lc_6/ltout
T_2_17_wire_logic_cluster/lc_7/in_2

End 

Net : Commands_frame_decoder.N_384
T_7_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_6
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g0_7
T_7_7_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.N_377_0_cascade_
T_7_8_wire_logic_cluster/lc_6/ltout
T_7_8_wire_logic_cluster/lc_7/in_2

End 

Net : dron_frame_decoder_1.N_747_0
T_7_21_wire_logic_cluster/lc_0/out
T_4_21_sp12_h_l_0
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_21_wire_logic_cluster/lc_0/out
T_4_21_sp12_h_l_0
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_21_wire_logic_cluster/lc_0/out
T_4_21_sp12_h_l_0
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_21_wire_logic_cluster/lc_0/out
T_4_21_sp12_h_l_0
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_21_wire_logic_cluster/lc_0/out
T_4_21_sp12_h_l_0
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_21_wire_logic_cluster/lc_0/out
T_4_21_sp12_h_l_0
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_21_wire_logic_cluster/lc_0/out
T_4_21_sp12_h_l_0
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_21_wire_logic_cluster/lc_0/out
T_4_21_sp12_h_l_0
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

End 

Net : dron_frame_decoder_1.WDTZ0Z_8
T_8_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g3_0
T_8_12_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.N_232
T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_0
T_15_15_wire_logic_cluster/lc_7/out
T_15_15_sp4_h_l_3
T_18_15_sp4_v_t_45
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_5/in_3

End 

Net : Commands_frame_decoder.N_377_0
T_7_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_4
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_6
T_14_10_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_44
T_15_13_sp4_h_l_9
T_18_13_sp4_v_t_39
T_18_14_lc_trk_g3_7
T_18_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_i_acumm7lto13
T_2_14_wire_logic_cluster/lc_3/out
T_2_14_sp4_h_l_11
T_5_14_sp4_v_t_41
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_2/in_0

T_2_14_wire_logic_cluster/lc_3/out
T_2_14_sp4_h_l_11
T_2_14_lc_trk_g0_6
T_2_14_wire_logic_cluster/lc_0/in_0

T_2_14_wire_logic_cluster/lc_3/out
T_2_14_sp4_h_l_11
T_4_14_lc_trk_g2_6
T_4_14_wire_logic_cluster/lc_1/in_1

T_2_14_wire_logic_cluster/lc_3/out
T_0_14_sp12_h_l_9
T_8_14_sp12_h_l_1
T_13_14_lc_trk_g0_5
T_13_14_wire_logic_cluster/lc_6/in_3

T_2_14_wire_logic_cluster/lc_3/out
T_2_14_sp4_h_l_11
T_5_14_sp4_v_t_41
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_18
T_2_17_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g0_4
T_2_17_input_2_6
T_2_17_wire_logic_cluster/lc_6/in_2

T_2_17_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g0_4
T_2_17_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un1_pid_prereg_cry_10
T_8_18_wire_logic_cluster/lc_1/cout
T_8_18_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_7
T_14_10_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_42
T_15_13_sp4_h_l_1
T_18_13_sp4_v_t_43
T_18_14_lc_trk_g2_3
T_18_14_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_pid_prereg_cry_10_THRU_CO
T_8_18_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_p_regZ0Z_9
T_22_23_wire_logic_cluster/lc_1/out
T_18_23_sp12_h_l_1
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_0/in_1

T_22_23_wire_logic_cluster/lc_1/out
T_18_23_sp12_h_l_1
T_6_23_sp12_h_l_1
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_3/in_1

T_22_23_wire_logic_cluster/lc_1/out
T_22_23_lc_trk_g3_1
T_22_23_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_i_acumm7lto4
T_3_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g0_3
T_3_13_wire_logic_cluster/lc_2/in_3

T_3_13_wire_logic_cluster/lc_3/out
T_4_10_sp4_v_t_47
T_4_14_lc_trk_g1_2
T_4_14_wire_logic_cluster/lc_5/in_0

T_3_13_wire_logic_cluster/lc_3/out
T_4_10_sp4_v_t_47
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_11_THRU_CO
T_15_19_wire_logic_cluster/lc_4/out
T_15_17_sp4_v_t_37
T_15_13_sp4_v_t_37
T_12_13_sp4_h_l_6
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_11
T_15_19_wire_logic_cluster/lc_3/cout
T_15_19_wire_logic_cluster/lc_4/in_3

Net : front_order_1
T_12_18_wire_logic_cluster/lc_2/out
T_13_18_sp4_h_l_4
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g2_2
T_12_18_input_2_2
T_12_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_pid_prereg_cry_11
T_18_23_wire_logic_cluster/lc_2/cout
T_18_23_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_pid_prereg_cry_11_THRU_CO
T_18_23_wire_logic_cluster/lc_3/out
T_18_22_sp4_v_t_38
T_15_22_sp4_h_l_9
T_15_22_lc_trk_g0_4
T_15_22_wire_logic_cluster/lc_7/in_1

End 

Net : scaler_4.N_1684_i_l_ofxZ0
T_5_10_wire_logic_cluster/lc_2/out
T_6_10_sp4_h_l_4
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.N_535
T_11_16_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_40
T_11_14_lc_trk_g3_0
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

T_11_16_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_40
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_6/in_3

End 

Net : Commands_frame_decoder.preinitZ0
T_5_9_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_37
T_7_8_sp4_h_l_5
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_5_6_sp4_v_t_44
T_6_6_sp4_h_l_9
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_6
T_8_7_wire_logic_cluster/lc_6/cout
T_8_7_wire_logic_cluster/lc_7/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_6
T_8_11_wire_logic_cluster/lc_6/cout
T_8_11_wire_logic_cluster/lc_7/in_3

Net : uart_drone.CO0
T_14_17_wire_logic_cluster/lc_5/out
T_13_17_sp4_h_l_2
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_5/in_3

End 

Net : uart_drone.un1_state_4_0
T_12_16_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_41
T_14_17_sp4_h_l_10
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_2/in_0

End 

Net : uart_drone.timer_CountZ0Z_4
T_12_7_wire_logic_cluster/lc_7/out
T_12_2_sp12_v_t_22
T_12_14_sp12_v_t_22
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_0/in_0

T_12_7_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g0_7
T_11_8_input_2_3
T_11_8_wire_logic_cluster/lc_3/in_2

T_12_7_wire_logic_cluster/lc_7/out
T_12_2_sp12_v_t_22
T_12_14_sp12_v_t_22
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_7_wire_logic_cluster/lc_7/out
T_12_2_sp12_v_t_22
T_12_14_sp12_v_t_22
T_12_15_sp4_v_t_44
T_13_15_sp4_h_l_2
T_13_15_lc_trk_g1_7
T_13_15_wire_logic_cluster/lc_3/in_1

T_12_7_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g0_7
T_11_8_wire_logic_cluster/lc_6/in_3

T_12_7_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g2_7
T_13_8_wire_logic_cluster/lc_7/in_0

T_12_7_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g2_7
T_13_8_wire_logic_cluster/lc_3/in_0

T_12_7_wire_logic_cluster/lc_7/out
T_12_4_sp4_v_t_38
T_9_8_sp4_h_l_8
T_10_8_lc_trk_g2_0
T_10_8_wire_logic_cluster/lc_7/in_1

T_12_7_wire_logic_cluster/lc_7/out
T_12_7_lc_trk_g2_7
T_12_7_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone.timer_CountZ1Z_3
T_11_8_wire_logic_cluster/lc_7/out
T_1_8_sp12_h_l_1
T_12_8_sp12_v_t_22
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_0/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_1_8_sp12_h_l_1
T_12_8_sp12_v_t_22
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_7/in_3

T_11_8_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_7/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_sp4_h_l_3
T_13_8_lc_trk_g3_6
T_13_8_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_6/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_46
T_11_11_sp4_v_t_42
T_12_15_sp4_h_l_1
T_13_15_lc_trk_g2_1
T_13_15_input_2_3
T_13_15_wire_logic_cluster/lc_3/in_2

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_sp4_h_l_3
T_10_8_lc_trk_g1_3
T_10_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_3
T_5_14_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g1_2
T_5_15_wire_logic_cluster/lc_1/in_0

T_5_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_9
T_4_14_lc_trk_g1_1
T_4_14_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_16
T_15_10_wire_logic_cluster/lc_0/out
T_15_10_sp4_h_l_5
T_18_10_sp4_v_t_40
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_7/in_0

T_15_10_wire_logic_cluster/lc_0/out
T_15_10_sp4_h_l_5
T_15_10_lc_trk_g1_0
T_15_10_wire_logic_cluster/lc_1/in_0

T_15_10_wire_logic_cluster/lc_0/out
T_15_10_sp4_h_l_5
T_18_10_sp4_v_t_40
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.N_292
T_12_16_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_47
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_1
T_5_14_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g0_4
T_5_15_wire_logic_cluster/lc_1/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_6
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_sp12_h_l_1
T_18_14_lc_trk_g0_6
T_18_14_wire_logic_cluster/lc_1/in_1

End 

Net : front_order_2
T_12_18_wire_logic_cluster/lc_3/out
T_13_18_sp4_h_l_6
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_10_18_sp4_h_l_3
T_14_18_sp4_h_l_6
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g0_3
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_1_0_cascade_
T_17_16_wire_logic_cluster/lc_2/ltout
T_17_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_pid_prereg_cry_10
T_18_23_wire_logic_cluster/lc_1/cout
T_18_23_wire_logic_cluster/lc_2/in_3

Net : pid_front.un1_pid_prereg_cry_10_THRU_CO
T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_14_23_sp4_h_l_0
T_14_23_lc_trk_g0_5
T_14_23_wire_logic_cluster/lc_6/in_1

End 

Net : side_order_0
T_15_17_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_39
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_2
T_19_13_sp4_v_t_45
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_12_THRU_CO
T_14_15_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_39
T_15_13_sp4_h_l_7
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_5/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_7
T_8_11_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g0_7
T_7_12_wire_logic_cluster/lc_3/in_0

T_8_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g3_7
T_8_11_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_7
T_8_7_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g3_7
T_8_7_wire_logic_cluster/lc_7/in_1

End 

Net : front_order_4
T_13_19_wire_logic_cluster/lc_2/out
T_14_18_sp4_v_t_37
T_15_18_sp4_h_l_5
T_15_18_lc_trk_g1_0
T_15_18_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_2/out
T_14_18_sp4_v_t_37
T_15_18_sp4_h_l_5
T_18_14_sp4_v_t_40
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_12
T_14_15_wire_logic_cluster/lc_4/cout
T_14_15_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_throttle_cry_12
T_12_13_wire_logic_cluster/lc_4/cout
T_12_13_wire_logic_cluster/lc_5/in_3

Net : side_order_2
T_15_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_47
T_13_14_sp4_h_l_10
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_15_8_sp12_v_t_22
T_15_14_lc_trk_g2_5
T_15_14_input_2_7
T_15_14_wire_logic_cluster/lc_7/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_12_THRU_CO
T_12_13_wire_logic_cluster/lc_5/out
T_12_13_sp12_h_l_1
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_7/in_3

End 

Net : throttle_order_0
T_12_15_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_37
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_0/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_37
T_13_11_sp4_h_l_0
T_17_11_sp4_h_l_0
T_18_11_lc_trk_g2_0
T_18_11_wire_logic_cluster/lc_3/in_3

T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g2_0
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.un1_pid_prereg_cry_6
T_8_17_wire_logic_cluster/lc_5/cout
T_8_17_wire_logic_cluster/lc_6/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_5
T_8_11_wire_logic_cluster/lc_5/cout
T_8_11_wire_logic_cluster/lc_6/in_3

Net : Commands_frame_decoder.un1_WDT_cry_5
T_8_7_wire_logic_cluster/lc_5/cout
T_8_7_wire_logic_cluster/lc_6/in_3

Net : pid_side.un1_pid_prereg_cry_6_THRU_CO
T_8_17_wire_logic_cluster/lc_6/out
T_7_17_sp12_h_l_0
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI53IMZ0Z_18_cascade_
T_2_17_wire_logic_cluster/lc_1/ltout
T_2_17_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_6
T_18_19_wire_logic_cluster/lc_6/cout
T_18_19_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_8
T_15_14_wire_logic_cluster/lc_0/out
T_16_14_sp4_h_l_0
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.un1_pid_prereg_cry_9
T_18_23_wire_logic_cluster/lc_0/cout
T_18_23_wire_logic_cluster/lc_1/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI86IMZ0Z_19_cascade_
T_5_18_wire_logic_cluster/lc_1/ltout
T_5_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_pid_prereg_cry_9_THRU_CO
T_18_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_7
T_14_23_sp4_h_l_10
T_13_23_lc_trk_g1_2
T_13_23_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_16
T_3_17_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g0_4
T_3_17_input_2_6
T_3_17_wire_logic_cluster/lc_6/in_2

T_3_17_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g0_4
T_3_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IM_0Z0Z_17_cascade_
T_3_17_wire_logic_cluster/lc_1/ltout
T_3_17_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_13
T_16_11_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_36
T_17_9_lc_trk_g3_1
T_17_9_input_2_2
T_17_9_wire_logic_cluster/lc_2/in_2

T_16_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_2
T_4_15_wire_logic_cluster/lc_3/cout
T_4_15_wire_logic_cluster/lc_4/in_3

Net : uart_pc.state_srsts_i_0_2
T_13_7_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g2_1
T_12_7_wire_logic_cluster/lc_0/in_3

End 

Net : front_order_5
T_13_19_wire_logic_cluster/lc_1/out
T_12_19_sp4_h_l_10
T_15_15_sp4_v_t_47
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_17_15_sp4_v_t_39
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_p_regZ0Z_11
T_24_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_2/in_1

T_24_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_14_23_lc_trk_g0_0
T_14_23_wire_logic_cluster/lc_6/in_0

T_24_23_wire_logic_cluster/lc_6/out
T_24_23_lc_trk_g3_6
T_24_23_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_10
T_15_19_wire_logic_cluster/lc_2/cout
T_15_19_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_elevator_cry_10_THRU_CO
T_15_19_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_43
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_input_2_6
T_14_12_wire_logic_cluster/lc_6/in_2

End 

Net : front_order_3
T_12_18_wire_logic_cluster/lc_4/out
T_13_18_sp4_h_l_8
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_44
T_13_10_sp4_v_t_37
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g1_4
T_12_18_wire_logic_cluster/lc_4/in_3

End 

Net : side_order_1
T_15_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_41
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_41
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_p_regZ0Z_9
T_2_19_wire_logic_cluster/lc_1/out
T_2_19_sp4_h_l_7
T_6_19_sp4_h_l_3
T_9_15_sp4_v_t_38
T_8_18_lc_trk_g2_6
T_8_18_input_2_0
T_8_18_wire_logic_cluster/lc_0/in_2

T_2_19_wire_logic_cluster/lc_1/out
T_2_19_sp4_h_l_7
T_6_19_sp4_h_l_3
T_9_15_sp4_v_t_38
T_10_15_sp4_h_l_8
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_3/in_1

T_2_19_wire_logic_cluster/lc_1/out
T_2_19_sp4_h_l_7
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_1/in_0

End 

Net : uart_pc_data_rdy
T_7_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_42
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_43
T_8_14_sp4_v_t_39
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_42
T_7_14_lc_trk_g0_7
T_7_14_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_2
T_9_7_sp4_v_t_39
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_2
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_47
T_7_8_lc_trk_g2_7
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_5/out
T_7_4_sp12_v_t_22
T_7_16_sp12_v_t_22
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_5/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_43
T_8_14_sp4_v_t_39
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_42
T_7_6_sp4_v_t_47
T_4_6_sp4_h_l_10
T_4_6_lc_trk_g1_7
T_4_6_wire_logic_cluster/lc_7/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_47
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_2
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_5/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_47
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_7_4_sp12_v_t_22
T_7_16_sp12_v_t_22
T_7_22_lc_trk_g2_5
T_7_22_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_42
T_7_6_sp4_v_t_47
T_8_6_sp4_h_l_3
T_9_6_lc_trk_g3_3
T_9_6_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_42
T_7_6_sp4_v_t_47
T_8_6_sp4_h_l_3
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_42
T_7_6_sp4_v_t_47
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_2
T_5_7_sp4_v_t_42
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_43
T_8_14_sp4_v_t_39
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_43
T_8_14_sp4_v_t_39
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_42
T_7_6_sp4_v_t_47
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_43
T_8_14_sp4_v_t_39
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_47
T_4_7_sp4_h_l_10
T_5_7_lc_trk_g2_2
T_5_7_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_2
T_5_7_sp4_v_t_42
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_43
T_8_14_sp4_v_t_39
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.source_CH3data_1_sqmuxa
T_7_11_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_41
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_6/out
T_0_11_sp12_h_l_4
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.stateZ0Z_4
T_7_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_7/in_0

End 

Net : throttle_order_1
T_12_15_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_39
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_7
T_15_11_sp4_v_t_42
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_6/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_7
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_11
T_15_9_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_40
T_16_12_sp4_h_l_11
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_5/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_4
T_8_7_wire_logic_cluster/lc_4/cout
T_8_7_wire_logic_cluster/lc_5/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_4
T_8_11_wire_logic_cluster/lc_4/cout
T_8_11_wire_logic_cluster/lc_5/in_3

Net : Commands_frame_decoder.un1_sink_data_valid_2_0
T_7_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_36
T_7_17_lc_trk_g1_1
T_7_17_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_1
T_4_14_sp4_v_t_42
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_1
T_4_14_sp4_v_t_42
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_1
T_4_14_sp4_v_t_42
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_1
T_4_14_sp4_v_t_42
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_5
T_18_19_wire_logic_cluster/lc_5/cout
T_18_19_wire_logic_cluster/lc_6/in_3

Net : Commands_frame_decoder.stateZ0Z_2
T_5_8_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_43
T_5_10_sp4_v_t_43
T_6_14_sp4_h_l_6
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_2/in_1

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g2_7
T_5_8_input_2_7
T_5_8_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_18_23_0_
T_18_23_wire_logic_cluster/carry_in_mux/cout
T_18_23_wire_logic_cluster/lc_0/in_3

Net : pid_front.un1_pid_prereg_cry_8_THRU_CO
T_18_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_5
T_14_23_sp4_h_l_1
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_1
T_15_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_6
T_15_14_sp4_v_t_37
T_16_18_sp4_h_l_6
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_20
T_7_16_wire_logic_cluster/lc_3/out
T_7_15_sp4_v_t_38
T_4_15_sp4_h_l_3
T_5_15_lc_trk_g2_3
T_5_15_input_2_3
T_5_15_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.N_287
T_15_13_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_p_regZ0Z_12
T_24_23_wire_logic_cluster/lc_7/out
T_23_23_sp4_h_l_6
T_19_23_sp4_h_l_2
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_3/in_1

T_24_23_wire_logic_cluster/lc_7/out
T_24_22_sp4_v_t_46
T_21_22_sp4_h_l_11
T_17_22_sp4_h_l_11
T_13_22_sp4_h_l_11
T_15_22_lc_trk_g3_6
T_15_22_wire_logic_cluster/lc_7/in_0

T_24_23_wire_logic_cluster/lc_7/out
T_24_23_lc_trk_g1_7
T_24_23_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.state_RNI4N6KZ0Z_2
T_10_15_wire_logic_cluster/lc_3/out
T_10_14_sp12_v_t_22
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_6/in_1

T_10_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.N_289
T_13_14_wire_logic_cluster/lc_4/out
T_13_13_sp4_v_t_40
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_p_regZ0Z_14
T_24_22_wire_logic_cluster/lc_0/out
T_24_19_sp4_v_t_40
T_21_23_sp4_h_l_10
T_17_23_sp4_h_l_1
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_5/in_1

T_24_22_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_45
T_21_20_sp4_h_l_2
T_17_20_sp4_h_l_5
T_13_20_sp4_h_l_5
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_6/in_0

T_24_22_wire_logic_cluster/lc_0/out
T_24_22_lc_trk_g1_0
T_24_22_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_3
T_17_19_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.timer_Count_RNIES9Q1Z0Z_2_cascade_
T_9_12_wire_logic_cluster/lc_3/ltout
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone.stateZ0Z_4
T_12_9_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_3/in_0

T_12_9_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_40
T_12_12_sp4_v_t_40
T_12_16_lc_trk_g0_5
T_12_16_wire_logic_cluster/lc_0/in_3

T_12_9_wire_logic_cluster/lc_4/out
T_13_8_sp4_v_t_41
T_13_12_sp4_v_t_41
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_0/in_1

T_12_9_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_7/in_3

T_12_9_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g2_4
T_13_8_wire_logic_cluster/lc_7/in_3

T_12_9_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_45
T_12_7_lc_trk_g3_0
T_12_7_wire_logic_cluster/lc_2/in_3

End 

Net : uart_drone.data_rdyc_1_0
T_9_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_0
T_12_12_sp4_h_l_0
T_11_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_0
T_12_12_sp4_h_l_0
T_11_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_0
T_12_12_sp4_h_l_0
T_11_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_0
T_12_12_sp4_h_l_0
T_11_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_2/cen

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_2/cen

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_2/cen

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_2/cen

End 

Net : side_order_4
T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_15_12_sp4_v_t_44
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_1/in_3

End 

Net : uart_drone.data_rdyc_1
T_11_8_wire_logic_cluster/lc_3/out
T_11_8_sp4_h_l_11
T_10_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_3/out
T_11_8_sp4_h_l_11
T_10_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_4/in_0

T_11_8_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_39
T_9_11_sp4_h_l_7
T_8_11_sp4_v_t_36
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.state_1_0_0
T_10_5_wire_logic_cluster/lc_2/out
T_10_6_lc_trk_g0_2
T_10_6_wire_logic_cluster/lc_1/cen

End 

Net : throttle_order_4
T_11_14_wire_logic_cluster/lc_6/out
T_10_14_sp4_h_l_4
T_13_10_sp4_v_t_47
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_sp4_h_l_1
T_15_14_sp4_h_l_4
T_18_14_sp4_v_t_44
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_p_regZ0Z_10
T_1_15_wire_logic_cluster/lc_2/out
T_1_14_sp4_v_t_36
T_2_18_sp4_h_l_1
T_6_18_sp4_h_l_4
T_8_18_lc_trk_g3_1
T_8_18_wire_logic_cluster/lc_1/in_1

T_1_15_wire_logic_cluster/lc_2/out
T_1_5_sp12_v_t_23
T_2_17_sp12_h_l_0
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/in_3

T_1_15_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g1_2
T_1_15_wire_logic_cluster/lc_2/in_1

End 

Net : throttle_order_2
T_12_15_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_41
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_2/in_1

T_12_15_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_40
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_7/in_1

T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g2_2
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_10_THRU_CO
T_14_15_wire_logic_cluster/lc_3/out
T_14_6_sp12_v_t_22
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_10
T_14_15_wire_logic_cluster/lc_2/cout
T_14_15_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_5
T_13_14_wire_logic_cluster/lc_7/out
T_13_12_sp4_v_t_43
T_14_12_sp4_h_l_11
T_18_12_sp4_h_l_7
T_18_12_lc_trk_g1_2
T_18_12_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_291
T_13_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_pid_prereg_cry_4
T_8_17_wire_logic_cluster/lc_3/cout
T_8_17_wire_logic_cluster/lc_4/in_3

Net : Commands_frame_decoder.un1_WDT_cry_3
T_8_7_wire_logic_cluster/lc_3/cout
T_8_7_wire_logic_cluster/lc_4/in_3

Net : pid_side.un1_pid_prereg_cry_4_THRU_CO
T_8_17_wire_logic_cluster/lc_4/out
T_9_17_sp12_h_l_0
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_6/in_0

End 

Net : dron_frame_decoder_1.un1_WDT_cry_3
T_8_11_wire_logic_cluster/lc_3/cout
T_8_11_wire_logic_cluster/lc_4/in_3

Net : Commands_frame_decoder.WDTZ0Z_15
T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_sp4_h_l_3
T_7_8_lc_trk_g1_3
T_7_8_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_sp4_h_l_3
T_7_8_lc_trk_g1_3
T_7_8_input_2_6
T_7_8_wire_logic_cluster/lc_6/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_4
T_18_19_wire_logic_cluster/lc_4/cout
T_18_19_wire_logic_cluster/lc_5/in_3

Net : uart_pc.timer_CountZ1Z_2
T_11_6_wire_logic_cluster/lc_3/out
T_11_5_sp4_v_t_38
T_10_8_lc_trk_g2_6
T_10_8_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_12_8_lc_trk_g0_7
T_12_8_wire_logic_cluster/lc_6/in_1

T_11_6_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.data_rdyc_1
T_10_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_6/in_1

T_10_8_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_41
T_8_11_sp4_h_l_4
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_5/in_3

T_10_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_7/in_0

End 

Net : uart_pc.timer_Count_RNILR1B2Z0Z_2
T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp12_h_l_0
T_7_8_sp12_v_t_23
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_8_13_lc_trk_g0_5
T_8_13_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_10_sp4_h_l_9
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_6_11_sp4_h_l_9
T_5_11_lc_trk_g1_1
T_5_11_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.un1_pid_prereg_236_1_cascade_
T_5_18_wire_logic_cluster/lc_5/ltout
T_5_18_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc.timer_CountZ1Z_3
T_10_8_wire_logic_cluster/lc_1/out
T_10_8_sp4_h_l_7
T_10_8_lc_trk_g1_2
T_10_8_wire_logic_cluster/lc_4/in_1

T_10_8_wire_logic_cluster/lc_1/out
T_10_8_sp4_h_l_7
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_6/in_3

T_10_8_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_7/in_0

T_10_8_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g2_1
T_11_7_wire_logic_cluster/lc_4/in_1

T_10_8_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g2_1
T_11_7_wire_logic_cluster/lc_2/in_1

T_10_8_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_5/in_0

T_10_8_wire_logic_cluster/lc_1/out
T_10_8_sp4_h_l_7
T_13_4_sp4_v_t_42
T_12_7_lc_trk_g3_2
T_12_7_wire_logic_cluster/lc_0/in_1

T_10_8_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_8
T_15_19_wire_logic_cluster/lc_0/cout
T_15_19_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_aileron_cry_8
T_14_15_wire_logic_cluster/lc_0/cout
T_14_15_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_elevator_cry_8_THRU_CO
T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_14_19_sp4_v_t_42
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_8_THRU_CO
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_7
T_17_15_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.un1_pid_prereg_cry_20
T_18_24_wire_logic_cluster/lc_3/cout
T_18_24_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_18
T_15_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_43
T_17_9_sp4_h_l_6
T_17_9_lc_trk_g0_3
T_17_9_input_2_7
T_17_9_wire_logic_cluster/lc_7/in_2

T_15_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_2/in_0

T_15_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_43
T_13_13_sp4_h_l_6
T_17_13_sp4_h_l_9
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_p_regZ0Z_13
T_24_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_18_23_lc_trk_g1_4
T_18_23_wire_logic_cluster/lc_4/in_1

T_24_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_16_23_sp4_h_l_1
T_12_23_sp4_h_l_4
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_7/in_0

T_24_23_wire_logic_cluster/lc_4/out
T_24_23_lc_trk_g1_4
T_24_23_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_1
T_17_11_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_39
T_18_14_sp4_v_t_39
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_11
T_14_15_wire_logic_cluster/lc_3/cout
T_14_15_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_aileron_cry_11_THRU_CO
T_14_15_wire_logic_cluster/lc_4/out
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_5/in_3

End 

Net : side_order_5
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_12_sp4_v_t_41
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_15_sp4_v_t_38
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_14
T_8_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g1_6
T_8_8_wire_logic_cluster/lc_6/in_1

End 

Net : side_order_3
T_15_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_45
T_14_14_lc_trk_g3_5
T_14_14_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_2
T_5_14_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g0_5
T_5_15_wire_logic_cluster/lc_2/in_1

T_5_14_wire_logic_cluster/lc_5/out
T_4_14_sp4_h_l_2
T_4_14_lc_trk_g1_7
T_4_14_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_2
T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_11_sp4_v_t_40
T_16_15_sp4_h_l_5
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_11_sp4_v_t_40
T_16_15_sp4_h_l_5
T_16_15_lc_trk_g0_0
T_16_15_input_2_4
T_16_15_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g1_4
T_17_12_input_2_7
T_17_12_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_cry_7
T_8_17_wire_logic_cluster/lc_6/cout
T_8_17_wire_logic_cluster/lc_7/in_3

Net : pid_side.error_p_regZ0Z_11
T_1_15_wire_logic_cluster/lc_6/out
T_1_14_sp4_v_t_44
T_2_18_sp4_h_l_3
T_6_18_sp4_h_l_3
T_8_18_lc_trk_g3_6
T_8_18_wire_logic_cluster/lc_2/in_1

T_1_15_wire_logic_cluster/lc_6/out
T_1_14_sp4_v_t_44
T_2_18_sp4_h_l_3
T_6_18_sp4_h_l_3
T_9_14_sp4_v_t_38
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_1/in_0

T_1_15_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g1_6
T_1_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.un1_pid_prereg_cry_7_THRU_CO
T_8_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa
T_7_13_wire_logic_cluster/lc_5/out
T_7_12_sp4_v_t_42
T_7_16_sp4_v_t_38
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_47
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_7/in_1

End 

Net : throttle_order_3
T_12_15_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_43
T_12_12_lc_trk_g3_3
T_12_12_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_47
T_13_13_lc_trk_g3_7
T_13_13_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g0_3
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_11
T_12_13_wire_logic_cluster/lc_3/cout
T_12_13_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_throttle_cry_11_THRU_CO
T_12_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_2/in_0

End 

Net : dron_frame_decoder_1.un1_WDT_cry_2
T_8_11_wire_logic_cluster/lc_2/cout
T_8_11_wire_logic_cluster/lc_3/in_3

Net : uart_drone.timer_CountZ1Z_2
T_12_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_3/in_3

T_12_8_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g3_1
T_12_8_wire_logic_cluster/lc_7/in_3

T_12_8_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g1_1
T_13_8_wire_logic_cluster/lc_1/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_15
T_8_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_7/in_0

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_p_regZ0Z_13
T_1_16_wire_logic_cluster/lc_2/out
T_1_6_sp12_v_t_23
T_2_18_sp12_h_l_0
T_8_18_lc_trk_g0_7
T_8_18_wire_logic_cluster/lc_4/in_1

T_1_16_wire_logic_cluster/lc_2/out
T_1_6_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_12_18_sp4_v_t_39
T_11_20_lc_trk_g1_2
T_11_20_wire_logic_cluster/lc_1/in_0

T_1_16_wire_logic_cluster/lc_2/out
T_1_16_lc_trk_g2_2
T_1_16_wire_logic_cluster/lc_2/in_0

End 

Net : dron_frame_decoder_1.WDTZ0Z_14
T_8_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g3_6
T_7_12_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g1_6
T_9_12_input_2_7
T_9_12_wire_logic_cluster/lc_7/in_2

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_6/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_2
T_8_7_wire_logic_cluster/lc_2/cout
T_8_7_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_counter_13_cry_3
T_18_19_wire_logic_cluster/lc_3/cout
T_18_19_wire_logic_cluster/lc_4/in_3

Net : frame_decoder_CH4data_0
T_7_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g2_0
T_8_10_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_0/out
T_7_7_sp4_v_t_45
T_8_7_sp4_h_l_1
T_9_7_lc_trk_g2_1
T_9_7_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_0/out
T_8_9_sp4_h_l_0
T_10_9_lc_trk_g2_5
T_10_9_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa
T_8_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g2_6
T_8_16_wire_logic_cluster/lc_5/in_3

End 

Net : frame_decoder_OFF4data_0
T_7_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g2_0
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_7/in_1

T_7_10_wire_logic_cluster/lc_0/out
T_7_10_sp4_h_l_5
T_10_6_sp4_v_t_46
T_10_9_lc_trk_g1_6
T_10_9_wire_logic_cluster/lc_0/in_1

T_7_10_wire_logic_cluster/lc_0/out
T_7_10_sp4_h_l_5
T_10_6_sp4_v_t_46
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_6/in_1

End 

Net : frame_decoder_OFF4data_6
T_3_11_wire_logic_cluster/lc_5/out
T_3_9_sp4_v_t_39
T_4_9_sp4_h_l_7
T_8_9_sp4_h_l_3
T_8_9_lc_trk_g0_6
T_8_9_input_2_6
T_8_9_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_p_regZ0Z_12
T_1_16_wire_logic_cluster/lc_3/out
T_1_16_sp4_h_l_11
T_5_16_sp4_h_l_2
T_8_16_sp4_v_t_42
T_8_18_lc_trk_g3_7
T_8_18_wire_logic_cluster/lc_3/in_1

T_1_16_wire_logic_cluster/lc_3/out
T_1_7_sp12_v_t_22
T_2_19_sp12_h_l_1
T_9_19_lc_trk_g1_1
T_9_19_wire_logic_cluster/lc_4/in_0

T_1_16_wire_logic_cluster/lc_3/out
T_1_16_lc_trk_g1_3
T_1_16_wire_logic_cluster/lc_3/in_1

End 

Net : front_order_6
T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_17_18_sp4_h_l_7
T_16_18_lc_trk_g0_7
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_1
T_4_15_wire_logic_cluster/lc_2/cout
T_4_15_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_13
T_16_11_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_45
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_3/in_1

End 

Net : throttle_order_6
T_10_14_wire_logic_cluster/lc_2/out
T_10_14_sp4_h_l_9
T_13_10_sp4_v_t_38
T_12_12_lc_trk_g0_3
T_12_12_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_2/out
T_10_14_sp4_h_l_9
T_13_10_sp4_v_t_38
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_5/in_1

T_10_14_wire_logic_cluster/lc_2/out
T_10_14_sp4_h_l_9
T_10_14_lc_trk_g0_4
T_10_14_input_2_2
T_10_14_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_6
T_12_12_wire_logic_cluster/lc_6/cout
T_12_12_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_throttle_cry_6_THRU_CO
T_12_12_wire_logic_cluster/lc_7/out
T_11_12_sp4_h_l_6
T_15_12_sp4_h_l_2
T_18_12_sp4_v_t_42
T_18_15_lc_trk_g1_2
T_18_15_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_12_13_0_
T_12_13_wire_logic_cluster/carry_in_mux/cout
T_12_13_wire_logic_cluster/lc_0/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_1
T_8_11_wire_logic_cluster/lc_1/cout
T_8_11_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.un1_WDT_cry_1
T_8_7_wire_logic_cluster/lc_1/cout
T_8_7_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_throttle_cry_7_THRU_CO
T_12_13_wire_logic_cluster/lc_0/out
T_9_13_sp12_h_l_0
T_16_13_lc_trk_g1_0
T_16_13_input_2_7
T_16_13_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_2
T_18_19_wire_logic_cluster/lc_2/cout
T_18_19_wire_logic_cluster/lc_3/in_3

Net : frame_decoder_CH4data_5
T_4_10_wire_logic_cluster/lc_5/out
T_5_9_sp4_v_t_43
T_6_9_sp4_h_l_11
T_8_9_lc_trk_g2_6
T_8_9_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_CH4data_1
T_7_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g1_1
T_8_9_wire_logic_cluster/lc_1/in_1

End 

Net : frame_decoder_OFF4data_1
T_7_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_2
T_17_11_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_44
T_17_14_sp4_v_t_44
T_17_18_lc_trk_g1_1
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.pid_preregZ0Z_21
T_18_24_wire_logic_cluster/lc_4/out
T_18_20_sp4_v_t_45
T_15_20_sp4_h_l_8
T_14_16_sp4_v_t_45
T_13_17_lc_trk_g3_5
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

T_18_24_wire_logic_cluster/lc_4/out
T_18_20_sp4_v_t_45
T_15_20_sp4_h_l_8
T_11_20_sp4_h_l_8
T_12_20_lc_trk_g3_0
T_12_20_input_2_5
T_12_20_wire_logic_cluster/lc_5/in_2

T_18_24_wire_logic_cluster/lc_4/out
T_18_23_sp4_v_t_40
T_15_23_sp4_h_l_5
T_14_19_sp4_v_t_47
T_11_19_sp4_h_l_10
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_0/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_18_23_sp4_v_t_40
T_15_23_sp4_h_l_5
T_14_19_sp4_v_t_47
T_11_19_sp4_h_l_10
T_13_19_lc_trk_g2_7
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

T_18_24_wire_logic_cluster/lc_4/out
T_18_23_sp4_v_t_40
T_15_23_sp4_h_l_5
T_14_19_sp4_v_t_47
T_11_19_sp4_h_l_10
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : uart_pc.timer_CountZ0Z_4
T_11_7_wire_logic_cluster/lc_5/out
T_10_8_lc_trk_g1_5
T_10_8_input_2_4
T_10_8_wire_logic_cluster/lc_4/in_2

T_11_7_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_39
T_11_9_lc_trk_g1_2
T_11_9_input_2_7
T_11_9_wire_logic_cluster/lc_7/in_2

T_11_7_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_4/in_0

T_11_7_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_39
T_11_9_lc_trk_g1_2
T_11_9_input_2_5
T_11_9_wire_logic_cluster/lc_5/in_2

T_11_7_wire_logic_cluster/lc_5/out
T_10_8_lc_trk_g1_5
T_10_8_input_2_0
T_10_8_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_3/in_1

T_11_7_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_39
T_11_9_lc_trk_g1_2
T_11_9_wire_logic_cluster/lc_0/in_1

T_11_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g1_5
T_12_7_wire_logic_cluster/lc_0/in_0

T_11_7_wire_logic_cluster/lc_5/out
T_10_7_lc_trk_g2_5
T_10_7_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.state_ns_0_cascade_
T_13_15_wire_logic_cluster/lc_5/ltout
T_13_15_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_8
T_12_13_wire_logic_cluster/lc_0/cout
T_12_13_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_throttle_cry_8_THRU_CO
T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_42
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.state_RNINK4UZ0Z_1
T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_5/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_2_19_lc_trk_g1_7
T_2_19_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_4/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_2_19_lc_trk_g1_7
T_2_19_input_2_0
T_2_19_wire_logic_cluster/lc_0/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp4_h_l_1
T_2_15_sp4_v_t_42
T_1_16_lc_trk_g3_2
T_1_16_input_2_1
T_1_16_wire_logic_cluster/lc_1/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_0_15_sp12_h_l_16
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_2/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_0_15_sp12_h_l_16
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_0_15_sp12_h_l_16
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_0_15_sp12_h_l_16
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_7/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_0_15_sp12_h_l_16
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_0_15_sp12_h_l_16
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_0_15_sp12_h_l_16
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_3/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_0_15_sp12_h_l_16
T_1_15_lc_trk_g0_4
T_1_15_input_2_4
T_1_15_wire_logic_cluster/lc_4/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_12_15_sp12_h_l_0
T_20_15_lc_trk_g1_3
T_20_15_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_12_15_sp12_h_l_0
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_12_15_sp12_h_l_0
T_20_15_lc_trk_g1_3
T_20_15_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_7_THRU_CO
T_15_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_41
T_16_12_sp4_v_t_42
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_153_d
T_17_12_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_7/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g2_3
T_18_13_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g2_3
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

T_17_12_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g2_3
T_18_13_input_2_1
T_18_13_wire_logic_cluster/lc_1/in_2

T_17_12_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g2_3
T_18_13_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_15_19_0_
T_15_19_wire_logic_cluster/carry_in_mux/cout
T_15_19_wire_logic_cluster/lc_0/in_3

Net : uart_drone.un1_state_7_0
T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g0_1
T_12_17_input_2_5
T_12_17_wire_logic_cluster/lc_5/in_2

End 

Net : uart_drone.N_152
T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

T_12_17_wire_logic_cluster/lc_3/out
T_12_13_sp4_v_t_43
T_12_9_sp4_v_t_43
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone.bit_CountZ0Z_1
T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_44
T_12_10_sp4_v_t_44
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_44
T_12_10_sp4_v_t_44
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_44
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_44
T_12_10_sp4_v_t_44
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_44
T_12_10_sp4_v_t_44
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_10
T_12_13_wire_logic_cluster/lc_2/cout
T_12_13_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_p_regZ0Z_15
T_24_23_wire_logic_cluster/lc_5/out
T_16_23_sp12_h_l_1
T_18_23_lc_trk_g1_6
T_18_23_wire_logic_cluster/lc_6/in_1

T_24_23_wire_logic_cluster/lc_5/out
T_16_23_sp12_h_l_1
T_16_23_sp4_h_l_0
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_5/in_1

T_24_23_wire_logic_cluster/lc_5/out
T_24_23_lc_trk_g3_5
T_24_23_wire_logic_cluster/lc_5/in_1

End 

Net : uart_drone.bit_CountZ0Z_0
T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_8
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_8
T_12_13_sp4_v_t_36
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_8
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_8
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_8
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_8
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone.N_144_1
T_12_17_wire_logic_cluster/lc_7/out
T_12_12_sp12_v_t_22
T_12_0_span12_vert_22
T_12_9_lc_trk_g3_6
T_12_9_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_13_14_sp4_v_t_39
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_10_THRU_CO
T_12_13_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_3
T_17_12_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_42
T_17_15_sp4_v_t_38
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_4/in_3

End 

Net : front_order_7
T_13_18_wire_logic_cluster/lc_2/out
T_13_18_sp4_h_l_9
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_44
T_14_15_sp4_h_l_9
T_18_15_sp4_h_l_9
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g0_2
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_6
T_14_14_wire_logic_cluster/lc_6/cout
T_14_14_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_aileron_cry_6_THRU_CO
T_14_14_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_38
T_15_15_sp4_h_l_9
T_19_15_sp4_h_l_0
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_14_15_0_
T_14_15_wire_logic_cluster/carry_in_mux/cout
T_14_15_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_aileron_cry_7_THRU_CO
T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_15_13_sp4_h_l_8
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_p_regZ0Z_14
T_1_15_wire_logic_cluster/lc_7/out
T_1_14_sp4_v_t_46
T_0_18_sp4_h_l_35
T_2_18_sp4_h_l_7
T_6_18_sp4_h_l_7
T_8_18_lc_trk_g2_2
T_8_18_wire_logic_cluster/lc_5/in_1

T_1_15_wire_logic_cluster/lc_7/out
T_1_14_sp4_v_t_46
T_0_18_sp4_h_l_35
T_2_18_sp4_h_l_7
T_6_18_sp4_h_l_7
T_10_18_sp4_h_l_7
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_2/in_0

T_1_15_wire_logic_cluster/lc_7/out
T_1_15_lc_trk_g0_7
T_1_15_wire_logic_cluster/lc_7/in_0

End 

Net : uart_pc.un1_state_2_0
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_sp4_h_l_5
T_15_8_sp4_h_l_8
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_1/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_40
T_8_9_sp4_h_l_10
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_4/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_40
T_8_9_sp4_h_l_10
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_0/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_sp4_h_l_5
T_15_8_sp4_h_l_8
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_0/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_45
T_10_10_lc_trk_g2_0
T_10_10_wire_logic_cluster/lc_2/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_45
T_10_10_lc_trk_g2_0
T_10_10_wire_logic_cluster/lc_3/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_45
T_10_10_lc_trk_g2_0
T_10_10_wire_logic_cluster/lc_5/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_45
T_10_10_lc_trk_g2_0
T_10_10_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone.bit_CountZ0Z_2
T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_5/out
T_12_17_sp12_h_l_1
T_11_5_sp12_v_t_22
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_47
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_47
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_47
T_9_13_sp4_h_l_10
T_11_13_lc_trk_g3_7
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_12_17_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_47
T_9_13_sp4_h_l_10
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_47
T_9_13_sp4_h_l_10
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_47
T_9_13_sp4_h_l_10
T_11_13_lc_trk_g3_7
T_11_13_input_2_6
T_11_13_wire_logic_cluster/lc_6/in_2

T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.pid_preregZ0Z_24
T_4_18_wire_logic_cluster/lc_1/out
T_4_18_sp4_h_l_7
T_8_18_sp4_h_l_3
T_11_14_sp4_v_t_38
T_11_16_lc_trk_g2_3
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

T_4_18_wire_logic_cluster/lc_1/out
T_4_18_sp4_h_l_7
T_8_18_sp4_h_l_10
T_11_14_sp4_v_t_41
T_11_15_lc_trk_g2_1
T_11_15_wire_logic_cluster/lc_5/in_0

T_4_18_wire_logic_cluster/lc_1/out
T_4_18_sp4_h_l_7
T_8_18_sp4_h_l_3
T_11_14_sp4_v_t_38
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_0/in_1

T_4_18_wire_logic_cluster/lc_1/out
T_0_18_sp12_h_l_1
T_11_6_sp12_v_t_22
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_2/in_1

T_4_18_wire_logic_cluster/lc_1/out
T_0_18_sp12_h_l_1
T_11_6_sp12_v_t_22
T_11_14_lc_trk_g2_1
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

End 

Net : uart_pc.N_126_li
T_12_8_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_0/in_0

T_12_8_wire_logic_cluster/lc_6/out
T_11_8_sp4_h_l_4
T_10_8_lc_trk_g1_4
T_10_8_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_6/out
T_11_8_sp4_h_l_4
T_10_4_sp4_v_t_44
T_10_7_lc_trk_g1_4
T_10_7_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_9
T_12_13_wire_logic_cluster/lc_1/cout
T_12_13_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.N_314_cascade_
T_13_14_wire_logic_cluster/lc_0/ltout
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_9_THRU_CO
T_12_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_1/in_0

End 

Net : dron_frame_decoder_1.un1_WDT_cry_0
T_8_11_wire_logic_cluster/lc_0/cout
T_8_11_wire_logic_cluster/lc_1/in_3

Net : Commands_frame_decoder.un1_WDT_cry_0
T_8_7_wire_logic_cluster/lc_0/cout
T_8_7_wire_logic_cluster/lc_1/in_3

Net : pid_side.un1_pid_prereg_cry_1
T_8_17_wire_logic_cluster/lc_0/cout
T_8_17_wire_logic_cluster/lc_1/in_3

Net : pid_side.un1_pid_prereg_cry_1_THRU_CO
T_8_17_wire_logic_cluster/lc_1/out
T_8_15_sp4_v_t_47
T_9_19_sp4_h_l_10
T_13_19_sp4_h_l_6
T_14_19_lc_trk_g2_6
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_1
T_18_19_wire_logic_cluster/lc_1/cout
T_18_19_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_17
T_15_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_3/in_0

T_15_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_4/in_3

T_15_10_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_37
T_17_13_sp4_h_l_6
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_2/in_3

End 

Net : Commands_frame_decoder.stateZ0Z_3
T_7_14_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_3/in_1

End 

Net : scaler_4.un3_source_data_0_cry_3_c_RNIDCEL
T_8_9_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g2_4
T_9_10_input_2_4
T_9_10_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_4.un3_source_data_0_cry_5_c_RNIJKGL
T_8_9_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g2_6
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

End 

Net : dron_frame_decoder_1.N_435
T_8_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_3/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_4.un3_source_data_0_cry_1_c_RNI74CL
T_8_9_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g2_2
T_9_10_wire_logic_cluster/lc_1/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g2_2
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un3_source_data_0_cry_2
T_8_9_wire_logic_cluster/lc_2/cout
T_8_9_wire_logic_cluster/lc_3/in_3

Net : dron_frame_decoder_1.N_175
T_9_14_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g0_7
T_9_13_wire_logic_cluster/lc_1/in_0

End 

Net : scaler_4.un3_source_data_0_cry_0
T_8_9_wire_logic_cluster/lc_0/cout
T_8_9_wire_logic_cluster/lc_1/in_3

Net : uart_drone_data_2
T_10_12_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_47
T_7_14_sp4_h_l_3
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_6/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_6_12_sp12_h_l_1
T_5_12_sp12_v_t_22
T_6_24_sp12_h_l_1
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_10_16_sp4_v_t_38
T_7_20_sp4_h_l_3
T_3_20_sp4_h_l_6
T_2_20_lc_trk_g1_6
T_2_20_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_6_12_sp12_h_l_1
T_5_12_sp12_v_t_22
T_5_19_sp4_v_t_38
T_4_20_lc_trk_g2_6
T_4_20_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_6_12_sp12_h_l_1
T_5_12_sp12_v_t_22
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_0_21_sp12_h_l_2
T_8_21_lc_trk_g0_5
T_8_21_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_10_18_sp4_v_t_36
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_4.un3_source_data_0_cry_1
T_8_9_wire_logic_cluster/lc_1/cout
T_8_9_wire_logic_cluster/lc_2/in_3

Net : scaler_4.un3_source_data_0_cry_5
T_8_9_wire_logic_cluster/lc_5/cout
T_8_9_wire_logic_cluster/lc_6/in_3

Net : frame_decoder_CH4data_2
T_7_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_2/in_1

End 

Net : scaler_4.un3_source_data_0_cry_6
T_8_9_wire_logic_cluster/lc_6/cout
T_8_9_wire_logic_cluster/lc_7/in_3

Net : scaler_4.un3_source_data_0_cry_4
T_8_9_wire_logic_cluster/lc_4/cout
T_8_9_wire_logic_cluster/lc_5/in_3

Net : scaler_4.un3_source_data_0_cry_3
T_8_9_wire_logic_cluster/lc_3/cout
T_8_9_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_PPM_STATE_1_sqmuxa_i_a3_0_1
T_17_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_input_2_2
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.state_ns_0_i_a2_2_0Z0Z_1_cascade_
T_8_14_wire_logic_cluster/lc_6/ltout
T_8_14_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_4.un3_source_data_0_cry_4_c_RNIGGFL
T_8_9_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_input_2_5
T_9_10_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4.un2_source_data_0
T_8_9_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_input_2_1
T_9_10_wire_logic_cluster/lc_1/in_2

T_8_9_wire_logic_cluster/lc_1/out
T_8_9_sp4_h_l_7
T_10_9_lc_trk_g2_2
T_10_9_wire_logic_cluster/lc_0/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g0_1
T_8_10_wire_logic_cluster/lc_7/in_0

End 

Net : scaler_4.un3_source_data_0_cry_2_c_RNIA8DL
T_8_9_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g2_3
T_9_10_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g2_3
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_9
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.N_295
T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_2/in_1

End 

Net : throttle_order_5
T_11_14_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_46
T_12_12_lc_trk_g2_3
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_12_13_sp4_h_l_7
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_4/in_3

End 

Net : throttle_order_7
T_12_15_wire_logic_cluster/lc_7/out
T_12_10_sp12_v_t_22
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_7/in_1

T_12_15_wire_logic_cluster/lc_7/out
T_12_15_sp4_h_l_3
T_16_15_sp4_h_l_6
T_18_15_lc_trk_g2_3
T_18_15_input_2_7
T_18_15_wire_logic_cluster/lc_7/in_2

T_12_15_wire_logic_cluster/lc_7/out
T_12_15_sp4_h_l_3
T_12_15_lc_trk_g1_6
T_12_15_input_2_7
T_12_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_15
T_5_14_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g0_7
T_5_15_wire_logic_cluster/lc_3/in_0

End 

Net : uart_drone.timer_Count_RNIES9Q1Z0Z_2
T_9_12_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_43
T_10_12_sp4_h_l_0
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/s_r

T_9_12_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_43
T_10_12_sp4_h_l_0
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/s_r

T_9_12_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_43
T_10_12_sp4_h_l_0
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/s_r

T_9_12_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_43
T_10_12_sp4_h_l_0
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/s_r

T_9_12_wire_logic_cluster/lc_3/out
T_10_9_sp4_v_t_47
T_11_13_sp4_h_l_4
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_5/s_r

T_9_12_wire_logic_cluster/lc_3/out
T_10_9_sp4_v_t_47
T_11_13_sp4_h_l_4
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_5/s_r

T_9_12_wire_logic_cluster/lc_3/out
T_10_9_sp4_v_t_47
T_11_13_sp4_h_l_4
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_5/s_r

T_9_12_wire_logic_cluster/lc_3/out
T_10_9_sp4_v_t_47
T_11_13_sp4_h_l_4
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_5/s_r

End 

Net : frame_decoder_OFF4data_2
T_7_10_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g2_2
T_8_9_input_2_2
T_8_9_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_p_regZ0Z_15
T_1_15_wire_logic_cluster/lc_1/out
T_0_15_sp12_h_l_6
T_8_15_sp12_v_t_22
T_8_18_lc_trk_g3_2
T_8_18_wire_logic_cluster/lc_6/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_0_15_sp12_h_l_6
T_8_15_sp12_v_t_22
T_8_14_sp4_v_t_46
T_9_18_sp4_h_l_11
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_1/in_0

T_1_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_p_regZ0Z_16
T_24_23_wire_logic_cluster/lc_0/out
T_23_23_sp4_h_l_8
T_19_23_sp4_h_l_11
T_18_23_lc_trk_g1_3
T_18_23_wire_logic_cluster/lc_7/in_1

T_24_23_wire_logic_cluster/lc_0/out
T_23_23_sp4_h_l_8
T_19_23_sp4_h_l_11
T_15_23_sp4_h_l_2
T_15_23_lc_trk_g1_7
T_15_23_wire_logic_cluster/lc_1/in_1

T_24_23_wire_logic_cluster/lc_0/out
T_24_23_lc_trk_g1_0
T_24_23_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.state_RNI6P6KZ0Z_4
T_9_14_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_38
T_9_17_sp4_v_t_43
T_6_21_sp4_h_l_6
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_4
T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g2_1
T_8_14_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_input_2_0
T_9_14_wire_logic_cluster/lc_0/in_2

T_9_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g2_1
T_8_14_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_1/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_6
T_9_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g3_5
T_8_14_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g0_5
T_8_15_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g3_5
T_8_14_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_8_14_sp4_h_l_2
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_4/in_0

End 

Net : uart_pc.stateZ0Z_4
T_11_9_wire_logic_cluster/lc_6/out
T_10_8_lc_trk_g3_6
T_10_8_wire_logic_cluster/lc_4/in_3

T_11_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g2_6
T_11_9_wire_logic_cluster/lc_7/in_1

T_11_9_wire_logic_cluster/lc_6/out
T_10_9_lc_trk_g2_6
T_10_9_wire_logic_cluster/lc_6/in_0

T_11_9_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_0/in_3

T_11_9_wire_logic_cluster/lc_6/out
T_10_8_lc_trk_g3_6
T_10_8_wire_logic_cluster/lc_0/in_3

T_11_9_wire_logic_cluster/lc_6/out
T_11_6_sp4_v_t_36
T_10_7_lc_trk_g2_4
T_10_7_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_9
T_15_19_wire_logic_cluster/lc_1/cout
T_15_19_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_p_regZ0Z_16
T_1_16_wire_logic_cluster/lc_5/out
T_1_16_sp12_h_l_1
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_7/in_1

T_1_16_wire_logic_cluster/lc_5/out
T_1_16_sp12_h_l_1
T_9_16_sp4_h_l_8
T_12_16_sp4_v_t_36
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_4/in_0

T_1_16_wire_logic_cluster/lc_5/out
T_1_16_lc_trk_g3_5
T_1_16_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_9_THRU_CO
T_15_19_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_2
T_9_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_7/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g2_5
T_9_15_input_2_5
T_9_15_wire_logic_cluster/lc_5/in_2

End 

Net : front_order_8
T_13_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_46
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_46
T_14_15_sp4_h_l_4
T_17_11_sp4_v_t_47
T_16_13_lc_trk_g0_1
T_16_13_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_7
T_9_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g2_4
T_8_14_input_2_2
T_8_14_wire_logic_cluster/lc_2/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_input_2_5
T_9_14_wire_logic_cluster/lc_5/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_4/in_3

End 

Net : uart_drone_data_3
T_10_13_wire_logic_cluster/lc_2/out
T_8_13_sp4_h_l_1
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_5/in_3

T_10_13_wire_logic_cluster/lc_2/out
T_10_11_sp12_v_t_23
T_10_17_sp4_v_t_39
T_7_21_sp4_h_l_7
T_6_17_sp4_v_t_42
T_3_17_sp4_h_l_1
T_2_17_sp4_v_t_36
T_2_20_lc_trk_g0_4
T_2_20_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_2/out
T_10_11_sp12_v_t_23
T_11_23_sp12_h_l_0
T_12_23_sp4_h_l_3
T_15_23_sp4_v_t_45
T_15_24_lc_trk_g3_5
T_15_24_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_2/out
T_10_11_sp12_v_t_23
T_10_17_sp4_v_t_39
T_7_21_sp4_h_l_7
T_6_17_sp4_v_t_42
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_2/out
T_10_11_sp12_v_t_23
T_10_17_sp4_v_t_39
T_7_21_sp4_h_l_7
T_8_21_lc_trk_g3_7
T_8_21_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_2/out
T_10_11_sp12_v_t_23
T_10_19_sp4_v_t_37
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_3/in_1

T_10_13_wire_logic_cluster/lc_2/out
T_10_11_sp12_v_t_23
T_10_21_lc_trk_g3_4
T_10_21_wire_logic_cluster/lc_0/in_3

End 

Net : dron_frame_decoder_1.state_ns_0_i_a2_0_0_1Z0Z_1_cascade_
T_8_13_wire_logic_cluster/lc_1/ltout
T_8_13_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_4
T_14_14_wire_logic_cluster/lc_4/cout
T_14_14_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_aileron_cry_4_THRU_CO
T_14_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_10
T_18_14_sp4_v_t_38
T_15_18_sp4_h_l_8
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_1/in_0

End 

Net : dron_frame_decoder_1.N_431
T_8_13_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_7/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_37
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone_data_4
T_10_13_wire_logic_cluster/lc_4/out
T_9_13_sp4_h_l_0
T_8_13_lc_trk_g0_0
T_8_13_wire_logic_cluster/lc_1/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_5/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_sp12_h_l_0
T_10_13_sp12_v_t_23
T_11_25_sp12_h_l_0
T_12_25_sp4_h_l_3
T_15_21_sp4_v_t_44
T_15_24_lc_trk_g1_4
T_15_24_wire_logic_cluster/lc_2/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_sp12_h_l_0
T_10_13_sp12_v_t_23
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_9
T_6_17_sp4_v_t_44
T_5_19_lc_trk_g2_1
T_5_19_wire_logic_cluster/lc_4/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_sp12_h_l_0
T_10_13_sp12_v_t_23
T_10_17_sp4_v_t_41
T_11_21_sp4_h_l_10
T_15_21_sp4_h_l_1
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_sp12_h_l_0
T_10_13_sp12_v_t_23
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_9
T_8_21_lc_trk_g2_1
T_8_21_wire_logic_cluster/lc_4/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_sp12_h_l_0
T_10_13_sp12_v_t_23
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_3_13_sp12_h_l_0
T_2_13_sp12_v_t_23
T_2_20_lc_trk_g2_3
T_2_20_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_9
T_14_15_wire_logic_cluster/lc_1/cout
T_14_15_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_aileron_cry_9_THRU_CO
T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone_data_7
T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_6_12_sp4_h_l_7
T_9_12_sp4_v_t_42
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_6_12_sp4_h_l_7
T_9_12_sp4_v_t_42
T_9_16_sp4_v_t_47
T_6_20_sp4_h_l_3
T_2_20_sp4_h_l_6
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_4_12_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_21_sp4_v_t_36
T_14_24_lc_trk_g2_4
T_14_24_wire_logic_cluster/lc_4/in_0

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_6_12_sp4_h_l_7
T_9_12_sp4_v_t_42
T_9_16_sp4_v_t_47
T_9_20_sp4_v_t_36
T_8_21_lc_trk_g2_4
T_8_21_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_38
T_10_15_sp4_v_t_38
T_7_19_sp4_h_l_8
T_6_19_sp4_v_t_39
T_5_23_lc_trk_g1_2
T_5_23_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_4_12_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_38
T_10_15_sp4_v_t_38
T_7_19_sp4_h_l_8
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_5/in_3

End 

Net : Commands_frame_decoder.source_CH1data8
T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g2_1
T_3_18_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g2_1
T_3_18_wire_logic_cluster/lc_3/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g2_1
T_3_18_wire_logic_cluster/lc_4/in_3

End 

Net : side_order_6
T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_14_14_lc_trk_g2_4
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_15_17_sp4_h_l_9
T_16_17_lc_trk_g2_1
T_16_17_input_2_7
T_16_17_wire_logic_cluster/lc_7/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g0_2
T_14_16_input_2_2
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_0
T_18_19_wire_logic_cluster/lc_0/cout
T_18_19_wire_logic_cluster/lc_1/in_3

Net : frame_decoder_CH4data_3
T_7_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_pid_prereg_cry_5
T_18_22_wire_logic_cluster/lc_4/cout
T_18_22_wire_logic_cluster/lc_5/in_3

Net : pid_front.un1_pid_prereg_cry_5_THRU_CO
T_18_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_2
T_13_22_sp4_h_l_10
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.stateZ0Z_0
T_11_17_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_46
T_13_15_sp4_h_l_11
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_46
T_13_15_sp4_h_l_11
T_13_15_lc_trk_g1_6
T_13_15_input_2_7
T_13_15_wire_logic_cluster/lc_7/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_46
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_21_19_sp4_h_l_11
T_21_19_lc_trk_g0_6
T_21_19_wire_logic_cluster/lc_0/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_sp4_v_t_41
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_sp4_v_t_41
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_46
T_13_19_sp4_h_l_11
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_2/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_sp4_v_t_41
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_sp4_v_t_41
T_9_18_lc_trk_g2_1
T_9_18_input_2_1
T_9_18_wire_logic_cluster/lc_1/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_sp4_v_t_41
T_9_19_lc_trk_g2_4
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_sp4_v_t_41
T_9_19_lc_trk_g2_4
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_13_sp4_v_t_47
T_9_15_lc_trk_g3_2
T_9_15_input_2_3
T_9_15_wire_logic_cluster/lc_3/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp12_v_t_22
T_11_20_lc_trk_g2_5
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_sp4_v_t_41
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_46
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_lc_trk_g1_2
T_9_17_input_2_1
T_9_17_wire_logic_cluster/lc_1/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_lc_trk_g1_2
T_9_17_input_2_5
T_9_17_wire_logic_cluster/lc_5/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_lc_trk_g0_2
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_2/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_input_2_4
T_11_17_wire_logic_cluster/lc_4/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g2_1
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc.state_srsts_0_0_0_cascade_
T_10_7_wire_logic_cluster/lc_1/ltout
T_10_7_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone.state_srsts_0_0_0_cascade_
T_12_7_wire_logic_cluster/lc_1/ltout
T_12_7_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.count_1_cry_20
T_14_9_wire_logic_cluster/lc_3/cout
T_14_9_wire_logic_cluster/lc_4/in_3

End 

Net : reset_module_System.countZ0Z_1
T_14_6_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g0_3
T_14_7_wire_logic_cluster/lc_0/in_1

T_14_6_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g2_3
T_15_7_wire_logic_cluster/lc_4/in_3

T_14_6_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g1_3
T_14_6_wire_logic_cluster/lc_5/in_3

End 

Net : frame_decoder_OFF4data_3
T_7_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g2_3
T_8_9_input_2_3
T_8_9_wire_logic_cluster/lc_3/in_2

End 

Net : front_order_9
T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_37
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.N_143
T_10_8_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_41
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_3/in_3

T_10_8_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_7/in_1

T_10_8_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_5/in_1

T_10_8_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_6/in_3

T_10_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_6
T_15_18_wire_logic_cluster/lc_6/cout
T_15_18_wire_logic_cluster/lc_7/in_3

Net : reset_module_System.countZ0Z_0
T_15_6_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g1_5
T_14_7_input_2_0
T_14_7_wire_logic_cluster/lc_0/in_2

T_15_6_wire_logic_cluster/lc_5/out
T_15_7_lc_trk_g0_5
T_15_7_wire_logic_cluster/lc_6/in_1

T_15_6_wire_logic_cluster/lc_5/out
T_14_6_lc_trk_g3_5
T_14_6_wire_logic_cluster/lc_5/in_1

T_15_6_wire_logic_cluster/lc_5/out
T_15_6_lc_trk_g1_5
T_15_6_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_14
T_5_14_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g0_6
T_5_15_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_6_THRU_CO
T_15_18_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_38
T_16_15_sp4_h_l_3
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.un1_pid_prereg_cry_5_THRU_CO
T_8_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.un1_pid_prereg_cry_5
T_8_17_wire_logic_cluster/lc_4/cout
T_8_17_wire_logic_cluster/lc_5/in_3

Net : pid_alt.m39_i_a2_4
T_2_14_wire_logic_cluster/lc_0/out
T_2_14_sp4_h_l_5
T_4_14_lc_trk_g3_0
T_4_14_input_2_5
T_4_14_wire_logic_cluster/lc_5/in_2

T_2_14_wire_logic_cluster/lc_0/out
T_2_14_sp4_h_l_5
T_4_14_lc_trk_g3_0
T_4_14_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.N_294
T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g0_5
T_4_14_wire_logic_cluster/lc_7/in_0

T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g0_5
T_4_14_wire_logic_cluster/lc_2/in_1

T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g0_5
T_4_14_input_2_3
T_4_14_wire_logic_cluster/lc_3/in_2

T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g0_5
T_4_14_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.N_295_cascade_
T_4_14_wire_logic_cluster/lc_1/ltout
T_4_14_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone_data_6
T_10_13_wire_logic_cluster/lc_6/out
T_9_13_sp4_h_l_4
T_8_9_sp4_v_t_44
T_8_13_lc_trk_g1_1
T_8_13_wire_logic_cluster/lc_2/in_0

T_10_13_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g3_6
T_9_12_input_2_5
T_9_12_wire_logic_cluster/lc_5/in_2

T_10_13_wire_logic_cluster/lc_6/out
T_9_13_sp4_h_l_4
T_8_13_sp4_v_t_41
T_8_17_sp4_v_t_41
T_9_21_sp4_h_l_10
T_13_21_sp4_h_l_10
T_16_21_sp4_v_t_38
T_17_25_sp4_h_l_3
T_18_25_lc_trk_g2_3
T_18_25_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_6/out
T_9_13_sp4_h_l_4
T_8_13_sp4_v_t_41
T_8_17_sp4_v_t_41
T_9_21_sp4_h_l_10
T_13_21_sp4_h_l_10
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_6/out
T_10_7_sp12_v_t_23
T_0_19_sp12_h_l_3
T_5_19_lc_trk_g0_7
T_5_19_wire_logic_cluster/lc_6/in_3

T_10_13_wire_logic_cluster/lc_6/out
T_10_7_sp12_v_t_23
T_0_19_sp12_h_l_3
T_4_19_lc_trk_g0_4
T_4_19_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_6/out
T_10_7_sp12_v_t_23
T_10_19_sp12_v_t_23
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_6/out
T_9_13_sp4_h_l_4
T_8_13_sp4_v_t_41
T_8_17_sp4_v_t_41
T_8_21_lc_trk_g1_4
T_8_21_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_4
T_17_10_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_45
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_14
T_16_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_43
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_5/in_3

End 

Net : side_order_7
T_14_16_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_46
T_14_14_lc_trk_g2_6
T_14_14_wire_logic_cluster/lc_7/in_1

T_14_16_wire_logic_cluster/lc_3/out
T_14_15_sp12_v_t_22
T_15_15_sp12_h_l_1
T_18_15_lc_trk_g0_1
T_18_15_input_2_5
T_18_15_wire_logic_cluster/lc_5/in_2

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_3
T_12_12_wire_logic_cluster/lc_3/cout
T_12_12_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_throttle_cry_3_THRU_CO
T_12_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_0
T_15_12_sp4_h_l_3
T_18_12_sp4_v_t_38
T_18_16_lc_trk_g0_3
T_18_16_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.un1_pid_prereg_cry_3
T_8_17_wire_logic_cluster/lc_2/cout
T_8_17_wire_logic_cluster/lc_3/in_3

Net : uart_drone.stateZ0Z_3
T_13_15_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g0_4
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_11_11_sp4_v_t_37
T_11_7_sp4_v_t_38
T_11_8_lc_trk_g3_6
T_11_8_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_45
T_13_7_sp4_v_t_46
T_12_9_lc_trk_g0_0
T_12_9_wire_logic_cluster/lc_7/in_1

T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_13_13_sp4_v_t_37
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_45
T_13_7_sp4_v_t_46
T_12_9_lc_trk_g0_0
T_12_9_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_13_13_sp4_v_t_37
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_4/in_3

End 

Net : uart_drone.state_srsts_i_0_2_cascade_
T_10_8_wire_logic_cluster/lc_6/ltout
T_10_8_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_cry_3_THRU_CO
T_8_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.un1_pid_prereg_cry_2_THRU_CO
T_8_17_wire_logic_cluster/lc_2/out
T_3_17_sp12_h_l_0
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_pid_prereg_cry_2
T_8_17_wire_logic_cluster/lc_1/cout
T_8_17_wire_logic_cluster/lc_2/in_3

Net : uart_pc.timer_CountZ0Z_0
T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g1_7
T_11_7_wire_logic_cluster/lc_0/in_0

T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g1_7
T_11_7_input_2_0
T_11_7_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_1/in_1

T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g2_7
T_11_7_wire_logic_cluster/lc_7/in_0

End 

Net : uart_pc.un1_state_2_0_a3_0
T_11_7_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g0_0
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.un1_pid_prereg_cry_6_THRU_CO
T_18_22_wire_logic_cluster/lc_6/out
T_9_22_sp12_h_l_0
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_cry_6
T_18_22_wire_logic_cluster/lc_5/cout
T_18_22_wire_logic_cluster/lc_6/in_3

Net : frame_decoder_CH4data_4
T_7_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_5
T_18_11_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g1_7
T_18_12_wire_logic_cluster/lc_2/in_0

End 

Net : uart_pc.timer_CountZ1Z_1
T_11_8_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g1_2
T_11_7_wire_logic_cluster/lc_0/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_1/in_3

End 

Net : reset_module_System.count_1_cry_19
T_14_9_wire_logic_cluster/lc_2/cout
T_14_9_wire_logic_cluster/lc_3/in_3

Net : reset_module_System.countZ0Z_2
T_15_6_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g0_4
T_14_7_wire_logic_cluster/lc_1/in_1

T_15_6_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g3_4
T_14_6_wire_logic_cluster/lc_2/in_3

End 

Net : frame_decoder_OFF4data_4
T_7_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g2_4
T_8_9_input_2_4
T_8_9_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.timer_Count_RNIMQ8T1Z0Z_2
T_10_8_wire_logic_cluster/lc_5/out
T_10_6_sp4_v_t_39
T_7_10_sp4_h_l_2
T_3_10_sp4_h_l_5
T_6_10_sp4_v_t_40
T_5_11_lc_trk_g3_0
T_5_11_wire_logic_cluster/lc_5/in_0

T_10_8_wire_logic_cluster/lc_5/out
T_9_8_sp4_h_l_2
T_8_8_sp4_v_t_45
T_8_12_sp4_v_t_46
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_0/in_0

T_10_8_wire_logic_cluster/lc_5/out
T_9_8_sp4_h_l_2
T_8_8_sp4_v_t_45
T_8_12_sp4_v_t_45
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_2/in_0

T_10_8_wire_logic_cluster/lc_5/out
T_10_6_sp4_v_t_39
T_7_10_sp4_h_l_2
T_3_10_sp4_h_l_5
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_6/in_0

T_10_8_wire_logic_cluster/lc_5/out
T_10_6_sp4_v_t_39
T_7_10_sp4_h_l_2
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_6/in_0

T_10_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_0/in_1

T_10_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g2_5
T_9_8_input_2_1
T_9_8_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_9
T_8_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g1_4
T_8_16_wire_logic_cluster/lc_6/in_1

T_8_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g1_4
T_8_16_wire_logic_cluster/lc_4/in_1

End 

Net : front_order_10
T_13_18_wire_logic_cluster/lc_5/out
T_12_18_sp4_h_l_2
T_15_18_sp4_v_t_39
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_sp12_h_l_1
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_sp12_h_l_1
T_13_18_lc_trk_g1_2
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_10
T_8_16_wire_logic_cluster/lc_7/out
T_8_11_sp12_v_t_22
T_0_11_sp12_h_l_6
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_6/in_1

T_8_16_wire_logic_cluster/lc_7/out
T_8_13_sp4_v_t_38
T_8_9_sp4_v_t_38
T_5_9_sp4_h_l_9
T_5_9_lc_trk_g1_4
T_5_9_input_2_7
T_5_9_wire_logic_cluster/lc_7/in_2

T_8_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_2
T_15_18_wire_logic_cluster/lc_2/cout
T_15_18_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_elevator_cry_2_THRU_CO
T_15_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_11
T_14_14_sp4_v_t_41
T_14_10_sp4_v_t_41
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_p_regZ0Z_18
T_24_23_wire_logic_cluster/lc_2/out
T_19_23_sp12_h_l_0
T_18_23_sp12_v_t_23
T_18_24_lc_trk_g3_7
T_18_24_wire_logic_cluster/lc_1/in_1

T_24_23_wire_logic_cluster/lc_2/out
T_19_23_sp12_h_l_0
T_18_23_sp12_v_t_23
T_18_23_sp4_v_t_45
T_15_23_sp4_h_l_8
T_14_19_sp4_v_t_45
T_14_22_lc_trk_g0_5
T_14_22_input_2_3
T_14_22_wire_logic_cluster/lc_3/in_2

T_24_23_wire_logic_cluster/lc_2/out
T_24_23_lc_trk_g1_2
T_24_23_wire_logic_cluster/lc_2/in_3

End 

Net : Commands_frame_decoder.N_422
T_9_8_wire_logic_cluster/lc_4/out
T_2_8_sp12_h_l_0
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_4/out
T_2_8_sp12_h_l_0
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_4/out
T_2_8_sp12_h_l_0
T_4_8_lc_trk_g1_7
T_4_8_wire_logic_cluster/lc_1/in_3

End 

Net : uart_pc_data_1
T_8_10_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_37
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_3/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_1
T_7_10_sp4_v_t_36
T_4_14_sp4_h_l_6
T_3_14_sp4_v_t_43
T_3_18_lc_trk_g1_6
T_3_18_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_4_sp12_v_t_23
T_9_16_sp12_h_l_0
T_14_16_sp4_h_l_7
T_17_16_sp4_v_t_37
T_17_20_sp4_v_t_38
T_16_23_lc_trk_g2_6
T_16_23_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_1
T_7_10_sp4_v_t_36
T_4_14_sp4_h_l_6
T_3_14_sp4_v_t_43
T_3_18_sp4_v_t_44
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g3_0
T_3_23_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_1
T_7_10_sp4_v_t_36
T_4_14_sp4_h_l_6
T_3_14_sp4_v_t_43
T_3_18_sp4_v_t_44
T_4_22_sp4_h_l_9
T_5_22_lc_trk_g3_1
T_5_22_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_1
T_11_10_sp4_v_t_43
T_11_14_sp4_v_t_43
T_11_18_sp4_v_t_44
T_11_21_lc_trk_g1_4
T_11_21_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_1
T_7_10_sp4_v_t_36
T_4_14_sp4_h_l_6
T_3_14_sp4_v_t_43
T_3_18_lc_trk_g1_6
T_3_18_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_1
T_4_10_sp4_h_l_4
T_3_6_sp4_v_t_41
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_1
T_4_10_sp4_h_l_4
T_0_10_sp4_h_l_7
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_1
T_7_10_lc_trk_g1_1
T_7_10_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_6/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.state_ns_i_a2_2_1Z0Z_0_cascade_
T_9_8_wire_logic_cluster/lc_3/ltout
T_9_8_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_0
T_17_9_wire_logic_cluster/lc_5/out
T_16_9_sp4_h_l_2
T_19_9_sp4_v_t_42
T_16_13_sp4_h_l_7
T_15_13_sp4_v_t_36
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_3/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_15_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_10
T_17_9_sp4_v_t_41
T_18_13_sp4_h_l_10
T_14_13_sp4_h_l_1
T_13_13_sp4_v_t_42
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_15_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_3/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_16_9_sp4_h_l_2
T_19_9_sp4_v_t_42
T_16_13_sp4_h_l_7
T_15_13_sp4_v_t_36
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_15_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_7/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_10
T_17_9_sp4_v_t_41
T_17_11_lc_trk_g2_4
T_17_11_input_2_4
T_17_11_wire_logic_cluster/lc_4/in_2

T_17_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_10
T_17_9_sp4_v_t_41
T_16_13_lc_trk_g1_4
T_16_13_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_5/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_18_12_sp4_v_t_43
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_15_12_sp4_h_l_6
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_16_9_sp4_h_l_2
T_19_9_sp4_v_t_42
T_16_13_sp4_h_l_7
T_15_13_sp4_v_t_42
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_2/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_10
T_17_9_sp4_v_t_41
T_17_13_sp4_v_t_37
T_16_14_lc_trk_g2_5
T_16_14_input_2_1
T_16_14_wire_logic_cluster/lc_1/in_2

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_18_12_sp4_v_t_43
T_18_16_sp4_v_t_39
T_17_19_lc_trk_g2_7
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_18_12_sp4_v_t_43
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_18_12_sp4_v_t_43
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_10
T_17_9_sp4_v_t_41
T_17_13_sp4_v_t_37
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_43
T_15_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_14_8_sp4_v_t_44
T_13_11_lc_trk_g3_4
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

T_17_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_10
T_17_9_sp4_v_t_41
T_17_13_sp4_v_t_37
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_3/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_10
T_17_9_sp4_v_t_41
T_17_13_sp4_v_t_37
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_3/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g2_5
T_17_9_input_2_5
T_17_9_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4_data_6
T_9_10_wire_logic_cluster/lc_1/out
T_10_10_sp4_h_l_2
T_12_10_lc_trk_g2_7
T_12_10_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_7
T_12_10_sp4_v_t_37
T_12_14_sp4_v_t_45
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_8
T_12_10_wire_logic_cluster/lc_2/cout
T_12_10_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_rudder_cry_8_THRU_CO
T_12_10_wire_logic_cluster/lc_3/out
T_12_9_sp4_v_t_38
T_13_9_sp4_h_l_3
T_16_5_sp4_v_t_44
T_15_8_lc_trk_g3_4
T_15_8_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_2_THRU_CO
T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_17_14_sp4_v_t_41
T_14_18_sp4_h_l_9
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_2
T_14_14_wire_logic_cluster/lc_2/cout
T_14_14_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_pid_prereg_cry_4
T_18_22_wire_logic_cluster/lc_3/cout
T_18_22_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_12
T_14_13_wire_logic_cluster/lc_4/out
T_7_13_sp12_h_l_0
T_18_1_sp12_v_t_23
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.un1_pid_prereg_cry_4_THRU_CO
T_18_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_41
T_16_21_sp4_h_l_4
T_16_21_lc_trk_g0_1
T_16_21_input_2_1
T_16_21_wire_logic_cluster/lc_1/in_2

End 

Net : throttle_order_8
T_10_14_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_42
T_11_13_sp4_h_l_7
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_0/in_1

T_10_14_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_42
T_11_13_sp4_h_l_7
T_15_13_sp4_h_l_3
T_16_13_lc_trk_g2_3
T_16_13_wire_logic_cluster/lc_7/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g2_5
T_10_14_input_2_5
T_10_14_wire_logic_cluster/lc_5/in_2

End 

Net : uart_drone_data_5
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_9
T_9_12_sp4_v_t_44
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_7/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_10_10_sp12_v_t_23
T_11_22_sp12_h_l_0
T_12_22_sp4_h_l_3
T_15_18_sp4_v_t_44
T_15_22_sp4_v_t_37
T_15_24_lc_trk_g2_0
T_15_24_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_10_sp12_v_t_23
T_11_22_sp12_h_l_0
T_12_22_sp4_h_l_3
T_15_18_sp4_v_t_44
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_9
T_9_12_sp4_v_t_44
T_9_16_sp4_v_t_37
T_9_20_sp4_v_t_38
T_8_21_lc_trk_g2_6
T_8_21_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_9
T_9_12_sp4_v_t_44
T_6_16_sp4_h_l_2
T_5_16_sp4_v_t_45
T_5_19_lc_trk_g1_5
T_5_19_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_9
T_9_12_sp4_v_t_44
T_6_16_sp4_h_l_2
T_5_16_sp4_v_t_45
T_4_19_lc_trk_g3_5
T_4_19_wire_logic_cluster/lc_1/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_10_sp12_v_t_23
T_10_21_lc_trk_g2_3
T_10_21_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.un1_pid_prereg_cry_7
T_18_22_wire_logic_cluster/lc_6/cout
T_18_22_wire_logic_cluster/lc_7/in_3

Net : pid_front.un1_pid_prereg_cry_7_THRU_CO
T_18_22_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g3_7
T_17_21_wire_logic_cluster/lc_0/in_0

End 

Net : reset_module_System.countZ0Z_3
T_14_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g1_2
T_14_7_wire_logic_cluster/lc_2/in_1

T_14_7_wire_logic_cluster/lc_2/out
T_14_6_lc_trk_g1_2
T_14_6_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.count_1_cry_18
T_14_9_wire_logic_cluster/lc_1/cout
T_14_9_wire_logic_cluster/lc_2/in_3

Net : frame_decoder_OFF4data_5
T_7_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g2_5
T_8_9_input_2_5
T_8_9_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_2
T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_41
T_14_7_sp4_v_t_41
T_14_10_lc_trk_g1_1
T_14_10_input_2_6
T_14_10_wire_logic_cluster/lc_6/in_2

T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_41
T_14_7_sp4_v_t_41
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_39
T_16_7_sp4_v_t_39
T_15_9_lc_trk_g0_2
T_15_9_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_39
T_17_11_sp4_h_l_2
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_4/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_39
T_17_11_sp4_h_l_2
T_17_11_lc_trk_g0_7
T_17_11_input_2_3
T_17_11_wire_logic_cluster/lc_3/in_2

T_16_15_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_39
T_16_7_sp4_v_t_39
T_16_11_lc_trk_g0_2
T_16_11_input_2_6
T_16_11_wire_logic_cluster/lc_6/in_2

T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_18_11_sp4_v_t_47
T_18_7_sp4_v_t_36
T_17_10_lc_trk_g2_4
T_17_10_input_2_6
T_17_10_wire_logic_cluster/lc_6/in_2

T_16_15_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_39
T_17_11_sp4_h_l_2
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_18_11_sp4_v_t_47
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_39
T_16_7_sp4_v_t_39
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_5/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_39
T_17_11_sp4_h_l_2
T_18_11_lc_trk_g3_2
T_18_11_input_2_7
T_18_11_wire_logic_cluster/lc_7/in_2

T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_18_11_sp4_v_t_47
T_17_12_lc_trk_g3_7
T_17_12_input_2_6
T_17_12_wire_logic_cluster/lc_6/in_2

T_16_15_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_39
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g0_1
T_16_14_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_4/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g0_1
T_16_15_input_2_1
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_0
T_18_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_42
T_18_14_sp4_v_t_47
T_15_18_sp4_h_l_10
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_5/in_0

End 

Net : uart_pc.data_rdyc_1_cascade_
T_10_8_wire_logic_cluster/lc_4/ltout
T_10_8_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.N_286_cascade_
T_18_11_wire_logic_cluster/lc_4/ltout
T_18_11_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_rudder_cry_12
T_12_10_wire_logic_cluster/lc_6/cout
T_12_10_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_rudder_cry_12_THRU_CO
T_12_10_wire_logic_cluster/lc_7/out
T_13_9_sp4_v_t_47
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.N_288_cascade_
T_13_14_wire_logic_cluster/lc_2/ltout
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_2
T_13_14_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_38
T_14_17_sp4_h_l_9
T_17_17_sp4_v_t_44
T_17_18_lc_trk_g3_4
T_17_18_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_5_THRU_CO
T_14_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_1
T_17_14_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_5
T_14_14_wire_logic_cluster/lc_5/cout
T_14_14_wire_logic_cluster/lc_6/in_3

Net : uart_drone.un1_state_2_0
T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_1/in_0

T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_3/in_0

T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_5/in_0

T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_7/in_0

T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_0/in_3

T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_2/in_3

T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_4/in_3

T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone_data_1
T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_5/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_13_sp4_h_l_2
T_8_13_lc_trk_g1_2
T_8_13_wire_logic_cluster/lc_2/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_9_13_sp4_h_l_2
T_12_13_sp4_v_t_39
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_16_21_sp4_v_t_41
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_7/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_9_13_sp4_h_l_2
T_12_13_sp4_v_t_39
T_12_17_sp4_v_t_40
T_9_21_sp4_h_l_5
T_8_21_lc_trk_g1_5
T_8_21_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_7_16_sp4_h_l_7
T_6_16_sp4_v_t_36
T_3_20_sp4_h_l_1
T_4_20_lc_trk_g3_1
T_4_20_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_7_16_sp4_h_l_7
T_6_16_sp4_v_t_36
T_3_20_sp4_h_l_1
T_2_20_lc_trk_g1_1
T_2_20_wire_logic_cluster/lc_5/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_9_13_sp4_h_l_2
T_12_13_sp4_v_t_39
T_12_17_sp4_v_t_40
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_5/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_7_16_sp4_h_l_7
T_6_16_sp4_v_t_36
T_5_19_lc_trk_g2_4
T_5_19_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_p_regZ0Z_17
T_24_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_18_24_lc_trk_g1_2
T_18_24_wire_logic_cluster/lc_0/in_1

T_24_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_16_24_sp4_h_l_2
T_15_20_sp4_v_t_39
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_1/in_3

T_24_24_wire_logic_cluster/lc_7/out
T_24_24_lc_trk_g2_7
T_24_24_wire_logic_cluster/lc_7/in_0

End 

Net : dron_frame_decoder_1.N_412_4
T_9_12_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_42
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_7/in_0

End 

Net : uart_drone.N_126_li
T_12_8_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g0_7
T_12_9_wire_logic_cluster/lc_7/in_0

T_12_8_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g0_7
T_13_8_input_2_7
T_13_8_wire_logic_cluster/lc_7/in_2

T_12_8_wire_logic_cluster/lc_7/out
T_12_7_lc_trk_g1_7
T_12_7_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_p_regZ0Z_19
T_24_23_wire_logic_cluster/lc_3/out
T_24_20_sp4_v_t_46
T_21_24_sp4_h_l_4
T_17_24_sp4_h_l_4
T_18_24_lc_trk_g3_4
T_18_24_wire_logic_cluster/lc_2/in_1

T_24_23_wire_logic_cluster/lc_3/out
T_24_22_sp12_v_t_22
T_13_22_sp12_h_l_1
T_15_22_sp4_h_l_2
T_14_22_lc_trk_g1_2
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

T_24_23_wire_logic_cluster/lc_3/out
T_24_23_lc_trk_g2_3
T_24_23_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_10
T_17_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_pid_prereg_cry_3
T_18_22_wire_logic_cluster/lc_2/cout
T_18_22_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_pid_prereg_cry_3_THRU_CO
T_18_22_wire_logic_cluster/lc_3/out
T_18_22_sp4_h_l_11
T_17_18_sp4_v_t_41
T_16_20_lc_trk_g1_4
T_16_20_input_2_5
T_16_20_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.reset6_17_cascade_
T_15_7_wire_logic_cluster/lc_5/ltout
T_15_7_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.reset6_13
T_15_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g1_3
T_15_7_wire_logic_cluster/lc_5/in_3

End 

Net : reset_module_System.reset6_19
T_15_7_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g1_6
T_15_6_wire_logic_cluster/lc_5/in_0

T_15_7_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g1_6
T_15_6_wire_logic_cluster/lc_0/in_3

T_15_7_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g1_6
T_15_6_wire_logic_cluster/lc_4/in_3

T_15_7_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g2_6
T_14_6_wire_logic_cluster/lc_3/in_3

End 

Net : front_order_11
T_13_18_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_36
T_14_19_sp4_h_l_7
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_6/out
T_13_12_sp12_v_t_23
T_14_12_sp12_h_l_0
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g0_6
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.countZ0Z_8
T_14_7_wire_logic_cluster/lc_7/out
T_15_7_lc_trk_g0_7
T_15_7_wire_logic_cluster/lc_3/in_0

T_14_7_wire_logic_cluster/lc_7/out
T_14_7_lc_trk_g3_7
T_14_7_wire_logic_cluster/lc_7/in_1

End 

Net : scaler_4_data_7
T_9_10_wire_logic_cluster/lc_2/out
T_10_10_sp4_h_l_4
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_1/in_1

T_9_10_wire_logic_cluster/lc_2/out
T_10_10_sp4_h_l_4
T_14_10_sp4_h_l_0
T_13_10_lc_trk_g1_0
T_13_10_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.un1_state_2_0_a3_0
T_13_8_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g1_0
T_12_9_input_2_7
T_12_9_wire_logic_cluster/lc_7/in_2

End 

Net : dron_frame_decoder_1.state_ns_i_i_0_a2_2_0_0
T_8_15_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g2_5
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_0
T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_8_15_lc_trk_g2_2
T_8_15_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g0_1
T_9_13_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone.timer_CountZ0Z_0
T_13_8_wire_logic_cluster/lc_6/out
T_13_8_lc_trk_g0_6
T_13_8_wire_logic_cluster/lc_0/in_0

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_lc_trk_g0_6
T_13_8_input_2_0
T_13_8_wire_logic_cluster/lc_0/in_2

T_13_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g3_6
T_12_8_wire_logic_cluster/lc_2/in_1

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_lc_trk_g1_6
T_13_8_wire_logic_cluster/lc_6/in_3

End 

Net : uart_pc_data_3
T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_9_14_sp4_v_t_36
T_6_18_sp4_h_l_6
T_2_18_sp4_h_l_6
T_3_18_lc_trk_g3_6
T_3_18_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_10_17_sp12_h_l_1
T_12_17_sp4_h_l_2
T_11_17_sp4_v_t_45
T_8_21_sp4_h_l_1
T_4_21_sp4_h_l_1
T_3_21_sp4_v_t_42
T_2_23_lc_trk_g1_7
T_2_23_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_10_17_sp12_h_l_1
T_12_17_sp4_h_l_2
T_11_17_sp4_v_t_45
T_11_21_sp4_v_t_46
T_10_23_lc_trk_g2_3
T_10_23_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_9_14_sp4_v_t_36
T_6_18_sp4_h_l_6
T_2_18_sp4_h_l_6
T_3_18_lc_trk_g3_6
T_3_18_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_5_8_sp12_h_l_1
T_16_8_sp12_v_t_22
T_16_20_sp12_v_t_22
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_9_14_sp4_v_t_36
T_6_18_sp4_h_l_6
T_5_18_sp4_v_t_43
T_5_22_lc_trk_g0_6
T_5_22_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_47
T_6_10_sp4_h_l_3
T_2_10_sp4_h_l_11
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_0_5_sp12_h_l_5
T_3_5_lc_trk_g0_5
T_3_5_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_42
T_6_9_sp4_h_l_7
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_47
T_6_10_sp4_h_l_3
T_7_10_lc_trk_g3_3
T_7_10_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_1/in_0

End 

Net : Commands_frame_decoder.source_CH1data8lt7_0_cascade_
T_3_18_wire_logic_cluster/lc_0/ltout
T_3_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_0
T_4_15_wire_logic_cluster/lc_1/cout
T_4_15_wire_logic_cluster/lc_2/in_3

Net : reset_module_System.countZ0Z_7
T_14_7_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g0_6
T_15_7_wire_logic_cluster/lc_3/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g1_6
T_14_7_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.N_298_cascade_
T_14_13_wire_logic_cluster/lc_3/ltout
T_14_13_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_4.un2_source_data_0_cry_1_c_RNOZ0
T_8_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g1_7
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

End 

Net : reset_module_System.countZ0Z_9
T_14_8_wire_logic_cluster/lc_0/out
T_15_7_lc_trk_g3_0
T_15_7_input_2_3
T_15_7_wire_logic_cluster/lc_3/in_2

T_14_8_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g3_0
T_14_8_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_21
T_2_14_wire_logic_cluster/lc_4/out
T_2_13_sp4_v_t_40
T_3_13_sp4_h_l_5
T_6_13_sp4_v_t_47
T_5_15_lc_trk_g2_2
T_5_15_wire_logic_cluster/lc_5/in_1

T_2_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g0_4
T_2_14_input_2_0
T_2_14_wire_logic_cluster/lc_0/in_2

T_2_14_wire_logic_cluster/lc_4/out
T_3_14_sp12_h_l_0
T_4_14_lc_trk_g1_4
T_4_14_input_2_1
T_4_14_wire_logic_cluster/lc_1/in_2

T_2_14_wire_logic_cluster/lc_4/out
T_2_13_sp4_v_t_40
T_3_13_sp4_h_l_5
T_6_13_sp4_v_t_47
T_5_15_lc_trk_g0_1
T_5_15_wire_logic_cluster/lc_0/in_1

T_2_14_wire_logic_cluster/lc_4/out
T_3_14_sp12_h_l_0
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_6/in_0

End 

Net : uart_pc.un1_state_4_0
T_11_9_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_1/in_1

T_11_9_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_46
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_3/in_3

T_11_9_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_46
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_2/in_0

T_11_9_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_46
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_5/in_1

End 

Net : uart_drone.timer_CountZ1Z_1
T_12_8_wire_logic_cluster/lc_3/out
T_13_8_lc_trk_g0_3
T_13_8_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g0_3
T_12_8_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.m39_i_a2_3
T_3_13_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g2_0
T_4_14_wire_logic_cluster/lc_5/in_1

T_3_13_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g2_0
T_4_14_input_2_0
T_4_14_wire_logic_cluster/lc_0/in_2

End 

Net : uart_pc.un1_state_7_0
T_11_10_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g1_1
T_11_11_wire_logic_cluster/lc_4/in_0

T_11_10_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g1_1
T_11_11_wire_logic_cluster/lc_5/in_3

End 

Net : frame_decoder_CH4data_6
T_7_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.N_290_cascade_
T_18_16_wire_logic_cluster/lc_3/ltout
T_18_16_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_4
T_18_16_wire_logic_cluster/lc_4/out
T_18_8_sp12_v_t_23
T_18_12_lc_trk_g2_0
T_18_12_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_3
T_14_14_wire_logic_cluster/lc_3/cout
T_14_14_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_rudder_cry_9
T_12_10_wire_logic_cluster/lc_3/cout
T_12_10_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_rudder_cry_9_THRU_CO
T_12_10_wire_logic_cluster/lc_4/out
T_11_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_11_lc_trk_g2_5
T_14_11_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_3_THRU_CO
T_14_14_wire_logic_cluster/lc_4/out
T_15_14_sp4_h_l_8
T_18_14_sp4_v_t_45
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.count_1_cry_17
T_14_9_wire_logic_cluster/lc_0/cout
T_14_9_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.countZ0Z_4
T_14_7_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g1_3
T_14_7_wire_logic_cluster/lc_3/in_1

T_14_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g0_3
T_15_7_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.N_143
T_13_8_wire_logic_cluster/lc_7/out
T_12_8_sp4_h_l_6
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_7/in_1

T_13_8_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g3_7
T_12_8_wire_logic_cluster/lc_3/in_1

T_13_8_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g3_7
T_12_8_wire_logic_cluster/lc_1/in_1

T_13_8_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g1_7
T_13_8_input_2_6
T_13_8_wire_logic_cluster/lc_6/in_2

T_13_8_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g1_7
T_12_9_input_2_4
T_12_9_wire_logic_cluster/lc_4/in_2

T_13_8_wire_logic_cluster/lc_7/out
T_12_7_lc_trk_g3_7
T_12_7_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.stateZ0Z_3
T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_8_13_sp4_v_t_46
T_8_15_lc_trk_g2_3
T_8_15_input_2_7
T_8_15_wire_logic_cluster/lc_7/in_2

T_9_13_wire_logic_cluster/lc_3/out
T_9_12_sp12_v_t_22
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_input_2_3
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone_data_0
T_10_12_wire_logic_cluster/lc_0/out
T_10_10_sp4_v_t_45
T_7_14_sp4_h_l_8
T_8_14_lc_trk_g2_0
T_8_14_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_40
T_13_16_sp4_v_t_40
T_14_20_sp4_h_l_11
T_17_20_sp4_v_t_41
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_5
T_9_12_sp4_v_t_40
T_6_16_sp4_h_l_5
T_5_16_sp4_v_t_40
T_2_20_sp4_h_l_5
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_5
T_9_12_sp4_v_t_40
T_9_16_sp4_v_t_40
T_9_20_sp4_v_t_40
T_8_21_lc_trk_g3_0
T_8_21_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_40
T_13_16_sp4_v_t_40
T_13_20_sp4_v_t_36
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_5
T_9_12_sp4_v_t_40
T_6_16_sp4_h_l_5
T_5_16_sp4_v_t_40
T_4_20_lc_trk_g1_5
T_4_20_wire_logic_cluster/lc_1/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_40
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_9_cascade_
T_15_15_wire_logic_cluster/lc_4/ltout
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : throttle_order_10
T_10_14_wire_logic_cluster/lc_0/out
T_10_14_sp4_h_l_5
T_13_10_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_2/in_1

T_10_14_wire_logic_cluster/lc_0/out
T_10_14_sp4_h_l_5
T_13_10_sp4_v_t_40
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_1/in_1

T_10_14_wire_logic_cluster/lc_0/out
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g0_0
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_4_data_8
T_9_10_wire_logic_cluster/lc_3/out
T_10_10_sp4_h_l_6
T_12_10_lc_trk_g2_3
T_12_10_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_3/out
T_10_10_sp4_h_l_6
T_13_6_sp4_v_t_37
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_3
T_15_18_wire_logic_cluster/lc_3/cout
T_15_18_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_elevator_cry_3_THRU_CO
T_15_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_36
T_17_16_sp4_h_l_6
T_18_16_lc_trk_g2_6
T_18_16_input_2_2
T_18_16_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc_data_4
T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_44
T_6_18_sp4_h_l_2
T_2_18_sp4_h_l_5
T_3_18_lc_trk_g3_5
T_3_18_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_7_8_sp12_h_l_1
T_6_8_sp12_v_t_22
T_7_20_sp12_h_l_1
T_13_20_sp4_h_l_6
T_16_20_sp4_v_t_46
T_16_23_lc_trk_g1_6
T_16_23_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_7_8_sp12_h_l_1
T_6_8_sp12_v_t_22
T_6_17_sp4_v_t_36
T_3_21_sp4_h_l_6
T_2_21_lc_trk_g1_6
T_2_21_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_44
T_9_18_sp4_v_t_40
T_6_22_sp4_h_l_10
T_7_22_lc_trk_g3_2
T_7_22_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_44
T_9_18_sp4_v_t_40
T_6_22_sp4_h_l_10
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_9_10_sp4_v_t_43
T_6_10_sp4_h_l_6
T_2_10_sp4_h_l_9
T_2_10_lc_trk_g1_4
T_2_10_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_6_5_sp4_h_l_3
T_2_5_sp4_h_l_6
T_3_5_lc_trk_g2_6
T_3_5_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_9_10_sp4_v_t_43
T_9_14_sp4_v_t_44
T_8_16_lc_trk_g2_1
T_8_16_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_9_10_sp4_v_t_43
T_6_10_sp4_h_l_6
T_7_10_lc_trk_g3_6
T_7_10_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_6_9_sp4_h_l_3
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.un1_pid_prereg_un1_pid_prereg_0_cry_0_c_THRU_CO
T_4_15_wire_logic_cluster/lc_0/cout
T_4_15_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.reset6_11
T_14_9_wire_logic_cluster/lc_6/out
T_15_6_sp4_v_t_37
T_15_7_lc_trk_g2_5
T_15_7_wire_logic_cluster/lc_6/in_3

End 

Net : reset_module_System.countZ0Z_19
T_14_9_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g0_2
T_14_9_wire_logic_cluster/lc_6/in_0

T_14_9_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g0_2
T_14_9_input_2_2
T_14_9_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_pid_prereg_cry_2
T_18_22_wire_logic_cluster/lc_1/cout
T_18_22_wire_logic_cluster/lc_2/in_3

Net : pid_front.un1_pid_prereg_cry_2_THRU_CO
T_18_22_wire_logic_cluster/lc_2/out
T_18_21_sp4_v_t_36
T_15_21_sp4_h_l_7
T_16_21_lc_trk_g2_7
T_16_21_input_2_3
T_16_21_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_4.un2_source_data_0_cry_6
T_9_10_wire_logic_cluster/lc_5/cout
T_9_10_wire_logic_cluster/lc_6/in_3

Net : reset_module_System.countZ0Z_5
T_14_7_wire_logic_cluster/lc_4/out
T_15_7_lc_trk_g0_4
T_15_7_wire_logic_cluster/lc_3/in_3

T_14_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g3_4
T_14_7_wire_logic_cluster/lc_4/in_1

End 

Net : reset_module_System.countZ0Z_15
T_14_8_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_6/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_14_8_lc_trk_g1_6
T_14_8_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.countZ0Z_21
T_14_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g0_4
T_14_9_input_2_6
T_14_9_wire_logic_cluster/lc_6/in_2

T_14_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g0_4
T_14_9_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_14_9_0_
T_14_9_wire_logic_cluster/carry_in_mux/cout
T_14_9_wire_logic_cluster/lc_0/in_3

Net : pid_side.error_p_regZ0Z_17
T_1_16_wire_logic_cluster/lc_6/out
T_1_16_sp4_h_l_1
T_5_16_sp4_h_l_1
T_8_16_sp4_v_t_36
T_8_19_lc_trk_g1_4
T_8_19_wire_logic_cluster/lc_0/in_1

T_1_16_wire_logic_cluster/lc_6/out
T_0_16_sp4_h_l_20
T_3_16_sp4_h_l_0
T_7_16_sp4_h_l_0
T_10_16_sp4_v_t_37
T_9_19_lc_trk_g2_5
T_9_19_wire_logic_cluster/lc_0/in_1

T_1_16_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g0_6
T_1_16_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_p_regZ0Z_19
T_1_15_wire_logic_cluster/lc_5/out
T_1_15_sp12_h_l_1
T_9_15_sp4_h_l_8
T_8_15_sp4_v_t_45
T_8_19_lc_trk_g1_0
T_8_19_wire_logic_cluster/lc_2/in_1

T_1_15_wire_logic_cluster/lc_5/out
T_1_15_sp12_h_l_1
T_7_15_sp4_h_l_6
T_10_15_sp4_v_t_43
T_9_18_lc_trk_g3_3
T_9_18_input_2_0
T_9_18_wire_logic_cluster/lc_0/in_2

T_1_15_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g2_5
T_1_15_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_8
T_16_13_wire_logic_cluster/lc_4/out
T_15_13_sp4_h_l_0
T_18_13_sp4_v_t_37
T_18_14_lc_trk_g2_5
T_18_14_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.N_294_cascade_
T_16_13_wire_logic_cluster/lc_3/ltout
T_16_13_wire_logic_cluster/lc_4/in_2

End 

Net : debug_CH2_18A_c
T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_16
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_6/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_3_sp4_v_t_43
T_13_7_sp4_h_l_0
T_13_7_lc_trk_g1_5
T_13_7_wire_logic_cluster/lc_1/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_15_9_sp4_h_l_7
T_18_5_sp4_v_t_42
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_15_9_sp4_h_l_7
T_18_5_sp4_v_t_42
T_17_8_lc_trk_g3_2
T_17_8_input_2_1
T_17_8_wire_logic_cluster/lc_1/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_8_3_sp4_v_t_36
T_9_7_sp4_h_l_1
T_10_7_lc_trk_g3_1
T_10_7_wire_logic_cluster/lc_1/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_8_3_sp4_v_t_36
T_8_7_sp4_v_t_36
T_7_11_lc_trk_g1_1
T_7_11_wire_logic_cluster/lc_5/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_3_sp4_v_t_43
T_13_7_sp4_h_l_0
T_13_7_lc_trk_g1_5
T_13_7_input_2_4
T_13_7_wire_logic_cluster/lc_4/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_45
T_10_6_sp4_v_t_41
T_10_10_lc_trk_g0_4
T_10_10_wire_logic_cluster/lc_3/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_45
T_10_6_sp4_v_t_41
T_10_10_lc_trk_g0_4
T_10_10_wire_logic_cluster/lc_5/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_45
T_10_6_sp4_v_t_41
T_10_10_lc_trk_g0_4
T_10_10_wire_logic_cluster/lc_7/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_16
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_16
T_9_9_lc_trk_g2_0
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_45
T_10_6_sp4_v_t_41
T_10_10_lc_trk_g1_4
T_10_10_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_13_3_sp4_h_l_9
T_16_0_span4_vert_27
T_16_0_lc_trk_g1_3
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : ppm_encoder_1.un1_elevator_cry_5
T_15_18_wire_logic_cluster/lc_5/cout
T_15_18_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_throttle_cry_5
T_12_12_wire_logic_cluster/lc_5/cout
T_12_12_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_elevator_cry_5_THRU_CO
T_15_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_5_THRU_CO
T_12_12_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g3_6
T_13_13_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.un1_pid_prereg_cry_1
T_18_22_wire_logic_cluster/lc_0/cout
T_18_22_wire_logic_cluster/lc_1/in_3

Net : pid_front.un1_pid_prereg_cry_1_THRU_CO
T_18_22_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_42
T_15_23_sp4_h_l_7
T_15_23_lc_trk_g1_2
T_15_23_input_2_3
T_15_23_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_4.un2_source_data_0_cry_5
T_9_10_wire_logic_cluster/lc_4/cout
T_9_10_wire_logic_cluster/lc_5/in_3

Net : Commands_frame_decoder.state_ns_i_a2_0_2_0
T_5_10_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_46
T_5_8_lc_trk_g2_6
T_5_8_input_2_4
T_5_8_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc_data_0
T_5_11_wire_logic_cluster/lc_5/out
T_4_11_sp4_h_l_2
T_3_7_sp4_v_t_42
T_3_8_lc_trk_g2_2
T_3_8_wire_logic_cluster/lc_4/in_0

T_5_11_wire_logic_cluster/lc_5/out
T_4_11_sp4_h_l_2
T_3_7_sp4_v_t_42
T_4_7_sp4_h_l_0
T_4_7_lc_trk_g0_5
T_4_7_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g0_5
T_5_10_wire_logic_cluster/lc_3/in_0

T_5_11_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g0_5
T_5_10_wire_logic_cluster/lc_4/in_3

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_5_16_sp12_v_t_22
T_5_21_sp4_v_t_40
T_4_23_lc_trk_g0_5
T_4_23_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_4_11_sp4_h_l_2
T_3_7_sp4_v_t_42
T_3_11_sp4_v_t_38
T_3_15_sp4_v_t_46
T_3_18_lc_trk_g0_6
T_3_18_wire_logic_cluster/lc_5/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_4_11_sp4_h_l_2
T_3_7_sp4_v_t_42
T_4_7_sp4_h_l_0
T_3_3_sp4_v_t_40
T_3_5_lc_trk_g3_5
T_3_5_wire_logic_cluster/lc_1/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_5_16_sp12_v_t_22
T_5_20_lc_trk_g2_1
T_5_20_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_5_16_sp12_v_t_22
T_5_22_lc_trk_g2_5
T_5_22_wire_logic_cluster/lc_0/in_3

T_5_11_wire_logic_cluster/lc_5/out
T_5_11_sp12_h_l_1
T_16_11_sp12_v_t_22
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_0/in_3

T_5_11_wire_logic_cluster/lc_5/out
T_4_11_sp4_h_l_2
T_3_7_sp4_v_t_42
T_2_9_lc_trk_g1_7
T_2_9_wire_logic_cluster/lc_3/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_4_11_sp4_h_l_2
T_7_7_sp4_v_t_39
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_0/in_3

T_5_11_wire_logic_cluster/lc_5/out
T_4_11_sp4_h_l_2
T_7_7_sp4_v_t_39
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_0/in_3

T_5_11_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g1_5
T_5_11_wire_logic_cluster/lc_5/in_3

End 

Net : reset_module_System.countZ0Z_13
T_14_8_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g1_4
T_14_9_wire_logic_cluster/lc_6/in_3

T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g3_4
T_14_8_wire_logic_cluster/lc_4/in_1

End 

Net : reset_module_System.countZ0Z_6
T_14_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g3_5
T_14_7_wire_logic_cluster/lc_5/in_1

T_14_7_wire_logic_cluster/lc_5/out
T_14_6_lc_trk_g1_5
T_14_6_wire_logic_cluster/lc_2/in_0

End 

Net : uart_pc_data_6
T_9_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_45
T_9_10_sp4_v_t_45
T_9_14_sp4_v_t_46
T_6_18_sp4_h_l_11
T_2_18_sp4_h_l_11
T_3_18_lc_trk_g2_3
T_3_18_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g1_0
T_9_8_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_6_8_sp12_h_l_0
T_5_8_sp12_v_t_23
T_6_20_sp12_h_l_0
T_13_20_sp4_h_l_9
T_16_20_sp4_v_t_39
T_16_22_lc_trk_g3_2
T_16_22_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_6_8_sp12_h_l_0
T_5_8_sp12_v_t_23
T_6_20_sp12_h_l_0
T_13_20_sp4_h_l_9
T_16_20_sp4_v_t_39
T_16_23_lc_trk_g0_7
T_16_23_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_6_8_sp12_h_l_0
T_5_8_sp12_v_t_23
T_0_20_sp12_h_l_12
T_3_20_sp4_h_l_11
T_2_20_sp4_v_t_46
T_2_23_lc_trk_g0_6
T_2_23_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_6_8_sp12_h_l_0
T_5_8_sp12_v_t_23
T_0_20_sp12_h_l_12
T_3_20_sp4_h_l_11
T_2_20_sp4_v_t_46
T_2_21_lc_trk_g3_6
T_2_21_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_6_8_sp12_h_l_0
T_5_8_sp12_v_t_23
T_5_20_sp12_v_t_23
T_5_22_lc_trk_g3_4
T_5_22_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_6_8_sp12_h_l_0
T_5_8_sp4_h_l_1
T_4_8_sp4_v_t_36
T_3_11_lc_trk_g2_4
T_3_11_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_6_8_sp12_h_l_0
T_5_8_sp12_v_t_23
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_45
T_6_6_sp4_h_l_8
T_2_6_sp4_h_l_8
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_40
T_6_9_sp4_h_l_5
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g1_0
T_9_8_wire_logic_cluster/lc_0/in_3

End 

Net : scaler_4_data_9
T_9_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_8
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_37
T_10_8_sp4_h_l_0
T_14_8_sp4_h_l_3
T_15_8_lc_trk_g3_3
T_15_8_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_11
T_12_10_wire_logic_cluster/lc_5/cout
T_12_10_wire_logic_cluster/lc_6/in_3

Net : uart_pc.N_152
T_11_10_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_45
T_12_8_sp4_h_l_1
T_16_8_sp4_h_l_1
T_17_8_lc_trk_g3_1
T_17_8_wire_logic_cluster/lc_1/in_3

T_11_10_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_45
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_2/in_1

End 

Net : uart_pc.bit_CountZ0Z_0
T_11_11_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g1_2
T_11_10_wire_logic_cluster/lc_0/in_3

T_11_11_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_44
T_10_9_lc_trk_g3_4
T_10_9_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_6/in_0

T_11_11_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_44
T_10_9_lc_trk_g3_4
T_10_9_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_7/in_3

T_11_11_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_44
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_3/in_1

T_11_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_input_2_2
T_11_11_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc.bit_CountZ0Z_2
T_11_11_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_0/in_0

T_11_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_45
T_10_9_lc_trk_g2_0
T_10_9_wire_logic_cluster/lc_5/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_6/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_45
T_10_9_lc_trk_g2_0
T_10_9_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_4/in_0

T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g3_4
T_11_11_input_2_7
T_11_11_wire_logic_cluster/lc_7/in_2

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_3/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_4/in_1

End 

Net : uart_pc.N_144_1
T_11_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_11_THRU_CO
T_12_10_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g1_6
T_13_10_wire_logic_cluster/lc_2/in_1

End 

Net : front_order_12
T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_12_sp4_v_t_47
T_14_13_lc_trk_g3_7
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

End 

Net : side_order_12
T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_14_12_sp4_v_t_45
T_14_15_lc_trk_g0_5
T_14_15_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_14_12_sp4_v_t_36
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/in_1

End 

Net : scaler_4_data_11
T_9_10_wire_logic_cluster/lc_6/out
T_8_10_sp12_h_l_0
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_5/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_8_10_sp12_h_l_0
T_13_10_lc_trk_g0_4
T_13_10_wire_logic_cluster/lc_6/in_0

End 

Net : uart_pc_data_2
T_5_10_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_41
T_2_8_sp4_h_l_4
T_3_8_lc_trk_g2_4
T_3_8_input_2_4
T_3_8_wire_logic_cluster/lc_4/in_2

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_1
T_4_10_sp4_v_t_42
T_4_14_sp4_v_t_38
T_3_18_lc_trk_g1_3
T_3_18_wire_logic_cluster/lc_0/in_0

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

T_5_10_wire_logic_cluster/lc_6/out
T_5_4_sp12_v_t_23
T_6_16_sp12_h_l_0
T_7_16_sp4_h_l_3
T_6_16_sp4_v_t_38
T_3_20_sp4_h_l_8
T_2_20_sp4_v_t_45
T_2_23_lc_trk_g1_5
T_2_23_wire_logic_cluster/lc_1/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_1
T_4_6_sp4_v_t_36
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_1/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_5_4_sp12_v_t_23
T_6_16_sp12_h_l_0
T_7_16_sp4_h_l_3
T_6_16_sp4_v_t_38
T_3_20_sp4_h_l_8
T_5_20_lc_trk_g2_5
T_5_20_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_5_4_sp12_v_t_23
T_6_16_sp12_h_l_0
T_7_16_sp4_h_l_3
T_6_16_sp4_v_t_38
T_6_20_sp4_v_t_38
T_5_22_lc_trk_g0_3
T_5_22_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_6/out
T_5_4_sp12_v_t_23
T_6_16_sp12_h_l_0
T_17_16_sp12_v_t_23
T_17_22_sp4_v_t_39
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_1
T_4_10_sp4_v_t_42
T_4_14_sp4_v_t_38
T_3_18_lc_trk_g1_3
T_3_18_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_1
T_4_6_sp4_v_t_36
T_1_6_sp4_h_l_1
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_1
T_8_6_sp4_v_t_36
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_2/in_0

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_1
T_1_10_sp4_h_l_4
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_1
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_input_2_6
T_5_10_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc.bit_CountZ0Z_1
T_11_11_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g0_5
T_11_10_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_5/out
T_11_9_sp4_v_t_39
T_8_9_sp4_h_l_2
T_10_9_lc_trk_g2_7
T_10_9_input_2_5
T_10_9_wire_logic_cluster/lc_5/in_2

T_11_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g2_5
T_10_11_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_6/in_3

T_11_11_wire_logic_cluster/lc_5/out
T_11_9_sp4_v_t_39
T_8_9_sp4_h_l_2
T_10_9_lc_trk_g2_7
T_10_9_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g2_5
T_10_11_wire_logic_cluster/lc_4/in_1

T_11_11_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_7/in_0

T_11_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g2_5
T_10_11_input_2_3
T_10_11_wire_logic_cluster/lc_3/in_2

T_11_11_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g2_5
T_11_11_input_2_5
T_11_11_wire_logic_cluster/lc_5/in_2

T_11_11_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_p_regZ0Z_18
T_1_16_wire_logic_cluster/lc_7/out
T_1_15_sp4_v_t_46
T_2_19_sp4_h_l_5
T_6_19_sp4_h_l_5
T_8_19_lc_trk_g2_0
T_8_19_wire_logic_cluster/lc_1/in_1

T_1_16_wire_logic_cluster/lc_7/out
T_1_15_sp4_v_t_46
T_2_19_sp4_h_l_5
T_6_19_sp4_h_l_5
T_10_19_sp4_h_l_5
T_9_19_lc_trk_g1_5
T_9_19_input_2_6
T_9_19_wire_logic_cluster/lc_6/in_2

T_1_16_wire_logic_cluster/lc_7/out
T_1_16_lc_trk_g1_7
T_1_16_wire_logic_cluster/lc_7/in_1

End 

Net : pid_altitude_dv
T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_3/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_17_18_sp4_v_t_45
T_14_22_sp4_h_l_1
T_14_22_lc_trk_g1_4
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_17_10_sp4_v_t_41
T_17_13_lc_trk_g1_1
T_17_13_wire_logic_cluster/lc_5/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_17_10_sp4_v_t_41
T_17_13_lc_trk_g0_1
T_17_13_input_2_7
T_17_13_wire_logic_cluster/lc_7/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_17_10_sp4_v_t_41
T_16_13_lc_trk_g3_1
T_16_13_input_2_6
T_16_13_wire_logic_cluster/lc_6/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_17_10_sp4_v_t_41
T_17_13_lc_trk_g1_1
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_8_sp4_v_t_39
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_input_2_3
T_13_12_wire_logic_cluster/lc_3/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_8_sp4_v_t_39
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_input_2_7
T_13_12_wire_logic_cluster/lc_7/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_8_sp4_v_t_39
T_16_8_sp4_h_l_2
T_15_8_lc_trk_g1_2
T_15_8_input_2_7
T_15_8_wire_logic_cluster/lc_7/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_17_10_sp4_v_t_41
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_7/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_8_sp4_v_t_39
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_0/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_8_sp4_v_t_39
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_4/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_8_sp4_v_t_39
T_14_11_lc_trk_g2_7
T_14_11_wire_logic_cluster/lc_7/in_0

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_4/in_0

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_6/in_0

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_8_sp4_v_t_39
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_6/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_7/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_8_sp4_v_t_39
T_14_12_lc_trk_g1_2
T_14_12_input_2_5
T_14_12_wire_logic_cluster/lc_5/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_18_lc_trk_g2_0
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_18_lc_trk_g2_0
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_10_sp4_v_t_39
T_16_13_lc_trk_g2_7
T_16_13_input_2_5
T_16_13_wire_logic_cluster/lc_5/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_8_sp4_v_t_39
T_14_11_lc_trk_g2_7
T_14_11_wire_logic_cluster/lc_0/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_1/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_3/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_8
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_5/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_6/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_7/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_6/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_14_13_lc_trk_g2_7
T_14_13_input_2_5
T_14_13_wire_logic_cluster/lc_5/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_14_lc_trk_g2_2
T_15_14_input_2_4
T_15_14_wire_logic_cluster/lc_4/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_14_lc_trk_g2_2
T_15_14_input_2_6
T_15_14_wire_logic_cluster/lc_6/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_7_6_sp12_h_l_0
T_18_6_sp12_v_t_23
T_18_10_sp4_v_t_41
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_3/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_12_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_5/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_12_sp4_v_t_45
T_11_16_sp4_v_t_45
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_7/in_0

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_10_10_sp4_h_l_11
T_13_10_sp4_v_t_41
T_13_13_lc_trk_g0_1
T_13_13_wire_logic_cluster/lc_2/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_10_10_sp4_h_l_11
T_13_10_sp4_v_t_41
T_13_13_lc_trk_g0_1
T_13_13_wire_logic_cluster/lc_4/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_7_6_sp12_h_l_0
T_18_6_sp12_v_t_23
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_7/in_0

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_10_10_sp4_h_l_11
T_13_10_sp4_v_t_41
T_13_13_lc_trk_g0_1
T_13_13_input_2_1
T_13_13_wire_logic_cluster/lc_1/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_10_10_sp4_h_l_11
T_13_10_sp4_v_t_41
T_13_13_lc_trk_g0_1
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_9_6_sp4_v_t_46
T_10_10_sp4_h_l_11
T_13_10_sp4_v_t_41
T_13_13_lc_trk_g0_1
T_13_13_input_2_5
T_13_13_wire_logic_cluster/lc_5/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_7_6_sp12_h_l_0
T_18_6_sp12_v_t_23
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_2/in_1

T_10_6_wire_logic_cluster/lc_0/out
T_7_6_sp12_h_l_0
T_18_6_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_input_2_6
T_18_15_wire_logic_cluster/lc_6/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_7_6_sp12_h_l_0
T_18_6_sp12_v_t_23
T_18_16_lc_trk_g3_4
T_18_16_input_2_1
T_18_16_wire_logic_cluster/lc_1/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_7_6_sp12_h_l_0
T_18_6_sp12_v_t_23
T_18_16_lc_trk_g3_4
T_18_16_input_2_5
T_18_16_wire_logic_cluster/lc_5/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_7_6_sp12_h_l_0
T_18_6_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_5/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_7_6_sp12_h_l_0
T_18_6_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_7/in_3

T_10_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_44
T_11_8_sp4_v_t_37
T_11_11_lc_trk_g1_5
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_13_6_sp4_v_t_47
T_13_10_lc_trk_g0_2
T_13_10_input_2_6
T_13_10_wire_logic_cluster/lc_6/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_13_6_sp4_v_t_47
T_13_10_lc_trk_g0_2
T_13_10_input_2_2
T_13_10_wire_logic_cluster/lc_2/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_13_6_sp4_v_t_47
T_13_10_lc_trk_g0_2
T_13_10_input_2_4
T_13_10_wire_logic_cluster/lc_4/in_2

T_10_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_5
T_13_6_sp4_v_t_47
T_13_10_lc_trk_g0_2
T_13_10_wire_logic_cluster/lc_3/in_3

End 

Net : side_order_8
T_14_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_16_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.data_Auxce_0_6
T_10_9_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_42
T_11_8_sp4_h_l_7
T_15_8_sp4_h_l_10
T_17_8_lc_trk_g3_7
T_17_8_wire_logic_cluster/lc_0/in_0

End 

Net : uart_drone.data_Auxce_0_5
T_11_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_36
T_12_12_sp4_h_l_1
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_4
T_12_12_wire_logic_cluster/lc_4/cout
T_12_12_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_throttle_cry_4_THRU_CO
T_12_12_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_0_THRU_CO
T_12_12_wire_logic_cluster/lc_1/out
T_13_10_sp4_v_t_46
T_14_14_sp4_h_l_5
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_0
T_12_12_wire_logic_cluster/lc_0/cout
T_12_12_wire_logic_cluster/lc_1/in_3

Net : scaler_4.un2_source_data_0_cry_4
T_9_10_wire_logic_cluster/lc_3/cout
T_9_10_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_elevator_cry_0
T_15_18_wire_logic_cluster/lc_0/cout
T_15_18_wire_logic_cluster/lc_1/in_3

Net : uart_drone.timer_Count_0_sqmuxa
T_11_8_wire_logic_cluster/lc_6/out
T_10_8_sp12_h_l_0
T_13_8_lc_trk_g1_0
T_13_8_wire_logic_cluster/lc_6/in_1

T_11_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g1_6
T_12_8_wire_logic_cluster/lc_3/in_0

T_11_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g1_6
T_12_8_input_2_1
T_12_8_wire_logic_cluster/lc_1/in_2

T_11_8_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g3_6
T_12_7_input_2_7
T_12_7_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.N_313_cascade_
T_15_9_wire_logic_cluster/lc_3/ltout
T_15_9_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_0_THRU_CO
T_15_18_wire_logic_cluster/lc_1/out
T_15_7_sp12_v_t_22
T_15_14_lc_trk_g3_2
T_15_14_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_13
T_12_13_wire_logic_cluster/lc_5/cout
T_12_13_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_13
T_15_19_wire_logic_cluster/lc_5/cout
T_15_19_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_13
T_14_15_wire_logic_cluster/lc_5/cout
T_14_15_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_10_mux_cascade_
T_17_11_wire_logic_cluster/lc_5/ltout
T_17_11_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.un1_state_7_0_cascade_
T_12_17_wire_logic_cluster/lc_1/ltout
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc.stateZ0Z_3
T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_7/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_input_2_4
T_11_7_wire_logic_cluster/lc_4/in_2

T_11_9_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_1/out
T_10_9_lc_trk_g2_1
T_10_9_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_47
T_11_11_lc_trk_g1_2
T_11_11_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_7
T_18_15_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.N_293_cascade_
T_18_15_wire_logic_cluster/lc_3/ltout
T_18_15_wire_logic_cluster/lc_4/in_2

End 

Net : debug_CH0_16A_c
T_11_8_wire_logic_cluster/lc_5/out
T_10_8_sp4_h_l_2
T_9_8_sp4_v_t_45
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_3/in_0

T_11_8_wire_logic_cluster/lc_5/out
T_10_8_sp4_h_l_2
T_9_8_sp4_v_t_45
T_9_12_sp4_v_t_46
T_8_14_lc_trk_g0_0
T_8_14_wire_logic_cluster/lc_5/in_1

T_11_8_wire_logic_cluster/lc_5/out
T_11_1_sp12_v_t_22
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_0/in_0

T_11_8_wire_logic_cluster/lc_5/out
T_11_1_sp12_v_t_22
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_5/out
T_11_1_sp12_v_t_22
T_11_12_lc_trk_g2_2
T_11_12_input_2_4
T_11_12_wire_logic_cluster/lc_4/in_2

T_11_8_wire_logic_cluster/lc_5/out
T_11_1_sp12_v_t_22
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_6/in_1

T_11_8_wire_logic_cluster/lc_5/out
T_11_1_sp12_v_t_22
T_11_12_lc_trk_g3_2
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_11_8_wire_logic_cluster/lc_5/out
T_11_1_sp12_v_t_22
T_11_12_lc_trk_g3_2
T_11_12_input_2_3
T_11_12_wire_logic_cluster/lc_3/in_2

T_11_8_wire_logic_cluster/lc_5/out
T_11_1_sp12_v_t_22
T_11_12_lc_trk_g3_2
T_11_12_input_2_5
T_11_12_wire_logic_cluster/lc_5/in_2

T_11_8_wire_logic_cluster/lc_5/out
T_11_1_sp12_v_t_22
T_11_12_lc_trk_g3_2
T_11_12_input_2_7
T_11_12_wire_logic_cluster/lc_7/in_2

T_11_8_wire_logic_cluster/lc_5/out
T_10_8_lc_trk_g2_5
T_10_8_wire_logic_cluster/lc_6/in_1

T_11_8_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g3_5
T_12_7_wire_logic_cluster/lc_1/in_1

T_11_8_wire_logic_cluster/lc_5/out
T_10_8_lc_trk_g2_5
T_10_8_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_5/out
T_12_8_sp4_h_l_10
T_15_4_sp4_v_t_47
T_15_0_span4_vert_43
T_15_0_lc_trk_g1_3
T_15_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : ppm_encoder_1.un1_rudder_cry_10
T_12_10_wire_logic_cluster/lc_4/cout
T_12_10_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_rudder_cry_10_THRU_CO
T_12_10_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_6/in_1

End 

Net : scaler_4_data_10
T_9_10_wire_logic_cluster/lc_5/out
T_10_10_sp4_h_l_10
T_12_10_lc_trk_g3_7
T_12_10_input_2_4
T_12_10_wire_logic_cluster/lc_4/in_2

T_9_10_wire_logic_cluster/lc_5/out
T_7_10_sp4_h_l_7
T_11_10_sp4_h_l_3
T_14_10_sp4_v_t_38
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_0/in_0

End 

Net : scaler_4_data_12
T_9_10_wire_logic_cluster/lc_7/out
T_7_10_sp12_h_l_1
T_12_10_lc_trk_g0_5
T_12_10_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_7/out
T_7_10_sp12_h_l_1
T_13_10_lc_trk_g0_6
T_13_10_wire_logic_cluster/lc_2/in_0

End 

Net : Commands_frame_decoder.N_382_2
T_4_9_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g3_5
T_5_8_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g3_5
T_5_8_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.stateZ0Z_14
T_7_7_wire_logic_cluster/lc_4/out
T_7_5_sp4_v_t_37
T_4_9_sp4_h_l_5
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_7/in_0

T_7_7_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_1/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_40
T_8_6_sp4_h_l_10
T_9_6_lc_trk_g3_2
T_9_6_wire_logic_cluster/lc_0/in_1

End 

Net : throttle_order_11
T_12_15_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_47
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_5/out
T_13_11_sp4_v_t_46
T_13_12_lc_trk_g3_6
T_13_12_wire_logic_cluster/lc_3/in_0

T_12_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g2_5
T_12_15_input_2_5
T_12_15_wire_logic_cluster/lc_5/in_2

End 

Net : side_order_9
T_14_16_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_14_sp4_v_t_38
T_16_18_sp4_h_l_9
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g2_5
T_14_16_input_2_5
T_14_16_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.state_ns_0_a3_0_3_2
T_5_10_wire_logic_cluster/lc_5/out
T_5_6_sp4_v_t_47
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.state_ns_0_a3_0_0_2_cascade_
T_5_10_wire_logic_cluster/lc_4/ltout
T_5_10_wire_logic_cluster/lc_5/in_2

End 

Net : throttle_order_9
T_11_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_42
T_11_11_lc_trk_g2_2
T_11_11_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g2_1
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

End 

Net : scaler_4.un2_source_data_0_cry_3
T_9_10_wire_logic_cluster/lc_2/cout
T_9_10_wire_logic_cluster/lc_3/in_3

Net : reset_module_System.count_1_cry_15
T_14_8_wire_logic_cluster/lc_6/cout
T_14_8_wire_logic_cluster/lc_7/in_3

Net : Commands_frame_decoder.state_ns_0_a3_3_1
T_4_7_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g0_1
T_4_8_input_2_1
T_4_8_wire_logic_cluster/lc_1/in_2

End 

Net : dron_frame_decoder_1.WDTZ0Z_0
T_8_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.state_ns_0_a3_0_1_cascade_
T_4_7_wire_logic_cluster/lc_0/ltout
T_4_7_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_0
T_8_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g1_0
T_8_7_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.stateZ0Z_6
T_7_11_wire_logic_cluster/lc_1/out
T_7_8_sp12_v_t_22
T_7_20_sp12_v_t_22
T_7_23_lc_trk_g3_2
T_7_23_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_8_sp12_v_t_22
T_7_20_sp12_v_t_22
T_7_22_lc_trk_g3_5
T_7_22_input_2_6
T_7_22_wire_logic_cluster/lc_6/in_2

T_7_11_wire_logic_cluster/lc_1/out
T_8_8_sp4_v_t_43
T_8_12_sp4_v_t_39
T_8_16_lc_trk_g1_2
T_8_16_input_2_1
T_8_16_wire_logic_cluster/lc_1/in_2

T_7_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_4_THRU_CO
T_15_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_4
T_15_18_wire_logic_cluster/lc_4/cout
T_15_18_wire_logic_cluster/lc_5/in_3

Net : side_order_10
T_14_16_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g1_0
T_14_15_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g0_0
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_2
T_12_12_wire_logic_cluster/lc_2/cout
T_12_12_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_throttle_cry_2_THRU_CO
T_12_12_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_3/in_0

End 

Net : scaler_4.un2_source_data_0_cry_2
T_9_10_wire_logic_cluster/lc_1/cout
T_9_10_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.source_CH1data8_cascade_
T_3_18_wire_logic_cluster/lc_1/ltout
T_3_18_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.count_1_cry_14
T_14_8_wire_logic_cluster/lc_5/cout
T_14_8_wire_logic_cluster/lc_6/in_3

Net : dron_frame_decoder_1.WDTZ0Z_1
T_8_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_1
T_8_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_11
T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp12_h_l_0
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_5/in_1

End 

Net : reset_module_System.countZ0Z_18
T_14_9_wire_logic_cluster/lc_1/out
T_14_7_sp4_v_t_47
T_15_7_sp4_h_l_3
T_15_7_lc_trk_g1_6
T_15_7_wire_logic_cluster/lc_5/in_0

T_14_9_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g3_1
T_14_9_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone.stateZ0Z_2
T_10_8_wire_logic_cluster/lc_7/out
T_8_8_sp12_h_l_1
T_11_8_lc_trk_g1_1
T_11_8_input_2_6
T_11_8_wire_logic_cluster/lc_6/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_3_sp12_v_t_22
T_11_15_sp12_h_l_1
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_3/in_3

T_10_8_wire_logic_cluster/lc_7/out
T_10_3_sp12_v_t_22
T_11_15_sp12_h_l_1
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_4/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_10_8_lc_trk_g1_7
T_10_8_wire_logic_cluster/lc_6/in_0

End 

Net : side_order_11
T_14_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g0_1
T_14_16_input_2_1
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : uart_drone.un4_timer_Count_1_cry_2
T_13_8_wire_logic_cluster/lc_1/cout
T_13_8_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_rudder_cry_7
T_12_10_wire_logic_cluster/lc_1/cout
T_12_10_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_throttle_cry_1
T_12_12_wire_logic_cluster/lc_1/cout
T_12_12_wire_logic_cluster/lc_2/in_3

Net : uart_drone.timer_Count_RNO_0_0_3
T_13_8_wire_logic_cluster/lc_2/out
T_11_8_sp4_h_l_1
T_11_8_lc_trk_g1_4
T_11_8_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_1_THRU_CO
T_12_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_7_THRU_CO
T_12_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_3/in_0

End 

Net : uart_drone.data_Auxce_0_1
T_11_13_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_36
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_4.un2_source_data_0_cry_1
T_9_10_wire_logic_cluster/lc_0/cout
T_9_10_wire_logic_cluster/lc_1/in_3

Net : uart_drone.data_Auxce_0_0_2
T_12_14_wire_logic_cluster/lc_7/out
T_12_14_sp4_h_l_3
T_11_10_sp4_v_t_45
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_2/in_0

End 

Net : uart_drone.data_Auxce_0_6
T_11_16_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_36
T_12_10_sp4_v_t_41
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.N_297_cascade_
T_14_12_wire_logic_cluster/lc_3/ltout
T_14_12_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.count_1_cry_13
T_14_8_wire_logic_cluster/lc_4/cout
T_14_8_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_3
T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_6/in_0

End 

Net : dron_frame_decoder_1.WDTZ0Z_2
T_8_11_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g1_2
T_8_11_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_2
T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_2/in_1

End 

Net : uart_pc.timer_Count_0_sqmuxa
T_11_7_wire_logic_cluster/lc_4/out
T_12_7_sp4_h_l_8
T_11_7_sp4_v_t_39
T_10_8_lc_trk_g2_7
T_10_8_wire_logic_cluster/lc_1/in_0

T_11_7_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_40
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_2/in_1

T_11_7_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g3_4
T_11_7_input_2_7
T_11_7_wire_logic_cluster/lc_7/in_2

T_11_7_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g3_4
T_11_7_input_2_5
T_11_7_wire_logic_cluster/lc_5/in_2

T_11_7_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_input_2_3
T_11_6_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.data_Auxce_0_0_4
T_11_13_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_4/in_0

End 

Net : uart_pc.CO0_cascade_
T_11_11_wire_logic_cluster/lc_3/ltout
T_11_11_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.N_143_cascade_
T_10_8_wire_logic_cluster/lc_0/ltout
T_10_8_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.N_294_cascade_
T_4_14_wire_logic_cluster/lc_5/ltout
T_4_14_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.reset6_3_cascade_
T_15_7_wire_logic_cluster/lc_4/ltout
T_15_7_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_1
T_4_8_wire_logic_cluster/lc_1/out
T_3_8_lc_trk_g2_1
T_3_8_wire_logic_cluster/lc_4/in_1

T_4_8_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_5/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_5_6_sp4_v_t_46
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_5/in_1

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_1/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_6
T_12_10_wire_logic_cluster/lc_0/cout
T_12_10_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_rudder_cry_6_THRU_CO
T_12_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_4/in_0

End 

Net : uart_drone.data_Auxce_0_0_0
T_11_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_0/in_1

End 

Net : throttle_order_12
T_11_14_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_3/out
T_11_13_sp4_v_t_38
T_12_13_sp4_h_l_8
T_13_13_lc_trk_g3_0
T_13_13_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc.un4_timer_Count_1_cry_3
T_11_7_wire_logic_cluster/lc_2/cout
T_11_7_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_4
T_11_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g0_3
T_11_7_wire_logic_cluster/lc_5/in_0

End 

Net : debug_CH3_20A_c
T_7_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g1_4
T_8_6_wire_logic_cluster/lc_0/in_1

T_7_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_0
T_9_6_sp4_v_t_40
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_6/in_0

T_7_6_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g0_4
T_7_6_input_2_4
T_7_6_wire_logic_cluster/lc_4/in_2

T_7_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_0
T_10_6_sp4_h_l_3
T_14_6_sp4_h_l_6
T_17_2_sp4_v_t_37
T_17_0_span4_vert_14
T_17_0_lc_trk_g0_6
T_17_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : reset_module_System.count_1_cry_12
T_14_8_wire_logic_cluster/lc_3/cout
T_14_8_wire_logic_cluster/lc_4/in_3

Net : dron_frame_decoder_1.WDTZ0Z_3
T_8_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_3
T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_13
T_17_13_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.N_299_cascade_
T_17_13_wire_logic_cluster/lc_3/ltout
T_17_13_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa_cascade_
T_5_11_wire_logic_cluster/lc_1/ltout
T_5_11_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone.un4_timer_Count_1_cry_3
T_13_8_wire_logic_cluster/lc_2/cout
T_13_8_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_0
T_14_14_wire_logic_cluster/lc_0/cout
T_14_14_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_aileron_cry_0_THRU_CO
T_14_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g0_1
T_15_14_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.timer_Count_RNO_0_0_4
T_13_8_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g3_3
T_12_7_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_1_THRU_CO
T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_1_THRU_CO
T_15_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_1
T_15_18_wire_logic_cluster/lc_1/cout
T_15_18_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_aileron_cry_1
T_14_14_wire_logic_cluster/lc_1/cout
T_14_14_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.countZ0Z_0
T_9_6_wire_logic_cluster/lc_0/out
T_8_6_sp4_h_l_8
T_7_6_sp4_v_t_45
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g0_0
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone.data_Auxce_0_3
T_11_13_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g0_6
T_11_12_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.data_Auxce_0_0_4
T_10_11_wire_logic_cluster/lc_2/out
T_11_11_sp4_h_l_4
T_10_7_sp4_v_t_44
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_0/in_0

End 

Net : reset_module_System.count_1_cry_11
T_14_8_wire_logic_cluster/lc_2/cout
T_14_8_wire_logic_cluster/lc_3/in_3

Net : reset_module_System.countZ0Z_10
T_14_8_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g3_1
T_14_8_wire_logic_cluster/lc_1/in_1

T_14_8_wire_logic_cluster/lc_1/out
T_14_5_sp4_v_t_42
T_14_6_lc_trk_g2_2
T_14_6_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa
T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_7_11_lc_trk_g3_2
T_7_11_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.N_300_cascade_
T_17_14_wire_logic_cluster/lc_3/ltout
T_17_14_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_14_cascade_
T_17_14_wire_logic_cluster/lc_4/ltout
T_17_14_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc.timer_Count_RNILR1B2Z0Z_2_cascade_
T_9_8_wire_logic_cluster/lc_6/ltout
T_9_8_wire_logic_cluster/lc_7/in_2

End 

Net : uart_pc.data_Auxce_0_0_0
T_11_11_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_41
T_8_9_sp4_h_l_4
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_4/in_0

End 

Net : uart_pc.un4_timer_Count_1_cry_2
T_11_7_wire_logic_cluster/lc_1/cout
T_11_7_wire_logic_cluster/lc_2/in_3

Net : uart_pc.timer_Count_RNO_0Z0Z_3
T_11_7_wire_logic_cluster/lc_2/out
T_10_8_lc_trk_g0_2
T_10_8_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.data_Auxce_0_3
T_10_9_wire_logic_cluster/lc_2/out
T_10_10_lc_trk_g1_2
T_10_10_wire_logic_cluster/lc_5/in_0

End 

Net : Commands_frame_decoder.stateZ0Z_11
T_5_9_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_38
T_2_6_sp4_h_l_9
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_38
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_3/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.stateZ0Z_7
T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_2/in_0

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_1/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g0_1
T_8_16_input_2_3
T_8_16_wire_logic_cluster/lc_3/in_2

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g3_1
T_8_16_input_2_0
T_8_16_wire_logic_cluster/lc_0/in_2

End 

Net : reset_module_System.countZ0Z_17
T_14_9_wire_logic_cluster/lc_0/out
T_14_5_sp12_v_t_23
T_14_6_lc_trk_g2_7
T_14_6_input_2_1
T_14_6_wire_logic_cluster/lc_1/in_2

T_14_9_wire_logic_cluster/lc_0/out
T_14_9_lc_trk_g3_0
T_14_9_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.reset6_14
T_14_6_wire_logic_cluster/lc_1/out
T_15_6_lc_trk_g1_1
T_15_6_wire_logic_cluster/lc_4/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_15_6_lc_trk_g0_1
T_15_6_wire_logic_cluster/lc_0/in_1

T_14_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_wire_logic_cluster/lc_3/in_1

T_14_6_wire_logic_cluster/lc_1/out
T_15_6_lc_trk_g0_1
T_15_6_input_2_5
T_15_6_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc.un4_timer_Count_1_cry_1
T_11_7_wire_logic_cluster/lc_0/cout
T_11_7_wire_logic_cluster/lc_1/in_3

Net : uart_drone.un4_timer_Count_1_cry_1
T_13_8_wire_logic_cluster/lc_0/cout
T_13_8_wire_logic_cluster/lc_1/in_3

Net : uart_drone.timer_Count_RNO_0_0_2
T_13_8_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_1/in_0

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_2
T_11_7_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g0_1
T_11_6_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_12_11_0_
T_12_11_wire_logic_cluster/carry_in_mux/cout
T_12_11_wire_logic_cluster/lc_0/in_3

End 

Net : dron_frame_decoder_1.state_ns_0_i_0_0_a2_0_0_3
T_9_12_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_3/in_0

End 

Net : dron_frame_decoder_1.N_412_4_cascade_
T_9_12_wire_logic_cluster/lc_5/ltout
T_9_12_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.countZ0Z_11
T_14_8_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g1_2
T_14_8_wire_logic_cluster/lc_2/in_1

T_14_8_wire_logic_cluster/lc_2/out
T_14_5_sp4_v_t_44
T_14_6_lc_trk_g2_4
T_14_6_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.count_1_cry_10
T_14_8_wire_logic_cluster/lc_1/cout
T_14_8_wire_logic_cluster/lc_2/in_3

Net : uart_pc.N_152_cascade_
T_11_10_wire_logic_cluster/lc_0/ltout
T_11_10_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_5
T_4_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_1/in_1

T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g2_7
T_4_11_wire_logic_cluster/lc_7/in_0

End 

Net : reset_module_System.countZ0Z_16
T_14_8_wire_logic_cluster/lc_7/out
T_15_7_lc_trk_g3_7
T_15_7_wire_logic_cluster/lc_5/in_1

T_14_8_wire_logic_cluster/lc_7/out
T_14_8_lc_trk_g3_7
T_14_8_wire_logic_cluster/lc_7/in_1

End 

Net : uart_pc.stateZ0Z_2
T_12_7_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g3_0
T_11_7_wire_logic_cluster/lc_4/in_3

T_12_7_wire_logic_cluster/lc_0/out
T_13_7_lc_trk_g1_0
T_13_7_input_2_1
T_13_7_wire_logic_cluster/lc_1/in_2

T_12_7_wire_logic_cluster/lc_0/out
T_13_5_sp4_v_t_44
T_10_9_sp4_h_l_2
T_11_9_lc_trk_g2_2
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

T_12_7_wire_logic_cluster/lc_0/out
T_13_5_sp4_v_t_44
T_10_9_sp4_h_l_2
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : reset_module_System.count_1_cry_1
T_14_7_wire_logic_cluster/lc_0/cout
T_14_7_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.count_1_2
T_14_7_wire_logic_cluster/lc_1/out
T_15_6_lc_trk_g2_1
T_15_6_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.N_145_cascade_
T_13_15_wire_logic_cluster/lc_3/ltout
T_13_15_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.count_1_cry_9
T_14_8_wire_logic_cluster/lc_0/cout
T_14_8_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.countZ0Z_12
T_14_8_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g1_3
T_14_8_wire_logic_cluster/lc_3/in_1

T_14_8_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_6/in_0

End 

Net : reset_module_System.countZ0Z_14
T_14_8_wire_logic_cluster/lc_5/out
T_14_4_sp4_v_t_47
T_14_6_lc_trk_g3_2
T_14_6_wire_logic_cluster/lc_1/in_0

T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g1_5
T_14_8_wire_logic_cluster/lc_5/in_1

End 

Net : reset_module_System.reset6_15
T_14_6_wire_logic_cluster/lc_2/out
T_15_6_lc_trk_g0_2
T_15_6_wire_logic_cluster/lc_0/in_0

T_14_6_wire_logic_cluster/lc_2/out
T_15_6_lc_trk_g0_2
T_15_6_wire_logic_cluster/lc_5/in_1

T_14_6_wire_logic_cluster/lc_2/out
T_15_6_lc_trk_g0_2
T_15_6_input_2_4
T_15_6_wire_logic_cluster/lc_4/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_1
T_9_15_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_39
T_9_12_lc_trk_g2_7
T_9_12_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_39
T_9_13_lc_trk_g2_2
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g0_1
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.countZ0Z_20
T_14_9_wire_logic_cluster/lc_3/out
T_14_5_sp4_v_t_43
T_14_6_lc_trk_g3_3
T_14_6_input_2_2
T_14_6_wire_logic_cluster/lc_2/in_2

T_14_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_3/in_1

End 

Net : uart_pc.N_144_1_cascade_
T_11_9_wire_logic_cluster/lc_5/ltout
T_11_9_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc.data_Auxce_0_0_2
T_10_11_wire_logic_cluster/lc_4/out
T_10_9_sp4_v_t_37
T_10_10_lc_trk_g2_5
T_10_10_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_14_8_0_
T_14_8_wire_logic_cluster/carry_in_mux/cout
T_14_8_wire_logic_cluster/lc_0/in_3

Net : uart_pc.data_Auxce_0_1
T_11_11_wire_logic_cluster/lc_7/out
T_10_10_lc_trk_g2_7
T_10_10_wire_logic_cluster/lc_3/in_0

End 

Net : uart_pc.data_Auxce_0_5
T_10_11_wire_logic_cluster/lc_3/out
T_10_10_lc_trk_g0_3
T_10_10_wire_logic_cluster/lc_7/in_0

End 

Net : reset_module_System.count_1_1
T_14_6_wire_logic_cluster/lc_5/out
T_14_6_lc_trk_g2_5
T_14_6_wire_logic_cluster/lc_3/in_0

End 

Net : Commands_frame_decoder.count_1_sqmuxa
T_8_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_4/in_0

End 

Net : Commands_frame_decoder.stateZ0Z_0
T_5_8_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_1/in_0

T_5_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_5/in_0

End 

Net : front_order_13
T_13_19_wire_logic_cluster/lc_4/out
T_14_19_sp12_h_l_0
T_15_19_sp4_h_l_3
T_18_15_sp4_v_t_38
T_18_11_sp4_v_t_43
T_17_13_lc_trk_g1_6
T_17_13_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_14_19_sp12_h_l_0
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : scaler_4_data_13
T_9_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_5
T_12_7_sp4_v_t_46
T_12_10_lc_trk_g0_6
T_12_10_wire_logic_cluster/lc_7/in_1

T_9_11_wire_logic_cluster/lc_0/out
T_10_8_sp4_v_t_41
T_11_12_sp4_h_l_4
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_4/in_0

End 

Net : reset_module_System.count_1_cry_7
T_14_7_wire_logic_cluster/lc_6/cout
T_14_7_wire_logic_cluster/lc_7/in_3

Net : uart_pc.stateZ0Z_1
T_13_7_wire_logic_cluster/lc_4/out
T_13_7_lc_trk_g3_4
T_13_7_wire_logic_cluster/lc_1/in_0

T_13_7_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g2_4
T_12_7_input_2_0
T_12_7_wire_logic_cluster/lc_0/in_2

T_13_7_wire_logic_cluster/lc_4/out
T_13_7_lc_trk_g3_4
T_13_7_wire_logic_cluster/lc_4/in_3

End 

Net : uart_pc.data_AuxZ0Z_7
T_17_8_wire_logic_cluster/lc_1/out
T_17_5_sp4_v_t_42
T_17_9_sp4_v_t_38
T_14_13_sp4_h_l_8
T_10_13_sp4_h_l_11
T_6_13_sp4_h_l_11
T_7_13_lc_trk_g3_3
T_7_13_input_2_2
T_7_13_wire_logic_cluster/lc_2/in_2

T_17_8_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g1_1
T_17_8_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone.timer_Count_0_sqmuxa_cascade_
T_11_8_wire_logic_cluster/lc_6/ltout
T_11_8_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_3_cascade_
T_16_14_wire_logic_cluster/lc_1/ltout
T_16_14_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.count_1_cry_6
T_14_7_wire_logic_cluster/lc_5/cout
T_14_7_wire_logic_cluster/lc_6/in_3

Net : Commands_frame_decoder.un1_sink_data_valid_2_0_cascade_
T_7_14_wire_logic_cluster/lc_2/ltout
T_7_14_wire_logic_cluster/lc_3/in_2

End 

Net : side_order_13
T_16_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_7
T_15_12_sp4_v_t_37
T_14_15_lc_trk_g2_5
T_14_15_input_2_5
T_14_15_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g3_6
T_17_13_input_2_5
T_17_13_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.count_1_cry_5
T_14_7_wire_logic_cluster/lc_4/cout
T_14_7_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_p_regZ0Z_20
T_2_19_wire_logic_cluster/lc_0/out
T_3_19_sp4_h_l_0
T_7_19_sp4_h_l_3
T_8_19_lc_trk_g3_3
T_8_19_wire_logic_cluster/lc_3/in_1

T_2_19_wire_logic_cluster/lc_0/out
T_3_19_sp4_h_l_0
T_7_19_sp4_h_l_3
T_8_19_lc_trk_g3_3
T_8_19_wire_logic_cluster/lc_4/in_0

T_2_19_wire_logic_cluster/lc_0/out
T_3_19_sp4_h_l_0
T_7_19_sp4_h_l_3
T_9_19_lc_trk_g2_6
T_9_19_wire_logic_cluster/lc_1/in_3

T_2_19_wire_logic_cluster/lc_0/out
T_2_19_lc_trk_g2_0
T_2_19_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_p_regZ0Z_20
T_24_24_wire_logic_cluster/lc_1/out
T_23_24_sp4_h_l_10
T_19_24_sp4_h_l_10
T_18_24_lc_trk_g0_2
T_18_24_wire_logic_cluster/lc_3/in_1

T_24_24_wire_logic_cluster/lc_1/out
T_24_22_sp4_v_t_47
T_21_22_sp4_h_l_4
T_17_22_sp4_h_l_4
T_13_22_sp4_h_l_0
T_15_22_lc_trk_g3_5
T_15_22_input_2_2
T_15_22_wire_logic_cluster/lc_2/in_2

T_24_24_wire_logic_cluster/lc_1/out
T_23_24_sp4_h_l_10
T_19_24_sp4_h_l_10
T_18_24_lc_trk_g0_2
T_18_24_wire_logic_cluster/lc_4/in_0

T_24_24_wire_logic_cluster/lc_1/out
T_24_24_lc_trk_g2_1
T_24_24_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_p_regZ0Z_0
T_20_23_wire_logic_cluster/lc_0/out
T_20_23_sp4_h_l_5
T_16_23_sp4_h_l_8
T_15_19_sp4_v_t_45
T_15_15_sp4_v_t_41
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_1/in_3

T_20_23_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g1_0
T_20_23_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa_cascade_
T_8_16_wire_logic_cluster/lc_6/ltout
T_8_16_wire_logic_cluster/lc_7/in_2

End 

Net : reset_module_System.count_1_cry_4
T_14_7_wire_logic_cluster/lc_3/cout
T_14_7_wire_logic_cluster/lc_4/in_3

Net : uart_pc.N_145_cascade_
T_11_9_wire_logic_cluster/lc_0/ltout
T_11_9_wire_logic_cluster/lc_1/in_2

End 

Net : throttle_order_13
T_11_14_wire_logic_cluster/lc_2/out
T_11_13_sp4_v_t_36
T_12_13_sp4_h_l_1
T_16_13_sp4_h_l_1
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_7/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.count_1_cry_3
T_14_7_wire_logic_cluster/lc_2/cout
T_14_7_wire_logic_cluster/lc_3/in_3

Net : uart_pc.data_AuxZ0Z_6
T_17_8_wire_logic_cluster/lc_0/out
T_17_8_sp4_h_l_5
T_13_8_sp4_h_l_1
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_17_8_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g0_0
T_17_8_input_2_0
T_17_8_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_4_data_5
T_10_9_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_45
T_11_7_sp4_h_l_1
T_15_7_sp4_h_l_4
T_16_7_lc_trk_g2_4
T_16_7_wire_logic_cluster/lc_1/in_3

End 

Net : reset_module_System.count_1_cry_2
T_14_7_wire_logic_cluster/lc_1/cout
T_14_7_wire_logic_cluster/lc_2/in_3

Net : uart_pc.timer_Count_RNO_0Z0Z_1_cascade_
T_11_8_wire_logic_cluster/lc_1/ltout
T_11_8_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.N_177_cascade_
T_9_13_wire_logic_cluster/lc_0/ltout
T_9_13_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.reset6_15_cascade_
T_14_6_wire_logic_cluster/lc_2/ltout
T_14_6_wire_logic_cluster/lc_3/in_2

End 

Net : uart_pc.data_AuxZ1Z_0
T_9_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_5
T_6_9_sp4_v_t_46
T_5_11_lc_trk_g2_3
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

T_9_9_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.stateZ0Z_0
T_12_7_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_44
T_9_8_sp4_h_l_9
T_10_8_lc_trk_g3_1
T_10_8_input_2_2
T_10_8_wire_logic_cluster/lc_2/in_2

T_12_7_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g1_2
T_12_7_wire_logic_cluster/lc_1/in_0

End 

Net : uart_pc.data_AuxZ0Z_5
T_10_10_wire_logic_cluster/lc_7/out
T_10_9_sp4_v_t_46
T_7_13_sp4_h_l_11
T_8_13_lc_trk_g3_3
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_10_10_wire_logic_cluster/lc_7/out
T_10_10_lc_trk_g0_7
T_10_10_input_2_7
T_10_10_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_p_regZ0Z_0
T_20_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_7
T_17_15_sp4_v_t_42
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_5/in_0

End 

Net : uart_drone_sync.aux_2__0__0_0
T_8_2_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_47
T_9_4_sp4_h_l_4
T_11_4_lc_trk_g2_1
T_11_4_wire_logic_cluster/lc_0/in_3

End 

Net : uart_pc.stateZ0Z_0
T_10_7_wire_logic_cluster/lc_2/out
T_10_7_lc_trk_g3_2
T_10_7_wire_logic_cluster/lc_1/in_0

T_10_7_wire_logic_cluster/lc_2/out
T_11_7_sp4_h_l_4
T_13_7_lc_trk_g2_1
T_13_7_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.N_152_cascade_
T_12_17_wire_logic_cluster/lc_3/ltout
T_12_17_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.data_AuxZ1Z_2
T_10_10_wire_logic_cluster/lc_2/out
T_5_10_sp12_h_l_0
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_6/in_3

T_10_10_wire_logic_cluster/lc_2/out
T_10_10_lc_trk_g0_2
T_10_10_input_2_2
T_10_10_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4_data_4
T_9_7_wire_logic_cluster/lc_6/out
T_8_7_sp12_h_l_0
T_16_7_lc_trk_g0_3
T_16_7_wire_logic_cluster/lc_0/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g2_6
T_9_7_input_2_6
T_9_7_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone_sync.aux_3__0__0_0
T_11_4_wire_logic_cluster/lc_0/out
T_11_0_span12_vert_23
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_5/in_3

End 

Net : dron_frame_decoder_1.state_RNI6P6KZ0Z_4_cascade_
T_9_14_wire_logic_cluster/lc_3/ltout
T_9_14_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone.timer_Count_RNO_0_0_1_cascade_
T_12_8_wire_logic_cluster/lc_2/ltout
T_12_8_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.stateZ0Z_1
T_10_8_wire_logic_cluster/lc_2/out
T_10_8_lc_trk_g2_2
T_10_8_input_2_6
T_10_8_wire_logic_cluster/lc_6/in_2

T_10_8_wire_logic_cluster/lc_2/out
T_10_8_lc_trk_g3_2
T_10_8_wire_logic_cluster/lc_7/in_0

T_10_8_wire_logic_cluster/lc_2/out
T_10_8_lc_trk_g2_2
T_10_8_wire_logic_cluster/lc_2/in_0

End 

Net : scaler_4_data_14
T_9_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_2
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc.data_AuxZ0Z_3
T_10_10_wire_logic_cluster/lc_5/out
T_10_6_sp4_v_t_47
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_1/in_1

T_10_10_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g0_5
T_10_10_input_2_5
T_10_10_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_12
T_5_7_wire_logic_cluster/lc_3/out
T_5_7_sp4_h_l_11
T_7_7_lc_trk_g3_6
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g0_3
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

End 

Net : uart_pc.data_AuxZ1Z_1
T_10_10_wire_logic_cluster/lc_3/out
T_8_10_sp4_h_l_3
T_8_10_lc_trk_g0_6
T_8_10_input_2_6
T_8_10_wire_logic_cluster/lc_6/in_2

T_10_10_wire_logic_cluster/lc_3/out
T_10_10_lc_trk_g2_3
T_10_10_input_2_3
T_10_10_wire_logic_cluster/lc_3/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_13
T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_4/in_0

T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_3/in_1

End 

Net : uart_drone.data_AuxZ0Z_5
T_11_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/in_1

T_11_12_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g2_5
T_10_12_wire_logic_cluster/lc_2/in_3

End 

Net : Commands_frame_decoder.stateZ0Z_8
T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_3/in_1

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g3_3
T_8_16_input_2_4
T_8_16_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone.data_AuxZ0Z_1
T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_1/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_5/in_3

End 

Net : uart_pc.data_AuxZ0Z_4
T_9_9_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g0_0
T_9_8_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g0_0
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone.data_AuxZ0Z_3
T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_3/in_1

T_11_12_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g0_3
T_10_13_wire_logic_cluster/lc_2/in_3

End 

Net : uart_drone.data_AuxZ0Z_7
T_11_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_7/in_1

T_11_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g3_7
T_10_12_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc_sync.aux_1__0_Z0Z_0
T_9_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g0_0
T_9_2_wire_logic_cluster/lc_7/in_1

End 

Net : uart_drone.data_AuxZ0Z_4
T_11_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_4/in_1

T_11_12_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g1_4
T_10_13_wire_logic_cluster/lc_4/in_3

End 

Net : uart_drone.data_AuxZ0Z_6
T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g2_6
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

T_11_12_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g1_6
T_10_13_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone.data_AuxZ0Z_0
T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g3_0
T_10_12_wire_logic_cluster/lc_0/in_3

End 

Net : uart_drone.data_AuxZ0Z_2
T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g0_2
T_11_12_input_2_2
T_11_12_wire_logic_cluster/lc_2/in_2

T_11_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_output_c
T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g2_0
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_13_13_wire_logic_cluster/lc_0/out
T_13_9_sp12_v_t_23
T_13_0_span12_vert_16
T_13_0_lc_trk_g1_0
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : uart_drone_sync.aux_0__0__0_0
T_8_1_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g1_7
T_8_1_wire_logic_cluster/lc_1/in_3

End 

Net : uart_drone_sync.aux_1__0__0_0
T_8_1_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g1_1
T_8_2_wire_logic_cluster/lc_1/in_3

End 

Net : uart_pc_sync.aux_0__0_Z0Z_0
T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g2_5
T_9_1_wire_logic_cluster/lc_0/in_3

End 

Net : uart_pc_sync.aux_2__0_Z0Z_0
T_9_2_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g1_7
T_9_3_wire_logic_cluster/lc_1/in_3

End 

Net : uart_pc_sync.aux_3__0_Z0Z_0
T_9_3_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g2_1
T_9_3_wire_logic_cluster/lc_6/in_3

End 

Net : uart_input_drone_c
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_7/in_3

End 

Net : uart_input_pc_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_5/in_3

End 

Net : clk_system_c_g
T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_22_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_22_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_23_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_23_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_24_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_15_13_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g1_4
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g1_4
T_14_14_input_2_3
T_14_14_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g1_4
T_14_14_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_12_15_sp4_h_l_5
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_7/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_12_15_sp4_h_l_5
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_12_9_sp4_v_t_40
T_12_12_lc_trk_g1_0
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_12_9_sp4_v_t_40
T_12_12_lc_trk_g1_0
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_12_9_sp4_v_t_40
T_12_12_lc_trk_g0_0
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_15_15_sp4_v_t_37
T_15_18_lc_trk_g0_5
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_15_15_sp4_v_t_37
T_15_18_lc_trk_g0_5
T_15_18_input_2_3
T_15_18_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_15_15_sp4_v_t_37
T_15_18_lc_trk_g1_5
T_15_18_input_2_6
T_15_18_wire_logic_cluster/lc_6/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_15_15_sp4_v_t_37
T_15_19_lc_trk_g1_0
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_12_9_sp4_v_t_40
T_12_10_lc_trk_g3_0
T_12_10_input_2_7
T_12_10_wire_logic_cluster/lc_7/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_18_17_lc_trk_g1_1
T_18_17_input_2_2
T_18_17_wire_logic_cluster/lc_2/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g2_3
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_18_17_lc_trk_g1_1
T_18_17_input_2_4
T_18_17_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g2_3
T_18_17_input_2_5
T_18_17_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_18_17_lc_trk_g1_1
T_18_17_input_2_6
T_18_17_wire_logic_cluster/lc_6/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g2_3
T_18_17_input_2_7
T_18_17_wire_logic_cluster/lc_7/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g2_3
T_18_17_input_2_1
T_18_17_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_6
T_19_17_sp4_v_t_43
T_18_18_lc_trk_g3_3
T_18_18_input_2_0
T_18_18_wire_logic_cluster/lc_0/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_16_15_sp4_h_l_0
T_19_15_sp4_v_t_37
T_18_18_lc_trk_g2_5
T_18_18_input_2_1
T_18_18_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_8_9_sp4_v_t_47
T_8_10_lc_trk_g3_7
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_17_lc_trk_g1_5
T_8_17_input_2_4
T_8_17_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_17_lc_trk_g0_5
T_8_17_input_2_5
T_8_17_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_17_lc_trk_g1_5
T_8_17_input_2_6
T_8_17_wire_logic_cluster/lc_6/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_17_lc_trk_g0_5
T_8_17_input_2_7
T_8_17_wire_logic_cluster/lc_7/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_16_15_sp4_h_l_0
T_19_15_sp4_v_t_37
T_19_19_sp4_v_t_45
T_18_22_lc_trk_g3_5
T_18_22_input_2_4
T_18_22_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_16_15_sp4_h_l_0
T_19_15_sp4_v_t_37
T_19_19_sp4_v_t_45
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_16_15_sp4_h_l_0
T_19_15_sp4_v_t_37
T_19_19_sp4_v_t_37
T_18_22_lc_trk_g2_5
T_18_22_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_16_15_sp4_h_l_0
T_19_15_sp4_v_t_37
T_19_19_sp4_v_t_37
T_18_22_lc_trk_g2_5
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_40
T_8_18_lc_trk_g3_0
T_8_18_input_2_3
T_8_18_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_40
T_8_18_lc_trk_g3_0
T_8_18_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_40
T_8_18_lc_trk_g3_0
T_8_18_input_2_1
T_8_18_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_6
T_19_17_sp4_v_t_43
T_19_21_sp4_v_t_44
T_18_23_lc_trk_g2_1
T_18_23_input_2_3
T_18_23_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_16_15_sp4_h_l_0
T_19_15_sp4_v_t_37
T_19_19_sp4_v_t_45
T_18_23_lc_trk_g2_0
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_8
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_6
T_19_17_sp4_v_t_43
T_19_21_sp4_v_t_44
T_18_23_lc_trk_g2_1
T_18_23_input_2_1
T_18_23_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_5_13_sp4_h_l_8
T_1_13_sp4_h_l_8
T_0_13_sp4_v_t_45
T_0_16_lc_trk_g1_5
T_0_16_wire_mult/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_5_13_sp4_h_l_8
T_1_13_sp4_h_l_11
T_0_13_sp4_v_t_40
T_0_17_lc_trk_g1_5
T_0_17_wire_mult/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_5_13_sp4_h_l_8
T_1_13_sp4_h_l_11
T_0_9_sp4_v_t_46
T_0_11_lc_trk_g3_3
T_0_11_wire_mult/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_5_13_sp4_h_l_8
T_1_13_sp4_h_l_11
T_0_9_sp4_v_t_41
T_0_12_lc_trk_g1_1
T_0_12_wire_mult/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_17_13_sp4_v_t_40
T_17_17_sp4_v_t_45
T_18_21_sp4_h_l_2
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_24_lc_trk_g0_0
T_25_24_wire_mult/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_17_13_sp4_v_t_40
T_17_17_sp4_v_t_45
T_18_21_sp4_h_l_2
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g1_5
T_25_25_wire_mult/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_5_13_sp4_h_l_8
T_1_13_sp4_h_l_11
T_0_9_sp4_v_t_46
T_0_5_sp4_v_t_46
T_0_6_lc_trk_g2_6
T_0_6_wire_mult/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_5_13_sp4_h_l_8
T_1_13_sp4_h_l_11
T_0_9_sp4_v_t_46
T_0_5_sp4_v_t_42
T_0_7_lc_trk_g3_7
T_0_7_wire_mult/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_5_13_sp4_h_l_8
T_1_13_sp4_h_l_11
T_0_13_sp4_v_t_40
T_0_17_sp4_v_t_40
T_0_21_sp4_v_t_36
T_0_24_lc_trk_g0_4
T_0_24_wire_mult/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_5
T_5_13_sp4_h_l_8
T_1_13_sp4_h_l_11
T_0_13_sp4_v_t_40
T_0_17_sp4_v_t_40
T_0_21_sp4_v_t_36
T_0_25_lc_trk_g1_1
T_0_25_wire_mult/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIS5212Z0Z_19_cascade_
T_5_18_wire_logic_cluster/lc_6/ltout
T_5_18_wire_logic_cluster/lc_7/in_2

End 

