

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_merlinL8_L3'
================================================================
* Date:           Thu Dec 12 14:48:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_2mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1214|     1214|  4.856 us|  4.856 us|  1214|  1214|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL8_L3  |     1212|     1212|        74|          1|          1|  1140|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|     1705|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      676|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      676|     1822|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_4ns_5ns_11ns_11_4_1_U61  |mac_muladd_4ns_5ns_11ns_11_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_7ns_7ns_11_4_1_U62   |mac_muladd_4ns_7ns_7ns_11_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1500_1_fu_344_p2     |         +|   0|  0|   17|          11|          11|
    |add_ln1500_2_fu_349_p2     |         +|   0|  0|   17|          11|          11|
    |add_ln185_1_fu_195_p2      |         +|   0|  0|   18|          11|           1|
    |add_ln185_fu_207_p2        |         +|   0|  0|   12|           4|           1|
    |add_ln95_fu_371_p2         |         +|   0|  0|   71|          64|          64|
    |i_1_fu_243_p2              |         +|   0|  0|   14|           7|           1|
    |index1_1_fu_307_p2         |         +|   0|  0|   71|          64|           1|
    |index2_1_fu_301_p2         |         +|   0|  0|   71|          64|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1488_fu_213_p2      |      icmp|   0|  0|   14|           7|           7|
    |icmp_ln1504_fu_295_p2      |      icmp|   0|  0|   71|          64|           3|
    |icmp_ln185_fu_189_p2       |      icmp|   0|  0|   18|          11|          11|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |index1_2_fu_321_p3         |    select|   0|  0|   63|           1|           1|
    |index2_2_fu_313_p3         |    select|   0|  0|   63|           1|          64|
    |select_ln185_1_fu_277_p3   |    select|   0|  0|   63|           1|           1|
    |select_ln185_2_fu_219_p3   |    select|   0|  0|    7|           1|           1|
    |select_ln185_3_fu_227_p3   |    select|   0|  0|    4|           1|           4|
    |select_ln185_fu_270_p3     |    select|   0|  0|   63|           1|           1|
    |shl_ln95_2_fu_430_p2       |       shl|   0|  0|  950|         256|         256|
    |shl_ln95_fu_413_p2         |       shl|   0|  0|   92|           8|          32|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1705|         591|         476|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_i_sub_0_load           |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|   11|         22|
    |i_fu_94                                 |   9|          2|    7|         14|
    |i_sub_0_fu_106                          |   9|          2|    4|          8|
    |index1_fu_102                           |   9|          2|   64|        128|
    |index2_fu_98                            |   9|          2|   64|        128|
    |indvar_flatten27_fu_110                 |   9|          2|   11|         22|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_AW  |   9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_B   |   9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_W   |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|  177|        354|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg      |    1|   0|    1|          0|
    |i_fu_94                               |    7|   0|    7|          0|
    |i_sub_0_fu_106                        |    4|   0|    4|          0|
    |icmp_ln1488_reg_509                   |    1|   0|    1|          0|
    |icmp_ln1488_reg_509_pp0_iter1_reg     |    1|   0|    1|          0|
    |index1_fu_102                         |   64|   0|   64|          0|
    |index2_fu_98                          |   64|   0|   64|          0|
    |indvar_flatten27_fu_110               |   11|   0|   11|          0|
    |select_ln185_2_reg_515                |    7|   0|    7|          0|
    |select_ln185_2_reg_515_pp0_iter1_reg  |    7|   0|    7|          0|
    |shl_ln95_2_reg_571                    |  256|   0|  256|          0|
    |shl_ln95_reg_566                      |   32|   0|   32|          0|
    |trunc_ln1488_reg_535                  |   11|   0|   11|          0|
    |trunc_ln95_8_reg_561                  |   59|   0|   59|          0|
    |trunc_ln95_reg_555                    |    5|   0|    5|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  676|   0|  676|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL8_L3|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL8_L3|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL8_L3|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL8_L3|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL8_L3|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL8_L3|  return value|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWVALID   |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREADY   |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWADDR    |  out|   64|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWID      |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLEN     |  out|   32|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWSIZE    |  out|    3|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWBURST   |  out|    2|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLOCK    |  out|    2|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWCACHE   |  out|    4|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWPROT    |  out|    3|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWQOS     |  out|    4|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREGION  |  out|    4|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWUSER    |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WVALID    |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WREADY    |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WDATA     |  out|  256|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WSTRB     |  out|   32|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WLAST     |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WID       |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WUSER     |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARVALID   |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREADY   |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARADDR    |  out|   64|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARID      |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLEN     |  out|   32|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARSIZE    |  out|    3|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARBURST   |  out|    2|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLOCK    |  out|    2|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARCACHE   |  out|    4|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARPROT    |  out|    3|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARQOS     |  out|    4|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREGION  |  out|    4|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARUSER    |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RVALID    |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RREADY    |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RDATA     |   in|  256|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RLAST     |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RID       |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RFIFONUM  |   in|    9|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RUSER     |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RRESP     |   in|    2|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BVALID    |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BREADY    |  out|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BRESP     |   in|    2|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BID       |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BUSER     |   in|    1|       m_axi|    merlin_gmem_kernel_2mm_64_tmp|       pointer|
|tmp_buf_address0                              |  out|   11|   ap_memory|                          tmp_buf|         array|
|tmp_buf_ce0                                   |  out|    1|   ap_memory|                          tmp_buf|         array|
|tmp_buf_q0                                    |   in|   32|   ap_memory|                          tmp_buf|         array|
|tmp_buf_1_address0                            |  out|   11|   ap_memory|                        tmp_buf_1|         array|
|tmp_buf_1_ce0                                 |  out|    1|   ap_memory|                        tmp_buf_1|         array|
|tmp_buf_1_q0                                  |   in|   32|   ap_memory|                        tmp_buf_1|         array|
|add_ln129                                     |   in|   64|     ap_none|                        add_ln129|        scalar|
+----------------------------------------------+-----+-----+------------+---------------------------------+--------------+

