PPA Report for ResetDetectorSync.v (Module: ResetDetectorSync)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 3
IO Count: 3
Cell Count: 19

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1347.71 MHz
Reg-to-Reg Critical Path Delay: 0.605 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
