##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SARANAL_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SARANAL_IntClock:R)
		5.3::Critical Path Report for (ADC_SARANAL_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_SARANAL_IntClock:R vs. ADC_SARANAL_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_SARANAL_IntClock             | Frequency: 29.48 MHz   | Target: 1.20 MHz   | 
Clock: ADC_SARANAL_IntClock(routed)     | N/A                    | Target: 1.20 MHz   | 
Clock: ADC_pot_theACLK                  | N/A                    | Target: 12.00 MHz  | 
Clock: ADC_pot_theACLK(fixed-function)  | N/A                    | Target: 12.00 MHz  | 
Clock: Clock_1                          | N/A                    | Target: 1.20 MHz   | 
Clock: Clock_1(fixed-function)          | N/A                    | Target: 1.20 MHz   | 
Clock: CyBUS_CLK                        | Frequency: 125.94 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                            | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                            | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                     | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                        | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SARANAL_IntClock  ADC_SARANAL_IntClock  833333           799407      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SARANAL_IntClock  CyBUS_CLK             41666.7          33727       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             ADC_SARANAL_IntClock  41666.7          34607       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             CyBUS_CLK             41666.7          34619       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                   Clock to Out  Clock Name:Phase           
--------------------------  ------------  -------------------------  
LEFT_MOTOR_CONTROL(0)_PAD   21313         Clock_1(fixed-function):R  
Right_MOTOR_CONTROL(0)_PAD  21204         Clock_1(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SARANAL_IntClock
**************************************************
Clock: ADC_SARANAL_IntClock
Frequency: 29.48 MHz | Target: 1.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 799407p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30417
-------------------------------------   ----- 
End-of-path arrival time (ps)           30417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell12  13225  30417  799407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell12         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 125.94 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1161/q
Path End       : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33727p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1161/clock_0                                           macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1161/q                                     macrocell75   1250   1250  33727  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   3180   4430  33727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell76   1250   1250  34619  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell76   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SARANAL_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1161/main_0
Capture Clock  : Net_1161/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_SARANAL_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34607  RISE       1
Net_1161/main_0                           macrocell75   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1161/clock_0                                           macrocell75         0      0  RISE       1


5.3::Critical Path Report for (ADC_SARANAL_IntClock:R vs. CyBUS_CLK:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1161/q
Path End       : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33727p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1161/clock_0                                           macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1161/q                                     macrocell75   1250   1250  33727  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   3180   4430  33727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1


5.4::Critical Path Report for (ADC_SARANAL_IntClock:R vs. ADC_SARANAL_IntClock:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 799407p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30417
-------------------------------------   ----- 
End-of-path arrival time (ps)           30417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell12  13225  30417  799407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell12         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1161/q
Path End       : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33727p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1161/clock_0                                           macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1161/q                                     macrocell75   1250   1250  33727  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   3180   4430  33727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1161/main_0
Capture Clock  : Net_1161/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_SARANAL_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34607  RISE       1
Net_1161/main_0                           macrocell75   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1161/clock_0                                           macrocell75         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SARANAL:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_SARANAL_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34607  RISE       1
\ADC_SARANAL:bSAR_SEQ:nrq_reg\/main_0     macrocell77   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:nrq_reg\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell76   1250   1250  34619  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell76   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3327
-------------------------------------   ---- 
End-of-path arrival time (ps)           3327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SARANAL:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34830  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   2307   3327  34830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell76         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 799407p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30417
-------------------------------------   ----- 
End-of-path arrival time (ps)           30417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell12  13225  30417  799407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell12         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 799407p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30417
-------------------------------------   ----- 
End-of-path arrival time (ps)           30417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell13  13225  30417  799407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell13         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 799407p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30417
-------------------------------------   ----- 
End-of-path arrival time (ps)           30417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell70  13225  30417  799407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell70         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 799407p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30417
-------------------------------------   ----- 
End-of-path arrival time (ps)           30417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell71  13225  30417  799407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell71         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 799957p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29866
-------------------------------------   ----- 
End-of-path arrival time (ps)           29866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell34  12675  29866  799957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell34         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 799957p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29866
-------------------------------------   ----- 
End-of-path arrival time (ps)           29866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell60  12675  29866  799957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell60         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 799957p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29866
-------------------------------------   ----- 
End-of-path arrival time (ps)           29866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell67  12675  29866  799957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell67         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 800401p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29423
-------------------------------------   ----- 
End-of-path arrival time (ps)           29423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell16  12231  29423  800401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 800401p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29423
-------------------------------------   ----- 
End-of-path arrival time (ps)           29423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell18  12231  29423  800401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 800401p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29423
-------------------------------------   ----- 
End-of-path arrival time (ps)           29423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell35  12231  29423  800401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell35         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 800402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29422
-------------------------------------   ----- 
End-of-path arrival time (ps)           29422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell17  12230  29422  800402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell17         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 800402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29422
-------------------------------------   ----- 
End-of-path arrival time (ps)           29422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell45  12230  29422  800402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell45         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 800402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29422
-------------------------------------   ----- 
End-of-path arrival time (ps)           29422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell52  12230  29422  800402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell52         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 800402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29422
-------------------------------------   ----- 
End-of-path arrival time (ps)           29422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell66  12230  29422  800402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell66         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 802127p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27696
-------------------------------------   ----- 
End-of-path arrival time (ps)           27696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell28  10505  27696  802127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell28         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 802127p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27696
-------------------------------------   ----- 
End-of-path arrival time (ps)           27696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell63  10505  27696  802127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell63         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 802127p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27696
-------------------------------------   ----- 
End-of-path arrival time (ps)           27696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell68  10505  27696  802127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell68         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 802150p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27674
-------------------------------------   ----- 
End-of-path arrival time (ps)           27674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell36  10482  27674  802150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell36         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 802247p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27576
-------------------------------------   ----- 
End-of-path arrival time (ps)           27576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell27  10385  27576  802247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell27         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 802247p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27576
-------------------------------------   ----- 
End-of-path arrival time (ps)           27576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell33  10385  27576  802247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell33         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 802336p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27487
-------------------------------------   ----- 
End-of-path arrival time (ps)           27487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell21  10296  27487  802336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell21         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 802336p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27487
-------------------------------------   ----- 
End-of-path arrival time (ps)           27487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell30  10296  27487  802336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 802336p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27487
-------------------------------------   ----- 
End-of-path arrival time (ps)           27487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell38  10296  27487  802336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell38         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 802336p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27487
-------------------------------------   ----- 
End-of-path arrival time (ps)           27487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell42  10296  27487  802336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell42         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 802353p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27470
-------------------------------------   ----- 
End-of-path arrival time (ps)           27470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell23  10279  27470  802353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell23         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 802353p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27470
-------------------------------------   ----- 
End-of-path arrival time (ps)           27470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell25  10279  27470  802353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell25         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 802353p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27470
-------------------------------------   ----- 
End-of-path arrival time (ps)           27470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell56  10279  27470  802353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell56         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 802353p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27470
-------------------------------------   ----- 
End-of-path arrival time (ps)           27470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell74  10279  27470  802353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell74         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 802478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27345
-------------------------------------   ----- 
End-of-path arrival time (ps)           27345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell15  10154  27345  802478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 802478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27345
-------------------------------------   ----- 
End-of-path arrival time (ps)           27345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell22  10154  27345  802478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 802478p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27345
-------------------------------------   ----- 
End-of-path arrival time (ps)           27345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell49  10154  27345  802478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell49         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 802797p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27026
-------------------------------------   ----- 
End-of-path arrival time (ps)           27026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell43   9835  27026  802797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell43         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 802797p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27026
-------------------------------------   ----- 
End-of-path arrival time (ps)           27026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell48   9835  27026  802797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell48         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 802797p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27026
-------------------------------------   ----- 
End-of-path arrival time (ps)           27026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell61   9835  27026  802797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell61         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 802797p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27026
-------------------------------------   ----- 
End-of-path arrival time (ps)           27026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell72   9835  27026  802797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell72         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 803007p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26816
-------------------------------------   ----- 
End-of-path arrival time (ps)           26816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell14   9625  26816  803007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 803007p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26816
-------------------------------------   ----- 
End-of-path arrival time (ps)           26816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell24   9625  26816  803007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 803007p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26816
-------------------------------------   ----- 
End-of-path arrival time (ps)           26816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell39   9625  26816  803007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell39         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 803257p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26566
-------------------------------------   ----- 
End-of-path arrival time (ps)           26566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell19   9375  26566  803257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell19         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 803257p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26566
-------------------------------------   ----- 
End-of-path arrival time (ps)           26566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell59   9375  26566  803257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell59         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 803641p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26182
-------------------------------------   ----- 
End-of-path arrival time (ps)           26182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell20   8991  26182  803641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 803641p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26182
-------------------------------------   ----- 
End-of-path arrival time (ps)           26182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell31   8991  26182  803641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 803641p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26182
-------------------------------------   ----- 
End-of-path arrival time (ps)           26182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell51   8991  26182  803641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell51         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 803641p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26182
-------------------------------------   ----- 
End-of-path arrival time (ps)           26182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell73   8991  26182  803641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell73         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 803656p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26167
-------------------------------------   ----- 
End-of-path arrival time (ps)           26167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell26   8976  26167  803656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell26         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 803656p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26167
-------------------------------------   ----- 
End-of-path arrival time (ps)           26167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell32   8976  26167  803656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell32         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 803656p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26167
-------------------------------------   ----- 
End-of-path arrival time (ps)           26167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell37   8976  26167  803656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell37         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 804740p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25084
-------------------------------------   ----- 
End-of-path arrival time (ps)           25084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell29   7892  25084  804740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell29         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 804755p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25069
-------------------------------------   ----- 
End-of-path arrival time (ps)           25069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell40   7877  25069  804755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell40         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 804755p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25069
-------------------------------------   ----- 
End-of-path arrival time (ps)           25069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell44   7877  25069  804755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell44         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 804755p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25069
-------------------------------------   ----- 
End-of-path arrival time (ps)           25069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell55   7877  25069  804755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell55         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 804755p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25069
-------------------------------------   ----- 
End-of-path arrival time (ps)           25069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell65   7877  25069  804755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell65         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 804899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24924
-------------------------------------   ----- 
End-of-path arrival time (ps)           24924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell50   7733  24924  804899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell50         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 804899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24924
-------------------------------------   ----- 
End-of-path arrival time (ps)           24924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell62   7733  24924  804899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell62         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 805930p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23893
-------------------------------------   ----- 
End-of-path arrival time (ps)           23893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell11   6702  23893  805930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell11         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 805930p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23893
-------------------------------------   ----- 
End-of-path arrival time (ps)           23893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell54   6702  23893  805930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell54         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 805930p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23893
-------------------------------------   ----- 
End-of-path arrival time (ps)           23893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell64   6702  23893  805930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell64         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 805941p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23882
-------------------------------------   ----- 
End-of-path arrival time (ps)           23882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell41   6691  23882  805941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 805941p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23882
-------------------------------------   ----- 
End-of-path arrival time (ps)           23882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell46   6691  23882  805941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell46         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 805941p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23882
-------------------------------------   ----- 
End-of-path arrival time (ps)           23882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell53   6691  23882  805941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell53         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 805941p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23882
-------------------------------------   ----- 
End-of-path arrival time (ps)           23882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell57   6691  23882  805941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell57         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 807027p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22796
-------------------------------------   ----- 
End-of-path arrival time (ps)           22796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell47   5605  22796  807027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 807027p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22796
-------------------------------------   ----- 
End-of-path arrival time (ps)           22796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell58   5605  22796  807027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell58         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 807027p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22796
-------------------------------------   ----- 
End-of-path arrival time (ps)           22796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q              macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6335   7585  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10935  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2906  13841  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17191  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell69   5605  22796  807027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell69         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 813985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15839
-------------------------------------   ----- 
End-of-path arrival time (ps)           15839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell15  14589  15839  813985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell15         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 813985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15839
-------------------------------------   ----- 
End-of-path arrival time (ps)           15839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell22  14589  15839  813985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell22         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 813985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15839
-------------------------------------   ----- 
End-of-path arrival time (ps)           15839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell49  14589  15839  813985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell49         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 814505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15318
-------------------------------------   ----- 
End-of-path arrival time (ps)           15318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell23  14068  15318  814505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 814505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15318
-------------------------------------   ----- 
End-of-path arrival time (ps)           15318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell25  14068  15318  814505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell25         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 814505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15318
-------------------------------------   ----- 
End-of-path arrival time (ps)           15318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell56  14068  15318  814505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell56         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 814505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15318
-------------------------------------   ----- 
End-of-path arrival time (ps)           15318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell74  14068  15318  814505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell74         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 814899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell21  13675  14925  814899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell21         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 814899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell30  13675  14925  814899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell30         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 814899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell38  13675  14925  814899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell38         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 814899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell42  13675  14925  814899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell42         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 814908p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14916
-------------------------------------   ----- 
End-of-path arrival time (ps)           14916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell14  13666  14916  814908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 814908p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14916
-------------------------------------   ----- 
End-of-path arrival time (ps)           14916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell24  13666  14916  814908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell24         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 814908p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14916
-------------------------------------   ----- 
End-of-path arrival time (ps)           14916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell39  13666  14916  814908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell39         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 815665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell11  12908  14158  815665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell11         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 815665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell54  12908  14158  815665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell54         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 815665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell64  12908  14158  815665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell64         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 816214p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13610
-------------------------------------   ----- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell26  12360  13610  816214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 816214p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13610
-------------------------------------   ----- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell32  12360  13610  816214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell32         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 816214p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13610
-------------------------------------   ----- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell37  12360  13610  816214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell37         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 816616p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13207
-------------------------------------   ----- 
End-of-path arrival time (ps)           13207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell34  11957  13207  816616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell34         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 816616p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13207
-------------------------------------   ----- 
End-of-path arrival time (ps)           13207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell60  11957  13207  816616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell60         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 816616p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13207
-------------------------------------   ----- 
End-of-path arrival time (ps)           13207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell67  11957  13207  816616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell67         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 816631p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13193
-------------------------------------   ----- 
End-of-path arrival time (ps)           13193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell12  11943  13193  816631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell12         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 816631p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13193
-------------------------------------   ----- 
End-of-path arrival time (ps)           13193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell13  11943  13193  816631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell13         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 816631p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13193
-------------------------------------   ----- 
End-of-path arrival time (ps)           13193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell70  11943  13193  816631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell70         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 816631p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13193
-------------------------------------   ----- 
End-of-path arrival time (ps)           13193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell71  11943  13193  816631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell71         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 816634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13189
-------------------------------------   ----- 
End-of-path arrival time (ps)           13189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell20  11939  13189  816634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 816634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13189
-------------------------------------   ----- 
End-of-path arrival time (ps)           13189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell31  11939  13189  816634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell31         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 816634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13189
-------------------------------------   ----- 
End-of-path arrival time (ps)           13189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell51  11939  13189  816634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell51         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 816634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13189
-------------------------------------   ----- 
End-of-path arrival time (ps)           13189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell73  11939  13189  816634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell73         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 816645p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell41  11929  13179  816645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell41         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 816645p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell46  11929  13179  816645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell46         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 816645p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell53  11929  13179  816645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell53         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 816645p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell57  11929  13179  816645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell57         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 817171p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12653
-------------------------------------   ----- 
End-of-path arrival time (ps)           12653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell17  11403  12653  817171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell17         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 817171p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12653
-------------------------------------   ----- 
End-of-path arrival time (ps)           12653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell45  11403  12653  817171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell45         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 817171p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12653
-------------------------------------   ----- 
End-of-path arrival time (ps)           12653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell52  11403  12653  817171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell52         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 817171p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12653
-------------------------------------   ----- 
End-of-path arrival time (ps)           12653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell66  11403  12653  817171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell66         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 817197p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell16  11377  12627  817197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell16         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 817197p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell18  11377  12627  817197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell18         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 817197p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell35  11377  12627  817197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell35         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 818234p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell21  10339  11589  818234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell21         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 818234p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell30  10339  11589  818234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell30         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 818234p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell38  10339  11589  818234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 818234p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell42  10339  11589  818234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell42         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 818237p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell15  10336  11586  818237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell15         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 818237p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell22  10336  11586  818237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell22         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 818237p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell49  10336  11586  818237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell49         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 818248p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell23  10326  11576  818248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell23         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 818248p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell25  10326  11576  818248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell25         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 818248p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell56  10326  11576  818248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell56         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 818248p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell74  10326  11576  818248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell74         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 818249p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell14  10325  11575  818249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 818249p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell24  10325  11575  818249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell24         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 818249p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell39  10325  11575  818249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell39         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 818364p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell36  10209  11459  818364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell36         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 818374p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell28  10199  11449  818374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell28         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 818374p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell63  10199  11449  818374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell63         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 818374p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell68  10199  11449  818374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell68         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 818443p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11380
-------------------------------------   ----- 
End-of-path arrival time (ps)           11380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell29  10130  11380  818443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell29         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 818447p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell40  10126  11376  818447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell40         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 818447p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell44  10126  11376  818447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell44         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 818447p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell55  10126  11376  818447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell55         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 818447p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell65  10126  11376  818447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell65         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 818562p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell47  10011  11261  818562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell47         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 818562p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell58  10011  11261  818562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell58         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 818562p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell69  10011  11261  818562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell69         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 818617p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11206
-------------------------------------   ----- 
End-of-path arrival time (ps)           11206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell34   9956  11206  818617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 818617p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11206
-------------------------------------   ----- 
End-of-path arrival time (ps)           11206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell60   9956  11206  818617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell60         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 818617p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11206
-------------------------------------   ----- 
End-of-path arrival time (ps)           11206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell67   9956  11206  818617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell67         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 818665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell17   9908  11158  818665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell17         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 818665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell45   9908  11158  818665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 818665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell52   9908  11158  818665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell52         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 818665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell66   9908  11158  818665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell66         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 818709p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -4060
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10565
-------------------------------------   ----- 
End-of-path arrival time (ps)           10565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  818709  RISE       1
\ADC_SARANAL:bSAR_SEQ:cnt_enable\/main_1      macrocell3     3118   4328  818709  RISE       1
\ADC_SARANAL:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7678  818709  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/enable  count7cell     2887  10565  818709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 818900p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10923
-------------------------------------   ----- 
End-of-path arrival time (ps)           10923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell14   9673  10923  818900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 818900p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10923
-------------------------------------   ----- 
End-of-path arrival time (ps)           10923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell24   9673  10923  818900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell24         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 818900p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10923
-------------------------------------   ----- 
End-of-path arrival time (ps)           10923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell39   9673  10923  818900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell39         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 818948p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell17   9626  10876  818948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell17         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 818948p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell45   9626  10876  818948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell45         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 818948p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell52   9626  10876  818948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell52         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 818948p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell66   9626  10876  818948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell66         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 818962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell12   9612  10862  818962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell12         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 818962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell13   9612  10862  818962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell13         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 818962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell70   9612  10862  818962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell70         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 818962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell71   9612  10862  818962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell71         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 819152p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell50   9421  10671  819152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell50         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 819152p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell62   9421  10671  819152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell62         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 819168p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10655
-------------------------------------   ----- 
End-of-path arrival time (ps)           10655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell12   9405  10655  819168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell12         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 819168p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10655
-------------------------------------   ----- 
End-of-path arrival time (ps)           10655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell13   9405  10655  819168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell13         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 819168p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10655
-------------------------------------   ----- 
End-of-path arrival time (ps)           10655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell70   9405  10655  819168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell70         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 819168p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10655
-------------------------------------   ----- 
End-of-path arrival time (ps)           10655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell71   9405  10655  819168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell71         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 819215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell16   9359  10609  819215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell16         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 819215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell18   9359  10609  819215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell18         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 819215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell35   9359  10609  819215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell35         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 819430p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell23   9143  10393  819430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell23         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 819430p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell25   9143  10393  819430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell25         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 819430p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell56   9143  10393  819430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell56         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 819430p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell74   9143  10393  819430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell74         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 819559p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10265
-------------------------------------   ----- 
End-of-path arrival time (ps)           10265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell34   9015  10265  819559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell34         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 819559p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10265
-------------------------------------   ----- 
End-of-path arrival time (ps)           10265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell60   9015  10265  819559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell60         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 819559p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10265
-------------------------------------   ----- 
End-of-path arrival time (ps)           10265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell67   9015  10265  819559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell67         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 819571p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10252
-------------------------------------   ----- 
End-of-path arrival time (ps)           10252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell17   9002  10252  819571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell17         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 819571p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10252
-------------------------------------   ----- 
End-of-path arrival time (ps)           10252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell45   9002  10252  819571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell45         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 819571p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10252
-------------------------------------   ----- 
End-of-path arrival time (ps)           10252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell52   9002  10252  819571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell52         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 819571p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10252
-------------------------------------   ----- 
End-of-path arrival time (ps)           10252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell66   9002  10252  819571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell66         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 819650p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10173
-------------------------------------   ----- 
End-of-path arrival time (ps)           10173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell20   8923  10173  819650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell20         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 819650p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10173
-------------------------------------   ----- 
End-of-path arrival time (ps)           10173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell31   8923  10173  819650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell31         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 819650p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10173
-------------------------------------   ----- 
End-of-path arrival time (ps)           10173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell51   8923  10173  819650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell51         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 819650p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10173
-------------------------------------   ----- 
End-of-path arrival time (ps)           10173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell73   8923  10173  819650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell73         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 819652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10171
-------------------------------------   ----- 
End-of-path arrival time (ps)           10171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell11   8921  10171  819652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell11         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 819652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10171
-------------------------------------   ----- 
End-of-path arrival time (ps)           10171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell54   8921  10171  819652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell54         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 819652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10171
-------------------------------------   ----- 
End-of-path arrival time (ps)           10171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell64   8921  10171  819652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell64         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 819658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell34   8915  10165  819658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell34         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 819658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell60   8915  10165  819658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell60         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 819658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell67   8915  10165  819658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell67         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 819662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10161
-------------------------------------   ----- 
End-of-path arrival time (ps)           10161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell41   8911  10161  819662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell41         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 819662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10161
-------------------------------------   ----- 
End-of-path arrival time (ps)           10161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell46   8911  10161  819662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell46         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 819662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10161
-------------------------------------   ----- 
End-of-path arrival time (ps)           10161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell53   8911  10161  819662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell53         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 819662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10161
-------------------------------------   ----- 
End-of-path arrival time (ps)           10161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell57   8911  10161  819662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell57         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 819665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell26   8909  10159  819665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell26         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 819665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell32   8909  10159  819665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell32         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 819665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell37   8909  10159  819665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell37         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 819793p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell21   8780  10030  819793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell21         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 819793p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell30   8780  10030  819793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell30         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 819793p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell38   8780  10030  819793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell38         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 819793p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell42   8780  10030  819793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell42         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 819794p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10029
-------------------------------------   ----- 
End-of-path arrival time (ps)           10029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell15   8779  10029  819794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell15         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 819794p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10029
-------------------------------------   ----- 
End-of-path arrival time (ps)           10029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell22   8779  10029  819794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell22         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 819794p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10029
-------------------------------------   ----- 
End-of-path arrival time (ps)           10029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell49   8779  10029  819794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell49         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 820065p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell14   8508   9758  820065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 820065p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell24   8508   9758  820065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell24         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 820065p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell39   8508   9758  820065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell39         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 820083p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell21   8490   9740  820083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell21         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 820083p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell30   8490   9740  820083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell30         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 820083p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell38   8490   9740  820083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell38         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 820083p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell42   8490   9740  820083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell42         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 820154p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell50   8419   9669  820154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell50         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 820154p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell62   8419   9669  820154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell62         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 820241p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell16   8333   9583  820241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell16         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 820241p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell18   8333   9583  820241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell18         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 820241p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell35   8333   9583  820241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell35         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 820262p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9561
-------------------------------------   ---- 
End-of-path arrival time (ps)           9561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell16   8311   9561  820262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell16         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 820262p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9561
-------------------------------------   ---- 
End-of-path arrival time (ps)           9561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell18   8311   9561  820262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell18         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 820262p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9561
-------------------------------------   ---- 
End-of-path arrival time (ps)           9561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell35   8311   9561  820262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell35         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 820575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell41   7999   9249  820575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell41         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 820575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell46   7999   9249  820575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell46         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 820575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell53   7999   9249  820575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell53         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 820575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell57   7999   9249  820575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell57         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 820711p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell40   7863   9113  820711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell40         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 820711p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell44   7863   9113  820711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell44         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 820711p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell55   7863   9113  820711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell55         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 820711p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell65   7863   9113  820711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell65         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 820735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell15   7838   9088  820735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell15         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 820735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell22   7838   9088  820735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell22         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell49   7838   9088  820735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell49         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 820789p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell12   7784   9034  820789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell12         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 820789p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell13   7784   9034  820789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell13         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 820789p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell70   7784   9034  820789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell70         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 820789p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell71   7784   9034  820789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell71         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 821002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell28   7571   8821  821002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell28         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 821002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell63   7571   8821  821002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell63         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 821002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell68   7571   8821  821002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell68         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 821103p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8721
-------------------------------------   ---- 
End-of-path arrival time (ps)           8721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell29   7471   8721  821103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell29         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 821106p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell47   7468   8718  821106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell47         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 821106p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell58   7468   8718  821106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell58         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 821106p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell69   7468   8718  821106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell69         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 821120p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8703
-------------------------------------   ---- 
End-of-path arrival time (ps)           8703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell21   7453   8703  821120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell21         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 821120p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8703
-------------------------------------   ---- 
End-of-path arrival time (ps)           8703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell30   7453   8703  821120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell30         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 821120p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8703
-------------------------------------   ---- 
End-of-path arrival time (ps)           8703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell38   7453   8703  821120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell38         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 821120p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8703
-------------------------------------   ---- 
End-of-path arrival time (ps)           8703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell42   7453   8703  821120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell42         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 821123p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell15   7450   8700  821123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell15         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 821123p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell22   7450   8700  821123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell22         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 821123p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell49   7450   8700  821123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell49         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 821136p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell26   7438   8688  821136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell26         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 821136p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell32   7438   8688  821136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell32         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 821136p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell37   7438   8688  821136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell37         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 821142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell14   7431   8681  821142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 821142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell24   7431   8681  821142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell24         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 821142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell39   7431   8681  821142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell39         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 821145p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell23   7428   8678  821145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell23         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 821145p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell25   7428   8678  821145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell25         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 821145p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell56   7428   8678  821145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell56         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 821145p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell74   7428   8678  821145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell74         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 821235p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell19   7339   8589  821235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell19         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 821235p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell59   7339   8589  821235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell59         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 821296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell23   7277   8527  821296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell23         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 821296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell25   7277   8527  821296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell25         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 821296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell56   7277   8527  821296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell56         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 821296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell74   7277   8527  821296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell74         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 821413p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell12   7160   8410  821413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell12         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 821413p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell13   7160   8410  821413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell13         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 821413p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell70   7160   8410  821413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell70         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 821413p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell71   7160   8410  821413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell71         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 821516p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell27   7057   8307  821516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell27         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 821516p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell33   7057   8307  821516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell33         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 821517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell43   7056   8306  821517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell43         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 821517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell48   7056   8306  821517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell48         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 821517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell61   7056   8306  821517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell61         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 821517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell72   7056   8306  821517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell72         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 821525p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell20   7048   8298  821525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell20         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 821525p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell31   7048   8298  821525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell31         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 821525p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell51   7048   8298  821525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell51         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 821525p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell73   7048   8298  821525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell73         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 821526p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell11   7047   8297  821526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell11         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 821526p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell54   7047   8297  821526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell54         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 821526p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell64   7047   8297  821526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell64         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 821628p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8196
-------------------------------------   ---- 
End-of-path arrival time (ps)           8196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell41   6946   8196  821628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell41         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 821628p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8196
-------------------------------------   ---- 
End-of-path arrival time (ps)           8196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell46   6946   8196  821628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell46         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 821628p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8196
-------------------------------------   ---- 
End-of-path arrival time (ps)           8196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell53   6946   8196  821628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell53         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 821628p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8196
-------------------------------------   ---- 
End-of-path arrival time (ps)           8196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell57   6946   8196  821628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell57         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 821638p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell20   6936   8186  821638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell20         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 821638p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell31   6936   8186  821638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell31         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 821638p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell51   6936   8186  821638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell51         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 821638p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell73   6936   8186  821638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell73         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 821655p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell28   6918   8168  821655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell28         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 821655p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell63   6918   8168  821655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell63         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 821655p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell68   6918   8168  821655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell68         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 821671p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell36   6902   8152  821671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell36         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 821773p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell43   6801   8051  821773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell43         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 821773p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell48   6801   8051  821773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell48         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 821773p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell61   6801   8051  821773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell61         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 821773p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell72   6801   8051  821773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell72         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 821773p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8050
-------------------------------------   ---- 
End-of-path arrival time (ps)           8050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell27   6800   8050  821773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell27         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 821773p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8050
-------------------------------------   ---- 
End-of-path arrival time (ps)           8050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell33   6800   8050  821773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell33         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 821789p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell19   6785   8035  821789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell19         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 821789p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell59   6785   8035  821789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell59         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 821802p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell19   6771   8021  821802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell19         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 821802p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell59   6771   8021  821802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell59         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 821914p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell27   6659   7909  821914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell27         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 821914p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell33   6659   7909  821914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell33         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 821917p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell43   6656   7906  821917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell43         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 821917p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell48   6656   7906  821917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell48         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 821917p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell61   6656   7906  821917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell61         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 821917p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell72   6656   7906  821917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell72         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 821921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell23   6652   7902  821921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell23         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 821921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell25   6652   7902  821921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell25         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 821921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell56   6652   7902  821921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell56         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 821921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell74   6652   7902  821921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell74         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 821932p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell50   6641   7891  821932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell50         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 821932p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell62   6641   7891  821932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell62         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 821934p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell19   6639   7889  821934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell19         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 821934p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell59   6639   7889  821934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell59         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 821967p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           7857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell28   6607   7857  821967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell28         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 821967p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           7857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell63   6607   7857  821967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell63         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 821967p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           7857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell68   6607   7857  821967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell68         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 821970p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell16   6603   7853  821970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell16         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 821970p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell18   6603   7853  821970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell18         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 821970p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell35   6603   7853  821970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell35         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 821984p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell36   6589   7839  821984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell36         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 822002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7821
-------------------------------------   ---- 
End-of-path arrival time (ps)           7821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell16   6571   7821  822002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell16         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 822002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7821
-------------------------------------   ---- 
End-of-path arrival time (ps)           7821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell18   6571   7821  822002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell18         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 822002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7821
-------------------------------------   ---- 
End-of-path arrival time (ps)           7821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell35   6571   7821  822002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell35         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 822011p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell12   6563   7813  822011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell12         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 822011p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell13   6563   7813  822011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell13         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 822011p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell70   6563   7813  822011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell70         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 822011p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell71   6563   7813  822011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell71         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 822142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell17   6431   7681  822142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell17         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 822142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell45   6431   7681  822142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell45         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 822142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell52   6431   7681  822142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell52         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 822142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell66   6431   7681  822142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell66         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 822189p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell11   6384   7634  822189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell11         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 822189p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell54   6384   7634  822189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell54         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 822189p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell64   6384   7634  822189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell64         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 822370p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell34   6203   7453  822370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell34         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 822370p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell60   6203   7453  822370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell60         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 822370p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell67   6203   7453  822370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell67         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 822388p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7435
-------------------------------------   ---- 
End-of-path arrival time (ps)           7435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell17   6185   7435  822388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell17         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 822388p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7435
-------------------------------------   ---- 
End-of-path arrival time (ps)           7435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell45   6185   7435  822388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell45         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 822388p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7435
-------------------------------------   ---- 
End-of-path arrival time (ps)           7435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell52   6185   7435  822388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell52         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 822388p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7435
-------------------------------------   ---- 
End-of-path arrival time (ps)           7435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell66   6185   7435  822388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell66         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 822458p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell21   6115   7365  822458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell21         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 822458p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell30   6115   7365  822458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell30         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 822458p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell38   6115   7365  822458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell38         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 822458p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell42   6115   7365  822458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell42         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 822463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7360
-------------------------------------   ---- 
End-of-path arrival time (ps)           7360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell15   6110   7360  822463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell15         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 822463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7360
-------------------------------------   ---- 
End-of-path arrival time (ps)           7360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell22   6110   7360  822463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell22         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 822463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7360
-------------------------------------   ---- 
End-of-path arrival time (ps)           7360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell49   6110   7360  822463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell49         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 822476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7347
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell14   6097   7347  822476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 822476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7347
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell24   6097   7347  822476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell24         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 822476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7347
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell39   6097   7347  822476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell39         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 822533p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell36   6040   7290  822533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell36         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 822536p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell20   6037   7287  822536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell20         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 822536p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell31   6037   7287  822536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell31         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 822536p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell51   6037   7287  822536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell51         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 822536p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell73   6037   7287  822536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell73         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 822539p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell11   6034   7284  822539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell11         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 822539p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell54   6034   7284  822539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell54         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 822539p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell64   6034   7284  822539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell64         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 822560p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell41   6013   7263  822560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell41         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 822560p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell46   6013   7263  822560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell46         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 822560p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell53   6013   7263  822560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell53         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 822560p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell57   6013   7263  822560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell57         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 822563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell26   6011   7261  822563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell26         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 822563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell32   6011   7261  822563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell32         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 822563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell37   6011   7261  822563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell37         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 822698p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell34   5875   7125  822698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell34         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 822698p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell60   5875   7125  822698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell60         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 822698p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell67   5875   7125  822698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell67         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 822725p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell26   5848   7098  822725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell26         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 822725p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell32   5848   7098  822725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell32         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 822725p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell37   5848   7098  822725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell37         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 822726p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell27   5847   7097  822726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell27         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 822726p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell33   5847   7097  822726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell33         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 822731p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell43   5842   7092  822731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell43         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 822731p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell48   5842   7092  822731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell48         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 822731p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell61   5842   7092  822731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell61         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 822731p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell72   5842   7092  822731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell72         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 822884p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           827973

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  818709  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/load  count7cell     3880   5090  822884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 822895p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell27   5678   6928  822895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell27         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 822895p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell33   5678   6928  822895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell33         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 823070p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell26   5503   6753  823070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell26         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 823070p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell32   5503   6753  823070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell32         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 823070p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell37   5503   6753  823070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell37         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 823359p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6464
-------------------------------------   ---- 
End-of-path arrival time (ps)           6464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell47   5214   6464  823359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell47         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 823359p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6464
-------------------------------------   ---- 
End-of-path arrival time (ps)           6464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell58   5214   6464  823359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell58         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 823359p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6464
-------------------------------------   ---- 
End-of-path arrival time (ps)           6464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell69   5214   6464  823359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell69         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 823359p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6464
-------------------------------------   ---- 
End-of-path arrival time (ps)           6464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell29   5214   6464  823359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell29         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 823364p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  802737  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell7    4520   6460  823364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 823527p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell11   5046   6296  823527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell11         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 823527p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell54   5046   6296  823527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell54         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 823527p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell64   5046   6296  823527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell64         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 823542p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell41   5032   6282  823542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell41         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 823542p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell46   5032   6282  823542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell46         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 823542p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell53   5032   6282  823542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell53         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 823542p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell57   5032   6282  823542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell57         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 823646p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell40   4928   6178  823646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell40         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 823646p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell44   4928   6178  823646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell44         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 823646p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell55   4928   6178  823646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell55         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 823646p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell65   4928   6178  823646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell65         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 823989p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell29   4585   5835  823989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell29         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 823992p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell47   4582   5832  823992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell47         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 823992p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell58   4582   5832  823992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell58         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 823992p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell69   4582   5832  823992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell69         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 824012p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell50   4561   5811  824012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell50         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 824012p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell62   4561   5811  824012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell62         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 824015p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell40   4558   5808  824015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell40         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 824015p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell44   4558   5808  824015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell44         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 824015p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell55   4558   5808  824015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell55         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 824015p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell65   4558   5808  824015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell65         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 824100p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell28   4473   5723  824100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell28         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 824100p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell63   4473   5723  824100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell63         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 824100p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell68   4473   5723  824100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell68         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 824116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell36   4458   5708  824116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell36         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 824148p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell19   4426   5676  824148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell19         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 824148p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell59   4426   5676  824148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell59         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 824170p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell43   4403   5653  824170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell43         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 824170p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell48   4403   5653  824170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell48         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 824170p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell61   4403   5653  824170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell61         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 824170p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  800634  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell72   4403   5653  824170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell72         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 824215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell50   4358   5608  824215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell50         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 824215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell62   4358   5608  824215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell62         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 824235p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell20   4338   5588  824235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell20         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 824235p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell31   4338   5588  824235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell31         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 824235p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell51   4338   5588  824235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell51         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 824235p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell73   4338   5588  824235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell73         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 824298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  802397  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell8    3586   5526  824298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 824459p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell40   4115   5365  824459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell40         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 824459p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell44   4115   5365  824459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell44         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 824459p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell55   4115   5365  824459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell55         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 824459p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  799513  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell65   4115   5365  824459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell65         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 824477p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  802410  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell5    3407   5347  824477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 824628p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell47   3945   5195  824628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell47         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 824628p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell58   3945   5195  824628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell58         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 824628p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell69   3945   5195  824628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell69         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 824693p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  802722  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell6    3190   5130  824693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:soc_out\/q
Path End       : \ADC_SARANAL:soc_out\/main_0
Capture Clock  : \ADC_SARANAL:soc_out\/clock_0
Path slack     : 824807p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:soc_out\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:soc_out\/q       macrocell78   1250   1250  824807  RISE       1
\ADC_SARANAL:soc_out\/main_0  macrocell78   3767   5017  824807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:soc_out\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:soc_out\/q
Path End       : \ADC_SARANAL:bSAR_SEQ:state_1\/main_0
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:state_1\/clock_0
Path slack     : 824807p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:soc_out\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:soc_out\/q                macrocell78   1250   1250  824807  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/main_0  macrocell79   3767   5017  824807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/tc
Path End       : \ADC_SARANAL:soc_out\/main_5
Capture Clock  : \ADC_SARANAL:soc_out\/clock_0
Path slack     : 824860p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/tc  count7cell    2050   2050  824860  RISE       1
\ADC_SARANAL:soc_out\/main_5              macrocell78   2913   4963  824860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:soc_out\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 825161p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  799932  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell29   3412   4662  825161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell29         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 825172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell19   3401   4651  825172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell19         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 825172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell59   3401   4651  825172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell59         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 825178p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell43   3396   4646  825178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell43         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 825178p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell48   3396   4646  825178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell48         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 825178p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell61   3396   4646  825178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell61         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 825178p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell72   3396   4646  825178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell72         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1161/q
Path End       : \ADC_SARANAL:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:EOCSts\/clock
Path slack     : 825182p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1161/clock_0                                           macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
Net_1161/q                              macrocell75   1250   1250  825182  RISE       1
\ADC_SARANAL:bSAR_SEQ:EOCSts\/status_0  statuscell1   6402   7652  825182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 825200p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell40   3373   4623  825200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell40         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 825200p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell44   3373   4623  825200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell44         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 825200p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell55   3373   4623  825200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell55         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 825200p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell65   3373   4623  825200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell65         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 825200p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell50   3373   4623  825200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell50         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 825200p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell62   3373   4623  825200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell62         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 825204p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell47   3369   4619  825204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell47         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 825204p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell58   3369   4619  825204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell58         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 825204p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell69   3369   4619  825204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell69         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 825251p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  802413  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell9    2633   4573  825251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell9          0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 825275p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  802433  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell10   2608   4548  825275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 825435p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell27   3138   4388  825435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell27         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 825435p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  802340  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell33   3138   4388  825435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell33         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SARANAL:soc_out\/main_2
Capture Clock  : \ADC_SARANAL:soc_out\/clock_0
Path slack     : 825488p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  818709  RISE       1
\ADC_SARANAL:soc_out\/main_2              macrocell78    3125   4335  825488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:soc_out\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SARANAL:bSAR_SEQ:state_1\/main_2
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:state_1\/clock_0
Path slack     : 825488p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  818709  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/main_2     macrocell79    3125   4335  825488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 825498p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  799407  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell29   3076   4326  825498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell29         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 825775p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell28   2798   4048  825775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell28         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 825775p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell63   2798   4048  825775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell63         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 825775p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell68   2798   4048  825775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell68         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 825796p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  799810  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell36   2777   4027  825796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell36         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1161/main_1
Capture Clock  : Net_1161/clock_0
Path slack     : 826260p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:nrq_reg\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:nrq_reg\/q  macrocell77   1250   1250  826260  RISE       1
Net_1161/main_1                   macrocell75   2313   3563  826260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1161/clock_0                                           macrocell75         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:state_1\/q
Path End       : \ADC_SARANAL:soc_out\/main_4
Capture Clock  : \ADC_SARANAL:soc_out\/clock_0
Path slack     : 826283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:state_1\/q  macrocell79   1250   1250  826283  RISE       1
\ADC_SARANAL:soc_out\/main_4      macrocell78   2290   3540  826283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:soc_out\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:state_1\/q
Path End       : \ADC_SARANAL:bSAR_SEQ:state_1\/main_3
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:state_1\/clock_0
Path slack     : 826283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:state_1\/q       macrocell79   1250   1250  826283  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/main_3  macrocell79   2290   3540  826283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_2
Path End       : \ADC_SARANAL:soc_out\/main_3
Capture Clock  : \ADC_SARANAL:soc_out\/clock_0
Path slack     : 826293p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_2  controlcell1   1210   1210  826293  RISE       1
\ADC_SARANAL:soc_out\/main_3              macrocell78    2320   3530  826293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:soc_out\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SARANAL:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:EOCSts\/clock
Path slack     : 826807p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  826807  RISE       1
\ADC_SARANAL:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3216   4426  826807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 826835p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  826807  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3189   4399  826835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1161/clk_en
Capture Clock  : Net_1161/clock_0
Path slack     : 827735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  826807  RISE       1
Net_1161/clk_en                           macrocell75    2289   3499  827735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1161/clock_0                                           macrocell75         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SARANAL:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 827735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  826807  RISE       1
\ADC_SARANAL:bSAR_SEQ:nrq_reg\/clk_en     macrocell77    2289   3499  827735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:nrq_reg\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SARANAL:soc_out\/clk_en
Capture Clock  : \ADC_SARANAL:soc_out\/clock_0
Path slack     : 827735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  826807  RISE       1
\ADC_SARANAL:soc_out\/clk_en              macrocell78    2289   3499  827735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:soc_out\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SARANAL:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \ADC_SARANAL:bSAR_SEQ:state_1\/clock_0
Path slack     : 827735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SARANAL_IntClock:R#1 vs. ADC_SARANAL_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SARANAL:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  826807  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/clk_en     macrocell79    2289   3499  827735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SARANAL:bSAR_SEQ:state_1\/clock_0                     macrocell79         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

