

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Wed Oct  9 22:00:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        wb_s_uart_fd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        3|       73|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln47_1_fu_157_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln47_fu_151_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_169_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_50        |       and|   0|  0|   2|           1|           1|
    |ap_condition_56        |       and|   0|  0|   2|           1|           1|
    |ap_condition_59        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_fu_139_p2  |      icmp|   0|  0|  11|           8|           4|
    |next_state_fu_175_p3   |    select|   0|  0|   3|           1|           3|
    |xor_ln52_fu_163_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  28|          16|          15|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------+----+-----------+-----+-----------+
    |  Name | LUT| Input Size| Bits| Total Bits|
    +-------+----+-----------+-----+-----------+
    |ack    |  14|          3|    1|          3|
    |state  |  31|          6|    2|         12|
    +-------+----+-----------+-----+-----------+
    |Total  |  45|          9|    3|         15|
    +-------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    |state      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_none|           top|  return value|
|ap_rst    |   in|    1|  ap_ctrl_none|           top|  return value|
|adr       |   in|    8|       ap_none|           adr|        scalar|
|we        |   in|    1|       ap_none|            we|        scalar|
|cyc       |   in|    1|       ap_none|           cyc|        scalar|
|stb       |   in|    1|       ap_none|           stb|        scalar|
|wb_in     |   in|    8|       ap_none|         wb_in|        scalar|
|rx        |   in|    1|       ap_none|            rx|        scalar|
|tx        |  out|    1|       ap_none|            tx|       pointer|
|ack       |  out|    1|       ap_none|           ack|       pointer|
|uart_out  |  out|    8|       ap_none|      uart_out|       pointer|
+----------+-----+-----+--------------+--------------+--------------+

