

================================================================
== Synthesis Summary Report of 'adder'
================================================================
+ General Information: 
    * Date:           Wed May 28 12:28:16 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        adder
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    | Modules | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    | & Loops | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +---------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ adder  |     -|  12.69|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  15 (~0%)|    -|
    +---------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| a    | ap_none | in        | 8        |
| b    | ap_none | in        | 8        |
| c    | ap_vld  | out       | 8        |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| c        | out       | ap_int<8>& |
| a        | in        | ap_int<8>  |
| b        | in        | ap_int<8>  |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| c        | c            | port    |
| c        | c_ap_vld     | port    |
| a        | a            | port    |
| b        | b            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------+-----+--------+----------+-----+--------+---------+
| Name    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------+-----+--------+----------+-----+--------+---------+
| + adder | 0   |        |          |     |        |         |
|   c     |     |        | add_ln4  | add | fabric | 0       |
+---------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

