ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Apr 11, 2018 at 23:57:38 CST
ncverilog
	tb.v
	register_file.v
	+access+r
Loading snapshot worklib.simple_calculator_tb:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
store 10101010 in REG#1
0:00000000
1:10101010
2:xxxxxxxx
3:xxxxxxxx
4:xxxxxxxx
5:xxxxxxxx
6:xxxxxxxx
7:xxxxxxxx
0X 00000000
1X 10101010
2X xxxxxxxx
3X xxxxxxxx
4X xxxxxxxx
5X xxxxxxxx
6X xxxxxxxx
7X xxxxxxxx
0Y 00000000
1Y 10101010
2Y xxxxxxxx
3Y xxxxxxxx
4Y xxxxxxxx
5Y xxxxxxxx
6Y xxxxxxxx
7Y xxxxxxxx
store 11111111 in REG#7
0:00000000
1:10101010
2:xxxxxxxx
3:xxxxxxxx
4:xxxxxxxx
5:xxxxxxxx
6:xxxxxxxx
7:11111111
0X 00000000
1X 10101010
2X xxxxxxxx
3X xxxxxxxx
4X xxxxxxxx
5X xxxxxxxx
6X xxxxxxxx
7X 11111111
0Y 00000000
1Y 10101010
2Y xxxxxxxx
3Y xxxxxxxx
4Y xxxxxxxx
5Y xxxxxxxx
6Y xxxxxxxx
7Y 11111111
store 11001100 in REG#0
0:00000000
1:10101010
2:xxxxxxxx
3:xxxxxxxx
4:xxxxxxxx
5:xxxxxxxx
6:xxxxxxxx
7:11111111
0X 00000000
1X 10101010
2X xxxxxxxx
3X xxxxxxxx
4X xxxxxxxx
5X xxxxxxxx
6X xxxxxxxx
7X 11111111
0Y 00000000
1Y 10101010
2Y xxxxxxxx
3Y xxxxxxxx
4Y xxxxxxxx
5Y xxxxxxxx
6Y xxxxxxxx
7Y 11111111
false store 11001100 in REG#3
0:00000000
1:10101010
2:xxxxxxxx
3:xxxxxxxx
4:xxxxxxxx
5:xxxxxxxx
6:xxxxxxxx
7:11111111
0X 00000000
1X 10101010
2X xxxxxxxx
3X xxxxxxxx
4X xxxxxxxx
5X xxxxxxxx
6X xxxxxxxx
7X 11111111
0Y 00000000
1Y 10101010
2Y xxxxxxxx
3Y xxxxxxxx
4Y xxxxxxxx
5Y xxxxxxxx
6Y xxxxxxxx
7Y 11111111
Use your eyes to debug. Ha ha !
Simulation complete via $finish(1) at time 40100 PS + 0
./tb.v:289         $finish;
ncsim> exit
TOOL:	ncverilog	10.20-s114: Exiting on Apr 11, 2018 at 23:57:40 CST  (total: 00:00:02)
