// Seed: 1659908121
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_10 :
  assert property (@(-1) 1) @(posedge -1) id_1 = id_9;
  assign id_3 = id_5 - -1 && -1'b0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  bit  id_3;
  wire id_4 = -1;
  always begin : LABEL_0
    id_3 <= id_3 == id_3;
    id_2 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
