{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671024237330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671024237330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 21:23:57 2022 " "Processing started: Wed Dec 14 21:23:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671024237330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671024237330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calc -c Calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calc -c Calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671024237330 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671024237527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Calc.v(169) " "Verilog HDL warning at Calc.v(169): extended using \"x\" or \"z\"" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1671024237553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Calc.v(150) " "Verilog HDL information at Calc.v(150): always construct contains both blocking and non-blocking assignments" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1671024237553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.v 3 3 " "Found 3 design units, including 3 entities, in source file calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 A74LS181 " "Found entity 1: A74LS181" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671024237554 ""} { "Info" "ISGN_ENTITY_NAME" "2 StaticLED " "Found entity 2: StaticLED" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671024237554 ""} { "Info" "ISGN_ENTITY_NAME" "3 Calc " "Found entity 3: Calc" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671024237554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671024237554 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "inData Calc.v(151) " "Verilog HDL Procedural Assignment error at Calc.v(151): object \"inData\" on left-hand side of assignment must have a variable data type" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 151 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1671024237555 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "inData Calc.v(151) " "Verilog HDL error at Calc.v(151): value cannot be assigned to input \"inData\"" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 151 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671024237555 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671024237591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 14 21:23:57 2022 " "Processing ended: Wed Dec 14 21:23:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671024237591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671024237591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671024237591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671024237591 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671024238161 ""}
