Perfect. Day-24 is an **IMPORTANT FOUNDATION DAY**.
I‚Äôll cover **theory + hands-on**, tightly aligned to **your existing DUT & UVM env** (no DUT changes, no confusion).

---

# üìò Day-24: **UVM Phase Control & Objections**

---

## üéØ Day-24 Goals

By end of today, you will:

* Understand **ALL UVM phases** (what runs when & why)
* Know **where to put what code**
* Correctly use **objections**
* Debug **‚Äúsimulation ended too early‚Äù** issues
* Control simulation **start / end deterministically**

This day is **mandatory before**:

* Virtual sequences
* Multi-agent
* Complex test control

---

## 1Ô∏è‚É£ UVM PHASES ‚Äì BIG PICTURE (THEORY)

UVM has **3 categories of phases**:

### üîπ A. Build-Time Phases (ELABORATION)

Run **once**, top-down.

| Phase                       | Purpose           |
| --------------------------- | ----------------- |
| `build_phase`               | Create components |
| `connect_phase`             | Connect TLM ports |
| `end_of_elaboration_phase`  | Final checks      |
| `start_of_simulation_phase` | Print topology    |

‚ö†Ô∏è **NO time-consuming code here**

---

### üîπ B. Run-Time Phases (TIME CONSUMING)

These consume simulation time.

| Phase             | Used for           |
| ----------------- | ------------------ |
| `reset_phase`     | Reset driving      |
| `configure_phase` | Config programming |
| `main_phase`      | Normal traffic     |
| `shutdown_phase`  | Graceful stop      |
| `run_phase`       | Legacy / combined  |

üëâ `run_phase` is a **super-phase** (used commonly)

---

### üîπ C. Cleanup Phases

| Phase           | Purpose        |
| --------------- | -------------- |
| `extract_phase` | Gather results |
| `check_phase`   | Final checking |
| `report_phase`  | Print results  |
| `final_phase`   | Last cleanup   |

---

## 2Ô∏è‚É£ WHY OBJECTIONS EXIST (VERY IMPORTANT)

### ‚ùå Without objections:

Simulation ends **as soon as all run_phase threads finish**

### ‚úÖ With objections:

Simulation continues **until objections are dropped**

üëâ **Objection = ‚ÄúI‚Äôm still busy, don‚Äôt end sim‚Äù**

---

## 3Ô∏è‚É£ WHERE OBJECTIONS ARE USED

‚úî ONLY in **time-consuming phases**

* `run_phase`
* `main_phase`
* `reset_phase`

‚ùå NEVER in build/connect phases

---

## 4Ô∏è‚É£ OBJECTION MECHANISM (THEORY)

```systemverilog
phase.raise_objection(this);
// do time-consuming work
phase.drop_objection(this);
```

Simulation ends **only when objection count = 0**

---

## 5Ô∏è‚É£ HANDS-ON #1 ‚Äì ADD OBJECTION IN TEST

### üìå my_test.sv (MODIFY)

```systemverilog
class my_test extends uvm_test;
    `uvm_component_utils(my_test)

    my_env env;

    function new(string name="my_test", uvm_component parent=null);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        env = my_env::type_id::create("env", this);
    endfunction

    task run_phase(uvm_phase phase);
        phase.raise_objection(this);

        `uvm_info("TEST", "Starting stimulus", UVM_MEDIUM)

        #100ns;

        `uvm_info("TEST", "Ending stimulus", UVM_MEDIUM)

        phase.drop_objection(this);
    endtask
endclass
```

---

## 6Ô∏è‚É£ HANDS-ON #2 ‚Äì OBJECTION IN SEQUENCE (BEST PRACTICE)

### ‚ùå BAD PRACTICE

* Raising objection in driver/monitor

### ‚úÖ BEST PRACTICE

* Raise objection in **test**
* OR in **top-level sequence**

---

### üìå my_sequence.sv (MODIFY)

```systemverilog
task body();
    if (starting_phase != null)
        starting_phase.raise_objection(this);

    repeat (5) begin
        my_txn tx;
        tx = my_txn::type_id::create("tx");
        start_item(tx);
        assert(tx.randomize());
        finish_item(tx);
    end

    if (starting_phase != null)
        starting_phase.drop_objection(this);
endtask
```

‚úî This makes sequence **phase-aware**

---

## 7Ô∏è‚É£ WHAT IS `starting_phase`? (THEORY)

* Automatically set when sequence is started via test
* Allows sequence to control sim end
* **Critical for virtual sequences**

---

## 8Ô∏è‚É£ COMMON BUGS (YOU MUST KNOW)

### ‚ùå Bug 1: Simulation ends at time 0

‚Üí No objection raised

### ‚ùå Bug 2: Simulation never ends

‚Üí Objection raised but **never dropped**

### ‚ùå Bug 3: Multiple sequences fighting

‚Üí Objections raised in wrong places

---

## 9Ô∏è‚É£ HANDS-ON #3 ‚Äì OBSERVE SIMULATION END

Run simulation and observe:

‚úî `$finish` happens **only after objection drop**
‚úî `TEST_DONE` log appears correctly
‚úî Scoreboard still works
‚úî No DUT change required

---

## üîç CHECKPOINT (VERY IMPORTANT)

Confirm these answers mentally:

1. Which phases consume time?
2. Why objections are not allowed in build_phase?
3. Who should raise objections ‚Äî driver or test?
4. Why `starting_phase` matters?

If yes ‚Üí **Day-24 is DONE**.

---

## üìå WHAT COMES NEXT (LOCKED ORDER)

‚û°Ô∏è **Day-25: Advanced Sequences**

* fork/join
* parallel traffic
* layered stimulus

‚û°Ô∏è **Day-26: Virtual Sequences**

* multi-agent coordination

‚û°Ô∏è **Day-27: Assertion + Functional Coverage Correlation**

No topic will be skipped.

---

Say **‚ÄúDay-24 done‚Äù** after running hands-on successfully.
