<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="328">Triple modular redundancy</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Triple modular redundancy</h1>
<hr/>
<figure><b>(Figure)</b>
<figcaption>Triple Modular Redundancy. Three identical logic circuits (logic gates) are used to compute the specified Boolean function. The set of data at the input of the first circuit are identical to the input of the second and third gates.</figcaption>
</figure>

<p>In <a class="uri" href="computing" title="wikilink">computing</a>, <strong>triple modular redundancy</strong>, sometimes called <strong>triple-mode redundancy</strong>,<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a> (TMR) is a <a class="uri" href="fault-tolerant" title="wikilink">fault-tolerant</a> form of <a href="N-modular_redundancy" title="wikilink">N-modular redundancy</a>, in which three systems perform a process and that result is processed by a majority-voting system to produce a single output. If any one of the three systems fails, the other two systems can correct and mask the fault.</p>

<p>The TMR concept can be applied to many forms of <a href="Redundancy_(engineering)" title="wikilink">redundancy</a>, such as software redundancy in the form of <a href="N-version_programming" title="wikilink">N-version programming</a>, and is commonly found in <a href="fault-tolerant_computer_system" title="wikilink">fault-tolerant computer systems</a>.</p>

<p>Some <a href="ECC_memory" title="wikilink">ECC memory</a> uses triple modular redundancy hardware (rather than the more common <a href="Hamming_code" title="wikilink">Hamming code</a>), because triple modular redundancy hardware is faster than Hamming error correction software.<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a> Space satellite systems often use TMR,<a class="footnoteRef" href="#fn3" id="fnref3"><sup>3</sup></a> <a class="footnoteRef" href="#fn4" id="fnref4"><sup>4</sup></a><a class="footnoteRef" href="#fn5" id="fnref5"><sup>5</sup></a> although satellite RAM usually uses Hamming error correction.<a class="footnoteRef" href="#fn6" id="fnref6"><sup>6</sup></a></p>

<p>Some communication systems use N-modular redundancy as a simple form of <a href="forward_error_correction" title="wikilink">forward error correction</a>. For example, 5-modular redundancy communication systems (such as <a class="uri" href="FlexRay" title="wikilink">FlexRay</a>) use the majority of 5 samples – if any 2 of the 5 results are erroneous, the other 3 results can correct and mask the fault.</p>

<p>Modular redundancy is a basic concept, dating to antiquity, while the first use of TMR in a computer was the Czechoslovak computer <a href="SAPO_(computer)" title="wikilink">SAPO</a>, in the 1950s.</p>
<h2 id="chronometers">Chronometers</h2>

<p>To utilize triple modular redundancy, a ship must have at least three <a href="Marine_chronometer" title="wikilink">chronometers</a>; with only two chronometers (<a href="dual_modular_redundancy" title="wikilink">dual modular redundancy</a>), <a href="error_detection" title="wikilink">error detection</a> is possible, but <a href="error_correction" title="wikilink">error correction</a> is not. There is an old adage to this effect, stating: "Never go to sea with two chronometers; take one or three."<a class="footnoteRef" href="#fn7" id="fnref7"><sup>7</sup></a> Meaning, if two <a href="Marine_chronometer" title="wikilink">chronometers</a> contradict, how do you know which one is correct? At one time, the cost of three sufficiently accurate chronometers was more than the cost of a smaller merchant vessel.<a class="footnoteRef" href="#fn8" id="fnref8"><sup>8</sup></a> Some vessels carried more than three chronometers – for example, the <a href="HMS_Beagle" title="wikilink">HMS Beagle</a> carried <a href="List_of_chronometers_on_HMS_Beagle" title="wikilink">22 chronometers</a>.<a class="footnoteRef" href="#fn9" id="fnref9"><sup>9</sup></a></p>
<h2 id="the-majority-gate">The majority gate</h2>

<p>In TMR, three identical logic circuits (logic gates) are used to compute the same set of specified Boolean function. If there are no circuit failures, the outputs of the three circuits are identical. But due to circuit failures, the outputs of the three circuits may be different. A majority gate is used to decide which of the circuits’ outputs is the correct output. The majority gate output is 1 if two or more of the inputs of the majority gate are 1; output is 0 if two or more of the majority gate’s inputs are 0. The majority gate is a simple AND–OR circuit: if the inputs to the majority gate are denoted by x, y and z, then the output of the majority gate is</p>

<p>

<math display="block" id="Triple_modular_redundancy:0">
 <semantics>
  <mrow>
   <mrow>
    <mi>x</mi>
    <mi>y</mi>
   </mrow>
   <mo>∨</mo>
   <mrow>
    <mi>y</mi>
    <mi>z</mi>
   </mrow>
   <mo>∨</mo>
   <mrow>
    <mi>x</mi>
    <mi>z</mi>
   </mrow>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <or></or>
    <apply>
     <times></times>
     <ci>x</ci>
     <ci>y</ci>
    </apply>
    <apply>
     <times></times>
     <ci>y</ci>
     <ci>z</ci>
    </apply>
    <apply>
     <times></times>
     <ci>x</ci>
     <ci>z</ci>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   xy\lor yz\lor xz
  </annotation>
 </semantics>
</math>

 Thus, the majority gate is the <a href="Carry_(arithmetic)#Computing" title="wikilink">carry output</a> of a <a href="full_adder" title="wikilink">full adder</a>, i.e., the majority gate is a <a href="voting_machine" title="wikilink">voting machine</a>.<a class="footnoteRef" href="#fn10" id="fnref10"><sup>10</sup></a></p>
<h2 id="tmr-operation">TMR operation</h2>

<p>Assuming the Boolean function computed by the three identical logic gates has value 1, then: (a) if no circuit has failed, all three circuits produce an output of value 1, and the majority gate output has value 1. (b) if one circuit fails and produces an output of 0, while the other two are working correctly and produce an output of 1, the majority gate output is 1, i.e., it still has the correct value. And similarly for the case when the Boolean function computed by the three identical circuits has value 0. Thus, the majority gate output is guaranteed to be correct as long as no more than one of the three identical logic circuits has failed.<a class="footnoteRef" href="#fn11" id="fnref11"><sup>11</sup></a></p>

<p>TMR systems should use <a href="data_scrubbing" title="wikilink">data scrubbing</a>—rewrite flip-flops periodically—in order to avoid accumulation of errors.<a class="footnoteRef" href="#fn12" id="fnref12"><sup>12</sup></a></p>
<h2 id="the-voter">The voter</h2>

<p>The majority gate itself could fail. Is there a way to mask that failure? In other words, <a href="Quis_custodiet_ipsos_custodes?" title="wikilink">who guards the guardians?</a><a class="footnoteRef" href="#fn13" id="fnref13"><sup>13</sup></a></p>

<p>In a few TMR systems, such as the <a href="Saturn_Launch_Vehicle_Digital_Computer" title="wikilink">Saturn Launch Vehicle Digital Computer</a> and <strong>functional triple modular redundancy (FTMR)</strong> systems, the voters are also triplicated. Three voters are used – one for each copy of the next stage of TMR logic. In such systems there is no <a href="single_point_of_failure" title="wikilink">single point of failure</a>. <a class="footnoteRef" href="#fn14" id="fnref14"><sup>14</sup></a><a class="footnoteRef" href="#fn15" id="fnref15"><sup>15</sup></a></p>

<p>However, in contrast to the relatively complicated Boolean functions computed in triplicate by the TMR system, the majority gate is a simple circuit, thus its probability of failure is significantly smaller than that of each of the three circuits computing the Boolean function.<a class="footnoteRef" href="#fn16" id="fnref16"><sup>16</sup></a> In other systems there is only a single voter—If the voter fails in such a system, then the complete system will fail. However, in a good TMR system the voter is much more <a href="Reliability_engineering" title="wikilink">reliable</a> than the other TMR components.</p>
<h2 id="triple-modular-redundancy-in-popular-culture">Triple modular redundancy in popular culture</h2>
<ul>
<li>The three pre-cogs in <a href="The_Minority_Report" title="wikilink">Minority Report</a> lead to a conviction, even when one is in the minority.</li>
<li>To rule out that a single win was "a fluke", some competitions use a <a href="two_out_of_three_falls_match" title="wikilink">two out of three falls match</a>. This isn't true TMR, however, because the three falls are not independent of each other – each competitor knows who has most falls at any point in the competition, which influences their future actions.</li>
<li>In <a href="Arthur_C._Clarke" title="wikilink">Arthur C. Clarke</a>'s science fiction novel <em><a href="Rendezvous_with_Rama" title="wikilink">Rendezvous with Rama</a></em>, the Ramans make heavy use of triple redundancy.</li>
</ul>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="Fault_tolerant_system" title="wikilink">Fault tolerant system</a></li>
<li><a href="Dual_modular_redundancy" title="wikilink">Dual modular redundancy</a></li>
<li><a href="Repetition_code" title="wikilink">Repetition code</a></li>
<li><a href="Lockstep_(computing)" title="wikilink">Lockstep (computing)</a></li>
</ul>
<h2 id="external-links">External links</h2>
<ul>
<li><a href="http://www.embedded.com.au/pages/TMR.html">Article about TMR</a> with reference to TMR usage in avionics and industry</li>
<li>Johnson, J. M., &amp; Wirthlin, M. J. (2010, February). <a href="http://dl.acm.org/citation.cfm?id=1723154">Voter insertion algorithms for FPGA designs using triple modular redundancy.</a> In Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays (pp. 249–258). ACM.</li>
</ul>
<h2 id="references">References</h2>

<p>"</p>

<p><a href="Category:Engineering_concepts" title="wikilink">Category:Engineering concepts</a> <a href="Category:Reliability_engineering" title="wikilink">Category:Reliability engineering</a> <a class="uri" href="Category:Safety" title="wikilink">Category:Safety</a> <a href="Category:Fault_tolerance" title="wikilink">Category:Fault tolerance</a> <a href="Category:Fault-tolerant_computer_systems" title="wikilink">Category:Fault-tolerant computer systems</a> <a href="Category:Error_detection_and_correction" title="wikilink">Category:Error detection and correction</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1"><a href="http://www.xilinx.com/publications/archives/xcell/Xcell50.pdf">David Ratter. "FPGAs on Mars"</a><a href="#fnref1">↩</a></li>
<li id="fn2"><a href="#fnref2">↩</a></li>
<li id="fn3"><a href="#fnref3">↩</a></li>
<li id="fn4"><a href="http://klabs.org/richcontent/Papers/Synopses/nsrec94.htm">SEU Hardening of Field Programmable Gate Arrays (FPGAs) For Space Applications and Device Characterization</a><a href="#fnref4">↩</a></li>
<li id="fn5"><a href="http://www.techfocusmedia.net/fpgajournal/feature_articles/20040803_space.htm">FPGAs in Space</a><a href="#fnref5">↩</a></li>
<li id="fn6"><a href="http://radhome.gsfc.nasa.gov/radhome/papers/aspen.htm">Commercial Microelectronics Technologies for Applications in the Satellite Radiation Environment</a><a href="#fnref6">↩</a></li>
<li id="fn7"><a href="#fnref7">↩</a></li>
<li id="fn8"><a href="#fnref8">↩</a></li>
<li id="fn9"><a href="#fnref9">↩</a></li>
<li id="fn10"></li>
<li id="fn11">Professor Dilip V. Sarwate, Lecture Notes for ECE 413 - Probability with Engineering Applications, <a href="UIUC_College_of_Engineering#Departments" title="wikilink">Department of Electrical and Computer Engineering (ECE)</a>, <a href="UIUC_College_of_Engineering" title="wikilink">UIUC College of Engineering</a>, <a href="University_of_Illinois_at_Urbana-Champaign" title="wikilink">University of Illinois at Urbana-Champaign</a><a href="#fnref11">↩</a></li>
<li id="fn12">Wojciech M. Zabolotny et al. <a href="http://www.ise.pw.edu.pl/~wzab/artykuly/rad_tol_rlbcs.pdf">"Radiation tolerant design of RLBCS system for RPC detector in LHC experiment"</a>. Proceedings of SPIE. 2005.<a href="#fnref12">↩</a></li>
<li id="fn13">A.W. Krings. <a href="http://www2.cs.uidaho.edu/~krings/CS449/Notes.S13/449-13-03.pdf">"Redundancy"</a>. 2007.<a href="#fnref13">↩</a></li>
<li id="fn14">Sandi Habinc. <a href="http://klabs.org/richcontent/fpga_content/DesignNotes/seu_hardening/functional_tmr_fpga_003_01-0-2.pdf">"Functional Triple Modular Redundancy (FTMR): VHDL Design Methodology for Redundancy in Combinatorial and Sequential Logic"</a>. 2002.<a href="#fnref14">↩</a></li>
<li id="fn15">R. E. Lyons and W. Vanderkulk. <a href="http://www.ccs.neu.edu/course/csg712/resources/Lyons-Vanderkulk-62.pdf">"The Use of Triple-Modular Redundancy to Improve Computer Reliability"</a>. IBM Journal. 1962.<a href="#fnref15">↩</a></li>
<li id="fn16"></li>
</ol>
</section>
</body>
</html>
