{
  "module_name": "hix5hd2-clock.h",
  "hash_id": "7d80d208181bec2c26a3b4100f1095e7640c72ed16fdc4dfec61094296be0c13",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/hix5hd2-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DTS_HIX5HD2_CLOCK_H\n#define __DTS_HIX5HD2_CLOCK_H\n\n \n#define HIX5HD2_FIXED_1200M\t\t1\n#define HIX5HD2_FIXED_400M\t\t2\n#define HIX5HD2_FIXED_48M\t\t3\n#define HIX5HD2_FIXED_24M\t\t4\n#define HIX5HD2_FIXED_600M\t\t5\n#define HIX5HD2_FIXED_300M\t\t6\n#define HIX5HD2_FIXED_75M\t\t7\n#define HIX5HD2_FIXED_200M\t\t8\n#define HIX5HD2_FIXED_100M\t\t9\n#define HIX5HD2_FIXED_40M\t\t10\n#define HIX5HD2_FIXED_150M\t\t11\n#define HIX5HD2_FIXED_1728M\t\t12\n#define HIX5HD2_FIXED_28P8M\t\t13\n#define HIX5HD2_FIXED_432M\t\t14\n#define HIX5HD2_FIXED_345P6M\t\t15\n#define HIX5HD2_FIXED_288M\t\t16\n#define HIX5HD2_FIXED_60M\t\t17\n#define HIX5HD2_FIXED_750M\t\t18\n#define HIX5HD2_FIXED_500M\t\t19\n#define HIX5HD2_FIXED_54M\t\t20\n#define HIX5HD2_FIXED_27M\t\t21\n#define HIX5HD2_FIXED_1500M\t\t22\n#define HIX5HD2_FIXED_375M\t\t23\n#define HIX5HD2_FIXED_187M\t\t24\n#define HIX5HD2_FIXED_250M\t\t25\n#define HIX5HD2_FIXED_125M\t\t26\n#define HIX5HD2_FIXED_2P02M\t\t27\n#define HIX5HD2_FIXED_50M\t\t28\n#define HIX5HD2_FIXED_25M\t\t29\n#define HIX5HD2_FIXED_83M\t\t30\n\n \n#define HIX5HD2_SFC_MUX\t\t\t64\n#define HIX5HD2_MMC_MUX\t\t\t65\n#define HIX5HD2_FEPHY_MUX\t\t66\n#define HIX5HD2_SD_MUX\t\t\t67\n\n \n#define HIX5HD2_SFC_RST\t\t\t128\n#define HIX5HD2_SFC_CLK\t\t\t129\n#define HIX5HD2_MMC_CIU_CLK\t\t130\n#define HIX5HD2_MMC_BIU_CLK\t\t131\n#define HIX5HD2_MMC_CIU_RST\t\t132\n#define HIX5HD2_FWD_BUS_CLK\t\t133\n#define HIX5HD2_FWD_SYS_CLK\t\t134\n#define HIX5HD2_MAC0_PHY_CLK\t\t135\n#define HIX5HD2_SD_CIU_CLK\t\t136\n#define HIX5HD2_SD_BIU_CLK\t\t137\n#define HIX5HD2_SD_CIU_RST\t\t138\n#define HIX5HD2_WDG0_CLK\t\t139\n#define HIX5HD2_WDG0_RST\t\t140\n#define HIX5HD2_I2C0_CLK\t\t141\n#define HIX5HD2_I2C0_RST\t\t142\n#define HIX5HD2_I2C1_CLK\t\t143\n#define HIX5HD2_I2C1_RST\t\t144\n#define HIX5HD2_I2C2_CLK\t\t145\n#define HIX5HD2_I2C2_RST\t\t146\n#define HIX5HD2_I2C3_CLK\t\t147\n#define HIX5HD2_I2C3_RST\t\t148\n#define HIX5HD2_I2C4_CLK\t\t149\n#define HIX5HD2_I2C4_RST\t\t150\n#define HIX5HD2_I2C5_CLK\t\t151\n#define HIX5HD2_I2C5_RST\t\t152\n\n \n#define HIX5HD2_MAC0_CLK\t\t192\n#define HIX5HD2_MAC1_CLK\t\t193\n#define HIX5HD2_SATA_CLK\t\t194\n#define HIX5HD2_USB_CLK\t\t\t195\n\n#define HIX5HD2_NR_CLKS\t\t\t256\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}