Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar  6 22:11:52 2023
| Host         : DEDSEC3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              17 |           15 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------+-------------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+----------------------------+-------------------------+------------------+----------------+
|  i2s/bclk_r_reg_0  | i2s/ws_r                   | rst_IBUF                |                1 |              1 |
|  cw0/inst/clk_out1 |                            |                         |                2 |              2 |
|  cw0/inst/clk_out2 |                            | rst_IBUF                |                1 |              5 |
|  i2s/bclk_r_reg_0  |                            | rst_IBUF                |                3 |              6 |
|  i2s/bclk_r_reg_0  | i2s/R_r                    | rst_IBUF                |               14 |             16 |
|  cw0/inst/clk_out1 | osc1/runTick0_carry__1_n_1 | rst_IBUF                |                5 |             16 |
|  cw0/inst/clk_out1 |                            | osc1/runTick[0]_i_1_n_0 |                8 |             32 |
+--------------------+----------------------------+-------------------------+------------------+----------------+


