library ieee;
use ieee.std_logic_1164.all;

entity deco7seg is
	
	port
	(
		-- Input ports
		A	: in  bit;
		B	: in  bit;
		C	: in  bit;
		D	: in  bit;

		
		-- Output ports
		a1	: out  bit;
		b1	: out  bit;
		c1	: out  bit;
		d1	: out  bit;
		e1	: out  bit;
		f1	: out  bit;
		g1	: out  bit
		
	);
end deco7seg;




architecture arch_deco7seg of deco7seg is

	

begin


end arch_deco7seg;

