// Seed: 2600777018
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    inout wand id_8,
    output supply1 id_9,
    output wand id_10,
    output wire id_11
);
  assign id_3 = id_4;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output uwire id_2,
    output uwire id_3,
    output logic id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    inout tri1 id_12
    , id_17, id_18,
    input supply1 id_13,
    output uwire id_14,
    input tri1 id_15
);
  initial begin : LABEL_0
    if (1'b0 < 1) id_4 <= 1;
    else begin : LABEL_0
      id_18 = 1 - id_9;
    end
  end
  module_0 modCall_1 (
      id_15,
      id_2,
      id_6,
      id_2,
      id_13,
      id_3,
      id_3,
      id_5,
      id_12,
      id_5,
      id_5,
      id_5
  );
  wire id_19;
endmodule
