{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 20:43:19 2024 " "Info: Processing started: Wed Jun 05 20:43:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 144 64 232 160 "CLK" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "change " "Info: Assuming node \"change\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 336 64 232 352 "change" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "change" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "TURN " "Info: Assuming node \"TURN\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 272 64 232 288 "TURN" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "TURN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "B " "Info: Assuming node \"B\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 64 232 320 "B" "" } { 224 776 808 240 "B" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "B" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A " "Info: Assuming node \"A\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 288 64 232 304 "A" "" } { 208 776 808 224 "A" "" } { 296 1248 1328 312 "A" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1 " "Info: Assuming node \"clk1\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 320 64 232 336 "clk1" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control_main:inst65\|74153:inst2\|9~102 " "Info: Detected gated clock \"control_main:inst65\|74153:inst2\|9~102\" as buffer" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "control_main:inst65\|74153:inst2\|9~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "control_alarm:inst38\|74153:inst2\|10~20 " "Info: Detected gated clock \"control_alarm:inst38\|74153:inst2\|10~20\" as buffer" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "control_alarm:inst38\|74153:inst2\|10~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "control_alarm:inst38\|74153:inst2\|9~20 " "Info: Detected gated clock \"control_alarm:inst38\|74153:inst2\|9~20\" as buffer" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "control_alarm:inst38\|74153:inst2\|9~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "control_main:inst65\|74153:inst2\|10~30 " "Info: Detected gated clock \"control_main:inst65\|74153:inst2\|10~30\" as buffer" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "control_main:inst65\|74153:inst2\|10~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "control_main:inst65\|74153:inst3\|9~18 " "Info: Detected gated clock \"control_main:inst65\|74153:inst3\|9~18\" as buffer" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "control_main:inst65\|74153:inst3\|9~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "control_main:inst65\|74153:inst2\|9~103 " "Info: Detected gated clock \"control_main:inst65\|74153:inst2\|9~103\" as buffer" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "control_main:inst65\|74153:inst2\|9~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74161:inst\|f74161:sub\|9 74161:inst\|f74161:sub\|99 422.12 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 422.12 MHz between source register \"74161:inst\|f74161:sub\|9\" and destination register \"74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.435 ns + Longest register register " "Info: + Longest register to register delay is 1.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|9 1 REG LC_X41_Y23_N2 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y23_N2; Fanout = 28; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.451 ns) 0.878 ns 74161:inst\|f74161:sub\|81~COUT1 2 COMB LC_X41_Y23_N2 2 " "Info: 2: + IC(0.427 ns) + CELL(0.451 ns) = 0.878 ns; Loc. = LC_X41_Y23_N2; Fanout = 2; COMB Node = '74161:inst\|f74161:sub\|81~COUT1'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.878 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81~COUT1 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 0.938 ns 74161:inst\|f74161:sub\|85~COUT1_2 3 COMB LC_X41_Y23_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.060 ns) = 0.938 ns; Loc. = LC_X41_Y23_N3; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|85~COUT1_2'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.060 ns" { 74161:inst|f74161:sub|81~COUT1 74161:inst|f74161:sub|85~COUT1_2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.497 ns) 1.435 ns 74161:inst\|f74161:sub\|99 4 REG LC_X41_Y23_N4 13 " "Info: 4: + IC(0.000 ns) + CELL(0.497 ns) = 1.435 ns; Loc. = LC_X41_Y23_N4; Fanout = 13; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.497 ns" { 74161:inst|f74161:sub|85~COUT1_2 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.008 ns ( 70.24 % ) " "Info: Total cell delay = 1.008 ns ( 70.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.427 ns ( 29.76 % ) " "Info: Total interconnect delay = 0.427 ns ( 29.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.435 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81~COUT1 74161:inst|f74161:sub|85~COUT1_2 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "1.435 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81~COUT1 74161:inst|f74161:sub|85~COUT1_2 74161:inst|f74161:sub|99 } { 0.000ns 0.427ns 0.000ns 0.000ns } { 0.000ns 0.451ns 0.060ns 0.497ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.885 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK 1 CLK PIN_M20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'CLK'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 144 64 232 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.542 ns) 2.885 ns 74161:inst\|f74161:sub\|99 2 REG LC_X41_Y23_N4 13 " "Info: 2: + IC(1.515 ns) + CELL(0.542 ns) = 2.885 ns; Loc. = LC_X41_Y23_N4; Fanout = 13; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.057 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.49 % ) " "Info: Total cell delay = 1.370 ns ( 47.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.515 ns ( 52.51 % ) " "Info: Total interconnect delay = 1.515 ns ( 52.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.885 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.885 ns" { CLK CLK~out0 74161:inst|f74161:sub|99 } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.885 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK 1 CLK PIN_M20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'CLK'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 144 64 232 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.542 ns) 2.885 ns 74161:inst\|f74161:sub\|9 2 REG LC_X41_Y23_N2 28 " "Info: 2: + IC(1.515 ns) + CELL(0.542 ns) = 2.885 ns; Loc. = LC_X41_Y23_N2; Fanout = 28; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.057 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.49 % ) " "Info: Total cell delay = 1.370 ns ( 47.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.515 ns ( 52.51 % ) " "Info: Total interconnect delay = 1.515 ns ( 52.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.885 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.885 ns" { CLK CLK~out0 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.885 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.885 ns" { CLK CLK~out0 74161:inst|f74161:sub|99 } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.828ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.885 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.885 ns" { CLK CLK~out0 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.435 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81~COUT1 74161:inst|f74161:sub|85~COUT1_2 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "1.435 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81~COUT1 74161:inst|f74161:sub|85~COUT1_2 74161:inst|f74161:sub|99 } { 0.000ns 0.427ns 0.000ns 0.000ns } { 0.000ns 0.451ns 0.060ns 0.497ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.885 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.885 ns" { CLK CLK~out0 74161:inst|f74161:sub|99 } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.828ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.885 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.885 ns" { CLK CLK~out0 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "" { 74161:inst|f74161:sub|99 } {  } {  } } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "change register counter2:inst44\|74160:inst\|9 register counter2:inst44\|74161:inst5\|f74161:sub\|99 337.84 MHz 2.96 ns Internal " "Info: Clock \"change\" has Internal fmax of 337.84 MHz between source register \"counter2:inst44\|74160:inst\|9\" and destination register \"counter2:inst44\|74161:inst5\|f74161:sub\|99\" (period= 2.96 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.794 ns + Longest register register " "Info: + Longest register to register delay is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:inst44\|74160:inst\|9 1 REG LC_X41_Y22_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y22_N9; Fanout = 4; REG Node = 'counter2:inst44\|74160:inst\|9'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { counter2:inst44|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.280 ns) 0.805 ns counter2:inst44\|74160:inst\|45 2 COMB LC_X40_Y22_N1 5 " "Info: 2: + IC(0.525 ns) + CELL(0.280 ns) = 0.805 ns; Loc. = LC_X40_Y22_N1; Fanout = 5; COMB Node = 'counter2:inst44\|74160:inst\|45'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.805 ns" { counter2:inst44|74160:inst|9 counter2:inst44|74160:inst|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.075 ns) 1.369 ns counter2:inst44\|74161:inst5\|f74161:sub\|80 3 COMB LC_X40_Y22_N4 2 " "Info: 3: + IC(0.489 ns) + CELL(0.075 ns) = 1.369 ns; Loc. = LC_X40_Y22_N4; Fanout = 2; COMB Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|80'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.564 ns" { counter2:inst44|74160:inst|45 counter2:inst44|74161:inst5|f74161:sub|80 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 248 320 384 288 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.075 ns) 1.685 ns counter2:inst44\|74161:inst5\|f74161:sub\|84 4 COMB LC_X40_Y22_N5 2 " "Info: 4: + IC(0.241 ns) + CELL(0.075 ns) = 1.685 ns; Loc. = LC_X40_Y22_N5; Fanout = 2; COMB Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|84'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.316 ns" { counter2:inst44|74161:inst5|f74161:sub|80 counter2:inst44|74161:inst5|f74161:sub|84 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.075 ns) 2.260 ns counter2:inst44\|74161:inst5\|f74161:sub\|97 5 COMB LC_X40_Y22_N8 1 " "Info: 5: + IC(0.500 ns) + CELL(0.075 ns) = 2.260 ns; Loc. = LC_X40_Y22_N8; Fanout = 1; COMB Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|97'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.575 ns" { counter2:inst44|74161:inst5|f74161:sub|84 counter2:inst44|74161:inst5|f74161:sub|97 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 560 320 384 600 "97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.223 ns) 2.794 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 6 REG LC_X40_Y22_N3 6 " "Info: 6: + IC(0.311 ns) + CELL(0.223 ns) = 2.794 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.534 ns" { counter2:inst44|74161:inst5|f74161:sub|97 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.728 ns ( 26.06 % ) " "Info: Total cell delay = 0.728 ns ( 26.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.066 ns ( 73.94 % ) " "Info: Total interconnect delay = 2.066 ns ( 73.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.794 ns" { counter2:inst44|74160:inst|9 counter2:inst44|74160:inst|45 counter2:inst44|74161:inst5|f74161:sub|80 counter2:inst44|74161:inst5|f74161:sub|84 counter2:inst44|74161:inst5|f74161:sub|97 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.794 ns" { counter2:inst44|74160:inst|9 counter2:inst44|74160:inst|45 counter2:inst44|74161:inst5|f74161:sub|80 counter2:inst44|74161:inst5|f74161:sub|84 counter2:inst44|74161:inst5|f74161:sub|97 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.525ns 0.489ns 0.241ns 0.500ns 0.311ns } { 0.000ns 0.280ns 0.075ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "change destination 6.120 ns + Shortest register " "Info: + Shortest clock path from clock \"change\" to destination register is 6.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns change 1 CLK PIN_AA13 4 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AA13; Fanout = 4; CLK Node = 'change'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 336 64 232 352 "change" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.280 ns) 2.712 ns control_main:inst65\|74153:inst2\|10~30 2 COMB LC_X28_Y1_N0 8 " "Info: 2: + IC(1.345 ns) + CELL(0.280 ns) = 2.712 ns; Loc. = LC_X28_Y1_N0; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|10~30'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.625 ns" { change control_main:inst65|74153:inst2|10~30 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.542 ns) 6.120 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 3 REG LC_X40_Y22_N3 6 " "Info: 3: + IC(2.866 ns) + CELL(0.542 ns) = 6.120 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.408 ns" { control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 31.19 % ) " "Info: Total cell delay = 1.909 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.211 ns ( 68.81 % ) " "Info: Total interconnect delay = 4.211 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.120 ns" { change control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.120 ns" { change change~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.345ns 2.866ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "change source 6.120 ns - Longest register " "Info: - Longest clock path from clock \"change\" to source register is 6.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns change 1 CLK PIN_AA13 4 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AA13; Fanout = 4; CLK Node = 'change'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 336 64 232 352 "change" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.280 ns) 2.712 ns control_main:inst65\|74153:inst2\|10~30 2 COMB LC_X28_Y1_N0 8 " "Info: 2: + IC(1.345 ns) + CELL(0.280 ns) = 2.712 ns; Loc. = LC_X28_Y1_N0; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|10~30'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.625 ns" { change control_main:inst65|74153:inst2|10~30 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.542 ns) 6.120 ns counter2:inst44\|74160:inst\|9 3 REG LC_X41_Y22_N9 4 " "Info: 3: + IC(2.866 ns) + CELL(0.542 ns) = 6.120 ns; Loc. = LC_X41_Y22_N9; Fanout = 4; REG Node = 'counter2:inst44\|74160:inst\|9'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.408 ns" { control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 31.19 % ) " "Info: Total cell delay = 1.909 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.211 ns ( 68.81 % ) " "Info: Total interconnect delay = 4.211 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.120 ns" { change control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|9 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.120 ns" { change change~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|9 } { 0.000ns 0.000ns 1.345ns 2.866ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.120 ns" { change control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.120 ns" { change change~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.345ns 2.866ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.120 ns" { change control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|9 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.120 ns" { change change~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|9 } { 0.000ns 0.000ns 1.345ns 2.866ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.794 ns" { counter2:inst44|74160:inst|9 counter2:inst44|74160:inst|45 counter2:inst44|74161:inst5|f74161:sub|80 counter2:inst44|74161:inst5|f74161:sub|84 counter2:inst44|74161:inst5|f74161:sub|97 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.794 ns" { counter2:inst44|74160:inst|9 counter2:inst44|74160:inst|45 counter2:inst44|74161:inst5|f74161:sub|80 counter2:inst44|74161:inst5|f74161:sub|84 counter2:inst44|74161:inst5|f74161:sub|97 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.525ns 0.489ns 0.241ns 0.500ns 0.311ns } { 0.000ns 0.280ns 0.075ns 0.075ns 0.075ns 0.223ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.120 ns" { change control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.120 ns" { change change~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.345ns 2.866ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.120 ns" { change control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|9 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.120 ns" { change change~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|9 } { 0.000ns 0.000ns 1.345ns 2.866ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "TURN register counter2:inst44\|74161:inst5\|f74161:sub\|99 register counter1:inst43\|74161:inst5\|f74161:sub\|110 329.27 MHz 3.037 ns Internal " "Info: Clock \"TURN\" has Internal fmax of 329.27 MHz between source register \"counter2:inst44\|74161:inst5\|f74161:sub\|99\" and destination register \"counter1:inst43\|74161:inst5\|f74161:sub\|110\" (period= 3.037 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.063 ns + Longest register register " "Info: + Longest register to register delay is 3.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 1 REG LC_X40_Y22_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.183 ns) 1.303 ns inst56 2 COMB LC_X40_Y19_N1 5 " "Info: 2: + IC(1.120 ns) + CELL(0.183 ns) = 1.303 ns; Loc. = LC_X40_Y19_N1; Fanout = 5; COMB Node = 'inst56'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.303 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 448 792 856 496 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.512 ns counter1:inst43\|74160:inst\|45 3 COMB LC_X40_Y19_N2 5 " "Info: 3: + IC(0.134 ns) + CELL(0.075 ns) = 1.512 ns; Loc. = LC_X40_Y19_N2; Fanout = 5; COMB Node = 'counter1:inst43\|74160:inst\|45'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { inst56 counter1:inst43|74160:inst|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.721 ns counter1:inst43\|74161:inst5\|f74161:sub\|80 4 COMB LC_X40_Y19_N3 2 " "Info: 4: + IC(0.134 ns) + CELL(0.075 ns) = 1.721 ns; Loc. = LC_X40_Y19_N3; Fanout = 2; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|80'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 248 320 384 288 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.930 ns counter1:inst43\|74161:inst5\|f74161:sub\|84 5 COMB LC_X40_Y19_N4 2 " "Info: 5: + IC(0.134 ns) + CELL(0.075 ns) = 1.930 ns; Loc. = LC_X40_Y19_N4; Fanout = 2; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|84'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.075 ns) 2.336 ns counter1:inst43\|74161:inst5\|f74161:sub\|94 6 COMB LC_X40_Y19_N6 1 " "Info: 6: + IC(0.331 ns) + CELL(0.075 ns) = 2.336 ns; Loc. = LC_X40_Y19_N6; Fanout = 1; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|94'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.406 ns" { counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 664 320 384 704 "94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.223 ns) 3.063 ns counter1:inst43\|74161:inst5\|f74161:sub\|110 7 REG LC_X41_Y19_N2 2 " "Info: 7: + IC(0.504 ns) + CELL(0.223 ns) = 3.063 ns; Loc. = LC_X41_Y19_N2; Fanout = 2; REG Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|110'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.727 ns" { counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.706 ns ( 23.05 % ) " "Info: Total cell delay = 0.706 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.357 ns ( 76.95 % ) " "Info: Total interconnect delay = 2.357 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 1.120ns 0.134ns 0.134ns 0.134ns 0.331ns 0.504ns } { 0.000ns 0.183ns 0.075ns 0.075ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.192 ns - Smallest " "Info: - Smallest clock skew is 0.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TURN destination 6.377 ns + Shortest register " "Info: + Shortest clock path from clock \"TURN\" to destination register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns TURN 1 CLK PIN_W12 6 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_W12; Fanout = 6; CLK Node = 'TURN'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { TURN } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 272 64 232 288 "TURN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.183 ns) 2.599 ns control_main:inst65\|74153:inst2\|9~102 2 COMB LC_X28_Y1_N6 1 " "Info: 2: + IC(1.329 ns) + CELL(0.183 ns) = 2.599 ns; Loc. = LC_X28_Y1_N6; Fanout = 1; COMB Node = 'control_main:inst65\|74153:inst2\|9~102'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.512 ns" { TURN control_main:inst65|74153:inst2|9~102 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 2.808 ns control_main:inst65\|74153:inst2\|9~103 3 COMB LC_X28_Y1_N7 8 " "Info: 3: + IC(0.134 ns) + CELL(0.075 ns) = 2.808 ns; Loc. = LC_X28_Y1_N7; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|9~103'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.027 ns) + CELL(0.542 ns) 6.377 ns counter1:inst43\|74161:inst5\|f74161:sub\|110 4 REG LC_X41_Y19_N2 2 " "Info: 4: + IC(3.027 ns) + CELL(0.542 ns) = 6.377 ns; Loc. = LC_X41_Y19_N2; Fanout = 2; REG Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|110'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.569 ns" { control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.887 ns ( 29.59 % ) " "Info: Total cell delay = 1.887 ns ( 29.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 70.41 % ) " "Info: Total interconnect delay = 4.490 ns ( 70.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.377 ns" { TURN control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.377 ns" { TURN TURN~out0 control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 0.000ns 1.329ns 0.134ns 3.027ns } { 0.000ns 1.087ns 0.183ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TURN source 6.185 ns - Longest register " "Info: - Longest clock path from clock \"TURN\" to source register is 6.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns TURN 1 CLK PIN_W12 6 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_W12; Fanout = 6; CLK Node = 'TURN'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { TURN } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 272 64 232 288 "TURN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.366 ns) 2.777 ns control_main:inst65\|74153:inst2\|10~30 2 COMB LC_X28_Y1_N0 8 " "Info: 2: + IC(1.324 ns) + CELL(0.366 ns) = 2.777 ns; Loc. = LC_X28_Y1_N0; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|10~30'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.690 ns" { TURN control_main:inst65|74153:inst2|10~30 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.542 ns) 6.185 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 3 REG LC_X40_Y22_N3 6 " "Info: 3: + IC(2.866 ns) + CELL(0.542 ns) = 6.185 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.408 ns" { control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.995 ns ( 32.26 % ) " "Info: Total cell delay = 1.995 ns ( 32.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.190 ns ( 67.74 % ) " "Info: Total interconnect delay = 4.190 ns ( 67.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.185 ns" { TURN control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.185 ns" { TURN TURN~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.324ns 2.866ns } { 0.000ns 1.087ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.377 ns" { TURN control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.377 ns" { TURN TURN~out0 control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 0.000ns 1.329ns 0.134ns 3.027ns } { 0.000ns 1.087ns 0.183ns 0.075ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.185 ns" { TURN control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.185 ns" { TURN TURN~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.324ns 2.866ns } { 0.000ns 1.087ns 0.366ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 1.120ns 0.134ns 0.134ns 0.134ns 0.331ns 0.504ns } { 0.000ns 0.183ns 0.075ns 0.075ns 0.075ns 0.075ns 0.223ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.377 ns" { TURN control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.377 ns" { TURN TURN~out0 control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 0.000ns 1.329ns 0.134ns 3.027ns } { 0.000ns 1.087ns 0.183ns 0.075ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.185 ns" { TURN control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.185 ns" { TURN TURN~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.324ns 2.866ns } { 0.000ns 1.087ns 0.366ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "B register counter2:inst44\|74161:inst5\|f74161:sub\|99 register counter1:inst43\|74161:inst5\|f74161:sub\|110 335.01 MHz 2.985 ns Internal " "Info: Clock \"B\" has Internal fmax of 335.01 MHz between source register \"counter2:inst44\|74161:inst5\|f74161:sub\|99\" and destination register \"counter1:inst43\|74161:inst5\|f74161:sub\|110\" (period= 2.985 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.063 ns + Longest register register " "Info: + Longest register to register delay is 3.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 1 REG LC_X40_Y22_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.183 ns) 1.303 ns inst56 2 COMB LC_X40_Y19_N1 5 " "Info: 2: + IC(1.120 ns) + CELL(0.183 ns) = 1.303 ns; Loc. = LC_X40_Y19_N1; Fanout = 5; COMB Node = 'inst56'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.303 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 448 792 856 496 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.512 ns counter1:inst43\|74160:inst\|45 3 COMB LC_X40_Y19_N2 5 " "Info: 3: + IC(0.134 ns) + CELL(0.075 ns) = 1.512 ns; Loc. = LC_X40_Y19_N2; Fanout = 5; COMB Node = 'counter1:inst43\|74160:inst\|45'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { inst56 counter1:inst43|74160:inst|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.721 ns counter1:inst43\|74161:inst5\|f74161:sub\|80 4 COMB LC_X40_Y19_N3 2 " "Info: 4: + IC(0.134 ns) + CELL(0.075 ns) = 1.721 ns; Loc. = LC_X40_Y19_N3; Fanout = 2; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|80'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 248 320 384 288 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.930 ns counter1:inst43\|74161:inst5\|f74161:sub\|84 5 COMB LC_X40_Y19_N4 2 " "Info: 5: + IC(0.134 ns) + CELL(0.075 ns) = 1.930 ns; Loc. = LC_X40_Y19_N4; Fanout = 2; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|84'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.075 ns) 2.336 ns counter1:inst43\|74161:inst5\|f74161:sub\|94 6 COMB LC_X40_Y19_N6 1 " "Info: 6: + IC(0.331 ns) + CELL(0.075 ns) = 2.336 ns; Loc. = LC_X40_Y19_N6; Fanout = 1; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|94'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.406 ns" { counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 664 320 384 704 "94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.223 ns) 3.063 ns counter1:inst43\|74161:inst5\|f74161:sub\|110 7 REG LC_X41_Y19_N2 2 " "Info: 7: + IC(0.504 ns) + CELL(0.223 ns) = 3.063 ns; Loc. = LC_X41_Y19_N2; Fanout = 2; REG Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|110'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.727 ns" { counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.706 ns ( 23.05 % ) " "Info: Total cell delay = 0.706 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.357 ns ( 76.95 % ) " "Info: Total interconnect delay = 2.357 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 1.120ns 0.134ns 0.134ns 0.134ns 0.331ns 0.504ns } { 0.000ns 0.183ns 0.075ns 0.075ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.244 ns - Smallest " "Info: - Smallest clock skew is 0.244 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B destination 5.957 ns + Shortest register " "Info: + Shortest clock path from clock \"B\" to destination register is 5.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns B 1 CLK PIN_AA11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_AA11; Fanout = 11; CLK Node = 'B'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 64 232 320 "B" "" } { 224 776 808 240 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.183 ns) 2.388 ns control_main:inst65\|74153:inst2\|9~103 2 COMB LC_X28_Y1_N7 8 " "Info: 2: + IC(1.233 ns) + CELL(0.183 ns) = 2.388 ns; Loc. = LC_X28_Y1_N7; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|9~103'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.416 ns" { B control_main:inst65|74153:inst2|9~103 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.027 ns) + CELL(0.542 ns) 5.957 ns counter1:inst43\|74161:inst5\|f74161:sub\|110 3 REG LC_X41_Y19_N2 2 " "Info: 3: + IC(3.027 ns) + CELL(0.542 ns) = 5.957 ns; Loc. = LC_X41_Y19_N2; Fanout = 2; REG Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|110'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.569 ns" { control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 28.49 % ) " "Info: Total cell delay = 1.697 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.260 ns ( 71.51 % ) " "Info: Total interconnect delay = 4.260 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.957 ns" { B control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.957 ns" { B B~out0 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 0.000ns 1.233ns 3.027ns } { 0.000ns 0.972ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B source 5.713 ns - Longest register " "Info: - Longest clock path from clock \"B\" to source register is 5.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns B 1 CLK PIN_AA11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_AA11; Fanout = 11; CLK Node = 'B'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 64 232 320 "B" "" } { 224 776 808 240 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.075 ns) 2.305 ns control_main:inst65\|74153:inst2\|10~30 2 COMB LC_X28_Y1_N0 8 " "Info: 2: + IC(1.258 ns) + CELL(0.075 ns) = 2.305 ns; Loc. = LC_X28_Y1_N0; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|10~30'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.333 ns" { B control_main:inst65|74153:inst2|10~30 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.542 ns) 5.713 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 3 REG LC_X40_Y22_N3 6 " "Info: 3: + IC(2.866 ns) + CELL(0.542 ns) = 5.713 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.408 ns" { control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.589 ns ( 27.81 % ) " "Info: Total cell delay = 1.589 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 72.19 % ) " "Info: Total interconnect delay = 4.124 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.713 ns" { B control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.713 ns" { B B~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.258ns 2.866ns } { 0.000ns 0.972ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.957 ns" { B control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.957 ns" { B B~out0 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 0.000ns 1.233ns 3.027ns } { 0.000ns 0.972ns 0.183ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.713 ns" { B control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.713 ns" { B B~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.258ns 2.866ns } { 0.000ns 0.972ns 0.075ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 1.120ns 0.134ns 0.134ns 0.134ns 0.331ns 0.504ns } { 0.000ns 0.183ns 0.075ns 0.075ns 0.075ns 0.075ns 0.223ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.957 ns" { B control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.957 ns" { B B~out0 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 0.000ns 1.233ns 3.027ns } { 0.000ns 0.972ns 0.183ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.713 ns" { B control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.713 ns" { B B~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.258ns 2.866ns } { 0.000ns 0.972ns 0.075ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A register counter2:inst44\|74161:inst5\|f74161:sub\|99 register counter1:inst43\|74161:inst5\|f74161:sub\|110 330.58 MHz 3.025 ns Internal " "Info: Clock \"A\" has Internal fmax of 330.58 MHz between source register \"counter2:inst44\|74161:inst5\|f74161:sub\|99\" and destination register \"counter1:inst43\|74161:inst5\|f74161:sub\|110\" (period= 3.025 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.063 ns + Longest register register " "Info: + Longest register to register delay is 3.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 1 REG LC_X40_Y22_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.183 ns) 1.303 ns inst56 2 COMB LC_X40_Y19_N1 5 " "Info: 2: + IC(1.120 ns) + CELL(0.183 ns) = 1.303 ns; Loc. = LC_X40_Y19_N1; Fanout = 5; COMB Node = 'inst56'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.303 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 448 792 856 496 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.512 ns counter1:inst43\|74160:inst\|45 3 COMB LC_X40_Y19_N2 5 " "Info: 3: + IC(0.134 ns) + CELL(0.075 ns) = 1.512 ns; Loc. = LC_X40_Y19_N2; Fanout = 5; COMB Node = 'counter1:inst43\|74160:inst\|45'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { inst56 counter1:inst43|74160:inst|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.721 ns counter1:inst43\|74161:inst5\|f74161:sub\|80 4 COMB LC_X40_Y19_N3 2 " "Info: 4: + IC(0.134 ns) + CELL(0.075 ns) = 1.721 ns; Loc. = LC_X40_Y19_N3; Fanout = 2; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|80'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 248 320 384 288 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 1.930 ns counter1:inst43\|74161:inst5\|f74161:sub\|84 5 COMB LC_X40_Y19_N4 2 " "Info: 5: + IC(0.134 ns) + CELL(0.075 ns) = 1.930 ns; Loc. = LC_X40_Y19_N4; Fanout = 2; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|84'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.075 ns) 2.336 ns counter1:inst43\|74161:inst5\|f74161:sub\|94 6 COMB LC_X40_Y19_N6 1 " "Info: 6: + IC(0.331 ns) + CELL(0.075 ns) = 2.336 ns; Loc. = LC_X40_Y19_N6; Fanout = 1; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|94'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.406 ns" { counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 664 320 384 704 "94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.223 ns) 3.063 ns counter1:inst43\|74161:inst5\|f74161:sub\|110 7 REG LC_X41_Y19_N2 2 " "Info: 7: + IC(0.504 ns) + CELL(0.223 ns) = 3.063 ns; Loc. = LC_X41_Y19_N2; Fanout = 2; REG Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|110'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.727 ns" { counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.706 ns ( 23.05 % ) " "Info: Total cell delay = 0.706 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.357 ns ( 76.95 % ) " "Info: Total interconnect delay = 2.357 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 1.120ns 0.134ns 0.134ns 0.134ns 0.331ns 0.504ns } { 0.000ns 0.183ns 0.075ns 0.075ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.204 ns - Smallest " "Info: - Smallest clock skew is 0.204 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 5.985 ns + Shortest register " "Info: + Shortest clock path from clock \"A\" to destination register is 5.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns A 1 CLK PIN_AB11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_AB11; Fanout = 13; CLK Node = 'A'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 288 64 232 304 "A" "" } { 208 776 808 224 "A" "" } { 296 1248 1328 312 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.280 ns) 2.416 ns control_main:inst65\|74153:inst2\|9~103 2 COMB LC_X28_Y1_N7 8 " "Info: 2: + IC(1.164 ns) + CELL(0.280 ns) = 2.416 ns; Loc. = LC_X28_Y1_N7; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|9~103'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.444 ns" { A control_main:inst65|74153:inst2|9~103 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.027 ns) + CELL(0.542 ns) 5.985 ns counter1:inst43\|74161:inst5\|f74161:sub\|110 3 REG LC_X41_Y19_N2 2 " "Info: 3: + IC(3.027 ns) + CELL(0.542 ns) = 5.985 ns; Loc. = LC_X41_Y19_N2; Fanout = 2; REG Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|110'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.569 ns" { control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.794 ns ( 29.97 % ) " "Info: Total cell delay = 1.794 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.191 ns ( 70.03 % ) " "Info: Total interconnect delay = 4.191 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.985 ns" { A control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.985 ns" { A A~out0 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 0.000ns 1.164ns 3.027ns } { 0.000ns 0.972ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A source 5.781 ns - Longest register " "Info: - Longest clock path from clock \"A\" to source register is 5.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns A 1 CLK PIN_AB11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_AB11; Fanout = 13; CLK Node = 'A'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 288 64 232 304 "A" "" } { 208 776 808 224 "A" "" } { 296 1248 1328 312 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.183 ns) 2.373 ns control_main:inst65\|74153:inst2\|10~30 2 COMB LC_X28_Y1_N0 8 " "Info: 2: + IC(1.218 ns) + CELL(0.183 ns) = 2.373 ns; Loc. = LC_X28_Y1_N0; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|10~30'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.401 ns" { A control_main:inst65|74153:inst2|10~30 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.542 ns) 5.781 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 3 REG LC_X40_Y22_N3 6 " "Info: 3: + IC(2.866 ns) + CELL(0.542 ns) = 5.781 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.408 ns" { control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 29.35 % ) " "Info: Total cell delay = 1.697 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.084 ns ( 70.65 % ) " "Info: Total interconnect delay = 4.084 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.781 ns" { A control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.781 ns" { A A~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.218ns 2.866ns } { 0.000ns 0.972ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.985 ns" { A control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.985 ns" { A A~out0 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 0.000ns 1.164ns 3.027ns } { 0.000ns 0.972ns 0.280ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.781 ns" { A control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.781 ns" { A A~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.218ns 2.866ns } { 0.000ns 0.972ns 0.183ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "3.063 ns" { counter2:inst44|74161:inst5|f74161:sub|99 inst56 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 1.120ns 0.134ns 0.134ns 0.134ns 0.331ns 0.504ns } { 0.000ns 0.183ns 0.075ns 0.075ns 0.075ns 0.075ns 0.223ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.985 ns" { A control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.985 ns" { A A~out0 control_main:inst65|74153:inst2|9~103 counter1:inst43|74161:inst5|f74161:sub|110 } { 0.000ns 0.000ns 1.164ns 3.027ns } { 0.000ns 0.972ns 0.280ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.781 ns" { A control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.781 ns" { A A~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.218ns 2.866ns } { 0.000ns 0.972ns 0.183ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1 register counter3:inst49\|74160:inst\|6 register counter3:inst49\|74161:inst5\|f74161:sub\|99 340.95 MHz 2.933 ns Internal " "Info: Clock \"clk1\" has Internal fmax of 340.95 MHz between source register \"counter3:inst49\|74160:inst\|6\" and destination register \"counter3:inst49\|74161:inst5\|f74161:sub\|99\" (period= 2.933 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.767 ns + Longest register register " "Info: + Longest register to register delay is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter3:inst49\|74160:inst\|6 1 REG LC_X40_Y24_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y24_N5; Fanout = 6; REG Node = 'counter3:inst49\|74160:inst\|6'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { counter3:inst49|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.183 ns) 0.605 ns counter3:inst49\|74160:inst\|45 2 COMB LC_X40_Y24_N8 5 " "Info: 2: + IC(0.422 ns) + CELL(0.183 ns) = 0.605 ns; Loc. = LC_X40_Y24_N8; Fanout = 5; COMB Node = 'counter3:inst49\|74160:inst\|45'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.605 ns" { counter3:inst49|74160:inst|6 counter3:inst49|74160:inst|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.183 ns) 1.294 ns counter3:inst49\|74161:inst5\|f74161:sub\|80 3 COMB LC_X40_Y24_N2 2 " "Info: 3: + IC(0.506 ns) + CELL(0.183 ns) = 1.294 ns; Loc. = LC_X40_Y24_N2; Fanout = 2; COMB Node = 'counter3:inst49\|74161:inst5\|f74161:sub\|80'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.689 ns" { counter3:inst49|74160:inst|45 counter3:inst49|74161:inst5|f74161:sub|80 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 248 320 384 288 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.075 ns) 1.693 ns counter3:inst49\|74161:inst5\|f74161:sub\|84 4 COMB LC_X40_Y24_N1 2 " "Info: 4: + IC(0.324 ns) + CELL(0.075 ns) = 1.693 ns; Loc. = LC_X40_Y24_N1; Fanout = 2; COMB Node = 'counter3:inst49\|74161:inst5\|f74161:sub\|84'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.399 ns" { counter3:inst49|74161:inst5|f74161:sub|80 counter3:inst49|74161:inst5|f74161:sub|84 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.183 ns) 2.219 ns counter3:inst49\|74161:inst5\|f74161:sub\|97 5 COMB LC_X40_Y24_N9 1 " "Info: 5: + IC(0.343 ns) + CELL(0.183 ns) = 2.219 ns; Loc. = LC_X40_Y24_N9; Fanout = 1; COMB Node = 'counter3:inst49\|74161:inst5\|f74161:sub\|97'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.526 ns" { counter3:inst49|74161:inst5|f74161:sub|84 counter3:inst49|74161:inst5|f74161:sub|97 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 560 320 384 600 "97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.223 ns) 2.767 ns counter3:inst49\|74161:inst5\|f74161:sub\|99 6 REG LC_X40_Y24_N0 3 " "Info: 6: + IC(0.325 ns) + CELL(0.223 ns) = 2.767 ns; Loc. = LC_X40_Y24_N0; Fanout = 3; REG Node = 'counter3:inst49\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.548 ns" { counter3:inst49|74161:inst5|f74161:sub|97 counter3:inst49|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.847 ns ( 30.61 % ) " "Info: Total cell delay = 0.847 ns ( 30.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.920 ns ( 69.39 % ) " "Info: Total interconnect delay = 1.920 ns ( 69.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.767 ns" { counter3:inst49|74160:inst|6 counter3:inst49|74160:inst|45 counter3:inst49|74161:inst5|f74161:sub|80 counter3:inst49|74161:inst5|f74161:sub|84 counter3:inst49|74161:inst5|f74161:sub|97 counter3:inst49|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.767 ns" { counter3:inst49|74160:inst|6 counter3:inst49|74160:inst|45 counter3:inst49|74161:inst5|f74161:sub|80 counter3:inst49|74161:inst5|f74161:sub|84 counter3:inst49|74161:inst5|f74161:sub|97 counter3:inst49|74161:inst5|f74161:sub|99 } { 0.000ns 0.422ns 0.506ns 0.324ns 0.343ns 0.325ns } { 0.000ns 0.183ns 0.183ns 0.075ns 0.183ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 6.081 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 6.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns clk1 1 CLK PIN_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'clk1'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 320 64 232 336 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.280 ns) 2.691 ns control_main:inst65\|74153:inst3\|9~18 2 COMB LC_X28_Y1_N5 8 " "Info: 2: + IC(1.324 ns) + CELL(0.280 ns) = 2.691 ns; Loc. = LC_X28_Y1_N5; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst3\|9~18'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.604 ns" { clk1 control_main:inst65|74153:inst3|9~18 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.848 ns) + CELL(0.542 ns) 6.081 ns counter3:inst49\|74161:inst5\|f74161:sub\|99 3 REG LC_X40_Y24_N0 3 " "Info: 3: + IC(2.848 ns) + CELL(0.542 ns) = 6.081 ns; Loc. = LC_X40_Y24_N0; Fanout = 3; REG Node = 'counter3:inst49\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.390 ns" { control_main:inst65|74153:inst3|9~18 counter3:inst49|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 31.39 % ) " "Info: Total cell delay = 1.909 ns ( 31.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.172 ns ( 68.61 % ) " "Info: Total interconnect delay = 4.172 ns ( 68.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.081 ns" { clk1 control_main:inst65|74153:inst3|9~18 counter3:inst49|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.081 ns" { clk1 clk1~out0 control_main:inst65|74153:inst3|9~18 counter3:inst49|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.324ns 2.848ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 6.081 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 6.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns clk1 1 CLK PIN_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'clk1'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 320 64 232 336 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.280 ns) 2.691 ns control_main:inst65\|74153:inst3\|9~18 2 COMB LC_X28_Y1_N5 8 " "Info: 2: + IC(1.324 ns) + CELL(0.280 ns) = 2.691 ns; Loc. = LC_X28_Y1_N5; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst3\|9~18'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.604 ns" { clk1 control_main:inst65|74153:inst3|9~18 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.848 ns) + CELL(0.542 ns) 6.081 ns counter3:inst49\|74160:inst\|6 3 REG LC_X40_Y24_N5 6 " "Info: 3: + IC(2.848 ns) + CELL(0.542 ns) = 6.081 ns; Loc. = LC_X40_Y24_N5; Fanout = 6; REG Node = 'counter3:inst49\|74160:inst\|6'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.390 ns" { control_main:inst65|74153:inst3|9~18 counter3:inst49|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 31.39 % ) " "Info: Total cell delay = 1.909 ns ( 31.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.172 ns ( 68.61 % ) " "Info: Total interconnect delay = 4.172 ns ( 68.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.081 ns" { clk1 control_main:inst65|74153:inst3|9~18 counter3:inst49|74160:inst|6 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.081 ns" { clk1 clk1~out0 control_main:inst65|74153:inst3|9~18 counter3:inst49|74160:inst|6 } { 0.000ns 0.000ns 1.324ns 2.848ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.081 ns" { clk1 control_main:inst65|74153:inst3|9~18 counter3:inst49|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.081 ns" { clk1 clk1~out0 control_main:inst65|74153:inst3|9~18 counter3:inst49|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.324ns 2.848ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.081 ns" { clk1 control_main:inst65|74153:inst3|9~18 counter3:inst49|74160:inst|6 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.081 ns" { clk1 clk1~out0 control_main:inst65|74153:inst3|9~18 counter3:inst49|74160:inst|6 } { 0.000ns 0.000ns 1.324ns 2.848ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.767 ns" { counter3:inst49|74160:inst|6 counter3:inst49|74160:inst|45 counter3:inst49|74161:inst5|f74161:sub|80 counter3:inst49|74161:inst5|f74161:sub|84 counter3:inst49|74161:inst5|f74161:sub|97 counter3:inst49|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "2.767 ns" { counter3:inst49|74160:inst|6 counter3:inst49|74160:inst|45 counter3:inst49|74161:inst5|f74161:sub|80 counter3:inst49|74161:inst5|f74161:sub|84 counter3:inst49|74161:inst5|f74161:sub|97 counter3:inst49|74161:inst5|f74161:sub|99 } { 0.000ns 0.422ns 0.506ns 0.324ns 0.343ns 0.325ns } { 0.000ns 0.183ns 0.183ns 0.075ns 0.183ns 0.223ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.081 ns" { clk1 control_main:inst65|74153:inst3|9~18 counter3:inst49|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.081 ns" { clk1 clk1~out0 control_main:inst65|74153:inst3|9~18 counter3:inst49|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.324ns 2.848ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.081 ns" { clk1 control_main:inst65|74153:inst3|9~18 counter3:inst49|74160:inst|6 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.081 ns" { clk1 clk1~out0 control_main:inst65|74153:inst3|9~18 counter3:inst49|74160:inst|6 } { 0.000ns 0.000ns 1.324ns 2.848ns } { 0.000ns 1.087ns 0.280ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "counter2:inst44\|74160:inst\|8 B B 2.900 ns register " "Info: tsu for register \"counter2:inst44\|74160:inst\|8\" (data pin = \"B\", clock pin = \"B\") is 2.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.603 ns + Longest pin register " "Info: + Longest pin to register delay is 8.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns B 1 CLK PIN_AA11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_AA11; Fanout = 11; CLK Node = 'B'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 64 232 320 "B" "" } { 224 776 808 240 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.989 ns) + CELL(0.183 ns) 5.144 ns inst56~12 2 COMB LC_X28_Y1_N3 2 " "Info: 2: + IC(3.989 ns) + CELL(0.183 ns) = 5.144 ns; Loc. = LC_X28_Y1_N3; Fanout = 2; COMB Node = 'inst56~12'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "4.172 ns" { B inst56~12 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 448 792 856 496 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.280 ns) 7.807 ns counter2:inst44\|74160:inst\|50~34 3 COMB LC_X41_Y22_N0 3 " "Info: 3: + IC(2.383 ns) + CELL(0.280 ns) = 7.807 ns; Loc. = LC_X41_Y22_N0; Fanout = 3; COMB Node = 'counter2:inst44\|74160:inst\|50~34'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.663 ns" { inst56~12 counter2:inst44|74160:inst|50~34 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.458 ns) 8.603 ns counter2:inst44\|74160:inst\|8 4 REG LC_X41_Y22_N8 3 " "Info: 4: + IC(0.338 ns) + CELL(0.458 ns) = 8.603 ns; Loc. = LC_X41_Y22_N8; Fanout = 3; REG Node = 'counter2:inst44\|74160:inst\|8'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.796 ns" { counter2:inst44|74160:inst|50~34 counter2:inst44|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.893 ns ( 22.00 % ) " "Info: Total cell delay = 1.893 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.710 ns ( 78.00 % ) " "Info: Total interconnect delay = 6.710 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "8.603 ns" { B inst56~12 counter2:inst44|74160:inst|50~34 counter2:inst44|74160:inst|8 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "8.603 ns" { B B~out0 inst56~12 counter2:inst44|74160:inst|50~34 counter2:inst44|74160:inst|8 } { 0.000ns 0.000ns 3.989ns 2.383ns 0.338ns } { 0.000ns 0.972ns 0.183ns 0.280ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B destination 5.713 ns - Shortest register " "Info: - Shortest clock path from clock \"B\" to destination register is 5.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns B 1 CLK PIN_AA11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_AA11; Fanout = 11; CLK Node = 'B'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 64 232 320 "B" "" } { 224 776 808 240 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.075 ns) 2.305 ns control_main:inst65\|74153:inst2\|10~30 2 COMB LC_X28_Y1_N0 8 " "Info: 2: + IC(1.258 ns) + CELL(0.075 ns) = 2.305 ns; Loc. = LC_X28_Y1_N0; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|10~30'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.333 ns" { B control_main:inst65|74153:inst2|10~30 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.542 ns) 5.713 ns counter2:inst44\|74160:inst\|8 3 REG LC_X41_Y22_N8 3 " "Info: 3: + IC(2.866 ns) + CELL(0.542 ns) = 5.713 ns; Loc. = LC_X41_Y22_N8; Fanout = 3; REG Node = 'counter2:inst44\|74160:inst\|8'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.408 ns" { control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.589 ns ( 27.81 % ) " "Info: Total cell delay = 1.589 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 72.19 % ) " "Info: Total interconnect delay = 4.124 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.713 ns" { B control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|8 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.713 ns" { B B~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|8 } { 0.000ns 0.000ns 1.258ns 2.866ns } { 0.000ns 0.972ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "8.603 ns" { B inst56~12 counter2:inst44|74160:inst|50~34 counter2:inst44|74160:inst|8 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "8.603 ns" { B B~out0 inst56~12 counter2:inst44|74160:inst|50~34 counter2:inst44|74160:inst|8 } { 0.000ns 0.000ns 3.989ns 2.383ns 0.338ns } { 0.000ns 0.972ns 0.183ns 0.280ns 0.458ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.713 ns" { B control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|8 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "5.713 ns" { B B~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74160:inst|8 } { 0.000ns 0.000ns 1.258ns 2.866ns } { 0.000ns 0.972ns 0.075ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "TURN OB counter2:inst44\|74161:inst5\|f74161:sub\|99 17.372 ns register " "Info: tco from clock \"TURN\" to destination pin \"OB\" through register \"counter2:inst44\|74161:inst5\|f74161:sub\|99\" is 17.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TURN source 6.185 ns + Longest register " "Info: + Longest clock path from clock \"TURN\" to source register is 6.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns TURN 1 CLK PIN_W12 6 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_W12; Fanout = 6; CLK Node = 'TURN'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { TURN } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 272 64 232 288 "TURN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.366 ns) 2.777 ns control_main:inst65\|74153:inst2\|10~30 2 COMB LC_X28_Y1_N0 8 " "Info: 2: + IC(1.324 ns) + CELL(0.366 ns) = 2.777 ns; Loc. = LC_X28_Y1_N0; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|10~30'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.690 ns" { TURN control_main:inst65|74153:inst2|10~30 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.542 ns) 6.185 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 3 REG LC_X40_Y22_N3 6 " "Info: 3: + IC(2.866 ns) + CELL(0.542 ns) = 6.185 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.408 ns" { control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.995 ns ( 32.26 % ) " "Info: Total cell delay = 1.995 ns ( 32.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.190 ns ( 67.74 % ) " "Info: Total interconnect delay = 4.190 ns ( 67.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.185 ns" { TURN control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.185 ns" { TURN TURN~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.324ns 2.866ns } { 0.000ns 1.087ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.031 ns + Longest register pin " "Info: + Longest register to pin delay is 11.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:inst44\|74161:inst5\|f74161:sub\|99 1 REG LC_X40_Y22_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y22_N3; Fanout = 6; REG Node = 'counter2:inst44\|74161:inst5\|f74161:sub\|99'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.280 ns) 0.876 ns 21mux:inst18\|5~31 2 COMB LC_X41_Y22_N5 1 " "Info: 2: + IC(0.596 ns) + CELL(0.280 ns) = 0.876 ns; Loc. = LC_X41_Y22_N5; Fanout = 1; COMB Node = '21mux:inst18\|5~31'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.876 ns" { counter2:inst44|74161:inst5|f74161:sub|99 21mux:inst18|5~31 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.366 ns) 2.174 ns 21mux:inst18\|5~32 3 COMB LC_X40_Y23_N9 1 " "Info: 3: + IC(0.932 ns) + CELL(0.366 ns) = 2.174 ns; Loc. = LC_X40_Y23_N9; Fanout = 1; COMB Node = '21mux:inst18\|5~32'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.298 ns" { 21mux:inst18|5~31 21mux:inst18|5~32 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.075 ns) 2.564 ns 21mux:inst18\|5~33 4 COMB LC_X40_Y23_N2 1 " "Info: 4: + IC(0.315 ns) + CELL(0.075 ns) = 2.564 ns; Loc. = LC_X40_Y23_N2; Fanout = 1; COMB Node = '21mux:inst18\|5~33'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.390 ns" { 21mux:inst18|5~32 21mux:inst18|5~33 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.183 ns) 3.850 ns 21mux:inst18\|5~34 5 COMB LC_X39_Y19_N9 1 " "Info: 5: + IC(1.103 ns) + CELL(0.183 ns) = 3.850 ns; Loc. = LC_X39_Y19_N9; Fanout = 1; COMB Node = '21mux:inst18\|5~34'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.286 ns" { 21mux:inst18|5~33 21mux:inst18|5~34 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.183 ns) 5.082 ns 21mux:inst18\|5~38 6 COMB LC_X39_Y20_N3 7 " "Info: 6: + IC(1.049 ns) + CELL(0.183 ns) = 5.082 ns; Loc. = LC_X39_Y20_N3; Fanout = 7; COMB Node = '21mux:inst18\|5~38'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.232 ns" { 21mux:inst18|5~34 21mux:inst18|5~38 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(0.183 ns) 7.289 ns 7448:inst20\|68~42 7 COMB LC_X41_Y1_N7 1 " "Info: 7: + IC(2.024 ns) + CELL(0.183 ns) = 7.289 ns; Loc. = LC_X41_Y1_N7; Fanout = 1; COMB Node = '7448:inst20\|68~42'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.207 ns" { 21mux:inst18|5~38 7448:inst20|68~42 } "NODE_NAME" } } { "7448.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/7448.bdf" { { 264 688 752 304 "68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(2.404 ns) 11.031 ns OB 8 PIN PIN_AB8 0 " "Info: 8: + IC(1.338 ns) + CELL(2.404 ns) = 11.031 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'OB'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.742 ns" { 7448:inst20|68~42 OB } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 1688 1864 320 "OB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.674 ns ( 33.31 % ) " "Info: Total cell delay = 3.674 ns ( 33.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.357 ns ( 66.69 % ) " "Info: Total interconnect delay = 7.357 ns ( 66.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "11.031 ns" { counter2:inst44|74161:inst5|f74161:sub|99 21mux:inst18|5~31 21mux:inst18|5~32 21mux:inst18|5~33 21mux:inst18|5~34 21mux:inst18|5~38 7448:inst20|68~42 OB } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "11.031 ns" { counter2:inst44|74161:inst5|f74161:sub|99 21mux:inst18|5~31 21mux:inst18|5~32 21mux:inst18|5~33 21mux:inst18|5~34 21mux:inst18|5~38 7448:inst20|68~42 OB } { 0.000ns 0.596ns 0.932ns 0.315ns 1.103ns 1.049ns 2.024ns 1.338ns } { 0.000ns 0.280ns 0.366ns 0.075ns 0.183ns 0.183ns 0.183ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.185 ns" { TURN control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.185 ns" { TURN TURN~out0 control_main:inst65|74153:inst2|10~30 counter2:inst44|74161:inst5|f74161:sub|99 } { 0.000ns 0.000ns 1.324ns 2.866ns } { 0.000ns 1.087ns 0.366ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "11.031 ns" { counter2:inst44|74161:inst5|f74161:sub|99 21mux:inst18|5~31 21mux:inst18|5~32 21mux:inst18|5~33 21mux:inst18|5~34 21mux:inst18|5~38 7448:inst20|68~42 OB } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "11.031 ns" { counter2:inst44|74161:inst5|f74161:sub|99 21mux:inst18|5~31 21mux:inst18|5~32 21mux:inst18|5~33 21mux:inst18|5~34 21mux:inst18|5~38 7448:inst20|68~42 OB } { 0.000ns 0.596ns 0.932ns 0.315ns 1.103ns 1.049ns 2.024ns 1.338ns } { 0.000ns 0.280ns 0.366ns 0.075ns 0.183ns 0.183ns 0.183ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A OB 15.084 ns Longest " "Info: Longest tpd from source pin \"A\" to destination pin \"OB\" is 15.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns A 1 CLK PIN_AB11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_AB11; Fanout = 13; CLK Node = 'A'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 288 64 232 304 "A" "" } { 208 776 808 224 "A" "" } { 296 1248 1328 312 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.895 ns) + CELL(0.280 ns) 6.147 ns 21mux:inst19\|5~149 2 COMB LC_X41_Y23_N0 6 " "Info: 2: + IC(4.895 ns) + CELL(0.280 ns) = 6.147 ns; Loc. = LC_X41_Y23_N0; Fanout = 6; COMB Node = '21mux:inst19\|5~149'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.175 ns" { A 21mux:inst19|5~149 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.366 ns) 7.903 ns 21mux:inst18\|5~34 3 COMB LC_X39_Y19_N9 1 " "Info: 3: + IC(1.390 ns) + CELL(0.366 ns) = 7.903 ns; Loc. = LC_X39_Y19_N9; Fanout = 1; COMB Node = '21mux:inst18\|5~34'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.756 ns" { 21mux:inst19|5~149 21mux:inst18|5~34 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.183 ns) 9.135 ns 21mux:inst18\|5~38 4 COMB LC_X39_Y20_N3 7 " "Info: 4: + IC(1.049 ns) + CELL(0.183 ns) = 9.135 ns; Loc. = LC_X39_Y20_N3; Fanout = 7; COMB Node = '21mux:inst18\|5~38'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.232 ns" { 21mux:inst18|5~34 21mux:inst18|5~38 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(0.183 ns) 11.342 ns 7448:inst20\|68~42 5 COMB LC_X41_Y1_N7 1 " "Info: 5: + IC(2.024 ns) + CELL(0.183 ns) = 11.342 ns; Loc. = LC_X41_Y1_N7; Fanout = 1; COMB Node = '7448:inst20\|68~42'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "2.207 ns" { 21mux:inst18|5~38 7448:inst20|68~42 } "NODE_NAME" } } { "7448.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/7448.bdf" { { 264 688 752 304 "68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(2.404 ns) 15.084 ns OB 6 PIN PIN_AB8 0 " "Info: 6: + IC(1.338 ns) + CELL(2.404 ns) = 15.084 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'OB'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.742 ns" { 7448:inst20|68~42 OB } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 1688 1864 320 "OB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.388 ns ( 29.09 % ) " "Info: Total cell delay = 4.388 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.696 ns ( 70.91 % ) " "Info: Total interconnect delay = 10.696 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "15.084 ns" { A 21mux:inst19|5~149 21mux:inst18|5~34 21mux:inst18|5~38 7448:inst20|68~42 OB } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "15.084 ns" { A A~out0 21mux:inst19|5~149 21mux:inst18|5~34 21mux:inst18|5~38 7448:inst20|68~42 OB } { 0.000ns 0.000ns 4.895ns 1.390ns 1.049ns 2.024ns 1.338ns } { 0.000ns 0.972ns 0.280ns 0.366ns 0.183ns 0.183ns 2.404ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter1:inst43\|74160:inst\|6 B change -0.427 ns register " "Info: th for register \"counter1:inst43\|74160:inst\|6\" (data pin = \"B\", clock pin = \"change\") is -0.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "change destination 6.389 ns + Longest register " "Info: + Longest clock path from clock \"change\" to destination register is 6.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns change 1 CLK PIN_AA13 4 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AA13; Fanout = 4; CLK Node = 'change'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 336 64 232 352 "change" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.075 ns) 2.611 ns control_main:inst65\|74153:inst2\|9~102 2 COMB LC_X28_Y1_N6 1 " "Info: 2: + IC(1.449 ns) + CELL(0.075 ns) = 2.611 ns; Loc. = LC_X28_Y1_N6; Fanout = 1; COMB Node = 'control_main:inst65\|74153:inst2\|9~102'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "1.524 ns" { change control_main:inst65|74153:inst2|9~102 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 2.820 ns control_main:inst65\|74153:inst2\|9~103 3 COMB LC_X28_Y1_N7 8 " "Info: 3: + IC(0.134 ns) + CELL(0.075 ns) = 2.820 ns; Loc. = LC_X28_Y1_N7; Fanout = 8; COMB Node = 'control_main:inst65\|74153:inst2\|9~103'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.209 ns" { control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.027 ns) + CELL(0.542 ns) 6.389 ns counter1:inst43\|74160:inst\|6 4 REG LC_X40_Y19_N0 5 " "Info: 4: + IC(3.027 ns) + CELL(0.542 ns) = 6.389 ns; Loc. = LC_X40_Y19_N0; Fanout = 5; REG Node = 'counter1:inst43\|74160:inst\|6'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.569 ns" { control_main:inst65|74153:inst2|9~103 counter1:inst43|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.779 ns ( 27.84 % ) " "Info: Total cell delay = 1.779 ns ( 27.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.610 ns ( 72.16 % ) " "Info: Total interconnect delay = 4.610 ns ( 72.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.389 ns" { change control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74160:inst|6 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.389 ns" { change change~out0 control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74160:inst|6 } { 0.000ns 0.000ns 1.449ns 0.134ns 3.027ns } { 0.000ns 1.087ns 0.075ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.916 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns B 1 CLK PIN_AA11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_AA11; Fanout = 11; CLK Node = 'B'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 64 232 320 "B" "" } { 224 776 808 240 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.901 ns) + CELL(0.280 ns) 6.153 ns inst56 2 COMB LC_X40_Y19_N1 5 " "Info: 2: + IC(4.901 ns) + CELL(0.280 ns) = 6.153 ns; Loc. = LC_X40_Y19_N1; Fanout = 5; COMB Node = 'inst56'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "5.181 ns" { B inst56 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 448 792 856 496 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.458 ns) 6.916 ns counter1:inst43\|74160:inst\|6 3 REG LC_X40_Y19_N0 5 " "Info: 3: + IC(0.305 ns) + CELL(0.458 ns) = 6.916 ns; Loc. = LC_X40_Y19_N0; Fanout = 5; REG Node = 'counter1:inst43\|74160:inst\|6'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.763 ns" { inst56 counter1:inst43|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.710 ns ( 24.73 % ) " "Info: Total cell delay = 1.710 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.206 ns ( 75.27 % ) " "Info: Total interconnect delay = 5.206 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.916 ns" { B inst56 counter1:inst43|74160:inst|6 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.916 ns" { B B~out0 inst56 counter1:inst43|74160:inst|6 } { 0.000ns 0.000ns 4.901ns 0.305ns } { 0.000ns 0.972ns 0.280ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.389 ns" { change control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74160:inst|6 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.389 ns" { change change~out0 control_main:inst65|74153:inst2|9~102 control_main:inst65|74153:inst2|9~103 counter1:inst43|74160:inst|6 } { 0.000ns 0.000ns 1.449ns 0.134ns 3.027ns } { 0.000ns 1.087ns 0.075ns 0.075ns 0.542ns } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "6.916 ns" { B inst56 counter1:inst43|74160:inst|6 } "NODE_NAME" } } { "s:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "s:/altera/win/Technology_Viewer.qrui" "6.916 ns" { B B~out0 inst56 counter1:inst43|74160:inst|6 } { 0.000ns 0.000ns 4.901ns 0.305ns } { 0.000ns 0.972ns 0.280ns 0.458ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 20:43:19 2024 " "Info: Processing ended: Wed Jun 05 20:43:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
