{
    "FIRMWARE_REG":[
	{
	    "name":"global_work_status",
	    "address":"0x0000"
	},
	{
	    "name":"global_work_mode",
	    "address":"0x0001"
	},
	{
	    "name":"global_reset",
	    "address":"0x0002"
	},
	{
	    "name":"upload_data",
	    "address":"0x0003"
	},
	{
	    "name":"all_buffer_reset",
	    "address":"0x0004"
	},
	{
	    "name":"set_daq_id",
	    "address":"0x0005"
	},
	{
	    "name":"chip_reset",
	    "address":"0x00013"
	},
	{
	    "name":"chip_serial_delay",
	    "address":"0x0014"
	},
	{
	    "name":"load_m",
	    "address":"0x0015"
	},
	{
	    "name":"load_c",
	    "address":"0x0016"
	},
	{
	    "name":"chip_wr_cfg",
	    "address":"0x0021"
	},
	{
	    "name":"chip_wr_addr",
	    "address":"0x0022"
	},
	{
	    "name":"chip_wr_data",
	    "address":"0x0023"
	},
	{
	    "name":"chip_reg_readback",
	    "address":"0x0024"
	},
	{
	    "name":"DAC_CFG",
	    "address":[
			"0x0051",
			"0x0052",
			"0x0053",
			"0x0054"
	    ]
	},
	{
	    "name":"DAC_RECONFIG",
	    "address":"0x0019"
	},	
	{
	    "name":"TRIGGER_BUSY_LENGTH_H",
	    "address":"0x140",
	    "comment":"Veto/Busy length for next tlu trigger; high"
	},
	{
	    "name":"TRIGGER_BUSY_LENGTH_L",
	    "address":"0x141",
	    "comment":"Veto/Busy length for next tlu trigger; LSB 25ns",	    
	    "comment_1":"default 200; 5us"
	},
	{
	    "name":"PIXEL_ACCEPT_WIN_CLOSE_H",
	    "address":"0x142",
	    "comment":"Close of accept window for arriving taichu data after tlu trigger; high",
	    "comment_1":"default 0"
	},
	{
	    "name":"PIXEL_ACCEPT_WIN_CLOSE_L",
	    "address":"0x143",
	    "comment":"Close of accept window for arriving taichu data after tlu trigger; LSB 25ns",
	    "comment_1":"default 200; 5us"
	},
	{
	    "name":"PIXEL_ACCEPT_WIN_OPEN_H",
	    "address":"0x144",
	    "comment":"Start of accept window for arriving taichu data after tlu trigger; high",
	    "comment_1":"default 0"
	},
	{
	    "name":"PIXEL_ACCEPT_WIN_OPEN_L",
	    "address":"0x145",
	    "comment":"Start of accept window for arriving taichu data after tlu trigger; LSB 25ns",
	    "comment_1":"default 0"	    
	},
	{
	    "name":"MODE_PIXEL_ARRIVE_EARLIER",
	    "address":"0x146",
	    "comment":"any none-Zero number to indicate PIXEL_ARRIVE_EARLIER, and pixel data will be buffered and wait for TLU trigger",
	    "comment_1":"default 0, pixel data is later than tlu trigger"
	},
	{
	    "name":"TRIGGER_ACCEPT_WIN_CLOSE_H",
	    "address":"0x147",
	    "comment":"Close of accept window for arriving tlu trigger after pixel data; high",
	    "comment_1":"default 0"
	},
	{
	    "name":"TRIGGER_ACCEPT_WIN_CLOSE_L",
	    "address":"0x148",
	    "comment":" Close of accept window for arriving tlu trigger after pixel data; LSB 25ns",
	    "comment_1":"default 200; 5us"
	}
    ]
}
