
stm32f103vct6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014be8  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000de90  08014dd8  08014dd8  00024dd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022c68  08022c68  000402c0  2**0
                  CONTENTS
  4 .ARM          00000000  08022c68  08022c68  000402c0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08022c68  08022c68  000402c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022c68  08022c68  00032c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022c6c  08022c6c  00032c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c0  20000000  08022c70  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b44  200002c0  08022f30  000402c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004e04  08022f30  00044e04  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000402c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00068a31  00000000  00000000  000402e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000a493  00000000  00000000  000a8d1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002a28  00000000  00000000  000b31b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000025a8  00000000  00000000  000b5bd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003c8b5  00000000  00000000  000b8180  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00038332  00000000  00000000  000f4a35  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00129a0d  00000000  00000000  0012cd67  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00256774  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b224  00000000  00000000  002567f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200002c0 	.word	0x200002c0
 800020c:	00000000 	.word	0x00000000
 8000210:	08014dc0 	.word	0x08014dc0

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200002c4 	.word	0x200002c4
 800022c:	08014dc0 	.word	0x08014dc0

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800036e:	f1a4 0401 	sub.w	r4, r4, #1
 8000372:	d1e9      	bne.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000b68:	4b20      	ldr	r3, [pc, #128]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b6a:	4a21      	ldr	r2, [pc, #132]	; (8000bf0 <MX_ADC1_Init+0x98>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b76:	4b1d      	ldr	r3, [pc, #116]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b82:	4b1a      	ldr	r3, [pc, #104]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b84:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b8a:	4b18      	ldr	r3, [pc, #96]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000b90:	4b16      	ldr	r3, [pc, #88]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b92:	2202      	movs	r2, #2
 8000b94:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b96:	4815      	ldr	r0, [pc, #84]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b98:	f001 fb8c 	bl	80022b4 <HAL_ADC_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000ba2:	f000 fd8b 	bl	80016bc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000ba6:	230e      	movs	r3, #14
 8000ba8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000bae:	2305      	movs	r3, #5
 8000bb0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bb2:	1d3b      	adds	r3, r7, #4
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	480d      	ldr	r0, [pc, #52]	; (8000bec <MX_ADC1_Init+0x94>)
 8000bb8:	f001 fe2c 	bl	8002814 <HAL_ADC_ConfigChannel>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000bc2:	f000 fd7b 	bl	80016bc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000bc6:	230f      	movs	r3, #15
 8000bc8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4806      	ldr	r0, [pc, #24]	; (8000bec <MX_ADC1_Init+0x94>)
 8000bd4:	f001 fe1e 	bl	8002814 <HAL_ADC_ConfigChannel>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000bde:	f000 fd6d 	bl	80016bc <Error_Handler>
  }

}
 8000be2:	bf00      	nop
 8000be4:	3710      	adds	r7, #16
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	200028f8 	.word	0x200028f8
 8000bf0:	40012400 	.word	0x40012400

08000bf4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a2c      	ldr	r2, [pc, #176]	; (8000cc0 <HAL_ADC_MspInit+0xcc>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d151      	bne.n	8000cb8 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c14:	4b2b      	ldr	r3, [pc, #172]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c16:	699b      	ldr	r3, [r3, #24]
 8000c18:	4a2a      	ldr	r2, [pc, #168]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c1e:	6193      	str	r3, [r2, #24]
 8000c20:	4b28      	ldr	r3, [pc, #160]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2c:	4b25      	ldr	r3, [pc, #148]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	4a24      	ldr	r2, [pc, #144]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c32:	f043 0310 	orr.w	r3, r3, #16
 8000c36:	6193      	str	r3, [r2, #24]
 8000c38:	4b22      	ldr	r3, [pc, #136]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	f003 0310 	and.w	r3, r3, #16
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|BAT_AD_CHECK_Pin;
 8000c44:	2330      	movs	r3, #48	; 0x30
 8000c46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4c:	f107 0310 	add.w	r3, r7, #16
 8000c50:	4619      	mov	r1, r3
 8000c52:	481d      	ldr	r0, [pc, #116]	; (8000cc8 <HAL_ADC_MspInit+0xd4>)
 8000c54:	f002 fd96 	bl	8003784 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c58:	4b1c      	ldr	r3, [pc, #112]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c5a:	4a1d      	ldr	r2, [pc, #116]	; (8000cd0 <HAL_ADC_MspInit+0xdc>)
 8000c5c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c5e:	4b1b      	ldr	r3, [pc, #108]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c64:	4b19      	ldr	r3, [pc, #100]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c6a:	4b18      	ldr	r3, [pc, #96]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c6c:	2280      	movs	r2, #128	; 0x80
 8000c6e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c70:	4b16      	ldr	r3, [pc, #88]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c76:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c78:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c7e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c80:	4b12      	ldr	r3, [pc, #72]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c82:	2220      	movs	r2, #32
 8000c84:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c86:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c8c:	480f      	ldr	r0, [pc, #60]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c8e:	f002 f931 	bl	8002ef4 <HAL_DMA_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000c98:	f000 fd10 	bl	80016bc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	4a0b      	ldr	r2, [pc, #44]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000ca0:	621a      	str	r2, [r3, #32]
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2105      	movs	r1, #5
 8000cac:	2012      	movs	r0, #18
 8000cae:	f002 f8f6 	bl	8002e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000cb2:	2012      	movs	r0, #18
 8000cb4:	f002 f90f 	bl	8002ed6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cb8:	bf00      	nop
 8000cba:	3720      	adds	r7, #32
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40012400 	.word	0x40012400
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	40011000 	.word	0x40011000
 8000ccc:	20002928 	.word	0x20002928
 8000cd0:	40020008 	.word	0x40020008

08000cd4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <MX_DMA_Init+0x58>)
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	4a13      	ldr	r2, [pc, #76]	; (8000d2c <MX_DMA_Init+0x58>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	6153      	str	r3, [r2, #20]
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <MX_DMA_Init+0x58>)
 8000ce8:	695b      	ldr	r3, [r3, #20]
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	607b      	str	r3, [r7, #4]
 8000cf0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2105      	movs	r1, #5
 8000cf6:	200b      	movs	r0, #11
 8000cf8:	f002 f8d1 	bl	8002e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000cfc:	200b      	movs	r0, #11
 8000cfe:	f002 f8ea 	bl	8002ed6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2105      	movs	r1, #5
 8000d06:	2010      	movs	r0, #16
 8000d08:	f002 f8c9 	bl	8002e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000d0c:	2010      	movs	r0, #16
 8000d0e:	f002 f8e2 	bl	8002ed6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2105      	movs	r1, #5
 8000d16:	2011      	movs	r0, #17
 8000d18:	f002 f8c1 	bl	8002e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000d1c:	2011      	movs	r0, #17
 8000d1e:	f002 f8da 	bl	8002ed6 <HAL_NVIC_EnableIRQ>

}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40021000 	.word	0x40021000

08000d30 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
	ulHighFrequencyTimerTicks = 0ul;
 8000d34:	4b03      	ldr	r3, [pc, #12]	; (8000d44 <configureTimerForRunTimeStats+0x14>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
}
 8000d3a:	bf00      	nop
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bc80      	pop	{r7}
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	20002980 	.word	0x20002980

08000d48 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
return ulHighFrequencyTimerTicks;
 8000d4c:	4b02      	ldr	r3, [pc, #8]	; (8000d58 <getRunTimeCounterValue+0x10>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr
 8000d58:	20002980 	.word	0x20002980

08000d5c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	4a06      	ldr	r2, [pc, #24]	; (8000d84 <vApplicationGetIdleTaskMemory+0x28>)
 8000d6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	4a05      	ldr	r2, [pc, #20]	; (8000d88 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2280      	movs	r2, #128	; 0x80
 8000d78:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000d7a:	bf00      	nop
 8000d7c:	3714      	adds	r7, #20
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	200002dc 	.word	0x200002dc
 8000d88:	2000033c 	.word	0x2000033c

08000d8c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d8c:	b5b0      	push	{r4, r5, r7, lr}
 8000d8e:	b0b2      	sub	sp, #200	; 0xc8
 8000d90:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000d92:	4b43      	ldr	r3, [pc, #268]	; (8000ea0 <MX_FREERTOS_Init+0x114>)
 8000d94:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8000d98:	461d      	mov	r5, r3
 8000d9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d9e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000da2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000da6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f008 fc33 	bl	8009618 <osThreadCreate>
 8000db2:	4602      	mov	r2, r0
 8000db4:	4b3b      	ldr	r3, [pc, #236]	; (8000ea4 <MX_FREERTOS_Init+0x118>)
 8000db6:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityNormal, 0, 128);
 8000db8:	4b3b      	ldr	r3, [pc, #236]	; (8000ea8 <MX_FREERTOS_Init+0x11c>)
 8000dba:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000dbe:	461d      	mov	r5, r3
 8000dc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dc4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dc8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000dcc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f008 fc20 	bl	8009618 <osThreadCreate>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	4b34      	ldr	r3, [pc, #208]	; (8000eac <MX_FREERTOS_Init+0x120>)
 8000ddc:	601a      	str	r2, [r3, #0]

  /* definition and creation of myPrintfTask */
  osThreadDef(myPrintfTask, PrintfTask, osPriorityBelowNormal, 0, 256);
 8000dde:	4b34      	ldr	r3, [pc, #208]	; (8000eb0 <MX_FREERTOS_Init+0x124>)
 8000de0:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000de4:	461d      	mov	r5, r3
 8000de6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPrintfTaskHandle = osThreadCreate(osThread(myPrintfTask), NULL);
 8000df2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f008 fc0d 	bl	8009618 <osThreadCreate>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	4b2c      	ldr	r3, [pc, #176]	; (8000eb4 <MX_FREERTOS_Init+0x128>)
 8000e02:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_4ms_Pro */
  osThreadDef(myTask_4ms_Pro, StartTask_4ms_Pro, osPriorityIdle, 0, 256);
 8000e04:	4b2c      	ldr	r3, [pc, #176]	; (8000eb8 <MX_FREERTOS_Init+0x12c>)
 8000e06:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000e0a:	461d      	mov	r5, r3
 8000e0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e10:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e14:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_4ms_ProHandle = osThreadCreate(osThread(myTask_4ms_Pro), NULL);
 8000e18:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f008 fbfa 	bl	8009618 <osThreadCreate>
 8000e24:	4602      	mov	r2, r0
 8000e26:	4b25      	ldr	r3, [pc, #148]	; (8000ebc <MX_FREERTOS_Init+0x130>)
 8000e28:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_8ms_Pro */
  osThreadDef(myTask_8ms_Pro, StartTask_8ms_Pro, osPriorityIdle, 0, 256);
 8000e2a:	4b25      	ldr	r3, [pc, #148]	; (8000ec0 <MX_FREERTOS_Init+0x134>)
 8000e2c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000e30:	461d      	mov	r5, r3
 8000e32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e36:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_8ms_ProHandle = osThreadCreate(osThread(myTask_8ms_Pro), NULL);
 8000e3e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e42:	2100      	movs	r1, #0
 8000e44:	4618      	mov	r0, r3
 8000e46:	f008 fbe7 	bl	8009618 <osThreadCreate>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	4b1d      	ldr	r3, [pc, #116]	; (8000ec4 <MX_FREERTOS_Init+0x138>)
 8000e4e:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_16ms_Pro */
  osThreadDef(myTask_16ms_Pro, StartTask_16ms_Pro, osPriorityIdle, 0, 256);
 8000e50:	4b1d      	ldr	r3, [pc, #116]	; (8000ec8 <MX_FREERTOS_Init+0x13c>)
 8000e52:	f107 0420 	add.w	r4, r7, #32
 8000e56:	461d      	mov	r5, r3
 8000e58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e5c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e60:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_16ms_ProHandle = osThreadCreate(osThread(myTask_16ms_Pro), NULL);
 8000e64:	f107 0320 	add.w	r3, r7, #32
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f008 fbd4 	bl	8009618 <osThreadCreate>
 8000e70:	4602      	mov	r2, r0
 8000e72:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <MX_FREERTOS_Init+0x140>)
 8000e74:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_100ms_Pr */
  osThreadDef(myTask_100ms_Pr, StartTask_100ms_Pro, osPriorityIdle, 0, 256);
 8000e76:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <MX_FREERTOS_Init+0x144>)
 8000e78:	1d3c      	adds	r4, r7, #4
 8000e7a:	461d      	mov	r5, r3
 8000e7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e84:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_100ms_PrHandle = osThreadCreate(osThread(myTask_100ms_Pr), NULL);
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f008 fbc3 	bl	8009618 <osThreadCreate>
 8000e92:	4602      	mov	r2, r0
 8000e94:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <MX_FREERTOS_Init+0x148>)
 8000e96:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000e98:	bf00      	nop
 8000e9a:	37c8      	adds	r7, #200	; 0xc8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bdb0      	pop	{r4, r5, r7, pc}
 8000ea0:	08014de4 	.word	0x08014de4
 8000ea4:	20002970 	.word	0x20002970
 8000ea8:	08014e0c 	.word	0x08014e0c
 8000eac:	200029a0 	.word	0x200029a0
 8000eb0:	08014e38 	.word	0x08014e38
 8000eb4:	2000296c 	.word	0x2000296c
 8000eb8:	08014e64 	.word	0x08014e64
 8000ebc:	20002974 	.word	0x20002974
 8000ec0:	08014e90 	.word	0x08014e90
 8000ec4:	20002994 	.word	0x20002994
 8000ec8:	08014ebc 	.word	0x08014ebc
 8000ecc:	20002984 	.word	0x20002984
 8000ed0:	08014ee8 	.word	0x08014ee8
 8000ed4:	2000299c 	.word	0x2000299c

08000ed8 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000ee0:	f010 fc1a 	bl	8011718 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	//printf("TaskDefault -- Software Version : %s \r\n", MCU_VERSION);
	SPI_FLASH_ReadDeviceID();
 8000ee4:	f010 f866 	bl	8010fb4 <SPI_FLASH_ReadDeviceID>
    vTaskDelay(200);
 8000ee8:	20c8      	movs	r0, #200	; 0xc8
 8000eea:	f008 fe39 	bl	8009b60 <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	2108      	movs	r1, #8
 8000ef2:	4807      	ldr	r0, [pc, #28]	; (8000f10 <StartDefaultTask+0x38>)
 8000ef4:	f002 fdb0 	bl	8003a58 <HAL_GPIO_WritePin>
    vTaskDelay(200);
 8000ef8:	20c8      	movs	r0, #200	; 0xc8
 8000efa:	f008 fe31 	bl	8009b60 <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2108      	movs	r1, #8
 8000f02:	4803      	ldr	r0, [pc, #12]	; (8000f10 <StartDefaultTask+0x38>)
 8000f04:	f002 fda8 	bl	8003a58 <HAL_GPIO_WritePin>
    osDelay(1);
 8000f08:	2001      	movs	r0, #1
 8000f0a:	f008 fbd1 	bl	80096b0 <osDelay>
	SPI_FLASH_ReadDeviceID();
 8000f0e:	e7e9      	b.n	8000ee4 <StartDefaultTask+0xc>
 8000f10:	40011000 	.word	0x40011000

08000f14 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
		//printf("Task3 -- Software Version : %s \r\n", MCU_VERSION);
		//printf("Code generation tuint8_time : %s %s \r\n", __DATE__, __TIME__);
		//USB SEND BUFF
		//USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
		//HAL_Delay(1000);
		if(recv_end_flag ==1)
 8000f1c:	4b1a      	ldr	r3, [pc, #104]	; (8000f88 <StartTask03+0x74>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d127      	bne.n	8000f76 <StartTask03+0x62>
		{
			printf("rx_len1=%d\r\n",rx_len);//
 8000f26:	4b19      	ldr	r3, [pc, #100]	; (8000f8c <StartTask03+0x78>)
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4818      	ldr	r0, [pc, #96]	; (8000f90 <StartTask03+0x7c>)
 8000f30:	f011 f826 	bl	8011f80 <iprintf>
			HAL_UART_Transmit(&huart2,rx_buffer, rx_len,0xFFFF);//
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <StartTask03+0x78>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f40:	4914      	ldr	r1, [pc, #80]	; (8000f94 <StartTask03+0x80>)
 8000f42:	4815      	ldr	r0, [pc, #84]	; (8000f98 <StartTask03+0x84>)
 8000f44:	f005 fa11 	bl	800636a <HAL_UART_Transmit>
			for(uint8_t i=0;i<BUFFER_SIZE;i++)
 8000f48:	2300      	movs	r3, #0
 8000f4a:	73fb      	strb	r3, [r7, #15]
 8000f4c:	e00a      	b.n	8000f64 <StartTask03+0x50>
				{
					printf("rx_buffer%d %x\r\n",i,rx_buffer[i]);//
 8000f4e:	7bf9      	ldrb	r1, [r7, #15]
 8000f50:	7bfb      	ldrb	r3, [r7, #15]
 8000f52:	4a10      	ldr	r2, [pc, #64]	; (8000f94 <StartTask03+0x80>)
 8000f54:	5cd3      	ldrb	r3, [r2, r3]
 8000f56:	461a      	mov	r2, r3
 8000f58:	4810      	ldr	r0, [pc, #64]	; (8000f9c <StartTask03+0x88>)
 8000f5a:	f011 f811 	bl	8011f80 <iprintf>
			for(uint8_t i=0;i<BUFFER_SIZE;i++)
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	3301      	adds	r3, #1
 8000f62:	73fb      	strb	r3, [r7, #15]
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	2b09      	cmp	r3, #9
 8000f68:	d9f1      	bls.n	8000f4e <StartTask03+0x3a>
					//rx_buffer[i]=0;//?
				}
			rx_len=0;//?
 8000f6a:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <StartTask03+0x78>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	701a      	strb	r2, [r3, #0]
			recv_end_flag=0;//?
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <StartTask03+0x74>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_DMA(&huart2,rx_buffer,BUFFER_SIZE);//DMA	
 8000f76:	220a      	movs	r2, #10
 8000f78:	4906      	ldr	r1, [pc, #24]	; (8000f94 <StartTask03+0x80>)
 8000f7a:	4807      	ldr	r0, [pc, #28]	; (8000f98 <StartTask03+0x84>)
 8000f7c:	f005 fa8e 	bl	800649c <HAL_UART_Receive_DMA>
		
	  osDelay(1);
 8000f80:	2001      	movs	r0, #1
 8000f82:	f008 fb95 	bl	80096b0 <osDelay>
		if(recv_end_flag ==1)
 8000f86:	e7c9      	b.n	8000f1c <StartTask03+0x8>
 8000f88:	2000297c 	.word	0x2000297c
 8000f8c:	200029a4 	.word	0x200029a4
 8000f90:	08014f04 	.word	0x08014f04
 8000f94:	20002988 	.word	0x20002988
 8000f98:	20002a98 	.word	0x20002a98
 8000f9c:	08014f14 	.word	0x08014f14

08000fa0 <PrintfTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PrintfTask */
void PrintfTask(void const * argument)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	1d3b      	adds	r3, r7, #4
 8000faa:	6018      	str	r0, [r3, #0]
	vTaskGetRunTimeStats((char *)&pcWriteBuffer);
	printf("%s\r\n", pcWriteBuffer);


#endif
    vTaskDelay(20);
 8000fac:	2014      	movs	r0, #20
 8000fae:	f008 fdd7 	bl	8009b60 <vTaskDelay>
    osDelay(1);
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	f008 fb7c 	bl	80096b0 <osDelay>
    vTaskDelay(20);
 8000fb8:	e7f8      	b.n	8000fac <PrintfTask+0xc>

08000fba <StartTask_4ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_4ms_Pro */
void StartTask_4ms_Pro(void const * argument)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_4ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_4ms_Pro();
 8000fc2:	f00f fdb3 	bl	8010b2c <Task_4ms_Pro>
    osDelay(1);
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	f008 fb72 	bl	80096b0 <osDelay>
  {
 8000fcc:	e7f9      	b.n	8000fc2 <StartTask_4ms_Pro+0x8>

08000fce <StartTask_8ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_8ms_Pro */
void StartTask_8ms_Pro(void const * argument)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_8ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_8ms_Pro();
 8000fd6:	f00f fdaf 	bl	8010b38 <Task_8ms_Pro>
    osDelay(1);
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f008 fb68 	bl	80096b0 <osDelay>
  {
 8000fe0:	e7f9      	b.n	8000fd6 <StartTask_8ms_Pro+0x8>

08000fe2 <StartTask_16ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_16ms_Pro */
void StartTask_16ms_Pro(void const * argument)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_16ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_16ms_Pro();
 8000fea:	f00f fdb5 	bl	8010b58 <Task_16ms_Pro>
    osDelay(1);
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f008 fb5e 	bl	80096b0 <osDelay>
  {
 8000ff4:	e7f9      	b.n	8000fea <StartTask_16ms_Pro+0x8>

08000ff6 <StartTask_100ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_100ms_Pro */
void StartTask_100ms_Pro(void const * argument)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_100ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_100ms_Pro();
 8000ffe:	f00f fdb1 	bl	8010b64 <Task_100ms_Pro>
    osDelay(1);
 8001002:	2001      	movs	r0, #1
 8001004:	f008 fb54 	bl	80096b0 <osDelay>
  {
 8001008:	e7f9      	b.n	8000ffe <StartTask_100ms_Pro+0x8>
	...

0800100c <MX_GPIO_Init>:
        * the Code Generation settings)
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	; 0x28
 8001010:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001020:	4bab      	ldr	r3, [pc, #684]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	4aaa      	ldr	r2, [pc, #680]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 8001026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800102a:	6193      	str	r3, [r2, #24]
 800102c:	4ba8      	ldr	r3, [pc, #672]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001038:	4ba5      	ldr	r3, [pc, #660]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	4aa4      	ldr	r2, [pc, #656]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 800103e:	f043 0310 	orr.w	r3, r3, #16
 8001042:	6193      	str	r3, [r2, #24]
 8001044:	4ba2      	ldr	r3, [pc, #648]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	f003 0310 	and.w	r3, r3, #16
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001050:	4b9f      	ldr	r3, [pc, #636]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	4a9e      	ldr	r2, [pc, #632]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 8001056:	f043 0304 	orr.w	r3, r3, #4
 800105a:	6193      	str	r3, [r2, #24]
 800105c:	4b9c      	ldr	r3, [pc, #624]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	f003 0304 	and.w	r3, r3, #4
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001068:	4b99      	ldr	r3, [pc, #612]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	4a98      	ldr	r2, [pc, #608]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 800106e:	f043 0308 	orr.w	r3, r3, #8
 8001072:	6193      	str	r3, [r2, #24]
 8001074:	4b96      	ldr	r3, [pc, #600]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	f003 0308 	and.w	r3, r3, #8
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001080:	4b93      	ldr	r3, [pc, #588]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	4a92      	ldr	r2, [pc, #584]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 8001086:	f043 0320 	orr.w	r3, r3, #32
 800108a:	6193      	str	r3, [r2, #24]
 800108c:	4b90      	ldr	r3, [pc, #576]	; (80012d0 <MX_GPIO_Init+0x2c4>)
 800108e:	699b      	ldr	r3, [r3, #24]
 8001090:	f003 0320 	and.w	r3, r3, #32
 8001094:	603b      	str	r3, [r7, #0]
 8001096:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, REM_CTRL_Pin|SYS_POW_EN_Pin, GPIO_PIN_RESET);
 8001098:	2200      	movs	r2, #0
 800109a:	2150      	movs	r1, #80	; 0x50
 800109c:	488d      	ldr	r0, [pc, #564]	; (80012d4 <MX_GPIO_Init+0x2c8>)
 800109e:	f002 fcdb 	bl	8003a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin 
 80010a2:	2200      	movs	r2, #0
 80010a4:	f44f 7172 	mov.w	r1, #968	; 0x3c8
 80010a8:	488b      	ldr	r0, [pc, #556]	; (80012d8 <MX_GPIO_Init+0x2cc>)
 80010aa:	f002 fcd5 	bl	8003a58 <HAL_GPIO_WritePin>
                          |MUTE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80010ae:	2201      	movs	r2, #1
 80010b0:	2110      	movs	r1, #16
 80010b2:	488a      	ldr	r0, [pc, #552]	; (80012dc <MX_GPIO_Init+0x2d0>)
 80010b4:	f002 fcd0 	bl	8003a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin, GPIO_PIN_RESET);
 80010b8:	2200      	movs	r2, #0
 80010ba:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80010be:	4888      	ldr	r0, [pc, #544]	; (80012e0 <MX_GPIO_Init+0x2d4>)
 80010c0:	f002 fcca 	bl	8003a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_REST_GPIO_Port, BT_REST_Pin, GPIO_PIN_RESET);
 80010c4:	2200      	movs	r2, #0
 80010c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010ca:	4884      	ldr	r0, [pc, #528]	; (80012dc <MX_GPIO_Init+0x2d0>)
 80010cc:	f002 fcc4 	bl	8003a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80010d6:	4883      	ldr	r0, [pc, #524]	; (80012e4 <MX_GPIO_Init+0x2d8>)
 80010d8:	f002 fcbe 	bl	8003a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE10 PE12 
                           PE13 PE14 PE15 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_12 
 80010dc:	f24f 430e 	movw	r3, #62478	; 0xf40e
 80010e0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e2:	2303      	movs	r3, #3
 80010e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4619      	mov	r1, r3
 80010ec:	4879      	ldr	r0, [pc, #484]	; (80012d4 <MX_GPIO_Init+0x2c8>)
 80010ee:	f002 fb49 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = REM_CTRL_Pin|SYS_POW_EN_Pin;
 80010f2:	2350      	movs	r3, #80	; 0x50
 80010f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f6:	2301      	movs	r3, #1
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fe:	2302      	movs	r3, #2
 8001100:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	4872      	ldr	r0, [pc, #456]	; (80012d4 <MX_GPIO_Init+0x2c8>)
 800110a:	f002 fb3b 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE5 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_0;
 800110e:	2321      	movs	r3, #33	; 0x21
 8001110:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001112:	4b75      	ldr	r3, [pc, #468]	; (80012e8 <MX_GPIO_Init+0x2dc>)
 8001114:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	4619      	mov	r1, r3
 8001120:	486c      	ldr	r0, [pc, #432]	; (80012d4 <MX_GPIO_Init+0x2c8>)
 8001122:	f002 fb2f 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8001126:	f643 4307 	movw	r3, #15367	; 0x3c07
 800112a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800112c:	2303      	movs	r3, #3
 800112e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	4619      	mov	r1, r3
 8001136:	4868      	ldr	r0, [pc, #416]	; (80012d8 <MX_GPIO_Init+0x2cc>)
 8001138:	f002 fb24 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800113c:	2308      	movs	r3, #8
 800113e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001140:	2301      	movs	r3, #1
 8001142:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001144:	2301      	movs	r3, #1
 8001146:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001148:	2303      	movs	r3, #3
 800114a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	4619      	mov	r1, r3
 8001152:	4861      	ldr	r0, [pc, #388]	; (80012d8 <MX_GPIO_Init+0x2cc>)
 8001154:	f002 fb16 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_CHECK_Pin;
 8001158:	2301      	movs	r3, #1
 800115a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115c:	2300      	movs	r3, #0
 800115e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACC_CHECK_GPIO_Port, &GPIO_InitStruct);
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	4619      	mov	r1, r3
 800116a:	485c      	ldr	r0, [pc, #368]	; (80012dc <MX_GPIO_Init+0x2d0>)
 800116c:	f002 fb0a 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001170:	2302      	movs	r3, #2
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001174:	2303      	movs	r3, #3
 8001176:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	4857      	ldr	r0, [pc, #348]	; (80012dc <MX_GPIO_Init+0x2d0>)
 8001180:	f002 fb00 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001184:	2310      	movs	r3, #16
 8001186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001188:	2301      	movs	r3, #1
 800118a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800118c:	2301      	movs	r3, #1
 800118e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001190:	2303      	movs	r3, #3
 8001192:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	4619      	mov	r1, r3
 800119a:	4850      	ldr	r0, [pc, #320]	; (80012dc <MX_GPIO_Init+0x2d0>)
 800119c:	f002 faf2 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TEMP_CHECK_Pin|AUDIO_CHECK_Pin|POW_AMP1_CHECK_Pin;
 80011a0:	2307      	movs	r3, #7
 80011a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a4:	2300      	movs	r3, #0
 80011a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	4619      	mov	r1, r3
 80011b2:	484c      	ldr	r0, [pc, #304]	; (80012e4 <MX_GPIO_Init+0x2d8>)
 80011b4:	f002 fae6 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PE11 */
  GPIO_InitStruct.Pin = PWR_AMP2_CHECK_Pin|POW_AMP3_CHECK_Pin|POW_AMP4_CHECK_Pin|GPIO_PIN_11;
 80011b8:	f44f 6338 	mov.w	r3, #2944	; 0xb80
 80011bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011be:	2300      	movs	r3, #0
 80011c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011c6:	f107 0314 	add.w	r3, r7, #20
 80011ca:	4619      	mov	r1, r3
 80011cc:	4841      	ldr	r0, [pc, #260]	; (80012d4 <MX_GPIO_Init+0x2c8>)
 80011ce:	f002 fad9 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_TX_Pin;
 80011d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d8:	2302      	movs	r3, #2
 80011da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011dc:	2303      	movs	r3, #3
 80011de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	4619      	mov	r1, r3
 80011e6:	483e      	ldr	r0, [pc, #248]	; (80012e0 <MX_GPIO_Init+0x2d4>)
 80011e8:	f002 facc 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_RX_Pin;
 80011ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 80011fa:	f107 0314 	add.w	r3, r7, #20
 80011fe:	4619      	mov	r1, r3
 8001200:	4837      	ldr	r0, [pc, #220]	; (80012e0 <MX_GPIO_Init+0x2d4>)
 8001202:	f002 fabf 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD14 PD15 PD0 
                           PD1 PD2 PD3 PD4 
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 8001206:	f24c 43ff 	movw	r3, #50431	; 0xc4ff
 800120a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800120c:	2303      	movs	r3, #3
 800120e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	4832      	ldr	r0, [pc, #200]	; (80012e0 <MX_GPIO_Init+0x2d4>)
 8001218:	f002 fab4 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin;
 800121c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001222:	2301      	movs	r3, #1
 8001224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2302      	movs	r3, #2
 800122c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	4619      	mov	r1, r3
 8001234:	482a      	ldr	r0, [pc, #168]	; (80012e0 <MX_GPIO_Init+0x2d4>)
 8001236:	f002 faa5 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin|MUTE_Pin;
 800123a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800123e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001240:	2301      	movs	r3, #1
 8001242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001248:	2302      	movs	r3, #2
 800124a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	4821      	ldr	r0, [pc, #132]	; (80012d8 <MX_GPIO_Init+0x2cc>)
 8001254:	f002 fa96 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_REST_Pin;
 8001258:	f44f 7380 	mov.w	r3, #256	; 0x100
 800125c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125e:	2301      	movs	r3, #1
 8001260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001266:	2302      	movs	r3, #2
 8001268:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_REST_GPIO_Port, &GPIO_InitStruct);
 800126a:	f107 0314 	add.w	r3, r7, #20
 800126e:	4619      	mov	r1, r3
 8001270:	481a      	ldr	r0, [pc, #104]	; (80012dc <MX_GPIO_Init+0x2d0>)
 8001272:	f002 fa87 	bl	8003784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001276:	f44f 7340 	mov.w	r3, #768	; 0x300
 800127a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127c:	2301      	movs	r3, #1
 800127e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001284:	2302      	movs	r3, #2
 8001286:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	4619      	mov	r1, r3
 800128e:	4815      	ldr	r0, [pc, #84]	; (80012e4 <MX_GPIO_Init+0x2d8>)
 8001290:	f002 fa78 	bl	8003784 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_USART3_ENABLE();
 8001294:	4b15      	ldr	r3, [pc, #84]	; (80012ec <MX_GPIO_Init+0x2e0>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
 80012a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80012a8:	627b      	str	r3, [r7, #36]	; 0x24
 80012aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ac:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80012b0:	627b      	str	r3, [r7, #36]	; 0x24
 80012b2:	4a0e      	ldr	r2, [pc, #56]	; (80012ec <MX_GPIO_Init+0x2e0>)
 80012b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b6:	6053      	str	r3, [r2, #4]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2105      	movs	r1, #5
 80012bc:	2017      	movs	r0, #23
 80012be:	f001 fdee 	bl	8002e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012c2:	2017      	movs	r0, #23
 80012c4:	f001 fe07 	bl	8002ed6 <HAL_NVIC_EnableIRQ>

}
 80012c8:	bf00      	nop
 80012ca:	3728      	adds	r7, #40	; 0x28
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40021000 	.word	0x40021000
 80012d4:	40011800 	.word	0x40011800
 80012d8:	40011000 	.word	0x40011000
 80012dc:	40010800 	.word	0x40010800
 80012e0:	40011400 	.word	0x40011400
 80012e4:	40010c00 	.word	0x40010c00
 80012e8:	10210000 	.word	0x10210000
 80012ec:	40010000 	.word	0x40010000

080012f0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <MX_I2C1_Init+0x50>)
 80012f6:	4a13      	ldr	r2, [pc, #76]	; (8001344 <MX_I2C1_Init+0x54>)
 80012f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <MX_I2C1_Init+0x50>)
 80012fc:	4a12      	ldr	r2, [pc, #72]	; (8001348 <MX_I2C1_Init+0x58>)
 80012fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001300:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <MX_I2C1_Init+0x50>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001306:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <MX_I2C1_Init+0x50>)
 8001308:	2200      	movs	r2, #0
 800130a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <MX_I2C1_Init+0x50>)
 800130e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001312:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001314:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <MX_I2C1_Init+0x50>)
 8001316:	2200      	movs	r2, #0
 8001318:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800131a:	4b09      	ldr	r3, [pc, #36]	; (8001340 <MX_I2C1_Init+0x50>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001320:	4b07      	ldr	r3, [pc, #28]	; (8001340 <MX_I2C1_Init+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <MX_I2C1_Init+0x50>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800132c:	4804      	ldr	r0, [pc, #16]	; (8001340 <MX_I2C1_Init+0x50>)
 800132e:	f002 fbcd 	bl	8003acc <HAL_I2C_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001338:	f000 f9c0 	bl	80016bc <Error_Handler>
  }

}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200029a8 	.word	0x200029a8
 8001344:	40005400 	.word	0x40005400
 8001348:	000186a0 	.word	0x000186a0

0800134c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001350:	4b12      	ldr	r3, [pc, #72]	; (800139c <MX_I2C2_Init+0x50>)
 8001352:	4a13      	ldr	r2, [pc, #76]	; (80013a0 <MX_I2C2_Init+0x54>)
 8001354:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001356:	4b11      	ldr	r3, [pc, #68]	; (800139c <MX_I2C2_Init+0x50>)
 8001358:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <MX_I2C2_Init+0x58>)
 800135a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800135c:	4b0f      	ldr	r3, [pc, #60]	; (800139c <MX_I2C2_Init+0x50>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001362:	4b0e      	ldr	r3, [pc, #56]	; (800139c <MX_I2C2_Init+0x50>)
 8001364:	2200      	movs	r2, #0
 8001366:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <MX_I2C2_Init+0x50>)
 800136a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800136e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001370:	4b0a      	ldr	r3, [pc, #40]	; (800139c <MX_I2C2_Init+0x50>)
 8001372:	2200      	movs	r2, #0
 8001374:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001376:	4b09      	ldr	r3, [pc, #36]	; (800139c <MX_I2C2_Init+0x50>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800137c:	4b07      	ldr	r3, [pc, #28]	; (800139c <MX_I2C2_Init+0x50>)
 800137e:	2200      	movs	r2, #0
 8001380:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001382:	4b06      	ldr	r3, [pc, #24]	; (800139c <MX_I2C2_Init+0x50>)
 8001384:	2200      	movs	r2, #0
 8001386:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001388:	4804      	ldr	r0, [pc, #16]	; (800139c <MX_I2C2_Init+0x50>)
 800138a:	f002 fb9f 	bl	8003acc <HAL_I2C_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001394:	f000 f992 	bl	80016bc <Error_Handler>
  }

}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	200029fc 	.word	0x200029fc
 80013a0:	40005800 	.word	0x40005800
 80013a4:	000186a0 	.word	0x000186a0

080013a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	; 0x28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 0318 	add.w	r3, r7, #24
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a2b      	ldr	r2, [pc, #172]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d124      	bne.n	8001412 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c8:	4b2a      	ldr	r3, [pc, #168]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	4a29      	ldr	r2, [pc, #164]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 80013ce:	f043 0308 	orr.w	r3, r3, #8
 80013d2:	6193      	str	r3, [r2, #24]
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0308 	and.w	r3, r3, #8
 80013dc:	617b      	str	r3, [r7, #20]
 80013de:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013e0:	23c0      	movs	r3, #192	; 0xc0
 80013e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013e4:	2312      	movs	r3, #18
 80013e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e8:	2303      	movs	r3, #3
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ec:	f107 0318 	add.w	r3, r7, #24
 80013f0:	4619      	mov	r1, r3
 80013f2:	4821      	ldr	r0, [pc, #132]	; (8001478 <HAL_I2C_MspInit+0xd0>)
 80013f4:	f002 f9c6 	bl	8003784 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013f8:	4b1e      	ldr	r3, [pc, #120]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	4a1d      	ldr	r2, [pc, #116]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 80013fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001402:	61d3      	str	r3, [r2, #28]
 8001404:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800140c:	613b      	str	r3, [r7, #16]
 800140e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001410:	e029      	b.n	8001466 <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a19      	ldr	r2, [pc, #100]	; (800147c <HAL_I2C_MspInit+0xd4>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d124      	bne.n	8001466 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800141c:	4b15      	ldr	r3, [pc, #84]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	4a14      	ldr	r2, [pc, #80]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 8001422:	f043 0308 	orr.w	r3, r3, #8
 8001426:	6193      	str	r3, [r2, #24]
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	f003 0308 	and.w	r3, r3, #8
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 8001434:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800143a:	2312      	movs	r3, #18
 800143c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800143e:	2303      	movs	r3, #3
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001442:	f107 0318 	add.w	r3, r7, #24
 8001446:	4619      	mov	r1, r3
 8001448:	480b      	ldr	r0, [pc, #44]	; (8001478 <HAL_I2C_MspInit+0xd0>)
 800144a:	f002 f99b 	bl	8003784 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800144e:	4b09      	ldr	r3, [pc, #36]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	4a08      	ldr	r2, [pc, #32]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 8001454:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001458:	61d3      	str	r3, [r2, #28]
 800145a:	4b06      	ldr	r3, [pc, #24]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	68bb      	ldr	r3, [r7, #8]
}
 8001466:	bf00      	nop
 8001468:	3728      	adds	r7, #40	; 0x28
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40005400 	.word	0x40005400
 8001474:	40021000 	.word	0x40021000
 8001478:	40010c00 	.word	0x40010c00
 800147c:	40005800 	.word	0x40005800

08001480 <SysSoftware_Init>:
	//Bsp_ADC_Init();
	//Bsp_FLASH_Init();
	//Print_Init();
}
void SysSoftware_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
	SysDataInit();
 8001484:	f00f ff46 	bl	8011314 <SysDataInit>
	DspInit();
 8001488:	f00b f8ae 	bl	800c5e8 <DspInit>
	Check_Uart();
 800148c:	f00a fae4 	bl	800ba58 <Check_Uart>
}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_UART_RxCpltCallback>:

HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	if(recv_end_flag ==1)	printf("Rec end \r\n");
 800149c:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <HAL_UART_RxCpltCallback+0x74>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d102      	bne.n	80014ac <HAL_UART_RxCpltCallback+0x18>
 80014a6:	4819      	ldr	r0, [pc, #100]	; (800150c <HAL_UART_RxCpltCallback+0x78>)
 80014a8:	f010 fdde 	bl	8012068 <puts>
	{
		printf("rx_len=%d\r\n",rx_len);//
 80014ac:	4b18      	ldr	r3, [pc, #96]	; (8001510 <HAL_UART_RxCpltCallback+0x7c>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	4619      	mov	r1, r3
 80014b4:	4817      	ldr	r0, [pc, #92]	; (8001514 <HAL_UART_RxCpltCallback+0x80>)
 80014b6:	f010 fd63 	bl	8011f80 <iprintf>
		HAL_UART_Transmit(&huart2,rx_buffer, rx_len,0xFFFF);//
 80014ba:	4b15      	ldr	r3, [pc, #84]	; (8001510 <HAL_UART_RxCpltCallback+0x7c>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014c6:	4914      	ldr	r1, [pc, #80]	; (8001518 <HAL_UART_RxCpltCallback+0x84>)
 80014c8:	4814      	ldr	r0, [pc, #80]	; (800151c <HAL_UART_RxCpltCallback+0x88>)
 80014ca:	f004 ff4e 	bl	800636a <HAL_UART_Transmit>
		for(uint8_t i=0;i<BUFFER_SIZE;i++)
 80014ce:	2300      	movs	r3, #0
 80014d0:	73fb      	strb	r3, [r7, #15]
 80014d2:	e00a      	b.n	80014ea <HAL_UART_RxCpltCallback+0x56>
			{
				printf("rx_buffer%d %x\r\n",i,rx_buffer[i]);//
 80014d4:	7bf9      	ldrb	r1, [r7, #15]
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	4a0f      	ldr	r2, [pc, #60]	; (8001518 <HAL_UART_RxCpltCallback+0x84>)
 80014da:	5cd3      	ldrb	r3, [r2, r3]
 80014dc:	461a      	mov	r2, r3
 80014de:	4810      	ldr	r0, [pc, #64]	; (8001520 <HAL_UART_RxCpltCallback+0x8c>)
 80014e0:	f010 fd4e 	bl	8011f80 <iprintf>
		for(uint8_t i=0;i<BUFFER_SIZE;i++)
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	3301      	adds	r3, #1
 80014e8:	73fb      	strb	r3, [r7, #15]
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	2b09      	cmp	r3, #9
 80014ee:	d9f1      	bls.n	80014d4 <HAL_UART_RxCpltCallback+0x40>
				//rx_buffer[i]=0;//?
			}
		rx_len=0;//?
 80014f0:	4b07      	ldr	r3, [pc, #28]	; (8001510 <HAL_UART_RxCpltCallback+0x7c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
		//recv_end_flag=0;//?
	}
	HAL_UART_Receive_DMA(&huart2,rx_buffer,BUFFER_SIZE);//DMA 
 80014f6:	220a      	movs	r2, #10
 80014f8:	4907      	ldr	r1, [pc, #28]	; (8001518 <HAL_UART_RxCpltCallback+0x84>)
 80014fa:	4808      	ldr	r0, [pc, #32]	; (800151c <HAL_UART_RxCpltCallback+0x88>)
 80014fc:	f004 ffce 	bl	800649c <HAL_UART_Receive_DMA>

}
 8001500:	bf00      	nop
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000297c 	.word	0x2000297c
 800150c:	08014f28 	.word	0x08014f28
 8001510:	200029a4 	.word	0x200029a4
 8001514:	08014f34 	.word	0x08014f34
 8001518:	20002988 	.word	0x20002988
 800151c:	20002a98 	.word	0x20002a98
 8001520:	08014f40 	.word	0x08014f40

08001524 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001528:	f000 fe92 	bl	8002250 <HAL_Init>

  /* USER CODE BEGIN Init */
  //SysHardware_Init();
  SysSoftware_Init();
 800152c:	f7ff ffa8 	bl	8001480 <SysSoftware_Init>
  
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001530:	f000 f852 	bl	80015d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001534:	f7ff fd6a 	bl	800100c <MX_GPIO_Init>
  MX_DMA_Init();
 8001538:	f7ff fbcc 	bl	8000cd4 <MX_DMA_Init>
  MX_I2C1_Init();
 800153c:	f7ff fed8 	bl	80012f0 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001540:	f7ff ff04 	bl	800134c <MX_I2C2_Init>
  MX_SPI1_Init();
 8001544:	f000 f8c0 	bl	80016c8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001548:	f000 f8f4 	bl	8001734 <MX_SPI2_Init>
  MX_SPI3_Init();
 800154c:	f000 f928 	bl	80017a0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8001550:	f000 fd0a 	bl	8001f68 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8001554:	f000 fc94 	bl	8001e80 <MX_TIM5_Init>
  MX_ADC1_Init();
 8001558:	f7ff fafe 	bl	8000b58 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800155c:	f000 fd2e 	bl	8001fbc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8001560:	4813      	ldr	r0, [pc, #76]	; (80015b0 <main+0x8c>)
 8001562:	f001 fb41 	bl	8002be8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&AD_DMA,2); //DMAADCAD_DMA 0~3 ADC 0~3
 8001566:	2202      	movs	r2, #2
 8001568:	4912      	ldr	r1, [pc, #72]	; (80015b4 <main+0x90>)
 800156a:	4811      	ldr	r0, [pc, #68]	; (80015b0 <main+0x8c>)
 800156c:	f000 ff8c 	bl	8002488 <HAL_ADC_Start_DMA>

  //HAL_TIM_Base_Start_IT(&htim5);
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8001570:	2201      	movs	r2, #1
 8001572:	2110      	movs	r1, #16
 8001574:	4810      	ldr	r0, [pc, #64]	; (80015b8 <main+0x94>)
 8001576:	f002 fa6f 	bl	8003a58 <HAL_GPIO_WritePin>

	//usartcubemxidleDMA
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);//idle
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <main+0x98>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	68da      	ldr	r2, [r3, #12]
 8001580:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <main+0x98>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f042 0210 	orr.w	r2, r2, #16
 8001588:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_DMA(&huart2,rx_buffer,BUFFER_SIZE);//DMArx_buffer
 800158a:	220a      	movs	r2, #10
 800158c:	490c      	ldr	r1, [pc, #48]	; (80015c0 <main+0x9c>)
 800158e:	480b      	ldr	r0, [pc, #44]	; (80015bc <main+0x98>)
 8001590:	f004 ff84 	bl	800649c <HAL_UART_Receive_DMA>

  printf("APP Begin -- Software Version : %s \n", MCU_VERSION);
 8001594:	490b      	ldr	r1, [pc, #44]	; (80015c4 <main+0xa0>)
 8001596:	480c      	ldr	r0, [pc, #48]	; (80015c8 <main+0xa4>)
 8001598:	f010 fcf2 	bl	8011f80 <iprintf>
  printf("Code generation time : %s %s \n", __DATE__, __TIME__);
 800159c:	4a0b      	ldr	r2, [pc, #44]	; (80015cc <main+0xa8>)
 800159e:	490c      	ldr	r1, [pc, #48]	; (80015d0 <main+0xac>)
 80015a0:	480c      	ldr	r0, [pc, #48]	; (80015d4 <main+0xb0>)
 80015a2:	f010 fced 	bl	8011f80 <iprintf>
  //SPI_FLASH_ReadDeviceID();

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80015a6:	f7ff fbf1 	bl	8000d8c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80015aa:	f008 f82e 	bl	800960a <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015ae:	e7fe      	b.n	80015ae <main+0x8a>
 80015b0:	200028f8 	.word	0x200028f8
 80015b4:	20002a90 	.word	0x20002a90
 80015b8:	40010800 	.word	0x40010800
 80015bc:	20002a98 	.word	0x20002a98
 80015c0:	20002988 	.word	0x20002988
 80015c4:	08014f54 	.word	0x08014f54
 80015c8:	08014f60 	.word	0x08014f60
 80015cc:	08014f88 	.word	0x08014f88
 80015d0:	08014f94 	.word	0x08014f94
 80015d4:	08014fa0 	.word	0x08014fa0

080015d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b096      	sub	sp, #88	; 0x58
 80015dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015e2:	2228      	movs	r2, #40	; 0x28
 80015e4:	2100      	movs	r1, #0
 80015e6:	4618      	mov	r0, r3
 80015e8:	f010 fcc2 	bl	8011f70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ec:	f107 031c 	add.w	r3, r7, #28
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015fc:	1d3b      	adds	r3, r7, #4
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
 8001608:	611a      	str	r2, [r3, #16]
 800160a:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800160c:	2301      	movs	r3, #1
 800160e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001610:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001614:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001616:	2300      	movs	r3, #0
 8001618:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800161a:	2301      	movs	r3, #1
 800161c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800161e:	2302      	movs	r3, #2
 8001620:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001622:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001626:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001628:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800162c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800162e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001632:	4618      	mov	r0, r3
 8001634:	f003 fa40 	bl	8004ab8 <HAL_RCC_OscConfig>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800163e:	f000 f83d 	bl	80016bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001642:	230f      	movs	r3, #15
 8001644:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001646:	2302      	movs	r3, #2
 8001648:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164a:	2300      	movs	r3, #0
 800164c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800164e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001652:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001658:	f107 031c 	add.w	r3, r7, #28
 800165c:	2102      	movs	r1, #2
 800165e:	4618      	mov	r0, r3
 8001660:	f003 fcaa 	bl	8004fb8 <HAL_RCC_ClockConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800166a:	f000 f827 	bl	80016bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800166e:	2312      	movs	r3, #18
 8001670:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001676:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001678:	2300      	movs	r3, #0
 800167a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	4618      	mov	r0, r3
 8001680:	f003 fe66 	bl	8005350 <HAL_RCCEx_PeriphCLKConfig>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800168a:	f000 f817 	bl	80016bc <Error_Handler>
  }
}
 800168e:	bf00      	nop
 8001690:	3758      	adds	r7, #88	; 0x58
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
	...

08001698 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a04      	ldr	r2, [pc, #16]	; (80016b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d101      	bne.n	80016ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80016aa:	f000 fde7 	bl	800227c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40012c00 	.word	0x40012c00

080016bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80016cc:	4b17      	ldr	r3, [pc, #92]	; (800172c <MX_SPI1_Init+0x64>)
 80016ce:	4a18      	ldr	r2, [pc, #96]	; (8001730 <MX_SPI1_Init+0x68>)
 80016d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016d2:	4b16      	ldr	r3, [pc, #88]	; (800172c <MX_SPI1_Init+0x64>)
 80016d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016da:	4b14      	ldr	r3, [pc, #80]	; (800172c <MX_SPI1_Init+0x64>)
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016e0:	4b12      	ldr	r3, [pc, #72]	; (800172c <MX_SPI1_Init+0x64>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80016e6:	4b11      	ldr	r3, [pc, #68]	; (800172c <MX_SPI1_Init+0x64>)
 80016e8:	2202      	movs	r2, #2
 80016ea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80016ec:	4b0f      	ldr	r3, [pc, #60]	; (800172c <MX_SPI1_Init+0x64>)
 80016ee:	2201      	movs	r2, #1
 80016f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016f2:	4b0e      	ldr	r3, [pc, #56]	; (800172c <MX_SPI1_Init+0x64>)
 80016f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80016fa:	4b0c      	ldr	r3, [pc, #48]	; (800172c <MX_SPI1_Init+0x64>)
 80016fc:	2220      	movs	r2, #32
 80016fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001700:	4b0a      	ldr	r3, [pc, #40]	; (800172c <MX_SPI1_Init+0x64>)
 8001702:	2200      	movs	r2, #0
 8001704:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <MX_SPI1_Init+0x64>)
 8001708:	2200      	movs	r2, #0
 800170a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800170c:	4b07      	ldr	r3, [pc, #28]	; (800172c <MX_SPI1_Init+0x64>)
 800170e:	2200      	movs	r2, #0
 8001710:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <MX_SPI1_Init+0x64>)
 8001714:	220a      	movs	r2, #10
 8001716:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001718:	4804      	ldr	r0, [pc, #16]	; (800172c <MX_SPI1_Init+0x64>)
 800171a:	f003 ffb7 	bl	800568c <HAL_SPI_Init>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001724:	f7ff ffca 	bl	80016bc <Error_Handler>
  }

}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20002b88 	.word	0x20002b88
 8001730:	40013000 	.word	0x40013000

08001734 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001738:	4b17      	ldr	r3, [pc, #92]	; (8001798 <MX_SPI2_Init+0x64>)
 800173a:	4a18      	ldr	r2, [pc, #96]	; (800179c <MX_SPI2_Init+0x68>)
 800173c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800173e:	4b16      	ldr	r3, [pc, #88]	; (8001798 <MX_SPI2_Init+0x64>)
 8001740:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001744:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001746:	4b14      	ldr	r3, [pc, #80]	; (8001798 <MX_SPI2_Init+0x64>)
 8001748:	2200      	movs	r2, #0
 800174a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <MX_SPI2_Init+0x64>)
 800174e:	2200      	movs	r2, #0
 8001750:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <MX_SPI2_Init+0x64>)
 8001754:	2200      	movs	r2, #0
 8001756:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <MX_SPI2_Init+0x64>)
 800175a:	2200      	movs	r2, #0
 800175c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800175e:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <MX_SPI2_Init+0x64>)
 8001760:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001764:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001766:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <MX_SPI2_Init+0x64>)
 8001768:	2200      	movs	r2, #0
 800176a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800176c:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <MX_SPI2_Init+0x64>)
 800176e:	2200      	movs	r2, #0
 8001770:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <MX_SPI2_Init+0x64>)
 8001774:	2200      	movs	r2, #0
 8001776:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001778:	4b07      	ldr	r3, [pc, #28]	; (8001798 <MX_SPI2_Init+0x64>)
 800177a:	2200      	movs	r2, #0
 800177c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800177e:	4b06      	ldr	r3, [pc, #24]	; (8001798 <MX_SPI2_Init+0x64>)
 8001780:	220a      	movs	r2, #10
 8001782:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001784:	4804      	ldr	r0, [pc, #16]	; (8001798 <MX_SPI2_Init+0x64>)
 8001786:	f003 ff81 	bl	800568c <HAL_SPI_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001790:	f7ff ff94 	bl	80016bc <Error_Handler>
  }

}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20002ad8 	.word	0x20002ad8
 800179c:	40003800 	.word	0x40003800

080017a0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80017a4:	4b17      	ldr	r3, [pc, #92]	; (8001804 <MX_SPI3_Init+0x64>)
 80017a6:	4a18      	ldr	r2, [pc, #96]	; (8001808 <MX_SPI3_Init+0x68>)
 80017a8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80017aa:	4b16      	ldr	r3, [pc, #88]	; (8001804 <MX_SPI3_Init+0x64>)
 80017ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017b0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80017b2:	4b14      	ldr	r3, [pc, #80]	; (8001804 <MX_SPI3_Init+0x64>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80017b8:	4b12      	ldr	r3, [pc, #72]	; (8001804 <MX_SPI3_Init+0x64>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017be:	4b11      	ldr	r3, [pc, #68]	; (8001804 <MX_SPI3_Init+0x64>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017c4:	4b0f      	ldr	r3, [pc, #60]	; (8001804 <MX_SPI3_Init+0x64>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80017ca:	4b0e      	ldr	r3, [pc, #56]	; (8001804 <MX_SPI3_Init+0x64>)
 80017cc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80017d0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017d2:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <MX_SPI3_Init+0x64>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017d8:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <MX_SPI3_Init+0x64>)
 80017da:	2200      	movs	r2, #0
 80017dc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <MX_SPI3_Init+0x64>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017e4:	4b07      	ldr	r3, [pc, #28]	; (8001804 <MX_SPI3_Init+0x64>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <MX_SPI3_Init+0x64>)
 80017ec:	220a      	movs	r2, #10
 80017ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80017f0:	4804      	ldr	r0, [pc, #16]	; (8001804 <MX_SPI3_Init+0x64>)
 80017f2:	f003 ff4b 	bl	800568c <HAL_SPI_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80017fc:	f7ff ff5e 	bl	80016bc <Error_Handler>
  }

}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20002b30 	.word	0x20002b30
 8001808:	40003c00 	.word	0x40003c00

0800180c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08e      	sub	sp, #56	; 0x38
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a5f      	ldr	r2, [pc, #380]	; (80019a4 <HAL_SPI_MspInit+0x198>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d130      	bne.n	800188e <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800182c:	4b5e      	ldr	r3, [pc, #376]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4a5d      	ldr	r2, [pc, #372]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 8001832:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001836:	6193      	str	r3, [r2, #24]
 8001838:	4b5b      	ldr	r3, [pc, #364]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
 8001842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4b58      	ldr	r3, [pc, #352]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a57      	ldr	r2, [pc, #348]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800184a:	f043 0304 	orr.w	r3, r3, #4
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b55      	ldr	r3, [pc, #340]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	623b      	str	r3, [r7, #32]
 800185a:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 800185c:	23a0      	movs	r3, #160	; 0xa0
 800185e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001864:	2303      	movs	r3, #3
 8001866:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800186c:	4619      	mov	r1, r3
 800186e:	484f      	ldr	r0, [pc, #316]	; (80019ac <HAL_SPI_MspInit+0x1a0>)
 8001870:	f001 ff88 	bl	8003784 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8001874:	2340      	movs	r3, #64	; 0x40
 8001876:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001878:	2300      	movs	r3, #0
 800187a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8001880:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001884:	4619      	mov	r1, r3
 8001886:	4849      	ldr	r0, [pc, #292]	; (80019ac <HAL_SPI_MspInit+0x1a0>)
 8001888:	f001 ff7c 	bl	8003784 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800188c:	e085      	b.n	800199a <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI2)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a47      	ldr	r2, [pc, #284]	; (80019b0 <HAL_SPI_MspInit+0x1a4>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d132      	bne.n	80018fe <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001898:	4b43      	ldr	r3, [pc, #268]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800189a:	69db      	ldr	r3, [r3, #28]
 800189c:	4a42      	ldr	r2, [pc, #264]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800189e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a2:	61d3      	str	r3, [r2, #28]
 80018a4:	4b40      	ldr	r3, [pc, #256]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018ac:	61fb      	str	r3, [r7, #28]
 80018ae:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b0:	4b3d      	ldr	r3, [pc, #244]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4a3c      	ldr	r2, [pc, #240]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 80018b6:	f043 0308 	orr.w	r3, r3, #8
 80018ba:	6193      	str	r3, [r2, #24]
 80018bc:	4b3a      	ldr	r3, [pc, #232]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	f003 0308 	and.w	r3, r3, #8
 80018c4:	61bb      	str	r3, [r7, #24]
 80018c6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SPI0_CS_Pin|SPI0_SCLK_Pin|SPI0_MISI_Pin;
 80018c8:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80018cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ce:	2302      	movs	r3, #2
 80018d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d2:	2303      	movs	r3, #3
 80018d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018da:	4619      	mov	r1, r3
 80018dc:	4835      	ldr	r0, [pc, #212]	; (80019b4 <HAL_SPI_MspInit+0x1a8>)
 80018de:	f001 ff51 	bl	8003784 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI0_MISO_Pin;
 80018e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e8:	2300      	movs	r3, #0
 80018ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI0_MISO_GPIO_Port, &GPIO_InitStruct);
 80018f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018f4:	4619      	mov	r1, r3
 80018f6:	482f      	ldr	r0, [pc, #188]	; (80019b4 <HAL_SPI_MspInit+0x1a8>)
 80018f8:	f001 ff44 	bl	8003784 <HAL_GPIO_Init>
}
 80018fc:	e04d      	b.n	800199a <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI3)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a2d      	ldr	r2, [pc, #180]	; (80019b8 <HAL_SPI_MspInit+0x1ac>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d148      	bne.n	800199a <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001908:	4b27      	ldr	r3, [pc, #156]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800190a:	69db      	ldr	r3, [r3, #28]
 800190c:	4a26      	ldr	r2, [pc, #152]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800190e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001912:	61d3      	str	r3, [r2, #28]
 8001914:	4b24      	ldr	r3, [pc, #144]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 8001916:	69db      	ldr	r3, [r3, #28]
 8001918:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001920:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	4a20      	ldr	r2, [pc, #128]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 8001926:	f043 0304 	orr.w	r3, r3, #4
 800192a:	6193      	str	r3, [r2, #24]
 800192c:	4b1e      	ldr	r3, [pc, #120]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	f003 0304 	and.w	r3, r3, #4
 8001934:	613b      	str	r3, [r7, #16]
 8001936:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001938:	4b1b      	ldr	r3, [pc, #108]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a1a      	ldr	r2, [pc, #104]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 800193e:	f043 0308 	orr.w	r3, r3, #8
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b18      	ldr	r3, [pc, #96]	; (80019a8 <HAL_SPI_MspInit+0x19c>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f003 0308 	and.w	r3, r3, #8
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001950:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001954:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800195a:	2303      	movs	r3, #3
 800195c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800195e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001962:	4619      	mov	r1, r3
 8001964:	4811      	ldr	r0, [pc, #68]	; (80019ac <HAL_SPI_MspInit+0x1a0>)
 8001966:	f001 ff0d 	bl	8003784 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCLK_Pin|SPI3_MOSI_Pin;
 800196a:	2328      	movs	r3, #40	; 0x28
 800196c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196e:	2302      	movs	r3, #2
 8001970:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001972:	2303      	movs	r3, #3
 8001974:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001976:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800197a:	4619      	mov	r1, r3
 800197c:	480d      	ldr	r0, [pc, #52]	; (80019b4 <HAL_SPI_MspInit+0x1a8>)
 800197e:	f001 ff01 	bl	8003784 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_MISO_Pin;
 8001982:	2310      	movs	r3, #16
 8001984:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001986:	2300      	movs	r3, #0
 8001988:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI3_MISO_GPIO_Port, &GPIO_InitStruct);
 800198e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001992:	4619      	mov	r1, r3
 8001994:	4807      	ldr	r0, [pc, #28]	; (80019b4 <HAL_SPI_MspInit+0x1a8>)
 8001996:	f001 fef5 	bl	8003784 <HAL_GPIO_Init>
}
 800199a:	bf00      	nop
 800199c:	3738      	adds	r7, #56	; 0x38
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40013000 	.word	0x40013000
 80019a8:	40021000 	.word	0x40021000
 80019ac:	40010800 	.word	0x40010800
 80019b0:	40003800 	.word	0x40003800
 80019b4:	40010c00 	.word	0x40010c00
 80019b8:	40003c00 	.word	0x40003c00

080019bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019c2:	4b18      	ldr	r3, [pc, #96]	; (8001a24 <HAL_MspInit+0x68>)
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	4a17      	ldr	r2, [pc, #92]	; (8001a24 <HAL_MspInit+0x68>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	6193      	str	r3, [r2, #24]
 80019ce:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <HAL_MspInit+0x68>)
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <HAL_MspInit+0x68>)
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	4a11      	ldr	r2, [pc, #68]	; (8001a24 <HAL_MspInit+0x68>)
 80019e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e4:	61d3      	str	r3, [r2, #28]
 80019e6:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <HAL_MspInit+0x68>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019f2:	2200      	movs	r2, #0
 80019f4:	210f      	movs	r1, #15
 80019f6:	f06f 0001 	mvn.w	r0, #1
 80019fa:	f001 fa50 	bl	8002e9e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019fe:	4b0a      	ldr	r3, [pc, #40]	; (8001a28 <HAL_MspInit+0x6c>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	4a04      	ldr	r2, [pc, #16]	; (8001a28 <HAL_MspInit+0x6c>)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40021000 	.word	0x40021000
 8001a28:	40010000 	.word	0x40010000

08001a2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08c      	sub	sp, #48	; 0x30
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	6879      	ldr	r1, [r7, #4]
 8001a40:	2019      	movs	r0, #25
 8001a42:	f001 fa2c 	bl	8002e9e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8001a46:	2019      	movs	r0, #25
 8001a48:	f001 fa45 	bl	8002ed6 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a4c:	4b1e      	ldr	r3, [pc, #120]	; (8001ac8 <HAL_InitTick+0x9c>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	4a1d      	ldr	r2, [pc, #116]	; (8001ac8 <HAL_InitTick+0x9c>)
 8001a52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a56:	6193      	str	r3, [r2, #24]
 8001a58:	4b1b      	ldr	r3, [pc, #108]	; (8001ac8 <HAL_InitTick+0x9c>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a64:	f107 0210 	add.w	r2, r7, #16
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	4611      	mov	r1, r2
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f003 fc20 	bl	80052b4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001a74:	f003 fc0a 	bl	800528c <HAL_RCC_GetPCLK2Freq>
 8001a78:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a7c:	4a13      	ldr	r2, [pc, #76]	; (8001acc <HAL_InitTick+0xa0>)
 8001a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a82:	0c9b      	lsrs	r3, r3, #18
 8001a84:	3b01      	subs	r3, #1
 8001a86:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001a88:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <HAL_InitTick+0xa4>)
 8001a8a:	4a12      	ldr	r2, [pc, #72]	; (8001ad4 <HAL_InitTick+0xa8>)
 8001a8c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001a8e:	4b10      	ldr	r3, [pc, #64]	; (8001ad0 <HAL_InitTick+0xa4>)
 8001a90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a94:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001a96:	4a0e      	ldr	r2, [pc, #56]	; (8001ad0 <HAL_InitTick+0xa4>)
 8001a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a9a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001a9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <HAL_InitTick+0xa4>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <HAL_InitTick+0xa4>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001aa8:	4809      	ldr	r0, [pc, #36]	; (8001ad0 <HAL_InitTick+0xa4>)
 8001aaa:	f004 f87a 	bl	8005ba2 <HAL_TIM_Base_Init>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d104      	bne.n	8001abe <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001ab4:	4806      	ldr	r0, [pc, #24]	; (8001ad0 <HAL_InitTick+0xa4>)
 8001ab6:	f004 f89f 	bl	8005bf8 <HAL_TIM_Base_Start_IT>
 8001aba:	4603      	mov	r3, r0
 8001abc:	e000      	b.n	8001ac0 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3730      	adds	r7, #48	; 0x30
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	431bde83 	.word	0x431bde83
 8001ad0:	20002be0 	.word	0x20002be0
 8001ad4:	40012c00 	.word	0x40012c00

08001ad8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bc80      	pop	{r7}
 8001ae2:	4770      	bx	lr

08001ae4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <HardFault_Handler+0x4>

08001aea <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aee:	e7fe      	b.n	8001aee <MemManage_Handler+0x4>

08001af0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af4:	e7fe      	b.n	8001af4 <BusFault_Handler+0x4>

08001af6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001afa:	e7fe      	b.n	8001afa <UsageFault_Handler+0x4>

08001afc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr

08001b08 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b0c:	4802      	ldr	r0, [pc, #8]	; (8001b18 <DMA1_Channel1_IRQHandler+0x10>)
 8001b0e:	f001 fbcf 	bl	80032b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20002928 	.word	0x20002928

08001b1c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001b20:	4802      	ldr	r0, [pc, #8]	; (8001b2c <DMA1_Channel6_IRQHandler+0x10>)
 8001b22:	f001 fbc5 	bl	80032b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20002ca0 	.word	0x20002ca0

08001b30 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001b34:	4802      	ldr	r0, [pc, #8]	; (8001b40 <DMA1_Channel7_IRQHandler+0x10>)
 8001b36:	f001 fbbb 	bl	80032b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20002ce4 	.word	0x20002ce4

08001b44 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001b48:	4802      	ldr	r0, [pc, #8]	; (8001b54 <ADC1_2_IRQHandler+0x10>)
 8001b4a:	f000 fd7b 	bl	8002644 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	200028f8 	.word	0x200028f8

08001b58 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001b5c:	4802      	ldr	r0, [pc, #8]	; (8001b68 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8001b5e:	f002 f9e4 	bl	8003f2a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20004b94 	.word	0x20004b94

08001b6c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001b70:	4802      	ldr	r0, [pc, #8]	; (8001b7c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001b72:	f002 f9da 	bl	8003f2a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20004b94 	.word	0x20004b94

08001b80 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	unsigned char i;
  ulHighFrequencyTimerTicks1++;
 8001b86:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <EXTI9_5_IRQHandler+0x68>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	4a16      	ldr	r2, [pc, #88]	; (8001be8 <EXTI9_5_IRQHandler+0x68>)
 8001b8e:	6013      	str	r3, [r2, #0]
	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
  //else
  	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
	//printf("EXTI9_5_IRQHandler1:%x \r\n",ulHighFrequencyTimerTicks1);

	  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_5) != 0x00u)
 8001b90:	4b16      	ldr	r3, [pc, #88]	; (8001bec <EXTI9_5_IRQHandler+0x6c>)
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	f003 0320 	and.w	r3, r3, #32
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d01d      	beq.n	8001bd8 <EXTI9_5_IRQHandler+0x58>
	  {
	  
		  	//printf("EXTI9_5_IRQHandler2:%x \r\n",ulHighFrequencyTimerTicks1);
			for(i = 0; i< 64; i++)
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	71fb      	strb	r3, [r7, #7]
 8001ba0:	e012      	b.n	8001bc8 <EXTI9_5_IRQHandler+0x48>
			{		 
				USB_Tx_Buf[i]= 0x30+i%10;
 8001ba2:	79fa      	ldrb	r2, [r7, #7]
 8001ba4:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <EXTI9_5_IRQHandler+0x70>)
 8001ba6:	fba3 1302 	umull	r1, r3, r3, r2
 8001baa:	08d9      	lsrs	r1, r3, #3
 8001bac:	460b      	mov	r3, r1
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	79fb      	ldrb	r3, [r7, #7]
 8001bba:	3230      	adds	r2, #48	; 0x30
 8001bbc:	b2d1      	uxtb	r1, r2
 8001bbe:	4a0d      	ldr	r2, [pc, #52]	; (8001bf4 <EXTI9_5_IRQHandler+0x74>)
 8001bc0:	54d1      	strb	r1, [r2, r3]
			for(i = 0; i< 64; i++)
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	71fb      	strb	r3, [r7, #7]
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	2b3f      	cmp	r3, #63	; 0x3f
 8001bcc:	d9e9      	bls.n	8001ba2 <EXTI9_5_IRQHandler+0x22>
			}
		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
 8001bce:	2240      	movs	r2, #64	; 0x40
 8001bd0:	4908      	ldr	r1, [pc, #32]	; (8001bf4 <EXTI9_5_IRQHandler+0x74>)
 8001bd2:	4809      	ldr	r0, [pc, #36]	; (8001bf8 <EXTI9_5_IRQHandler+0x78>)
 8001bd4:	f006 fba8 	bl	8008328 <USBD_CUSTOM_HID_SendReport>
	  }

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001bd8:	2020      	movs	r0, #32
 8001bda:	f001 ff55 	bl	8003a88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */


  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20002978 	.word	0x20002978
 8001bec:	40010400 	.word	0x40010400
 8001bf0:	cccccccd 	.word	0xcccccccd
 8001bf4:	20002c20 	.word	0x20002c20
 8001bf8:	200046d0 	.word	0x200046d0

08001bfc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
  {
  
	  Sys.TimeCounter++;
 8001c00:	4b2a      	ldr	r3, [pc, #168]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	3301      	adds	r3, #1
 8001c06:	4a29      	ldr	r2, [pc, #164]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c08:	6093      	str	r3, [r2, #8]
	  /*F_1ms_Set;
	  if(Sys.TimeCounter%2==0)
		  F_2ms_Set;
	  if(Sys.TimeCounter%4==0)*/
		  F_4ms_Set;
 8001c0a:	4b28      	ldr	r3, [pc, #160]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	f043 0304 	orr.w	r3, r3, #4
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	4b25      	ldr	r3, [pc, #148]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c16:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%2==0)
 8001c18:	4b24      	ldr	r3, [pc, #144]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d106      	bne.n	8001c32 <TIM1_UP_IRQHandler+0x36>
		  F_8ms_Set;
 8001c24:	4b21      	ldr	r3, [pc, #132]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	f043 0308 	orr.w	r3, r3, #8
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	4b1f      	ldr	r3, [pc, #124]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c30:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%4==0)
 8001c32:	4b1e      	ldr	r3, [pc, #120]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d106      	bne.n	8001c4c <TIM1_UP_IRQHandler+0x50>
		  F_16ms_Set;
 8001c3e:	4b1b      	ldr	r3, [pc, #108]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	f043 0310 	orr.w	r3, r3, #16
 8001c46:	b2da      	uxtb	r2, r3
 8001c48:	4b18      	ldr	r3, [pc, #96]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c4a:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%8==0)
 8001c4c:	4b17      	ldr	r3, [pc, #92]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 0307 	and.w	r3, r3, #7
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d106      	bne.n	8001c66 <TIM1_UP_IRQHandler+0x6a>
		  F_32ms_Set;
 8001c58:	4b14      	ldr	r3, [pc, #80]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	f043 0320 	orr.w	r3, r3, #32
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b12      	ldr	r3, [pc, #72]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c64:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%25==0)
 8001c66:	4b11      	ldr	r3, [pc, #68]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c68:	6899      	ldr	r1, [r3, #8]
 8001c6a:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <TIM1_UP_IRQHandler+0xb4>)
 8001c6c:	fba3 2301 	umull	r2, r3, r3, r1
 8001c70:	08da      	lsrs	r2, r3, #3
 8001c72:	4613      	mov	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	4413      	add	r3, r2
 8001c78:	009a      	lsls	r2, r3, #2
 8001c7a:	4413      	add	r3, r2
 8001c7c:	1aca      	subs	r2, r1, r3
 8001c7e:	2a00      	cmp	r2, #0
 8001c80:	d106      	bne.n	8001c90 <TIM1_UP_IRQHandler+0x94>
		  F_100ms_Set;
 8001c82:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001c8a:	b2da      	uxtb	r2, r3
 8001c8c:	4b07      	ldr	r3, [pc, #28]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c8e:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter==3000)
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d102      	bne.n	8001ca2 <TIM1_UP_IRQHandler+0xa6>
		  Sys.TimeCounter=0;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <TIM1_UP_IRQHandler+0xb0>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  
  }

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ca2:	4804      	ldr	r0, [pc, #16]	; (8001cb4 <TIM1_UP_IRQHandler+0xb8>)
 8001ca4:	f003 ffcb 	bl	8005c3e <HAL_TIM_IRQHandler>
//  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//  else
//	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20004584 	.word	0x20004584
 8001cb0:	51eb851f 	.word	0x51eb851f
 8001cb4:	20002be0 	.word	0x20002be0

08001cb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	  rx_len =	BUFFER_SIZE - temp; //?
	  recv_end_flag = 1;  // ?1	  
   }
#endif
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001cbc:	4802      	ldr	r0, [pc, #8]	; (8001cc8 <USART2_IRQHandler+0x10>)
 8001cbe:	f004 fc6d 	bl	800659c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  
  /* USER CODE END USART2_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20002a98 	.word	0x20002a98

08001ccc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001cd0:	4804      	ldr	r0, [pc, #16]	; (8001ce4 <TIM5_IRQHandler+0x18>)
 8001cd2:	f003 ffb4 	bl	8005c3e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
  //50uS
  ulHighFrequencyTimerTicks++;
 8001cd6:	4b04      	ldr	r3, [pc, #16]	; (8001ce8 <TIM5_IRQHandler+0x1c>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	4a02      	ldr	r2, [pc, #8]	; (8001ce8 <TIM5_IRQHandler+0x1c>)
 8001cde:	6013      	str	r3, [r2, #0]
//	  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//else
//		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM5_IRQn 1 */
}
 8001ce0:	bf00      	nop
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20002c60 	.word	0x20002c60
 8001ce8:	20002980 	.word	0x20002980

08001cec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
 8001cfc:	e00a      	b.n	8001d14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cfe:	f3af 8000 	nop.w
 8001d02:	4601      	mov	r1, r0
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	60ba      	str	r2, [r7, #8]
 8001d0a:	b2ca      	uxtb	r2, r1
 8001d0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	dbf0      	blt.n	8001cfe <_read+0x12>
	}

return len;
 8001d1c:	687b      	ldr	r3, [r7, #4]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b086      	sub	sp, #24
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	e009      	b.n	8001d4c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	1c5a      	adds	r2, r3, #1
 8001d3c:	60ba      	str	r2, [r7, #8]
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f000 fa47 	bl	80021d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	617b      	str	r3, [r7, #20]
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dbf1      	blt.n	8001d38 <_write+0x12>
	}
	return len;
 8001d54:	687b      	ldr	r3, [r7, #4]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3718      	adds	r7, #24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <_close>:

int _close(int file)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
	return -1;
 8001d66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr

08001d74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d84:	605a      	str	r2, [r3, #4]
	return 0;
 8001d86:	2300      	movs	r3, #0
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr

08001d92 <_isatty>:

int _isatty(int file)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
	return 1;
 8001d9a:	2301      	movs	r3, #1
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr

08001da6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b085      	sub	sp, #20
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	60f8      	str	r0, [r7, #12]
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
	return 0;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bc80      	pop	{r7}
 8001dbc:	4770      	bx	lr
	...

08001dc0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001dc8:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <_sbrk+0x50>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <_sbrk+0x16>
		heap_end = &end;
 8001dd0:	4b0f      	ldr	r3, [pc, #60]	; (8001e10 <_sbrk+0x50>)
 8001dd2:	4a10      	ldr	r2, [pc, #64]	; (8001e14 <_sbrk+0x54>)
 8001dd4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001dd6:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <_sbrk+0x50>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001ddc:	4b0c      	ldr	r3, [pc, #48]	; (8001e10 <_sbrk+0x50>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4413      	add	r3, r2
 8001de4:	466a      	mov	r2, sp
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d907      	bls.n	8001dfa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001dea:	f010 f897 	bl	8011f1c <__errno>
 8001dee:	4602      	mov	r2, r0
 8001df0:	230c      	movs	r3, #12
 8001df2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001df4:	f04f 33ff 	mov.w	r3, #4294967295
 8001df8:	e006      	b.n	8001e08 <_sbrk+0x48>
	}

	heap_end += incr;
 8001dfa:	4b05      	ldr	r3, [pc, #20]	; (8001e10 <_sbrk+0x50>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	4a03      	ldr	r2, [pc, #12]	; (8001e10 <_sbrk+0x50>)
 8001e04:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001e06:	68fb      	ldr	r3, [r7, #12]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3710      	adds	r7, #16
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	2000053c 	.word	0x2000053c
 8001e14:	20004e08 	.word	0x20004e08

08001e18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001e1c:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <SystemInit+0x5c>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a14      	ldr	r2, [pc, #80]	; (8001e74 <SystemInit+0x5c>)
 8001e22:	f043 0301 	orr.w	r3, r3, #1
 8001e26:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001e28:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <SystemInit+0x5c>)
 8001e2a:	685a      	ldr	r2, [r3, #4]
 8001e2c:	4911      	ldr	r1, [pc, #68]	; (8001e74 <SystemInit+0x5c>)
 8001e2e:	4b12      	ldr	r3, [pc, #72]	; (8001e78 <SystemInit+0x60>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <SystemInit+0x5c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a0e      	ldr	r2, [pc, #56]	; (8001e74 <SystemInit+0x5c>)
 8001e3a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001e3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e42:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e44:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <SystemInit+0x5c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a0a      	ldr	r2, [pc, #40]	; (8001e74 <SystemInit+0x5c>)
 8001e4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e4e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001e50:	4b08      	ldr	r3, [pc, #32]	; (8001e74 <SystemInit+0x5c>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	4a07      	ldr	r2, [pc, #28]	; (8001e74 <SystemInit+0x5c>)
 8001e56:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001e5a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001e5c:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <SystemInit+0x5c>)
 8001e5e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001e62:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001e64:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <SystemInit+0x64>)
 8001e66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e6a:	609a      	str	r2, [r3, #8]
#endif 
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	40021000 	.word	0x40021000
 8001e78:	f8ff0000 	.word	0xf8ff0000
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e86:	f107 0308 	add.w	r3, r7, #8
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	609a      	str	r2, [r3, #8]
 8001e92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e94:	463b      	mov	r3, r7
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001e9c:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <MX_TIM5_Init+0x94>)
 8001e9e:	4a1e      	ldr	r2, [pc, #120]	; (8001f18 <MX_TIM5_Init+0x98>)
 8001ea0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001ea2:	4b1c      	ldr	r3, [pc, #112]	; (8001f14 <MX_TIM5_Init+0x94>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	; (8001f14 <MX_TIM5_Init+0x94>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xe00;
 8001eae:	4b19      	ldr	r3, [pc, #100]	; (8001f14 <MX_TIM5_Init+0x94>)
 8001eb0:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8001eb4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb6:	4b17      	ldr	r3, [pc, #92]	; (8001f14 <MX_TIM5_Init+0x94>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ebc:	4b15      	ldr	r3, [pc, #84]	; (8001f14 <MX_TIM5_Init+0x94>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001ec2:	4814      	ldr	r0, [pc, #80]	; (8001f14 <MX_TIM5_Init+0x94>)
 8001ec4:	f003 fe6d 	bl	8005ba2 <HAL_TIM_Base_Init>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001ece:	f7ff fbf5 	bl	80016bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ed2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ed6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ed8:	f107 0308 	add.w	r3, r7, #8
 8001edc:	4619      	mov	r1, r3
 8001ede:	480d      	ldr	r0, [pc, #52]	; (8001f14 <MX_TIM5_Init+0x94>)
 8001ee0:	f003 ffb5 	bl	8005e4e <HAL_TIM_ConfigClockSource>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001eea:	f7ff fbe7 	bl	80016bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4806      	ldr	r0, [pc, #24]	; (8001f14 <MX_TIM5_Init+0x94>)
 8001efc:	f004 f992 	bl	8006224 <HAL_TIMEx_MasterConfigSynchronization>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001f06:	f7ff fbd9 	bl	80016bc <Error_Handler>
  }

}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20002c60 	.word	0x20002c60
 8001f18:	40000c00 	.word	0x40000c00

08001f1c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a0d      	ldr	r2, [pc, #52]	; (8001f60 <HAL_TIM_Base_MspInit+0x44>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d113      	bne.n	8001f56 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001f2e:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <HAL_TIM_Base_MspInit+0x48>)
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	4a0c      	ldr	r2, [pc, #48]	; (8001f64 <HAL_TIM_Base_MspInit+0x48>)
 8001f34:	f043 0308 	orr.w	r3, r3, #8
 8001f38:	61d3      	str	r3, [r2, #28]
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <HAL_TIM_Base_MspInit+0x48>)
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	f003 0308 	and.w	r3, r3, #8
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2105      	movs	r1, #5
 8001f4a:	2032      	movs	r0, #50	; 0x32
 8001f4c:	f000 ffa7 	bl	8002e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001f50:	2032      	movs	r0, #50	; 0x32
 8001f52:	f000 ffc0 	bl	8002ed6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001f56:	bf00      	nop
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40000c00 	.word	0x40000c00
 8001f64:	40021000 	.word	0x40021000

08001f68 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001f6c:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <MX_USART1_UART_Init+0x4c>)
 8001f6e:	4a12      	ldr	r2, [pc, #72]	; (8001fb8 <MX_USART1_UART_Init+0x50>)
 8001f70:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f72:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <MX_USART1_UART_Init+0x4c>)
 8001f74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f78:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	; (8001fb4 <MX_USART1_UART_Init+0x4c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f80:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <MX_USART1_UART_Init+0x4c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f86:	4b0b      	ldr	r3, [pc, #44]	; (8001fb4 <MX_USART1_UART_Init+0x4c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f8c:	4b09      	ldr	r3, [pc, #36]	; (8001fb4 <MX_USART1_UART_Init+0x4c>)
 8001f8e:	220c      	movs	r2, #12
 8001f90:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f92:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <MX_USART1_UART_Init+0x4c>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f98:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <MX_USART1_UART_Init+0x4c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f9e:	4805      	ldr	r0, [pc, #20]	; (8001fb4 <MX_USART1_UART_Init+0x4c>)
 8001fa0:	f004 f996 	bl	80062d0 <HAL_UART_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001faa:	f7ff fb87 	bl	80016bc <Error_Handler>
  }

}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20002d28 	.word	0x20002d28
 8001fb8:	40013800 	.word	0x40013800

08001fbc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001fc0:	4b11      	ldr	r3, [pc, #68]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fc2:	4a12      	ldr	r2, [pc, #72]	; (800200c <MX_USART2_UART_Init+0x50>)
 8001fc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fc6:	4b10      	ldr	r3, [pc, #64]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fcc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fce:	4b0e      	ldr	r3, [pc, #56]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fd4:	4b0c      	ldr	r3, [pc, #48]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fda:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fe0:	4b09      	ldr	r3, [pc, #36]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fe2:	220c      	movs	r2, #12
 8001fe4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fe6:	4b08      	ldr	r3, [pc, #32]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fec:	4b06      	ldr	r3, [pc, #24]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ff2:	4805      	ldr	r0, [pc, #20]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001ff4:	f004 f96c 	bl	80062d0 <HAL_UART_Init>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ffe:	f7ff fb5d 	bl	80016bc <Error_Handler>
  }

}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20002a98 	.word	0x20002a98
 800200c:	40004400 	.word	0x40004400

08002010 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	; 0x28
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 0318 	add.w	r3, r7, #24
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a62      	ldr	r2, [pc, #392]	; (80021b4 <HAL_UART_MspInit+0x1a4>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d132      	bne.n	8002096 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002030:	4b61      	ldr	r3, [pc, #388]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	4a60      	ldr	r2, [pc, #384]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 8002036:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800203a:	6193      	str	r3, [r2, #24]
 800203c:	4b5e      	ldr	r3, [pc, #376]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002048:	4b5b      	ldr	r3, [pc, #364]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	4a5a      	ldr	r2, [pc, #360]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 800204e:	f043 0304 	orr.w	r3, r3, #4
 8002052:	6193      	str	r3, [r2, #24]
 8002054:	4b58      	ldr	r3, [pc, #352]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = MCU_TX1_Pin;
 8002060:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002066:	2302      	movs	r3, #2
 8002068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MCU_TX1_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 0318 	add.w	r3, r7, #24
 8002072:	4619      	mov	r1, r3
 8002074:	4851      	ldr	r0, [pc, #324]	; (80021bc <HAL_UART_MspInit+0x1ac>)
 8002076:	f001 fb85 	bl	8003784 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MCU_RX1_Pin;
 800207a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800207e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002080:	2300      	movs	r3, #0
 8002082:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MCU_RX1_GPIO_Port, &GPIO_InitStruct);
 8002088:	f107 0318 	add.w	r3, r7, #24
 800208c:	4619      	mov	r1, r3
 800208e:	484b      	ldr	r0, [pc, #300]	; (80021bc <HAL_UART_MspInit+0x1ac>)
 8002090:	f001 fb78 	bl	8003784 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002094:	e089      	b.n	80021aa <HAL_UART_MspInit+0x19a>
  else if(uartHandle->Instance==USART2)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a49      	ldr	r2, [pc, #292]	; (80021c0 <HAL_UART_MspInit+0x1b0>)
 800209c:	4293      	cmp	r3, r2
 800209e:	f040 8084 	bne.w	80021aa <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 80020a2:	4b45      	ldr	r3, [pc, #276]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	4a44      	ldr	r2, [pc, #272]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 80020a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ac:	61d3      	str	r3, [r2, #28]
 80020ae:	4b42      	ldr	r3, [pc, #264]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ba:	4b3f      	ldr	r3, [pc, #252]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	4a3e      	ldr	r2, [pc, #248]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 80020c0:	f043 0304 	orr.w	r3, r3, #4
 80020c4:	6193      	str	r3, [r2, #24]
 80020c6:	4b3c      	ldr	r3, [pc, #240]	; (80021b8 <HAL_UART_MspInit+0x1a8>)
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020d2:	2304      	movs	r3, #4
 80020d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	2302      	movs	r3, #2
 80020d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020da:	2303      	movs	r3, #3
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020de:	f107 0318 	add.w	r3, r7, #24
 80020e2:	4619      	mov	r1, r3
 80020e4:	4835      	ldr	r0, [pc, #212]	; (80021bc <HAL_UART_MspInit+0x1ac>)
 80020e6:	f001 fb4d 	bl	8003784 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80020ea:	2308      	movs	r3, #8
 80020ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f6:	f107 0318 	add.w	r3, r7, #24
 80020fa:	4619      	mov	r1, r3
 80020fc:	482f      	ldr	r0, [pc, #188]	; (80021bc <HAL_UART_MspInit+0x1ac>)
 80020fe:	f001 fb41 	bl	8003784 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002102:	4b30      	ldr	r3, [pc, #192]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 8002104:	4a30      	ldr	r2, [pc, #192]	; (80021c8 <HAL_UART_MspInit+0x1b8>)
 8002106:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002108:	4b2e      	ldr	r3, [pc, #184]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 800210a:	2210      	movs	r2, #16
 800210c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800210e:	4b2d      	ldr	r3, [pc, #180]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 8002110:	2200      	movs	r2, #0
 8002112:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002114:	4b2b      	ldr	r3, [pc, #172]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 8002116:	2280      	movs	r2, #128	; 0x80
 8002118:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800211a:	4b2a      	ldr	r3, [pc, #168]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 800211c:	2200      	movs	r2, #0
 800211e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002120:	4b28      	ldr	r3, [pc, #160]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 8002122:	2200      	movs	r2, #0
 8002124:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002126:	4b27      	ldr	r3, [pc, #156]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 8002128:	2200      	movs	r2, #0
 800212a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800212c:	4b25      	ldr	r3, [pc, #148]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 800212e:	2200      	movs	r2, #0
 8002130:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002132:	4824      	ldr	r0, [pc, #144]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 8002134:	f000 fede 	bl	8002ef4 <HAL_DMA_Init>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <HAL_UART_MspInit+0x132>
      Error_Handler();
 800213e:	f7ff fabd 	bl	80016bc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a1f      	ldr	r2, [pc, #124]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 8002146:	631a      	str	r2, [r3, #48]	; 0x30
 8002148:	4a1e      	ldr	r2, [pc, #120]	; (80021c4 <HAL_UART_MspInit+0x1b4>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800214e:	4b1f      	ldr	r3, [pc, #124]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 8002150:	4a1f      	ldr	r2, [pc, #124]	; (80021d0 <HAL_UART_MspInit+0x1c0>)
 8002152:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002154:	4b1d      	ldr	r3, [pc, #116]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 8002156:	2200      	movs	r2, #0
 8002158:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800215a:	4b1c      	ldr	r3, [pc, #112]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002160:	4b1a      	ldr	r3, [pc, #104]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 8002162:	2280      	movs	r2, #128	; 0x80
 8002164:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002166:	4b19      	ldr	r3, [pc, #100]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800216c:	4b17      	ldr	r3, [pc, #92]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 800216e:	2200      	movs	r2, #0
 8002170:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002172:	4b16      	ldr	r3, [pc, #88]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 8002174:	2200      	movs	r2, #0
 8002176:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002178:	4b14      	ldr	r3, [pc, #80]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 800217a:	2200      	movs	r2, #0
 800217c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800217e:	4813      	ldr	r0, [pc, #76]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 8002180:	f000 feb8 	bl	8002ef4 <HAL_DMA_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <HAL_UART_MspInit+0x17e>
      Error_Handler();
 800218a:	f7ff fa97 	bl	80016bc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a0e      	ldr	r2, [pc, #56]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 8002192:	635a      	str	r2, [r3, #52]	; 0x34
 8002194:	4a0d      	ldr	r2, [pc, #52]	; (80021cc <HAL_UART_MspInit+0x1bc>)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800219a:	2200      	movs	r2, #0
 800219c:	2105      	movs	r1, #5
 800219e:	2026      	movs	r0, #38	; 0x26
 80021a0:	f000 fe7d 	bl	8002e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021a4:	2026      	movs	r0, #38	; 0x26
 80021a6:	f000 fe96 	bl	8002ed6 <HAL_NVIC_EnableIRQ>
}
 80021aa:	bf00      	nop
 80021ac:	3728      	adds	r7, #40	; 0x28
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40013800 	.word	0x40013800
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40010800 	.word	0x40010800
 80021c0:	40004400 	.word	0x40004400
 80021c4:	20002ce4 	.word	0x20002ce4
 80021c8:	40020080 	.word	0x40020080
 80021cc:	20002ca0 	.word	0x20002ca0
 80021d0:	4002006c 	.word	0x4002006c

080021d4 <__io_putchar>:

*/

PUTCHAR_PROTOTYPE

{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */

/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
{
    /*  */
    while((USART1->SR & 0X40) == 0);
 80021dc:	bf00      	nop
 80021de:	4b08      	ldr	r3, [pc, #32]	; (8002200 <__io_putchar+0x2c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f9      	beq.n	80021de <__io_putchar+0xa>

    /*  */
    USART1->DR = (uint8_t) ch;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	4b04      	ldr	r3, [pc, #16]	; (8002200 <__io_putchar+0x2c>)
 80021f0:	605a      	str	r2, [r3, #4]

    return ch;
 80021f2:	687b      	ldr	r3, [r7, #4]
}

//HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
//return ch;

}
 80021f4:	4618      	mov	r0, r3
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40013800 	.word	0x40013800

08002204 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002204:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002206:	e003      	b.n	8002210 <LoopCopyDataInit>

08002208 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002208:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800220a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800220c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800220e:	3104      	adds	r1, #4

08002210 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002210:	480a      	ldr	r0, [pc, #40]	; (800223c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002212:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002214:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002216:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002218:	d3f6      	bcc.n	8002208 <CopyDataInit>
  ldr r2, =_sbss
 800221a:	4a0a      	ldr	r2, [pc, #40]	; (8002244 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800221c:	e002      	b.n	8002224 <LoopFillZerobss>

0800221e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800221e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002220:	f842 3b04 	str.w	r3, [r2], #4

08002224 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002224:	4b08      	ldr	r3, [pc, #32]	; (8002248 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002226:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002228:	d3f9      	bcc.n	800221e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800222a:	f7ff fdf5 	bl	8001e18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800222e:	f00f fe7b 	bl	8011f28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002232:	f7ff f977 	bl	8001524 <main>
  bx lr
 8002236:	4770      	bx	lr
  ldr r3, =_sidata
 8002238:	08022c70 	.word	0x08022c70
  ldr r0, =_sdata
 800223c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002240:	200002c0 	.word	0x200002c0
  ldr r2, =_sbss
 8002244:	200002c0 	.word	0x200002c0
  ldr r3, = _ebss
 8002248:	20004e04 	.word	0x20004e04

0800224c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800224c:	e7fe      	b.n	800224c <ADC3_IRQHandler>
	...

08002250 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002254:	4b08      	ldr	r3, [pc, #32]	; (8002278 <HAL_Init+0x28>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a07      	ldr	r2, [pc, #28]	; (8002278 <HAL_Init+0x28>)
 800225a:	f043 0310 	orr.w	r3, r3, #16
 800225e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002260:	2003      	movs	r0, #3
 8002262:	f000 fe11 	bl	8002e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002266:	2000      	movs	r0, #0
 8002268:	f7ff fbe0 	bl	8001a2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800226c:	f7ff fba6 	bl	80019bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40022000 	.word	0x40022000

0800227c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002280:	4b05      	ldr	r3, [pc, #20]	; (8002298 <HAL_IncTick+0x1c>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	461a      	mov	r2, r3
 8002286:	4b05      	ldr	r3, [pc, #20]	; (800229c <HAL_IncTick+0x20>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4413      	add	r3, r2
 800228c:	4a03      	ldr	r2, [pc, #12]	; (800229c <HAL_IncTick+0x20>)
 800228e:	6013      	str	r3, [r2, #0]
}
 8002290:	bf00      	nop
 8002292:	46bd      	mov	sp, r7
 8002294:	bc80      	pop	{r7}
 8002296:	4770      	bx	lr
 8002298:	20000008 	.word	0x20000008
 800229c:	20002de8 	.word	0x20002de8

080022a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  return uwTick;
 80022a4:	4b02      	ldr	r3, [pc, #8]	; (80022b0 <HAL_GetTick+0x10>)
 80022a6:	681b      	ldr	r3, [r3, #0]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr
 80022b0:	20002de8 	.word	0x20002de8

080022b4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022bc:	2300      	movs	r3, #0
 80022be:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80022c4:	2300      	movs	r3, #0
 80022c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e0ce      	b.n	8002474 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d109      	bne.n	80022f8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7fe fc7e 	bl	8000bf4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f000 fbd5 	bl	8002aa8 <ADC_ConversionStop_Disable>
 80022fe:	4603      	mov	r3, r0
 8002300:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002306:	f003 0310 	and.w	r3, r3, #16
 800230a:	2b00      	cmp	r3, #0
 800230c:	f040 80a9 	bne.w	8002462 <HAL_ADC_Init+0x1ae>
 8002310:	7dfb      	ldrb	r3, [r7, #23]
 8002312:	2b00      	cmp	r3, #0
 8002314:	f040 80a5 	bne.w	8002462 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002320:	f023 0302 	bic.w	r3, r3, #2
 8002324:	f043 0202 	orr.w	r2, r3, #2
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4951      	ldr	r1, [pc, #324]	; (800247c <HAL_ADC_Init+0x1c8>)
 8002336:	428b      	cmp	r3, r1
 8002338:	d10a      	bne.n	8002350 <HAL_ADC_Init+0x9c>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	69db      	ldr	r3, [r3, #28]
 800233e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002342:	d002      	beq.n	800234a <HAL_ADC_Init+0x96>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	e004      	b.n	8002354 <HAL_ADC_Init+0xa0>
 800234a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800234e:	e001      	b.n	8002354 <HAL_ADC_Init+0xa0>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002354:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	7b1b      	ldrb	r3, [r3, #12]
 800235a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800235c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800235e:	68ba      	ldr	r2, [r7, #8]
 8002360:	4313      	orrs	r3, r2
 8002362:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800236c:	d003      	beq.n	8002376 <HAL_ADC_Init+0xc2>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d102      	bne.n	800237c <HAL_ADC_Init+0xc8>
 8002376:	f44f 7380 	mov.w	r3, #256	; 0x100
 800237a:	e000      	b.n	800237e <HAL_ADC_Init+0xca>
 800237c:	2300      	movs	r3, #0
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4313      	orrs	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	7d1b      	ldrb	r3, [r3, #20]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d119      	bne.n	80023c0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	7b1b      	ldrb	r3, [r3, #12]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d109      	bne.n	80023a8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	3b01      	subs	r3, #1
 800239a:	035a      	lsls	r2, r3, #13
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023a4:	613b      	str	r3, [r7, #16]
 80023a6:	e00b      	b.n	80023c0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ac:	f043 0220 	orr.w	r2, r3, #32
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b8:	f043 0201 	orr.w	r2, r3, #1
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	4b29      	ldr	r3, [pc, #164]	; (8002480 <HAL_ADC_Init+0x1cc>)
 80023dc:	4013      	ands	r3, r2
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	6812      	ldr	r2, [r2, #0]
 80023e2:	68b9      	ldr	r1, [r7, #8]
 80023e4:	430b      	orrs	r3, r1
 80023e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023f0:	d003      	beq.n	80023fa <HAL_ADC_Init+0x146>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d104      	bne.n	8002404 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	3b01      	subs	r3, #1
 8002400:	051b      	lsls	r3, r3, #20
 8002402:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	430a      	orrs	r2, r1
 8002416:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	4b19      	ldr	r3, [pc, #100]	; (8002484 <HAL_ADC_Init+0x1d0>)
 8002420:	4013      	ands	r3, r2
 8002422:	68ba      	ldr	r2, [r7, #8]
 8002424:	429a      	cmp	r2, r3
 8002426:	d10b      	bne.n	8002440 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002432:	f023 0303 	bic.w	r3, r3, #3
 8002436:	f043 0201 	orr.w	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800243e:	e018      	b.n	8002472 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002444:	f023 0312 	bic.w	r3, r3, #18
 8002448:	f043 0210 	orr.w	r2, r3, #16
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002454:	f043 0201 	orr.w	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002460:	e007      	b.n	8002472 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002466:	f043 0210 	orr.w	r2, r3, #16
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002472:	7dfb      	ldrb	r3, [r7, #23]
}
 8002474:	4618      	mov	r0, r3
 8002476:	3718      	adds	r7, #24
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40013c00 	.word	0x40013c00
 8002480:	ffe1f7fd 	.word	0xffe1f7fd
 8002484:	ff1f0efe 	.word	0xff1f0efe

08002488 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002494:	2300      	movs	r3, #0
 8002496:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a64      	ldr	r2, [pc, #400]	; (8002630 <HAL_ADC_Start_DMA+0x1a8>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d004      	beq.n	80024ac <HAL_ADC_Start_DMA+0x24>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a63      	ldr	r2, [pc, #396]	; (8002634 <HAL_ADC_Start_DMA+0x1ac>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d106      	bne.n	80024ba <HAL_ADC_Start_DMA+0x32>
 80024ac:	4b60      	ldr	r3, [pc, #384]	; (8002630 <HAL_ADC_Start_DMA+0x1a8>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f040 80b3 	bne.w	8002620 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d101      	bne.n	80024c8 <HAL_ADC_Start_DMA+0x40>
 80024c4:	2302      	movs	r3, #2
 80024c6:	e0ae      	b.n	8002626 <HAL_ADC_Start_DMA+0x19e>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80024d0:	68f8      	ldr	r0, [r7, #12]
 80024d2:	f000 fa97 	bl	8002a04 <ADC_Enable>
 80024d6:	4603      	mov	r3, r0
 80024d8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80024da:	7dfb      	ldrb	r3, [r7, #23]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f040 809a 	bne.w	8002616 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80024ea:	f023 0301 	bic.w	r3, r3, #1
 80024ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a4e      	ldr	r2, [pc, #312]	; (8002634 <HAL_ADC_Start_DMA+0x1ac>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d105      	bne.n	800250c <HAL_ADC_Start_DMA+0x84>
 8002500:	4b4b      	ldr	r3, [pc, #300]	; (8002630 <HAL_ADC_Start_DMA+0x1a8>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d115      	bne.n	8002538 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002510:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002522:	2b00      	cmp	r3, #0
 8002524:	d026      	beq.n	8002574 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800252a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800252e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002536:	e01d      	b.n	8002574 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a39      	ldr	r2, [pc, #228]	; (8002630 <HAL_ADC_Start_DMA+0x1a8>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d004      	beq.n	8002558 <HAL_ADC_Start_DMA+0xd0>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a38      	ldr	r2, [pc, #224]	; (8002634 <HAL_ADC_Start_DMA+0x1ac>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d10d      	bne.n	8002574 <HAL_ADC_Start_DMA+0xec>
 8002558:	4b35      	ldr	r3, [pc, #212]	; (8002630 <HAL_ADC_Start_DMA+0x1a8>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002568:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800256c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002578:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d006      	beq.n	800258e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002584:	f023 0206 	bic.w	r2, r3, #6
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	62da      	str	r2, [r3, #44]	; 0x2c
 800258c:	e002      	b.n	8002594 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	4a25      	ldr	r2, [pc, #148]	; (8002638 <HAL_ADC_Start_DMA+0x1b0>)
 80025a2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	4a24      	ldr	r2, [pc, #144]	; (800263c <HAL_ADC_Start_DMA+0x1b4>)
 80025aa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	4a23      	ldr	r2, [pc, #140]	; (8002640 <HAL_ADC_Start_DMA+0x1b8>)
 80025b2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f06f 0202 	mvn.w	r2, #2
 80025bc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025cc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6a18      	ldr	r0, [r3, #32]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	334c      	adds	r3, #76	; 0x4c
 80025d8:	4619      	mov	r1, r3
 80025da:	68ba      	ldr	r2, [r7, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f000 fcff 	bl	8002fe0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80025ec:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80025f0:	d108      	bne.n	8002604 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689a      	ldr	r2, [r3, #8]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002600:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002602:	e00f      	b.n	8002624 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002612:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002614:	e006      	b.n	8002624 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800261e:	e001      	b.n	8002624 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002624:	7dfb      	ldrb	r3, [r7, #23]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3718      	adds	r7, #24
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40012400 	.word	0x40012400
 8002634:	40012800 	.word	0x40012800
 8002638:	08002b1d 	.word	0x08002b1d
 800263c:	08002b99 	.word	0x08002b99
 8002640:	08002bb5 	.word	0x08002bb5

08002644 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f003 0320 	and.w	r3, r3, #32
 8002656:	2b20      	cmp	r3, #32
 8002658:	d140      	bne.n	80026dc <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b02      	cmp	r3, #2
 8002666:	d139      	bne.n	80026dc <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800266c:	f003 0310 	and.w	r3, r3, #16
 8002670:	2b00      	cmp	r3, #0
 8002672:	d105      	bne.n	8002680 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002678:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800268a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800268e:	d11d      	bne.n	80026cc <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002694:	2b00      	cmp	r3, #0
 8002696:	d119      	bne.n	80026cc <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f022 0220 	bic.w	r2, r2, #32
 80026a6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d105      	bne.n	80026cc <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c4:	f043 0201 	orr.w	r2, r3, #1
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f87c 	bl	80027ca <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f06f 0212 	mvn.w	r2, #18
 80026da:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026e6:	2b80      	cmp	r3, #128	; 0x80
 80026e8:	d14f      	bne.n	800278a <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0304 	and.w	r3, r3, #4
 80026f4:	2b04      	cmp	r3, #4
 80026f6:	d148      	bne.n	800278a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026fc:	f003 0310 	and.w	r3, r3, #16
 8002700:	2b00      	cmp	r3, #0
 8002702:	d105      	bne.n	8002710 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002708:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800271a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800271e:	d012      	beq.n	8002746 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800272a:	2b00      	cmp	r3, #0
 800272c:	d125      	bne.n	800277a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002738:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800273c:	d11d      	bne.n	800277a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002742:	2b00      	cmp	r3, #0
 8002744:	d119      	bne.n	800277a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002754:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800276a:	2b00      	cmp	r3, #0
 800276c:	d105      	bne.n	800277a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002772:	f043 0201 	orr.w	r2, r3, #1
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 fad0 	bl	8002d20 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f06f 020c 	mvn.w	r2, #12
 8002788:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002794:	2b40      	cmp	r3, #64	; 0x40
 8002796:	d114      	bne.n	80027c2 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d10d      	bne.n	80027c2 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027aa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 f81b 	bl	80027ee <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f06f 0201 	mvn.w	r2, #1
 80027c0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80027c2:	bf00      	nop
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b083      	sub	sp, #12
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr

080027dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr

080027ee <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b083      	sub	sp, #12
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bc80      	pop	{r7}
 80027fe:	4770      	bx	lr

08002800 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr
	...

08002814 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800282c:	2b01      	cmp	r3, #1
 800282e:	d101      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x20>
 8002830:	2302      	movs	r3, #2
 8002832:	e0dc      	b.n	80029ee <HAL_ADC_ConfigChannel+0x1da>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b06      	cmp	r3, #6
 8002842:	d81c      	bhi.n	800287e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685a      	ldr	r2, [r3, #4]
 800284e:	4613      	mov	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	3b05      	subs	r3, #5
 8002856:	221f      	movs	r2, #31
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	4019      	ands	r1, r3
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	6818      	ldr	r0, [r3, #0]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	3b05      	subs	r3, #5
 8002870:	fa00 f203 	lsl.w	r2, r0, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	430a      	orrs	r2, r1
 800287a:	635a      	str	r2, [r3, #52]	; 0x34
 800287c:	e03c      	b.n	80028f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b0c      	cmp	r3, #12
 8002884:	d81c      	bhi.n	80028c0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4413      	add	r3, r2
 8002896:	3b23      	subs	r3, #35	; 0x23
 8002898:	221f      	movs	r2, #31
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43db      	mvns	r3, r3
 80028a0:	4019      	ands	r1, r3
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	4413      	add	r3, r2
 80028b0:	3b23      	subs	r3, #35	; 0x23
 80028b2:	fa00 f203 	lsl.w	r2, r0, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	631a      	str	r2, [r3, #48]	; 0x30
 80028be:	e01b      	b.n	80028f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	4613      	mov	r3, r2
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	4413      	add	r3, r2
 80028d0:	3b41      	subs	r3, #65	; 0x41
 80028d2:	221f      	movs	r2, #31
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	43db      	mvns	r3, r3
 80028da:	4019      	ands	r1, r3
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	6818      	ldr	r0, [r3, #0]
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	4613      	mov	r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4413      	add	r3, r2
 80028ea:	3b41      	subs	r3, #65	; 0x41
 80028ec:	fa00 f203 	lsl.w	r2, r0, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	430a      	orrs	r2, r1
 80028f6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2b09      	cmp	r3, #9
 80028fe:	d91c      	bls.n	800293a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68d9      	ldr	r1, [r3, #12]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	4613      	mov	r3, r2
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	4413      	add	r3, r2
 8002910:	3b1e      	subs	r3, #30
 8002912:	2207      	movs	r2, #7
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	4019      	ands	r1, r3
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	6898      	ldr	r0, [r3, #8]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4613      	mov	r3, r2
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	4413      	add	r3, r2
 800292a:	3b1e      	subs	r3, #30
 800292c:	fa00 f203 	lsl.w	r2, r0, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	430a      	orrs	r2, r1
 8002936:	60da      	str	r2, [r3, #12]
 8002938:	e019      	b.n	800296e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6919      	ldr	r1, [r3, #16]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4613      	mov	r3, r2
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	4413      	add	r3, r2
 800294a:	2207      	movs	r2, #7
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	43db      	mvns	r3, r3
 8002952:	4019      	ands	r1, r3
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	6898      	ldr	r0, [r3, #8]
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4613      	mov	r3, r2
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	4413      	add	r3, r2
 8002962:	fa00 f203 	lsl.w	r2, r0, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2b10      	cmp	r3, #16
 8002974:	d003      	beq.n	800297e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800297a:	2b11      	cmp	r3, #17
 800297c:	d132      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a1d      	ldr	r2, [pc, #116]	; (80029f8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d125      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d126      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80029a4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2b10      	cmp	r3, #16
 80029ac:	d11a      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029ae:	4b13      	ldr	r3, [pc, #76]	; (80029fc <HAL_ADC_ConfigChannel+0x1e8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a13      	ldr	r2, [pc, #76]	; (8002a00 <HAL_ADC_ConfigChannel+0x1ec>)
 80029b4:	fba2 2303 	umull	r2, r3, r2, r3
 80029b8:	0c9a      	lsrs	r2, r3, #18
 80029ba:	4613      	mov	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029c4:	e002      	b.n	80029cc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	3b01      	subs	r3, #1
 80029ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f9      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x1b2>
 80029d2:	e007      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d8:	f043 0220 	orr.w	r2, r3, #32
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3714      	adds	r7, #20
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr
 80029f8:	40012400 	.word	0x40012400
 80029fc:	20000000 	.word	0x20000000
 8002a00:	431bde83 	.word	0x431bde83

08002a04 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d039      	beq.n	8002a96 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f042 0201 	orr.w	r2, r2, #1
 8002a30:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a32:	4b1b      	ldr	r3, [pc, #108]	; (8002aa0 <ADC_Enable+0x9c>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a1b      	ldr	r2, [pc, #108]	; (8002aa4 <ADC_Enable+0xa0>)
 8002a38:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3c:	0c9b      	lsrs	r3, r3, #18
 8002a3e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a40:	e002      	b.n	8002a48 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	3b01      	subs	r3, #1
 8002a46:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1f9      	bne.n	8002a42 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a4e:	f7ff fc27 	bl	80022a0 <HAL_GetTick>
 8002a52:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a54:	e018      	b.n	8002a88 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a56:	f7ff fc23 	bl	80022a0 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d911      	bls.n	8002a88 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a68:	f043 0210 	orr.w	r2, r3, #16
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a74:	f043 0201 	orr.w	r2, r3, #1
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e007      	b.n	8002a98 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d1df      	bne.n	8002a56 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	20000000 	.word	0x20000000
 8002aa4:	431bde83 	.word	0x431bde83

08002aa8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d127      	bne.n	8002b12 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689a      	ldr	r2, [r3, #8]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f022 0201 	bic.w	r2, r2, #1
 8002ad0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ad2:	f7ff fbe5 	bl	80022a0 <HAL_GetTick>
 8002ad6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ad8:	e014      	b.n	8002b04 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ada:	f7ff fbe1 	bl	80022a0 <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d90d      	bls.n	8002b04 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aec:	f043 0210 	orr.w	r2, r3, #16
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af8:	f043 0201 	orr.w	r2, r3, #1
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e007      	b.n	8002b14 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d0e3      	beq.n	8002ada <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b28:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d127      	bne.n	8002b86 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002b4c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002b50:	d115      	bne.n	8002b7e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d111      	bne.n	8002b7e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d105      	bne.n	8002b7e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b76:	f043 0201 	orr.w	r2, r3, #1
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f7ff fe23 	bl	80027ca <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002b84:	e004      	b.n	8002b90 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	4798      	blx	r3
}
 8002b90:	bf00      	nop
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f7ff fe18 	bl	80027dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bac:	bf00      	nop
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc0:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd2:	f043 0204 	orr.w	r2, r3, #4
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f7ff fe10 	bl	8002800 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002be0:	bf00      	nop
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002be8:	b590      	push	{r4, r7, lr}
 8002bea:	b087      	sub	sp, #28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d101      	bne.n	8002c06 <HAL_ADCEx_Calibration_Start+0x1e>
 8002c02:	2302      	movs	r3, #2
 8002c04:	e086      	b.n	8002d14 <HAL_ADCEx_Calibration_Start+0x12c>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7ff ff4a 	bl	8002aa8 <ADC_ConversionStop_Disable>
 8002c14:	4603      	mov	r3, r0
 8002c16:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002c18:	7dfb      	ldrb	r3, [r7, #23]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d175      	bne.n	8002d0a <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c26:	f023 0302 	bic.w	r3, r3, #2
 8002c2a:	f043 0202 	orr.w	r2, r3, #2
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002c32:	4b3a      	ldr	r3, [pc, #232]	; (8002d1c <HAL_ADCEx_Calibration_Start+0x134>)
 8002c34:	681c      	ldr	r4, [r3, #0]
 8002c36:	2002      	movs	r0, #2
 8002c38:	f002 fc40 	bl	80054bc <HAL_RCCEx_GetPeriphCLKFreq>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002c42:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002c44:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002c46:	e002      	b.n	8002c4e <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1f9      	bne.n	8002c48 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7ff fed5 	bl	8002a04 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f042 0208 	orr.w	r2, r2, #8
 8002c68:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002c6a:	f7ff fb19 	bl	80022a0 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002c70:	e014      	b.n	8002c9c <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002c72:	f7ff fb15 	bl	80022a0 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b0a      	cmp	r3, #10
 8002c7e:	d90d      	bls.n	8002c9c <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c84:	f023 0312 	bic.w	r3, r3, #18
 8002c88:	f043 0210 	orr.w	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e03b      	b.n	8002d14 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 0308 	and.w	r3, r3, #8
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1e3      	bne.n	8002c72 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f042 0204 	orr.w	r2, r2, #4
 8002cb8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002cba:	f7ff faf1 	bl	80022a0 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002cc0:	e014      	b.n	8002cec <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002cc2:	f7ff faed 	bl	80022a0 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b0a      	cmp	r3, #10
 8002cce:	d90d      	bls.n	8002cec <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd4:	f023 0312 	bic.w	r3, r3, #18
 8002cd8:	f043 0210 	orr.w	r2, r3, #16
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e013      	b.n	8002d14 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 0304 	and.w	r3, r3, #4
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1e3      	bne.n	8002cc2 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfe:	f023 0303 	bic.w	r3, r3, #3
 8002d02:	f043 0201 	orr.w	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d12:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	371c      	adds	r7, #28
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd90      	pop	{r4, r7, pc}
 8002d1c:	20000000 	.word	0x20000000

08002d20 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr
	...

08002d34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d44:	4b0c      	ldr	r3, [pc, #48]	; (8002d78 <__NVIC_SetPriorityGrouping+0x44>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d50:	4013      	ands	r3, r2
 8002d52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d66:	4a04      	ldr	r2, [pc, #16]	; (8002d78 <__NVIC_SetPriorityGrouping+0x44>)
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	60d3      	str	r3, [r2, #12]
}
 8002d6c:	bf00      	nop
 8002d6e:	3714      	adds	r7, #20
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	e000ed00 	.word	0xe000ed00

08002d7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d80:	4b04      	ldr	r3, [pc, #16]	; (8002d94 <__NVIC_GetPriorityGrouping+0x18>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	0a1b      	lsrs	r3, r3, #8
 8002d86:	f003 0307 	and.w	r3, r3, #7
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	e000ed00 	.word	0xe000ed00

08002d98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	db0b      	blt.n	8002dc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	f003 021f 	and.w	r2, r3, #31
 8002db0:	4906      	ldr	r1, [pc, #24]	; (8002dcc <__NVIC_EnableIRQ+0x34>)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	095b      	lsrs	r3, r3, #5
 8002db8:	2001      	movs	r0, #1
 8002dba:	fa00 f202 	lsl.w	r2, r0, r2
 8002dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr
 8002dcc:	e000e100 	.word	0xe000e100

08002dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	6039      	str	r1, [r7, #0]
 8002dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	db0a      	blt.n	8002dfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	b2da      	uxtb	r2, r3
 8002de8:	490c      	ldr	r1, [pc, #48]	; (8002e1c <__NVIC_SetPriority+0x4c>)
 8002dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dee:	0112      	lsls	r2, r2, #4
 8002df0:	b2d2      	uxtb	r2, r2
 8002df2:	440b      	add	r3, r1
 8002df4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002df8:	e00a      	b.n	8002e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	4908      	ldr	r1, [pc, #32]	; (8002e20 <__NVIC_SetPriority+0x50>)
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	3b04      	subs	r3, #4
 8002e08:	0112      	lsls	r2, r2, #4
 8002e0a:	b2d2      	uxtb	r2, r2
 8002e0c:	440b      	add	r3, r1
 8002e0e:	761a      	strb	r2, [r3, #24]
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	e000e100 	.word	0xe000e100
 8002e20:	e000ed00 	.word	0xe000ed00

08002e24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b089      	sub	sp, #36	; 0x24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f1c3 0307 	rsb	r3, r3, #7
 8002e3e:	2b04      	cmp	r3, #4
 8002e40:	bf28      	it	cs
 8002e42:	2304      	movcs	r3, #4
 8002e44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	3304      	adds	r3, #4
 8002e4a:	2b06      	cmp	r3, #6
 8002e4c:	d902      	bls.n	8002e54 <NVIC_EncodePriority+0x30>
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	3b03      	subs	r3, #3
 8002e52:	e000      	b.n	8002e56 <NVIC_EncodePriority+0x32>
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e58:	f04f 32ff 	mov.w	r2, #4294967295
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e62:	43da      	mvns	r2, r3
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	401a      	ands	r2, r3
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	fa01 f303 	lsl.w	r3, r1, r3
 8002e76:	43d9      	mvns	r1, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e7c:	4313      	orrs	r3, r2
         );
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3724      	adds	r7, #36	; 0x24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr

08002e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7ff ff4f 	bl	8002d34 <__NVIC_SetPriorityGrouping>
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b086      	sub	sp, #24
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	60b9      	str	r1, [r7, #8]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002eb0:	f7ff ff64 	bl	8002d7c <__NVIC_GetPriorityGrouping>
 8002eb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	68b9      	ldr	r1, [r7, #8]
 8002eba:	6978      	ldr	r0, [r7, #20]
 8002ebc:	f7ff ffb2 	bl	8002e24 <NVIC_EncodePriority>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff ff81 	bl	8002dd0 <__NVIC_SetPriority>
}
 8002ece:	bf00      	nop
 8002ed0:	3718      	adds	r7, #24
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	4603      	mov	r3, r0
 8002ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff ff57 	bl	8002d98 <__NVIC_EnableIRQ>
}
 8002eea:	bf00      	nop
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
	...

08002ef4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002efc:	2300      	movs	r3, #0
 8002efe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e059      	b.n	8002fbe <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	4b2d      	ldr	r3, [pc, #180]	; (8002fc8 <HAL_DMA_Init+0xd4>)
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d80f      	bhi.n	8002f36 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	4b2b      	ldr	r3, [pc, #172]	; (8002fcc <HAL_DMA_Init+0xd8>)
 8002f1e:	4413      	add	r3, r2
 8002f20:	4a2b      	ldr	r2, [pc, #172]	; (8002fd0 <HAL_DMA_Init+0xdc>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	091b      	lsrs	r3, r3, #4
 8002f28:	009a      	lsls	r2, r3, #2
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a28      	ldr	r2, [pc, #160]	; (8002fd4 <HAL_DMA_Init+0xe0>)
 8002f32:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f34:	e00e      	b.n	8002f54 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	4b26      	ldr	r3, [pc, #152]	; (8002fd8 <HAL_DMA_Init+0xe4>)
 8002f3e:	4413      	add	r3, r2
 8002f40:	4a23      	ldr	r2, [pc, #140]	; (8002fd0 <HAL_DMA_Init+0xdc>)
 8002f42:	fba2 2303 	umull	r2, r3, r2, r3
 8002f46:	091b      	lsrs	r3, r3, #4
 8002f48:	009a      	lsls	r2, r3, #2
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a22      	ldr	r2, [pc, #136]	; (8002fdc <HAL_DMA_Init+0xe8>)
 8002f52:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2202      	movs	r2, #2
 8002f58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f6a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002f6e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr
 8002fc8:	40020407 	.word	0x40020407
 8002fcc:	bffdfff8 	.word	0xbffdfff8
 8002fd0:	cccccccd 	.word	0xcccccccd
 8002fd4:	40020000 	.word	0x40020000
 8002fd8:	bffdfbf8 	.word	0xbffdfbf8
 8002fdc:	40020400 	.word	0x40020400

08002fe0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
 8002fec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d101      	bne.n	8003000 <HAL_DMA_Start_IT+0x20>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	e04a      	b.n	8003096 <HAL_DMA_Start_IT+0xb6>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800300e:	2b01      	cmp	r3, #1
 8003010:	d13a      	bne.n	8003088 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2202      	movs	r2, #2
 8003016:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f022 0201 	bic.w	r2, r2, #1
 800302e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	68b9      	ldr	r1, [r7, #8]
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f000 fb76 	bl	8003728 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003040:	2b00      	cmp	r3, #0
 8003042:	d008      	beq.n	8003056 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 020e 	orr.w	r2, r2, #14
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	e00f      	b.n	8003076 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0204 	bic.w	r2, r2, #4
 8003064:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f042 020a 	orr.w	r2, r2, #10
 8003074:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f042 0201 	orr.w	r2, r2, #1
 8003084:	601a      	str	r2, [r3, #0]
 8003086:	e005      	b.n	8003094 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003090:	2302      	movs	r3, #2
 8003092:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003094:	7dfb      	ldrb	r3, [r7, #23]
}
 8003096:	4618      	mov	r0, r3
 8003098:	3718      	adds	r7, #24
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030a8:	2300      	movs	r3, #0
 80030aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d005      	beq.n	80030c2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2204      	movs	r2, #4
 80030ba:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
 80030c0:	e0d6      	b.n	8003270 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 020e 	bic.w	r2, r2, #14
 80030d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0201 	bic.w	r2, r2, #1
 80030e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	461a      	mov	r2, r3
 80030e8:	4b64      	ldr	r3, [pc, #400]	; (800327c <HAL_DMA_Abort_IT+0x1dc>)
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d958      	bls.n	80031a0 <HAL_DMA_Abort_IT+0x100>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a63      	ldr	r2, [pc, #396]	; (8003280 <HAL_DMA_Abort_IT+0x1e0>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d04f      	beq.n	8003198 <HAL_DMA_Abort_IT+0xf8>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a61      	ldr	r2, [pc, #388]	; (8003284 <HAL_DMA_Abort_IT+0x1e4>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d048      	beq.n	8003194 <HAL_DMA_Abort_IT+0xf4>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a60      	ldr	r2, [pc, #384]	; (8003288 <HAL_DMA_Abort_IT+0x1e8>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d040      	beq.n	800318e <HAL_DMA_Abort_IT+0xee>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a5e      	ldr	r2, [pc, #376]	; (800328c <HAL_DMA_Abort_IT+0x1ec>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d038      	beq.n	8003188 <HAL_DMA_Abort_IT+0xe8>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a5d      	ldr	r2, [pc, #372]	; (8003290 <HAL_DMA_Abort_IT+0x1f0>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d030      	beq.n	8003182 <HAL_DMA_Abort_IT+0xe2>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a5b      	ldr	r2, [pc, #364]	; (8003294 <HAL_DMA_Abort_IT+0x1f4>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d028      	beq.n	800317c <HAL_DMA_Abort_IT+0xdc>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a53      	ldr	r2, [pc, #332]	; (800327c <HAL_DMA_Abort_IT+0x1dc>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d020      	beq.n	8003176 <HAL_DMA_Abort_IT+0xd6>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a57      	ldr	r2, [pc, #348]	; (8003298 <HAL_DMA_Abort_IT+0x1f8>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d019      	beq.n	8003172 <HAL_DMA_Abort_IT+0xd2>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a56      	ldr	r2, [pc, #344]	; (800329c <HAL_DMA_Abort_IT+0x1fc>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d012      	beq.n	800316e <HAL_DMA_Abort_IT+0xce>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a54      	ldr	r2, [pc, #336]	; (80032a0 <HAL_DMA_Abort_IT+0x200>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d00a      	beq.n	8003168 <HAL_DMA_Abort_IT+0xc8>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a53      	ldr	r2, [pc, #332]	; (80032a4 <HAL_DMA_Abort_IT+0x204>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d102      	bne.n	8003162 <HAL_DMA_Abort_IT+0xc2>
 800315c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003160:	e01b      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 8003162:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003166:	e018      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 8003168:	f44f 7380 	mov.w	r3, #256	; 0x100
 800316c:	e015      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 800316e:	2310      	movs	r3, #16
 8003170:	e013      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 8003172:	2301      	movs	r3, #1
 8003174:	e011      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 8003176:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800317a:	e00e      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 800317c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003180:	e00b      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 8003182:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003186:	e008      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 8003188:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800318c:	e005      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 800318e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003192:	e002      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 8003194:	2310      	movs	r3, #16
 8003196:	e000      	b.n	800319a <HAL_DMA_Abort_IT+0xfa>
 8003198:	2301      	movs	r3, #1
 800319a:	4a43      	ldr	r2, [pc, #268]	; (80032a8 <HAL_DMA_Abort_IT+0x208>)
 800319c:	6053      	str	r3, [r2, #4]
 800319e:	e057      	b.n	8003250 <HAL_DMA_Abort_IT+0x1b0>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a36      	ldr	r2, [pc, #216]	; (8003280 <HAL_DMA_Abort_IT+0x1e0>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d04f      	beq.n	800324a <HAL_DMA_Abort_IT+0x1aa>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a35      	ldr	r2, [pc, #212]	; (8003284 <HAL_DMA_Abort_IT+0x1e4>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d048      	beq.n	8003246 <HAL_DMA_Abort_IT+0x1a6>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a33      	ldr	r2, [pc, #204]	; (8003288 <HAL_DMA_Abort_IT+0x1e8>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d040      	beq.n	8003240 <HAL_DMA_Abort_IT+0x1a0>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a32      	ldr	r2, [pc, #200]	; (800328c <HAL_DMA_Abort_IT+0x1ec>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d038      	beq.n	800323a <HAL_DMA_Abort_IT+0x19a>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a30      	ldr	r2, [pc, #192]	; (8003290 <HAL_DMA_Abort_IT+0x1f0>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d030      	beq.n	8003234 <HAL_DMA_Abort_IT+0x194>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a2f      	ldr	r2, [pc, #188]	; (8003294 <HAL_DMA_Abort_IT+0x1f4>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d028      	beq.n	800322e <HAL_DMA_Abort_IT+0x18e>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a26      	ldr	r2, [pc, #152]	; (800327c <HAL_DMA_Abort_IT+0x1dc>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d020      	beq.n	8003228 <HAL_DMA_Abort_IT+0x188>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a2b      	ldr	r2, [pc, #172]	; (8003298 <HAL_DMA_Abort_IT+0x1f8>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d019      	beq.n	8003224 <HAL_DMA_Abort_IT+0x184>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a29      	ldr	r2, [pc, #164]	; (800329c <HAL_DMA_Abort_IT+0x1fc>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d012      	beq.n	8003220 <HAL_DMA_Abort_IT+0x180>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a28      	ldr	r2, [pc, #160]	; (80032a0 <HAL_DMA_Abort_IT+0x200>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d00a      	beq.n	800321a <HAL_DMA_Abort_IT+0x17a>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a26      	ldr	r2, [pc, #152]	; (80032a4 <HAL_DMA_Abort_IT+0x204>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d102      	bne.n	8003214 <HAL_DMA_Abort_IT+0x174>
 800320e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003212:	e01b      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 8003214:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003218:	e018      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 800321a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800321e:	e015      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 8003220:	2310      	movs	r3, #16
 8003222:	e013      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 8003224:	2301      	movs	r3, #1
 8003226:	e011      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 8003228:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800322c:	e00e      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 800322e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003232:	e00b      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 8003234:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003238:	e008      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 800323a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800323e:	e005      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 8003240:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003244:	e002      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 8003246:	2310      	movs	r3, #16
 8003248:	e000      	b.n	800324c <HAL_DMA_Abort_IT+0x1ac>
 800324a:	2301      	movs	r3, #1
 800324c:	4a17      	ldr	r2, [pc, #92]	; (80032ac <HAL_DMA_Abort_IT+0x20c>)
 800324e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003264:	2b00      	cmp	r3, #0
 8003266:	d003      	beq.n	8003270 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	4798      	blx	r3
    } 
  }
  return status;
 8003270:	7bfb      	ldrb	r3, [r7, #15]
}
 8003272:	4618      	mov	r0, r3
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40020080 	.word	0x40020080
 8003280:	40020008 	.word	0x40020008
 8003284:	4002001c 	.word	0x4002001c
 8003288:	40020030 	.word	0x40020030
 800328c:	40020044 	.word	0x40020044
 8003290:	40020058 	.word	0x40020058
 8003294:	4002006c 	.word	0x4002006c
 8003298:	40020408 	.word	0x40020408
 800329c:	4002041c 	.word	0x4002041c
 80032a0:	40020430 	.word	0x40020430
 80032a4:	40020444 	.word	0x40020444
 80032a8:	40020400 	.word	0x40020400
 80032ac:	40020000 	.word	0x40020000

080032b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	2204      	movs	r2, #4
 80032ce:	409a      	lsls	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4013      	ands	r3, r2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f000 80d6 	beq.w	8003486 <HAL_DMA_IRQHandler+0x1d6>
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f000 80d0 	beq.w	8003486 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0320 	and.w	r3, r3, #32
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d107      	bne.n	8003304 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0204 	bic.w	r2, r2, #4
 8003302:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	461a      	mov	r2, r3
 800330a:	4b9b      	ldr	r3, [pc, #620]	; (8003578 <HAL_DMA_IRQHandler+0x2c8>)
 800330c:	429a      	cmp	r2, r3
 800330e:	d958      	bls.n	80033c2 <HAL_DMA_IRQHandler+0x112>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a99      	ldr	r2, [pc, #612]	; (800357c <HAL_DMA_IRQHandler+0x2cc>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d04f      	beq.n	80033ba <HAL_DMA_IRQHandler+0x10a>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a98      	ldr	r2, [pc, #608]	; (8003580 <HAL_DMA_IRQHandler+0x2d0>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d048      	beq.n	80033b6 <HAL_DMA_IRQHandler+0x106>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a96      	ldr	r2, [pc, #600]	; (8003584 <HAL_DMA_IRQHandler+0x2d4>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d040      	beq.n	80033b0 <HAL_DMA_IRQHandler+0x100>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a95      	ldr	r2, [pc, #596]	; (8003588 <HAL_DMA_IRQHandler+0x2d8>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d038      	beq.n	80033aa <HAL_DMA_IRQHandler+0xfa>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a93      	ldr	r2, [pc, #588]	; (800358c <HAL_DMA_IRQHandler+0x2dc>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d030      	beq.n	80033a4 <HAL_DMA_IRQHandler+0xf4>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a92      	ldr	r2, [pc, #584]	; (8003590 <HAL_DMA_IRQHandler+0x2e0>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d028      	beq.n	800339e <HAL_DMA_IRQHandler+0xee>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a89      	ldr	r2, [pc, #548]	; (8003578 <HAL_DMA_IRQHandler+0x2c8>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d020      	beq.n	8003398 <HAL_DMA_IRQHandler+0xe8>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a8e      	ldr	r2, [pc, #568]	; (8003594 <HAL_DMA_IRQHandler+0x2e4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d019      	beq.n	8003394 <HAL_DMA_IRQHandler+0xe4>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a8c      	ldr	r2, [pc, #560]	; (8003598 <HAL_DMA_IRQHandler+0x2e8>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d012      	beq.n	8003390 <HAL_DMA_IRQHandler+0xe0>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a8b      	ldr	r2, [pc, #556]	; (800359c <HAL_DMA_IRQHandler+0x2ec>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d00a      	beq.n	800338a <HAL_DMA_IRQHandler+0xda>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a89      	ldr	r2, [pc, #548]	; (80035a0 <HAL_DMA_IRQHandler+0x2f0>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d102      	bne.n	8003384 <HAL_DMA_IRQHandler+0xd4>
 800337e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003382:	e01b      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 8003384:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003388:	e018      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 800338a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800338e:	e015      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 8003390:	2340      	movs	r3, #64	; 0x40
 8003392:	e013      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 8003394:	2304      	movs	r3, #4
 8003396:	e011      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 8003398:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800339c:	e00e      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 800339e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80033a2:	e00b      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 80033a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80033a8:	e008      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 80033aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80033ae:	e005      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 80033b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033b4:	e002      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 80033b6:	2340      	movs	r3, #64	; 0x40
 80033b8:	e000      	b.n	80033bc <HAL_DMA_IRQHandler+0x10c>
 80033ba:	2304      	movs	r3, #4
 80033bc:	4a79      	ldr	r2, [pc, #484]	; (80035a4 <HAL_DMA_IRQHandler+0x2f4>)
 80033be:	6053      	str	r3, [r2, #4]
 80033c0:	e057      	b.n	8003472 <HAL_DMA_IRQHandler+0x1c2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a6d      	ldr	r2, [pc, #436]	; (800357c <HAL_DMA_IRQHandler+0x2cc>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d04f      	beq.n	800346c <HAL_DMA_IRQHandler+0x1bc>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a6b      	ldr	r2, [pc, #428]	; (8003580 <HAL_DMA_IRQHandler+0x2d0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d048      	beq.n	8003468 <HAL_DMA_IRQHandler+0x1b8>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a6a      	ldr	r2, [pc, #424]	; (8003584 <HAL_DMA_IRQHandler+0x2d4>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d040      	beq.n	8003462 <HAL_DMA_IRQHandler+0x1b2>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a68      	ldr	r2, [pc, #416]	; (8003588 <HAL_DMA_IRQHandler+0x2d8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d038      	beq.n	800345c <HAL_DMA_IRQHandler+0x1ac>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a67      	ldr	r2, [pc, #412]	; (800358c <HAL_DMA_IRQHandler+0x2dc>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d030      	beq.n	8003456 <HAL_DMA_IRQHandler+0x1a6>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a65      	ldr	r2, [pc, #404]	; (8003590 <HAL_DMA_IRQHandler+0x2e0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d028      	beq.n	8003450 <HAL_DMA_IRQHandler+0x1a0>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a5d      	ldr	r2, [pc, #372]	; (8003578 <HAL_DMA_IRQHandler+0x2c8>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d020      	beq.n	800344a <HAL_DMA_IRQHandler+0x19a>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a61      	ldr	r2, [pc, #388]	; (8003594 <HAL_DMA_IRQHandler+0x2e4>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d019      	beq.n	8003446 <HAL_DMA_IRQHandler+0x196>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a60      	ldr	r2, [pc, #384]	; (8003598 <HAL_DMA_IRQHandler+0x2e8>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d012      	beq.n	8003442 <HAL_DMA_IRQHandler+0x192>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a5e      	ldr	r2, [pc, #376]	; (800359c <HAL_DMA_IRQHandler+0x2ec>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d00a      	beq.n	800343c <HAL_DMA_IRQHandler+0x18c>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a5d      	ldr	r2, [pc, #372]	; (80035a0 <HAL_DMA_IRQHandler+0x2f0>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d102      	bne.n	8003436 <HAL_DMA_IRQHandler+0x186>
 8003430:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003434:	e01b      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 8003436:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800343a:	e018      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 800343c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003440:	e015      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 8003442:	2340      	movs	r3, #64	; 0x40
 8003444:	e013      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 8003446:	2304      	movs	r3, #4
 8003448:	e011      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 800344a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800344e:	e00e      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 8003450:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003454:	e00b      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 8003456:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800345a:	e008      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 800345c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003460:	e005      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 8003462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003466:	e002      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 8003468:	2340      	movs	r3, #64	; 0x40
 800346a:	e000      	b.n	800346e <HAL_DMA_IRQHandler+0x1be>
 800346c:	2304      	movs	r3, #4
 800346e:	4a4e      	ldr	r2, [pc, #312]	; (80035a8 <HAL_DMA_IRQHandler+0x2f8>)
 8003470:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003476:	2b00      	cmp	r3, #0
 8003478:	f000 8136 	beq.w	80036e8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003484:	e130      	b.n	80036e8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	2202      	movs	r2, #2
 800348c:	409a      	lsls	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	4013      	ands	r3, r2
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 80f8 	beq.w	8003688 <HAL_DMA_IRQHandler+0x3d8>
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f000 80f2 	beq.w	8003688 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10b      	bne.n	80034ca <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 020a 	bic.w	r2, r2, #10
 80034c0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	4b29      	ldr	r3, [pc, #164]	; (8003578 <HAL_DMA_IRQHandler+0x2c8>)
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d973      	bls.n	80035be <HAL_DMA_IRQHandler+0x30e>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a28      	ldr	r2, [pc, #160]	; (800357c <HAL_DMA_IRQHandler+0x2cc>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d06a      	beq.n	80035b6 <HAL_DMA_IRQHandler+0x306>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a26      	ldr	r2, [pc, #152]	; (8003580 <HAL_DMA_IRQHandler+0x2d0>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d063      	beq.n	80035b2 <HAL_DMA_IRQHandler+0x302>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a25      	ldr	r2, [pc, #148]	; (8003584 <HAL_DMA_IRQHandler+0x2d4>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d05b      	beq.n	80035ac <HAL_DMA_IRQHandler+0x2fc>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a23      	ldr	r2, [pc, #140]	; (8003588 <HAL_DMA_IRQHandler+0x2d8>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d038      	beq.n	8003570 <HAL_DMA_IRQHandler+0x2c0>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a22      	ldr	r2, [pc, #136]	; (800358c <HAL_DMA_IRQHandler+0x2dc>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d030      	beq.n	800356a <HAL_DMA_IRQHandler+0x2ba>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a20      	ldr	r2, [pc, #128]	; (8003590 <HAL_DMA_IRQHandler+0x2e0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d028      	beq.n	8003564 <HAL_DMA_IRQHandler+0x2b4>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a18      	ldr	r2, [pc, #96]	; (8003578 <HAL_DMA_IRQHandler+0x2c8>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d020      	beq.n	800355e <HAL_DMA_IRQHandler+0x2ae>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a1c      	ldr	r2, [pc, #112]	; (8003594 <HAL_DMA_IRQHandler+0x2e4>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d019      	beq.n	800355a <HAL_DMA_IRQHandler+0x2aa>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a1b      	ldr	r2, [pc, #108]	; (8003598 <HAL_DMA_IRQHandler+0x2e8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d012      	beq.n	8003556 <HAL_DMA_IRQHandler+0x2a6>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a19      	ldr	r2, [pc, #100]	; (800359c <HAL_DMA_IRQHandler+0x2ec>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d00a      	beq.n	8003550 <HAL_DMA_IRQHandler+0x2a0>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a18      	ldr	r2, [pc, #96]	; (80035a0 <HAL_DMA_IRQHandler+0x2f0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d102      	bne.n	800354a <HAL_DMA_IRQHandler+0x29a>
 8003544:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003548:	e036      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 800354a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800354e:	e033      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 8003550:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003554:	e030      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 8003556:	2320      	movs	r3, #32
 8003558:	e02e      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 800355a:	2302      	movs	r3, #2
 800355c:	e02c      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 800355e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003562:	e029      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 8003564:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003568:	e026      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 800356a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800356e:	e023      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 8003570:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003574:	e020      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 8003576:	bf00      	nop
 8003578:	40020080 	.word	0x40020080
 800357c:	40020008 	.word	0x40020008
 8003580:	4002001c 	.word	0x4002001c
 8003584:	40020030 	.word	0x40020030
 8003588:	40020044 	.word	0x40020044
 800358c:	40020058 	.word	0x40020058
 8003590:	4002006c 	.word	0x4002006c
 8003594:	40020408 	.word	0x40020408
 8003598:	4002041c 	.word	0x4002041c
 800359c:	40020430 	.word	0x40020430
 80035a0:	40020444 	.word	0x40020444
 80035a4:	40020400 	.word	0x40020400
 80035a8:	40020000 	.word	0x40020000
 80035ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035b0:	e002      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 80035b2:	2320      	movs	r3, #32
 80035b4:	e000      	b.n	80035b8 <HAL_DMA_IRQHandler+0x308>
 80035b6:	2302      	movs	r3, #2
 80035b8:	4a4e      	ldr	r2, [pc, #312]	; (80036f4 <HAL_DMA_IRQHandler+0x444>)
 80035ba:	6053      	str	r3, [r2, #4]
 80035bc:	e057      	b.n	800366e <HAL_DMA_IRQHandler+0x3be>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a4d      	ldr	r2, [pc, #308]	; (80036f8 <HAL_DMA_IRQHandler+0x448>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d04f      	beq.n	8003668 <HAL_DMA_IRQHandler+0x3b8>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a4b      	ldr	r2, [pc, #300]	; (80036fc <HAL_DMA_IRQHandler+0x44c>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d048      	beq.n	8003664 <HAL_DMA_IRQHandler+0x3b4>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a4a      	ldr	r2, [pc, #296]	; (8003700 <HAL_DMA_IRQHandler+0x450>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d040      	beq.n	800365e <HAL_DMA_IRQHandler+0x3ae>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a48      	ldr	r2, [pc, #288]	; (8003704 <HAL_DMA_IRQHandler+0x454>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d038      	beq.n	8003658 <HAL_DMA_IRQHandler+0x3a8>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a47      	ldr	r2, [pc, #284]	; (8003708 <HAL_DMA_IRQHandler+0x458>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d030      	beq.n	8003652 <HAL_DMA_IRQHandler+0x3a2>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a45      	ldr	r2, [pc, #276]	; (800370c <HAL_DMA_IRQHandler+0x45c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d028      	beq.n	800364c <HAL_DMA_IRQHandler+0x39c>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a44      	ldr	r2, [pc, #272]	; (8003710 <HAL_DMA_IRQHandler+0x460>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d020      	beq.n	8003646 <HAL_DMA_IRQHandler+0x396>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a42      	ldr	r2, [pc, #264]	; (8003714 <HAL_DMA_IRQHandler+0x464>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d019      	beq.n	8003642 <HAL_DMA_IRQHandler+0x392>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a41      	ldr	r2, [pc, #260]	; (8003718 <HAL_DMA_IRQHandler+0x468>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d012      	beq.n	800363e <HAL_DMA_IRQHandler+0x38e>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a3f      	ldr	r2, [pc, #252]	; (800371c <HAL_DMA_IRQHandler+0x46c>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d00a      	beq.n	8003638 <HAL_DMA_IRQHandler+0x388>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a3e      	ldr	r2, [pc, #248]	; (8003720 <HAL_DMA_IRQHandler+0x470>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d102      	bne.n	8003632 <HAL_DMA_IRQHandler+0x382>
 800362c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003630:	e01b      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 8003632:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003636:	e018      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 8003638:	f44f 7300 	mov.w	r3, #512	; 0x200
 800363c:	e015      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 800363e:	2320      	movs	r3, #32
 8003640:	e013      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 8003642:	2302      	movs	r3, #2
 8003644:	e011      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 8003646:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800364a:	e00e      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 800364c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003650:	e00b      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 8003652:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003656:	e008      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 8003658:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800365c:	e005      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 800365e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003662:	e002      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 8003664:	2320      	movs	r3, #32
 8003666:	e000      	b.n	800366a <HAL_DMA_IRQHandler+0x3ba>
 8003668:	2302      	movs	r3, #2
 800366a:	4a2e      	ldr	r2, [pc, #184]	; (8003724 <HAL_DMA_IRQHandler+0x474>)
 800366c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367a:	2b00      	cmp	r3, #0
 800367c:	d034      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003686:	e02f      	b.n	80036e8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368c:	2208      	movs	r2, #8
 800368e:	409a      	lsls	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d028      	beq.n	80036ea <HAL_DMA_IRQHandler+0x43a>
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f003 0308 	and.w	r3, r3, #8
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d023      	beq.n	80036ea <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 020e 	bic.w	r2, r2, #14
 80036b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ba:	2101      	movs	r1, #1
 80036bc:	fa01 f202 	lsl.w	r2, r1, r2
 80036c0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d004      	beq.n	80036ea <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	4798      	blx	r3
    }
  }
  return;
 80036e8:	bf00      	nop
 80036ea:	bf00      	nop
}
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40020400 	.word	0x40020400
 80036f8:	40020008 	.word	0x40020008
 80036fc:	4002001c 	.word	0x4002001c
 8003700:	40020030 	.word	0x40020030
 8003704:	40020044 	.word	0x40020044
 8003708:	40020058 	.word	0x40020058
 800370c:	4002006c 	.word	0x4002006c
 8003710:	40020080 	.word	0x40020080
 8003714:	40020408 	.word	0x40020408
 8003718:	4002041c 	.word	0x4002041c
 800371c:	40020430 	.word	0x40020430
 8003720:	40020444 	.word	0x40020444
 8003724:	40020000 	.word	0x40020000

08003728 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]
 8003734:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800373e:	2101      	movs	r1, #1
 8003740:	fa01 f202 	lsl.w	r2, r1, r2
 8003744:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b10      	cmp	r3, #16
 8003754:	d108      	bne.n	8003768 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003766:	e007      	b.n	8003778 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	60da      	str	r2, [r3, #12]
}
 8003778:	bf00      	nop
 800377a:	3714      	adds	r7, #20
 800377c:	46bd      	mov	sp, r7
 800377e:	bc80      	pop	{r7}
 8003780:	4770      	bx	lr
	...

08003784 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003784:	b480      	push	{r7}
 8003786:	b08b      	sub	sp, #44	; 0x2c
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800378e:	2300      	movs	r3, #0
 8003790:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003792:	2300      	movs	r3, #0
 8003794:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003796:	e133      	b.n	8003a00 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003798:	2201      	movs	r2, #1
 800379a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	69fa      	ldr	r2, [r7, #28]
 80037a8:	4013      	ands	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80037ac:	69ba      	ldr	r2, [r7, #24]
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	f040 8122 	bne.w	80039fa <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	2b12      	cmp	r3, #18
 80037bc:	d034      	beq.n	8003828 <HAL_GPIO_Init+0xa4>
 80037be:	2b12      	cmp	r3, #18
 80037c0:	d80d      	bhi.n	80037de <HAL_GPIO_Init+0x5a>
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d02b      	beq.n	800381e <HAL_GPIO_Init+0x9a>
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d804      	bhi.n	80037d4 <HAL_GPIO_Init+0x50>
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d031      	beq.n	8003832 <HAL_GPIO_Init+0xae>
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d01c      	beq.n	800380c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80037d2:	e048      	b.n	8003866 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80037d4:	2b03      	cmp	r3, #3
 80037d6:	d043      	beq.n	8003860 <HAL_GPIO_Init+0xdc>
 80037d8:	2b11      	cmp	r3, #17
 80037da:	d01b      	beq.n	8003814 <HAL_GPIO_Init+0x90>
          break;
 80037dc:	e043      	b.n	8003866 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80037de:	4a8f      	ldr	r2, [pc, #572]	; (8003a1c <HAL_GPIO_Init+0x298>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d026      	beq.n	8003832 <HAL_GPIO_Init+0xae>
 80037e4:	4a8d      	ldr	r2, [pc, #564]	; (8003a1c <HAL_GPIO_Init+0x298>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d806      	bhi.n	80037f8 <HAL_GPIO_Init+0x74>
 80037ea:	4a8d      	ldr	r2, [pc, #564]	; (8003a20 <HAL_GPIO_Init+0x29c>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d020      	beq.n	8003832 <HAL_GPIO_Init+0xae>
 80037f0:	4a8c      	ldr	r2, [pc, #560]	; (8003a24 <HAL_GPIO_Init+0x2a0>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d01d      	beq.n	8003832 <HAL_GPIO_Init+0xae>
          break;
 80037f6:	e036      	b.n	8003866 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80037f8:	4a8b      	ldr	r2, [pc, #556]	; (8003a28 <HAL_GPIO_Init+0x2a4>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d019      	beq.n	8003832 <HAL_GPIO_Init+0xae>
 80037fe:	4a8b      	ldr	r2, [pc, #556]	; (8003a2c <HAL_GPIO_Init+0x2a8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d016      	beq.n	8003832 <HAL_GPIO_Init+0xae>
 8003804:	4a8a      	ldr	r2, [pc, #552]	; (8003a30 <HAL_GPIO_Init+0x2ac>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d013      	beq.n	8003832 <HAL_GPIO_Init+0xae>
          break;
 800380a:	e02c      	b.n	8003866 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	623b      	str	r3, [r7, #32]
          break;
 8003812:	e028      	b.n	8003866 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	3304      	adds	r3, #4
 800381a:	623b      	str	r3, [r7, #32]
          break;
 800381c:	e023      	b.n	8003866 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	3308      	adds	r3, #8
 8003824:	623b      	str	r3, [r7, #32]
          break;
 8003826:	e01e      	b.n	8003866 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	330c      	adds	r3, #12
 800382e:	623b      	str	r3, [r7, #32]
          break;
 8003830:	e019      	b.n	8003866 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d102      	bne.n	8003840 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800383a:	2304      	movs	r3, #4
 800383c:	623b      	str	r3, [r7, #32]
          break;
 800383e:	e012      	b.n	8003866 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d105      	bne.n	8003854 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003848:	2308      	movs	r3, #8
 800384a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	69fa      	ldr	r2, [r7, #28]
 8003850:	611a      	str	r2, [r3, #16]
          break;
 8003852:	e008      	b.n	8003866 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003854:	2308      	movs	r3, #8
 8003856:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	69fa      	ldr	r2, [r7, #28]
 800385c:	615a      	str	r2, [r3, #20]
          break;
 800385e:	e002      	b.n	8003866 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003860:	2300      	movs	r3, #0
 8003862:	623b      	str	r3, [r7, #32]
          break;
 8003864:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	2bff      	cmp	r3, #255	; 0xff
 800386a:	d801      	bhi.n	8003870 <HAL_GPIO_Init+0xec>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	e001      	b.n	8003874 <HAL_GPIO_Init+0xf0>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3304      	adds	r3, #4
 8003874:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	2bff      	cmp	r3, #255	; 0xff
 800387a:	d802      	bhi.n	8003882 <HAL_GPIO_Init+0xfe>
 800387c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	e002      	b.n	8003888 <HAL_GPIO_Init+0x104>
 8003882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003884:	3b08      	subs	r3, #8
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	210f      	movs	r1, #15
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	fa01 f303 	lsl.w	r3, r1, r3
 8003896:	43db      	mvns	r3, r3
 8003898:	401a      	ands	r2, r3
 800389a:	6a39      	ldr	r1, [r7, #32]
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	fa01 f303 	lsl.w	r3, r1, r3
 80038a2:	431a      	orrs	r2, r3
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f000 80a2 	beq.w	80039fa <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80038b6:	4b5f      	ldr	r3, [pc, #380]	; (8003a34 <HAL_GPIO_Init+0x2b0>)
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	4a5e      	ldr	r2, [pc, #376]	; (8003a34 <HAL_GPIO_Init+0x2b0>)
 80038bc:	f043 0301 	orr.w	r3, r3, #1
 80038c0:	6193      	str	r3, [r2, #24]
 80038c2:	4b5c      	ldr	r3, [pc, #368]	; (8003a34 <HAL_GPIO_Init+0x2b0>)
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	60bb      	str	r3, [r7, #8]
 80038cc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80038ce:	4a5a      	ldr	r2, [pc, #360]	; (8003a38 <HAL_GPIO_Init+0x2b4>)
 80038d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d2:	089b      	lsrs	r3, r3, #2
 80038d4:	3302      	adds	r3, #2
 80038d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038da:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80038dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038de:	f003 0303 	and.w	r3, r3, #3
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	220f      	movs	r2, #15
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	4013      	ands	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a51      	ldr	r2, [pc, #324]	; (8003a3c <HAL_GPIO_Init+0x2b8>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d01f      	beq.n	800393a <HAL_GPIO_Init+0x1b6>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a50      	ldr	r2, [pc, #320]	; (8003a40 <HAL_GPIO_Init+0x2bc>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d019      	beq.n	8003936 <HAL_GPIO_Init+0x1b2>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a4f      	ldr	r2, [pc, #316]	; (8003a44 <HAL_GPIO_Init+0x2c0>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d013      	beq.n	8003932 <HAL_GPIO_Init+0x1ae>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a4e      	ldr	r2, [pc, #312]	; (8003a48 <HAL_GPIO_Init+0x2c4>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d00d      	beq.n	800392e <HAL_GPIO_Init+0x1aa>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a4d      	ldr	r2, [pc, #308]	; (8003a4c <HAL_GPIO_Init+0x2c8>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d007      	beq.n	800392a <HAL_GPIO_Init+0x1a6>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a4c      	ldr	r2, [pc, #304]	; (8003a50 <HAL_GPIO_Init+0x2cc>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d101      	bne.n	8003926 <HAL_GPIO_Init+0x1a2>
 8003922:	2305      	movs	r3, #5
 8003924:	e00a      	b.n	800393c <HAL_GPIO_Init+0x1b8>
 8003926:	2306      	movs	r3, #6
 8003928:	e008      	b.n	800393c <HAL_GPIO_Init+0x1b8>
 800392a:	2304      	movs	r3, #4
 800392c:	e006      	b.n	800393c <HAL_GPIO_Init+0x1b8>
 800392e:	2303      	movs	r3, #3
 8003930:	e004      	b.n	800393c <HAL_GPIO_Init+0x1b8>
 8003932:	2302      	movs	r3, #2
 8003934:	e002      	b.n	800393c <HAL_GPIO_Init+0x1b8>
 8003936:	2301      	movs	r3, #1
 8003938:	e000      	b.n	800393c <HAL_GPIO_Init+0x1b8>
 800393a:	2300      	movs	r3, #0
 800393c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800393e:	f002 0203 	and.w	r2, r2, #3
 8003942:	0092      	lsls	r2, r2, #2
 8003944:	4093      	lsls	r3, r2
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4313      	orrs	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800394c:	493a      	ldr	r1, [pc, #232]	; (8003a38 <HAL_GPIO_Init+0x2b4>)
 800394e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003950:	089b      	lsrs	r3, r3, #2
 8003952:	3302      	adds	r3, #2
 8003954:	68fa      	ldr	r2, [r7, #12]
 8003956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d006      	beq.n	8003974 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003966:	4b3b      	ldr	r3, [pc, #236]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	493a      	ldr	r1, [pc, #232]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	4313      	orrs	r3, r2
 8003970:	600b      	str	r3, [r1, #0]
 8003972:	e006      	b.n	8003982 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003974:	4b37      	ldr	r3, [pc, #220]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	43db      	mvns	r3, r3
 800397c:	4935      	ldr	r1, [pc, #212]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 800397e:	4013      	ands	r3, r2
 8003980:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d006      	beq.n	800399c <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800398e:	4b31      	ldr	r3, [pc, #196]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	4930      	ldr	r1, [pc, #192]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	4313      	orrs	r3, r2
 8003998:	604b      	str	r3, [r1, #4]
 800399a:	e006      	b.n	80039aa <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800399c:	4b2d      	ldr	r3, [pc, #180]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 800399e:	685a      	ldr	r2, [r3, #4]
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	43db      	mvns	r3, r3
 80039a4:	492b      	ldr	r1, [pc, #172]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 80039a6:	4013      	ands	r3, r2
 80039a8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d006      	beq.n	80039c4 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80039b6:	4b27      	ldr	r3, [pc, #156]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 80039b8:	689a      	ldr	r2, [r3, #8]
 80039ba:	4926      	ldr	r1, [pc, #152]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	4313      	orrs	r3, r2
 80039c0:	608b      	str	r3, [r1, #8]
 80039c2:	e006      	b.n	80039d2 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80039c4:	4b23      	ldr	r3, [pc, #140]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	43db      	mvns	r3, r3
 80039cc:	4921      	ldr	r1, [pc, #132]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 80039ce:	4013      	ands	r3, r2
 80039d0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d006      	beq.n	80039ec <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80039de:	4b1d      	ldr	r3, [pc, #116]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 80039e0:	68da      	ldr	r2, [r3, #12]
 80039e2:	491c      	ldr	r1, [pc, #112]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	60cb      	str	r3, [r1, #12]
 80039ea:	e006      	b.n	80039fa <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039ec:	4b19      	ldr	r3, [pc, #100]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 80039ee:	68da      	ldr	r2, [r3, #12]
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	43db      	mvns	r3, r3
 80039f4:	4917      	ldr	r1, [pc, #92]	; (8003a54 <HAL_GPIO_Init+0x2d0>)
 80039f6:	4013      	ands	r3, r2
 80039f8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80039fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fc:	3301      	adds	r3, #1
 80039fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a06:	fa22 f303 	lsr.w	r3, r2, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	f47f aec4 	bne.w	8003798 <HAL_GPIO_Init+0x14>
  }
}
 8003a10:	bf00      	nop
 8003a12:	372c      	adds	r7, #44	; 0x2c
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	10210000 	.word	0x10210000
 8003a20:	10110000 	.word	0x10110000
 8003a24:	10120000 	.word	0x10120000
 8003a28:	10310000 	.word	0x10310000
 8003a2c:	10320000 	.word	0x10320000
 8003a30:	10220000 	.word	0x10220000
 8003a34:	40021000 	.word	0x40021000
 8003a38:	40010000 	.word	0x40010000
 8003a3c:	40010800 	.word	0x40010800
 8003a40:	40010c00 	.word	0x40010c00
 8003a44:	40011000 	.word	0x40011000
 8003a48:	40011400 	.word	0x40011400
 8003a4c:	40011800 	.word	0x40011800
 8003a50:	40011c00 	.word	0x40011c00
 8003a54:	40010400 	.word	0x40010400

08003a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	460b      	mov	r3, r1
 8003a62:	807b      	strh	r3, [r7, #2]
 8003a64:	4613      	mov	r3, r2
 8003a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a68:	787b      	ldrb	r3, [r7, #1]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a6e:	887a      	ldrh	r2, [r7, #2]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a74:	e003      	b.n	8003a7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a76:	887b      	ldrh	r3, [r7, #2]
 8003a78:	041a      	lsls	r2, r3, #16
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	611a      	str	r2, [r3, #16]
}
 8003a7e:	bf00      	nop
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bc80      	pop	{r7}
 8003a86:	4770      	bx	lr

08003a88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a92:	4b08      	ldr	r3, [pc, #32]	; (8003ab4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a94:	695a      	ldr	r2, [r3, #20]
 8003a96:	88fb      	ldrh	r3, [r7, #6]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d006      	beq.n	8003aac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a9e:	4a05      	ldr	r2, [pc, #20]	; (8003ab4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aa0:	88fb      	ldrh	r3, [r7, #6]
 8003aa2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003aa4:	88fb      	ldrh	r3, [r7, #6]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 f806 	bl	8003ab8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003aac:	bf00      	nop
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	40010400 	.word	0x40010400

08003ab8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bc80      	pop	{r7}
 8003aca:	4770      	bx	lr

08003acc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e10f      	b.n	8003cfe <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d106      	bne.n	8003af8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f7fd fc58 	bl	80013a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2224      	movs	r2, #36	; 0x24
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 0201 	bic.w	r2, r2, #1
 8003b0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b10:	f001 fba8 	bl	8005264 <HAL_RCC_GetPCLK1Freq>
 8003b14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	4a7b      	ldr	r2, [pc, #492]	; (8003d08 <HAL_I2C_Init+0x23c>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d807      	bhi.n	8003b30 <HAL_I2C_Init+0x64>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	4a7a      	ldr	r2, [pc, #488]	; (8003d0c <HAL_I2C_Init+0x240>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	bf94      	ite	ls
 8003b28:	2301      	movls	r3, #1
 8003b2a:	2300      	movhi	r3, #0
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	e006      	b.n	8003b3e <HAL_I2C_Init+0x72>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4a77      	ldr	r2, [pc, #476]	; (8003d10 <HAL_I2C_Init+0x244>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	bf94      	ite	ls
 8003b38:	2301      	movls	r3, #1
 8003b3a:	2300      	movhi	r3, #0
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e0db      	b.n	8003cfe <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	4a72      	ldr	r2, [pc, #456]	; (8003d14 <HAL_I2C_Init+0x248>)
 8003b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4e:	0c9b      	lsrs	r3, r3, #18
 8003b50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	6a1b      	ldr	r3, [r3, #32]
 8003b6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	4a64      	ldr	r2, [pc, #400]	; (8003d08 <HAL_I2C_Init+0x23c>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d802      	bhi.n	8003b80 <HAL_I2C_Init+0xb4>
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	e009      	b.n	8003b94 <HAL_I2C_Init+0xc8>
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b86:	fb02 f303 	mul.w	r3, r2, r3
 8003b8a:	4a63      	ldr	r2, [pc, #396]	; (8003d18 <HAL_I2C_Init+0x24c>)
 8003b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b90:	099b      	lsrs	r3, r3, #6
 8003b92:	3301      	adds	r3, #1
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	6812      	ldr	r2, [r2, #0]
 8003b98:	430b      	orrs	r3, r1
 8003b9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003ba6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	4956      	ldr	r1, [pc, #344]	; (8003d08 <HAL_I2C_Init+0x23c>)
 8003bb0:	428b      	cmp	r3, r1
 8003bb2:	d80d      	bhi.n	8003bd0 <HAL_I2C_Init+0x104>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	1e59      	subs	r1, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bc8:	2b04      	cmp	r3, #4
 8003bca:	bf38      	it	cc
 8003bcc:	2304      	movcc	r3, #4
 8003bce:	e04f      	b.n	8003c70 <HAL_I2C_Init+0x1a4>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d111      	bne.n	8003bfc <HAL_I2C_Init+0x130>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	1e58      	subs	r0, r3, #1
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6859      	ldr	r1, [r3, #4]
 8003be0:	460b      	mov	r3, r1
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	440b      	add	r3, r1
 8003be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bea:	3301      	adds	r3, #1
 8003bec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	bf0c      	ite	eq
 8003bf4:	2301      	moveq	r3, #1
 8003bf6:	2300      	movne	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	e012      	b.n	8003c22 <HAL_I2C_Init+0x156>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	1e58      	subs	r0, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	0099      	lsls	r1, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c12:	3301      	adds	r3, #1
 8003c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	bf0c      	ite	eq
 8003c1c:	2301      	moveq	r3, #1
 8003c1e:	2300      	movne	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <HAL_I2C_Init+0x15e>
 8003c26:	2301      	movs	r3, #1
 8003c28:	e022      	b.n	8003c70 <HAL_I2C_Init+0x1a4>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d10e      	bne.n	8003c50 <HAL_I2C_Init+0x184>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1e58      	subs	r0, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6859      	ldr	r1, [r3, #4]
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	005b      	lsls	r3, r3, #1
 8003c3e:	440b      	add	r3, r1
 8003c40:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c44:	3301      	adds	r3, #1
 8003c46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c4e:	e00f      	b.n	8003c70 <HAL_I2C_Init+0x1a4>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	1e58      	subs	r0, r3, #1
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6859      	ldr	r1, [r3, #4]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	0099      	lsls	r1, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c66:	3301      	adds	r3, #1
 8003c68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c70:	6879      	ldr	r1, [r7, #4]
 8003c72:	6809      	ldr	r1, [r1, #0]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	69da      	ldr	r2, [r3, #28]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003c9e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	6911      	ldr	r1, [r2, #16]
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	68d2      	ldr	r2, [r2, #12]
 8003caa:	4311      	orrs	r1, r2
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	6812      	ldr	r2, [r2, #0]
 8003cb0:	430b      	orrs	r3, r1
 8003cb2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	695a      	ldr	r2, [r3, #20]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	431a      	orrs	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0201 	orr.w	r2, r2, #1
 8003cde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2220      	movs	r2, #32
 8003cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	000186a0 	.word	0x000186a0
 8003d0c:	001e847f 	.word	0x001e847f
 8003d10:	003d08ff 	.word	0x003d08ff
 8003d14:	431bde83 	.word	0x431bde83
 8003d18:	10624dd3 	.word	0x10624dd3

08003d1c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d1e:	b08b      	sub	sp, #44	; 0x2c
 8003d20:	af06      	add	r7, sp, #24
 8003d22:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e0d3      	b.n	8003ed6 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d106      	bne.n	8003d48 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f00d fe62 	bl	8011a0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f003 f844 	bl	8006de2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	603b      	str	r3, [r7, #0]
 8003d60:	687e      	ldr	r6, [r7, #4]
 8003d62:	466d      	mov	r5, sp
 8003d64:	f106 0410 	add.w	r4, r6, #16
 8003d68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	602b      	str	r3, [r5, #0]
 8003d70:	1d33      	adds	r3, r6, #4
 8003d72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d74:	6838      	ldr	r0, [r7, #0]
 8003d76:	f003 f80d 	bl	8006d94 <USB_CoreInit>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d005      	beq.n	8003d8c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e0a4      	b.n	8003ed6 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2100      	movs	r1, #0
 8003d92:	4618      	mov	r0, r3
 8003d94:	f003 f841 	bl	8006e1a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d98:	2300      	movs	r3, #0
 8003d9a:	73fb      	strb	r3, [r7, #15]
 8003d9c:	e035      	b.n	8003e0a <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003d9e:	7bfb      	ldrb	r3, [r7, #15]
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	015b      	lsls	r3, r3, #5
 8003da4:	4413      	add	r3, r2
 8003da6:	3329      	adds	r3, #41	; 0x29
 8003da8:	2201      	movs	r2, #1
 8003daa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	015b      	lsls	r3, r3, #5
 8003db2:	4413      	add	r3, r2
 8003db4:	3328      	adds	r3, #40	; 0x28
 8003db6:	7bfa      	ldrb	r2, [r7, #15]
 8003db8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003dba:	7bfb      	ldrb	r3, [r7, #15]
 8003dbc:	7bfa      	ldrb	r2, [r7, #15]
 8003dbe:	b291      	uxth	r1, r2
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	015b      	lsls	r3, r3, #5
 8003dc4:	4413      	add	r3, r2
 8003dc6:	3336      	adds	r3, #54	; 0x36
 8003dc8:	460a      	mov	r2, r1
 8003dca:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003dcc:	7bfb      	ldrb	r3, [r7, #15]
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	015b      	lsls	r3, r3, #5
 8003dd2:	4413      	add	r3, r2
 8003dd4:	332b      	adds	r3, #43	; 0x2b
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003dda:	7bfb      	ldrb	r3, [r7, #15]
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	015b      	lsls	r3, r3, #5
 8003de0:	4413      	add	r3, r2
 8003de2:	3338      	adds	r3, #56	; 0x38
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	015b      	lsls	r3, r3, #5
 8003dee:	4413      	add	r3, r2
 8003df0:	333c      	adds	r3, #60	; 0x3c
 8003df2:	2200      	movs	r2, #0
 8003df4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	3302      	adds	r3, #2
 8003dfc:	015b      	lsls	r3, r3, #5
 8003dfe:	4413      	add	r3, r2
 8003e00:	2200      	movs	r2, #0
 8003e02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e04:	7bfb      	ldrb	r3, [r7, #15]
 8003e06:	3301      	adds	r3, #1
 8003e08:	73fb      	strb	r3, [r7, #15]
 8003e0a:	7bfa      	ldrb	r2, [r7, #15]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d3c4      	bcc.n	8003d9e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e14:	2300      	movs	r3, #0
 8003e16:	73fb      	strb	r3, [r7, #15]
 8003e18:	e031      	b.n	8003e7e <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003e1a:	7bfb      	ldrb	r3, [r7, #15]
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	015b      	lsls	r3, r3, #5
 8003e20:	4413      	add	r3, r2
 8003e22:	f203 1329 	addw	r3, r3, #297	; 0x129
 8003e26:	2200      	movs	r2, #0
 8003e28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003e2a:	7bfb      	ldrb	r3, [r7, #15]
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	015b      	lsls	r3, r3, #5
 8003e30:	4413      	add	r3, r2
 8003e32:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003e36:	7bfa      	ldrb	r2, [r7, #15]
 8003e38:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	015b      	lsls	r3, r3, #5
 8003e40:	4413      	add	r3, r2
 8003e42:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8003e46:	2200      	movs	r2, #0
 8003e48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003e4a:	7bfb      	ldrb	r3, [r7, #15]
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	015b      	lsls	r3, r3, #5
 8003e50:	4413      	add	r3, r2
 8003e52:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8003e56:	2200      	movs	r2, #0
 8003e58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003e5a:	7bfb      	ldrb	r3, [r7, #15]
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	015b      	lsls	r3, r3, #5
 8003e60:	4413      	add	r3, r2
 8003e62:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8003e66:	2200      	movs	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	330a      	adds	r3, #10
 8003e70:	015b      	lsls	r3, r3, #5
 8003e72:	4413      	add	r3, r2
 8003e74:	2200      	movs	r2, #0
 8003e76:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	73fb      	strb	r3, [r7, #15]
 8003e7e:	7bfa      	ldrb	r2, [r7, #15]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d3c8      	bcc.n	8003e1a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	603b      	str	r3, [r7, #0]
 8003e8e:	687e      	ldr	r6, [r7, #4]
 8003e90:	466d      	mov	r5, sp
 8003e92:	f106 0410 	add.w	r4, r6, #16
 8003e96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e9a:	6823      	ldr	r3, [r4, #0]
 8003e9c:	602b      	str	r3, [r5, #0]
 8003e9e:	1d33      	adds	r3, r6, #4
 8003ea0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ea2:	6838      	ldr	r0, [r7, #0]
 8003ea4:	f002 ffc5 	bl	8006e32 <USB_DevInit>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d005      	beq.n	8003eba <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2202      	movs	r2, #2
 8003eb2:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e00d      	b.n	8003ed6 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f004 f803 	bl	8007eda <USB_DevDisconnect>

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3714      	adds	r7, #20
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ede <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b082      	sub	sp, #8
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d101      	bne.n	8003ef4 <HAL_PCD_Start+0x16>
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	e016      	b.n	8003f22 <HAL_PCD_Start+0x44>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003efc:	2101      	movs	r1, #1
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f00d ffd5 	bl	8011eae <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f003 ffdc 	bl	8007ec6 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f002 ff4e 	bl	8006db4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3708      	adds	r7, #8
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b082      	sub	sp, #8
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f003 ffd9 	bl	8007eee <USB_ReadInterrupts>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f46:	d102      	bne.n	8003f4e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 fadf 	bl	800450c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f003 ffcb 	bl	8007eee <USB_ReadInterrupts>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f62:	d112      	bne.n	8003f8a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003f6c:	b29a      	uxth	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f76:	b292      	uxth	r2, r2
 8003f78:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f00d fdc2 	bl	8011b06 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003f82:	2100      	movs	r1, #0
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 f8de 	bl	8004146 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f003 ffad 	bl	8007eee <USB_ReadInterrupts>
 8003f94:	4603      	mov	r3, r0
 8003f96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f9e:	d10b      	bne.n	8003fb8 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003fb2:	b292      	uxth	r2, r2
 8003fb4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f003 ff96 	bl	8007eee <USB_ReadInterrupts>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003fc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fcc:	d10b      	bne.n	8003fe6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fe0:	b292      	uxth	r2, r2
 8003fe2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f003 ff7f 	bl	8007eee <USB_ReadInterrupts>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ffa:	d126      	bne.n	800404a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004004:	b29a      	uxth	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0204 	bic.w	r2, r2, #4
 800400e:	b292      	uxth	r2, r2
 8004010:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800401c:	b29a      	uxth	r2, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 0208 	bic.w	r2, r2, #8
 8004026:	b292      	uxth	r2, r2
 8004028:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f00d fda3 	bl	8011b78 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800403a:	b29a      	uxth	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004044:	b292      	uxth	r2, r2
 8004046:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4618      	mov	r0, r3
 8004050:	f003 ff4d 	bl	8007eee <USB_ReadInterrupts>
 8004054:	4603      	mov	r3, r0
 8004056:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800405a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800405e:	d13d      	bne.n	80040dc <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004068:	b29a      	uxth	r2, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f042 0208 	orr.w	r2, r2, #8
 8004072:	b292      	uxth	r2, r2
 8004074:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004080:	b29a      	uxth	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800408a:	b292      	uxth	r2, r2
 800408c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004098:	b29a      	uxth	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f042 0204 	orr.w	r2, r2, #4
 80040a2:	b292      	uxth	r2, r2
 80040a4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f003 ff1e 	bl	8007eee <USB_ReadInterrupts>
 80040b2:	4603      	mov	r3, r0
 80040b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040bc:	d10b      	bne.n	80040d6 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80040d0:	b292      	uxth	r2, r2
 80040d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f00d fd34 	bl	8011b44 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4618      	mov	r0, r3
 80040e2:	f003 ff04 	bl	8007eee <USB_ReadInterrupts>
 80040e6:	4603      	mov	r3, r0
 80040e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040f0:	d10e      	bne.n	8004110 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004104:	b292      	uxth	r2, r2
 8004106:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f00d fced 	bl	8011aea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4618      	mov	r0, r3
 8004116:	f003 feea 	bl	8007eee <USB_ReadInterrupts>
 800411a:	4603      	mov	r3, r0
 800411c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004124:	d10b      	bne.n	800413e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800412e:	b29a      	uxth	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004138:	b292      	uxth	r2, r2
 800413a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800413e:	bf00      	nop
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b082      	sub	sp, #8
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
 800414e:	460b      	mov	r3, r1
 8004150:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <HAL_PCD_SetAddress+0x1a>
 800415c:	2302      	movs	r3, #2
 800415e:	e013      	b.n	8004188 <HAL_PCD_SetAddress+0x42>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	78fa      	ldrb	r2, [r7, #3]
 800416c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	78fa      	ldrb	r2, [r7, #3]
 8004176:	4611      	mov	r1, r2
 8004178:	4618      	mov	r0, r3
 800417a:	f003 fe91 	bl	8007ea0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3708      	adds	r7, #8
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	4608      	mov	r0, r1
 800419a:	4611      	mov	r1, r2
 800419c:	461a      	mov	r2, r3
 800419e:	4603      	mov	r3, r0
 80041a0:	70fb      	strb	r3, [r7, #3]
 80041a2:	460b      	mov	r3, r1
 80041a4:	803b      	strh	r3, [r7, #0]
 80041a6:	4613      	mov	r3, r2
 80041a8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80041aa:	2300      	movs	r3, #0
 80041ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80041ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	da0b      	bge.n	80041ce <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041b6:	78fb      	ldrb	r3, [r7, #3]
 80041b8:	f003 0307 	and.w	r3, r3, #7
 80041bc:	015b      	lsls	r3, r3, #5
 80041be:	3328      	adds	r3, #40	; 0x28
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	4413      	add	r3, r2
 80041c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2201      	movs	r2, #1
 80041ca:	705a      	strb	r2, [r3, #1]
 80041cc:	e00b      	b.n	80041e6 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041ce:	78fb      	ldrb	r3, [r7, #3]
 80041d0:	f003 0307 	and.w	r3, r3, #7
 80041d4:	015b      	lsls	r3, r3, #5
 80041d6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	4413      	add	r3, r2
 80041de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80041e6:	78fb      	ldrb	r3, [r7, #3]
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80041f2:	883a      	ldrh	r2, [r7, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	78ba      	ldrb	r2, [r7, #2]
 80041fc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	785b      	ldrb	r3, [r3, #1]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d004      	beq.n	8004210 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	b29a      	uxth	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004210:	78bb      	ldrb	r3, [r7, #2]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d102      	bne.n	800421c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004222:	2b01      	cmp	r3, #1
 8004224:	d101      	bne.n	800422a <HAL_PCD_EP_Open+0x9a>
 8004226:	2302      	movs	r3, #2
 8004228:	e00e      	b.n	8004248 <HAL_PCD_EP_Open+0xb8>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68f9      	ldr	r1, [r7, #12]
 8004238:	4618      	mov	r0, r3
 800423a:	f002 fe1f 	bl	8006e7c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8004246:	7afb      	ldrb	r3, [r7, #11]
}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	460b      	mov	r3, r1
 800425a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800425c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004260:	2b00      	cmp	r3, #0
 8004262:	da0b      	bge.n	800427c <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004264:	78fb      	ldrb	r3, [r7, #3]
 8004266:	f003 0307 	and.w	r3, r3, #7
 800426a:	015b      	lsls	r3, r3, #5
 800426c:	3328      	adds	r3, #40	; 0x28
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	4413      	add	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2201      	movs	r2, #1
 8004278:	705a      	strb	r2, [r3, #1]
 800427a:	e00b      	b.n	8004294 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800427c:	78fb      	ldrb	r3, [r7, #3]
 800427e:	f003 0307 	and.w	r3, r3, #7
 8004282:	015b      	lsls	r3, r3, #5
 8004284:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	4413      	add	r3, r2
 800428c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004294:	78fb      	ldrb	r3, [r7, #3]
 8004296:	f003 0307 	and.w	r3, r3, #7
 800429a:	b2da      	uxtb	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d101      	bne.n	80042ae <HAL_PCD_EP_Close+0x5e>
 80042aa:	2302      	movs	r3, #2
 80042ac:	e00e      	b.n	80042cc <HAL_PCD_EP_Close+0x7c>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68f9      	ldr	r1, [r7, #12]
 80042bc:	4618      	mov	r0, r3
 80042be:	f003 f8cb 	bl	8007458 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3710      	adds	r7, #16
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	607a      	str	r2, [r7, #4]
 80042de:	603b      	str	r3, [r7, #0]
 80042e0:	460b      	mov	r3, r1
 80042e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042e4:	7afb      	ldrb	r3, [r7, #11]
 80042e6:	f003 0307 	and.w	r3, r3, #7
 80042ea:	015b      	lsls	r3, r3, #5
 80042ec:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	4413      	add	r3, r2
 80042f4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	683a      	ldr	r2, [r7, #0]
 8004300:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	2200      	movs	r2, #0
 8004306:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	2200      	movs	r2, #0
 800430c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800430e:	7afb      	ldrb	r3, [r7, #11]
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	b2da      	uxtb	r2, r3
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800431a:	7afb      	ldrb	r3, [r7, #11]
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	2b00      	cmp	r3, #0
 8004322:	d106      	bne.n	8004332 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6979      	ldr	r1, [r7, #20]
 800432a:	4618      	mov	r0, r3
 800432c:	f003 fa2a 	bl	8007784 <USB_EPStartXfer>
 8004330:	e005      	b.n	800433e <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	6979      	ldr	r1, [r7, #20]
 8004338:	4618      	mov	r0, r3
 800433a:	f003 fa23 	bl	8007784 <USB_EPStartXfer>
  }

  return HAL_OK;
 800433e:	2300      	movs	r3, #0
}
 8004340:	4618      	mov	r0, r3
 8004342:	3718      	adds	r7, #24
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	607a      	str	r2, [r7, #4]
 8004352:	603b      	str	r3, [r7, #0]
 8004354:	460b      	mov	r3, r1
 8004356:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004358:	7afb      	ldrb	r3, [r7, #11]
 800435a:	f003 0307 	and.w	r3, r3, #7
 800435e:	015b      	lsls	r3, r3, #5
 8004360:	3328      	adds	r3, #40	; 0x28
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	4413      	add	r3, r2
 8004366:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	2200      	movs	r2, #0
 8004378:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	2201      	movs	r2, #1
 800437e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004380:	7afb      	ldrb	r3, [r7, #11]
 8004382:	f003 0307 	and.w	r3, r3, #7
 8004386:	b2da      	uxtb	r2, r3
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800438c:	7afb      	ldrb	r3, [r7, #11]
 800438e:	f003 0307 	and.w	r3, r3, #7
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6979      	ldr	r1, [r7, #20]
 800439c:	4618      	mov	r0, r3
 800439e:	f003 f9f1 	bl	8007784 <USB_EPStartXfer>
 80043a2:	e005      	b.n	80043b0 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6979      	ldr	r1, [r7, #20]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f003 f9ea 	bl	8007784 <USB_EPStartXfer>
  }

  return HAL_OK;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3718      	adds	r7, #24
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b084      	sub	sp, #16
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
 80043c2:	460b      	mov	r3, r1
 80043c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80043c6:	78fb      	ldrb	r3, [r7, #3]
 80043c8:	f003 0207 	and.w	r2, r3, #7
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d901      	bls.n	80043d8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e046      	b.n	8004466 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80043d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	da0b      	bge.n	80043f8 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043e0:	78fb      	ldrb	r3, [r7, #3]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	015b      	lsls	r3, r3, #5
 80043e8:	3328      	adds	r3, #40	; 0x28
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	4413      	add	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2201      	movs	r2, #1
 80043f4:	705a      	strb	r2, [r3, #1]
 80043f6:	e009      	b.n	800440c <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80043f8:	78fb      	ldrb	r3, [r7, #3]
 80043fa:	015b      	lsls	r3, r3, #5
 80043fc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	4413      	add	r3, r2
 8004404:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2201      	movs	r2, #1
 8004410:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004412:	78fb      	ldrb	r3, [r7, #3]
 8004414:	f003 0307 	and.w	r3, r3, #7
 8004418:	b2da      	uxtb	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <HAL_PCD_EP_SetStall+0x72>
 8004428:	2302      	movs	r3, #2
 800442a:	e01c      	b.n	8004466 <HAL_PCD_EP_SetStall+0xac>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68f9      	ldr	r1, [r7, #12]
 800443a:	4618      	mov	r0, r3
 800443c:	f003 fc5a 	bl	8007cf4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004440:	78fb      	ldrb	r3, [r7, #3]
 8004442:	f003 0307 	and.w	r3, r3, #7
 8004446:	2b00      	cmp	r3, #0
 8004448:	d108      	bne.n	800445c <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8004454:	4619      	mov	r1, r3
 8004456:	4610      	mov	r0, r2
 8004458:	f003 fd58 	bl	8007f0c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800446e:	b580      	push	{r7, lr}
 8004470:	b084      	sub	sp, #16
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
 8004476:	460b      	mov	r3, r1
 8004478:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800447a:	78fb      	ldrb	r3, [r7, #3]
 800447c:	f003 020f 	and.w	r2, r3, #15
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	429a      	cmp	r2, r3
 8004486:	d901      	bls.n	800448c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e03a      	b.n	8004502 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800448c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004490:	2b00      	cmp	r3, #0
 8004492:	da0b      	bge.n	80044ac <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	f003 0307 	and.w	r3, r3, #7
 800449a:	015b      	lsls	r3, r3, #5
 800449c:	3328      	adds	r3, #40	; 0x28
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	4413      	add	r3, r2
 80044a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2201      	movs	r2, #1
 80044a8:	705a      	strb	r2, [r3, #1]
 80044aa:	e00b      	b.n	80044c4 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80044ac:	78fb      	ldrb	r3, [r7, #3]
 80044ae:	f003 0307 	and.w	r3, r3, #7
 80044b2:	015b      	lsls	r3, r3, #5
 80044b4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	4413      	add	r3, r2
 80044bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044ca:	78fb      	ldrb	r3, [r7, #3]
 80044cc:	f003 0307 	and.w	r3, r3, #7
 80044d0:	b2da      	uxtb	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d101      	bne.n	80044e4 <HAL_PCD_EP_ClrStall+0x76>
 80044e0:	2302      	movs	r3, #2
 80044e2:	e00e      	b.n	8004502 <HAL_PCD_EP_ClrStall+0x94>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68f9      	ldr	r1, [r7, #12]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f003 fc40 	bl	8007d78 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
	...

0800450c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800450c:	b590      	push	{r4, r7, lr}
 800450e:	b089      	sub	sp, #36	; 0x24
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004514:	e282      	b.n	8004a1c <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800451e:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004520:	8afb      	ldrh	r3, [r7, #22]
 8004522:	b2db      	uxtb	r3, r3
 8004524:	f003 030f 	and.w	r3, r3, #15
 8004528:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 800452a:	7d7b      	ldrb	r3, [r7, #21]
 800452c:	2b00      	cmp	r3, #0
 800452e:	f040 8142 	bne.w	80047b6 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004532:	8afb      	ldrh	r3, [r7, #22]
 8004534:	f003 0310 	and.w	r3, r3, #16
 8004538:	2b00      	cmp	r3, #0
 800453a:	d151      	bne.n	80045e0 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	b29b      	uxth	r3, r3
 8004544:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004548:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800454c:	b29c      	uxth	r4, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004556:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800455a:	b29b      	uxth	r3, r3
 800455c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	3328      	adds	r3, #40	; 0x28
 8004562:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800456c:	b29b      	uxth	r3, r3
 800456e:	461a      	mov	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	4413      	add	r3, r2
 8004578:	3302      	adds	r3, #2
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6812      	ldr	r2, [r2, #0]
 8004580:	4413      	add	r3, r2
 8004582:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004586:	881b      	ldrh	r3, [r3, #0]
 8004588:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	695a      	ldr	r2, [r3, #20]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	69db      	ldr	r3, [r3, #28]
 8004598:	441a      	add	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800459e:	2100      	movs	r1, #0
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f00d fa8b 	bl	8011abc <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f000 8234 	beq.w	8004a1c <PCD_EP_ISR_Handler+0x510>
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f040 822f 	bne.w	8004a1c <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	b292      	uxth	r2, r2
 80045d2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80045de:	e21d      	b.n	8004a1c <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80045e6:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	881b      	ldrh	r3, [r3, #0]
 80045ee:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80045f0:	8a7b      	ldrh	r3, [r7, #18]
 80045f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d033      	beq.n	8004662 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004602:	b29b      	uxth	r3, r3
 8004604:	461a      	mov	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	4413      	add	r3, r2
 800460e:	3306      	adds	r3, #6
 8004610:	005b      	lsls	r3, r3, #1
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	6812      	ldr	r2, [r2, #0]
 8004616:	4413      	add	r3, r2
 8004618:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800461c:	881b      	ldrh	r3, [r3, #0]
 800461e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6818      	ldr	r0, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004638:	b29b      	uxth	r3, r3
 800463a:	f003 fcb6 	bl	8007faa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	881b      	ldrh	r3, [r3, #0]
 8004644:	b29a      	uxth	r2, r3
 8004646:	f640 738f 	movw	r3, #3983	; 0xf8f
 800464a:	4013      	ands	r3, r2
 800464c:	b29c      	uxth	r4, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004656:	b292      	uxth	r2, r2
 8004658:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f00d fa04 	bl	8011a68 <HAL_PCD_SetupStageCallback>
 8004660:	e1dc      	b.n	8004a1c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004662:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004666:	2b00      	cmp	r3, #0
 8004668:	f280 81d8 	bge.w	8004a1c <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	881b      	ldrh	r3, [r3, #0]
 8004672:	b29a      	uxth	r2, r3
 8004674:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004678:	4013      	ands	r3, r2
 800467a:	b29c      	uxth	r4, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004684:	b292      	uxth	r2, r2
 8004686:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004690:	b29b      	uxth	r3, r3
 8004692:	461a      	mov	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	00db      	lsls	r3, r3, #3
 800469a:	4413      	add	r3, r2
 800469c:	3306      	adds	r3, #6
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	6812      	ldr	r2, [r2, #0]
 80046a4:	4413      	add	r3, r2
 80046a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046aa:	881b      	ldrh	r3, [r3, #0]
 80046ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	69db      	ldr	r3, [r3, #28]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d019      	beq.n	80046f0 <PCD_EP_ISR_Handler+0x1e4>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d015      	beq.n	80046f0 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6818      	ldr	r0, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6959      	ldr	r1, [r3, #20]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	f003 fc68 	bl	8007faa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	695a      	ldr	r2, [r3, #20]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	441a      	add	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80046e8:	2100      	movs	r1, #0
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f00d f9ce 	bl	8011a8c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	461c      	mov	r4, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046fe:	b29b      	uxth	r3, r3
 8004700:	441c      	add	r4, r3
 8004702:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8004706:	461c      	mov	r4, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10e      	bne.n	800472e <PCD_EP_ISR_Handler+0x222>
 8004710:	8823      	ldrh	r3, [r4, #0]
 8004712:	b29b      	uxth	r3, r3
 8004714:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004718:	b29b      	uxth	r3, r3
 800471a:	8023      	strh	r3, [r4, #0]
 800471c:	8823      	ldrh	r3, [r4, #0]
 800471e:	b29b      	uxth	r3, r3
 8004720:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004724:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004728:	b29b      	uxth	r3, r3
 800472a:	8023      	strh	r3, [r4, #0]
 800472c:	e02d      	b.n	800478a <PCD_EP_ISR_Handler+0x27e>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	2b3e      	cmp	r3, #62	; 0x3e
 8004734:	d812      	bhi.n	800475c <PCD_EP_ISR_Handler+0x250>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	085b      	lsrs	r3, r3, #1
 800473c:	61bb      	str	r3, [r7, #24]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <PCD_EP_ISR_Handler+0x244>
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	3301      	adds	r3, #1
 800474e:	61bb      	str	r3, [r7, #24]
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	b29b      	uxth	r3, r3
 8004754:	029b      	lsls	r3, r3, #10
 8004756:	b29b      	uxth	r3, r3
 8004758:	8023      	strh	r3, [r4, #0]
 800475a:	e016      	b.n	800478a <PCD_EP_ISR_Handler+0x27e>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	095b      	lsrs	r3, r3, #5
 8004762:	61bb      	str	r3, [r7, #24]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	f003 031f 	and.w	r3, r3, #31
 800476c:	2b00      	cmp	r3, #0
 800476e:	d102      	bne.n	8004776 <PCD_EP_ISR_Handler+0x26a>
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	3b01      	subs	r3, #1
 8004774:	61bb      	str	r3, [r7, #24]
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	b29b      	uxth	r3, r3
 800477a:	029b      	lsls	r3, r3, #10
 800477c:	b29b      	uxth	r3, r3
 800477e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004786:	b29b      	uxth	r3, r3
 8004788:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	881b      	ldrh	r3, [r3, #0]
 8004790:	b29b      	uxth	r3, r3
 8004792:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800479a:	b29c      	uxth	r4, r3
 800479c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80047a0:	b29c      	uxth	r4, r3
 80047a2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80047a6:	b29c      	uxth	r4, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	4ba2      	ldr	r3, [pc, #648]	; (8004a38 <PCD_EP_ISR_Handler+0x52c>)
 80047ae:	4323      	orrs	r3, r4
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	8013      	strh	r3, [r2, #0]
 80047b4:	e132      	b.n	8004a1c <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	7d7b      	ldrb	r3, [r7, #21]
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4413      	add	r3, r2
 80047c2:	881b      	ldrh	r3, [r3, #0]
 80047c4:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80047c6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f280 80d1 	bge.w	8004972 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	461a      	mov	r2, r3
 80047d6:	7d7b      	ldrb	r3, [r7, #21]
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	4413      	add	r3, r2
 80047dc:	881b      	ldrh	r3, [r3, #0]
 80047de:	b29a      	uxth	r2, r3
 80047e0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80047e4:	4013      	ands	r3, r2
 80047e6:	b29c      	uxth	r4, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	461a      	mov	r2, r3
 80047ee:	7d7b      	ldrb	r3, [r7, #21]
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	4413      	add	r3, r2
 80047f4:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80047f8:	b292      	uxth	r2, r2
 80047fa:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80047fc:	7d7b      	ldrb	r3, [r7, #21]
 80047fe:	015b      	lsls	r3, r3, #5
 8004800:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	4413      	add	r3, r2
 8004808:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	7b1b      	ldrb	r3, [r3, #12]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d121      	bne.n	8004856 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800481a:	b29b      	uxth	r3, r3
 800481c:	461a      	mov	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	4413      	add	r3, r2
 8004826:	3306      	adds	r3, #6
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	6812      	ldr	r2, [r2, #0]
 800482e:	4413      	add	r3, r2
 8004830:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004834:	881b      	ldrh	r3, [r3, #0]
 8004836:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800483a:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 800483c:	8bfb      	ldrh	r3, [r7, #30]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d072      	beq.n	8004928 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6818      	ldr	r0, [r3, #0]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6959      	ldr	r1, [r3, #20]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	88da      	ldrh	r2, [r3, #6]
 800484e:	8bfb      	ldrh	r3, [r7, #30]
 8004850:	f003 fbab 	bl	8007faa <USB_ReadPMA>
 8004854:	e068      	b.n	8004928 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	461a      	mov	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4413      	add	r3, r2
 8004864:	881b      	ldrh	r3, [r3, #0]
 8004866:	b29b      	uxth	r3, r3
 8004868:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d021      	beq.n	80048b4 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004878:	b29b      	uxth	r3, r3
 800487a:	461a      	mov	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	4413      	add	r3, r2
 8004884:	3302      	adds	r3, #2
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	6812      	ldr	r2, [r2, #0]
 800488c:	4413      	add	r3, r2
 800488e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004892:	881b      	ldrh	r3, [r3, #0]
 8004894:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004898:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800489a:	8bfb      	ldrh	r3, [r7, #30]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d02a      	beq.n	80048f6 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6818      	ldr	r0, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6959      	ldr	r1, [r3, #20]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	891a      	ldrh	r2, [r3, #8]
 80048ac:	8bfb      	ldrh	r3, [r7, #30]
 80048ae:	f003 fb7c 	bl	8007faa <USB_ReadPMA>
 80048b2:	e020      	b.n	80048f6 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048bc:	b29b      	uxth	r3, r3
 80048be:	461a      	mov	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	00db      	lsls	r3, r3, #3
 80048c6:	4413      	add	r3, r2
 80048c8:	3306      	adds	r3, #6
 80048ca:	005b      	lsls	r3, r3, #1
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	6812      	ldr	r2, [r2, #0]
 80048d0:	4413      	add	r3, r2
 80048d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048d6:	881b      	ldrh	r3, [r3, #0]
 80048d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048dc:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80048de:	8bfb      	ldrh	r3, [r7, #30]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d008      	beq.n	80048f6 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6959      	ldr	r1, [r3, #20]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	895a      	ldrh	r2, [r3, #10]
 80048f0:	8bfb      	ldrh	r3, [r7, #30]
 80048f2:	f003 fb5a 	bl	8007faa <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	461a      	mov	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4413      	add	r3, r2
 8004904:	881b      	ldrh	r3, [r3, #0]
 8004906:	b29b      	uxth	r3, r3
 8004908:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800490c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004910:	b29c      	uxth	r4, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	461a      	mov	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	441a      	add	r2, r3
 8004920:	4b46      	ldr	r3, [pc, #280]	; (8004a3c <PCD_EP_ISR_Handler+0x530>)
 8004922:	4323      	orrs	r3, r4
 8004924:	b29b      	uxth	r3, r3
 8004926:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	69da      	ldr	r2, [r3, #28]
 800492c:	8bfb      	ldrh	r3, [r7, #30]
 800492e:	441a      	add	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	695a      	ldr	r2, [r3, #20]
 8004938:	8bfb      	ldrh	r3, [r7, #30]
 800493a:	441a      	add	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d004      	beq.n	8004952 <PCD_EP_ISR_Handler+0x446>
 8004948:	8bfa      	ldrh	r2, [r7, #30]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	429a      	cmp	r2, r3
 8004950:	d206      	bcs.n	8004960 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	4619      	mov	r1, r3
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f00d f897 	bl	8011a8c <HAL_PCD_DataOutStageCallback>
 800495e:	e008      	b.n	8004972 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	7819      	ldrb	r1, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	695a      	ldr	r2, [r3, #20]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f7ff fcb1 	bl	80042d4 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004972:	8a7b      	ldrh	r3, [r7, #18]
 8004974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004978:	2b00      	cmp	r3, #0
 800497a:	d04f      	beq.n	8004a1c <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 800497c:	7d7b      	ldrb	r3, [r7, #21]
 800497e:	015b      	lsls	r3, r3, #5
 8004980:	3328      	adds	r3, #40	; 0x28
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	4413      	add	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	461a      	mov	r2, r3
 800498e:	7d7b      	ldrb	r3, [r7, #21]
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4413      	add	r3, r2
 8004994:	881b      	ldrh	r3, [r3, #0]
 8004996:	b29b      	uxth	r3, r3
 8004998:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800499c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049a0:	b29c      	uxth	r4, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	461a      	mov	r2, r3
 80049a8:	7d7b      	ldrb	r3, [r7, #21]
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	441a      	add	r2, r3
 80049ae:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80049b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	461a      	mov	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	4413      	add	r3, r2
 80049ce:	3302      	adds	r3, #2
 80049d0:	005b      	lsls	r3, r3, #1
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	6812      	ldr	r2, [r2, #0]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049dc:	881b      	ldrh	r3, [r3, #0]
 80049de:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	695a      	ldr	r2, [r3, #20]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	69db      	ldr	r3, [r3, #28]
 80049ee:	441a      	add	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d106      	bne.n	8004a0a <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	4619      	mov	r1, r3
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f00d f85a 	bl	8011abc <HAL_PCD_DataInStageCallback>
 8004a08:	e008      	b.n	8004a1c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	7819      	ldrb	r1, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	695a      	ldr	r2, [r3, #20]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f7ff fc96 	bl	8004348 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	b21b      	sxth	r3, r3
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f6ff ad74 	blt.w	8004516 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3724      	adds	r7, #36	; 0x24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd90      	pop	{r4, r7, pc}
 8004a38:	ffff8080 	.word	0xffff8080
 8004a3c:	ffff80c0 	.word	0xffff80c0

08004a40 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b087      	sub	sp, #28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	607b      	str	r3, [r7, #4]
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	817b      	strh	r3, [r7, #10]
 8004a4e:	4613      	mov	r3, r2
 8004a50:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004a52:	897b      	ldrh	r3, [r7, #10]
 8004a54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d008      	beq.n	8004a70 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a5e:	897b      	ldrh	r3, [r7, #10]
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	015b      	lsls	r3, r3, #5
 8004a66:	3328      	adds	r3, #40	; 0x28
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	4413      	add	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]
 8004a6e:	e006      	b.n	8004a7e <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a70:	897b      	ldrh	r3, [r7, #10]
 8004a72:	015b      	lsls	r3, r3, #5
 8004a74:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004a7e:	893b      	ldrh	r3, [r7, #8]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d107      	bne.n	8004a94 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	2200      	movs	r2, #0
 8004a88:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	80da      	strh	r2, [r3, #6]
 8004a92:	e00b      	b.n	8004aac <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	2201      	movs	r2, #1
 8004a98:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	0c1b      	lsrs	r3, r3, #16
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	371c      	adds	r7, #28
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bc80      	pop	{r7}
 8004ab6:	4770      	bx	lr

08004ab8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e26c      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 8087 	beq.w	8004be6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ad8:	4b92      	ldr	r3, [pc, #584]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f003 030c 	and.w	r3, r3, #12
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d00c      	beq.n	8004afe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ae4:	4b8f      	ldr	r3, [pc, #572]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	f003 030c 	and.w	r3, r3, #12
 8004aec:	2b08      	cmp	r3, #8
 8004aee:	d112      	bne.n	8004b16 <HAL_RCC_OscConfig+0x5e>
 8004af0:	4b8c      	ldr	r3, [pc, #560]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004afc:	d10b      	bne.n	8004b16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004afe:	4b89      	ldr	r3, [pc, #548]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d06c      	beq.n	8004be4 <HAL_RCC_OscConfig+0x12c>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d168      	bne.n	8004be4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e246      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b1e:	d106      	bne.n	8004b2e <HAL_RCC_OscConfig+0x76>
 8004b20:	4b80      	ldr	r3, [pc, #512]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a7f      	ldr	r2, [pc, #508]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b2a:	6013      	str	r3, [r2, #0]
 8004b2c:	e02e      	b.n	8004b8c <HAL_RCC_OscConfig+0xd4>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10c      	bne.n	8004b50 <HAL_RCC_OscConfig+0x98>
 8004b36:	4b7b      	ldr	r3, [pc, #492]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a7a      	ldr	r2, [pc, #488]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b40:	6013      	str	r3, [r2, #0]
 8004b42:	4b78      	ldr	r3, [pc, #480]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a77      	ldr	r2, [pc, #476]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b4c:	6013      	str	r3, [r2, #0]
 8004b4e:	e01d      	b.n	8004b8c <HAL_RCC_OscConfig+0xd4>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b58:	d10c      	bne.n	8004b74 <HAL_RCC_OscConfig+0xbc>
 8004b5a:	4b72      	ldr	r3, [pc, #456]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a71      	ldr	r2, [pc, #452]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b64:	6013      	str	r3, [r2, #0]
 8004b66:	4b6f      	ldr	r3, [pc, #444]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a6e      	ldr	r2, [pc, #440]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b70:	6013      	str	r3, [r2, #0]
 8004b72:	e00b      	b.n	8004b8c <HAL_RCC_OscConfig+0xd4>
 8004b74:	4b6b      	ldr	r3, [pc, #428]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a6a      	ldr	r2, [pc, #424]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b7e:	6013      	str	r3, [r2, #0]
 8004b80:	4b68      	ldr	r3, [pc, #416]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a67      	ldr	r2, [pc, #412]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004b86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d013      	beq.n	8004bbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b94:	f7fd fb84 	bl	80022a0 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b9a:	e008      	b.n	8004bae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b9c:	f7fd fb80 	bl	80022a0 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	2b64      	cmp	r3, #100	; 0x64
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e1fa      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bae:	4b5d      	ldr	r3, [pc, #372]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d0f0      	beq.n	8004b9c <HAL_RCC_OscConfig+0xe4>
 8004bba:	e014      	b.n	8004be6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bbc:	f7fd fb70 	bl	80022a0 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bc4:	f7fd fb6c 	bl	80022a0 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b64      	cmp	r3, #100	; 0x64
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e1e6      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bd6:	4b53      	ldr	r3, [pc, #332]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1f0      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x10c>
 8004be2:	e000      	b.n	8004be6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004be4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d063      	beq.n	8004cba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bf2:	4b4c      	ldr	r3, [pc, #304]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f003 030c 	and.w	r3, r3, #12
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00b      	beq.n	8004c16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004bfe:	4b49      	ldr	r3, [pc, #292]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f003 030c 	and.w	r3, r3, #12
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d11c      	bne.n	8004c44 <HAL_RCC_OscConfig+0x18c>
 8004c0a:	4b46      	ldr	r3, [pc, #280]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d116      	bne.n	8004c44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c16:	4b43      	ldr	r3, [pc, #268]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d005      	beq.n	8004c2e <HAL_RCC_OscConfig+0x176>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d001      	beq.n	8004c2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e1ba      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c2e:	4b3d      	ldr	r3, [pc, #244]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	4939      	ldr	r1, [pc, #228]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c42:	e03a      	b.n	8004cba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d020      	beq.n	8004c8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c4c:	4b36      	ldr	r3, [pc, #216]	; (8004d28 <HAL_RCC_OscConfig+0x270>)
 8004c4e:	2201      	movs	r2, #1
 8004c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c52:	f7fd fb25 	bl	80022a0 <HAL_GetTick>
 8004c56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c58:	e008      	b.n	8004c6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c5a:	f7fd fb21 	bl	80022a0 <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d901      	bls.n	8004c6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e19b      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c6c:	4b2d      	ldr	r3, [pc, #180]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d0f0      	beq.n	8004c5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c78:	4b2a      	ldr	r3, [pc, #168]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	00db      	lsls	r3, r3, #3
 8004c86:	4927      	ldr	r1, [pc, #156]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	600b      	str	r3, [r1, #0]
 8004c8c:	e015      	b.n	8004cba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c8e:	4b26      	ldr	r3, [pc, #152]	; (8004d28 <HAL_RCC_OscConfig+0x270>)
 8004c90:	2200      	movs	r2, #0
 8004c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c94:	f7fd fb04 	bl	80022a0 <HAL_GetTick>
 8004c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c9a:	e008      	b.n	8004cae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c9c:	f7fd fb00 	bl	80022a0 <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d901      	bls.n	8004cae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e17a      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cae:	4b1d      	ldr	r3, [pc, #116]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1f0      	bne.n	8004c9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0308 	and.w	r3, r3, #8
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d03a      	beq.n	8004d3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d019      	beq.n	8004d02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cce:	4b17      	ldr	r3, [pc, #92]	; (8004d2c <HAL_RCC_OscConfig+0x274>)
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cd4:	f7fd fae4 	bl	80022a0 <HAL_GetTick>
 8004cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cdc:	f7fd fae0 	bl	80022a0 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e15a      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cee:	4b0d      	ldr	r3, [pc, #52]	; (8004d24 <HAL_RCC_OscConfig+0x26c>)
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0f0      	beq.n	8004cdc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004cfa:	2001      	movs	r0, #1
 8004cfc:	f000 fb0a 	bl	8005314 <RCC_Delay>
 8004d00:	e01c      	b.n	8004d3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d02:	4b0a      	ldr	r3, [pc, #40]	; (8004d2c <HAL_RCC_OscConfig+0x274>)
 8004d04:	2200      	movs	r2, #0
 8004d06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d08:	f7fd faca 	bl	80022a0 <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d0e:	e00f      	b.n	8004d30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d10:	f7fd fac6 	bl	80022a0 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d908      	bls.n	8004d30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e140      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
 8004d22:	bf00      	nop
 8004d24:	40021000 	.word	0x40021000
 8004d28:	42420000 	.word	0x42420000
 8004d2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d30:	4b9e      	ldr	r3, [pc, #632]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1e9      	bne.n	8004d10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	f000 80a6 	beq.w	8004e96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d4e:	4b97      	ldr	r3, [pc, #604]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10d      	bne.n	8004d76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d5a:	4b94      	ldr	r3, [pc, #592]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004d5c:	69db      	ldr	r3, [r3, #28]
 8004d5e:	4a93      	ldr	r2, [pc, #588]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d64:	61d3      	str	r3, [r2, #28]
 8004d66:	4b91      	ldr	r3, [pc, #580]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004d68:	69db      	ldr	r3, [r3, #28]
 8004d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d6e:	60bb      	str	r3, [r7, #8]
 8004d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d72:	2301      	movs	r3, #1
 8004d74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d76:	4b8e      	ldr	r3, [pc, #568]	; (8004fb0 <HAL_RCC_OscConfig+0x4f8>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d118      	bne.n	8004db4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d82:	4b8b      	ldr	r3, [pc, #556]	; (8004fb0 <HAL_RCC_OscConfig+0x4f8>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a8a      	ldr	r2, [pc, #552]	; (8004fb0 <HAL_RCC_OscConfig+0x4f8>)
 8004d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d8e:	f7fd fa87 	bl	80022a0 <HAL_GetTick>
 8004d92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d94:	e008      	b.n	8004da8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d96:	f7fd fa83 	bl	80022a0 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	2b64      	cmp	r3, #100	; 0x64
 8004da2:	d901      	bls.n	8004da8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	e0fd      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004da8:	4b81      	ldr	r3, [pc, #516]	; (8004fb0 <HAL_RCC_OscConfig+0x4f8>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d0f0      	beq.n	8004d96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d106      	bne.n	8004dca <HAL_RCC_OscConfig+0x312>
 8004dbc:	4b7b      	ldr	r3, [pc, #492]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004dbe:	6a1b      	ldr	r3, [r3, #32]
 8004dc0:	4a7a      	ldr	r2, [pc, #488]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004dc2:	f043 0301 	orr.w	r3, r3, #1
 8004dc6:	6213      	str	r3, [r2, #32]
 8004dc8:	e02d      	b.n	8004e26 <HAL_RCC_OscConfig+0x36e>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d10c      	bne.n	8004dec <HAL_RCC_OscConfig+0x334>
 8004dd2:	4b76      	ldr	r3, [pc, #472]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	4a75      	ldr	r2, [pc, #468]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004dd8:	f023 0301 	bic.w	r3, r3, #1
 8004ddc:	6213      	str	r3, [r2, #32]
 8004dde:	4b73      	ldr	r3, [pc, #460]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	4a72      	ldr	r2, [pc, #456]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004de4:	f023 0304 	bic.w	r3, r3, #4
 8004de8:	6213      	str	r3, [r2, #32]
 8004dea:	e01c      	b.n	8004e26 <HAL_RCC_OscConfig+0x36e>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	2b05      	cmp	r3, #5
 8004df2:	d10c      	bne.n	8004e0e <HAL_RCC_OscConfig+0x356>
 8004df4:	4b6d      	ldr	r3, [pc, #436]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004df6:	6a1b      	ldr	r3, [r3, #32]
 8004df8:	4a6c      	ldr	r2, [pc, #432]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004dfa:	f043 0304 	orr.w	r3, r3, #4
 8004dfe:	6213      	str	r3, [r2, #32]
 8004e00:	4b6a      	ldr	r3, [pc, #424]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e02:	6a1b      	ldr	r3, [r3, #32]
 8004e04:	4a69      	ldr	r2, [pc, #420]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e06:	f043 0301 	orr.w	r3, r3, #1
 8004e0a:	6213      	str	r3, [r2, #32]
 8004e0c:	e00b      	b.n	8004e26 <HAL_RCC_OscConfig+0x36e>
 8004e0e:	4b67      	ldr	r3, [pc, #412]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	4a66      	ldr	r2, [pc, #408]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e14:	f023 0301 	bic.w	r3, r3, #1
 8004e18:	6213      	str	r3, [r2, #32]
 8004e1a:	4b64      	ldr	r3, [pc, #400]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	4a63      	ldr	r2, [pc, #396]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e20:	f023 0304 	bic.w	r3, r3, #4
 8004e24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d015      	beq.n	8004e5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e2e:	f7fd fa37 	bl	80022a0 <HAL_GetTick>
 8004e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e34:	e00a      	b.n	8004e4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e36:	f7fd fa33 	bl	80022a0 <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d901      	bls.n	8004e4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	e0ab      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e4c:	4b57      	ldr	r3, [pc, #348]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d0ee      	beq.n	8004e36 <HAL_RCC_OscConfig+0x37e>
 8004e58:	e014      	b.n	8004e84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e5a:	f7fd fa21 	bl	80022a0 <HAL_GetTick>
 8004e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e60:	e00a      	b.n	8004e78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e62:	f7fd fa1d 	bl	80022a0 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d901      	bls.n	8004e78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e095      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e78:	4b4c      	ldr	r3, [pc, #304]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1ee      	bne.n	8004e62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e84:	7dfb      	ldrb	r3, [r7, #23]
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d105      	bne.n	8004e96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e8a:	4b48      	ldr	r3, [pc, #288]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	4a47      	ldr	r2, [pc, #284]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004e90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	69db      	ldr	r3, [r3, #28]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 8081 	beq.w	8004fa2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ea0:	4b42      	ldr	r3, [pc, #264]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f003 030c 	and.w	r3, r3, #12
 8004ea8:	2b08      	cmp	r3, #8
 8004eaa:	d061      	beq.n	8004f70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	69db      	ldr	r3, [r3, #28]
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d146      	bne.n	8004f42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eb4:	4b3f      	ldr	r3, [pc, #252]	; (8004fb4 <HAL_RCC_OscConfig+0x4fc>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eba:	f7fd f9f1 	bl	80022a0 <HAL_GetTick>
 8004ebe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ec0:	e008      	b.n	8004ed4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec2:	f7fd f9ed 	bl	80022a0 <HAL_GetTick>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d901      	bls.n	8004ed4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e067      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ed4:	4b35      	ldr	r3, [pc, #212]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d1f0      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ee8:	d108      	bne.n	8004efc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004eea:	4b30      	ldr	r3, [pc, #192]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	492d      	ldr	r1, [pc, #180]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004efc:	4b2b      	ldr	r3, [pc, #172]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6a19      	ldr	r1, [r3, #32]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0c:	430b      	orrs	r3, r1
 8004f0e:	4927      	ldr	r1, [pc, #156]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f14:	4b27      	ldr	r3, [pc, #156]	; (8004fb4 <HAL_RCC_OscConfig+0x4fc>)
 8004f16:	2201      	movs	r2, #1
 8004f18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f1a:	f7fd f9c1 	bl	80022a0 <HAL_GetTick>
 8004f1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f20:	e008      	b.n	8004f34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f22:	f7fd f9bd 	bl	80022a0 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d901      	bls.n	8004f34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004f30:	2303      	movs	r3, #3
 8004f32:	e037      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f34:	4b1d      	ldr	r3, [pc, #116]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d0f0      	beq.n	8004f22 <HAL_RCC_OscConfig+0x46a>
 8004f40:	e02f      	b.n	8004fa2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f42:	4b1c      	ldr	r3, [pc, #112]	; (8004fb4 <HAL_RCC_OscConfig+0x4fc>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f48:	f7fd f9aa 	bl	80022a0 <HAL_GetTick>
 8004f4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f50:	f7fd f9a6 	bl	80022a0 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e020      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f62:	4b12      	ldr	r3, [pc, #72]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1f0      	bne.n	8004f50 <HAL_RCC_OscConfig+0x498>
 8004f6e:	e018      	b.n	8004fa2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	69db      	ldr	r3, [r3, #28]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d101      	bne.n	8004f7c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e013      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f7c:	4b0b      	ldr	r3, [pc, #44]	; (8004fac <HAL_RCC_OscConfig+0x4f4>)
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d106      	bne.n	8004f9e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d001      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e000      	b.n	8004fa4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3718      	adds	r7, #24
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	40021000 	.word	0x40021000
 8004fb0:	40007000 	.word	0x40007000
 8004fb4:	42420060 	.word	0x42420060

08004fb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d101      	bne.n	8004fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e0d0      	b.n	800516e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fcc:	4b6a      	ldr	r3, [pc, #424]	; (8005178 <HAL_RCC_ClockConfig+0x1c0>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0307 	and.w	r3, r3, #7
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d910      	bls.n	8004ffc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fda:	4b67      	ldr	r3, [pc, #412]	; (8005178 <HAL_RCC_ClockConfig+0x1c0>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f023 0207 	bic.w	r2, r3, #7
 8004fe2:	4965      	ldr	r1, [pc, #404]	; (8005178 <HAL_RCC_ClockConfig+0x1c0>)
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fea:	4b63      	ldr	r3, [pc, #396]	; (8005178 <HAL_RCC_ClockConfig+0x1c0>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0307 	and.w	r3, r3, #7
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d001      	beq.n	8004ffc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e0b8      	b.n	800516e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d020      	beq.n	800504a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0304 	and.w	r3, r3, #4
 8005010:	2b00      	cmp	r3, #0
 8005012:	d005      	beq.n	8005020 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005014:	4b59      	ldr	r3, [pc, #356]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	4a58      	ldr	r2, [pc, #352]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 800501a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800501e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0308 	and.w	r3, r3, #8
 8005028:	2b00      	cmp	r3, #0
 800502a:	d005      	beq.n	8005038 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800502c:	4b53      	ldr	r3, [pc, #332]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	4a52      	ldr	r2, [pc, #328]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005032:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005036:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005038:	4b50      	ldr	r3, [pc, #320]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	494d      	ldr	r1, [pc, #308]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005046:	4313      	orrs	r3, r2
 8005048:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d040      	beq.n	80050d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	2b01      	cmp	r3, #1
 800505c:	d107      	bne.n	800506e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800505e:	4b47      	ldr	r3, [pc, #284]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d115      	bne.n	8005096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e07f      	b.n	800516e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b02      	cmp	r3, #2
 8005074:	d107      	bne.n	8005086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005076:	4b41      	ldr	r3, [pc, #260]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d109      	bne.n	8005096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e073      	b.n	800516e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005086:	4b3d      	ldr	r3, [pc, #244]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e06b      	b.n	800516e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005096:	4b39      	ldr	r3, [pc, #228]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f023 0203 	bic.w	r2, r3, #3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	4936      	ldr	r1, [pc, #216]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050a8:	f7fd f8fa 	bl	80022a0 <HAL_GetTick>
 80050ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ae:	e00a      	b.n	80050c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050b0:	f7fd f8f6 	bl	80022a0 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80050be:	4293      	cmp	r3, r2
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e053      	b.n	800516e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050c6:	4b2d      	ldr	r3, [pc, #180]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f003 020c 	and.w	r2, r3, #12
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d1eb      	bne.n	80050b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050d8:	4b27      	ldr	r3, [pc, #156]	; (8005178 <HAL_RCC_ClockConfig+0x1c0>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d210      	bcs.n	8005108 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050e6:	4b24      	ldr	r3, [pc, #144]	; (8005178 <HAL_RCC_ClockConfig+0x1c0>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f023 0207 	bic.w	r2, r3, #7
 80050ee:	4922      	ldr	r1, [pc, #136]	; (8005178 <HAL_RCC_ClockConfig+0x1c0>)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050f6:	4b20      	ldr	r3, [pc, #128]	; (8005178 <HAL_RCC_ClockConfig+0x1c0>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0307 	and.w	r3, r3, #7
 80050fe:	683a      	ldr	r2, [r7, #0]
 8005100:	429a      	cmp	r2, r3
 8005102:	d001      	beq.n	8005108 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e032      	b.n	800516e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0304 	and.w	r3, r3, #4
 8005110:	2b00      	cmp	r3, #0
 8005112:	d008      	beq.n	8005126 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005114:	4b19      	ldr	r3, [pc, #100]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	4916      	ldr	r1, [pc, #88]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005122:	4313      	orrs	r3, r2
 8005124:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0308 	and.w	r3, r3, #8
 800512e:	2b00      	cmp	r3, #0
 8005130:	d009      	beq.n	8005146 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005132:	4b12      	ldr	r3, [pc, #72]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	490e      	ldr	r1, [pc, #56]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 8005142:	4313      	orrs	r3, r2
 8005144:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005146:	f000 f821 	bl	800518c <HAL_RCC_GetSysClockFreq>
 800514a:	4601      	mov	r1, r0
 800514c:	4b0b      	ldr	r3, [pc, #44]	; (800517c <HAL_RCC_ClockConfig+0x1c4>)
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	091b      	lsrs	r3, r3, #4
 8005152:	f003 030f 	and.w	r3, r3, #15
 8005156:	4a0a      	ldr	r2, [pc, #40]	; (8005180 <HAL_RCC_ClockConfig+0x1c8>)
 8005158:	5cd3      	ldrb	r3, [r2, r3]
 800515a:	fa21 f303 	lsr.w	r3, r1, r3
 800515e:	4a09      	ldr	r2, [pc, #36]	; (8005184 <HAL_RCC_ClockConfig+0x1cc>)
 8005160:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005162:	4b09      	ldr	r3, [pc, #36]	; (8005188 <HAL_RCC_ClockConfig+0x1d0>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4618      	mov	r0, r3
 8005168:	f7fc fc60 	bl	8001a2c <HAL_InitTick>

  return HAL_OK;
 800516c:	2300      	movs	r3, #0
}
 800516e:	4618      	mov	r0, r3
 8005170:	3710      	adds	r7, #16
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
 8005176:	bf00      	nop
 8005178:	40022000 	.word	0x40022000
 800517c:	40021000 	.word	0x40021000
 8005180:	080150c0 	.word	0x080150c0
 8005184:	20000000 	.word	0x20000000
 8005188:	20000004 	.word	0x20000004

0800518c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800518c:	b490      	push	{r4, r7}
 800518e:	b08a      	sub	sp, #40	; 0x28
 8005190:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005192:	4b2a      	ldr	r3, [pc, #168]	; (800523c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005194:	1d3c      	adds	r4, r7, #4
 8005196:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005198:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800519c:	4b28      	ldr	r3, [pc, #160]	; (8005240 <HAL_RCC_GetSysClockFreq+0xb4>)
 800519e:	881b      	ldrh	r3, [r3, #0]
 80051a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61fb      	str	r3, [r7, #28]
 80051a6:	2300      	movs	r3, #0
 80051a8:	61bb      	str	r3, [r7, #24]
 80051aa:	2300      	movs	r3, #0
 80051ac:	627b      	str	r3, [r7, #36]	; 0x24
 80051ae:	2300      	movs	r3, #0
 80051b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80051b2:	2300      	movs	r3, #0
 80051b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80051b6:	4b23      	ldr	r3, [pc, #140]	; (8005244 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	f003 030c 	and.w	r3, r3, #12
 80051c2:	2b04      	cmp	r3, #4
 80051c4:	d002      	beq.n	80051cc <HAL_RCC_GetSysClockFreq+0x40>
 80051c6:	2b08      	cmp	r3, #8
 80051c8:	d003      	beq.n	80051d2 <HAL_RCC_GetSysClockFreq+0x46>
 80051ca:	e02d      	b.n	8005228 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80051cc:	4b1e      	ldr	r3, [pc, #120]	; (8005248 <HAL_RCC_GetSysClockFreq+0xbc>)
 80051ce:	623b      	str	r3, [r7, #32]
      break;
 80051d0:	e02d      	b.n	800522e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	0c9b      	lsrs	r3, r3, #18
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80051de:	4413      	add	r3, r2
 80051e0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80051e4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d013      	beq.n	8005218 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80051f0:	4b14      	ldr	r3, [pc, #80]	; (8005244 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	0c5b      	lsrs	r3, r3, #17
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80051fe:	4413      	add	r3, r2
 8005200:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005204:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	4a0f      	ldr	r2, [pc, #60]	; (8005248 <HAL_RCC_GetSysClockFreq+0xbc>)
 800520a:	fb02 f203 	mul.w	r2, r2, r3
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	fbb2 f3f3 	udiv	r3, r2, r3
 8005214:	627b      	str	r3, [r7, #36]	; 0x24
 8005216:	e004      	b.n	8005222 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	4a0c      	ldr	r2, [pc, #48]	; (800524c <HAL_RCC_GetSysClockFreq+0xc0>)
 800521c:	fb02 f303 	mul.w	r3, r2, r3
 8005220:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005224:	623b      	str	r3, [r7, #32]
      break;
 8005226:	e002      	b.n	800522e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005228:	4b07      	ldr	r3, [pc, #28]	; (8005248 <HAL_RCC_GetSysClockFreq+0xbc>)
 800522a:	623b      	str	r3, [r7, #32]
      break;
 800522c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800522e:	6a3b      	ldr	r3, [r7, #32]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3728      	adds	r7, #40	; 0x28
 8005234:	46bd      	mov	sp, r7
 8005236:	bc90      	pop	{r4, r7}
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	08014fc0 	.word	0x08014fc0
 8005240:	08014fd0 	.word	0x08014fd0
 8005244:	40021000 	.word	0x40021000
 8005248:	007a1200 	.word	0x007a1200
 800524c:	003d0900 	.word	0x003d0900

08005250 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005250:	b480      	push	{r7}
 8005252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005254:	4b02      	ldr	r3, [pc, #8]	; (8005260 <HAL_RCC_GetHCLKFreq+0x10>)
 8005256:	681b      	ldr	r3, [r3, #0]
}
 8005258:	4618      	mov	r0, r3
 800525a:	46bd      	mov	sp, r7
 800525c:	bc80      	pop	{r7}
 800525e:	4770      	bx	lr
 8005260:	20000000 	.word	0x20000000

08005264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005268:	f7ff fff2 	bl	8005250 <HAL_RCC_GetHCLKFreq>
 800526c:	4601      	mov	r1, r0
 800526e:	4b05      	ldr	r3, [pc, #20]	; (8005284 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	0a1b      	lsrs	r3, r3, #8
 8005274:	f003 0307 	and.w	r3, r3, #7
 8005278:	4a03      	ldr	r2, [pc, #12]	; (8005288 <HAL_RCC_GetPCLK1Freq+0x24>)
 800527a:	5cd3      	ldrb	r3, [r2, r3]
 800527c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005280:	4618      	mov	r0, r3
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40021000 	.word	0x40021000
 8005288:	080150d0 	.word	0x080150d0

0800528c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005290:	f7ff ffde 	bl	8005250 <HAL_RCC_GetHCLKFreq>
 8005294:	4601      	mov	r1, r0
 8005296:	4b05      	ldr	r3, [pc, #20]	; (80052ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	0adb      	lsrs	r3, r3, #11
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	4a03      	ldr	r2, [pc, #12]	; (80052b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052a2:	5cd3      	ldrb	r3, [r2, r3]
 80052a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40021000 	.word	0x40021000
 80052b0:	080150d0 	.word	0x080150d0

080052b4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	220f      	movs	r2, #15
 80052c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80052c4:	4b11      	ldr	r3, [pc, #68]	; (800530c <HAL_RCC_GetClockConfig+0x58>)
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f003 0203 	and.w	r2, r3, #3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80052d0:	4b0e      	ldr	r3, [pc, #56]	; (800530c <HAL_RCC_GetClockConfig+0x58>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80052dc:	4b0b      	ldr	r3, [pc, #44]	; (800530c <HAL_RCC_GetClockConfig+0x58>)
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80052e8:	4b08      	ldr	r3, [pc, #32]	; (800530c <HAL_RCC_GetClockConfig+0x58>)
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	08db      	lsrs	r3, r3, #3
 80052ee:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80052f6:	4b06      	ldr	r3, [pc, #24]	; (8005310 <HAL_RCC_GetClockConfig+0x5c>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0207 	and.w	r2, r3, #7
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8005302:	bf00      	nop
 8005304:	370c      	adds	r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	bc80      	pop	{r7}
 800530a:	4770      	bx	lr
 800530c:	40021000 	.word	0x40021000
 8005310:	40022000 	.word	0x40022000

08005314 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800531c:	4b0a      	ldr	r3, [pc, #40]	; (8005348 <RCC_Delay+0x34>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a0a      	ldr	r2, [pc, #40]	; (800534c <RCC_Delay+0x38>)
 8005322:	fba2 2303 	umull	r2, r3, r2, r3
 8005326:	0a5b      	lsrs	r3, r3, #9
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	fb02 f303 	mul.w	r3, r2, r3
 800532e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005330:	bf00      	nop
  }
  while (Delay --);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	1e5a      	subs	r2, r3, #1
 8005336:	60fa      	str	r2, [r7, #12]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1f9      	bne.n	8005330 <RCC_Delay+0x1c>
}
 800533c:	bf00      	nop
 800533e:	3714      	adds	r7, #20
 8005340:	46bd      	mov	sp, r7
 8005342:	bc80      	pop	{r7}
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	20000000 	.word	0x20000000
 800534c:	10624dd3 	.word	0x10624dd3

08005350 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	613b      	str	r3, [r7, #16]
 800535c:	2300      	movs	r3, #0
 800535e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0301 	and.w	r3, r3, #1
 8005368:	2b00      	cmp	r3, #0
 800536a:	d07d      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800536c:	2300      	movs	r3, #0
 800536e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005370:	4b4f      	ldr	r3, [pc, #316]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005372:	69db      	ldr	r3, [r3, #28]
 8005374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10d      	bne.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800537c:	4b4c      	ldr	r3, [pc, #304]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	4a4b      	ldr	r2, [pc, #300]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005382:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005386:	61d3      	str	r3, [r2, #28]
 8005388:	4b49      	ldr	r3, [pc, #292]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800538a:	69db      	ldr	r3, [r3, #28]
 800538c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005390:	60bb      	str	r3, [r7, #8]
 8005392:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005394:	2301      	movs	r3, #1
 8005396:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005398:	4b46      	ldr	r3, [pc, #280]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d118      	bne.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053a4:	4b43      	ldr	r3, [pc, #268]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a42      	ldr	r2, [pc, #264]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80053aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053b0:	f7fc ff76 	bl	80022a0 <HAL_GetTick>
 80053b4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053b6:	e008      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053b8:	f7fc ff72 	bl	80022a0 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b64      	cmp	r3, #100	; 0x64
 80053c4:	d901      	bls.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e06d      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ca:	4b3a      	ldr	r3, [pc, #232]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d0f0      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053d6:	4b36      	ldr	r3, [pc, #216]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053de:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d02e      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d027      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053f4:	4b2e      	ldr	r3, [pc, #184]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053fc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053fe:	4b2e      	ldr	r3, [pc, #184]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005400:	2201      	movs	r2, #1
 8005402:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005404:	4b2c      	ldr	r3, [pc, #176]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005406:	2200      	movs	r2, #0
 8005408:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800540a:	4a29      	ldr	r2, [pc, #164]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	2b00      	cmp	r3, #0
 8005418:	d014      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800541a:	f7fc ff41 	bl	80022a0 <HAL_GetTick>
 800541e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005420:	e00a      	b.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005422:	f7fc ff3d 	bl	80022a0 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005430:	4293      	cmp	r3, r2
 8005432:	d901      	bls.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e036      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005438:	4b1d      	ldr	r3, [pc, #116]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	f003 0302 	and.w	r3, r3, #2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d0ee      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005444:	4b1a      	ldr	r3, [pc, #104]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	4917      	ldr	r1, [pc, #92]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005452:	4313      	orrs	r3, r2
 8005454:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005456:	7dfb      	ldrb	r3, [r7, #23]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d105      	bne.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800545c:	4b14      	ldr	r3, [pc, #80]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800545e:	69db      	ldr	r3, [r3, #28]
 8005460:	4a13      	ldr	r2, [pc, #76]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005462:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005466:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b00      	cmp	r3, #0
 8005472:	d008      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005474:	4b0e      	ldr	r3, [pc, #56]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	490b      	ldr	r1, [pc, #44]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005482:	4313      	orrs	r3, r2
 8005484:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0310 	and.w	r3, r3, #16
 800548e:	2b00      	cmp	r3, #0
 8005490:	d008      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005492:	4b07      	ldr	r3, [pc, #28]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	4904      	ldr	r1, [pc, #16]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3718      	adds	r7, #24
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	40021000 	.word	0x40021000
 80054b4:	40007000 	.word	0x40007000
 80054b8:	42420440 	.word	0x42420440

080054bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80054bc:	b590      	push	{r4, r7, lr}
 80054be:	b08d      	sub	sp, #52	; 0x34
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80054c4:	4b6b      	ldr	r3, [pc, #428]	; (8005674 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80054c6:	f107 040c 	add.w	r4, r7, #12
 80054ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80054cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80054d0:	4b69      	ldr	r3, [pc, #420]	; (8005678 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80054d2:	881b      	ldrh	r3, [r3, #0]
 80054d4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80054d6:	2300      	movs	r3, #0
 80054d8:	627b      	str	r3, [r7, #36]	; 0x24
 80054da:	2300      	movs	r3, #0
 80054dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054de:	2300      	movs	r3, #0
 80054e0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80054e2:	2300      	movs	r3, #0
 80054e4:	61fb      	str	r3, [r7, #28]
 80054e6:	2300      	movs	r3, #0
 80054e8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	3b01      	subs	r3, #1
 80054ee:	2b0f      	cmp	r3, #15
 80054f0:	f200 80b6 	bhi.w	8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80054f4:	a201      	add	r2, pc, #4	; (adr r2, 80054fc <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 80054f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054fa:	bf00      	nop
 80054fc:	080055df 	.word	0x080055df
 8005500:	08005645 	.word	0x08005645
 8005504:	08005661 	.word	0x08005661
 8005508:	080055cf 	.word	0x080055cf
 800550c:	08005661 	.word	0x08005661
 8005510:	08005661 	.word	0x08005661
 8005514:	08005661 	.word	0x08005661
 8005518:	080055d7 	.word	0x080055d7
 800551c:	08005661 	.word	0x08005661
 8005520:	08005661 	.word	0x08005661
 8005524:	08005661 	.word	0x08005661
 8005528:	08005661 	.word	0x08005661
 800552c:	08005661 	.word	0x08005661
 8005530:	08005661 	.word	0x08005661
 8005534:	08005661 	.word	0x08005661
 8005538:	0800553d 	.word	0x0800553d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800553c:	4b4f      	ldr	r3, [pc, #316]	; (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005542:	4b4e      	ldr	r3, [pc, #312]	; (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 808a 	beq.w	8005664 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	0c9b      	lsrs	r3, r3, #18
 8005554:	f003 030f 	and.w	r3, r3, #15
 8005558:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800555c:	4413      	add	r3, r2
 800555e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005562:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d018      	beq.n	80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800556e:	4b43      	ldr	r3, [pc, #268]	; (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	0c5b      	lsrs	r3, r3, #17
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800557c:	4413      	add	r3, r2
 800557e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005582:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00d      	beq.n	80055aa <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800558e:	4a3c      	ldr	r2, [pc, #240]	; (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8005590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005592:	fbb2 f2f3 	udiv	r2, r2, r3
 8005596:	6a3b      	ldr	r3, [r7, #32]
 8005598:	fb02 f303 	mul.w	r3, r2, r3
 800559c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800559e:	e004      	b.n	80055aa <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80055a0:	6a3b      	ldr	r3, [r7, #32]
 80055a2:	4a38      	ldr	r2, [pc, #224]	; (8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 80055a4:	fb02 f303 	mul.w	r3, r2, r3
 80055a8:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80055aa:	4b34      	ldr	r3, [pc, #208]	; (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055b6:	d102      	bne.n	80055be <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80055b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ba:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80055bc:	e052      	b.n	8005664 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 80055be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c0:	005b      	lsls	r3, r3, #1
 80055c2:	4a31      	ldr	r2, [pc, #196]	; (8005688 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 80055c4:	fba2 2303 	umull	r2, r3, r2, r3
 80055c8:	085b      	lsrs	r3, r3, #1
 80055ca:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80055cc:	e04a      	b.n	8005664 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80055ce:	f7ff fddd 	bl	800518c <HAL_RCC_GetSysClockFreq>
 80055d2:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80055d4:	e049      	b.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80055d6:	f7ff fdd9 	bl	800518c <HAL_RCC_GetSysClockFreq>
 80055da:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80055dc:	e045      	b.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80055de:	4b27      	ldr	r3, [pc, #156]	; (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055ee:	d108      	bne.n	8005602 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	f003 0302 	and.w	r3, r3, #2
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d003      	beq.n	8005602 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 80055fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8005600:	e01f      	b.n	8005642 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005608:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800560c:	d109      	bne.n	8005622 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800560e:	4b1b      	ldr	r3, [pc, #108]	; (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d003      	beq.n	8005622 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 800561a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800561e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005620:	e00f      	b.n	8005642 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005628:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800562c:	d11c      	bne.n	8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800562e:	4b13      	ldr	r3, [pc, #76]	; (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d016      	beq.n	8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 800563a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800563e:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8005640:	e012      	b.n	8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8005642:	e011      	b.n	8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005644:	f7ff fe22 	bl	800528c <HAL_RCC_GetPCLK2Freq>
 8005648:	4602      	mov	r2, r0
 800564a:	4b0c      	ldr	r3, [pc, #48]	; (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	0b9b      	lsrs	r3, r3, #14
 8005650:	f003 0303 	and.w	r3, r3, #3
 8005654:	3301      	adds	r3, #1
 8005656:	005b      	lsls	r3, r3, #1
 8005658:	fbb2 f3f3 	udiv	r3, r2, r3
 800565c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800565e:	e004      	b.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 8005660:	bf00      	nop
 8005662:	e002      	b.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8005664:	bf00      	nop
 8005666:	e000      	b.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8005668:	bf00      	nop
    }
  }
  return (frequency);
 800566a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800566c:	4618      	mov	r0, r3
 800566e:	3734      	adds	r7, #52	; 0x34
 8005670:	46bd      	mov	sp, r7
 8005672:	bd90      	pop	{r4, r7, pc}
 8005674:	08014fd4 	.word	0x08014fd4
 8005678:	08014fe4 	.word	0x08014fe4
 800567c:	40021000 	.word	0x40021000
 8005680:	007a1200 	.word	0x007a1200
 8005684:	003d0900 	.word	0x003d0900
 8005688:	aaaaaaab 	.word	0xaaaaaaab

0800568c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d101      	bne.n	800569e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e053      	b.n	8005746 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d106      	bne.n	80056be <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7fc f8a7 	bl	800180c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2202      	movs	r2, #2
 80056c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056d4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	431a      	orrs	r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	431a      	orrs	r2, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	431a      	orrs	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	695b      	ldr	r3, [r3, #20]
 80056f0:	431a      	orrs	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	431a      	orrs	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	ea42 0103 	orr.w	r1, r2, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	430a      	orrs	r2, r1
 8005714:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	699b      	ldr	r3, [r3, #24]
 800571a:	0c1a      	lsrs	r2, r3, #16
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f002 0204 	and.w	r2, r2, #4
 8005724:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	69da      	ldr	r2, [r3, #28]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005734:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3708      	adds	r7, #8
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b08c      	sub	sp, #48	; 0x30
 8005752:	af00      	add	r7, sp, #0
 8005754:	60f8      	str	r0, [r7, #12]
 8005756:	60b9      	str	r1, [r7, #8]
 8005758:	607a      	str	r2, [r7, #4]
 800575a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800575c:	2301      	movs	r3, #1
 800575e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005760:	2300      	movs	r3, #0
 8005762:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800576c:	2b01      	cmp	r3, #1
 800576e:	d101      	bne.n	8005774 <HAL_SPI_TransmitReceive+0x26>
 8005770:	2302      	movs	r3, #2
 8005772:	e18a      	b.n	8005a8a <HAL_SPI_TransmitReceive+0x33c>
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800577c:	f7fc fd90 	bl	80022a0 <HAL_GetTick>
 8005780:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005788:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005792:	887b      	ldrh	r3, [r7, #2]
 8005794:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005796:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800579a:	2b01      	cmp	r3, #1
 800579c:	d00f      	beq.n	80057be <HAL_SPI_TransmitReceive+0x70>
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057a4:	d107      	bne.n	80057b6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d103      	bne.n	80057b6 <HAL_SPI_TransmitReceive+0x68>
 80057ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d003      	beq.n	80057be <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80057b6:	2302      	movs	r3, #2
 80057b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80057bc:	e15b      	b.n	8005a76 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d005      	beq.n	80057d0 <HAL_SPI_TransmitReceive+0x82>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d002      	beq.n	80057d0 <HAL_SPI_TransmitReceive+0x82>
 80057ca:	887b      	ldrh	r3, [r7, #2]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d103      	bne.n	80057d8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80057d6:	e14e      	b.n	8005a76 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	2b04      	cmp	r3, #4
 80057e2:	d003      	beq.n	80057ec <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2205      	movs	r2, #5
 80057e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	887a      	ldrh	r2, [r7, #2]
 80057fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	887a      	ldrh	r2, [r7, #2]
 8005802:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	887a      	ldrh	r2, [r7, #2]
 800580e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	887a      	ldrh	r2, [r7, #2]
 8005814:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800582c:	2b40      	cmp	r3, #64	; 0x40
 800582e:	d007      	beq.n	8005840 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800583e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005848:	d178      	bne.n	800593c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d002      	beq.n	8005858 <HAL_SPI_TransmitReceive+0x10a>
 8005852:	8b7b      	ldrh	r3, [r7, #26]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d166      	bne.n	8005926 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800585c:	881a      	ldrh	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005868:	1c9a      	adds	r2, r3, #2
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800587c:	e053      	b.n	8005926 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b02      	cmp	r3, #2
 800588a:	d11b      	bne.n	80058c4 <HAL_SPI_TransmitReceive+0x176>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005890:	b29b      	uxth	r3, r3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d016      	beq.n	80058c4 <HAL_SPI_TransmitReceive+0x176>
 8005896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005898:	2b01      	cmp	r3, #1
 800589a:	d113      	bne.n	80058c4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a0:	881a      	ldrh	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ac:	1c9a      	adds	r2, r3, #2
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	3b01      	subs	r3, #1
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058c0:	2300      	movs	r3, #0
 80058c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d119      	bne.n	8005906 <HAL_SPI_TransmitReceive+0x1b8>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d014      	beq.n	8005906 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68da      	ldr	r2, [r3, #12]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e6:	b292      	uxth	r2, r2
 80058e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ee:	1c9a      	adds	r2, r3, #2
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005902:	2301      	movs	r3, #1
 8005904:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005906:	f7fc fccb 	bl	80022a0 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005912:	429a      	cmp	r2, r3
 8005914:	d807      	bhi.n	8005926 <HAL_SPI_TransmitReceive+0x1d8>
 8005916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591c:	d003      	beq.n	8005926 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005924:	e0a7      	b.n	8005a76 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800592a:	b29b      	uxth	r3, r3
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1a6      	bne.n	800587e <HAL_SPI_TransmitReceive+0x130>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005934:	b29b      	uxth	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1a1      	bne.n	800587e <HAL_SPI_TransmitReceive+0x130>
 800593a:	e07c      	b.n	8005a36 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d002      	beq.n	800594a <HAL_SPI_TransmitReceive+0x1fc>
 8005944:	8b7b      	ldrh	r3, [r7, #26]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d16b      	bne.n	8005a22 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	330c      	adds	r3, #12
 8005954:	7812      	ldrb	r2, [r2, #0]
 8005956:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595c:	1c5a      	adds	r2, r3, #1
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005966:	b29b      	uxth	r3, r3
 8005968:	3b01      	subs	r3, #1
 800596a:	b29a      	uxth	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005970:	e057      	b.n	8005a22 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b02      	cmp	r3, #2
 800597e:	d11c      	bne.n	80059ba <HAL_SPI_TransmitReceive+0x26c>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005984:	b29b      	uxth	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d017      	beq.n	80059ba <HAL_SPI_TransmitReceive+0x26c>
 800598a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598c:	2b01      	cmp	r3, #1
 800598e:	d114      	bne.n	80059ba <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	330c      	adds	r3, #12
 800599a:	7812      	ldrb	r2, [r2, #0]
 800599c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a2:	1c5a      	adds	r2, r3, #1
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	3b01      	subs	r3, #1
 80059b0:	b29a      	uxth	r2, r3
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059b6:	2300      	movs	r3, #0
 80059b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d119      	bne.n	80059fc <HAL_SPI_TransmitReceive+0x2ae>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d014      	beq.n	80059fc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059dc:	b2d2      	uxtb	r2, r2
 80059de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e4:	1c5a      	adds	r2, r3, #1
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	3b01      	subs	r3, #1
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059f8:	2301      	movs	r3, #1
 80059fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059fc:	f7fc fc50 	bl	80022a0 <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d803      	bhi.n	8005a14 <HAL_SPI_TransmitReceive+0x2c6>
 8005a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a12:	d102      	bne.n	8005a1a <HAL_SPI_TransmitReceive+0x2cc>
 8005a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d103      	bne.n	8005a22 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005a20:	e029      	b.n	8005a76 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1a2      	bne.n	8005972 <HAL_SPI_TransmitReceive+0x224>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d19d      	bne.n	8005972 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a3a:	68f8      	ldr	r0, [r7, #12]
 8005a3c:	f000 f893 	bl	8005b66 <SPI_EndRxTxTransaction>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d006      	beq.n	8005a54 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005a52:	e010      	b.n	8005a76 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10b      	bne.n	8005a74 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	617b      	str	r3, [r7, #20]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	617b      	str	r3, [r7, #20]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	617b      	str	r3, [r7, #20]
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	e000      	b.n	8005a76 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005a74:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a86:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3730      	adds	r7, #48	; 0x30
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b084      	sub	sp, #16
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	60f8      	str	r0, [r7, #12]
 8005a9a:	60b9      	str	r1, [r7, #8]
 8005a9c:	603b      	str	r3, [r7, #0]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aa2:	e04c      	b.n	8005b3e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aaa:	d048      	beq.n	8005b3e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005aac:	f7fc fbf8 	bl	80022a0 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	683a      	ldr	r2, [r7, #0]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d902      	bls.n	8005ac2 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d13d      	bne.n	8005b3e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	685a      	ldr	r2, [r3, #4]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ad0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ada:	d111      	bne.n	8005b00 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ae4:	d004      	beq.n	8005af0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005aee:	d107      	bne.n	8005b00 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005afe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b08:	d10f      	bne.n	8005b2a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b18:	601a      	str	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e00f      	b.n	8005b5e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	4013      	ands	r3, r2
 8005b48:	68ba      	ldr	r2, [r7, #8]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	bf0c      	ite	eq
 8005b4e:	2301      	moveq	r3, #1
 8005b50:	2300      	movne	r3, #0
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	461a      	mov	r2, r3
 8005b56:	79fb      	ldrb	r3, [r7, #7]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d1a3      	bne.n	8005aa4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3710      	adds	r7, #16
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}

08005b66 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b66:	b580      	push	{r7, lr}
 8005b68:	b086      	sub	sp, #24
 8005b6a:	af02      	add	r7, sp, #8
 8005b6c:	60f8      	str	r0, [r7, #12]
 8005b6e:	60b9      	str	r1, [r7, #8]
 8005b70:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	2180      	movs	r1, #128	; 0x80
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f7ff ff88 	bl	8005a92 <SPI_WaitFlagStateUntilTimeout>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d007      	beq.n	8005b98 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b8c:	f043 0220 	orr.w	r2, r3, #32
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e000      	b.n	8005b9a <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ba2:	b580      	push	{r7, lr}
 8005ba4:	b082      	sub	sp, #8
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d101      	bne.n	8005bb4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e01d      	b.n	8005bf0 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d106      	bne.n	8005bce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f7fc f9a7 	bl	8001f1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2202      	movs	r2, #2
 8005bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	3304      	adds	r3, #4
 8005bde:	4619      	mov	r1, r3
 8005be0:	4610      	mov	r0, r2
 8005be2:	f000 fa0f 	bl	8006004 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	68da      	ldr	r2, [r3, #12]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f042 0201 	orr.w	r2, r2, #1
 8005c0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f003 0307 	and.w	r3, r3, #7
 8005c1a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2b06      	cmp	r3, #6
 8005c20:	d007      	beq.n	8005c32 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f042 0201 	orr.w	r2, r2, #1
 8005c30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3714      	adds	r7, #20
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bc80      	pop	{r7}
 8005c3c:	4770      	bx	lr

08005c3e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c3e:	b580      	push	{r7, lr}
 8005c40:	b082      	sub	sp, #8
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d122      	bne.n	8005c9a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d11b      	bne.n	8005c9a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f06f 0202 	mvn.w	r2, #2
 8005c6a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	f003 0303 	and.w	r3, r3, #3
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d003      	beq.n	8005c88 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 f9a4 	bl	8005fce <HAL_TIM_IC_CaptureCallback>
 8005c86:	e005      	b.n	8005c94 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 f997 	bl	8005fbc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 f9a6 	bl	8005fe0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	691b      	ldr	r3, [r3, #16]
 8005ca0:	f003 0304 	and.w	r3, r3, #4
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	d122      	bne.n	8005cee <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	f003 0304 	and.w	r3, r3, #4
 8005cb2:	2b04      	cmp	r3, #4
 8005cb4:	d11b      	bne.n	8005cee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f06f 0204 	mvn.w	r2, #4
 8005cbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2202      	movs	r2, #2
 8005cc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	699b      	ldr	r3, [r3, #24]
 8005ccc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d003      	beq.n	8005cdc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 f97a 	bl	8005fce <HAL_TIM_IC_CaptureCallback>
 8005cda:	e005      	b.n	8005ce8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 f96d 	bl	8005fbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f97c 	bl	8005fe0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	f003 0308 	and.w	r3, r3, #8
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d122      	bne.n	8005d42 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	f003 0308 	and.w	r3, r3, #8
 8005d06:	2b08      	cmp	r3, #8
 8005d08:	d11b      	bne.n	8005d42 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f06f 0208 	mvn.w	r2, #8
 8005d12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2204      	movs	r2, #4
 8005d18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	69db      	ldr	r3, [r3, #28]
 8005d20:	f003 0303 	and.w	r3, r3, #3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d003      	beq.n	8005d30 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 f950 	bl	8005fce <HAL_TIM_IC_CaptureCallback>
 8005d2e:	e005      	b.n	8005d3c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f000 f943 	bl	8005fbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 f952 	bl	8005fe0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	f003 0310 	and.w	r3, r3, #16
 8005d4c:	2b10      	cmp	r3, #16
 8005d4e:	d122      	bne.n	8005d96 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	f003 0310 	and.w	r3, r3, #16
 8005d5a:	2b10      	cmp	r3, #16
 8005d5c:	d11b      	bne.n	8005d96 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f06f 0210 	mvn.w	r2, #16
 8005d66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2208      	movs	r2, #8
 8005d6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	69db      	ldr	r3, [r3, #28]
 8005d74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d003      	beq.n	8005d84 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 f926 	bl	8005fce <HAL_TIM_IC_CaptureCallback>
 8005d82:	e005      	b.n	8005d90 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 f919 	bl	8005fbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f928 	bl	8005fe0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	f003 0301 	and.w	r3, r3, #1
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d10e      	bne.n	8005dc2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	f003 0301 	and.w	r3, r3, #1
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d107      	bne.n	8005dc2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f06f 0201 	mvn.w	r2, #1
 8005dba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f7fb fc6b 	bl	8001698 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dcc:	2b80      	cmp	r3, #128	; 0x80
 8005dce:	d10e      	bne.n	8005dee <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dda:	2b80      	cmp	r3, #128	; 0x80
 8005ddc:	d107      	bne.n	8005dee <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005de6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f000 fa68 	bl	80062be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df8:	2b40      	cmp	r3, #64	; 0x40
 8005dfa:	d10e      	bne.n	8005e1a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e06:	2b40      	cmp	r3, #64	; 0x40
 8005e08:	d107      	bne.n	8005e1a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 f8ec 	bl	8005ff2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	691b      	ldr	r3, [r3, #16]
 8005e20:	f003 0320 	and.w	r3, r3, #32
 8005e24:	2b20      	cmp	r3, #32
 8005e26:	d10e      	bne.n	8005e46 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	f003 0320 	and.w	r3, r3, #32
 8005e32:	2b20      	cmp	r3, #32
 8005e34:	d107      	bne.n	8005e46 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f06f 0220 	mvn.w	r2, #32
 8005e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f000 fa33 	bl	80062ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e46:	bf00      	nop
 8005e48:	3708      	adds	r7, #8
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b084      	sub	sp, #16
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
 8005e56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d101      	bne.n	8005e66 <HAL_TIM_ConfigClockSource+0x18>
 8005e62:	2302      	movs	r3, #2
 8005e64:	e0a6      	b.n	8005fb4 <HAL_TIM_ConfigClockSource+0x166>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2202      	movs	r2, #2
 8005e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005e84:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e8c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2b40      	cmp	r3, #64	; 0x40
 8005e9c:	d067      	beq.n	8005f6e <HAL_TIM_ConfigClockSource+0x120>
 8005e9e:	2b40      	cmp	r3, #64	; 0x40
 8005ea0:	d80b      	bhi.n	8005eba <HAL_TIM_ConfigClockSource+0x6c>
 8005ea2:	2b10      	cmp	r3, #16
 8005ea4:	d073      	beq.n	8005f8e <HAL_TIM_ConfigClockSource+0x140>
 8005ea6:	2b10      	cmp	r3, #16
 8005ea8:	d802      	bhi.n	8005eb0 <HAL_TIM_ConfigClockSource+0x62>
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d06f      	beq.n	8005f8e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005eae:	e078      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005eb0:	2b20      	cmp	r3, #32
 8005eb2:	d06c      	beq.n	8005f8e <HAL_TIM_ConfigClockSource+0x140>
 8005eb4:	2b30      	cmp	r3, #48	; 0x30
 8005eb6:	d06a      	beq.n	8005f8e <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005eb8:	e073      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005eba:	2b70      	cmp	r3, #112	; 0x70
 8005ebc:	d00d      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0x8c>
 8005ebe:	2b70      	cmp	r3, #112	; 0x70
 8005ec0:	d804      	bhi.n	8005ecc <HAL_TIM_ConfigClockSource+0x7e>
 8005ec2:	2b50      	cmp	r3, #80	; 0x50
 8005ec4:	d033      	beq.n	8005f2e <HAL_TIM_ConfigClockSource+0xe0>
 8005ec6:	2b60      	cmp	r3, #96	; 0x60
 8005ec8:	d041      	beq.n	8005f4e <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005eca:	e06a      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ed0:	d066      	beq.n	8005fa0 <HAL_TIM_ConfigClockSource+0x152>
 8005ed2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ed6:	d017      	beq.n	8005f08 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005ed8:	e063      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6818      	ldr	r0, [r3, #0]
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	6899      	ldr	r1, [r3, #8]
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	f000 f97c 	bl	80061e6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005efc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	609a      	str	r2, [r3, #8]
      break;
 8005f06:	e04c      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6818      	ldr	r0, [r3, #0]
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	6899      	ldr	r1, [r3, #8]
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	f000 f965 	bl	80061e6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	689a      	ldr	r2, [r3, #8]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f2a:	609a      	str	r2, [r3, #8]
      break;
 8005f2c:	e039      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6818      	ldr	r0, [r3, #0]
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	6859      	ldr	r1, [r3, #4]
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	f000 f8dc 	bl	80060f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2150      	movs	r1, #80	; 0x50
 8005f46:	4618      	mov	r0, r3
 8005f48:	f000 f933 	bl	80061b2 <TIM_ITRx_SetConfig>
      break;
 8005f4c:	e029      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6818      	ldr	r0, [r3, #0]
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	6859      	ldr	r1, [r3, #4]
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	f000 f8fa 	bl	8006154 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	2160      	movs	r1, #96	; 0x60
 8005f66:	4618      	mov	r0, r3
 8005f68:	f000 f923 	bl	80061b2 <TIM_ITRx_SetConfig>
      break;
 8005f6c:	e019      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6818      	ldr	r0, [r3, #0]
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	6859      	ldr	r1, [r3, #4]
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	f000 f8bc 	bl	80060f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2140      	movs	r1, #64	; 0x40
 8005f86:	4618      	mov	r0, r3
 8005f88:	f000 f913 	bl	80061b2 <TIM_ITRx_SetConfig>
      break;
 8005f8c:	e009      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4619      	mov	r1, r3
 8005f98:	4610      	mov	r0, r2
 8005f9a:	f000 f90a 	bl	80061b2 <TIM_ITRx_SetConfig>
      break;
 8005f9e:	e000      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005fa0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005fc4:	bf00      	nop
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bc80      	pop	{r7}
 8005fcc:	4770      	bx	lr

08005fce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005fce:	b480      	push	{r7}
 8005fd0:	b083      	sub	sp, #12
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005fd6:	bf00      	nop
 8005fd8:	370c      	adds	r7, #12
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bc80      	pop	{r7}
 8005fde:	4770      	bx	lr

08005fe0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bc80      	pop	{r7}
 8005ff0:	4770      	bx	lr

08005ff2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ff2:	b480      	push	{r7}
 8005ff4:	b083      	sub	sp, #12
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ffa:	bf00      	nop
 8005ffc:	370c      	adds	r7, #12
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bc80      	pop	{r7}
 8006002:	4770      	bx	lr

08006004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006004:	b480      	push	{r7}
 8006006:	b085      	sub	sp, #20
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a33      	ldr	r2, [pc, #204]	; (80060e4 <TIM_Base_SetConfig+0xe0>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d013      	beq.n	8006044 <TIM_Base_SetConfig+0x40>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a32      	ldr	r2, [pc, #200]	; (80060e8 <TIM_Base_SetConfig+0xe4>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d00f      	beq.n	8006044 <TIM_Base_SetConfig+0x40>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800602a:	d00b      	beq.n	8006044 <TIM_Base_SetConfig+0x40>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a2f      	ldr	r2, [pc, #188]	; (80060ec <TIM_Base_SetConfig+0xe8>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d007      	beq.n	8006044 <TIM_Base_SetConfig+0x40>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a2e      	ldr	r2, [pc, #184]	; (80060f0 <TIM_Base_SetConfig+0xec>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d003      	beq.n	8006044 <TIM_Base_SetConfig+0x40>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a2d      	ldr	r2, [pc, #180]	; (80060f4 <TIM_Base_SetConfig+0xf0>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d108      	bne.n	8006056 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800604a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	4313      	orrs	r3, r2
 8006054:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a22      	ldr	r2, [pc, #136]	; (80060e4 <TIM_Base_SetConfig+0xe0>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d013      	beq.n	8006086 <TIM_Base_SetConfig+0x82>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a21      	ldr	r2, [pc, #132]	; (80060e8 <TIM_Base_SetConfig+0xe4>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d00f      	beq.n	8006086 <TIM_Base_SetConfig+0x82>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800606c:	d00b      	beq.n	8006086 <TIM_Base_SetConfig+0x82>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a1e      	ldr	r2, [pc, #120]	; (80060ec <TIM_Base_SetConfig+0xe8>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d007      	beq.n	8006086 <TIM_Base_SetConfig+0x82>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a1d      	ldr	r2, [pc, #116]	; (80060f0 <TIM_Base_SetConfig+0xec>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d003      	beq.n	8006086 <TIM_Base_SetConfig+0x82>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a1c      	ldr	r2, [pc, #112]	; (80060f4 <TIM_Base_SetConfig+0xf0>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d108      	bne.n	8006098 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800608c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	4313      	orrs	r3, r2
 8006096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	689a      	ldr	r2, [r3, #8]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a09      	ldr	r2, [pc, #36]	; (80060e4 <TIM_Base_SetConfig+0xe0>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d003      	beq.n	80060cc <TIM_Base_SetConfig+0xc8>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a08      	ldr	r2, [pc, #32]	; (80060e8 <TIM_Base_SetConfig+0xe4>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d103      	bne.n	80060d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	691a      	ldr	r2, [r3, #16]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2201      	movs	r2, #1
 80060d8:	615a      	str	r2, [r3, #20]
}
 80060da:	bf00      	nop
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	bc80      	pop	{r7}
 80060e2:	4770      	bx	lr
 80060e4:	40012c00 	.word	0x40012c00
 80060e8:	40013400 	.word	0x40013400
 80060ec:	40000400 	.word	0x40000400
 80060f0:	40000800 	.word	0x40000800
 80060f4:	40000c00 	.word	0x40000c00

080060f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	f023 0201 	bic.w	r2, r3, #1
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	011b      	lsls	r3, r3, #4
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	4313      	orrs	r3, r2
 800612c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f023 030a 	bic.w	r3, r3, #10
 8006134:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	4313      	orrs	r3, r2
 800613c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	697a      	ldr	r2, [r7, #20]
 8006148:	621a      	str	r2, [r3, #32]
}
 800614a:	bf00      	nop
 800614c:	371c      	adds	r7, #28
 800614e:	46bd      	mov	sp, r7
 8006150:	bc80      	pop	{r7}
 8006152:	4770      	bx	lr

08006154 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006154:	b480      	push	{r7}
 8006156:	b087      	sub	sp, #28
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6a1b      	ldr	r3, [r3, #32]
 8006164:	f023 0210 	bic.w	r2, r3, #16
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800617e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	031b      	lsls	r3, r3, #12
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	4313      	orrs	r3, r2
 8006188:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006190:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	011b      	lsls	r3, r3, #4
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	4313      	orrs	r3, r2
 800619a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	693a      	ldr	r2, [r7, #16]
 80061a6:	621a      	str	r2, [r3, #32]
}
 80061a8:	bf00      	nop
 80061aa:	371c      	adds	r7, #28
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bc80      	pop	{r7}
 80061b0:	4770      	bx	lr

080061b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b085      	sub	sp, #20
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
 80061ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061ca:	683a      	ldr	r2, [r7, #0]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	f043 0307 	orr.w	r3, r3, #7
 80061d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	609a      	str	r2, [r3, #8]
}
 80061dc:	bf00      	nop
 80061de:	3714      	adds	r7, #20
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bc80      	pop	{r7}
 80061e4:	4770      	bx	lr

080061e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061e6:	b480      	push	{r7}
 80061e8:	b087      	sub	sp, #28
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	60f8      	str	r0, [r7, #12]
 80061ee:	60b9      	str	r1, [r7, #8]
 80061f0:	607a      	str	r2, [r7, #4]
 80061f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006200:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	021a      	lsls	r2, r3, #8
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	431a      	orrs	r2, r3
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	4313      	orrs	r3, r2
 800620e:	697a      	ldr	r2, [r7, #20]
 8006210:	4313      	orrs	r3, r2
 8006212:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	609a      	str	r2, [r3, #8]
}
 800621a:	bf00      	nop
 800621c:	371c      	adds	r7, #28
 800621e:	46bd      	mov	sp, r7
 8006220:	bc80      	pop	{r7}
 8006222:	4770      	bx	lr

08006224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006224:	b480      	push	{r7}
 8006226:	b085      	sub	sp, #20
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006234:	2b01      	cmp	r3, #1
 8006236:	d101      	bne.n	800623c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006238:	2302      	movs	r3, #2
 800623a:	e032      	b.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2202      	movs	r2, #2
 8006248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006262:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	4313      	orrs	r3, r2
 800626c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006274:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	4313      	orrs	r3, r2
 800627e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3714      	adds	r7, #20
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bc80      	pop	{r7}
 80062aa:	4770      	bx	lr

080062ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bc80      	pop	{r7}
 80062bc:	4770      	bx	lr

080062be <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062be:	b480      	push	{r7}
 80062c0:	b083      	sub	sp, #12
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062c6:	bf00      	nop
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bc80      	pop	{r7}
 80062ce:	4770      	bx	lr

080062d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e03f      	b.n	8006362 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d106      	bne.n	80062fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f7fb fe8a 	bl	8002010 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2224      	movs	r2, #36	; 0x24
 8006300:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	68da      	ldr	r2, [r3, #12]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006312:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 fc63 	bl	8006be0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	691a      	ldr	r2, [r3, #16]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006328:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	695a      	ldr	r2, [r3, #20]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006338:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68da      	ldr	r2, [r3, #12]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006348:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2200      	movs	r2, #0
 800634e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2220      	movs	r2, #32
 8006354:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2220      	movs	r2, #32
 800635c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b088      	sub	sp, #32
 800636e:	af02      	add	r7, sp, #8
 8006370:	60f8      	str	r0, [r7, #12]
 8006372:	60b9      	str	r1, [r7, #8]
 8006374:	603b      	str	r3, [r7, #0]
 8006376:	4613      	mov	r3, r2
 8006378:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800637a:	2300      	movs	r3, #0
 800637c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b20      	cmp	r3, #32
 8006388:	f040 8083 	bne.w	8006492 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d002      	beq.n	8006398 <HAL_UART_Transmit+0x2e>
 8006392:	88fb      	ldrh	r3, [r7, #6]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d101      	bne.n	800639c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	e07b      	b.n	8006494 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d101      	bne.n	80063aa <HAL_UART_Transmit+0x40>
 80063a6:	2302      	movs	r3, #2
 80063a8:	e074      	b.n	8006494 <HAL_UART_Transmit+0x12a>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2221      	movs	r2, #33	; 0x21
 80063bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80063c0:	f7fb ff6e 	bl	80022a0 <HAL_GetTick>
 80063c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	88fa      	ldrh	r2, [r7, #6]
 80063ca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	88fa      	ldrh	r2, [r7, #6]
 80063d0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80063d2:	e042      	b.n	800645a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80063d8:	b29b      	uxth	r3, r3
 80063da:	3b01      	subs	r3, #1
 80063dc:	b29a      	uxth	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063ea:	d122      	bne.n	8006432 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	9300      	str	r3, [sp, #0]
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	2200      	movs	r2, #0
 80063f4:	2180      	movs	r1, #128	; 0x80
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f000 fa73 	bl	80068e2 <UART_WaitOnFlagUntilTimeout>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d001      	beq.n	8006406 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e046      	b.n	8006494 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	881b      	ldrh	r3, [r3, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006418:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d103      	bne.n	800642a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	3302      	adds	r3, #2
 8006426:	60bb      	str	r3, [r7, #8]
 8006428:	e017      	b.n	800645a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	3301      	adds	r3, #1
 800642e:	60bb      	str	r3, [r7, #8]
 8006430:	e013      	b.n	800645a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	2200      	movs	r2, #0
 800643a:	2180      	movs	r1, #128	; 0x80
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f000 fa50 	bl	80068e2 <UART_WaitOnFlagUntilTimeout>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d001      	beq.n	800644c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e023      	b.n	8006494 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	1c5a      	adds	r2, r3, #1
 8006450:	60ba      	str	r2, [r7, #8]
 8006452:	781a      	ldrb	r2, [r3, #0]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800645e:	b29b      	uxth	r3, r3
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1b7      	bne.n	80063d4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	2200      	movs	r2, #0
 800646c:	2140      	movs	r1, #64	; 0x40
 800646e:	68f8      	ldr	r0, [r7, #12]
 8006470:	f000 fa37 	bl	80068e2 <UART_WaitOnFlagUntilTimeout>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d001      	beq.n	800647e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800647a:	2303      	movs	r3, #3
 800647c:	e00a      	b.n	8006494 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2220      	movs	r2, #32
 8006482:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800648e:	2300      	movs	r3, #0
 8006490:	e000      	b.n	8006494 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006492:	2302      	movs	r3, #2
  }
}
 8006494:	4618      	mov	r0, r3
 8006496:	3718      	adds	r7, #24
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b086      	sub	sp, #24
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	4613      	mov	r3, r2
 80064a8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	2b20      	cmp	r3, #32
 80064b4:	d166      	bne.n	8006584 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d002      	beq.n	80064c2 <HAL_UART_Receive_DMA+0x26>
 80064bc:	88fb      	ldrh	r3, [r7, #6]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d101      	bne.n	80064c6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e05f      	b.n	8006586 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d101      	bne.n	80064d4 <HAL_UART_Receive_DMA+0x38>
 80064d0:	2302      	movs	r3, #2
 80064d2:	e058      	b.n	8006586 <HAL_UART_Receive_DMA+0xea>
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	88fa      	ldrh	r2, [r7, #6]
 80064e6:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2222      	movs	r2, #34	; 0x22
 80064f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064fa:	4a25      	ldr	r2, [pc, #148]	; (8006590 <HAL_UART_Receive_DMA+0xf4>)
 80064fc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006502:	4a24      	ldr	r2, [pc, #144]	; (8006594 <HAL_UART_Receive_DMA+0xf8>)
 8006504:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800650a:	4a23      	ldr	r2, [pc, #140]	; (8006598 <HAL_UART_Receive_DMA+0xfc>)
 800650c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006512:	2200      	movs	r2, #0
 8006514:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8006516:	f107 0308 	add.w	r3, r7, #8
 800651a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	3304      	adds	r3, #4
 8006526:	4619      	mov	r1, r3
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	88fb      	ldrh	r3, [r7, #6]
 800652e:	f7fc fd57 	bl	8002fe0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006532:	2300      	movs	r3, #0
 8006534:	613b      	str	r3, [r7, #16]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	613b      	str	r3, [r7, #16]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	613b      	str	r3, [r7, #16]
 8006546:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68da      	ldr	r2, [r3, #12]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800655e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	695a      	ldr	r2, [r3, #20]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0201 	orr.w	r2, r2, #1
 800656e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	695a      	ldr	r2, [r3, #20]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800657e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006580:	2300      	movs	r3, #0
 8006582:	e000      	b.n	8006586 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006584:	2302      	movs	r3, #2
  }
}
 8006586:	4618      	mov	r0, r3
 8006588:	3718      	adds	r7, #24
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	080067cb 	.word	0x080067cb
 8006594:	08006833 	.word	0x08006833
 8006598:	0800684f 	.word	0x0800684f

0800659c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b088      	sub	sp, #32
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	695b      	ldr	r3, [r3, #20]
 80065ba:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80065bc:	2300      	movs	r3, #0
 80065be:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80065c0:	2300      	movs	r3, #0
 80065c2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80065c4:	69fb      	ldr	r3, [r7, #28]
 80065c6:	f003 030f 	and.w	r3, r3, #15
 80065ca:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d10d      	bne.n	80065ee <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	f003 0320 	and.w	r3, r3, #32
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d008      	beq.n	80065ee <HAL_UART_IRQHandler+0x52>
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	f003 0320 	and.w	r3, r3, #32
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d003      	beq.n	80065ee <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 fa78 	bl	8006adc <UART_Receive_IT>
      return;
 80065ec:	e0cc      	b.n	8006788 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 80ab 	beq.w	800674c <HAL_UART_IRQHandler+0x1b0>
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f003 0301 	and.w	r3, r3, #1
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d105      	bne.n	800660c <HAL_UART_IRQHandler+0x70>
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 80a0 	beq.w	800674c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800660c:	69fb      	ldr	r3, [r7, #28]
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00a      	beq.n	800662c <HAL_UART_IRQHandler+0x90>
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800661c:	2b00      	cmp	r3, #0
 800661e:	d005      	beq.n	800662c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006624:	f043 0201 	orr.w	r2, r3, #1
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	f003 0304 	and.w	r3, r3, #4
 8006632:	2b00      	cmp	r3, #0
 8006634:	d00a      	beq.n	800664c <HAL_UART_IRQHandler+0xb0>
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f003 0301 	and.w	r3, r3, #1
 800663c:	2b00      	cmp	r3, #0
 800663e:	d005      	beq.n	800664c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006644:	f043 0202 	orr.w	r2, r3, #2
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	f003 0302 	and.w	r3, r3, #2
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00a      	beq.n	800666c <HAL_UART_IRQHandler+0xd0>
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	f003 0301 	and.w	r3, r3, #1
 800665c:	2b00      	cmp	r3, #0
 800665e:	d005      	beq.n	800666c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006664:	f043 0204 	orr.w	r2, r3, #4
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	f003 0308 	and.w	r3, r3, #8
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00a      	beq.n	800668c <HAL_UART_IRQHandler+0xf0>
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d005      	beq.n	800668c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006684:	f043 0208 	orr.w	r2, r3, #8
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006690:	2b00      	cmp	r3, #0
 8006692:	d078      	beq.n	8006786 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	f003 0320 	and.w	r3, r3, #32
 800669a:	2b00      	cmp	r3, #0
 800669c:	d007      	beq.n	80066ae <HAL_UART_IRQHandler+0x112>
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	f003 0320 	and.w	r3, r3, #32
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d002      	beq.n	80066ae <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 fa17 	bl	8006adc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	695b      	ldr	r3, [r3, #20]
 80066b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	bf14      	ite	ne
 80066bc:	2301      	movne	r3, #1
 80066be:	2300      	moveq	r3, #0
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066c8:	f003 0308 	and.w	r3, r3, #8
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d102      	bne.n	80066d6 <HAL_UART_IRQHandler+0x13a>
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d031      	beq.n	800673a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 f962 	bl	80069a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	695b      	ldr	r3, [r3, #20]
 80066e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d023      	beq.n	8006732 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	695a      	ldr	r2, [r3, #20]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066f8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d013      	beq.n	800672a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006706:	4a22      	ldr	r2, [pc, #136]	; (8006790 <HAL_UART_IRQHandler+0x1f4>)
 8006708:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670e:	4618      	mov	r0, r3
 8006710:	f7fc fcc6 	bl	80030a0 <HAL_DMA_Abort_IT>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d016      	beq.n	8006748 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800671e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006724:	4610      	mov	r0, r2
 8006726:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006728:	e00e      	b.n	8006748 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f844 	bl	80067b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006730:	e00a      	b.n	8006748 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f840 	bl	80067b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006738:	e006      	b.n	8006748 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f83c 	bl	80067b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006746:	e01e      	b.n	8006786 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006748:	bf00      	nop
    return;
 800674a:	e01c      	b.n	8006786 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006752:	2b00      	cmp	r3, #0
 8006754:	d008      	beq.n	8006768 <HAL_UART_IRQHandler+0x1cc>
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800675c:	2b00      	cmp	r3, #0
 800675e:	d003      	beq.n	8006768 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 f94e 	bl	8006a02 <UART_Transmit_IT>
    return;
 8006766:	e00f      	b.n	8006788 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800676e:	2b00      	cmp	r3, #0
 8006770:	d00a      	beq.n	8006788 <HAL_UART_IRQHandler+0x1ec>
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006778:	2b00      	cmp	r3, #0
 800677a:	d005      	beq.n	8006788 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 f995 	bl	8006aac <UART_EndTransmit_IT>
    return;
 8006782:	bf00      	nop
 8006784:	e000      	b.n	8006788 <HAL_UART_IRQHandler+0x1ec>
    return;
 8006786:	bf00      	nop
  }
}
 8006788:	3720      	adds	r7, #32
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	080069db 	.word	0x080069db

08006794 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800679c:	bf00      	nop
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bc80      	pop	{r7}
 80067a4:	4770      	bx	lr

080067a6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80067a6:	b480      	push	{r7}
 80067a8:	b083      	sub	sp, #12
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80067ae:	bf00      	nop
 80067b0:	370c      	adds	r7, #12
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bc80      	pop	{r7}
 80067b6:	4770      	bx	lr

080067b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80067c0:	bf00      	nop
 80067c2:	370c      	adds	r7, #12
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bc80      	pop	{r7}
 80067c8:	4770      	bx	lr

080067ca <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80067ca:	b580      	push	{r7, lr}
 80067cc:	b084      	sub	sp, #16
 80067ce:	af00      	add	r7, sp, #0
 80067d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d6:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0320 	and.w	r3, r3, #32
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d11e      	bne.n	8006824 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68da      	ldr	r2, [r3, #12]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067fa:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	695a      	ldr	r2, [r3, #20]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f022 0201 	bic.w	r2, r2, #1
 800680a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	695a      	ldr	r2, [r3, #20]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800681a:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2220      	movs	r2, #32
 8006820:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f7fa fe35 	bl	8001494 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800682a:	bf00      	nop
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006832:	b580      	push	{r7, lr}
 8006834:	b084      	sub	sp, #16
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006840:	68f8      	ldr	r0, [r7, #12]
 8006842:	f7ff ffb0 	bl	80067a6 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006846:	bf00      	nop
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b084      	sub	sp, #16
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006856:	2300      	movs	r3, #0
 8006858:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800685e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	695b      	ldr	r3, [r3, #20]
 8006866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800686a:	2b00      	cmp	r3, #0
 800686c:	bf14      	ite	ne
 800686e:	2301      	movne	r3, #1
 8006870:	2300      	moveq	r3, #0
 8006872:	b2db      	uxtb	r3, r3
 8006874:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b21      	cmp	r3, #33	; 0x21
 8006880:	d108      	bne.n	8006894 <UART_DMAError+0x46>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d005      	beq.n	8006894 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	2200      	movs	r2, #0
 800688c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800688e:	68b8      	ldr	r0, [r7, #8]
 8006890:	f000 f871 	bl	8006976 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	695b      	ldr	r3, [r3, #20]
 800689a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800689e:	2b00      	cmp	r3, #0
 80068a0:	bf14      	ite	ne
 80068a2:	2301      	movne	r3, #1
 80068a4:	2300      	moveq	r3, #0
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b22      	cmp	r3, #34	; 0x22
 80068b4:	d108      	bne.n	80068c8 <UART_DMAError+0x7a>
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	2200      	movs	r2, #0
 80068c0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80068c2:	68b8      	ldr	r0, [r7, #8]
 80068c4:	f000 f86c 	bl	80069a0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068cc:	f043 0210 	orr.w	r2, r3, #16
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80068d4:	68b8      	ldr	r0, [r7, #8]
 80068d6:	f7ff ff6f 	bl	80067b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068da:	bf00      	nop
 80068dc:	3710      	adds	r7, #16
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}

080068e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80068e2:	b580      	push	{r7, lr}
 80068e4:	b084      	sub	sp, #16
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	60f8      	str	r0, [r7, #12]
 80068ea:	60b9      	str	r1, [r7, #8]
 80068ec:	603b      	str	r3, [r7, #0]
 80068ee:	4613      	mov	r3, r2
 80068f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068f2:	e02c      	b.n	800694e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068fa:	d028      	beq.n	800694e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d007      	beq.n	8006912 <UART_WaitOnFlagUntilTimeout+0x30>
 8006902:	f7fb fccd 	bl	80022a0 <HAL_GetTick>
 8006906:	4602      	mov	r2, r0
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	1ad3      	subs	r3, r2, r3
 800690c:	69ba      	ldr	r2, [r7, #24]
 800690e:	429a      	cmp	r2, r3
 8006910:	d21d      	bcs.n	800694e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68da      	ldr	r2, [r3, #12]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006920:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	695a      	ldr	r2, [r3, #20]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f022 0201 	bic.w	r2, r2, #1
 8006930:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2220      	movs	r2, #32
 8006936:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2220      	movs	r2, #32
 800693e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800694a:	2303      	movs	r3, #3
 800694c:	e00f      	b.n	800696e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	4013      	ands	r3, r2
 8006958:	68ba      	ldr	r2, [r7, #8]
 800695a:	429a      	cmp	r2, r3
 800695c:	bf0c      	ite	eq
 800695e:	2301      	moveq	r3, #1
 8006960:	2300      	movne	r3, #0
 8006962:	b2db      	uxtb	r3, r3
 8006964:	461a      	mov	r2, r3
 8006966:	79fb      	ldrb	r3, [r7, #7]
 8006968:	429a      	cmp	r2, r3
 800696a:	d0c3      	beq.n	80068f4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3710      	adds	r7, #16
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006976:	b480      	push	{r7}
 8006978:	b083      	sub	sp, #12
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68da      	ldr	r2, [r3, #12]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800698c:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2220      	movs	r2, #32
 8006992:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006996:	bf00      	nop
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	bc80      	pop	{r7}
 800699e:	4770      	bx	lr

080069a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	68da      	ldr	r2, [r3, #12]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80069b6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	695a      	ldr	r2, [r3, #20]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f022 0201 	bic.w	r2, r2, #1
 80069c6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2220      	movs	r2, #32
 80069cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bc80      	pop	{r7}
 80069d8:	4770      	bx	lr

080069da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069da:	b580      	push	{r7, lr}
 80069dc:	b084      	sub	sp, #16
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2200      	movs	r2, #0
 80069f2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	f7ff fedf 	bl	80067b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069fa:	bf00      	nop
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a02:	b480      	push	{r7}
 8006a04:	b085      	sub	sp, #20
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b21      	cmp	r3, #33	; 0x21
 8006a14:	d144      	bne.n	8006aa0 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a1e:	d11a      	bne.n	8006a56 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a1b      	ldr	r3, [r3, #32]
 8006a24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	881b      	ldrh	r3, [r3, #0]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a34:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d105      	bne.n	8006a4a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
 8006a42:	1c9a      	adds	r2, r3, #2
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	621a      	str	r2, [r3, #32]
 8006a48:	e00e      	b.n	8006a68 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	1c5a      	adds	r2, r3, #1
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	621a      	str	r2, [r3, #32]
 8006a54:	e008      	b.n	8006a68 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	1c59      	adds	r1, r3, #1
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	6211      	str	r1, [r2, #32]
 8006a60:	781a      	ldrb	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	4619      	mov	r1, r3
 8006a76:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d10f      	bne.n	8006a9c <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68da      	ldr	r2, [r3, #12]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a8a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a9a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	e000      	b.n	8006aa2 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006aa0:	2302      	movs	r3, #2
  }
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3714      	adds	r7, #20
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bc80      	pop	{r7}
 8006aaa:	4770      	bx	lr

08006aac <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	68da      	ldr	r2, [r3, #12]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ac2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2220      	movs	r2, #32
 8006ac8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f7ff fe61 	bl	8006794 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006ad2:	2300      	movs	r3, #0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3708      	adds	r7, #8
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b084      	sub	sp, #16
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b22      	cmp	r3, #34	; 0x22
 8006aee:	d171      	bne.n	8006bd4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006af8:	d123      	bne.n	8006b42 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006afe:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10e      	bne.n	8006b26 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b1e:	1c9a      	adds	r2, r3, #2
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	629a      	str	r2, [r3, #40]	; 0x28
 8006b24:	e029      	b.n	8006b7a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	b29a      	uxth	r2, r3
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b3a:	1c5a      	adds	r2, r3, #1
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	629a      	str	r2, [r3, #40]	; 0x28
 8006b40:	e01b      	b.n	8006b7a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	691b      	ldr	r3, [r3, #16]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10a      	bne.n	8006b60 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	6858      	ldr	r0, [r3, #4]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b54:	1c59      	adds	r1, r3, #1
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	6291      	str	r1, [r2, #40]	; 0x28
 8006b5a:	b2c2      	uxtb	r2, r0
 8006b5c:	701a      	strb	r2, [r3, #0]
 8006b5e:	e00c      	b.n	8006b7a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	b2da      	uxtb	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b6c:	1c58      	adds	r0, r3, #1
 8006b6e:	6879      	ldr	r1, [r7, #4]
 8006b70:	6288      	str	r0, [r1, #40]	; 0x28
 8006b72:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006b76:	b2d2      	uxtb	r2, r2
 8006b78:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	4619      	mov	r1, r3
 8006b88:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d120      	bne.n	8006bd0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68da      	ldr	r2, [r3, #12]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f022 0220 	bic.w	r2, r2, #32
 8006b9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	68da      	ldr	r2, [r3, #12]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006bac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	695a      	ldr	r2, [r3, #20]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f022 0201 	bic.w	r2, r2, #1
 8006bbc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2220      	movs	r2, #32
 8006bc2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f7fa fc64 	bl	8001494 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	e002      	b.n	8006bd6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	e000      	b.n	8006bd6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006bd4:	2302      	movs	r3, #2
  }
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
	...

08006be0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b084      	sub	sp, #16
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	68da      	ldr	r2, [r3, #12]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	430a      	orrs	r2, r1
 8006bfc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	689a      	ldr	r2, [r3, #8]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	691b      	ldr	r3, [r3, #16]
 8006c06:	431a      	orrs	r2, r3
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	695b      	ldr	r3, [r3, #20]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006c1a:	f023 030c 	bic.w	r3, r3, #12
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	6812      	ldr	r2, [r2, #0]
 8006c22:	68f9      	ldr	r1, [r7, #12]
 8006c24:	430b      	orrs	r3, r1
 8006c26:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	699a      	ldr	r2, [r3, #24]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a52      	ldr	r2, [pc, #328]	; (8006d8c <UART_SetConfig+0x1ac>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d14e      	bne.n	8006ce6 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006c48:	f7fe fb20 	bl	800528c <HAL_RCC_GetPCLK2Freq>
 8006c4c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c4e:	68ba      	ldr	r2, [r7, #8]
 8006c50:	4613      	mov	r3, r2
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	4413      	add	r3, r2
 8006c56:	009a      	lsls	r2, r3, #2
 8006c58:	441a      	add	r2, r3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c64:	4a4a      	ldr	r2, [pc, #296]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006c66:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6a:	095b      	lsrs	r3, r3, #5
 8006c6c:	0119      	lsls	r1, r3, #4
 8006c6e:	68ba      	ldr	r2, [r7, #8]
 8006c70:	4613      	mov	r3, r2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	009a      	lsls	r2, r3, #2
 8006c78:	441a      	add	r2, r3
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c84:	4b42      	ldr	r3, [pc, #264]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006c86:	fba3 0302 	umull	r0, r3, r3, r2
 8006c8a:	095b      	lsrs	r3, r3, #5
 8006c8c:	2064      	movs	r0, #100	; 0x64
 8006c8e:	fb00 f303 	mul.w	r3, r0, r3
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	011b      	lsls	r3, r3, #4
 8006c96:	3332      	adds	r3, #50	; 0x32
 8006c98:	4a3d      	ldr	r2, [pc, #244]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c9e:	095b      	lsrs	r3, r3, #5
 8006ca0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ca4:	4419      	add	r1, r3
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	4613      	mov	r3, r2
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	4413      	add	r3, r2
 8006cae:	009a      	lsls	r2, r3, #2
 8006cb0:	441a      	add	r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006cbc:	4b34      	ldr	r3, [pc, #208]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006cbe:	fba3 0302 	umull	r0, r3, r3, r2
 8006cc2:	095b      	lsrs	r3, r3, #5
 8006cc4:	2064      	movs	r0, #100	; 0x64
 8006cc6:	fb00 f303 	mul.w	r3, r0, r3
 8006cca:	1ad3      	subs	r3, r2, r3
 8006ccc:	011b      	lsls	r3, r3, #4
 8006cce:	3332      	adds	r3, #50	; 0x32
 8006cd0:	4a2f      	ldr	r2, [pc, #188]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd6:	095b      	lsrs	r3, r3, #5
 8006cd8:	f003 020f 	and.w	r2, r3, #15
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	440a      	add	r2, r1
 8006ce2:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006ce4:	e04d      	b.n	8006d82 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8006ce6:	f7fe fabd 	bl	8005264 <HAL_RCC_GetPCLK1Freq>
 8006cea:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	4613      	mov	r3, r2
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	4413      	add	r3, r2
 8006cf4:	009a      	lsls	r2, r3, #2
 8006cf6:	441a      	add	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d02:	4a23      	ldr	r2, [pc, #140]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006d04:	fba2 2303 	umull	r2, r3, r2, r3
 8006d08:	095b      	lsrs	r3, r3, #5
 8006d0a:	0119      	lsls	r1, r3, #4
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	4413      	add	r3, r2
 8006d14:	009a      	lsls	r2, r3, #2
 8006d16:	441a      	add	r2, r3
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	009b      	lsls	r3, r3, #2
 8006d1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d22:	4b1b      	ldr	r3, [pc, #108]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006d24:	fba3 0302 	umull	r0, r3, r3, r2
 8006d28:	095b      	lsrs	r3, r3, #5
 8006d2a:	2064      	movs	r0, #100	; 0x64
 8006d2c:	fb00 f303 	mul.w	r3, r0, r3
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	011b      	lsls	r3, r3, #4
 8006d34:	3332      	adds	r3, #50	; 0x32
 8006d36:	4a16      	ldr	r2, [pc, #88]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006d38:	fba2 2303 	umull	r2, r3, r2, r3
 8006d3c:	095b      	lsrs	r3, r3, #5
 8006d3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d42:	4419      	add	r1, r3
 8006d44:	68ba      	ldr	r2, [r7, #8]
 8006d46:	4613      	mov	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	009a      	lsls	r2, r3, #2
 8006d4e:	441a      	add	r2, r3
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d5a:	4b0d      	ldr	r3, [pc, #52]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006d5c:	fba3 0302 	umull	r0, r3, r3, r2
 8006d60:	095b      	lsrs	r3, r3, #5
 8006d62:	2064      	movs	r0, #100	; 0x64
 8006d64:	fb00 f303 	mul.w	r3, r0, r3
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	011b      	lsls	r3, r3, #4
 8006d6c:	3332      	adds	r3, #50	; 0x32
 8006d6e:	4a08      	ldr	r2, [pc, #32]	; (8006d90 <UART_SetConfig+0x1b0>)
 8006d70:	fba2 2303 	umull	r2, r3, r2, r3
 8006d74:	095b      	lsrs	r3, r3, #5
 8006d76:	f003 020f 	and.w	r2, r3, #15
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	440a      	add	r2, r1
 8006d80:	609a      	str	r2, [r3, #8]
}
 8006d82:	bf00      	nop
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	bf00      	nop
 8006d8c:	40013800 	.word	0x40013800
 8006d90:	51eb851f 	.word	0x51eb851f

08006d94 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006d94:	b084      	sub	sp, #16
 8006d96:	b480      	push	{r7}
 8006d98:	b083      	sub	sp, #12
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
 8006d9e:	f107 0014 	add.w	r0, r7, #20
 8006da2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bc80      	pop	{r7}
 8006db0:	b004      	add	sp, #16
 8006db2:	4770      	bx	lr

08006db4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006dbc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006dc0:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006dc8:	b29a      	uxth	r2, r3
 8006dca:	89fb      	ldrh	r3, [r7, #14]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	b29a      	uxth	r2, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006dd6:	2300      	movs	r3, #0
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3714      	adds	r7, #20
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bc80      	pop	{r7}
 8006de0:	4770      	bx	lr

08006de2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006de2:	b480      	push	{r7}
 8006de4:	b085      	sub	sp, #20
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006dea:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006dee:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	b21a      	sxth	r2, r3
 8006dfa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006dfe:	43db      	mvns	r3, r3
 8006e00:	b21b      	sxth	r3, r3
 8006e02:	4013      	ands	r3, r2
 8006e04:	b21b      	sxth	r3, r3
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bc80      	pop	{r7}
 8006e18:	4770      	bx	lr

08006e1a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b083      	sub	sp, #12
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
 8006e22:	460b      	mov	r3, r1
 8006e24:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006e26:	2300      	movs	r3, #0
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bc80      	pop	{r7}
 8006e30:	4770      	bx	lr

08006e32 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006e32:	b084      	sub	sp, #16
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	f107 0014 	add.w	r0, r7, #20
 8006e40:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f7ff ffa5 	bl	8006db4 <USB_EnableGlobalInt>

  return HAL_OK;
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3708      	adds	r7, #8
 8006e70:	46bd      	mov	sp, r7
 8006e72:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e76:	b004      	add	sp, #16
 8006e78:	4770      	bx	lr
	...

08006e7c <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006e7c:	b490      	push	{r4, r7}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006e86:	2300      	movs	r3, #0
 8006e88:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006e8a:	687a      	ldr	r2, [r7, #4]
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	781b      	ldrb	r3, [r3, #0]
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4413      	add	r3, r2
 8006e94:	881b      	ldrh	r3, [r3, #0]
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006e9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ea0:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	78db      	ldrb	r3, [r3, #3]
 8006ea6:	2b03      	cmp	r3, #3
 8006ea8:	d819      	bhi.n	8006ede <USB_ActivateEndpoint+0x62>
 8006eaa:	a201      	add	r2, pc, #4	; (adr r2, 8006eb0 <USB_ActivateEndpoint+0x34>)
 8006eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb0:	08006ec1 	.word	0x08006ec1
 8006eb4:	08006ed5 	.word	0x08006ed5
 8006eb8:	08006ee5 	.word	0x08006ee5
 8006ebc:	08006ecb 	.word	0x08006ecb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006ec0:	89bb      	ldrh	r3, [r7, #12]
 8006ec2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006ec6:	81bb      	strh	r3, [r7, #12]
      break;
 8006ec8:	e00d      	b.n	8006ee6 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006eca:	89bb      	ldrh	r3, [r7, #12]
 8006ecc:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006ed0:	81bb      	strh	r3, [r7, #12]
      break;
 8006ed2:	e008      	b.n	8006ee6 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006ed4:	89bb      	ldrh	r3, [r7, #12]
 8006ed6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006eda:	81bb      	strh	r3, [r7, #12]
      break;
 8006edc:	e003      	b.n	8006ee6 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	73fb      	strb	r3, [r7, #15]
      break;
 8006ee2:	e000      	b.n	8006ee6 <USB_ActivateEndpoint+0x6a>
      break;
 8006ee4:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	441a      	add	r2, r3
 8006ef0:	89bb      	ldrh	r3, [r7, #12]
 8006ef2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ef6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006efa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006efe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	4413      	add	r3, r2
 8006f10:	881b      	ldrh	r3, [r3, #0]
 8006f12:	b29b      	uxth	r3, r3
 8006f14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f1c:	b29a      	uxth	r2, r3
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	4313      	orrs	r3, r2
 8006f26:	b29c      	uxth	r4, r3
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	441a      	add	r2, r3
 8006f32:	4b8a      	ldr	r3, [pc, #552]	; (800715c <USB_ActivateEndpoint+0x2e0>)
 8006f34:	4323      	orrs	r3, r4
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	7b1b      	ldrb	r3, [r3, #12]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f040 8112 	bne.w	8007168 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	785b      	ldrb	r3, [r3, #1]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d067      	beq.n	800701c <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006f4c:	687c      	ldr	r4, [r7, #4]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	441c      	add	r4, r3
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	011b      	lsls	r3, r3, #4
 8006f5e:	4423      	add	r3, r4
 8006f60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f64:	461c      	mov	r4, r3
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	88db      	ldrh	r3, [r3, #6]
 8006f6a:	085b      	lsrs	r3, r3, #1
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	005b      	lsls	r3, r3, #1
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	881b      	ldrh	r3, [r3, #0]
 8006f80:	b29c      	uxth	r4, r3
 8006f82:	4623      	mov	r3, r4
 8006f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d014      	beq.n	8006fb6 <USB_ActivateEndpoint+0x13a>
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4413      	add	r3, r2
 8006f96:	881b      	ldrh	r3, [r3, #0]
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fa2:	b29c      	uxth	r4, r3
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	441a      	add	r2, r3
 8006fae:	4b6c      	ldr	r3, [pc, #432]	; (8007160 <USB_ActivateEndpoint+0x2e4>)
 8006fb0:	4323      	orrs	r3, r4
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	78db      	ldrb	r3, [r3, #3]
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d018      	beq.n	8006ff0 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	4413      	add	r3, r2
 8006fc8:	881b      	ldrh	r3, [r3, #0]
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fd4:	b29c      	uxth	r4, r3
 8006fd6:	f084 0320 	eor.w	r3, r4, #32
 8006fda:	b29c      	uxth	r4, r3
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	441a      	add	r2, r3
 8006fe6:	4b5d      	ldr	r3, [pc, #372]	; (800715c <USB_ActivateEndpoint+0x2e0>)
 8006fe8:	4323      	orrs	r3, r4
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	8013      	strh	r3, [r2, #0]
 8006fee:	e22b      	b.n	8007448 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	009b      	lsls	r3, r3, #2
 8006ff8:	4413      	add	r3, r2
 8006ffa:	881b      	ldrh	r3, [r3, #0]
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007002:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007006:	b29c      	uxth	r4, r3
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	441a      	add	r2, r3
 8007012:	4b52      	ldr	r3, [pc, #328]	; (800715c <USB_ActivateEndpoint+0x2e0>)
 8007014:	4323      	orrs	r3, r4
 8007016:	b29b      	uxth	r3, r3
 8007018:	8013      	strh	r3, [r2, #0]
 800701a:	e215      	b.n	8007448 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800701c:	687c      	ldr	r4, [r7, #4]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007024:	b29b      	uxth	r3, r3
 8007026:	441c      	add	r4, r3
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	011b      	lsls	r3, r3, #4
 800702e:	4423      	add	r3, r4
 8007030:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007034:	461c      	mov	r4, r3
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	88db      	ldrh	r3, [r3, #6]
 800703a:	085b      	lsrs	r3, r3, #1
 800703c:	b29b      	uxth	r3, r3
 800703e:	005b      	lsls	r3, r3, #1
 8007040:	b29b      	uxth	r3, r3
 8007042:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007044:	687c      	ldr	r4, [r7, #4]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800704c:	b29b      	uxth	r3, r3
 800704e:	441c      	add	r4, r3
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	011b      	lsls	r3, r3, #4
 8007056:	4423      	add	r3, r4
 8007058:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800705c:	461c      	mov	r4, r3
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10e      	bne.n	8007084 <USB_ActivateEndpoint+0x208>
 8007066:	8823      	ldrh	r3, [r4, #0]
 8007068:	b29b      	uxth	r3, r3
 800706a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800706e:	b29b      	uxth	r3, r3
 8007070:	8023      	strh	r3, [r4, #0]
 8007072:	8823      	ldrh	r3, [r4, #0]
 8007074:	b29b      	uxth	r3, r3
 8007076:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800707a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800707e:	b29b      	uxth	r3, r3
 8007080:	8023      	strh	r3, [r4, #0]
 8007082:	e02d      	b.n	80070e0 <USB_ActivateEndpoint+0x264>
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	691b      	ldr	r3, [r3, #16]
 8007088:	2b3e      	cmp	r3, #62	; 0x3e
 800708a:	d812      	bhi.n	80070b2 <USB_ActivateEndpoint+0x236>
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	085b      	lsrs	r3, r3, #1
 8007092:	60bb      	str	r3, [r7, #8]
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	691b      	ldr	r3, [r3, #16]
 8007098:	f003 0301 	and.w	r3, r3, #1
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <USB_ActivateEndpoint+0x22a>
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	3301      	adds	r3, #1
 80070a4:	60bb      	str	r3, [r7, #8]
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	029b      	lsls	r3, r3, #10
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	8023      	strh	r3, [r4, #0]
 80070b0:	e016      	b.n	80070e0 <USB_ActivateEndpoint+0x264>
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	095b      	lsrs	r3, r3, #5
 80070b8:	60bb      	str	r3, [r7, #8]
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	f003 031f 	and.w	r3, r3, #31
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d102      	bne.n	80070cc <USB_ActivateEndpoint+0x250>
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	3b01      	subs	r3, #1
 80070ca:	60bb      	str	r3, [r7, #8]
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	029b      	lsls	r3, r3, #10
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070dc:	b29b      	uxth	r3, r3
 80070de:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	781b      	ldrb	r3, [r3, #0]
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	4413      	add	r3, r2
 80070ea:	881b      	ldrh	r3, [r3, #0]
 80070ec:	b29c      	uxth	r4, r3
 80070ee:	4623      	mov	r3, r4
 80070f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d014      	beq.n	8007122 <USB_ActivateEndpoint+0x2a6>
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	4413      	add	r3, r2
 8007102:	881b      	ldrh	r3, [r3, #0]
 8007104:	b29b      	uxth	r3, r3
 8007106:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800710a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800710e:	b29c      	uxth	r4, r3
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	441a      	add	r2, r3
 800711a:	4b12      	ldr	r3, [pc, #72]	; (8007164 <USB_ActivateEndpoint+0x2e8>)
 800711c:	4323      	orrs	r3, r4
 800711e:	b29b      	uxth	r3, r3
 8007120:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007122:	687a      	ldr	r2, [r7, #4]
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	4413      	add	r3, r2
 800712c:	881b      	ldrh	r3, [r3, #0]
 800712e:	b29b      	uxth	r3, r3
 8007130:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007134:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007138:	b29c      	uxth	r4, r3
 800713a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800713e:	b29c      	uxth	r4, r3
 8007140:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007144:	b29c      	uxth	r4, r3
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	441a      	add	r2, r3
 8007150:	4b02      	ldr	r3, [pc, #8]	; (800715c <USB_ActivateEndpoint+0x2e0>)
 8007152:	4323      	orrs	r3, r4
 8007154:	b29b      	uxth	r3, r3
 8007156:	8013      	strh	r3, [r2, #0]
 8007158:	e176      	b.n	8007448 <USB_ActivateEndpoint+0x5cc>
 800715a:	bf00      	nop
 800715c:	ffff8080 	.word	0xffff8080
 8007160:	ffff80c0 	.word	0xffff80c0
 8007164:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	4413      	add	r3, r2
 8007172:	881b      	ldrh	r3, [r3, #0]
 8007174:	b29b      	uxth	r3, r3
 8007176:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800717a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800717e:	b29c      	uxth	r4, r3
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	441a      	add	r2, r3
 800718a:	4b96      	ldr	r3, [pc, #600]	; (80073e4 <USB_ActivateEndpoint+0x568>)
 800718c:	4323      	orrs	r3, r4
 800718e:	b29b      	uxth	r3, r3
 8007190:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007192:	687c      	ldr	r4, [r7, #4]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800719a:	b29b      	uxth	r3, r3
 800719c:	441c      	add	r4, r3
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	011b      	lsls	r3, r3, #4
 80071a4:	4423      	add	r3, r4
 80071a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80071aa:	461c      	mov	r4, r3
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	891b      	ldrh	r3, [r3, #8]
 80071b0:	085b      	lsrs	r3, r3, #1
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	8023      	strh	r3, [r4, #0]
 80071ba:	687c      	ldr	r4, [r7, #4]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	441c      	add	r4, r3
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	011b      	lsls	r3, r3, #4
 80071cc:	4423      	add	r3, r4
 80071ce:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80071d2:	461c      	mov	r4, r3
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	895b      	ldrh	r3, [r3, #10]
 80071d8:	085b      	lsrs	r3, r3, #1
 80071da:	b29b      	uxth	r3, r3
 80071dc:	005b      	lsls	r3, r3, #1
 80071de:	b29b      	uxth	r3, r3
 80071e0:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	785b      	ldrb	r3, [r3, #1]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f040 8088 	bne.w	80072fc <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	4413      	add	r3, r2
 80071f6:	881b      	ldrh	r3, [r3, #0]
 80071f8:	b29c      	uxth	r4, r3
 80071fa:	4623      	mov	r3, r4
 80071fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d014      	beq.n	800722e <USB_ActivateEndpoint+0x3b2>
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	009b      	lsls	r3, r3, #2
 800720c:	4413      	add	r3, r2
 800720e:	881b      	ldrh	r3, [r3, #0]
 8007210:	b29b      	uxth	r3, r3
 8007212:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800721a:	b29c      	uxth	r4, r3
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	441a      	add	r2, r3
 8007226:	4b70      	ldr	r3, [pc, #448]	; (80073e8 <USB_ActivateEndpoint+0x56c>)
 8007228:	4323      	orrs	r3, r4
 800722a:	b29b      	uxth	r3, r3
 800722c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	4413      	add	r3, r2
 8007238:	881b      	ldrh	r3, [r3, #0]
 800723a:	b29c      	uxth	r4, r3
 800723c:	4623      	mov	r3, r4
 800723e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007242:	2b00      	cmp	r3, #0
 8007244:	d014      	beq.n	8007270 <USB_ActivateEndpoint+0x3f4>
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	781b      	ldrb	r3, [r3, #0]
 800724c:	009b      	lsls	r3, r3, #2
 800724e:	4413      	add	r3, r2
 8007250:	881b      	ldrh	r3, [r3, #0]
 8007252:	b29b      	uxth	r3, r3
 8007254:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800725c:	b29c      	uxth	r4, r3
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	441a      	add	r2, r3
 8007268:	4b60      	ldr	r3, [pc, #384]	; (80073ec <USB_ActivateEndpoint+0x570>)
 800726a:	4323      	orrs	r3, r4
 800726c:	b29b      	uxth	r3, r3
 800726e:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	4413      	add	r3, r2
 800727a:	881b      	ldrh	r3, [r3, #0]
 800727c:	b29b      	uxth	r3, r3
 800727e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007286:	b29c      	uxth	r4, r3
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	441a      	add	r2, r3
 8007292:	4b56      	ldr	r3, [pc, #344]	; (80073ec <USB_ActivateEndpoint+0x570>)
 8007294:	4323      	orrs	r3, r4
 8007296:	b29b      	uxth	r3, r3
 8007298:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4413      	add	r3, r2
 80072a4:	881b      	ldrh	r3, [r3, #0]
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072b0:	b29c      	uxth	r4, r3
 80072b2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80072b6:	b29c      	uxth	r4, r3
 80072b8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80072bc:	b29c      	uxth	r4, r3
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	781b      	ldrb	r3, [r3, #0]
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	441a      	add	r2, r3
 80072c8:	4b49      	ldr	r3, [pc, #292]	; (80073f0 <USB_ActivateEndpoint+0x574>)
 80072ca:	4323      	orrs	r3, r4
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	4413      	add	r3, r2
 80072da:	881b      	ldrh	r3, [r3, #0]
 80072dc:	b29b      	uxth	r3, r3
 80072de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072e6:	b29c      	uxth	r4, r3
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	781b      	ldrb	r3, [r3, #0]
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	441a      	add	r2, r3
 80072f2:	4b3f      	ldr	r3, [pc, #252]	; (80073f0 <USB_ActivateEndpoint+0x574>)
 80072f4:	4323      	orrs	r3, r4
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	8013      	strh	r3, [r2, #0]
 80072fa:	e0a5      	b.n	8007448 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4413      	add	r3, r2
 8007306:	881b      	ldrh	r3, [r3, #0]
 8007308:	b29c      	uxth	r4, r3
 800730a:	4623      	mov	r3, r4
 800730c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d014      	beq.n	800733e <USB_ActivateEndpoint+0x4c2>
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	781b      	ldrb	r3, [r3, #0]
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	4413      	add	r3, r2
 800731e:	881b      	ldrh	r3, [r3, #0]
 8007320:	b29b      	uxth	r3, r3
 8007322:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800732a:	b29c      	uxth	r4, r3
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	441a      	add	r2, r3
 8007336:	4b2c      	ldr	r3, [pc, #176]	; (80073e8 <USB_ActivateEndpoint+0x56c>)
 8007338:	4323      	orrs	r3, r4
 800733a:	b29b      	uxth	r3, r3
 800733c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	4413      	add	r3, r2
 8007348:	881b      	ldrh	r3, [r3, #0]
 800734a:	b29c      	uxth	r4, r3
 800734c:	4623      	mov	r3, r4
 800734e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007352:	2b00      	cmp	r3, #0
 8007354:	d014      	beq.n	8007380 <USB_ActivateEndpoint+0x504>
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	4413      	add	r3, r2
 8007360:	881b      	ldrh	r3, [r3, #0]
 8007362:	b29b      	uxth	r3, r3
 8007364:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007368:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800736c:	b29c      	uxth	r4, r3
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	781b      	ldrb	r3, [r3, #0]
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	441a      	add	r2, r3
 8007378:	4b1c      	ldr	r3, [pc, #112]	; (80073ec <USB_ActivateEndpoint+0x570>)
 800737a:	4323      	orrs	r3, r4
 800737c:	b29b      	uxth	r3, r3
 800737e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	4413      	add	r3, r2
 800738a:	881b      	ldrh	r3, [r3, #0]
 800738c:	b29b      	uxth	r3, r3
 800738e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007396:	b29c      	uxth	r4, r3
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	441a      	add	r2, r3
 80073a2:	4b11      	ldr	r3, [pc, #68]	; (80073e8 <USB_ActivateEndpoint+0x56c>)
 80073a4:	4323      	orrs	r3, r4
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	78db      	ldrb	r3, [r3, #3]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d020      	beq.n	80073f4 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4413      	add	r3, r2
 80073bc:	881b      	ldrh	r3, [r3, #0]
 80073be:	b29b      	uxth	r3, r3
 80073c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073c8:	b29c      	uxth	r4, r3
 80073ca:	f084 0320 	eor.w	r3, r4, #32
 80073ce:	b29c      	uxth	r4, r3
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	441a      	add	r2, r3
 80073da:	4b05      	ldr	r3, [pc, #20]	; (80073f0 <USB_ActivateEndpoint+0x574>)
 80073dc:	4323      	orrs	r3, r4
 80073de:	b29b      	uxth	r3, r3
 80073e0:	8013      	strh	r3, [r2, #0]
 80073e2:	e01c      	b.n	800741e <USB_ActivateEndpoint+0x5a2>
 80073e4:	ffff8180 	.word	0xffff8180
 80073e8:	ffffc080 	.word	0xffffc080
 80073ec:	ffff80c0 	.word	0xffff80c0
 80073f0:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	4413      	add	r3, r2
 80073fe:	881b      	ldrh	r3, [r3, #0]
 8007400:	b29b      	uxth	r3, r3
 8007402:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007406:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800740a:	b29c      	uxth	r4, r3
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	441a      	add	r2, r3
 8007416:	4b0f      	ldr	r3, [pc, #60]	; (8007454 <USB_ActivateEndpoint+0x5d8>)
 8007418:	4323      	orrs	r3, r4
 800741a:	b29b      	uxth	r3, r3
 800741c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	4413      	add	r3, r2
 8007428:	881b      	ldrh	r3, [r3, #0]
 800742a:	b29b      	uxth	r3, r3
 800742c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007430:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007434:	b29c      	uxth	r4, r3
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	441a      	add	r2, r3
 8007440:	4b04      	ldr	r3, [pc, #16]	; (8007454 <USB_ActivateEndpoint+0x5d8>)
 8007442:	4323      	orrs	r3, r4
 8007444:	b29b      	uxth	r3, r3
 8007446:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8007448:	7bfb      	ldrb	r3, [r7, #15]
}
 800744a:	4618      	mov	r0, r3
 800744c:	3710      	adds	r7, #16
 800744e:	46bd      	mov	sp, r7
 8007450:	bc90      	pop	{r4, r7}
 8007452:	4770      	bx	lr
 8007454:	ffff8080 	.word	0xffff8080

08007458 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007458:	b490      	push	{r4, r7}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	7b1b      	ldrb	r3, [r3, #12]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d171      	bne.n	800754e <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	785b      	ldrb	r3, [r3, #1]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d036      	beq.n	80074e0 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007472:	687a      	ldr	r2, [r7, #4]
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	4413      	add	r3, r2
 800747c:	881b      	ldrh	r3, [r3, #0]
 800747e:	b29c      	uxth	r4, r3
 8007480:	4623      	mov	r3, r4
 8007482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007486:	2b00      	cmp	r3, #0
 8007488:	d014      	beq.n	80074b4 <USB_DeactivateEndpoint+0x5c>
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	4413      	add	r3, r2
 8007494:	881b      	ldrh	r3, [r3, #0]
 8007496:	b29b      	uxth	r3, r3
 8007498:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800749c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074a0:	b29c      	uxth	r4, r3
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	441a      	add	r2, r3
 80074ac:	4b6b      	ldr	r3, [pc, #428]	; (800765c <USB_DeactivateEndpoint+0x204>)
 80074ae:	4323      	orrs	r3, r4
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	881b      	ldrh	r3, [r3, #0]
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074ca:	b29c      	uxth	r4, r3
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	009b      	lsls	r3, r3, #2
 80074d4:	441a      	add	r2, r3
 80074d6:	4b62      	ldr	r3, [pc, #392]	; (8007660 <USB_DeactivateEndpoint+0x208>)
 80074d8:	4323      	orrs	r3, r4
 80074da:	b29b      	uxth	r3, r3
 80074dc:	8013      	strh	r3, [r2, #0]
 80074de:	e144      	b.n	800776a <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80074e0:	687a      	ldr	r2, [r7, #4]
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	4413      	add	r3, r2
 80074ea:	881b      	ldrh	r3, [r3, #0]
 80074ec:	b29c      	uxth	r4, r3
 80074ee:	4623      	mov	r3, r4
 80074f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d014      	beq.n	8007522 <USB_DeactivateEndpoint+0xca>
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	4413      	add	r3, r2
 8007502:	881b      	ldrh	r3, [r3, #0]
 8007504:	b29b      	uxth	r3, r3
 8007506:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800750a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800750e:	b29c      	uxth	r4, r3
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	441a      	add	r2, r3
 800751a:	4b52      	ldr	r3, [pc, #328]	; (8007664 <USB_DeactivateEndpoint+0x20c>)
 800751c:	4323      	orrs	r3, r4
 800751e:	b29b      	uxth	r3, r3
 8007520:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	781b      	ldrb	r3, [r3, #0]
 8007528:	009b      	lsls	r3, r3, #2
 800752a:	4413      	add	r3, r2
 800752c:	881b      	ldrh	r3, [r3, #0]
 800752e:	b29b      	uxth	r3, r3
 8007530:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007534:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007538:	b29c      	uxth	r4, r3
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	441a      	add	r2, r3
 8007544:	4b46      	ldr	r3, [pc, #280]	; (8007660 <USB_DeactivateEndpoint+0x208>)
 8007546:	4323      	orrs	r3, r4
 8007548:	b29b      	uxth	r3, r3
 800754a:	8013      	strh	r3, [r2, #0]
 800754c:	e10d      	b.n	800776a <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	785b      	ldrb	r3, [r3, #1]
 8007552:	2b00      	cmp	r3, #0
 8007554:	f040 8088 	bne.w	8007668 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007558:	687a      	ldr	r2, [r7, #4]
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	4413      	add	r3, r2
 8007562:	881b      	ldrh	r3, [r3, #0]
 8007564:	b29c      	uxth	r4, r3
 8007566:	4623      	mov	r3, r4
 8007568:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800756c:	2b00      	cmp	r3, #0
 800756e:	d014      	beq.n	800759a <USB_DeactivateEndpoint+0x142>
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	4413      	add	r3, r2
 800757a:	881b      	ldrh	r3, [r3, #0]
 800757c:	b29b      	uxth	r3, r3
 800757e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007586:	b29c      	uxth	r4, r3
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	441a      	add	r2, r3
 8007592:	4b34      	ldr	r3, [pc, #208]	; (8007664 <USB_DeactivateEndpoint+0x20c>)
 8007594:	4323      	orrs	r3, r4
 8007596:	b29b      	uxth	r3, r3
 8007598:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	4413      	add	r3, r2
 80075a4:	881b      	ldrh	r3, [r3, #0]
 80075a6:	b29c      	uxth	r4, r3
 80075a8:	4623      	mov	r3, r4
 80075aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d014      	beq.n	80075dc <USB_DeactivateEndpoint+0x184>
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	781b      	ldrb	r3, [r3, #0]
 80075b8:	009b      	lsls	r3, r3, #2
 80075ba:	4413      	add	r3, r2
 80075bc:	881b      	ldrh	r3, [r3, #0]
 80075be:	b29b      	uxth	r3, r3
 80075c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075c8:	b29c      	uxth	r4, r3
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	441a      	add	r2, r3
 80075d4:	4b21      	ldr	r3, [pc, #132]	; (800765c <USB_DeactivateEndpoint+0x204>)
 80075d6:	4323      	orrs	r3, r4
 80075d8:	b29b      	uxth	r3, r3
 80075da:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4413      	add	r3, r2
 80075e6:	881b      	ldrh	r3, [r3, #0]
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075f2:	b29c      	uxth	r4, r3
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	441a      	add	r2, r3
 80075fe:	4b17      	ldr	r3, [pc, #92]	; (800765c <USB_DeactivateEndpoint+0x204>)
 8007600:	4323      	orrs	r3, r4
 8007602:	b29b      	uxth	r3, r3
 8007604:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007606:	687a      	ldr	r2, [r7, #4]
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	4413      	add	r3, r2
 8007610:	881b      	ldrh	r3, [r3, #0]
 8007612:	b29b      	uxth	r3, r3
 8007614:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800761c:	b29c      	uxth	r4, r3
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	781b      	ldrb	r3, [r3, #0]
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	441a      	add	r2, r3
 8007628:	4b0d      	ldr	r3, [pc, #52]	; (8007660 <USB_DeactivateEndpoint+0x208>)
 800762a:	4323      	orrs	r3, r4
 800762c:	b29b      	uxth	r3, r3
 800762e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007630:	687a      	ldr	r2, [r7, #4]
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	4413      	add	r3, r2
 800763a:	881b      	ldrh	r3, [r3, #0]
 800763c:	b29b      	uxth	r3, r3
 800763e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007642:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007646:	b29c      	uxth	r4, r3
 8007648:	687a      	ldr	r2, [r7, #4]
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	781b      	ldrb	r3, [r3, #0]
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	441a      	add	r2, r3
 8007652:	4b03      	ldr	r3, [pc, #12]	; (8007660 <USB_DeactivateEndpoint+0x208>)
 8007654:	4323      	orrs	r3, r4
 8007656:	b29b      	uxth	r3, r3
 8007658:	8013      	strh	r3, [r2, #0]
 800765a:	e086      	b.n	800776a <USB_DeactivateEndpoint+0x312>
 800765c:	ffff80c0 	.word	0xffff80c0
 8007660:	ffff8080 	.word	0xffff8080
 8007664:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007668:	687a      	ldr	r2, [r7, #4]
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	4413      	add	r3, r2
 8007672:	881b      	ldrh	r3, [r3, #0]
 8007674:	b29c      	uxth	r4, r3
 8007676:	4623      	mov	r3, r4
 8007678:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800767c:	2b00      	cmp	r3, #0
 800767e:	d014      	beq.n	80076aa <USB_DeactivateEndpoint+0x252>
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	4413      	add	r3, r2
 800768a:	881b      	ldrh	r3, [r3, #0]
 800768c:	b29b      	uxth	r3, r3
 800768e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007696:	b29c      	uxth	r4, r3
 8007698:	687a      	ldr	r2, [r7, #4]
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	781b      	ldrb	r3, [r3, #0]
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	441a      	add	r2, r3
 80076a2:	4b35      	ldr	r3, [pc, #212]	; (8007778 <USB_DeactivateEndpoint+0x320>)
 80076a4:	4323      	orrs	r3, r4
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	781b      	ldrb	r3, [r3, #0]
 80076b0:	009b      	lsls	r3, r3, #2
 80076b2:	4413      	add	r3, r2
 80076b4:	881b      	ldrh	r3, [r3, #0]
 80076b6:	b29c      	uxth	r4, r3
 80076b8:	4623      	mov	r3, r4
 80076ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d014      	beq.n	80076ec <USB_DeactivateEndpoint+0x294>
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	4413      	add	r3, r2
 80076cc:	881b      	ldrh	r3, [r3, #0]
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076d8:	b29c      	uxth	r4, r3
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	441a      	add	r2, r3
 80076e4:	4b25      	ldr	r3, [pc, #148]	; (800777c <USB_DeactivateEndpoint+0x324>)
 80076e6:	4323      	orrs	r3, r4
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	4413      	add	r3, r2
 80076f6:	881b      	ldrh	r3, [r3, #0]
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007702:	b29c      	uxth	r4, r3
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	781b      	ldrb	r3, [r3, #0]
 800770a:	009b      	lsls	r3, r3, #2
 800770c:	441a      	add	r2, r3
 800770e:	4b1a      	ldr	r3, [pc, #104]	; (8007778 <USB_DeactivateEndpoint+0x320>)
 8007710:	4323      	orrs	r3, r4
 8007712:	b29b      	uxth	r3, r3
 8007714:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	4413      	add	r3, r2
 8007720:	881b      	ldrh	r3, [r3, #0]
 8007722:	b29b      	uxth	r3, r3
 8007724:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007728:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800772c:	b29c      	uxth	r4, r3
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	441a      	add	r2, r3
 8007738:	4b11      	ldr	r3, [pc, #68]	; (8007780 <USB_DeactivateEndpoint+0x328>)
 800773a:	4323      	orrs	r3, r4
 800773c:	b29b      	uxth	r3, r3
 800773e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	4413      	add	r3, r2
 800774a:	881b      	ldrh	r3, [r3, #0]
 800774c:	b29b      	uxth	r3, r3
 800774e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007756:	b29c      	uxth	r4, r3
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	781b      	ldrb	r3, [r3, #0]
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	441a      	add	r2, r3
 8007762:	4b07      	ldr	r3, [pc, #28]	; (8007780 <USB_DeactivateEndpoint+0x328>)
 8007764:	4323      	orrs	r3, r4
 8007766:	b29b      	uxth	r3, r3
 8007768:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	4618      	mov	r0, r3
 800776e:	3708      	adds	r7, #8
 8007770:	46bd      	mov	sp, r7
 8007772:	bc90      	pop	{r4, r7}
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	ffffc080 	.word	0xffffc080
 800777c:	ffff80c0 	.word	0xffff80c0
 8007780:	ffff8080 	.word	0xffff8080

08007784 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007784:	b590      	push	{r4, r7, lr}
 8007786:	b08d      	sub	sp, #52	; 0x34
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	785b      	ldrb	r3, [r3, #1]
 8007792:	2b01      	cmp	r3, #1
 8007794:	f040 8160 	bne.w	8007a58 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	699a      	ldr	r2, [r3, #24]
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d909      	bls.n	80077b8 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	699a      	ldr	r2, [r3, #24]
 80077ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b0:	1ad2      	subs	r2, r2, r3
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	619a      	str	r2, [r3, #24]
 80077b6:	e005      	b.n	80077c4 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	699b      	ldr	r3, [r3, #24]
 80077bc:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	2200      	movs	r2, #0
 80077c2:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	7b1b      	ldrb	r3, [r3, #12]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d119      	bne.n	8007800 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	6959      	ldr	r1, [r3, #20]
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	88da      	ldrh	r2, [r3, #6]
 80077d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 fba2 	bl	8007f22 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80077de:	687c      	ldr	r4, [r7, #4]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	441c      	add	r4, r3
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	781b      	ldrb	r3, [r3, #0]
 80077ee:	011b      	lsls	r3, r3, #4
 80077f0:	4423      	add	r3, r4
 80077f2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80077f6:	461c      	mov	r4, r3
 80077f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	8023      	strh	r3, [r4, #0]
 80077fe:	e10f      	b.n	8007a20 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	009b      	lsls	r3, r3, #2
 8007808:	4413      	add	r3, r2
 800780a:	881b      	ldrh	r3, [r3, #0]
 800780c:	b29b      	uxth	r3, r3
 800780e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007812:	2b00      	cmp	r3, #0
 8007814:	d065      	beq.n	80078e2 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007816:	687c      	ldr	r4, [r7, #4]
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	785b      	ldrb	r3, [r3, #1]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d148      	bne.n	80078b2 <USB_EPStartXfer+0x12e>
 8007820:	687c      	ldr	r4, [r7, #4]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007828:	b29b      	uxth	r3, r3
 800782a:	441c      	add	r4, r3
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	011b      	lsls	r3, r3, #4
 8007832:	4423      	add	r3, r4
 8007834:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007838:	461c      	mov	r4, r3
 800783a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800783c:	2b00      	cmp	r3, #0
 800783e:	d10e      	bne.n	800785e <USB_EPStartXfer+0xda>
 8007840:	8823      	ldrh	r3, [r4, #0]
 8007842:	b29b      	uxth	r3, r3
 8007844:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007848:	b29b      	uxth	r3, r3
 800784a:	8023      	strh	r3, [r4, #0]
 800784c:	8823      	ldrh	r3, [r4, #0]
 800784e:	b29b      	uxth	r3, r3
 8007850:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007854:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007858:	b29b      	uxth	r3, r3
 800785a:	8023      	strh	r3, [r4, #0]
 800785c:	e03d      	b.n	80078da <USB_EPStartXfer+0x156>
 800785e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007860:	2b3e      	cmp	r3, #62	; 0x3e
 8007862:	d810      	bhi.n	8007886 <USB_EPStartXfer+0x102>
 8007864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007866:	085b      	lsrs	r3, r3, #1
 8007868:	627b      	str	r3, [r7, #36]	; 0x24
 800786a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	2b00      	cmp	r3, #0
 8007872:	d002      	beq.n	800787a <USB_EPStartXfer+0xf6>
 8007874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007876:	3301      	adds	r3, #1
 8007878:	627b      	str	r3, [r7, #36]	; 0x24
 800787a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787c:	b29b      	uxth	r3, r3
 800787e:	029b      	lsls	r3, r3, #10
 8007880:	b29b      	uxth	r3, r3
 8007882:	8023      	strh	r3, [r4, #0]
 8007884:	e029      	b.n	80078da <USB_EPStartXfer+0x156>
 8007886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007888:	095b      	lsrs	r3, r3, #5
 800788a:	627b      	str	r3, [r7, #36]	; 0x24
 800788c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800788e:	f003 031f 	and.w	r3, r3, #31
 8007892:	2b00      	cmp	r3, #0
 8007894:	d102      	bne.n	800789c <USB_EPStartXfer+0x118>
 8007896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007898:	3b01      	subs	r3, #1
 800789a:	627b      	str	r3, [r7, #36]	; 0x24
 800789c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800789e:	b29b      	uxth	r3, r3
 80078a0:	029b      	lsls	r3, r3, #10
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	8023      	strh	r3, [r4, #0]
 80078b0:	e013      	b.n	80078da <USB_EPStartXfer+0x156>
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	785b      	ldrb	r3, [r3, #1]
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d10f      	bne.n	80078da <USB_EPStartXfer+0x156>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	441c      	add	r4, r3
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	781b      	ldrb	r3, [r3, #0]
 80078c8:	011b      	lsls	r3, r3, #4
 80078ca:	4423      	add	r3, r4
 80078cc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80078d0:	60fb      	str	r3, [r7, #12]
 80078d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d4:	b29a      	uxth	r2, r3
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	895b      	ldrh	r3, [r3, #10]
 80078de:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80078e0:	e063      	b.n	80079aa <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	785b      	ldrb	r3, [r3, #1]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d148      	bne.n	800797c <USB_EPStartXfer+0x1f8>
 80078ea:	687c      	ldr	r4, [r7, #4]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	441c      	add	r4, r3
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	011b      	lsls	r3, r3, #4
 80078fc:	4423      	add	r3, r4
 80078fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007902:	461c      	mov	r4, r3
 8007904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007906:	2b00      	cmp	r3, #0
 8007908:	d10e      	bne.n	8007928 <USB_EPStartXfer+0x1a4>
 800790a:	8823      	ldrh	r3, [r4, #0]
 800790c:	b29b      	uxth	r3, r3
 800790e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007912:	b29b      	uxth	r3, r3
 8007914:	8023      	strh	r3, [r4, #0]
 8007916:	8823      	ldrh	r3, [r4, #0]
 8007918:	b29b      	uxth	r3, r3
 800791a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800791e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007922:	b29b      	uxth	r3, r3
 8007924:	8023      	strh	r3, [r4, #0]
 8007926:	e03d      	b.n	80079a4 <USB_EPStartXfer+0x220>
 8007928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800792a:	2b3e      	cmp	r3, #62	; 0x3e
 800792c:	d810      	bhi.n	8007950 <USB_EPStartXfer+0x1cc>
 800792e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007930:	085b      	lsrs	r3, r3, #1
 8007932:	623b      	str	r3, [r7, #32]
 8007934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007936:	f003 0301 	and.w	r3, r3, #1
 800793a:	2b00      	cmp	r3, #0
 800793c:	d002      	beq.n	8007944 <USB_EPStartXfer+0x1c0>
 800793e:	6a3b      	ldr	r3, [r7, #32]
 8007940:	3301      	adds	r3, #1
 8007942:	623b      	str	r3, [r7, #32]
 8007944:	6a3b      	ldr	r3, [r7, #32]
 8007946:	b29b      	uxth	r3, r3
 8007948:	029b      	lsls	r3, r3, #10
 800794a:	b29b      	uxth	r3, r3
 800794c:	8023      	strh	r3, [r4, #0]
 800794e:	e029      	b.n	80079a4 <USB_EPStartXfer+0x220>
 8007950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007952:	095b      	lsrs	r3, r3, #5
 8007954:	623b      	str	r3, [r7, #32]
 8007956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007958:	f003 031f 	and.w	r3, r3, #31
 800795c:	2b00      	cmp	r3, #0
 800795e:	d102      	bne.n	8007966 <USB_EPStartXfer+0x1e2>
 8007960:	6a3b      	ldr	r3, [r7, #32]
 8007962:	3b01      	subs	r3, #1
 8007964:	623b      	str	r3, [r7, #32]
 8007966:	6a3b      	ldr	r3, [r7, #32]
 8007968:	b29b      	uxth	r3, r3
 800796a:	029b      	lsls	r3, r3, #10
 800796c:	b29b      	uxth	r3, r3
 800796e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007972:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007976:	b29b      	uxth	r3, r3
 8007978:	8023      	strh	r3, [r4, #0]
 800797a:	e013      	b.n	80079a4 <USB_EPStartXfer+0x220>
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	785b      	ldrb	r3, [r3, #1]
 8007980:	2b01      	cmp	r3, #1
 8007982:	d10f      	bne.n	80079a4 <USB_EPStartXfer+0x220>
 8007984:	687c      	ldr	r4, [r7, #4]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800798c:	b29b      	uxth	r3, r3
 800798e:	441c      	add	r4, r3
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	011b      	lsls	r3, r3, #4
 8007996:	4423      	add	r3, r4
 8007998:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800799c:	461c      	mov	r4, r3
 800799e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	891b      	ldrh	r3, [r3, #8]
 80079a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	6959      	ldr	r1, [r3, #20]
 80079ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 fab4 	bl	8007f22 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	785b      	ldrb	r3, [r3, #1]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d115      	bne.n	80079ee <USB_EPStartXfer+0x26a>
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	4413      	add	r3, r2
 80079cc:	881b      	ldrh	r3, [r3, #0]
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079d8:	b29c      	uxth	r4, r3
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	009b      	lsls	r3, r3, #2
 80079e2:	441a      	add	r2, r3
 80079e4:	4b9a      	ldr	r3, [pc, #616]	; (8007c50 <USB_EPStartXfer+0x4cc>)
 80079e6:	4323      	orrs	r3, r4
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	8013      	strh	r3, [r2, #0]
 80079ec:	e018      	b.n	8007a20 <USB_EPStartXfer+0x29c>
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	785b      	ldrb	r3, [r3, #1]
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d114      	bne.n	8007a20 <USB_EPStartXfer+0x29c>
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	781b      	ldrb	r3, [r3, #0]
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	4413      	add	r3, r2
 8007a00:	881b      	ldrh	r3, [r3, #0]
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a0c:	b29c      	uxth	r4, r3
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	441a      	add	r2, r3
 8007a18:	4b8e      	ldr	r3, [pc, #568]	; (8007c54 <USB_EPStartXfer+0x4d0>)
 8007a1a:	4323      	orrs	r3, r4
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	4413      	add	r3, r2
 8007a2a:	881b      	ldrh	r3, [r3, #0]
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a36:	b29c      	uxth	r4, r3
 8007a38:	f084 0310 	eor.w	r3, r4, #16
 8007a3c:	b29c      	uxth	r4, r3
 8007a3e:	f084 0320 	eor.w	r3, r4, #32
 8007a42:	b29c      	uxth	r4, r3
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	441a      	add	r2, r3
 8007a4e:	4b82      	ldr	r3, [pc, #520]	; (8007c58 <USB_EPStartXfer+0x4d4>)
 8007a50:	4323      	orrs	r3, r4
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	8013      	strh	r3, [r2, #0]
 8007a56:	e146      	b.n	8007ce6 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	699a      	ldr	r2, [r3, #24]
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	691b      	ldr	r3, [r3, #16]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d909      	bls.n	8007a78 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	699a      	ldr	r2, [r3, #24]
 8007a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a70:	1ad2      	subs	r2, r2, r3
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	619a      	str	r2, [r3, #24]
 8007a76:	e005      	b.n	8007a84 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	699b      	ldr	r3, [r3, #24]
 8007a7c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	2200      	movs	r2, #0
 8007a82:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	7b1b      	ldrb	r3, [r3, #12]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d148      	bne.n	8007b1e <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007a8c:	687c      	ldr	r4, [r7, #4]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	441c      	add	r4, r3
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	011b      	lsls	r3, r3, #4
 8007a9e:	4423      	add	r3, r4
 8007aa0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007aa4:	461c      	mov	r4, r3
 8007aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d10e      	bne.n	8007aca <USB_EPStartXfer+0x346>
 8007aac:	8823      	ldrh	r3, [r4, #0]
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	8023      	strh	r3, [r4, #0]
 8007ab8:	8823      	ldrh	r3, [r4, #0]
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ac0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	8023      	strh	r3, [r4, #0]
 8007ac8:	e0f2      	b.n	8007cb0 <USB_EPStartXfer+0x52c>
 8007aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007acc:	2b3e      	cmp	r3, #62	; 0x3e
 8007ace:	d810      	bhi.n	8007af2 <USB_EPStartXfer+0x36e>
 8007ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ad2:	085b      	lsrs	r3, r3, #1
 8007ad4:	61fb      	str	r3, [r7, #28]
 8007ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ad8:	f003 0301 	and.w	r3, r3, #1
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d002      	beq.n	8007ae6 <USB_EPStartXfer+0x362>
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	3301      	adds	r3, #1
 8007ae4:	61fb      	str	r3, [r7, #28]
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	b29b      	uxth	r3, r3
 8007aea:	029b      	lsls	r3, r3, #10
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	8023      	strh	r3, [r4, #0]
 8007af0:	e0de      	b.n	8007cb0 <USB_EPStartXfer+0x52c>
 8007af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007af4:	095b      	lsrs	r3, r3, #5
 8007af6:	61fb      	str	r3, [r7, #28]
 8007af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007afa:	f003 031f 	and.w	r3, r3, #31
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d102      	bne.n	8007b08 <USB_EPStartXfer+0x384>
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	3b01      	subs	r3, #1
 8007b06:	61fb      	str	r3, [r7, #28]
 8007b08:	69fb      	ldr	r3, [r7, #28]
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	029b      	lsls	r3, r3, #10
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	8023      	strh	r3, [r4, #0]
 8007b1c:	e0c8      	b.n	8007cb0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	785b      	ldrb	r3, [r3, #1]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d148      	bne.n	8007bb8 <USB_EPStartXfer+0x434>
 8007b26:	687c      	ldr	r4, [r7, #4]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	441c      	add	r4, r3
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	011b      	lsls	r3, r3, #4
 8007b38:	4423      	add	r3, r4
 8007b3a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007b3e:	461c      	mov	r4, r3
 8007b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d10e      	bne.n	8007b64 <USB_EPStartXfer+0x3e0>
 8007b46:	8823      	ldrh	r3, [r4, #0]
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	8023      	strh	r3, [r4, #0]
 8007b52:	8823      	ldrh	r3, [r4, #0]
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	8023      	strh	r3, [r4, #0]
 8007b62:	e03d      	b.n	8007be0 <USB_EPStartXfer+0x45c>
 8007b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b66:	2b3e      	cmp	r3, #62	; 0x3e
 8007b68:	d810      	bhi.n	8007b8c <USB_EPStartXfer+0x408>
 8007b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b6c:	085b      	lsrs	r3, r3, #1
 8007b6e:	61bb      	str	r3, [r7, #24]
 8007b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b72:	f003 0301 	and.w	r3, r3, #1
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d002      	beq.n	8007b80 <USB_EPStartXfer+0x3fc>
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	61bb      	str	r3, [r7, #24]
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	029b      	lsls	r3, r3, #10
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	8023      	strh	r3, [r4, #0]
 8007b8a:	e029      	b.n	8007be0 <USB_EPStartXfer+0x45c>
 8007b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b8e:	095b      	lsrs	r3, r3, #5
 8007b90:	61bb      	str	r3, [r7, #24]
 8007b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b94:	f003 031f 	and.w	r3, r3, #31
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d102      	bne.n	8007ba2 <USB_EPStartXfer+0x41e>
 8007b9c:	69bb      	ldr	r3, [r7, #24]
 8007b9e:	3b01      	subs	r3, #1
 8007ba0:	61bb      	str	r3, [r7, #24]
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	029b      	lsls	r3, r3, #10
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bb2:	b29b      	uxth	r3, r3
 8007bb4:	8023      	strh	r3, [r4, #0]
 8007bb6:	e013      	b.n	8007be0 <USB_EPStartXfer+0x45c>
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	785b      	ldrb	r3, [r3, #1]
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d10f      	bne.n	8007be0 <USB_EPStartXfer+0x45c>
 8007bc0:	687c      	ldr	r4, [r7, #4]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	441c      	add	r4, r3
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	011b      	lsls	r3, r3, #4
 8007bd2:	4423      	add	r3, r4
 8007bd4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007bd8:	461c      	mov	r4, r3
 8007bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	8023      	strh	r3, [r4, #0]
 8007be0:	687c      	ldr	r4, [r7, #4]
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	785b      	ldrb	r3, [r3, #1]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d14e      	bne.n	8007c88 <USB_EPStartXfer+0x504>
 8007bea:	687c      	ldr	r4, [r7, #4]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	441c      	add	r4, r3
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	781b      	ldrb	r3, [r3, #0]
 8007bfa:	011b      	lsls	r3, r3, #4
 8007bfc:	4423      	add	r3, r4
 8007bfe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007c02:	461c      	mov	r4, r3
 8007c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10e      	bne.n	8007c28 <USB_EPStartXfer+0x4a4>
 8007c0a:	8823      	ldrh	r3, [r4, #0]
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	8023      	strh	r3, [r4, #0]
 8007c16:	8823      	ldrh	r3, [r4, #0]
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	8023      	strh	r3, [r4, #0]
 8007c26:	e043      	b.n	8007cb0 <USB_EPStartXfer+0x52c>
 8007c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c2a:	2b3e      	cmp	r3, #62	; 0x3e
 8007c2c:	d816      	bhi.n	8007c5c <USB_EPStartXfer+0x4d8>
 8007c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c30:	085b      	lsrs	r3, r3, #1
 8007c32:	617b      	str	r3, [r7, #20]
 8007c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c36:	f003 0301 	and.w	r3, r3, #1
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d002      	beq.n	8007c44 <USB_EPStartXfer+0x4c0>
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	3301      	adds	r3, #1
 8007c42:	617b      	str	r3, [r7, #20]
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	029b      	lsls	r3, r3, #10
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	8023      	strh	r3, [r4, #0]
 8007c4e:	e02f      	b.n	8007cb0 <USB_EPStartXfer+0x52c>
 8007c50:	ffff80c0 	.word	0xffff80c0
 8007c54:	ffffc080 	.word	0xffffc080
 8007c58:	ffff8080 	.word	0xffff8080
 8007c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c5e:	095b      	lsrs	r3, r3, #5
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c64:	f003 031f 	and.w	r3, r3, #31
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d102      	bne.n	8007c72 <USB_EPStartXfer+0x4ee>
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	3b01      	subs	r3, #1
 8007c70:	617b      	str	r3, [r7, #20]
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	029b      	lsls	r3, r3, #10
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	8023      	strh	r3, [r4, #0]
 8007c86:	e013      	b.n	8007cb0 <USB_EPStartXfer+0x52c>
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	785b      	ldrb	r3, [r3, #1]
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d10f      	bne.n	8007cb0 <USB_EPStartXfer+0x52c>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	441c      	add	r4, r3
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	781b      	ldrb	r3, [r3, #0]
 8007c9e:	011b      	lsls	r3, r3, #4
 8007ca0:	4423      	add	r3, r4
 8007ca2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007ca6:	613b      	str	r3, [r7, #16]
 8007ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007caa:	b29a      	uxth	r2, r3
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007cb0:	687a      	ldr	r2, [r7, #4]
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	009b      	lsls	r3, r3, #2
 8007cb8:	4413      	add	r3, r2
 8007cba:	881b      	ldrh	r3, [r3, #0]
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cc6:	b29c      	uxth	r4, r3
 8007cc8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007ccc:	b29c      	uxth	r4, r3
 8007cce:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007cd2:	b29c      	uxth	r4, r3
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	441a      	add	r2, r3
 8007cde:	4b04      	ldr	r3, [pc, #16]	; (8007cf0 <USB_EPStartXfer+0x56c>)
 8007ce0:	4323      	orrs	r3, r4
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3734      	adds	r7, #52	; 0x34
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd90      	pop	{r4, r7, pc}
 8007cf0:	ffff8080 	.word	0xffff8080

08007cf4 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007cf4:	b490      	push	{r4, r7}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	785b      	ldrb	r3, [r3, #1]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d018      	beq.n	8007d38 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4413      	add	r3, r2
 8007d10:	881b      	ldrh	r3, [r3, #0]
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d1c:	b29c      	uxth	r4, r3
 8007d1e:	f084 0310 	eor.w	r3, r4, #16
 8007d22:	b29c      	uxth	r4, r3
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	441a      	add	r2, r3
 8007d2e:	4b11      	ldr	r3, [pc, #68]	; (8007d74 <USB_EPSetStall+0x80>)
 8007d30:	4323      	orrs	r3, r4
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	8013      	strh	r3, [r2, #0]
 8007d36:	e017      	b.n	8007d68 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	781b      	ldrb	r3, [r3, #0]
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	4413      	add	r3, r2
 8007d42:	881b      	ldrh	r3, [r3, #0]
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d4e:	b29c      	uxth	r4, r3
 8007d50:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007d54:	b29c      	uxth	r4, r3
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	441a      	add	r2, r3
 8007d60:	4b04      	ldr	r3, [pc, #16]	; (8007d74 <USB_EPSetStall+0x80>)
 8007d62:	4323      	orrs	r3, r4
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3708      	adds	r7, #8
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bc90      	pop	{r4, r7}
 8007d72:	4770      	bx	lr
 8007d74:	ffff8080 	.word	0xffff8080

08007d78 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007d78:	b490      	push	{r4, r7}
 8007d7a:	b082      	sub	sp, #8
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	7b1b      	ldrb	r3, [r3, #12]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d17d      	bne.n	8007e86 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	785b      	ldrb	r3, [r3, #1]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d03d      	beq.n	8007e0e <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	781b      	ldrb	r3, [r3, #0]
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	4413      	add	r3, r2
 8007d9c:	881b      	ldrh	r3, [r3, #0]
 8007d9e:	b29c      	uxth	r4, r3
 8007da0:	4623      	mov	r3, r4
 8007da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d014      	beq.n	8007dd4 <USB_EPClearStall+0x5c>
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	009b      	lsls	r3, r3, #2
 8007db2:	4413      	add	r3, r2
 8007db4:	881b      	ldrh	r3, [r3, #0]
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dc0:	b29c      	uxth	r4, r3
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	781b      	ldrb	r3, [r3, #0]
 8007dc8:	009b      	lsls	r3, r3, #2
 8007dca:	441a      	add	r2, r3
 8007dcc:	4b31      	ldr	r3, [pc, #196]	; (8007e94 <USB_EPClearStall+0x11c>)
 8007dce:	4323      	orrs	r3, r4
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	78db      	ldrb	r3, [r3, #3]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d054      	beq.n	8007e86 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	4413      	add	r3, r2
 8007de6:	881b      	ldrh	r3, [r3, #0]
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007df2:	b29c      	uxth	r4, r3
 8007df4:	f084 0320 	eor.w	r3, r4, #32
 8007df8:	b29c      	uxth	r4, r3
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	441a      	add	r2, r3
 8007e04:	4b24      	ldr	r3, [pc, #144]	; (8007e98 <USB_EPClearStall+0x120>)
 8007e06:	4323      	orrs	r3, r4
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	8013      	strh	r3, [r2, #0]
 8007e0c:	e03b      	b.n	8007e86 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e0e:	687a      	ldr	r2, [r7, #4]
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	4413      	add	r3, r2
 8007e18:	881b      	ldrh	r3, [r3, #0]
 8007e1a:	b29c      	uxth	r4, r3
 8007e1c:	4623      	mov	r3, r4
 8007e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d014      	beq.n	8007e50 <USB_EPClearStall+0xd8>
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	4413      	add	r3, r2
 8007e30:	881b      	ldrh	r3, [r3, #0]
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e3c:	b29c      	uxth	r4, r3
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	781b      	ldrb	r3, [r3, #0]
 8007e44:	009b      	lsls	r3, r3, #2
 8007e46:	441a      	add	r2, r3
 8007e48:	4b14      	ldr	r3, [pc, #80]	; (8007e9c <USB_EPClearStall+0x124>)
 8007e4a:	4323      	orrs	r3, r4
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	781b      	ldrb	r3, [r3, #0]
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	4413      	add	r3, r2
 8007e5a:	881b      	ldrh	r3, [r3, #0]
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e66:	b29c      	uxth	r4, r3
 8007e68:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007e6c:	b29c      	uxth	r4, r3
 8007e6e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007e72:	b29c      	uxth	r4, r3
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	009b      	lsls	r3, r3, #2
 8007e7c:	441a      	add	r2, r3
 8007e7e:	4b06      	ldr	r3, [pc, #24]	; (8007e98 <USB_EPClearStall+0x120>)
 8007e80:	4323      	orrs	r3, r4
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3708      	adds	r7, #8
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bc90      	pop	{r4, r7}
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	ffff80c0 	.word	0xffff80c0
 8007e98:	ffff8080 	.word	0xffff8080
 8007e9c:	ffffc080 	.word	0xffffc080

08007ea0 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
 8007ea8:	460b      	mov	r3, r1
 8007eaa:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007eac:	78fb      	ldrb	r3, [r7, #3]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d103      	bne.n	8007eba <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2280      	movs	r2, #128	; 0x80
 8007eb6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007eba:	2300      	movs	r3, #0
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bc80      	pop	{r7}
 8007ec4:	4770      	bx	lr

08007ec6 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007ec6:	b480      	push	{r7}
 8007ec8:	b083      	sub	sp, #12
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bc80      	pop	{r7}
 8007ed8:	4770      	bx	lr

08007eda <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007eda:	b480      	push	{r7}
 8007edc:	b083      	sub	sp, #12
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	370c      	adds	r7, #12
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bc80      	pop	{r7}
 8007eec:	4770      	bx	lr

08007eee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007eee:	b480      	push	{r7}
 8007ef0:	b085      	sub	sp, #20
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007f00:	68fb      	ldr	r3, [r7, #12]
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3714      	adds	r7, #20
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bc80      	pop	{r7}
 8007f0a:	4770      	bx	lr

08007f0c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bc80      	pop	{r7}
 8007f20:	4770      	bx	lr

08007f22 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007f22:	b480      	push	{r7}
 8007f24:	b08d      	sub	sp, #52	; 0x34
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	60f8      	str	r0, [r7, #12]
 8007f2a:	60b9      	str	r1, [r7, #8]
 8007f2c:	4611      	mov	r1, r2
 8007f2e:	461a      	mov	r2, r3
 8007f30:	460b      	mov	r3, r1
 8007f32:	80fb      	strh	r3, [r7, #6]
 8007f34:	4613      	mov	r3, r2
 8007f36:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007f38:	88bb      	ldrh	r3, [r7, #4]
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	085b      	lsrs	r3, r3, #1
 8007f3e:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007f48:	88fb      	ldrh	r3, [r7, #6]
 8007f4a:	005a      	lsls	r2, r3, #1
 8007f4c:	69fb      	ldr	r3, [r7, #28]
 8007f4e:	4413      	add	r3, r2
 8007f50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007f54:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8007f56:	6a3b      	ldr	r3, [r7, #32]
 8007f58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f5a:	e01e      	b.n	8007f9a <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8007f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8007f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f64:	3301      	adds	r3, #1
 8007f66:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8007f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f6a:	781b      	ldrb	r3, [r3, #0]
 8007f6c:	b29b      	uxth	r3, r3
 8007f6e:	021b      	lsls	r3, r3, #8
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	461a      	mov	r2, r3
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f80:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f84:	3302      	adds	r3, #2
 8007f86:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8007f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f8a:	3302      	adds	r3, #2
 8007f8c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f90:	3301      	adds	r3, #1
 8007f92:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8007f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f96:	3b01      	subs	r3, #1
 8007f98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1dd      	bne.n	8007f5c <USB_WritePMA+0x3a>
  }
}
 8007fa0:	bf00      	nop
 8007fa2:	3734      	adds	r7, #52	; 0x34
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bc80      	pop	{r7}
 8007fa8:	4770      	bx	lr

08007faa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007faa:	b480      	push	{r7}
 8007fac:	b08b      	sub	sp, #44	; 0x2c
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	60f8      	str	r0, [r7, #12]
 8007fb2:	60b9      	str	r1, [r7, #8]
 8007fb4:	4611      	mov	r1, r2
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	460b      	mov	r3, r1
 8007fba:	80fb      	strh	r3, [r7, #6]
 8007fbc:	4613      	mov	r3, r2
 8007fbe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007fc0:	88bb      	ldrh	r3, [r7, #4]
 8007fc2:	085b      	lsrs	r3, r3, #1
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007fd0:	88fb      	ldrh	r3, [r7, #6]
 8007fd2:	005a      	lsls	r2, r3, #1
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	4413      	add	r3, r2
 8007fd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007fdc:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007fde:	69bb      	ldr	r3, [r7, #24]
 8007fe0:	627b      	str	r3, [r7, #36]	; 0x24
 8007fe2:	e01b      	b.n	800801c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	881b      	ldrh	r3, [r3, #0]
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007fec:	6a3b      	ldr	r3, [r7, #32]
 8007fee:	3302      	adds	r3, #2
 8007ff0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	b2da      	uxtb	r2, r3
 8007ff6:	69fb      	ldr	r3, [r7, #28]
 8007ff8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	0a1b      	lsrs	r3, r3, #8
 8008004:	b2da      	uxtb	r2, r3
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	3301      	adds	r3, #1
 800800e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008010:	6a3b      	ldr	r3, [r7, #32]
 8008012:	3302      	adds	r3, #2
 8008014:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008018:	3b01      	subs	r3, #1
 800801a:	627b      	str	r3, [r7, #36]	; 0x24
 800801c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1e0      	bne.n	8007fe4 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008022:	88bb      	ldrh	r3, [r7, #4]
 8008024:	f003 0301 	and.w	r3, r3, #1
 8008028:	b29b      	uxth	r3, r3
 800802a:	2b00      	cmp	r3, #0
 800802c:	d007      	beq.n	800803e <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800802e:	6a3b      	ldr	r3, [r7, #32]
 8008030:	881b      	ldrh	r3, [r3, #0]
 8008032:	b29b      	uxth	r3, r3
 8008034:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	b2da      	uxtb	r2, r3
 800803a:	69fb      	ldr	r3, [r7, #28]
 800803c:	701a      	strb	r2, [r3, #0]
  }
}
 800803e:	bf00      	nop
 8008040:	372c      	adds	r7, #44	; 0x2c
 8008042:	46bd      	mov	sp, r7
 8008044:	bc80      	pop	{r7}
 8008046:	4770      	bx	lr

08008048 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b084      	sub	sp, #16
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	460b      	mov	r3, r1
 8008052:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008054:	2300      	movs	r3, #0
 8008056:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8008058:	2302      	movs	r3, #2
 800805a:	2203      	movs	r2, #3
 800805c:	2181      	movs	r1, #129	; 0x81
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f009 fe03 	bl	8011c6a <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 800806a:	2302      	movs	r3, #2
 800806c:	2203      	movs	r2, #3
 800806e:	2101      	movs	r1, #1
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f009 fdfa 	bl	8011c6a <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2201      	movs	r2, #1
 800807a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 800807e:	2054      	movs	r0, #84	; 0x54
 8008080:	f009 ff00 	bl	8011e84 <USBD_static_malloc>
 8008084:	4602      	mov	r2, r0
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008092:	2b00      	cmp	r3, #0
 8008094:	d102      	bne.n	800809c <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 8008096:	2301      	movs	r3, #1
 8008098:	73fb      	strb	r3, [r7, #15]
 800809a:	e012      	b.n	80080c2 <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080a2:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 80080b6:	68ba      	ldr	r2, [r7, #8]
 80080b8:	2340      	movs	r3, #64	; 0x40
 80080ba:	2101      	movs	r1, #1
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f009 febe 	bl	8011e3e <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 80080c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b082      	sub	sp, #8
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	460b      	mov	r3, r1
 80080d6:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 80080d8:	2181      	movs	r1, #129	; 0x81
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f009 fdeb 	bl	8011cb6 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 80080e6:	2101      	movs	r1, #1
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f009 fde4 	bl	8011cb6 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00e      	beq.n	800811e <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008110:	4618      	mov	r0, r3
 8008112:	f009 fec3 	bl	8011e9c <USBD_static_free>
    pdev->pClassData = NULL;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 800811e:	2300      	movs	r3, #0
}
 8008120:	4618      	mov	r0, r3
 8008122:	3708      	adds	r7, #8
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b088      	sub	sp, #32
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008138:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800813a:	2300      	movs	r3, #0
 800813c:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 800813e:	2300      	movs	r3, #0
 8008140:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8008142:	2300      	movs	r3, #0
 8008144:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 8008146:	2300      	movs	r3, #0
 8008148:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008152:	2b00      	cmp	r3, #0
 8008154:	d051      	beq.n	80081fa <USBD_CUSTOM_HID_Setup+0xd2>
 8008156:	2b20      	cmp	r3, #32
 8008158:	f040 80d8 	bne.w	800830c <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	785b      	ldrb	r3, [r3, #1]
 8008160:	3b02      	subs	r3, #2
 8008162:	2b09      	cmp	r3, #9
 8008164:	d841      	bhi.n	80081ea <USBD_CUSTOM_HID_Setup+0xc2>
 8008166:	a201      	add	r2, pc, #4	; (adr r2, 800816c <USBD_CUSTOM_HID_Setup+0x44>)
 8008168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816c:	080081c5 	.word	0x080081c5
 8008170:	080081a3 	.word	0x080081a3
 8008174:	080081eb 	.word	0x080081eb
 8008178:	080081eb 	.word	0x080081eb
 800817c:	080081eb 	.word	0x080081eb
 8008180:	080081eb 	.word	0x080081eb
 8008184:	080081eb 	.word	0x080081eb
 8008188:	080081d5 	.word	0x080081d5
 800818c:	080081b3 	.word	0x080081b3
 8008190:	08008195 	.word	0x08008195
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	885b      	ldrh	r3, [r3, #2]
 8008198:	b2db      	uxtb	r3, r3
 800819a:	461a      	mov	r2, r3
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80081a0:	e02a      	b.n	80081f8 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	3340      	adds	r3, #64	; 0x40
 80081a6:	2201      	movs	r2, #1
 80081a8:	4619      	mov	r1, r3
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f001 f992 	bl	80094d4 <USBD_CtlSendData>
          break;
 80081b0:	e022      	b.n	80081f8 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	885b      	ldrh	r3, [r3, #2]
 80081b6:	0a1b      	lsrs	r3, r3, #8
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	461a      	mov	r2, r3
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 80081c2:	e019      	b.n	80081f8 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	3344      	adds	r3, #68	; 0x44
 80081c8:	2201      	movs	r2, #1
 80081ca:	4619      	mov	r1, r3
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f001 f981 	bl	80094d4 <USBD_CtlSendData>
          break;
 80081d2:	e011      	b.n	80081f8 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	2201      	movs	r2, #1
 80081d8:	64da      	str	r2, [r3, #76]	; 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 80081da:	6939      	ldr	r1, [r7, #16]
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	88db      	ldrh	r3, [r3, #6]
 80081e0:	461a      	mov	r2, r3
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f001 f9a4 	bl	8009530 <USBD_CtlPrepareRx>
          break;
 80081e8:	e006      	b.n	80081f8 <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 80081ea:	6839      	ldr	r1, [r7, #0]
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f001 f907 	bl	8009400 <USBD_CtlError>
          ret = USBD_FAIL;
 80081f2:	2302      	movs	r3, #2
 80081f4:	75fb      	strb	r3, [r7, #23]
          break;
 80081f6:	bf00      	nop
      }
      break;
 80081f8:	e08f      	b.n	800831a <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	785b      	ldrb	r3, [r3, #1]
 80081fe:	2b0b      	cmp	r3, #11
 8008200:	d87c      	bhi.n	80082fc <USBD_CUSTOM_HID_Setup+0x1d4>
 8008202:	a201      	add	r2, pc, #4	; (adr r2, 8008208 <USBD_CUSTOM_HID_Setup+0xe0>)
 8008204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008208:	08008239 	.word	0x08008239
 800820c:	080082fd 	.word	0x080082fd
 8008210:	080082fd 	.word	0x080082fd
 8008214:	080082fd 	.word	0x080082fd
 8008218:	080082fd 	.word	0x080082fd
 800821c:	080082fd 	.word	0x080082fd
 8008220:	08008261 	.word	0x08008261
 8008224:	080082fd 	.word	0x080082fd
 8008228:	080082fd 	.word	0x080082fd
 800822c:	080082fd 	.word	0x080082fd
 8008230:	080082af 	.word	0x080082af
 8008234:	080082d7 	.word	0x080082d7
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800823e:	2b03      	cmp	r3, #3
 8008240:	d107      	bne.n	8008252 <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008242:	f107 030e 	add.w	r3, r7, #14
 8008246:	2202      	movs	r2, #2
 8008248:	4619      	mov	r1, r3
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f001 f942 	bl	80094d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008250:	e05b      	b.n	800830a <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8008252:	6839      	ldr	r1, [r7, #0]
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f001 f8d3 	bl	8009400 <USBD_CtlError>
            ret = USBD_FAIL;
 800825a:	2302      	movs	r3, #2
 800825c:	75fb      	strb	r3, [r7, #23]
          break;
 800825e:	e054      	b.n	800830a <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	885b      	ldrh	r3, [r3, #2]
 8008264:	0a1b      	lsrs	r3, r3, #8
 8008266:	b29b      	uxth	r3, r3
 8008268:	2b22      	cmp	r3, #34	; 0x22
 800826a:	d10b      	bne.n	8008284 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	88db      	ldrh	r3, [r3, #6]
 8008270:	2b22      	cmp	r3, #34	; 0x22
 8008272:	bf28      	it	cs
 8008274:	2322      	movcs	r3, #34	; 0x22
 8008276:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	61bb      	str	r3, [r7, #24]
 8008282:	e00d      	b.n	80082a0 <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	885b      	ldrh	r3, [r3, #2]
 8008288:	0a1b      	lsrs	r3, r3, #8
 800828a:	b29b      	uxth	r3, r3
 800828c:	2b21      	cmp	r3, #33	; 0x21
 800828e:	d107      	bne.n	80082a0 <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8008290:	4b24      	ldr	r3, [pc, #144]	; (8008324 <USBD_CUSTOM_HID_Setup+0x1fc>)
 8008292:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	88db      	ldrh	r3, [r3, #6]
 8008298:	2b09      	cmp	r3, #9
 800829a:	bf28      	it	cs
 800829c:	2309      	movcs	r3, #9
 800829e:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 80082a0:	8bfb      	ldrh	r3, [r7, #30]
 80082a2:	461a      	mov	r2, r3
 80082a4:	69b9      	ldr	r1, [r7, #24]
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f001 f914 	bl	80094d4 <USBD_CtlSendData>
          break;
 80082ac:	e02d      	b.n	800830a <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082b4:	2b03      	cmp	r3, #3
 80082b6:	d107      	bne.n	80082c8 <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	3348      	adds	r3, #72	; 0x48
 80082bc:	2201      	movs	r2, #1
 80082be:	4619      	mov	r1, r3
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f001 f907 	bl	80094d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80082c6:	e020      	b.n	800830a <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 80082c8:	6839      	ldr	r1, [r7, #0]
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f001 f898 	bl	8009400 <USBD_CtlError>
            ret = USBD_FAIL;
 80082d0:	2302      	movs	r3, #2
 80082d2:	75fb      	strb	r3, [r7, #23]
          break;
 80082d4:	e019      	b.n	800830a <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082dc:	2b03      	cmp	r3, #3
 80082de:	d106      	bne.n	80082ee <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	885b      	ldrh	r3, [r3, #2]
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	461a      	mov	r2, r3
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80082ec:	e00d      	b.n	800830a <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 80082ee:	6839      	ldr	r1, [r7, #0]
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f001 f885 	bl	8009400 <USBD_CtlError>
            ret = USBD_FAIL;
 80082f6:	2302      	movs	r3, #2
 80082f8:	75fb      	strb	r3, [r7, #23]
          break;
 80082fa:	e006      	b.n	800830a <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 80082fc:	6839      	ldr	r1, [r7, #0]
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f001 f87e 	bl	8009400 <USBD_CtlError>
          ret = USBD_FAIL;
 8008304:	2302      	movs	r3, #2
 8008306:	75fb      	strb	r3, [r7, #23]
          break;
 8008308:	bf00      	nop
      }
      break;
 800830a:	e006      	b.n	800831a <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 800830c:	6839      	ldr	r1, [r7, #0]
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f001 f876 	bl	8009400 <USBD_CtlError>
      ret = USBD_FAIL;
 8008314:	2302      	movs	r3, #2
 8008316:	75fb      	strb	r3, [r7, #23]
      break;
 8008318:	bf00      	nop
  }
  return ret;
 800831a:	7dfb      	ldrb	r3, [r7, #23]
}
 800831c:	4618      	mov	r0, r3
 800831e:	3720      	adds	r7, #32
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}
 8008324:	200000c8 	.word	0x200000c8

08008328 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b086      	sub	sp, #24
 800832c:	af00      	add	r7, sp, #0
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	4613      	mov	r3, r2
 8008334:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800833c:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008344:	2b03      	cmp	r3, #3
 8008346:	d111      	bne.n	800836c <USBD_CUSTOM_HID_SendReport+0x44>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800834e:	2b00      	cmp	r3, #0
 8008350:	d10a      	bne.n	8008368 <USBD_CUSTOM_HID_SendReport+0x40>
    {
      hhid->state = CUSTOM_HID_BUSY;
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	2201      	movs	r2, #1
 8008356:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 800835a:	88fb      	ldrh	r3, [r7, #6]
 800835c:	68ba      	ldr	r2, [r7, #8]
 800835e:	2181      	movs	r1, #129	; 0x81
 8008360:	68f8      	ldr	r0, [r7, #12]
 8008362:	f009 fd49 	bl	8011df8 <USBD_LL_Transmit>
 8008366:	e001      	b.n	800836c <USBD_CUSTOM_HID_SendReport+0x44>
    }
    else
    {
      return USBD_BUSY;
 8008368:	2301      	movs	r3, #1
 800836a:	e000      	b.n	800836e <USBD_CUSTOM_HID_SendReport+0x46>
    }
  }
  return USBD_OK;
 800836c:	2300      	movs	r3, #0
}
 800836e:	4618      	mov	r0, r3
 8008370:	3718      	adds	r7, #24
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
	...

08008378 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 8008378:	b480      	push	{r7}
 800837a:	b083      	sub	sp, #12
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2229      	movs	r2, #41	; 0x29
 8008384:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 8008386:	4b03      	ldr	r3, [pc, #12]	; (8008394 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 8008388:	4618      	mov	r0, r3
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	bc80      	pop	{r7}
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop
 8008394:	20000044 	.word	0x20000044

08008398 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 8008398:	b480      	push	{r7}
 800839a:	b083      	sub	sp, #12
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2229      	movs	r2, #41	; 0x29
 80083a4:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 80083a6:	4b03      	ldr	r3, [pc, #12]	; (80083b4 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bc80      	pop	{r7}
 80083b0:	4770      	bx	lr
 80083b2:	bf00      	nop
 80083b4:	20000070 	.word	0x20000070

080083b8 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b083      	sub	sp, #12
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2229      	movs	r2, #41	; 0x29
 80083c4:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 80083c6:	4b03      	ldr	r3, [pc, #12]	; (80083d4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	370c      	adds	r7, #12
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bc80      	pop	{r7}
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop
 80083d4:	2000009c 	.word	0x2000009c

080083d8 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	460b      	mov	r3, r1
 80083e2:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083ea:	2200      	movs	r2, #0
 80083ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return USBD_OK;
 80083f0:	2300      	movs	r3, #0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	370c      	adds	r7, #12
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bc80      	pop	{r7}
 80083fa:	4770      	bx	lr

080083fc <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b084      	sub	sp, #16
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	460b      	mov	r3, r1
 8008406:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800840e:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	68fa      	ldr	r2, [r7, #12]
 800841a:	7810      	ldrb	r0, [r2, #0]
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	7852      	ldrb	r2, [r2, #1]
 8008420:	4611      	mov	r1, r2
 8008422:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8008424:	68fa      	ldr	r2, [r7, #12]
 8008426:	2340      	movs	r3, #64	; 0x40
 8008428:	2101      	movs	r1, #1
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f009 fd07 	bl	8011e3e <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	3710      	adds	r7, #16
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}

0800843a <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800843a:	b580      	push	{r7, lr}
 800843c:	b084      	sub	sp, #16
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008448:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800844e:	2b01      	cmp	r3, #1
 8008450:	d10c      	bne.n	800846c <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008458:	68db      	ldr	r3, [r3, #12]
 800845a:	68fa      	ldr	r2, [r7, #12]
 800845c:	7810      	ldrb	r0, [r2, #0]
 800845e:	68fa      	ldr	r2, [r7, #12]
 8008460:	7852      	ldrb	r2, [r2, #1]
 8008462:	4611      	mov	r1, r2
 8008464:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2200      	movs	r2, #0
 800846a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return USBD_OK;
 800846c:	2300      	movs	r3, #0
}
 800846e:	4618      	mov	r0, r3
 8008470:	3710      	adds	r7, #16
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
	...

08008478 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8008478:	b480      	push	{r7}
 800847a:	b083      	sub	sp, #12
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	220a      	movs	r2, #10
 8008484:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 8008486:	4b03      	ldr	r3, [pc, #12]	; (8008494 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 8008488:	4618      	mov	r0, r3
 800848a:	370c      	adds	r7, #12
 800848c:	46bd      	mov	sp, r7
 800848e:	bc80      	pop	{r7}
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	200000d4 	.word	0x200000d4

08008498 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 8008498:	b480      	push	{r7}
 800849a:	b085      	sub	sp, #20
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80084a2:	2302      	movs	r3, #2
 80084a4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d005      	beq.n	80084b8 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	683a      	ldr	r2, [r7, #0]
 80084b0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80084b4:	2300      	movs	r3, #0
 80084b6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80084b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3714      	adds	r7, #20
 80084be:	46bd      	mov	sp, r7
 80084c0:	bc80      	pop	{r7}
 80084c2:	4770      	bx	lr

080084c4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	4613      	mov	r3, r2
 80084d0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d101      	bne.n	80084dc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80084d8:	2302      	movs	r3, #2
 80084da:	e01a      	b.n	8008512 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d003      	beq.n	80084ee <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d003      	beq.n	80084fc <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	68ba      	ldr	r2, [r7, #8]
 80084f8:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	79fa      	ldrb	r2, [r7, #7]
 8008508:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800850a:	68f8      	ldr	r0, [r7, #12]
 800850c:	f009 fb42 	bl	8011b94 <USBD_LL_Init>

  return USBD_OK;
 8008510:	2300      	movs	r3, #0
}
 8008512:	4618      	mov	r0, r3
 8008514:	3710      	adds	r7, #16
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800851a:	b480      	push	{r7}
 800851c:	b085      	sub	sp, #20
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
 8008522:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008524:	2300      	movs	r3, #0
 8008526:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d006      	beq.n	800853c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	683a      	ldr	r2, [r7, #0]
 8008532:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008536:	2300      	movs	r3, #0
 8008538:	73fb      	strb	r3, [r7, #15]
 800853a:	e001      	b.n	8008540 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800853c:	2302      	movs	r3, #2
 800853e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008540:	7bfb      	ldrb	r3, [r7, #15]
}
 8008542:	4618      	mov	r0, r3
 8008544:	3714      	adds	r7, #20
 8008546:	46bd      	mov	sp, r7
 8008548:	bc80      	pop	{r7}
 800854a:	4770      	bx	lr

0800854c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f009 fb6d 	bl	8011c34 <USBD_LL_Start>

  return USBD_OK;
 800855a:	2300      	movs	r3, #0
}
 800855c:	4618      	mov	r0, r3
 800855e:	3708      	adds	r7, #8
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	370c      	adds	r7, #12
 8008572:	46bd      	mov	sp, r7
 8008574:	bc80      	pop	{r7}
 8008576:	4770      	bx	lr

08008578 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	460b      	mov	r3, r1
 8008582:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008584:	2302      	movs	r3, #2
 8008586:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800858e:	2b00      	cmp	r3, #0
 8008590:	d00c      	beq.n	80085ac <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	78fa      	ldrb	r2, [r7, #3]
 800859c:	4611      	mov	r1, r2
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	4798      	blx	r3
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d101      	bne.n	80085ac <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80085a8:	2300      	movs	r3, #0
 80085aa:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80085ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3710      	adds	r7, #16
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b082      	sub	sp, #8
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	460b      	mov	r3, r1
 80085c0:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	78fa      	ldrb	r2, [r7, #3]
 80085cc:	4611      	mov	r1, r2
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	4798      	blx	r3

  return USBD_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3708      	adds	r7, #8
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80085ec:	6839      	ldr	r1, [r7, #0]
 80085ee:	4618      	mov	r0, r3
 80085f0:	f000 feca 	bl	8009388 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008602:	461a      	mov	r2, r3
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008610:	f003 031f 	and.w	r3, r3, #31
 8008614:	2b01      	cmp	r3, #1
 8008616:	d00c      	beq.n	8008632 <USBD_LL_SetupStage+0x56>
 8008618:	2b01      	cmp	r3, #1
 800861a:	d302      	bcc.n	8008622 <USBD_LL_SetupStage+0x46>
 800861c:	2b02      	cmp	r3, #2
 800861e:	d010      	beq.n	8008642 <USBD_LL_SetupStage+0x66>
 8008620:	e017      	b.n	8008652 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008628:	4619      	mov	r1, r3
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 f9ca 	bl	80089c4 <USBD_StdDevReq>
      break;
 8008630:	e01a      	b.n	8008668 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008638:	4619      	mov	r1, r3
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 fa2c 	bl	8008a98 <USBD_StdItfReq>
      break;
 8008640:	e012      	b.n	8008668 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008648:	4619      	mov	r1, r3
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 fa6a 	bl	8008b24 <USBD_StdEPReq>
      break;
 8008650:	e00a      	b.n	8008668 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008658:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800865c:	b2db      	uxtb	r3, r3
 800865e:	4619      	mov	r1, r3
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f009 fb47 	bl	8011cf4 <USBD_LL_StallEP>
      break;
 8008666:	bf00      	nop
  }

  return USBD_OK;
 8008668:	2300      	movs	r3, #0
}
 800866a:	4618      	mov	r0, r3
 800866c:	3708      	adds	r7, #8
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}

08008672 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008672:	b580      	push	{r7, lr}
 8008674:	b086      	sub	sp, #24
 8008676:	af00      	add	r7, sp, #0
 8008678:	60f8      	str	r0, [r7, #12]
 800867a:	460b      	mov	r3, r1
 800867c:	607a      	str	r2, [r7, #4]
 800867e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008680:	7afb      	ldrb	r3, [r7, #11]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d14b      	bne.n	800871e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800868c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008694:	2b03      	cmp	r3, #3
 8008696:	d134      	bne.n	8008702 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	68da      	ldr	r2, [r3, #12]
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	691b      	ldr	r3, [r3, #16]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d919      	bls.n	80086d8 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	68da      	ldr	r2, [r3, #12]
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	691b      	ldr	r3, [r3, #16]
 80086ac:	1ad2      	subs	r2, r2, r3
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	68da      	ldr	r2, [r3, #12]
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d203      	bcs.n	80086c6 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	e002      	b.n	80086cc <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	461a      	mov	r2, r3
 80086ce:	6879      	ldr	r1, [r7, #4]
 80086d0:	68f8      	ldr	r0, [r7, #12]
 80086d2:	f000 ff4b 	bl	800956c <USBD_CtlContinueRx>
 80086d6:	e038      	b.n	800874a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d00a      	beq.n	80086fa <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80086ea:	2b03      	cmp	r3, #3
 80086ec:	d105      	bne.n	80086fa <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	68f8      	ldr	r0, [r7, #12]
 80086f8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80086fa:	68f8      	ldr	r0, [r7, #12]
 80086fc:	f000 ff48 	bl	8009590 <USBD_CtlSendStatus>
 8008700:	e023      	b.n	800874a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008708:	2b05      	cmp	r3, #5
 800870a:	d11e      	bne.n	800874a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2200      	movs	r2, #0
 8008710:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008714:	2100      	movs	r1, #0
 8008716:	68f8      	ldr	r0, [r7, #12]
 8008718:	f009 faec 	bl	8011cf4 <USBD_LL_StallEP>
 800871c:	e015      	b.n	800874a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008724:	699b      	ldr	r3, [r3, #24]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d00d      	beq.n	8008746 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008730:	2b03      	cmp	r3, #3
 8008732:	d108      	bne.n	8008746 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800873a:	699b      	ldr	r3, [r3, #24]
 800873c:	7afa      	ldrb	r2, [r7, #11]
 800873e:	4611      	mov	r1, r2
 8008740:	68f8      	ldr	r0, [r7, #12]
 8008742:	4798      	blx	r3
 8008744:	e001      	b.n	800874a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008746:	2302      	movs	r3, #2
 8008748:	e000      	b.n	800874c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3718      	adds	r7, #24
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b086      	sub	sp, #24
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	460b      	mov	r3, r1
 800875e:	607a      	str	r2, [r7, #4]
 8008760:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008762:	7afb      	ldrb	r3, [r7, #11]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d17f      	bne.n	8008868 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	3314      	adds	r3, #20
 800876c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008774:	2b02      	cmp	r3, #2
 8008776:	d15c      	bne.n	8008832 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	68da      	ldr	r2, [r3, #12]
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	691b      	ldr	r3, [r3, #16]
 8008780:	429a      	cmp	r2, r3
 8008782:	d915      	bls.n	80087b0 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	68da      	ldr	r2, [r3, #12]
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	691b      	ldr	r3, [r3, #16]
 800878c:	1ad2      	subs	r2, r2, r3
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	68db      	ldr	r3, [r3, #12]
 8008796:	b29b      	uxth	r3, r3
 8008798:	461a      	mov	r2, r3
 800879a:	6879      	ldr	r1, [r7, #4]
 800879c:	68f8      	ldr	r0, [r7, #12]
 800879e:	f000 feb5 	bl	800950c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80087a2:	2300      	movs	r3, #0
 80087a4:	2200      	movs	r2, #0
 80087a6:	2100      	movs	r1, #0
 80087a8:	68f8      	ldr	r0, [r7, #12]
 80087aa:	f009 fb48 	bl	8011e3e <USBD_LL_PrepareReceive>
 80087ae:	e04e      	b.n	800884e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	697a      	ldr	r2, [r7, #20]
 80087b6:	6912      	ldr	r2, [r2, #16]
 80087b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80087bc:	fb02 f201 	mul.w	r2, r2, r1
 80087c0:	1a9b      	subs	r3, r3, r2
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d11c      	bne.n	8008800 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	689a      	ldr	r2, [r3, #8]
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d316      	bcc.n	8008800 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	689a      	ldr	r2, [r3, #8]
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80087dc:	429a      	cmp	r2, r3
 80087de:	d20f      	bcs.n	8008800 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80087e0:	2200      	movs	r2, #0
 80087e2:	2100      	movs	r1, #0
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f000 fe91 	bl	800950c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80087f2:	2300      	movs	r3, #0
 80087f4:	2200      	movs	r2, #0
 80087f6:	2100      	movs	r1, #0
 80087f8:	68f8      	ldr	r0, [r7, #12]
 80087fa:	f009 fb20 	bl	8011e3e <USBD_LL_PrepareReceive>
 80087fe:	e026      	b.n	800884e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00a      	beq.n	8008822 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008812:	2b03      	cmp	r3, #3
 8008814:	d105      	bne.n	8008822 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800881c:	68db      	ldr	r3, [r3, #12]
 800881e:	68f8      	ldr	r0, [r7, #12]
 8008820:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008822:	2180      	movs	r1, #128	; 0x80
 8008824:	68f8      	ldr	r0, [r7, #12]
 8008826:	f009 fa65 	bl	8011cf4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800882a:	68f8      	ldr	r0, [r7, #12]
 800882c:	f000 fec3 	bl	80095b6 <USBD_CtlReceiveStatus>
 8008830:	e00d      	b.n	800884e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008838:	2b04      	cmp	r3, #4
 800883a:	d004      	beq.n	8008846 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008842:	2b00      	cmp	r3, #0
 8008844:	d103      	bne.n	800884e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008846:	2180      	movs	r1, #128	; 0x80
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	f009 fa53 	bl	8011cf4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008854:	2b01      	cmp	r3, #1
 8008856:	d11d      	bne.n	8008894 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008858:	68f8      	ldr	r0, [r7, #12]
 800885a:	f7ff fe83 	bl	8008564 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008866:	e015      	b.n	8008894 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800886e:	695b      	ldr	r3, [r3, #20]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d00d      	beq.n	8008890 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800887a:	2b03      	cmp	r3, #3
 800887c:	d108      	bne.n	8008890 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008884:	695b      	ldr	r3, [r3, #20]
 8008886:	7afa      	ldrb	r2, [r7, #11]
 8008888:	4611      	mov	r1, r2
 800888a:	68f8      	ldr	r0, [r7, #12]
 800888c:	4798      	blx	r3
 800888e:	e001      	b.n	8008894 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008890:	2302      	movs	r3, #2
 8008892:	e000      	b.n	8008896 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008894:	2300      	movs	r3, #0
}
 8008896:	4618      	mov	r0, r3
 8008898:	3718      	adds	r7, #24
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}

0800889e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800889e:	b580      	push	{r7, lr}
 80088a0:	b082      	sub	sp, #8
 80088a2:	af00      	add	r7, sp, #0
 80088a4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80088a6:	2340      	movs	r3, #64	; 0x40
 80088a8:	2200      	movs	r2, #0
 80088aa:	2100      	movs	r1, #0
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f009 f9dc 	bl	8011c6a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2201      	movs	r2, #1
 80088b6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2240      	movs	r2, #64	; 0x40
 80088be:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80088c2:	2340      	movs	r3, #64	; 0x40
 80088c4:	2200      	movs	r2, #0
 80088c6:	2180      	movs	r1, #128	; 0x80
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f009 f9ce 	bl	8011c6a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2201      	movs	r2, #1
 80088d2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2240      	movs	r2, #64	; 0x40
 80088d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2201      	movs	r2, #1
 80088de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d009      	beq.n	8008916 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	6852      	ldr	r2, [r2, #4]
 800890e:	b2d2      	uxtb	r2, r2
 8008910:	4611      	mov	r1, r2
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	4798      	blx	r3
  }

  return USBD_OK;
 8008916:	2300      	movs	r3, #0
}
 8008918:	4618      	mov	r0, r3
 800891a:	3708      	adds	r7, #8
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}

08008920 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	460b      	mov	r3, r1
 800892a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	78fa      	ldrb	r2, [r7, #3]
 8008930:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008932:	2300      	movs	r3, #0
}
 8008934:	4618      	mov	r0, r3
 8008936:	370c      	adds	r7, #12
 8008938:	46bd      	mov	sp, r7
 800893a:	bc80      	pop	{r7}
 800893c:	4770      	bx	lr

0800893e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800893e:	b480      	push	{r7}
 8008940:	b083      	sub	sp, #12
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2204      	movs	r2, #4
 8008956:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800895a:	2300      	movs	r3, #0
}
 800895c:	4618      	mov	r0, r3
 800895e:	370c      	adds	r7, #12
 8008960:	46bd      	mov	sp, r7
 8008962:	bc80      	pop	{r7}
 8008964:	4770      	bx	lr

08008966 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008966:	b480      	push	{r7}
 8008968:	b083      	sub	sp, #12
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008974:	2b04      	cmp	r3, #4
 8008976:	d105      	bne.n	8008984 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008984:	2300      	movs	r3, #0
}
 8008986:	4618      	mov	r0, r3
 8008988:	370c      	adds	r7, #12
 800898a:	46bd      	mov	sp, r7
 800898c:	bc80      	pop	{r7}
 800898e:	4770      	bx	lr

08008990 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b082      	sub	sp, #8
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800899e:	2b03      	cmp	r3, #3
 80089a0:	d10b      	bne.n	80089ba <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089a8:	69db      	ldr	r3, [r3, #28]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d005      	beq.n	80089ba <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089b4:	69db      	ldr	r3, [r3, #28]
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80089ba:	2300      	movs	r3, #0
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3708      	adds	r7, #8
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089ce:	2300      	movs	r3, #0
 80089d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80089da:	2b20      	cmp	r3, #32
 80089dc:	d004      	beq.n	80089e8 <USBD_StdDevReq+0x24>
 80089de:	2b40      	cmp	r3, #64	; 0x40
 80089e0:	d002      	beq.n	80089e8 <USBD_StdDevReq+0x24>
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d008      	beq.n	80089f8 <USBD_StdDevReq+0x34>
 80089e6:	e04c      	b.n	8008a82 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	6839      	ldr	r1, [r7, #0]
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	4798      	blx	r3
      break;
 80089f6:	e049      	b.n	8008a8c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	785b      	ldrb	r3, [r3, #1]
 80089fc:	2b09      	cmp	r3, #9
 80089fe:	d83a      	bhi.n	8008a76 <USBD_StdDevReq+0xb2>
 8008a00:	a201      	add	r2, pc, #4	; (adr r2, 8008a08 <USBD_StdDevReq+0x44>)
 8008a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a06:	bf00      	nop
 8008a08:	08008a59 	.word	0x08008a59
 8008a0c:	08008a6d 	.word	0x08008a6d
 8008a10:	08008a77 	.word	0x08008a77
 8008a14:	08008a63 	.word	0x08008a63
 8008a18:	08008a77 	.word	0x08008a77
 8008a1c:	08008a3b 	.word	0x08008a3b
 8008a20:	08008a31 	.word	0x08008a31
 8008a24:	08008a77 	.word	0x08008a77
 8008a28:	08008a4f 	.word	0x08008a4f
 8008a2c:	08008a45 	.word	0x08008a45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 f9d4 	bl	8008de0 <USBD_GetDescriptor>
          break;
 8008a38:	e022      	b.n	8008a80 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008a3a:	6839      	ldr	r1, [r7, #0]
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 fb37 	bl	80090b0 <USBD_SetAddress>
          break;
 8008a42:	e01d      	b.n	8008a80 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008a44:	6839      	ldr	r1, [r7, #0]
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 fb74 	bl	8009134 <USBD_SetConfig>
          break;
 8008a4c:	e018      	b.n	8008a80 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a4e:	6839      	ldr	r1, [r7, #0]
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 fbfd 	bl	8009250 <USBD_GetConfig>
          break;
 8008a56:	e013      	b.n	8008a80 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a58:	6839      	ldr	r1, [r7, #0]
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fc2c 	bl	80092b8 <USBD_GetStatus>
          break;
 8008a60:	e00e      	b.n	8008a80 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a62:	6839      	ldr	r1, [r7, #0]
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 fc5a 	bl	800931e <USBD_SetFeature>
          break;
 8008a6a:	e009      	b.n	8008a80 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a6c:	6839      	ldr	r1, [r7, #0]
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fc69 	bl	8009346 <USBD_ClrFeature>
          break;
 8008a74:	e004      	b.n	8008a80 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008a76:	6839      	ldr	r1, [r7, #0]
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 fcc1 	bl	8009400 <USBD_CtlError>
          break;
 8008a7e:	bf00      	nop
      }
      break;
 8008a80:	e004      	b.n	8008a8c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008a82:	6839      	ldr	r1, [r7, #0]
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 fcbb 	bl	8009400 <USBD_CtlError>
      break;
 8008a8a:	bf00      	nop
  }

  return ret;
 8008a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3710      	adds	r7, #16
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop

08008a98 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	781b      	ldrb	r3, [r3, #0]
 8008aaa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008aae:	2b20      	cmp	r3, #32
 8008ab0:	d003      	beq.n	8008aba <USBD_StdItfReq+0x22>
 8008ab2:	2b40      	cmp	r3, #64	; 0x40
 8008ab4:	d001      	beq.n	8008aba <USBD_StdItfReq+0x22>
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d12a      	bne.n	8008b10 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ac0:	3b01      	subs	r3, #1
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d81d      	bhi.n	8008b02 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	889b      	ldrh	r3, [r3, #4]
 8008aca:	b2db      	uxtb	r3, r3
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d813      	bhi.n	8008af8 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	6839      	ldr	r1, [r7, #0]
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	4798      	blx	r3
 8008ade:	4603      	mov	r3, r0
 8008ae0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	88db      	ldrh	r3, [r3, #6]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d110      	bne.n	8008b0c <USBD_StdItfReq+0x74>
 8008aea:	7bfb      	ldrb	r3, [r7, #15]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d10d      	bne.n	8008b0c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 fd4d 	bl	8009590 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008af6:	e009      	b.n	8008b0c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8008af8:	6839      	ldr	r1, [r7, #0]
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 fc80 	bl	8009400 <USBD_CtlError>
          break;
 8008b00:	e004      	b.n	8008b0c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8008b02:	6839      	ldr	r1, [r7, #0]
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 fc7b 	bl	8009400 <USBD_CtlError>
          break;
 8008b0a:	e000      	b.n	8008b0e <USBD_StdItfReq+0x76>
          break;
 8008b0c:	bf00      	nop
      }
      break;
 8008b0e:	e004      	b.n	8008b1a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8008b10:	6839      	ldr	r1, [r7, #0]
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 fc74 	bl	8009400 <USBD_CtlError>
      break;
 8008b18:	bf00      	nop
  }

  return USBD_OK;
 8008b1a:	2300      	movs	r3, #0
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3710      	adds	r7, #16
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}

08008b24 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
 8008b2c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	889b      	ldrh	r3, [r3, #4]
 8008b36:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b40:	2b20      	cmp	r3, #32
 8008b42:	d004      	beq.n	8008b4e <USBD_StdEPReq+0x2a>
 8008b44:	2b40      	cmp	r3, #64	; 0x40
 8008b46:	d002      	beq.n	8008b4e <USBD_StdEPReq+0x2a>
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d008      	beq.n	8008b5e <USBD_StdEPReq+0x3a>
 8008b4c:	e13d      	b.n	8008dca <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	6839      	ldr	r1, [r7, #0]
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	4798      	blx	r3
      break;
 8008b5c:	e13a      	b.n	8008dd4 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b66:	2b20      	cmp	r3, #32
 8008b68:	d10a      	bne.n	8008b80 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b70:	689b      	ldr	r3, [r3, #8]
 8008b72:	6839      	ldr	r1, [r7, #0]
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	4798      	blx	r3
 8008b78:	4603      	mov	r3, r0
 8008b7a:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008b7c:	7bfb      	ldrb	r3, [r7, #15]
 8008b7e:	e12a      	b.n	8008dd6 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	785b      	ldrb	r3, [r3, #1]
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d03e      	beq.n	8008c06 <USBD_StdEPReq+0xe2>
 8008b88:	2b03      	cmp	r3, #3
 8008b8a:	d002      	beq.n	8008b92 <USBD_StdEPReq+0x6e>
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d070      	beq.n	8008c72 <USBD_StdEPReq+0x14e>
 8008b90:	e115      	b.n	8008dbe <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b98:	2b02      	cmp	r3, #2
 8008b9a:	d002      	beq.n	8008ba2 <USBD_StdEPReq+0x7e>
 8008b9c:	2b03      	cmp	r3, #3
 8008b9e:	d015      	beq.n	8008bcc <USBD_StdEPReq+0xa8>
 8008ba0:	e02b      	b.n	8008bfa <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ba2:	7bbb      	ldrb	r3, [r7, #14]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d00c      	beq.n	8008bc2 <USBD_StdEPReq+0x9e>
 8008ba8:	7bbb      	ldrb	r3, [r7, #14]
 8008baa:	2b80      	cmp	r3, #128	; 0x80
 8008bac:	d009      	beq.n	8008bc2 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008bae:	7bbb      	ldrb	r3, [r7, #14]
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f009 f89e 	bl	8011cf4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008bb8:	2180      	movs	r1, #128	; 0x80
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f009 f89a 	bl	8011cf4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008bc0:	e020      	b.n	8008c04 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8008bc2:	6839      	ldr	r1, [r7, #0]
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 fc1b 	bl	8009400 <USBD_CtlError>
              break;
 8008bca:	e01b      	b.n	8008c04 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	885b      	ldrh	r3, [r3, #2]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d10e      	bne.n	8008bf2 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8008bd4:	7bbb      	ldrb	r3, [r7, #14]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d00b      	beq.n	8008bf2 <USBD_StdEPReq+0xce>
 8008bda:	7bbb      	ldrb	r3, [r7, #14]
 8008bdc:	2b80      	cmp	r3, #128	; 0x80
 8008bde:	d008      	beq.n	8008bf2 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	88db      	ldrh	r3, [r3, #6]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d104      	bne.n	8008bf2 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008be8:	7bbb      	ldrb	r3, [r7, #14]
 8008bea:	4619      	mov	r1, r3
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f009 f881 	bl	8011cf4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 fccc 	bl	8009590 <USBD_CtlSendStatus>

              break;
 8008bf8:	e004      	b.n	8008c04 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8008bfa:	6839      	ldr	r1, [r7, #0]
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f000 fbff 	bl	8009400 <USBD_CtlError>
              break;
 8008c02:	bf00      	nop
          }
          break;
 8008c04:	e0e0      	b.n	8008dc8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c0c:	2b02      	cmp	r3, #2
 8008c0e:	d002      	beq.n	8008c16 <USBD_StdEPReq+0xf2>
 8008c10:	2b03      	cmp	r3, #3
 8008c12:	d015      	beq.n	8008c40 <USBD_StdEPReq+0x11c>
 8008c14:	e026      	b.n	8008c64 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c16:	7bbb      	ldrb	r3, [r7, #14]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d00c      	beq.n	8008c36 <USBD_StdEPReq+0x112>
 8008c1c:	7bbb      	ldrb	r3, [r7, #14]
 8008c1e:	2b80      	cmp	r3, #128	; 0x80
 8008c20:	d009      	beq.n	8008c36 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008c22:	7bbb      	ldrb	r3, [r7, #14]
 8008c24:	4619      	mov	r1, r3
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f009 f864 	bl	8011cf4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008c2c:	2180      	movs	r1, #128	; 0x80
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f009 f860 	bl	8011cf4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c34:	e01c      	b.n	8008c70 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8008c36:	6839      	ldr	r1, [r7, #0]
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f000 fbe1 	bl	8009400 <USBD_CtlError>
              break;
 8008c3e:	e017      	b.n	8008c70 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	885b      	ldrh	r3, [r3, #2]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d112      	bne.n	8008c6e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008c48:	7bbb      	ldrb	r3, [r7, #14]
 8008c4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d004      	beq.n	8008c5c <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c52:	7bbb      	ldrb	r3, [r7, #14]
 8008c54:	4619      	mov	r1, r3
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f009 f86b 	bl	8011d32 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 fc97 	bl	8009590 <USBD_CtlSendStatus>
              }
              break;
 8008c62:	e004      	b.n	8008c6e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8008c64:	6839      	ldr	r1, [r7, #0]
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 fbca 	bl	8009400 <USBD_CtlError>
              break;
 8008c6c:	e000      	b.n	8008c70 <USBD_StdEPReq+0x14c>
              break;
 8008c6e:	bf00      	nop
          }
          break;
 8008c70:	e0aa      	b.n	8008dc8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c78:	2b02      	cmp	r3, #2
 8008c7a:	d002      	beq.n	8008c82 <USBD_StdEPReq+0x15e>
 8008c7c:	2b03      	cmp	r3, #3
 8008c7e:	d032      	beq.n	8008ce6 <USBD_StdEPReq+0x1c2>
 8008c80:	e097      	b.n	8008db2 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c82:	7bbb      	ldrb	r3, [r7, #14]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d007      	beq.n	8008c98 <USBD_StdEPReq+0x174>
 8008c88:	7bbb      	ldrb	r3, [r7, #14]
 8008c8a:	2b80      	cmp	r3, #128	; 0x80
 8008c8c:	d004      	beq.n	8008c98 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8008c8e:	6839      	ldr	r1, [r7, #0]
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 fbb5 	bl	8009400 <USBD_CtlError>
                break;
 8008c96:	e091      	b.n	8008dbc <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	da0b      	bge.n	8008cb8 <USBD_StdEPReq+0x194>
 8008ca0:	7bbb      	ldrb	r3, [r7, #14]
 8008ca2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	4413      	add	r3, r2
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	3310      	adds	r3, #16
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	3304      	adds	r3, #4
 8008cb6:	e00b      	b.n	8008cd0 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008cb8:	7bbb      	ldrb	r3, [r7, #14]
 8008cba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	4413      	add	r3, r2
 8008cc4:	009b      	lsls	r3, r3, #2
 8008cc6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008cca:	687a      	ldr	r2, [r7, #4]
 8008ccc:	4413      	add	r3, r2
 8008cce:	3304      	adds	r3, #4
 8008cd0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	2202      	movs	r2, #2
 8008cdc:	4619      	mov	r1, r3
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 fbf8 	bl	80094d4 <USBD_CtlSendData>
              break;
 8008ce4:	e06a      	b.n	8008dbc <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008ce6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	da11      	bge.n	8008d12 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008cee:	7bbb      	ldrb	r3, [r7, #14]
 8008cf0:	f003 020f 	and.w	r2, r3, #15
 8008cf4:	6879      	ldr	r1, [r7, #4]
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	4413      	add	r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	440b      	add	r3, r1
 8008d00:	3318      	adds	r3, #24
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d117      	bne.n	8008d38 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008d08:	6839      	ldr	r1, [r7, #0]
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f000 fb78 	bl	8009400 <USBD_CtlError>
                  break;
 8008d10:	e054      	b.n	8008dbc <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008d12:	7bbb      	ldrb	r3, [r7, #14]
 8008d14:	f003 020f 	and.w	r2, r3, #15
 8008d18:	6879      	ldr	r1, [r7, #4]
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	009b      	lsls	r3, r3, #2
 8008d1e:	4413      	add	r3, r2
 8008d20:	009b      	lsls	r3, r3, #2
 8008d22:	440b      	add	r3, r1
 8008d24:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d104      	bne.n	8008d38 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008d2e:	6839      	ldr	r1, [r7, #0]
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f000 fb65 	bl	8009400 <USBD_CtlError>
                  break;
 8008d36:	e041      	b.n	8008dbc <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	da0b      	bge.n	8008d58 <USBD_StdEPReq+0x234>
 8008d40:	7bbb      	ldrb	r3, [r7, #14]
 8008d42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d46:	4613      	mov	r3, r2
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	4413      	add	r3, r2
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	3310      	adds	r3, #16
 8008d50:	687a      	ldr	r2, [r7, #4]
 8008d52:	4413      	add	r3, r2
 8008d54:	3304      	adds	r3, #4
 8008d56:	e00b      	b.n	8008d70 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d58:	7bbb      	ldrb	r3, [r7, #14]
 8008d5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d5e:	4613      	mov	r3, r2
 8008d60:	009b      	lsls	r3, r3, #2
 8008d62:	4413      	add	r3, r2
 8008d64:	009b      	lsls	r3, r3, #2
 8008d66:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	3304      	adds	r3, #4
 8008d70:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008d72:	7bbb      	ldrb	r3, [r7, #14]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d002      	beq.n	8008d7e <USBD_StdEPReq+0x25a>
 8008d78:	7bbb      	ldrb	r3, [r7, #14]
 8008d7a:	2b80      	cmp	r3, #128	; 0x80
 8008d7c:	d103      	bne.n	8008d86 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	2200      	movs	r2, #0
 8008d82:	601a      	str	r2, [r3, #0]
 8008d84:	e00e      	b.n	8008da4 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008d86:	7bbb      	ldrb	r3, [r7, #14]
 8008d88:	4619      	mov	r1, r3
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f008 fff0 	bl	8011d70 <USBD_LL_IsStallEP>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d003      	beq.n	8008d9e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	2201      	movs	r2, #1
 8008d9a:	601a      	str	r2, [r3, #0]
 8008d9c:	e002      	b.n	8008da4 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	2200      	movs	r2, #0
 8008da2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	2202      	movs	r2, #2
 8008da8:	4619      	mov	r1, r3
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 fb92 	bl	80094d4 <USBD_CtlSendData>
              break;
 8008db0:	e004      	b.n	8008dbc <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8008db2:	6839      	ldr	r1, [r7, #0]
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 fb23 	bl	8009400 <USBD_CtlError>
              break;
 8008dba:	bf00      	nop
          }
          break;
 8008dbc:	e004      	b.n	8008dc8 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8008dbe:	6839      	ldr	r1, [r7, #0]
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 fb1d 	bl	8009400 <USBD_CtlError>
          break;
 8008dc6:	bf00      	nop
      }
      break;
 8008dc8:	e004      	b.n	8008dd4 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8008dca:	6839      	ldr	r1, [r7, #0]
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 fb17 	bl	8009400 <USBD_CtlError>
      break;
 8008dd2:	bf00      	nop
  }

  return ret;
 8008dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3710      	adds	r7, #16
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
	...

08008de0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008dea:	2300      	movs	r3, #0
 8008dec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008dee:	2300      	movs	r3, #0
 8008df0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008df2:	2300      	movs	r3, #0
 8008df4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	885b      	ldrh	r3, [r3, #2]
 8008dfa:	0a1b      	lsrs	r3, r3, #8
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	2b06      	cmp	r3, #6
 8008e02:	f200 8128 	bhi.w	8009056 <USBD_GetDescriptor+0x276>
 8008e06:	a201      	add	r2, pc, #4	; (adr r2, 8008e0c <USBD_GetDescriptor+0x2c>)
 8008e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e0c:	08008e29 	.word	0x08008e29
 8008e10:	08008e41 	.word	0x08008e41
 8008e14:	08008e81 	.word	0x08008e81
 8008e18:	08009057 	.word	0x08009057
 8008e1c:	08009057 	.word	0x08009057
 8008e20:	08008ff7 	.word	0x08008ff7
 8008e24:	08009023 	.word	0x08009023
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	687a      	ldr	r2, [r7, #4]
 8008e32:	7c12      	ldrb	r2, [r2, #16]
 8008e34:	f107 0108 	add.w	r1, r7, #8
 8008e38:	4610      	mov	r0, r2
 8008e3a:	4798      	blx	r3
 8008e3c:	60f8      	str	r0, [r7, #12]
      break;
 8008e3e:	e112      	b.n	8009066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	7c1b      	ldrb	r3, [r3, #16]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d10d      	bne.n	8008e64 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e50:	f107 0208 	add.w	r2, r7, #8
 8008e54:	4610      	mov	r0, r2
 8008e56:	4798      	blx	r3
 8008e58:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	2202      	movs	r2, #2
 8008e60:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008e62:	e100      	b.n	8009066 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e6c:	f107 0208 	add.w	r2, r7, #8
 8008e70:	4610      	mov	r0, r2
 8008e72:	4798      	blx	r3
 8008e74:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	2202      	movs	r2, #2
 8008e7c:	701a      	strb	r2, [r3, #0]
      break;
 8008e7e:	e0f2      	b.n	8009066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	885b      	ldrh	r3, [r3, #2]
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	2b05      	cmp	r3, #5
 8008e88:	f200 80ac 	bhi.w	8008fe4 <USBD_GetDescriptor+0x204>
 8008e8c:	a201      	add	r2, pc, #4	; (adr r2, 8008e94 <USBD_GetDescriptor+0xb4>)
 8008e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e92:	bf00      	nop
 8008e94:	08008ead 	.word	0x08008ead
 8008e98:	08008ee1 	.word	0x08008ee1
 8008e9c:	08008f15 	.word	0x08008f15
 8008ea0:	08008f49 	.word	0x08008f49
 8008ea4:	08008f7d 	.word	0x08008f7d
 8008ea8:	08008fb1 	.word	0x08008fb1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d00b      	beq.n	8008ed0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	7c12      	ldrb	r2, [r2, #16]
 8008ec4:	f107 0108 	add.w	r1, r7, #8
 8008ec8:	4610      	mov	r0, r2
 8008eca:	4798      	blx	r3
 8008ecc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ece:	e091      	b.n	8008ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ed0:	6839      	ldr	r1, [r7, #0]
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f000 fa94 	bl	8009400 <USBD_CtlError>
            err++;
 8008ed8:	7afb      	ldrb	r3, [r7, #11]
 8008eda:	3301      	adds	r3, #1
 8008edc:	72fb      	strb	r3, [r7, #11]
          break;
 8008ede:	e089      	b.n	8008ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d00b      	beq.n	8008f04 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	7c12      	ldrb	r2, [r2, #16]
 8008ef8:	f107 0108 	add.w	r1, r7, #8
 8008efc:	4610      	mov	r0, r2
 8008efe:	4798      	blx	r3
 8008f00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f02:	e077      	b.n	8008ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f04:	6839      	ldr	r1, [r7, #0]
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 fa7a 	bl	8009400 <USBD_CtlError>
            err++;
 8008f0c:	7afb      	ldrb	r3, [r7, #11]
 8008f0e:	3301      	adds	r3, #1
 8008f10:	72fb      	strb	r3, [r7, #11]
          break;
 8008f12:	e06f      	b.n	8008ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f1a:	68db      	ldr	r3, [r3, #12]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d00b      	beq.n	8008f38 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	687a      	ldr	r2, [r7, #4]
 8008f2a:	7c12      	ldrb	r2, [r2, #16]
 8008f2c:	f107 0108 	add.w	r1, r7, #8
 8008f30:	4610      	mov	r0, r2
 8008f32:	4798      	blx	r3
 8008f34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f36:	e05d      	b.n	8008ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f38:	6839      	ldr	r1, [r7, #0]
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 fa60 	bl	8009400 <USBD_CtlError>
            err++;
 8008f40:	7afb      	ldrb	r3, [r7, #11]
 8008f42:	3301      	adds	r3, #1
 8008f44:	72fb      	strb	r3, [r7, #11]
          break;
 8008f46:	e055      	b.n	8008ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f4e:	691b      	ldr	r3, [r3, #16]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d00b      	beq.n	8008f6c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f5a:	691b      	ldr	r3, [r3, #16]
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	7c12      	ldrb	r2, [r2, #16]
 8008f60:	f107 0108 	add.w	r1, r7, #8
 8008f64:	4610      	mov	r0, r2
 8008f66:	4798      	blx	r3
 8008f68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f6a:	e043      	b.n	8008ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f6c:	6839      	ldr	r1, [r7, #0]
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fa46 	bl	8009400 <USBD_CtlError>
            err++;
 8008f74:	7afb      	ldrb	r3, [r7, #11]
 8008f76:	3301      	adds	r3, #1
 8008f78:	72fb      	strb	r3, [r7, #11]
          break;
 8008f7a:	e03b      	b.n	8008ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f82:	695b      	ldr	r3, [r3, #20]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d00b      	beq.n	8008fa0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f8e:	695b      	ldr	r3, [r3, #20]
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	7c12      	ldrb	r2, [r2, #16]
 8008f94:	f107 0108 	add.w	r1, r7, #8
 8008f98:	4610      	mov	r0, r2
 8008f9a:	4798      	blx	r3
 8008f9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f9e:	e029      	b.n	8008ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fa0:	6839      	ldr	r1, [r7, #0]
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 fa2c 	bl	8009400 <USBD_CtlError>
            err++;
 8008fa8:	7afb      	ldrb	r3, [r7, #11]
 8008faa:	3301      	adds	r3, #1
 8008fac:	72fb      	strb	r3, [r7, #11]
          break;
 8008fae:	e021      	b.n	8008ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008fb6:	699b      	ldr	r3, [r3, #24]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d00b      	beq.n	8008fd4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008fc2:	699b      	ldr	r3, [r3, #24]
 8008fc4:	687a      	ldr	r2, [r7, #4]
 8008fc6:	7c12      	ldrb	r2, [r2, #16]
 8008fc8:	f107 0108 	add.w	r1, r7, #8
 8008fcc:	4610      	mov	r0, r2
 8008fce:	4798      	blx	r3
 8008fd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fd2:	e00f      	b.n	8008ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fd4:	6839      	ldr	r1, [r7, #0]
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f000 fa12 	bl	8009400 <USBD_CtlError>
            err++;
 8008fdc:	7afb      	ldrb	r3, [r7, #11]
 8008fde:	3301      	adds	r3, #1
 8008fe0:	72fb      	strb	r3, [r7, #11]
          break;
 8008fe2:	e007      	b.n	8008ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008fe4:	6839      	ldr	r1, [r7, #0]
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 fa0a 	bl	8009400 <USBD_CtlError>
          err++;
 8008fec:	7afb      	ldrb	r3, [r7, #11]
 8008fee:	3301      	adds	r3, #1
 8008ff0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008ff2:	e038      	b.n	8009066 <USBD_GetDescriptor+0x286>
 8008ff4:	e037      	b.n	8009066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	7c1b      	ldrb	r3, [r3, #16]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d109      	bne.n	8009012 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009006:	f107 0208 	add.w	r2, r7, #8
 800900a:	4610      	mov	r0, r2
 800900c:	4798      	blx	r3
 800900e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009010:	e029      	b.n	8009066 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009012:	6839      	ldr	r1, [r7, #0]
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f000 f9f3 	bl	8009400 <USBD_CtlError>
        err++;
 800901a:	7afb      	ldrb	r3, [r7, #11]
 800901c:	3301      	adds	r3, #1
 800901e:	72fb      	strb	r3, [r7, #11]
      break;
 8009020:	e021      	b.n	8009066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	7c1b      	ldrb	r3, [r3, #16]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d10d      	bne.n	8009046 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009032:	f107 0208 	add.w	r2, r7, #8
 8009036:	4610      	mov	r0, r2
 8009038:	4798      	blx	r3
 800903a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	3301      	adds	r3, #1
 8009040:	2207      	movs	r2, #7
 8009042:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009044:	e00f      	b.n	8009066 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009046:	6839      	ldr	r1, [r7, #0]
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f000 f9d9 	bl	8009400 <USBD_CtlError>
        err++;
 800904e:	7afb      	ldrb	r3, [r7, #11]
 8009050:	3301      	adds	r3, #1
 8009052:	72fb      	strb	r3, [r7, #11]
      break;
 8009054:	e007      	b.n	8009066 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009056:	6839      	ldr	r1, [r7, #0]
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 f9d1 	bl	8009400 <USBD_CtlError>
      err++;
 800905e:	7afb      	ldrb	r3, [r7, #11]
 8009060:	3301      	adds	r3, #1
 8009062:	72fb      	strb	r3, [r7, #11]
      break;
 8009064:	bf00      	nop
  }

  if (err != 0U)
 8009066:	7afb      	ldrb	r3, [r7, #11]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d11c      	bne.n	80090a6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800906c:	893b      	ldrh	r3, [r7, #8]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d011      	beq.n	8009096 <USBD_GetDescriptor+0x2b6>
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	88db      	ldrh	r3, [r3, #6]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00d      	beq.n	8009096 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	88da      	ldrh	r2, [r3, #6]
 800907e:	893b      	ldrh	r3, [r7, #8]
 8009080:	4293      	cmp	r3, r2
 8009082:	bf28      	it	cs
 8009084:	4613      	movcs	r3, r2
 8009086:	b29b      	uxth	r3, r3
 8009088:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800908a:	893b      	ldrh	r3, [r7, #8]
 800908c:	461a      	mov	r2, r3
 800908e:	68f9      	ldr	r1, [r7, #12]
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 fa1f 	bl	80094d4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	88db      	ldrh	r3, [r3, #6]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d104      	bne.n	80090a8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 fa76 	bl	8009590 <USBD_CtlSendStatus>
 80090a4:	e000      	b.n	80090a8 <USBD_GetDescriptor+0x2c8>
    return;
 80090a6:	bf00      	nop
    }
  }
}
 80090a8:	3710      	adds	r7, #16
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	bf00      	nop

080090b0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b084      	sub	sp, #16
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	889b      	ldrh	r3, [r3, #4]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d130      	bne.n	8009124 <USBD_SetAddress+0x74>
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	88db      	ldrh	r3, [r3, #6]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d12c      	bne.n	8009124 <USBD_SetAddress+0x74>
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	885b      	ldrh	r3, [r3, #2]
 80090ce:	2b7f      	cmp	r3, #127	; 0x7f
 80090d0:	d828      	bhi.n	8009124 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	885b      	ldrh	r3, [r3, #2]
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090e4:	2b03      	cmp	r3, #3
 80090e6:	d104      	bne.n	80090f2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80090e8:	6839      	ldr	r1, [r7, #0]
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f000 f988 	bl	8009400 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090f0:	e01c      	b.n	800912c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	7bfa      	ldrb	r2, [r7, #15]
 80090f6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80090fa:	7bfb      	ldrb	r3, [r7, #15]
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f008 fe5b 	bl	8011dba <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 fa43 	bl	8009590 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800910a:	7bfb      	ldrb	r3, [r7, #15]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d004      	beq.n	800911a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2202      	movs	r2, #2
 8009114:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009118:	e008      	b.n	800912c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2201      	movs	r2, #1
 800911e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009122:	e003      	b.n	800912c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009124:	6839      	ldr	r1, [r7, #0]
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 f96a 	bl	8009400 <USBD_CtlError>
  }
}
 800912c:	bf00      	nop
 800912e:	3710      	adds	r7, #16
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b082      	sub	sp, #8
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	885b      	ldrh	r3, [r3, #2]
 8009142:	b2da      	uxtb	r2, r3
 8009144:	4b41      	ldr	r3, [pc, #260]	; (800924c <USBD_SetConfig+0x118>)
 8009146:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009148:	4b40      	ldr	r3, [pc, #256]	; (800924c <USBD_SetConfig+0x118>)
 800914a:	781b      	ldrb	r3, [r3, #0]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d904      	bls.n	800915a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009150:	6839      	ldr	r1, [r7, #0]
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f000 f954 	bl	8009400 <USBD_CtlError>
 8009158:	e075      	b.n	8009246 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009160:	2b02      	cmp	r3, #2
 8009162:	d002      	beq.n	800916a <USBD_SetConfig+0x36>
 8009164:	2b03      	cmp	r3, #3
 8009166:	d023      	beq.n	80091b0 <USBD_SetConfig+0x7c>
 8009168:	e062      	b.n	8009230 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800916a:	4b38      	ldr	r3, [pc, #224]	; (800924c <USBD_SetConfig+0x118>)
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d01a      	beq.n	80091a8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009172:	4b36      	ldr	r3, [pc, #216]	; (800924c <USBD_SetConfig+0x118>)
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	461a      	mov	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2203      	movs	r2, #3
 8009180:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009184:	4b31      	ldr	r3, [pc, #196]	; (800924c <USBD_SetConfig+0x118>)
 8009186:	781b      	ldrb	r3, [r3, #0]
 8009188:	4619      	mov	r1, r3
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f7ff f9f4 	bl	8008578 <USBD_SetClassConfig>
 8009190:	4603      	mov	r3, r0
 8009192:	2b02      	cmp	r3, #2
 8009194:	d104      	bne.n	80091a0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009196:	6839      	ldr	r1, [r7, #0]
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 f931 	bl	8009400 <USBD_CtlError>
            return;
 800919e:	e052      	b.n	8009246 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 f9f5 	bl	8009590 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80091a6:	e04e      	b.n	8009246 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f000 f9f1 	bl	8009590 <USBD_CtlSendStatus>
        break;
 80091ae:	e04a      	b.n	8009246 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80091b0:	4b26      	ldr	r3, [pc, #152]	; (800924c <USBD_SetConfig+0x118>)
 80091b2:	781b      	ldrb	r3, [r3, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d112      	bne.n	80091de <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2202      	movs	r2, #2
 80091bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80091c0:	4b22      	ldr	r3, [pc, #136]	; (800924c <USBD_SetConfig+0x118>)
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	461a      	mov	r2, r3
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80091ca:	4b20      	ldr	r3, [pc, #128]	; (800924c <USBD_SetConfig+0x118>)
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	4619      	mov	r1, r3
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f7ff f9f0 	bl	80085b6 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 f9da 	bl	8009590 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80091dc:	e033      	b.n	8009246 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80091de:	4b1b      	ldr	r3, [pc, #108]	; (800924c <USBD_SetConfig+0x118>)
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	461a      	mov	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d01d      	beq.n	8009228 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	4619      	mov	r1, r3
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f7ff f9de 	bl	80085b6 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80091fa:	4b14      	ldr	r3, [pc, #80]	; (800924c <USBD_SetConfig+0x118>)
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	461a      	mov	r2, r3
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009204:	4b11      	ldr	r3, [pc, #68]	; (800924c <USBD_SetConfig+0x118>)
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	4619      	mov	r1, r3
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f7ff f9b4 	bl	8008578 <USBD_SetClassConfig>
 8009210:	4603      	mov	r3, r0
 8009212:	2b02      	cmp	r3, #2
 8009214:	d104      	bne.n	8009220 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009216:	6839      	ldr	r1, [r7, #0]
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 f8f1 	bl	8009400 <USBD_CtlError>
            return;
 800921e:	e012      	b.n	8009246 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f000 f9b5 	bl	8009590 <USBD_CtlSendStatus>
        break;
 8009226:	e00e      	b.n	8009246 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f000 f9b1 	bl	8009590 <USBD_CtlSendStatus>
        break;
 800922e:	e00a      	b.n	8009246 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009230:	6839      	ldr	r1, [r7, #0]
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 f8e4 	bl	8009400 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009238:	4b04      	ldr	r3, [pc, #16]	; (800924c <USBD_SetConfig+0x118>)
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	4619      	mov	r1, r3
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f7ff f9b9 	bl	80085b6 <USBD_ClrClassConfig>
        break;
 8009244:	bf00      	nop
    }
  }
}
 8009246:	3708      	adds	r7, #8
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	20000540 	.word	0x20000540

08009250 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	88db      	ldrh	r3, [r3, #6]
 800925e:	2b01      	cmp	r3, #1
 8009260:	d004      	beq.n	800926c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009262:	6839      	ldr	r1, [r7, #0]
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	f000 f8cb 	bl	8009400 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800926a:	e021      	b.n	80092b0 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009272:	2b01      	cmp	r3, #1
 8009274:	db17      	blt.n	80092a6 <USBD_GetConfig+0x56>
 8009276:	2b02      	cmp	r3, #2
 8009278:	dd02      	ble.n	8009280 <USBD_GetConfig+0x30>
 800927a:	2b03      	cmp	r3, #3
 800927c:	d00b      	beq.n	8009296 <USBD_GetConfig+0x46>
 800927e:	e012      	b.n	80092a6 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2200      	movs	r2, #0
 8009284:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	3308      	adds	r3, #8
 800928a:	2201      	movs	r2, #1
 800928c:	4619      	mov	r1, r3
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 f920 	bl	80094d4 <USBD_CtlSendData>
        break;
 8009294:	e00c      	b.n	80092b0 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	3304      	adds	r3, #4
 800929a:	2201      	movs	r2, #1
 800929c:	4619      	mov	r1, r3
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f000 f918 	bl	80094d4 <USBD_CtlSendData>
        break;
 80092a4:	e004      	b.n	80092b0 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 80092a6:	6839      	ldr	r1, [r7, #0]
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 f8a9 	bl	8009400 <USBD_CtlError>
        break;
 80092ae:	bf00      	nop
}
 80092b0:	bf00      	nop
 80092b2:	3708      	adds	r7, #8
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092c8:	3b01      	subs	r3, #1
 80092ca:	2b02      	cmp	r3, #2
 80092cc:	d81e      	bhi.n	800930c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	88db      	ldrh	r3, [r3, #6]
 80092d2:	2b02      	cmp	r3, #2
 80092d4:	d004      	beq.n	80092e0 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80092d6:	6839      	ldr	r1, [r7, #0]
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f000 f891 	bl	8009400 <USBD_CtlError>
        break;
 80092de:	e01a      	b.n	8009316 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2201      	movs	r2, #1
 80092e4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d005      	beq.n	80092fc <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	68db      	ldr	r3, [r3, #12]
 80092f4:	f043 0202 	orr.w	r2, r3, #2
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	330c      	adds	r3, #12
 8009300:	2202      	movs	r2, #2
 8009302:	4619      	mov	r1, r3
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f8e5 	bl	80094d4 <USBD_CtlSendData>
      break;
 800930a:	e004      	b.n	8009316 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800930c:	6839      	ldr	r1, [r7, #0]
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 f876 	bl	8009400 <USBD_CtlError>
      break;
 8009314:	bf00      	nop
  }
}
 8009316:	bf00      	nop
 8009318:	3708      	adds	r7, #8
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}

0800931e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800931e:	b580      	push	{r7, lr}
 8009320:	b082      	sub	sp, #8
 8009322:	af00      	add	r7, sp, #0
 8009324:	6078      	str	r0, [r7, #4]
 8009326:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	885b      	ldrh	r3, [r3, #2]
 800932c:	2b01      	cmp	r3, #1
 800932e:	d106      	bne.n	800933e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2201      	movs	r2, #1
 8009334:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 f929 	bl	8009590 <USBD_CtlSendStatus>
  }
}
 800933e:	bf00      	nop
 8009340:	3708      	adds	r7, #8
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b082      	sub	sp, #8
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
 800934e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009356:	3b01      	subs	r3, #1
 8009358:	2b02      	cmp	r3, #2
 800935a:	d80b      	bhi.n	8009374 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	885b      	ldrh	r3, [r3, #2]
 8009360:	2b01      	cmp	r3, #1
 8009362:	d10c      	bne.n	800937e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f000 f90f 	bl	8009590 <USBD_CtlSendStatus>
      }
      break;
 8009372:	e004      	b.n	800937e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009374:	6839      	ldr	r1, [r7, #0]
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 f842 	bl	8009400 <USBD_CtlError>
      break;
 800937c:	e000      	b.n	8009380 <USBD_ClrFeature+0x3a>
      break;
 800937e:	bf00      	nop
  }
}
 8009380:	bf00      	nop
 8009382:	3708      	adds	r7, #8
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}

08009388 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009388:	b480      	push	{r7}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	781a      	ldrb	r2, [r3, #0]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	785a      	ldrb	r2, [r3, #1]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	3302      	adds	r3, #2
 80093a6:	781b      	ldrb	r3, [r3, #0]
 80093a8:	b29a      	uxth	r2, r3
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	3303      	adds	r3, #3
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	b29b      	uxth	r3, r3
 80093b2:	021b      	lsls	r3, r3, #8
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	4413      	add	r3, r2
 80093b8:	b29a      	uxth	r2, r3
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	3304      	adds	r3, #4
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	b29a      	uxth	r2, r3
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	3305      	adds	r3, #5
 80093ca:	781b      	ldrb	r3, [r3, #0]
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	021b      	lsls	r3, r3, #8
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	4413      	add	r3, r2
 80093d4:	b29a      	uxth	r2, r3
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	3306      	adds	r3, #6
 80093de:	781b      	ldrb	r3, [r3, #0]
 80093e0:	b29a      	uxth	r2, r3
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	3307      	adds	r3, #7
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	b29b      	uxth	r3, r3
 80093ea:	021b      	lsls	r3, r3, #8
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	4413      	add	r3, r2
 80093f0:	b29a      	uxth	r2, r3
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	80da      	strh	r2, [r3, #6]

}
 80093f6:	bf00      	nop
 80093f8:	370c      	adds	r7, #12
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bc80      	pop	{r7}
 80093fe:	4770      	bx	lr

08009400 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b082      	sub	sp, #8
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800940a:	2180      	movs	r1, #128	; 0x80
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f008 fc71 	bl	8011cf4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009412:	2100      	movs	r1, #0
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f008 fc6d 	bl	8011cf4 <USBD_LL_StallEP>
}
 800941a:	bf00      	nop
 800941c:	3708      	adds	r7, #8
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}

08009422 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009422:	b580      	push	{r7, lr}
 8009424:	b086      	sub	sp, #24
 8009426:	af00      	add	r7, sp, #0
 8009428:	60f8      	str	r0, [r7, #12]
 800942a:	60b9      	str	r1, [r7, #8]
 800942c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800942e:	2300      	movs	r3, #0
 8009430:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d032      	beq.n	800949e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009438:	68f8      	ldr	r0, [r7, #12]
 800943a:	f000 f834 	bl	80094a6 <USBD_GetLen>
 800943e:	4603      	mov	r3, r0
 8009440:	3301      	adds	r3, #1
 8009442:	b29b      	uxth	r3, r3
 8009444:	005b      	lsls	r3, r3, #1
 8009446:	b29a      	uxth	r2, r3
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800944c:	7dfb      	ldrb	r3, [r7, #23]
 800944e:	1c5a      	adds	r2, r3, #1
 8009450:	75fa      	strb	r2, [r7, #23]
 8009452:	461a      	mov	r2, r3
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	4413      	add	r3, r2
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	7812      	ldrb	r2, [r2, #0]
 800945c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800945e:	7dfb      	ldrb	r3, [r7, #23]
 8009460:	1c5a      	adds	r2, r3, #1
 8009462:	75fa      	strb	r2, [r7, #23]
 8009464:	461a      	mov	r2, r3
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	4413      	add	r3, r2
 800946a:	2203      	movs	r2, #3
 800946c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800946e:	e012      	b.n	8009496 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	1c5a      	adds	r2, r3, #1
 8009474:	60fa      	str	r2, [r7, #12]
 8009476:	7dfa      	ldrb	r2, [r7, #23]
 8009478:	1c51      	adds	r1, r2, #1
 800947a:	75f9      	strb	r1, [r7, #23]
 800947c:	4611      	mov	r1, r2
 800947e:	68ba      	ldr	r2, [r7, #8]
 8009480:	440a      	add	r2, r1
 8009482:	781b      	ldrb	r3, [r3, #0]
 8009484:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009486:	7dfb      	ldrb	r3, [r7, #23]
 8009488:	1c5a      	adds	r2, r3, #1
 800948a:	75fa      	strb	r2, [r7, #23]
 800948c:	461a      	mov	r2, r3
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	4413      	add	r3, r2
 8009492:	2200      	movs	r2, #0
 8009494:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d1e8      	bne.n	8009470 <USBD_GetString+0x4e>
    }
  }
}
 800949e:	bf00      	nop
 80094a0:	3718      	adds	r7, #24
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80094a6:	b480      	push	{r7}
 80094a8:	b085      	sub	sp, #20
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80094ae:	2300      	movs	r3, #0
 80094b0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80094b2:	e005      	b.n	80094c0 <USBD_GetLen+0x1a>
  {
    len++;
 80094b4:	7bfb      	ldrb	r3, [r7, #15]
 80094b6:	3301      	adds	r3, #1
 80094b8:	73fb      	strb	r3, [r7, #15]
    buf++;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	3301      	adds	r3, #1
 80094be:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d1f5      	bne.n	80094b4 <USBD_GetLen+0xe>
  }

  return len;
 80094c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3714      	adds	r7, #20
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bc80      	pop	{r7}
 80094d2:	4770      	bx	lr

080094d4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	60f8      	str	r0, [r7, #12]
 80094dc:	60b9      	str	r1, [r7, #8]
 80094de:	4613      	mov	r3, r2
 80094e0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2202      	movs	r2, #2
 80094e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80094ea:	88fa      	ldrh	r2, [r7, #6]
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80094f0:	88fa      	ldrh	r2, [r7, #6]
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094f6:	88fb      	ldrh	r3, [r7, #6]
 80094f8:	68ba      	ldr	r2, [r7, #8]
 80094fa:	2100      	movs	r1, #0
 80094fc:	68f8      	ldr	r0, [r7, #12]
 80094fe:	f008 fc7b 	bl	8011df8 <USBD_LL_Transmit>

  return USBD_OK;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	3710      	adds	r7, #16
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	4613      	mov	r3, r2
 8009518:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800951a:	88fb      	ldrh	r3, [r7, #6]
 800951c:	68ba      	ldr	r2, [r7, #8]
 800951e:	2100      	movs	r1, #0
 8009520:	68f8      	ldr	r0, [r7, #12]
 8009522:	f008 fc69 	bl	8011df8 <USBD_LL_Transmit>

  return USBD_OK;
 8009526:	2300      	movs	r3, #0
}
 8009528:	4618      	mov	r0, r3
 800952a:	3710      	adds	r7, #16
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b084      	sub	sp, #16
 8009534:	af00      	add	r7, sp, #0
 8009536:	60f8      	str	r0, [r7, #12]
 8009538:	60b9      	str	r1, [r7, #8]
 800953a:	4613      	mov	r3, r2
 800953c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2203      	movs	r2, #3
 8009542:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009546:	88fa      	ldrh	r2, [r7, #6]
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800954e:	88fa      	ldrh	r2, [r7, #6]
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009556:	88fb      	ldrh	r3, [r7, #6]
 8009558:	68ba      	ldr	r2, [r7, #8]
 800955a:	2100      	movs	r1, #0
 800955c:	68f8      	ldr	r0, [r7, #12]
 800955e:	f008 fc6e 	bl	8011e3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	3710      	adds	r7, #16
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b084      	sub	sp, #16
 8009570:	af00      	add	r7, sp, #0
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	4613      	mov	r3, r2
 8009578:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800957a:	88fb      	ldrh	r3, [r7, #6]
 800957c:	68ba      	ldr	r2, [r7, #8]
 800957e:	2100      	movs	r1, #0
 8009580:	68f8      	ldr	r0, [r7, #12]
 8009582:	f008 fc5c 	bl	8011e3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009586:	2300      	movs	r3, #0
}
 8009588:	4618      	mov	r0, r3
 800958a:	3710      	adds	r7, #16
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b082      	sub	sp, #8
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2204      	movs	r2, #4
 800959c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80095a0:	2300      	movs	r3, #0
 80095a2:	2200      	movs	r2, #0
 80095a4:	2100      	movs	r1, #0
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f008 fc26 	bl	8011df8 <USBD_LL_Transmit>

  return USBD_OK;
 80095ac:	2300      	movs	r3, #0
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3708      	adds	r7, #8
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}

080095b6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80095b6:	b580      	push	{r7, lr}
 80095b8:	b082      	sub	sp, #8
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2205      	movs	r2, #5
 80095c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80095c6:	2300      	movs	r3, #0
 80095c8:	2200      	movs	r2, #0
 80095ca:	2100      	movs	r1, #0
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f008 fc36 	bl	8011e3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3708      	adds	r7, #8
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80095dc:	b480      	push	{r7}
 80095de:	b085      	sub	sp, #20
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	4603      	mov	r3, r0
 80095e4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80095e6:	2300      	movs	r3, #0
 80095e8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80095ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80095ee:	2b84      	cmp	r3, #132	; 0x84
 80095f0:	d005      	beq.n	80095fe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80095f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	4413      	add	r3, r2
 80095fa:	3303      	adds	r3, #3
 80095fc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80095fe:	68fb      	ldr	r3, [r7, #12]
}
 8009600:	4618      	mov	r0, r3
 8009602:	3714      	adds	r7, #20
 8009604:	46bd      	mov	sp, r7
 8009606:	bc80      	pop	{r7}
 8009608:	4770      	bx	lr

0800960a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800960e:	f000 fadb 	bl	8009bc8 <vTaskStartScheduler>
  
  return osOK;
 8009612:	2300      	movs	r3, #0
}
 8009614:	4618      	mov	r0, r3
 8009616:	bd80      	pop	{r7, pc}

08009618 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800961a:	b089      	sub	sp, #36	; 0x24
 800961c:	af04      	add	r7, sp, #16
 800961e:	6078      	str	r0, [r7, #4]
 8009620:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d020      	beq.n	800966c <osThreadCreate+0x54>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	699b      	ldr	r3, [r3, #24]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d01c      	beq.n	800966c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	685c      	ldr	r4, [r3, #4]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681d      	ldr	r5, [r3, #0]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	691e      	ldr	r6, [r3, #16]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009644:	4618      	mov	r0, r3
 8009646:	f7ff ffc9 	bl	80095dc <makeFreeRtosPriority>
 800964a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	695b      	ldr	r3, [r3, #20]
 8009650:	687a      	ldr	r2, [r7, #4]
 8009652:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009654:	9202      	str	r2, [sp, #8]
 8009656:	9301      	str	r3, [sp, #4]
 8009658:	9100      	str	r1, [sp, #0]
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	4632      	mov	r2, r6
 800965e:	4629      	mov	r1, r5
 8009660:	4620      	mov	r0, r4
 8009662:	f000 f8e8 	bl	8009836 <xTaskCreateStatic>
 8009666:	4603      	mov	r3, r0
 8009668:	60fb      	str	r3, [r7, #12]
 800966a:	e01c      	b.n	80096a6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	685c      	ldr	r4, [r3, #4]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009678:	b29e      	uxth	r6, r3
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009680:	4618      	mov	r0, r3
 8009682:	f7ff ffab 	bl	80095dc <makeFreeRtosPriority>
 8009686:	4602      	mov	r2, r0
 8009688:	f107 030c 	add.w	r3, r7, #12
 800968c:	9301      	str	r3, [sp, #4]
 800968e:	9200      	str	r2, [sp, #0]
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	4632      	mov	r2, r6
 8009694:	4629      	mov	r1, r5
 8009696:	4620      	mov	r0, r4
 8009698:	f000 f926 	bl	80098e8 <xTaskCreate>
 800969c:	4603      	mov	r3, r0
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d001      	beq.n	80096a6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80096a2:	2300      	movs	r3, #0
 80096a4:	e000      	b.n	80096a8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80096a6:	68fb      	ldr	r3, [r7, #12]
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3714      	adds	r7, #20
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080096b0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b084      	sub	sp, #16
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d001      	beq.n	80096c6 <osDelay+0x16>
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	e000      	b.n	80096c8 <osDelay+0x18>
 80096c6:	2301      	movs	r3, #1
 80096c8:	4618      	mov	r0, r3
 80096ca:	f000 fa49 	bl	8009b60 <vTaskDelay>
  
  return osOK;
 80096ce:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3710      	adds	r7, #16
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f103 0208 	add.w	r2, r3, #8
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f04f 32ff 	mov.w	r2, #4294967295
 80096f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f103 0208 	add.w	r2, r3, #8
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f103 0208 	add.w	r2, r3, #8
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2200      	movs	r2, #0
 800970a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800970c:	bf00      	nop
 800970e:	370c      	adds	r7, #12
 8009710:	46bd      	mov	sp, r7
 8009712:	bc80      	pop	{r7}
 8009714:	4770      	bx	lr

08009716 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009716:	b480      	push	{r7}
 8009718:	b083      	sub	sp, #12
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2200      	movs	r2, #0
 8009722:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009724:	bf00      	nop
 8009726:	370c      	adds	r7, #12
 8009728:	46bd      	mov	sp, r7
 800972a:	bc80      	pop	{r7}
 800972c:	4770      	bx	lr

0800972e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800972e:	b480      	push	{r7}
 8009730:	b085      	sub	sp, #20
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
 8009736:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	685b      	ldr	r3, [r3, #4]
 800973c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	68fa      	ldr	r2, [r7, #12]
 8009742:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	689a      	ldr	r2, [r3, #8]
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	683a      	ldr	r2, [r7, #0]
 8009752:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	683a      	ldr	r2, [r7, #0]
 8009758:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	1c5a      	adds	r2, r3, #1
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	601a      	str	r2, [r3, #0]
}
 800976a:	bf00      	nop
 800976c:	3714      	adds	r7, #20
 800976e:	46bd      	mov	sp, r7
 8009770:	bc80      	pop	{r7}
 8009772:	4770      	bx	lr

08009774 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009774:	b480      	push	{r7}
 8009776:	b085      	sub	sp, #20
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
 800977c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800978a:	d103      	bne.n	8009794 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	691b      	ldr	r3, [r3, #16]
 8009790:	60fb      	str	r3, [r7, #12]
 8009792:	e00c      	b.n	80097ae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	3308      	adds	r3, #8
 8009798:	60fb      	str	r3, [r7, #12]
 800979a:	e002      	b.n	80097a2 <vListInsert+0x2e>
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	60fb      	str	r3, [r7, #12]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	68ba      	ldr	r2, [r7, #8]
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d2f6      	bcs.n	800979c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	685a      	ldr	r2, [r3, #4]
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	685b      	ldr	r3, [r3, #4]
 80097ba:	683a      	ldr	r2, [r7, #0]
 80097bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	68fa      	ldr	r2, [r7, #12]
 80097c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	683a      	ldr	r2, [r7, #0]
 80097c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	1c5a      	adds	r2, r3, #1
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	601a      	str	r2, [r3, #0]
}
 80097da:	bf00      	nop
 80097dc:	3714      	adds	r7, #20
 80097de:	46bd      	mov	sp, r7
 80097e0:	bc80      	pop	{r7}
 80097e2:	4770      	bx	lr

080097e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80097e4:	b480      	push	{r7}
 80097e6:	b085      	sub	sp, #20
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	691b      	ldr	r3, [r3, #16]
 80097f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	6892      	ldr	r2, [r2, #8]
 80097fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	6852      	ldr	r2, [r2, #4]
 8009804:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	687a      	ldr	r2, [r7, #4]
 800980c:	429a      	cmp	r2, r3
 800980e:	d103      	bne.n	8009818 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	689a      	ldr	r2, [r3, #8]
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	1e5a      	subs	r2, r3, #1
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
}
 800982c:	4618      	mov	r0, r3
 800982e:	3714      	adds	r7, #20
 8009830:	46bd      	mov	sp, r7
 8009832:	bc80      	pop	{r7}
 8009834:	4770      	bx	lr

08009836 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009836:	b580      	push	{r7, lr}
 8009838:	b08e      	sub	sp, #56	; 0x38
 800983a:	af04      	add	r7, sp, #16
 800983c:	60f8      	str	r0, [r7, #12]
 800983e:	60b9      	str	r1, [r7, #8]
 8009840:	607a      	str	r2, [r7, #4]
 8009842:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009846:	2b00      	cmp	r3, #0
 8009848:	d109      	bne.n	800985e <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800984a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984e:	f383 8811 	msr	BASEPRI, r3
 8009852:	f3bf 8f6f 	isb	sy
 8009856:	f3bf 8f4f 	dsb	sy
 800985a:	623b      	str	r3, [r7, #32]
 800985c:	e7fe      	b.n	800985c <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800985e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009860:	2b00      	cmp	r3, #0
 8009862:	d109      	bne.n	8009878 <xTaskCreateStatic+0x42>
 8009864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009868:	f383 8811 	msr	BASEPRI, r3
 800986c:	f3bf 8f6f 	isb	sy
 8009870:	f3bf 8f4f 	dsb	sy
 8009874:	61fb      	str	r3, [r7, #28]
 8009876:	e7fe      	b.n	8009876 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009878:	2360      	movs	r3, #96	; 0x60
 800987a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	2b60      	cmp	r3, #96	; 0x60
 8009880:	d009      	beq.n	8009896 <xTaskCreateStatic+0x60>
 8009882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009886:	f383 8811 	msr	BASEPRI, r3
 800988a:	f3bf 8f6f 	isb	sy
 800988e:	f3bf 8f4f 	dsb	sy
 8009892:	61bb      	str	r3, [r7, #24]
 8009894:	e7fe      	b.n	8009894 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009898:	2b00      	cmp	r3, #0
 800989a:	d01e      	beq.n	80098da <xTaskCreateStatic+0xa4>
 800989c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d01b      	beq.n	80098da <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80098a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098a4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80098a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80098aa:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80098ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ae:	2202      	movs	r2, #2
 80098b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80098b4:	2300      	movs	r3, #0
 80098b6:	9303      	str	r3, [sp, #12]
 80098b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ba:	9302      	str	r3, [sp, #8]
 80098bc:	f107 0314 	add.w	r3, r7, #20
 80098c0:	9301      	str	r3, [sp, #4]
 80098c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098c4:	9300      	str	r3, [sp, #0]
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	687a      	ldr	r2, [r7, #4]
 80098ca:	68b9      	ldr	r1, [r7, #8]
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f000 f850 	bl	8009972 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80098d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80098d4:	f000 f8d6 	bl	8009a84 <prvAddNewTaskToReadyList>
 80098d8:	e001      	b.n	80098de <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80098da:	2300      	movs	r3, #0
 80098dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80098de:	697b      	ldr	r3, [r7, #20]
	}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3728      	adds	r7, #40	; 0x28
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b08c      	sub	sp, #48	; 0x30
 80098ec:	af04      	add	r7, sp, #16
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	60b9      	str	r1, [r7, #8]
 80098f2:	603b      	str	r3, [r7, #0]
 80098f4:	4613      	mov	r3, r2
 80098f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098f8:	88fb      	ldrh	r3, [r7, #6]
 80098fa:	009b      	lsls	r3, r3, #2
 80098fc:	4618      	mov	r0, r3
 80098fe:	f000 fe7d 	bl	800a5fc <pvPortMalloc>
 8009902:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d00e      	beq.n	8009928 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800990a:	2060      	movs	r0, #96	; 0x60
 800990c:	f000 fe76 	bl	800a5fc <pvPortMalloc>
 8009910:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009912:	69fb      	ldr	r3, [r7, #28]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d003      	beq.n	8009920 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	631a      	str	r2, [r3, #48]	; 0x30
 800991e:	e005      	b.n	800992c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009920:	6978      	ldr	r0, [r7, #20]
 8009922:	f000 ff2d 	bl	800a780 <vPortFree>
 8009926:	e001      	b.n	800992c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009928:	2300      	movs	r3, #0
 800992a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800992c:	69fb      	ldr	r3, [r7, #28]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d017      	beq.n	8009962 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009932:	69fb      	ldr	r3, [r7, #28]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800993a:	88fa      	ldrh	r2, [r7, #6]
 800993c:	2300      	movs	r3, #0
 800993e:	9303      	str	r3, [sp, #12]
 8009940:	69fb      	ldr	r3, [r7, #28]
 8009942:	9302      	str	r3, [sp, #8]
 8009944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009946:	9301      	str	r3, [sp, #4]
 8009948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800994a:	9300      	str	r3, [sp, #0]
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	68b9      	ldr	r1, [r7, #8]
 8009950:	68f8      	ldr	r0, [r7, #12]
 8009952:	f000 f80e 	bl	8009972 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009956:	69f8      	ldr	r0, [r7, #28]
 8009958:	f000 f894 	bl	8009a84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800995c:	2301      	movs	r3, #1
 800995e:	61bb      	str	r3, [r7, #24]
 8009960:	e002      	b.n	8009968 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009962:	f04f 33ff 	mov.w	r3, #4294967295
 8009966:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009968:	69bb      	ldr	r3, [r7, #24]
	}
 800996a:	4618      	mov	r0, r3
 800996c:	3720      	adds	r7, #32
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b088      	sub	sp, #32
 8009976:	af00      	add	r7, sp, #0
 8009978:	60f8      	str	r0, [r7, #12]
 800997a:	60b9      	str	r1, [r7, #8]
 800997c:	607a      	str	r2, [r7, #4]
 800997e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009982:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	009b      	lsls	r3, r3, #2
 8009988:	461a      	mov	r2, r3
 800998a:	21a5      	movs	r1, #165	; 0xa5
 800998c:	f008 faf0 	bl	8011f70 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009992:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800999a:	3b01      	subs	r3, #1
 800999c:	009b      	lsls	r3, r3, #2
 800999e:	4413      	add	r3, r2
 80099a0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80099a2:	69bb      	ldr	r3, [r7, #24]
 80099a4:	f023 0307 	bic.w	r3, r3, #7
 80099a8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80099aa:	69bb      	ldr	r3, [r7, #24]
 80099ac:	f003 0307 	and.w	r3, r3, #7
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d009      	beq.n	80099c8 <prvInitialiseNewTask+0x56>
 80099b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b8:	f383 8811 	msr	BASEPRI, r3
 80099bc:	f3bf 8f6f 	isb	sy
 80099c0:	f3bf 8f4f 	dsb	sy
 80099c4:	617b      	str	r3, [r7, #20]
 80099c6:	e7fe      	b.n	80099c6 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80099c8:	2300      	movs	r3, #0
 80099ca:	61fb      	str	r3, [r7, #28]
 80099cc:	e012      	b.n	80099f4 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099ce:	68ba      	ldr	r2, [r7, #8]
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	4413      	add	r3, r2
 80099d4:	7819      	ldrb	r1, [r3, #0]
 80099d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099d8:	69fb      	ldr	r3, [r7, #28]
 80099da:	4413      	add	r3, r2
 80099dc:	3334      	adds	r3, #52	; 0x34
 80099de:	460a      	mov	r2, r1
 80099e0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80099e2:	68ba      	ldr	r2, [r7, #8]
 80099e4:	69fb      	ldr	r3, [r7, #28]
 80099e6:	4413      	add	r3, r2
 80099e8:	781b      	ldrb	r3, [r3, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d006      	beq.n	80099fc <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80099ee:	69fb      	ldr	r3, [r7, #28]
 80099f0:	3301      	adds	r3, #1
 80099f2:	61fb      	str	r3, [r7, #28]
 80099f4:	69fb      	ldr	r3, [r7, #28]
 80099f6:	2b0f      	cmp	r3, #15
 80099f8:	d9e9      	bls.n	80099ce <prvInitialiseNewTask+0x5c>
 80099fa:	e000      	b.n	80099fe <prvInitialiseNewTask+0x8c>
		{
			break;
 80099fc:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80099fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a00:	2200      	movs	r2, #0
 8009a02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a08:	2b06      	cmp	r3, #6
 8009a0a:	d901      	bls.n	8009a10 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009a0c:	2306      	movs	r3, #6
 8009a0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a1a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a1e:	2200      	movs	r2, #0
 8009a20:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a24:	3304      	adds	r3, #4
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7ff fe75 	bl	8009716 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a2e:	3318      	adds	r3, #24
 8009a30:	4618      	mov	r0, r3
 8009a32:	f7ff fe70 	bl	8009716 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a3e:	f1c3 0207 	rsb	r2, r3, #7
 8009a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a4e:	2200      	movs	r2, #0
 8009a50:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a54:	2200      	movs	r2, #0
 8009a56:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a60:	683a      	ldr	r2, [r7, #0]
 8009a62:	68f9      	ldr	r1, [r7, #12]
 8009a64:	69b8      	ldr	r0, [r7, #24]
 8009a66:	f000 fc27 	bl	800a2b8 <pxPortInitialiseStack>
 8009a6a:	4602      	mov	r2, r0
 8009a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a6e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8009a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d002      	beq.n	8009a7c <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a7a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a7c:	bf00      	nop
 8009a7e:	3720      	adds	r7, #32
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b082      	sub	sp, #8
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009a8c:	f000 fcfc 	bl	800a488 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009a90:	4b2c      	ldr	r3, [pc, #176]	; (8009b44 <prvAddNewTaskToReadyList+0xc0>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	3301      	adds	r3, #1
 8009a96:	4a2b      	ldr	r2, [pc, #172]	; (8009b44 <prvAddNewTaskToReadyList+0xc0>)
 8009a98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009a9a:	4b2b      	ldr	r3, [pc, #172]	; (8009b48 <prvAddNewTaskToReadyList+0xc4>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d109      	bne.n	8009ab6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009aa2:	4a29      	ldr	r2, [pc, #164]	; (8009b48 <prvAddNewTaskToReadyList+0xc4>)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009aa8:	4b26      	ldr	r3, [pc, #152]	; (8009b44 <prvAddNewTaskToReadyList+0xc0>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d110      	bne.n	8009ad2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009ab0:	f000 fade 	bl	800a070 <prvInitialiseTaskLists>
 8009ab4:	e00d      	b.n	8009ad2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009ab6:	4b25      	ldr	r3, [pc, #148]	; (8009b4c <prvAddNewTaskToReadyList+0xc8>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d109      	bne.n	8009ad2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009abe:	4b22      	ldr	r3, [pc, #136]	; (8009b48 <prvAddNewTaskToReadyList+0xc4>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d802      	bhi.n	8009ad2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009acc:	4a1e      	ldr	r2, [pc, #120]	; (8009b48 <prvAddNewTaskToReadyList+0xc4>)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009ad2:	4b1f      	ldr	r3, [pc, #124]	; (8009b50 <prvAddNewTaskToReadyList+0xcc>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	4a1d      	ldr	r2, [pc, #116]	; (8009b50 <prvAddNewTaskToReadyList+0xcc>)
 8009ada:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009adc:	4b1c      	ldr	r3, [pc, #112]	; (8009b50 <prvAddNewTaskToReadyList+0xcc>)
 8009ade:	681a      	ldr	r2, [r3, #0]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ae8:	2201      	movs	r2, #1
 8009aea:	409a      	lsls	r2, r3
 8009aec:	4b19      	ldr	r3, [pc, #100]	; (8009b54 <prvAddNewTaskToReadyList+0xd0>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4313      	orrs	r3, r2
 8009af2:	4a18      	ldr	r2, [pc, #96]	; (8009b54 <prvAddNewTaskToReadyList+0xd0>)
 8009af4:	6013      	str	r3, [r2, #0]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009afa:	4613      	mov	r3, r2
 8009afc:	009b      	lsls	r3, r3, #2
 8009afe:	4413      	add	r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	4a15      	ldr	r2, [pc, #84]	; (8009b58 <prvAddNewTaskToReadyList+0xd4>)
 8009b04:	441a      	add	r2, r3
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	3304      	adds	r3, #4
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	f7ff fe0e 	bl	800972e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009b12:	f000 fce7 	bl	800a4e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009b16:	4b0d      	ldr	r3, [pc, #52]	; (8009b4c <prvAddNewTaskToReadyList+0xc8>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d00e      	beq.n	8009b3c <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009b1e:	4b0a      	ldr	r3, [pc, #40]	; (8009b48 <prvAddNewTaskToReadyList+0xc4>)
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	d207      	bcs.n	8009b3c <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009b2c:	4b0b      	ldr	r3, [pc, #44]	; (8009b5c <prvAddNewTaskToReadyList+0xd8>)
 8009b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b32:	601a      	str	r2, [r3, #0]
 8009b34:	f3bf 8f4f 	dsb	sy
 8009b38:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b3c:	bf00      	nop
 8009b3e:	3708      	adds	r7, #8
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}
 8009b44:	20000644 	.word	0x20000644
 8009b48:	20000544 	.word	0x20000544
 8009b4c:	20000650 	.word	0x20000650
 8009b50:	20000660 	.word	0x20000660
 8009b54:	2000064c 	.word	0x2000064c
 8009b58:	20000548 	.word	0x20000548
 8009b5c:	e000ed04 	.word	0xe000ed04

08009b60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d016      	beq.n	8009ba0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009b72:	4b13      	ldr	r3, [pc, #76]	; (8009bc0 <vTaskDelay+0x60>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d009      	beq.n	8009b8e <vTaskDelay+0x2e>
 8009b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b7e:	f383 8811 	msr	BASEPRI, r3
 8009b82:	f3bf 8f6f 	isb	sy
 8009b86:	f3bf 8f4f 	dsb	sy
 8009b8a:	60bb      	str	r3, [r7, #8]
 8009b8c:	e7fe      	b.n	8009b8c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8009b8e:	f000 f87b 	bl	8009c88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009b92:	2100      	movs	r1, #0
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 fb29 	bl	800a1ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009b9a:	f000 f883 	bl	8009ca4 <xTaskResumeAll>
 8009b9e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d107      	bne.n	8009bb6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8009ba6:	4b07      	ldr	r3, [pc, #28]	; (8009bc4 <vTaskDelay+0x64>)
 8009ba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009bac:	601a      	str	r2, [r3, #0]
 8009bae:	f3bf 8f4f 	dsb	sy
 8009bb2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009bb6:	bf00      	nop
 8009bb8:	3710      	adds	r7, #16
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}
 8009bbe:	bf00      	nop
 8009bc0:	2000066c 	.word	0x2000066c
 8009bc4:	e000ed04 	.word	0xe000ed04

08009bc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b08a      	sub	sp, #40	; 0x28
 8009bcc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009bd6:	463a      	mov	r2, r7
 8009bd8:	1d39      	adds	r1, r7, #4
 8009bda:	f107 0308 	add.w	r3, r7, #8
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7f7 f8bc 	bl	8000d5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009be4:	6839      	ldr	r1, [r7, #0]
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	68ba      	ldr	r2, [r7, #8]
 8009bea:	9202      	str	r2, [sp, #8]
 8009bec:	9301      	str	r3, [sp, #4]
 8009bee:	2300      	movs	r3, #0
 8009bf0:	9300      	str	r3, [sp, #0]
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	460a      	mov	r2, r1
 8009bf6:	491e      	ldr	r1, [pc, #120]	; (8009c70 <vTaskStartScheduler+0xa8>)
 8009bf8:	481e      	ldr	r0, [pc, #120]	; (8009c74 <vTaskStartScheduler+0xac>)
 8009bfa:	f7ff fe1c 	bl	8009836 <xTaskCreateStatic>
 8009bfe:	4602      	mov	r2, r0
 8009c00:	4b1d      	ldr	r3, [pc, #116]	; (8009c78 <vTaskStartScheduler+0xb0>)
 8009c02:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009c04:	4b1c      	ldr	r3, [pc, #112]	; (8009c78 <vTaskStartScheduler+0xb0>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d002      	beq.n	8009c12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	617b      	str	r3, [r7, #20]
 8009c10:	e001      	b.n	8009c16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009c12:	2300      	movs	r3, #0
 8009c14:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d117      	bne.n	8009c4c <vTaskStartScheduler+0x84>
 8009c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c20:	f383 8811 	msr	BASEPRI, r3
 8009c24:	f3bf 8f6f 	isb	sy
 8009c28:	f3bf 8f4f 	dsb	sy
 8009c2c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009c2e:	4b13      	ldr	r3, [pc, #76]	; (8009c7c <vTaskStartScheduler+0xb4>)
 8009c30:	f04f 32ff 	mov.w	r2, #4294967295
 8009c34:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009c36:	4b12      	ldr	r3, [pc, #72]	; (8009c80 <vTaskStartScheduler+0xb8>)
 8009c38:	2201      	movs	r2, #1
 8009c3a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8009c3c:	4b11      	ldr	r3, [pc, #68]	; (8009c84 <vTaskStartScheduler+0xbc>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8009c42:	f7f7 f875 	bl	8000d30 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009c46:	f000 fbaf 	bl	800a3a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009c4a:	e00d      	b.n	8009c68 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c52:	d109      	bne.n	8009c68 <vTaskStartScheduler+0xa0>
 8009c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c58:	f383 8811 	msr	BASEPRI, r3
 8009c5c:	f3bf 8f6f 	isb	sy
 8009c60:	f3bf 8f4f 	dsb	sy
 8009c64:	60fb      	str	r3, [r7, #12]
 8009c66:	e7fe      	b.n	8009c66 <vTaskStartScheduler+0x9e>
}
 8009c68:	bf00      	nop
 8009c6a:	3718      	adds	r7, #24
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd80      	pop	{r7, pc}
 8009c70:	08014fe8 	.word	0x08014fe8
 8009c74:	0800a041 	.word	0x0800a041
 8009c78:	20000668 	.word	0x20000668
 8009c7c:	20000664 	.word	0x20000664
 8009c80:	20000650 	.word	0x20000650
 8009c84:	20000648 	.word	0x20000648

08009c88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009c88:	b480      	push	{r7}
 8009c8a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009c8c:	4b04      	ldr	r3, [pc, #16]	; (8009ca0 <vTaskSuspendAll+0x18>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	3301      	adds	r3, #1
 8009c92:	4a03      	ldr	r2, [pc, #12]	; (8009ca0 <vTaskSuspendAll+0x18>)
 8009c94:	6013      	str	r3, [r2, #0]
}
 8009c96:	bf00      	nop
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bc80      	pop	{r7}
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	2000066c 	.word	0x2000066c

08009ca4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b084      	sub	sp, #16
 8009ca8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009caa:	2300      	movs	r3, #0
 8009cac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009cb2:	4b41      	ldr	r3, [pc, #260]	; (8009db8 <xTaskResumeAll+0x114>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d109      	bne.n	8009cce <xTaskResumeAll+0x2a>
 8009cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cbe:	f383 8811 	msr	BASEPRI, r3
 8009cc2:	f3bf 8f6f 	isb	sy
 8009cc6:	f3bf 8f4f 	dsb	sy
 8009cca:	603b      	str	r3, [r7, #0]
 8009ccc:	e7fe      	b.n	8009ccc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009cce:	f000 fbdb 	bl	800a488 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009cd2:	4b39      	ldr	r3, [pc, #228]	; (8009db8 <xTaskResumeAll+0x114>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	3b01      	subs	r3, #1
 8009cd8:	4a37      	ldr	r2, [pc, #220]	; (8009db8 <xTaskResumeAll+0x114>)
 8009cda:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cdc:	4b36      	ldr	r3, [pc, #216]	; (8009db8 <xTaskResumeAll+0x114>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d161      	bne.n	8009da8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009ce4:	4b35      	ldr	r3, [pc, #212]	; (8009dbc <xTaskResumeAll+0x118>)
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d05d      	beq.n	8009da8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009cec:	e02e      	b.n	8009d4c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8009cee:	4b34      	ldr	r3, [pc, #208]	; (8009dc0 <xTaskResumeAll+0x11c>)
 8009cf0:	68db      	ldr	r3, [r3, #12]
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	3318      	adds	r3, #24
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f7ff fd72 	bl	80097e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	3304      	adds	r3, #4
 8009d04:	4618      	mov	r0, r3
 8009d06:	f7ff fd6d 	bl	80097e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d0e:	2201      	movs	r2, #1
 8009d10:	409a      	lsls	r2, r3
 8009d12:	4b2c      	ldr	r3, [pc, #176]	; (8009dc4 <xTaskResumeAll+0x120>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	4a2a      	ldr	r2, [pc, #168]	; (8009dc4 <xTaskResumeAll+0x120>)
 8009d1a:	6013      	str	r3, [r2, #0]
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d20:	4613      	mov	r3, r2
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	4413      	add	r3, r2
 8009d26:	009b      	lsls	r3, r3, #2
 8009d28:	4a27      	ldr	r2, [pc, #156]	; (8009dc8 <xTaskResumeAll+0x124>)
 8009d2a:	441a      	add	r2, r3
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	3304      	adds	r3, #4
 8009d30:	4619      	mov	r1, r3
 8009d32:	4610      	mov	r0, r2
 8009d34:	f7ff fcfb 	bl	800972e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d3c:	4b23      	ldr	r3, [pc, #140]	; (8009dcc <xTaskResumeAll+0x128>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d302      	bcc.n	8009d4c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8009d46:	4b22      	ldr	r3, [pc, #136]	; (8009dd0 <xTaskResumeAll+0x12c>)
 8009d48:	2201      	movs	r2, #1
 8009d4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d4c:	4b1c      	ldr	r3, [pc, #112]	; (8009dc0 <xTaskResumeAll+0x11c>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1cc      	bne.n	8009cee <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d001      	beq.n	8009d5e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009d5a:	f000 fa23 	bl	800a1a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009d5e:	4b1d      	ldr	r3, [pc, #116]	; (8009dd4 <xTaskResumeAll+0x130>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d010      	beq.n	8009d8c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009d6a:	f000 f837 	bl	8009ddc <xTaskIncrementTick>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d002      	beq.n	8009d7a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8009d74:	4b16      	ldr	r3, [pc, #88]	; (8009dd0 <xTaskResumeAll+0x12c>)
 8009d76:	2201      	movs	r2, #1
 8009d78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	3b01      	subs	r3, #1
 8009d7e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d1f1      	bne.n	8009d6a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8009d86:	4b13      	ldr	r3, [pc, #76]	; (8009dd4 <xTaskResumeAll+0x130>)
 8009d88:	2200      	movs	r2, #0
 8009d8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009d8c:	4b10      	ldr	r3, [pc, #64]	; (8009dd0 <xTaskResumeAll+0x12c>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d009      	beq.n	8009da8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009d94:	2301      	movs	r3, #1
 8009d96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009d98:	4b0f      	ldr	r3, [pc, #60]	; (8009dd8 <xTaskResumeAll+0x134>)
 8009d9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d9e:	601a      	str	r2, [r3, #0]
 8009da0:	f3bf 8f4f 	dsb	sy
 8009da4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009da8:	f000 fb9c 	bl	800a4e4 <vPortExitCritical>

	return xAlreadyYielded;
 8009dac:	68bb      	ldr	r3, [r7, #8]
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3710      	adds	r7, #16
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
 8009db6:	bf00      	nop
 8009db8:	2000066c 	.word	0x2000066c
 8009dbc:	20000644 	.word	0x20000644
 8009dc0:	20000604 	.word	0x20000604
 8009dc4:	2000064c 	.word	0x2000064c
 8009dc8:	20000548 	.word	0x20000548
 8009dcc:	20000544 	.word	0x20000544
 8009dd0:	20000658 	.word	0x20000658
 8009dd4:	20000654 	.word	0x20000654
 8009dd8:	e000ed04 	.word	0xe000ed04

08009ddc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b086      	sub	sp, #24
 8009de0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009de2:	2300      	movs	r3, #0
 8009de4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009de6:	4b50      	ldr	r3, [pc, #320]	; (8009f28 <xTaskIncrementTick+0x14c>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	f040 808c 	bne.w	8009f08 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009df0:	4b4e      	ldr	r3, [pc, #312]	; (8009f2c <xTaskIncrementTick+0x150>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	3301      	adds	r3, #1
 8009df6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009df8:	4a4c      	ldr	r2, [pc, #304]	; (8009f2c <xTaskIncrementTick+0x150>)
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009dfe:	693b      	ldr	r3, [r7, #16]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d11f      	bne.n	8009e44 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e04:	4b4a      	ldr	r3, [pc, #296]	; (8009f30 <xTaskIncrementTick+0x154>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d009      	beq.n	8009e22 <xTaskIncrementTick+0x46>
 8009e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e12:	f383 8811 	msr	BASEPRI, r3
 8009e16:	f3bf 8f6f 	isb	sy
 8009e1a:	f3bf 8f4f 	dsb	sy
 8009e1e:	603b      	str	r3, [r7, #0]
 8009e20:	e7fe      	b.n	8009e20 <xTaskIncrementTick+0x44>
 8009e22:	4b43      	ldr	r3, [pc, #268]	; (8009f30 <xTaskIncrementTick+0x154>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	60fb      	str	r3, [r7, #12]
 8009e28:	4b42      	ldr	r3, [pc, #264]	; (8009f34 <xTaskIncrementTick+0x158>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4a40      	ldr	r2, [pc, #256]	; (8009f30 <xTaskIncrementTick+0x154>)
 8009e2e:	6013      	str	r3, [r2, #0]
 8009e30:	4a40      	ldr	r2, [pc, #256]	; (8009f34 <xTaskIncrementTick+0x158>)
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	6013      	str	r3, [r2, #0]
 8009e36:	4b40      	ldr	r3, [pc, #256]	; (8009f38 <xTaskIncrementTick+0x15c>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	4a3e      	ldr	r2, [pc, #248]	; (8009f38 <xTaskIncrementTick+0x15c>)
 8009e3e:	6013      	str	r3, [r2, #0]
 8009e40:	f000 f9b0 	bl	800a1a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009e44:	4b3d      	ldr	r3, [pc, #244]	; (8009f3c <xTaskIncrementTick+0x160>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	693a      	ldr	r2, [r7, #16]
 8009e4a:	429a      	cmp	r2, r3
 8009e4c:	d34d      	bcc.n	8009eea <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e4e:	4b38      	ldr	r3, [pc, #224]	; (8009f30 <xTaskIncrementTick+0x154>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d101      	bne.n	8009e5c <xTaskIncrementTick+0x80>
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e000      	b.n	8009e5e <xTaskIncrementTick+0x82>
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d004      	beq.n	8009e6c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e62:	4b36      	ldr	r3, [pc, #216]	; (8009f3c <xTaskIncrementTick+0x160>)
 8009e64:	f04f 32ff 	mov.w	r2, #4294967295
 8009e68:	601a      	str	r2, [r3, #0]
					break;
 8009e6a:	e03e      	b.n	8009eea <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009e6c:	4b30      	ldr	r3, [pc, #192]	; (8009f30 <xTaskIncrementTick+0x154>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	68db      	ldr	r3, [r3, #12]
 8009e74:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009e7c:	693a      	ldr	r2, [r7, #16]
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	429a      	cmp	r2, r3
 8009e82:	d203      	bcs.n	8009e8c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009e84:	4a2d      	ldr	r2, [pc, #180]	; (8009f3c <xTaskIncrementTick+0x160>)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6013      	str	r3, [r2, #0]
						break;
 8009e8a:	e02e      	b.n	8009eea <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	3304      	adds	r3, #4
 8009e90:	4618      	mov	r0, r3
 8009e92:	f7ff fca7 	bl	80097e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d004      	beq.n	8009ea8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	3318      	adds	r3, #24
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f7ff fc9e 	bl	80097e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eac:	2201      	movs	r2, #1
 8009eae:	409a      	lsls	r2, r3
 8009eb0:	4b23      	ldr	r3, [pc, #140]	; (8009f40 <xTaskIncrementTick+0x164>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	4a22      	ldr	r2, [pc, #136]	; (8009f40 <xTaskIncrementTick+0x164>)
 8009eb8:	6013      	str	r3, [r2, #0]
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ebe:	4613      	mov	r3, r2
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	4413      	add	r3, r2
 8009ec4:	009b      	lsls	r3, r3, #2
 8009ec6:	4a1f      	ldr	r2, [pc, #124]	; (8009f44 <xTaskIncrementTick+0x168>)
 8009ec8:	441a      	add	r2, r3
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	3304      	adds	r3, #4
 8009ece:	4619      	mov	r1, r3
 8009ed0:	4610      	mov	r0, r2
 8009ed2:	f7ff fc2c 	bl	800972e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eda:	4b1b      	ldr	r3, [pc, #108]	; (8009f48 <xTaskIncrementTick+0x16c>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d3b4      	bcc.n	8009e4e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ee8:	e7b1      	b.n	8009e4e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009eea:	4b17      	ldr	r3, [pc, #92]	; (8009f48 <xTaskIncrementTick+0x16c>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ef0:	4914      	ldr	r1, [pc, #80]	; (8009f44 <xTaskIncrementTick+0x168>)
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	009b      	lsls	r3, r3, #2
 8009ef6:	4413      	add	r3, r2
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	440b      	add	r3, r1
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d907      	bls.n	8009f12 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8009f02:	2301      	movs	r3, #1
 8009f04:	617b      	str	r3, [r7, #20]
 8009f06:	e004      	b.n	8009f12 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009f08:	4b10      	ldr	r3, [pc, #64]	; (8009f4c <xTaskIncrementTick+0x170>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	3301      	adds	r3, #1
 8009f0e:	4a0f      	ldr	r2, [pc, #60]	; (8009f4c <xTaskIncrementTick+0x170>)
 8009f10:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009f12:	4b0f      	ldr	r3, [pc, #60]	; (8009f50 <xTaskIncrementTick+0x174>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d001      	beq.n	8009f1e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009f1e:	697b      	ldr	r3, [r7, #20]
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3718      	adds	r7, #24
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}
 8009f28:	2000066c 	.word	0x2000066c
 8009f2c:	20000648 	.word	0x20000648
 8009f30:	200005fc 	.word	0x200005fc
 8009f34:	20000600 	.word	0x20000600
 8009f38:	2000065c 	.word	0x2000065c
 8009f3c:	20000664 	.word	0x20000664
 8009f40:	2000064c 	.word	0x2000064c
 8009f44:	20000548 	.word	0x20000548
 8009f48:	20000544 	.word	0x20000544
 8009f4c:	20000654 	.word	0x20000654
 8009f50:	20000658 	.word	0x20000658

08009f54 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b086      	sub	sp, #24
 8009f58:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009f5a:	4b32      	ldr	r3, [pc, #200]	; (800a024 <vTaskSwitchContext+0xd0>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d003      	beq.n	8009f6a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009f62:	4b31      	ldr	r3, [pc, #196]	; (800a028 <vTaskSwitchContext+0xd4>)
 8009f64:	2201      	movs	r2, #1
 8009f66:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009f68:	e057      	b.n	800a01a <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 8009f6a:	4b2f      	ldr	r3, [pc, #188]	; (800a028 <vTaskSwitchContext+0xd4>)
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009f70:	f7f6 feea 	bl	8000d48 <getRunTimeCounterValue>
 8009f74:	4602      	mov	r2, r0
 8009f76:	4b2d      	ldr	r3, [pc, #180]	; (800a02c <vTaskSwitchContext+0xd8>)
 8009f78:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009f7a:	4b2c      	ldr	r3, [pc, #176]	; (800a02c <vTaskSwitchContext+0xd8>)
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	4b2c      	ldr	r3, [pc, #176]	; (800a030 <vTaskSwitchContext+0xdc>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d909      	bls.n	8009f9a <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009f86:	4b2b      	ldr	r3, [pc, #172]	; (800a034 <vTaskSwitchContext+0xe0>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009f8c:	4a27      	ldr	r2, [pc, #156]	; (800a02c <vTaskSwitchContext+0xd8>)
 8009f8e:	6810      	ldr	r0, [r2, #0]
 8009f90:	4a27      	ldr	r2, [pc, #156]	; (800a030 <vTaskSwitchContext+0xdc>)
 8009f92:	6812      	ldr	r2, [r2, #0]
 8009f94:	1a82      	subs	r2, r0, r2
 8009f96:	440a      	add	r2, r1
 8009f98:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 8009f9a:	4b24      	ldr	r3, [pc, #144]	; (800a02c <vTaskSwitchContext+0xd8>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a24      	ldr	r2, [pc, #144]	; (800a030 <vTaskSwitchContext+0xdc>)
 8009fa0:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009fa2:	4b25      	ldr	r3, [pc, #148]	; (800a038 <vTaskSwitchContext+0xe4>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	fab3 f383 	clz	r3, r3
 8009fae:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009fb0:	7afb      	ldrb	r3, [r7, #11]
 8009fb2:	f1c3 031f 	rsb	r3, r3, #31
 8009fb6:	617b      	str	r3, [r7, #20]
 8009fb8:	4920      	ldr	r1, [pc, #128]	; (800a03c <vTaskSwitchContext+0xe8>)
 8009fba:	697a      	ldr	r2, [r7, #20]
 8009fbc:	4613      	mov	r3, r2
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	4413      	add	r3, r2
 8009fc2:	009b      	lsls	r3, r3, #2
 8009fc4:	440b      	add	r3, r1
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d109      	bne.n	8009fe0 <vTaskSwitchContext+0x8c>
	__asm volatile
 8009fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fd0:	f383 8811 	msr	BASEPRI, r3
 8009fd4:	f3bf 8f6f 	isb	sy
 8009fd8:	f3bf 8f4f 	dsb	sy
 8009fdc:	607b      	str	r3, [r7, #4]
 8009fde:	e7fe      	b.n	8009fde <vTaskSwitchContext+0x8a>
 8009fe0:	697a      	ldr	r2, [r7, #20]
 8009fe2:	4613      	mov	r3, r2
 8009fe4:	009b      	lsls	r3, r3, #2
 8009fe6:	4413      	add	r3, r2
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	4a14      	ldr	r2, [pc, #80]	; (800a03c <vTaskSwitchContext+0xe8>)
 8009fec:	4413      	add	r3, r2
 8009fee:	613b      	str	r3, [r7, #16]
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	685a      	ldr	r2, [r3, #4]
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	605a      	str	r2, [r3, #4]
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	685a      	ldr	r2, [r3, #4]
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	3308      	adds	r3, #8
 800a002:	429a      	cmp	r2, r3
 800a004:	d104      	bne.n	800a010 <vTaskSwitchContext+0xbc>
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	685b      	ldr	r3, [r3, #4]
 800a00a:	685a      	ldr	r2, [r3, #4]
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	605a      	str	r2, [r3, #4]
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	68db      	ldr	r3, [r3, #12]
 800a016:	4a07      	ldr	r2, [pc, #28]	; (800a034 <vTaskSwitchContext+0xe0>)
 800a018:	6013      	str	r3, [r2, #0]
}
 800a01a:	bf00      	nop
 800a01c:	3718      	adds	r7, #24
 800a01e:	46bd      	mov	sp, r7
 800a020:	bd80      	pop	{r7, pc}
 800a022:	bf00      	nop
 800a024:	2000066c 	.word	0x2000066c
 800a028:	20000658 	.word	0x20000658
 800a02c:	20000674 	.word	0x20000674
 800a030:	20000670 	.word	0x20000670
 800a034:	20000544 	.word	0x20000544
 800a038:	2000064c 	.word	0x2000064c
 800a03c:	20000548 	.word	0x20000548

0800a040 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b082      	sub	sp, #8
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a048:	f000 f852 	bl	800a0f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a04c:	4b06      	ldr	r3, [pc, #24]	; (800a068 <prvIdleTask+0x28>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	2b01      	cmp	r3, #1
 800a052:	d9f9      	bls.n	800a048 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a054:	4b05      	ldr	r3, [pc, #20]	; (800a06c <prvIdleTask+0x2c>)
 800a056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a05a:	601a      	str	r2, [r3, #0]
 800a05c:	f3bf 8f4f 	dsb	sy
 800a060:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a064:	e7f0      	b.n	800a048 <prvIdleTask+0x8>
 800a066:	bf00      	nop
 800a068:	20000548 	.word	0x20000548
 800a06c:	e000ed04 	.word	0xe000ed04

0800a070 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b082      	sub	sp, #8
 800a074:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a076:	2300      	movs	r3, #0
 800a078:	607b      	str	r3, [r7, #4]
 800a07a:	e00c      	b.n	800a096 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	4613      	mov	r3, r2
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	4413      	add	r3, r2
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	4a12      	ldr	r2, [pc, #72]	; (800a0d0 <prvInitialiseTaskLists+0x60>)
 800a088:	4413      	add	r3, r2
 800a08a:	4618      	mov	r0, r3
 800a08c:	f7ff fb24 	bl	80096d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	3301      	adds	r3, #1
 800a094:	607b      	str	r3, [r7, #4]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2b06      	cmp	r3, #6
 800a09a:	d9ef      	bls.n	800a07c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a09c:	480d      	ldr	r0, [pc, #52]	; (800a0d4 <prvInitialiseTaskLists+0x64>)
 800a09e:	f7ff fb1b 	bl	80096d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a0a2:	480d      	ldr	r0, [pc, #52]	; (800a0d8 <prvInitialiseTaskLists+0x68>)
 800a0a4:	f7ff fb18 	bl	80096d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a0a8:	480c      	ldr	r0, [pc, #48]	; (800a0dc <prvInitialiseTaskLists+0x6c>)
 800a0aa:	f7ff fb15 	bl	80096d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a0ae:	480c      	ldr	r0, [pc, #48]	; (800a0e0 <prvInitialiseTaskLists+0x70>)
 800a0b0:	f7ff fb12 	bl	80096d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a0b4:	480b      	ldr	r0, [pc, #44]	; (800a0e4 <prvInitialiseTaskLists+0x74>)
 800a0b6:	f7ff fb0f 	bl	80096d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a0ba:	4b0b      	ldr	r3, [pc, #44]	; (800a0e8 <prvInitialiseTaskLists+0x78>)
 800a0bc:	4a05      	ldr	r2, [pc, #20]	; (800a0d4 <prvInitialiseTaskLists+0x64>)
 800a0be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a0c0:	4b0a      	ldr	r3, [pc, #40]	; (800a0ec <prvInitialiseTaskLists+0x7c>)
 800a0c2:	4a05      	ldr	r2, [pc, #20]	; (800a0d8 <prvInitialiseTaskLists+0x68>)
 800a0c4:	601a      	str	r2, [r3, #0]
}
 800a0c6:	bf00      	nop
 800a0c8:	3708      	adds	r7, #8
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	20000548 	.word	0x20000548
 800a0d4:	200005d4 	.word	0x200005d4
 800a0d8:	200005e8 	.word	0x200005e8
 800a0dc:	20000604 	.word	0x20000604
 800a0e0:	20000618 	.word	0x20000618
 800a0e4:	20000630 	.word	0x20000630
 800a0e8:	200005fc 	.word	0x200005fc
 800a0ec:	20000600 	.word	0x20000600

0800a0f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b082      	sub	sp, #8
 800a0f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a0f6:	e019      	b.n	800a12c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a0f8:	f000 f9c6 	bl	800a488 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a0fc:	4b0f      	ldr	r3, [pc, #60]	; (800a13c <prvCheckTasksWaitingTermination+0x4c>)
 800a0fe:	68db      	ldr	r3, [r3, #12]
 800a100:	68db      	ldr	r3, [r3, #12]
 800a102:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	3304      	adds	r3, #4
 800a108:	4618      	mov	r0, r3
 800a10a:	f7ff fb6b 	bl	80097e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a10e:	4b0c      	ldr	r3, [pc, #48]	; (800a140 <prvCheckTasksWaitingTermination+0x50>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	3b01      	subs	r3, #1
 800a114:	4a0a      	ldr	r2, [pc, #40]	; (800a140 <prvCheckTasksWaitingTermination+0x50>)
 800a116:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a118:	4b0a      	ldr	r3, [pc, #40]	; (800a144 <prvCheckTasksWaitingTermination+0x54>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	3b01      	subs	r3, #1
 800a11e:	4a09      	ldr	r2, [pc, #36]	; (800a144 <prvCheckTasksWaitingTermination+0x54>)
 800a120:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a122:	f000 f9df 	bl	800a4e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f000 f80e 	bl	800a148 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a12c:	4b05      	ldr	r3, [pc, #20]	; (800a144 <prvCheckTasksWaitingTermination+0x54>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d1e1      	bne.n	800a0f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a134:	bf00      	nop
 800a136:	3708      	adds	r7, #8
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}
 800a13c:	20000618 	.word	0x20000618
 800a140:	20000644 	.word	0x20000644
 800a144:	2000062c 	.word	0x2000062c

0800a148 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a156:	2b00      	cmp	r3, #0
 800a158:	d108      	bne.n	800a16c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a15e:	4618      	mov	r0, r3
 800a160:	f000 fb0e 	bl	800a780 <vPortFree>
				vPortFree( pxTCB );
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 fb0b 	bl	800a780 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a16a:	e017      	b.n	800a19c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a172:	2b01      	cmp	r3, #1
 800a174:	d103      	bne.n	800a17e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f000 fb02 	bl	800a780 <vPortFree>
	}
 800a17c:	e00e      	b.n	800a19c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a184:	2b02      	cmp	r3, #2
 800a186:	d009      	beq.n	800a19c <prvDeleteTCB+0x54>
 800a188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a18c:	f383 8811 	msr	BASEPRI, r3
 800a190:	f3bf 8f6f 	isb	sy
 800a194:	f3bf 8f4f 	dsb	sy
 800a198:	60fb      	str	r3, [r7, #12]
 800a19a:	e7fe      	b.n	800a19a <prvDeleteTCB+0x52>
	}
 800a19c:	bf00      	nop
 800a19e:	3710      	adds	r7, #16
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1aa:	4b0e      	ldr	r3, [pc, #56]	; (800a1e4 <prvResetNextTaskUnblockTime+0x40>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d101      	bne.n	800a1b8 <prvResetNextTaskUnblockTime+0x14>
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	e000      	b.n	800a1ba <prvResetNextTaskUnblockTime+0x16>
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d004      	beq.n	800a1c8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a1be:	4b0a      	ldr	r3, [pc, #40]	; (800a1e8 <prvResetNextTaskUnblockTime+0x44>)
 800a1c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a1c4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a1c6:	e008      	b.n	800a1da <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a1c8:	4b06      	ldr	r3, [pc, #24]	; (800a1e4 <prvResetNextTaskUnblockTime+0x40>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	68db      	ldr	r3, [r3, #12]
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	685b      	ldr	r3, [r3, #4]
 800a1d6:	4a04      	ldr	r2, [pc, #16]	; (800a1e8 <prvResetNextTaskUnblockTime+0x44>)
 800a1d8:	6013      	str	r3, [r2, #0]
}
 800a1da:	bf00      	nop
 800a1dc:	370c      	adds	r7, #12
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bc80      	pop	{r7}
 800a1e2:	4770      	bx	lr
 800a1e4:	200005fc 	.word	0x200005fc
 800a1e8:	20000664 	.word	0x20000664

0800a1ec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
 800a1f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a1f6:	4b29      	ldr	r3, [pc, #164]	; (800a29c <prvAddCurrentTaskToDelayedList+0xb0>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1fc:	4b28      	ldr	r3, [pc, #160]	; (800a2a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	3304      	adds	r3, #4
 800a202:	4618      	mov	r0, r3
 800a204:	f7ff faee 	bl	80097e4 <uxListRemove>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d10b      	bne.n	800a226 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800a20e:	4b24      	ldr	r3, [pc, #144]	; (800a2a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a214:	2201      	movs	r2, #1
 800a216:	fa02 f303 	lsl.w	r3, r2, r3
 800a21a:	43da      	mvns	r2, r3
 800a21c:	4b21      	ldr	r3, [pc, #132]	; (800a2a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	4013      	ands	r3, r2
 800a222:	4a20      	ldr	r2, [pc, #128]	; (800a2a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a224:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a22c:	d10a      	bne.n	800a244 <prvAddCurrentTaskToDelayedList+0x58>
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d007      	beq.n	800a244 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a234:	4b1a      	ldr	r3, [pc, #104]	; (800a2a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	3304      	adds	r3, #4
 800a23a:	4619      	mov	r1, r3
 800a23c:	481a      	ldr	r0, [pc, #104]	; (800a2a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a23e:	f7ff fa76 	bl	800972e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a242:	e026      	b.n	800a292 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a244:	68fa      	ldr	r2, [r7, #12]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	4413      	add	r3, r2
 800a24a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a24c:	4b14      	ldr	r3, [pc, #80]	; (800a2a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	68ba      	ldr	r2, [r7, #8]
 800a252:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a254:	68ba      	ldr	r2, [r7, #8]
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	429a      	cmp	r2, r3
 800a25a:	d209      	bcs.n	800a270 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a25c:	4b13      	ldr	r3, [pc, #76]	; (800a2ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800a25e:	681a      	ldr	r2, [r3, #0]
 800a260:	4b0f      	ldr	r3, [pc, #60]	; (800a2a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	3304      	adds	r3, #4
 800a266:	4619      	mov	r1, r3
 800a268:	4610      	mov	r0, r2
 800a26a:	f7ff fa83 	bl	8009774 <vListInsert>
}
 800a26e:	e010      	b.n	800a292 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a270:	4b0f      	ldr	r3, [pc, #60]	; (800a2b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a272:	681a      	ldr	r2, [r3, #0]
 800a274:	4b0a      	ldr	r3, [pc, #40]	; (800a2a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	3304      	adds	r3, #4
 800a27a:	4619      	mov	r1, r3
 800a27c:	4610      	mov	r0, r2
 800a27e:	f7ff fa79 	bl	8009774 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a282:	4b0c      	ldr	r3, [pc, #48]	; (800a2b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	68ba      	ldr	r2, [r7, #8]
 800a288:	429a      	cmp	r2, r3
 800a28a:	d202      	bcs.n	800a292 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a28c:	4a09      	ldr	r2, [pc, #36]	; (800a2b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	6013      	str	r3, [r2, #0]
}
 800a292:	bf00      	nop
 800a294:	3710      	adds	r7, #16
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
 800a29a:	bf00      	nop
 800a29c:	20000648 	.word	0x20000648
 800a2a0:	20000544 	.word	0x20000544
 800a2a4:	2000064c 	.word	0x2000064c
 800a2a8:	20000630 	.word	0x20000630
 800a2ac:	20000600 	.word	0x20000600
 800a2b0:	200005fc 	.word	0x200005fc
 800a2b4:	20000664 	.word	0x20000664

0800a2b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b085      	sub	sp, #20
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	60f8      	str	r0, [r7, #12]
 800a2c0:	60b9      	str	r1, [r7, #8]
 800a2c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	3b04      	subs	r3, #4
 800a2c8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a2d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	3b04      	subs	r3, #4
 800a2d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	f023 0201 	bic.w	r2, r3, #1
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	3b04      	subs	r3, #4
 800a2e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a2e8:	4a08      	ldr	r2, [pc, #32]	; (800a30c <pxPortInitialiseStack+0x54>)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	3b14      	subs	r3, #20
 800a2f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a2f4:	687a      	ldr	r2, [r7, #4]
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	3b20      	subs	r3, #32
 800a2fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a300:	68fb      	ldr	r3, [r7, #12]
}
 800a302:	4618      	mov	r0, r3
 800a304:	3714      	adds	r7, #20
 800a306:	46bd      	mov	sp, r7
 800a308:	bc80      	pop	{r7}
 800a30a:	4770      	bx	lr
 800a30c:	0800a311 	.word	0x0800a311

0800a310 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a310:	b480      	push	{r7}
 800a312:	b085      	sub	sp, #20
 800a314:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a316:	2300      	movs	r3, #0
 800a318:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a31a:	4b10      	ldr	r3, [pc, #64]	; (800a35c <prvTaskExitError+0x4c>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a322:	d009      	beq.n	800a338 <prvTaskExitError+0x28>
 800a324:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a328:	f383 8811 	msr	BASEPRI, r3
 800a32c:	f3bf 8f6f 	isb	sy
 800a330:	f3bf 8f4f 	dsb	sy
 800a334:	60fb      	str	r3, [r7, #12]
 800a336:	e7fe      	b.n	800a336 <prvTaskExitError+0x26>
 800a338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a33c:	f383 8811 	msr	BASEPRI, r3
 800a340:	f3bf 8f6f 	isb	sy
 800a344:	f3bf 8f4f 	dsb	sy
 800a348:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a34a:	bf00      	nop
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d0fc      	beq.n	800a34c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a352:	bf00      	nop
 800a354:	3714      	adds	r7, #20
 800a356:	46bd      	mov	sp, r7
 800a358:	bc80      	pop	{r7}
 800a35a:	4770      	bx	lr
 800a35c:	200000e0 	.word	0x200000e0

0800a360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a360:	4b07      	ldr	r3, [pc, #28]	; (800a380 <pxCurrentTCBConst2>)
 800a362:	6819      	ldr	r1, [r3, #0]
 800a364:	6808      	ldr	r0, [r1, #0]
 800a366:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a36a:	f380 8809 	msr	PSP, r0
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f04f 0000 	mov.w	r0, #0
 800a376:	f380 8811 	msr	BASEPRI, r0
 800a37a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a37e:	4770      	bx	lr

0800a380 <pxCurrentTCBConst2>:
 800a380:	20000544 	.word	0x20000544
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a384:	bf00      	nop
 800a386:	bf00      	nop

0800a388 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a388:	4806      	ldr	r0, [pc, #24]	; (800a3a4 <prvPortStartFirstTask+0x1c>)
 800a38a:	6800      	ldr	r0, [r0, #0]
 800a38c:	6800      	ldr	r0, [r0, #0]
 800a38e:	f380 8808 	msr	MSP, r0
 800a392:	b662      	cpsie	i
 800a394:	b661      	cpsie	f
 800a396:	f3bf 8f4f 	dsb	sy
 800a39a:	f3bf 8f6f 	isb	sy
 800a39e:	df00      	svc	0
 800a3a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a3a2:	bf00      	nop
 800a3a4:	e000ed08 	.word	0xe000ed08

0800a3a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b084      	sub	sp, #16
 800a3ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a3ae:	4b31      	ldr	r3, [pc, #196]	; (800a474 <xPortStartScheduler+0xcc>)
 800a3b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	781b      	ldrb	r3, [r3, #0]
 800a3b6:	b2db      	uxtb	r3, r3
 800a3b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	22ff      	movs	r2, #255	; 0xff
 800a3be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	781b      	ldrb	r3, [r3, #0]
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a3c8:	78fb      	ldrb	r3, [r7, #3]
 800a3ca:	b2db      	uxtb	r3, r3
 800a3cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a3d0:	b2da      	uxtb	r2, r3
 800a3d2:	4b29      	ldr	r3, [pc, #164]	; (800a478 <xPortStartScheduler+0xd0>)
 800a3d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a3d6:	4b29      	ldr	r3, [pc, #164]	; (800a47c <xPortStartScheduler+0xd4>)
 800a3d8:	2207      	movs	r2, #7
 800a3da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3dc:	e009      	b.n	800a3f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a3de:	4b27      	ldr	r3, [pc, #156]	; (800a47c <xPortStartScheduler+0xd4>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	3b01      	subs	r3, #1
 800a3e4:	4a25      	ldr	r2, [pc, #148]	; (800a47c <xPortStartScheduler+0xd4>)
 800a3e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a3e8:	78fb      	ldrb	r3, [r7, #3]
 800a3ea:	b2db      	uxtb	r3, r3
 800a3ec:	005b      	lsls	r3, r3, #1
 800a3ee:	b2db      	uxtb	r3, r3
 800a3f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3f2:	78fb      	ldrb	r3, [r7, #3]
 800a3f4:	b2db      	uxtb	r3, r3
 800a3f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3fa:	2b80      	cmp	r3, #128	; 0x80
 800a3fc:	d0ef      	beq.n	800a3de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a3fe:	4b1f      	ldr	r3, [pc, #124]	; (800a47c <xPortStartScheduler+0xd4>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f1c3 0307 	rsb	r3, r3, #7
 800a406:	2b04      	cmp	r3, #4
 800a408:	d009      	beq.n	800a41e <xPortStartScheduler+0x76>
 800a40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a40e:	f383 8811 	msr	BASEPRI, r3
 800a412:	f3bf 8f6f 	isb	sy
 800a416:	f3bf 8f4f 	dsb	sy
 800a41a:	60bb      	str	r3, [r7, #8]
 800a41c:	e7fe      	b.n	800a41c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a41e:	4b17      	ldr	r3, [pc, #92]	; (800a47c <xPortStartScheduler+0xd4>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	021b      	lsls	r3, r3, #8
 800a424:	4a15      	ldr	r2, [pc, #84]	; (800a47c <xPortStartScheduler+0xd4>)
 800a426:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a428:	4b14      	ldr	r3, [pc, #80]	; (800a47c <xPortStartScheduler+0xd4>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a430:	4a12      	ldr	r2, [pc, #72]	; (800a47c <xPortStartScheduler+0xd4>)
 800a432:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	b2da      	uxtb	r2, r3
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a43c:	4b10      	ldr	r3, [pc, #64]	; (800a480 <xPortStartScheduler+0xd8>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4a0f      	ldr	r2, [pc, #60]	; (800a480 <xPortStartScheduler+0xd8>)
 800a442:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a446:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a448:	4b0d      	ldr	r3, [pc, #52]	; (800a480 <xPortStartScheduler+0xd8>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a0c      	ldr	r2, [pc, #48]	; (800a480 <xPortStartScheduler+0xd8>)
 800a44e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a452:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a454:	f000 f8b0 	bl	800a5b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a458:	4b0a      	ldr	r3, [pc, #40]	; (800a484 <xPortStartScheduler+0xdc>)
 800a45a:	2200      	movs	r2, #0
 800a45c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a45e:	f7ff ff93 	bl	800a388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a462:	f7ff fd77 	bl	8009f54 <vTaskSwitchContext>
	prvTaskExitError();
 800a466:	f7ff ff53 	bl	800a310 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a46a:	2300      	movs	r3, #0
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3710      	adds	r7, #16
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}
 800a474:	e000e400 	.word	0xe000e400
 800a478:	20000678 	.word	0x20000678
 800a47c:	2000067c 	.word	0x2000067c
 800a480:	e000ed20 	.word	0xe000ed20
 800a484:	200000e0 	.word	0x200000e0

0800a488 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a492:	f383 8811 	msr	BASEPRI, r3
 800a496:	f3bf 8f6f 	isb	sy
 800a49a:	f3bf 8f4f 	dsb	sy
 800a49e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a4a0:	4b0e      	ldr	r3, [pc, #56]	; (800a4dc <vPortEnterCritical+0x54>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	4a0d      	ldr	r2, [pc, #52]	; (800a4dc <vPortEnterCritical+0x54>)
 800a4a8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a4aa:	4b0c      	ldr	r3, [pc, #48]	; (800a4dc <vPortEnterCritical+0x54>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	2b01      	cmp	r3, #1
 800a4b0:	d10e      	bne.n	800a4d0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a4b2:	4b0b      	ldr	r3, [pc, #44]	; (800a4e0 <vPortEnterCritical+0x58>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	b2db      	uxtb	r3, r3
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d009      	beq.n	800a4d0 <vPortEnterCritical+0x48>
 800a4bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c0:	f383 8811 	msr	BASEPRI, r3
 800a4c4:	f3bf 8f6f 	isb	sy
 800a4c8:	f3bf 8f4f 	dsb	sy
 800a4cc:	603b      	str	r3, [r7, #0]
 800a4ce:	e7fe      	b.n	800a4ce <vPortEnterCritical+0x46>
	}
}
 800a4d0:	bf00      	nop
 800a4d2:	370c      	adds	r7, #12
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bc80      	pop	{r7}
 800a4d8:	4770      	bx	lr
 800a4da:	bf00      	nop
 800a4dc:	200000e0 	.word	0x200000e0
 800a4e0:	e000ed04 	.word	0xe000ed04

0800a4e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b083      	sub	sp, #12
 800a4e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a4ea:	4b10      	ldr	r3, [pc, #64]	; (800a52c <vPortExitCritical+0x48>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d109      	bne.n	800a506 <vPortExitCritical+0x22>
 800a4f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f6:	f383 8811 	msr	BASEPRI, r3
 800a4fa:	f3bf 8f6f 	isb	sy
 800a4fe:	f3bf 8f4f 	dsb	sy
 800a502:	607b      	str	r3, [r7, #4]
 800a504:	e7fe      	b.n	800a504 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800a506:	4b09      	ldr	r3, [pc, #36]	; (800a52c <vPortExitCritical+0x48>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	3b01      	subs	r3, #1
 800a50c:	4a07      	ldr	r2, [pc, #28]	; (800a52c <vPortExitCritical+0x48>)
 800a50e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a510:	4b06      	ldr	r3, [pc, #24]	; (800a52c <vPortExitCritical+0x48>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d104      	bne.n	800a522 <vPortExitCritical+0x3e>
 800a518:	2300      	movs	r3, #0
 800a51a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800a522:	bf00      	nop
 800a524:	370c      	adds	r7, #12
 800a526:	46bd      	mov	sp, r7
 800a528:	bc80      	pop	{r7}
 800a52a:	4770      	bx	lr
 800a52c:	200000e0 	.word	0x200000e0

0800a530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a530:	f3ef 8009 	mrs	r0, PSP
 800a534:	f3bf 8f6f 	isb	sy
 800a538:	4b0d      	ldr	r3, [pc, #52]	; (800a570 <pxCurrentTCBConst>)
 800a53a:	681a      	ldr	r2, [r3, #0]
 800a53c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a540:	6010      	str	r0, [r2, #0]
 800a542:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a546:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a54a:	f380 8811 	msr	BASEPRI, r0
 800a54e:	f7ff fd01 	bl	8009f54 <vTaskSwitchContext>
 800a552:	f04f 0000 	mov.w	r0, #0
 800a556:	f380 8811 	msr	BASEPRI, r0
 800a55a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a55e:	6819      	ldr	r1, [r3, #0]
 800a560:	6808      	ldr	r0, [r1, #0]
 800a562:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a566:	f380 8809 	msr	PSP, r0
 800a56a:	f3bf 8f6f 	isb	sy
 800a56e:	4770      	bx	lr

0800a570 <pxCurrentTCBConst>:
 800a570:	20000544 	.word	0x20000544
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a574:	bf00      	nop
 800a576:	bf00      	nop

0800a578 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af00      	add	r7, sp, #0
	__asm volatile
 800a57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a582:	f383 8811 	msr	BASEPRI, r3
 800a586:	f3bf 8f6f 	isb	sy
 800a58a:	f3bf 8f4f 	dsb	sy
 800a58e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a590:	f7ff fc24 	bl	8009ddc <xTaskIncrementTick>
 800a594:	4603      	mov	r3, r0
 800a596:	2b00      	cmp	r3, #0
 800a598:	d003      	beq.n	800a5a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a59a:	4b06      	ldr	r3, [pc, #24]	; (800a5b4 <SysTick_Handler+0x3c>)
 800a59c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5a0:	601a      	str	r2, [r3, #0]
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800a5ac:	bf00      	nop
 800a5ae:	3708      	adds	r7, #8
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}
 800a5b4:	e000ed04 	.word	0xe000ed04

0800a5b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a5bc:	4b0a      	ldr	r3, [pc, #40]	; (800a5e8 <vPortSetupTimerInterrupt+0x30>)
 800a5be:	2200      	movs	r2, #0
 800a5c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a5c2:	4b0a      	ldr	r3, [pc, #40]	; (800a5ec <vPortSetupTimerInterrupt+0x34>)
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a5c8:	4b09      	ldr	r3, [pc, #36]	; (800a5f0 <vPortSetupTimerInterrupt+0x38>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a09      	ldr	r2, [pc, #36]	; (800a5f4 <vPortSetupTimerInterrupt+0x3c>)
 800a5ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a5d2:	099b      	lsrs	r3, r3, #6
 800a5d4:	4a08      	ldr	r2, [pc, #32]	; (800a5f8 <vPortSetupTimerInterrupt+0x40>)
 800a5d6:	3b01      	subs	r3, #1
 800a5d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a5da:	4b03      	ldr	r3, [pc, #12]	; (800a5e8 <vPortSetupTimerInterrupt+0x30>)
 800a5dc:	2207      	movs	r2, #7
 800a5de:	601a      	str	r2, [r3, #0]
}
 800a5e0:	bf00      	nop
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bc80      	pop	{r7}
 800a5e6:	4770      	bx	lr
 800a5e8:	e000e010 	.word	0xe000e010
 800a5ec:	e000e018 	.word	0xe000e018
 800a5f0:	20000000 	.word	0x20000000
 800a5f4:	10624dd3 	.word	0x10624dd3
 800a5f8:	e000e014 	.word	0xe000e014

0800a5fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b08a      	sub	sp, #40	; 0x28
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a604:	2300      	movs	r3, #0
 800a606:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a608:	f7ff fb3e 	bl	8009c88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a60c:	4b57      	ldr	r3, [pc, #348]	; (800a76c <pvPortMalloc+0x170>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d101      	bne.n	800a618 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a614:	f000 f90c 	bl	800a830 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a618:	4b55      	ldr	r3, [pc, #340]	; (800a770 <pvPortMalloc+0x174>)
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	4013      	ands	r3, r2
 800a620:	2b00      	cmp	r3, #0
 800a622:	f040 808c 	bne.w	800a73e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d01c      	beq.n	800a666 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800a62c:	2208      	movs	r2, #8
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4413      	add	r3, r2
 800a632:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f003 0307 	and.w	r3, r3, #7
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d013      	beq.n	800a666 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f023 0307 	bic.w	r3, r3, #7
 800a644:	3308      	adds	r3, #8
 800a646:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f003 0307 	and.w	r3, r3, #7
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d009      	beq.n	800a666 <pvPortMalloc+0x6a>
	__asm volatile
 800a652:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a656:	f383 8811 	msr	BASEPRI, r3
 800a65a:	f3bf 8f6f 	isb	sy
 800a65e:	f3bf 8f4f 	dsb	sy
 800a662:	617b      	str	r3, [r7, #20]
 800a664:	e7fe      	b.n	800a664 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d068      	beq.n	800a73e <pvPortMalloc+0x142>
 800a66c:	4b41      	ldr	r3, [pc, #260]	; (800a774 <pvPortMalloc+0x178>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	429a      	cmp	r2, r3
 800a674:	d863      	bhi.n	800a73e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a676:	4b40      	ldr	r3, [pc, #256]	; (800a778 <pvPortMalloc+0x17c>)
 800a678:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a67a:	4b3f      	ldr	r3, [pc, #252]	; (800a778 <pvPortMalloc+0x17c>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a680:	e004      	b.n	800a68c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800a682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a684:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a68c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a68e:	685b      	ldr	r3, [r3, #4]
 800a690:	687a      	ldr	r2, [r7, #4]
 800a692:	429a      	cmp	r2, r3
 800a694:	d903      	bls.n	800a69e <pvPortMalloc+0xa2>
 800a696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d1f1      	bne.n	800a682 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a69e:	4b33      	ldr	r3, [pc, #204]	; (800a76c <pvPortMalloc+0x170>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6a4:	429a      	cmp	r2, r3
 800a6a6:	d04a      	beq.n	800a73e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a6a8:	6a3b      	ldr	r3, [r7, #32]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	2208      	movs	r2, #8
 800a6ae:	4413      	add	r3, r2
 800a6b0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a6b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6b4:	681a      	ldr	r2, [r3, #0]
 800a6b6:	6a3b      	ldr	r3, [r7, #32]
 800a6b8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6bc:	685a      	ldr	r2, [r3, #4]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	1ad2      	subs	r2, r2, r3
 800a6c2:	2308      	movs	r3, #8
 800a6c4:	005b      	lsls	r3, r3, #1
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d91e      	bls.n	800a708 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a6ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	4413      	add	r3, r2
 800a6d0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6d2:	69bb      	ldr	r3, [r7, #24]
 800a6d4:	f003 0307 	and.w	r3, r3, #7
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d009      	beq.n	800a6f0 <pvPortMalloc+0xf4>
 800a6dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e0:	f383 8811 	msr	BASEPRI, r3
 800a6e4:	f3bf 8f6f 	isb	sy
 800a6e8:	f3bf 8f4f 	dsb	sy
 800a6ec:	613b      	str	r3, [r7, #16]
 800a6ee:	e7fe      	b.n	800a6ee <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f2:	685a      	ldr	r2, [r3, #4]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	1ad2      	subs	r2, r2, r3
 800a6f8:	69bb      	ldr	r3, [r7, #24]
 800a6fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a6fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6fe:	687a      	ldr	r2, [r7, #4]
 800a700:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a702:	69b8      	ldr	r0, [r7, #24]
 800a704:	f000 f8f6 	bl	800a8f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a708:	4b1a      	ldr	r3, [pc, #104]	; (800a774 <pvPortMalloc+0x178>)
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	1ad3      	subs	r3, r2, r3
 800a712:	4a18      	ldr	r2, [pc, #96]	; (800a774 <pvPortMalloc+0x178>)
 800a714:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a716:	4b17      	ldr	r3, [pc, #92]	; (800a774 <pvPortMalloc+0x178>)
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	4b18      	ldr	r3, [pc, #96]	; (800a77c <pvPortMalloc+0x180>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	429a      	cmp	r2, r3
 800a720:	d203      	bcs.n	800a72a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a722:	4b14      	ldr	r3, [pc, #80]	; (800a774 <pvPortMalloc+0x178>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4a15      	ldr	r2, [pc, #84]	; (800a77c <pvPortMalloc+0x180>)
 800a728:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a72a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a72c:	685a      	ldr	r2, [r3, #4]
 800a72e:	4b10      	ldr	r3, [pc, #64]	; (800a770 <pvPortMalloc+0x174>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	431a      	orrs	r2, r3
 800a734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a736:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a73a:	2200      	movs	r2, #0
 800a73c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a73e:	f7ff fab1 	bl	8009ca4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a742:	69fb      	ldr	r3, [r7, #28]
 800a744:	f003 0307 	and.w	r3, r3, #7
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d009      	beq.n	800a760 <pvPortMalloc+0x164>
 800a74c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a750:	f383 8811 	msr	BASEPRI, r3
 800a754:	f3bf 8f6f 	isb	sy
 800a758:	f3bf 8f4f 	dsb	sy
 800a75c:	60fb      	str	r3, [r7, #12]
 800a75e:	e7fe      	b.n	800a75e <pvPortMalloc+0x162>
	return pvReturn;
 800a760:	69fb      	ldr	r3, [r7, #28]
}
 800a762:	4618      	mov	r0, r3
 800a764:	3728      	adds	r7, #40	; 0x28
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	20002868 	.word	0x20002868
 800a770:	20002874 	.word	0x20002874
 800a774:	2000286c 	.word	0x2000286c
 800a778:	20002860 	.word	0x20002860
 800a77c:	20002870 	.word	0x20002870

0800a780 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b086      	sub	sp, #24
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d046      	beq.n	800a820 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a792:	2308      	movs	r3, #8
 800a794:	425b      	negs	r3, r3
 800a796:	697a      	ldr	r2, [r7, #20]
 800a798:	4413      	add	r3, r2
 800a79a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	685a      	ldr	r2, [r3, #4]
 800a7a4:	4b20      	ldr	r3, [pc, #128]	; (800a828 <vPortFree+0xa8>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4013      	ands	r3, r2
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d109      	bne.n	800a7c2 <vPortFree+0x42>
 800a7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7b2:	f383 8811 	msr	BASEPRI, r3
 800a7b6:	f3bf 8f6f 	isb	sy
 800a7ba:	f3bf 8f4f 	dsb	sy
 800a7be:	60fb      	str	r3, [r7, #12]
 800a7c0:	e7fe      	b.n	800a7c0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a7c2:	693b      	ldr	r3, [r7, #16]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d009      	beq.n	800a7de <vPortFree+0x5e>
 800a7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ce:	f383 8811 	msr	BASEPRI, r3
 800a7d2:	f3bf 8f6f 	isb	sy
 800a7d6:	f3bf 8f4f 	dsb	sy
 800a7da:	60bb      	str	r3, [r7, #8]
 800a7dc:	e7fe      	b.n	800a7dc <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	685a      	ldr	r2, [r3, #4]
 800a7e2:	4b11      	ldr	r3, [pc, #68]	; (800a828 <vPortFree+0xa8>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4013      	ands	r3, r2
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d019      	beq.n	800a820 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d115      	bne.n	800a820 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	685a      	ldr	r2, [r3, #4]
 800a7f8:	4b0b      	ldr	r3, [pc, #44]	; (800a828 <vPortFree+0xa8>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	43db      	mvns	r3, r3
 800a7fe:	401a      	ands	r2, r3
 800a800:	693b      	ldr	r3, [r7, #16]
 800a802:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a804:	f7ff fa40 	bl	8009c88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	685a      	ldr	r2, [r3, #4]
 800a80c:	4b07      	ldr	r3, [pc, #28]	; (800a82c <vPortFree+0xac>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	4413      	add	r3, r2
 800a812:	4a06      	ldr	r2, [pc, #24]	; (800a82c <vPortFree+0xac>)
 800a814:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a816:	6938      	ldr	r0, [r7, #16]
 800a818:	f000 f86c 	bl	800a8f4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a81c:	f7ff fa42 	bl	8009ca4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a820:	bf00      	nop
 800a822:	3718      	adds	r7, #24
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}
 800a828:	20002874 	.word	0x20002874
 800a82c:	2000286c 	.word	0x2000286c

0800a830 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a830:	b480      	push	{r7}
 800a832:	b085      	sub	sp, #20
 800a834:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a836:	f242 13e0 	movw	r3, #8672	; 0x21e0
 800a83a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a83c:	4b27      	ldr	r3, [pc, #156]	; (800a8dc <prvHeapInit+0xac>)
 800a83e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	f003 0307 	and.w	r3, r3, #7
 800a846:	2b00      	cmp	r3, #0
 800a848:	d00c      	beq.n	800a864 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	3307      	adds	r3, #7
 800a84e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f023 0307 	bic.w	r3, r3, #7
 800a856:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a858:	68ba      	ldr	r2, [r7, #8]
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	1ad3      	subs	r3, r2, r3
 800a85e:	4a1f      	ldr	r2, [pc, #124]	; (800a8dc <prvHeapInit+0xac>)
 800a860:	4413      	add	r3, r2
 800a862:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a868:	4a1d      	ldr	r2, [pc, #116]	; (800a8e0 <prvHeapInit+0xb0>)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a86e:	4b1c      	ldr	r3, [pc, #112]	; (800a8e0 <prvHeapInit+0xb0>)
 800a870:	2200      	movs	r2, #0
 800a872:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	68ba      	ldr	r2, [r7, #8]
 800a878:	4413      	add	r3, r2
 800a87a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a87c:	2208      	movs	r2, #8
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	1a9b      	subs	r3, r3, r2
 800a882:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f023 0307 	bic.w	r3, r3, #7
 800a88a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	4a15      	ldr	r2, [pc, #84]	; (800a8e4 <prvHeapInit+0xb4>)
 800a890:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a892:	4b14      	ldr	r3, [pc, #80]	; (800a8e4 <prvHeapInit+0xb4>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	2200      	movs	r2, #0
 800a898:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a89a:	4b12      	ldr	r3, [pc, #72]	; (800a8e4 <prvHeapInit+0xb4>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	68fa      	ldr	r2, [r7, #12]
 800a8aa:	1ad2      	subs	r2, r2, r3
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a8b0:	4b0c      	ldr	r3, [pc, #48]	; (800a8e4 <prvHeapInit+0xb4>)
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	4a0a      	ldr	r2, [pc, #40]	; (800a8e8 <prvHeapInit+0xb8>)
 800a8be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	685b      	ldr	r3, [r3, #4]
 800a8c4:	4a09      	ldr	r2, [pc, #36]	; (800a8ec <prvHeapInit+0xbc>)
 800a8c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a8c8:	4b09      	ldr	r3, [pc, #36]	; (800a8f0 <prvHeapInit+0xc0>)
 800a8ca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a8ce:	601a      	str	r2, [r3, #0]
}
 800a8d0:	bf00      	nop
 800a8d2:	3714      	adds	r7, #20
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bc80      	pop	{r7}
 800a8d8:	4770      	bx	lr
 800a8da:	bf00      	nop
 800a8dc:	20000680 	.word	0x20000680
 800a8e0:	20002860 	.word	0x20002860
 800a8e4:	20002868 	.word	0x20002868
 800a8e8:	20002870 	.word	0x20002870
 800a8ec:	2000286c 	.word	0x2000286c
 800a8f0:	20002874 	.word	0x20002874

0800a8f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a8fc:	4b27      	ldr	r3, [pc, #156]	; (800a99c <prvInsertBlockIntoFreeList+0xa8>)
 800a8fe:	60fb      	str	r3, [r7, #12]
 800a900:	e002      	b.n	800a908 <prvInsertBlockIntoFreeList+0x14>
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	60fb      	str	r3, [r7, #12]
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	687a      	ldr	r2, [r7, #4]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d8f7      	bhi.n	800a902 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	68ba      	ldr	r2, [r7, #8]
 800a91c:	4413      	add	r3, r2
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	429a      	cmp	r2, r3
 800a922:	d108      	bne.n	800a936 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	685a      	ldr	r2, [r3, #4]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	441a      	add	r2, r3
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	68ba      	ldr	r2, [r7, #8]
 800a940:	441a      	add	r2, r3
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	429a      	cmp	r2, r3
 800a948:	d118      	bne.n	800a97c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681a      	ldr	r2, [r3, #0]
 800a94e:	4b14      	ldr	r3, [pc, #80]	; (800a9a0 <prvInsertBlockIntoFreeList+0xac>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	429a      	cmp	r2, r3
 800a954:	d00d      	beq.n	800a972 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	685a      	ldr	r2, [r3, #4]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	685b      	ldr	r3, [r3, #4]
 800a960:	441a      	add	r2, r3
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	681a      	ldr	r2, [r3, #0]
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	601a      	str	r2, [r3, #0]
 800a970:	e008      	b.n	800a984 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a972:	4b0b      	ldr	r3, [pc, #44]	; (800a9a0 <prvInsertBlockIntoFreeList+0xac>)
 800a974:	681a      	ldr	r2, [r3, #0]
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	601a      	str	r2, [r3, #0]
 800a97a:	e003      	b.n	800a984 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681a      	ldr	r2, [r3, #0]
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a984:	68fa      	ldr	r2, [r7, #12]
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	429a      	cmp	r2, r3
 800a98a:	d002      	beq.n	800a992 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	687a      	ldr	r2, [r7, #4]
 800a990:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a992:	bf00      	nop
 800a994:	3714      	adds	r7, #20
 800a996:	46bd      	mov	sp, r7
 800a998:	bc80      	pop	{r7}
 800a99a:	4770      	bx	lr
 800a99c:	20002860 	.word	0x20002860
 800a9a0:	20002868 	.word	0x20002868

0800a9a4 <AD1938_IO_Init>:
**  Created on	: 20190401
**  Description	:
**  Return		: 
********************************************************************************/
void AD1938_IO_Init(void)
{///===
 800a9a4:	b480      	push	{r7}
 800a9a6:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AD1938_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AD1978_RESET_CTL, GPIO_PinOutput);
}
 800a9a8:	bf00      	nop
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bc80      	pop	{r7}
 800a9ae:	4770      	bx	lr

0800a9b0 <AmpMute>:
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader
};
void AmpMute(SCH_BOOL OnOff)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b082      	sub	sp, #8
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	71fb      	strb	r3, [r7, #7]
	if(App_Amp.AmpState==AMP_NORMAL)
 800a9ba:	4b08      	ldr	r3, [pc, #32]	; (800a9dc <AmpMute+0x2c>)
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	2b03      	cmp	r3, #3
 800a9c0:	d108      	bne.n	800a9d4 <AmpMute+0x24>
	{
		if(App_Amp.pAmpMute)
 800a9c2:	4b06      	ldr	r3, [pc, #24]	; (800a9dc <AmpMute+0x2c>)
 800a9c4:	68db      	ldr	r3, [r3, #12]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d004      	beq.n	800a9d4 <AmpMute+0x24>
			App_Amp.pAmpMute(OnOff);
 800a9ca:	4b04      	ldr	r3, [pc, #16]	; (800a9dc <AmpMute+0x2c>)
 800a9cc:	68db      	ldr	r3, [r3, #12]
 800a9ce:	79fa      	ldrb	r2, [r7, #7]
 800a9d0:	4610      	mov	r0, r2
 800a9d2:	4798      	blx	r3
	}
}
 800a9d4:	bf00      	nop
 800a9d6:	3708      	adds	r7, #8
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}
 800a9dc:	20002dec 	.word	0x20002dec

0800a9e0 <TASK_Amp_Pro>:
**  Created on    : 
**  Description   : 16MS
**  Return        : 
********************************************************************************/
void TASK_Amp_Pro(void)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	af00      	add	r7, sp, #0
		case AMP_CLOSE:
			break;
		default:break;
	}
#endif
}
 800a9e4:	bf00      	nop
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bc80      	pop	{r7}
 800a9ea:	4770      	bx	lr

0800a9ec <M2B_TxService>:
**  Created on	: 20190402
**  Description	:
**  Return		: 
********************************************************************************/
void M2B_TxService(void)
{
 800a9ec:	b590      	push	{r4, r7, lr}
 800a9ee:	b089      	sub	sp, #36	; 0x24
 800a9f0:	af00      	add	r7, sp, #0
	MESSAGE pMsg;
	SCH_U8 *pData=&BtTx_Data;
 800a9f2:	4b9f      	ldr	r3, [pc, #636]	; (800ac70 <M2B_TxService+0x284>)
 800a9f4:	617b      	str	r3, [r7, #20]
	SCH_U8 length_data = 0;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	77fb      	strb	r3, [r7, #31]
	SCH_U8 sub_id,index,i;
	if(FALSE==GetMessage(BT_MODULE,&pMsg))
 800a9fa:	1d3b      	adds	r3, r7, #4
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	2003      	movs	r0, #3
 800aa00:	f006 fd78 	bl	80114f4 <GetMessage>
 800aa04:	4603      	mov	r3, r0
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	f000 8794 	beq.w	800b934 <M2B_TxService+0xf48>
		return;
	sub_id=LSB(pMsg.prm);
 800aa0c:	88fb      	ldrh	r3, [r7, #6]
 800aa0e:	74fb      	strb	r3, [r7, #19]
	index =MSB(pMsg.prm);
 800aa10:	88fb      	ldrh	r3, [r7, #6]
 800aa12:	0a1b      	lsrs	r3, r3, #8
 800aa14:	b29b      	uxth	r3, r3
 800aa16:	74bb      	strb	r3, [r7, #18]
	switch(pMsg.ID)
 800aa18:	793b      	ldrb	r3, [r7, #4]
 800aa1a:	3b01      	subs	r3, #1
 800aa1c:	2b0a      	cmp	r3, #10
 800aa1e:	f200 86fe 	bhi.w	800b81e <M2B_TxService+0xe32>
 800aa22:	a201      	add	r2, pc, #4	; (adr r2, 800aa28 <M2B_TxService+0x3c>)
 800aa24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa28:	0800aaaf 	.word	0x0800aaaf
 800aa2c:	0800b81f 	.word	0x0800b81f
 800aa30:	0800b81f 	.word	0x0800b81f
 800aa34:	0800b81f 	.word	0x0800b81f
 800aa38:	0800b81f 	.word	0x0800b81f
 800aa3c:	0800b81f 	.word	0x0800b81f
 800aa40:	0800b81f 	.word	0x0800b81f
 800aa44:	0800aa55 	.word	0x0800aa55
 800aa48:	0800b81f 	.word	0x0800b81f
 800aa4c:	0800aad1 	.word	0x0800aad1
 800aa50:	0800b69f 	.word	0x0800b69f
	{
		case M2A_IAP_CMD:
			switch(sub_id)
 800aa54:	7cfb      	ldrb	r3, [r7, #19]
 800aa56:	2b02      	cmp	r3, #2
 800aa58:	d026      	beq.n	800aaa8 <M2B_TxService+0xbc>
 800aa5a:	2b03      	cmp	r3, #3
 800aa5c:	d013      	beq.n	800aa86 <M2B_TxService+0x9a>
 800aa5e:	2b01      	cmp	r3, #1
 800aa60:	d000      	beq.n	800aa64 <M2B_TxService+0x78>
					break;
				case M2A_IAP_REQ_RESET:
					pData[length_data++]=0x00;
					pData[length_data++]=0x00;
					break;
				default:break;
 800aa62:	e022      	b.n	800aaaa <M2B_TxService+0xbe>
					pData[length_data++]=0x00;
 800aa64:	7ffb      	ldrb	r3, [r7, #31]
 800aa66:	1c5a      	adds	r2, r3, #1
 800aa68:	77fa      	strb	r2, [r7, #31]
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	697b      	ldr	r3, [r7, #20]
 800aa6e:	4413      	add	r3, r2
 800aa70:	2200      	movs	r2, #0
 800aa72:	701a      	strb	r2, [r3, #0]
					pData[length_data++]=0x00;
 800aa74:	7ffb      	ldrb	r3, [r7, #31]
 800aa76:	1c5a      	adds	r2, r3, #1
 800aa78:	77fa      	strb	r2, [r7, #31]
 800aa7a:	461a      	mov	r2, r3
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	4413      	add	r3, r2
 800aa80:	2200      	movs	r2, #0
 800aa82:	701a      	strb	r2, [r3, #0]
					break;
 800aa84:	e011      	b.n	800aaaa <M2B_TxService+0xbe>
					pData[length_data++]=0x00;
 800aa86:	7ffb      	ldrb	r3, [r7, #31]
 800aa88:	1c5a      	adds	r2, r3, #1
 800aa8a:	77fa      	strb	r2, [r7, #31]
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	4413      	add	r3, r2
 800aa92:	2200      	movs	r2, #0
 800aa94:	701a      	strb	r2, [r3, #0]
					pData[length_data++]=0x00;
 800aa96:	7ffb      	ldrb	r3, [r7, #31]
 800aa98:	1c5a      	adds	r2, r3, #1
 800aa9a:	77fa      	strb	r2, [r7, #31]
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	4413      	add	r3, r2
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	701a      	strb	r2, [r3, #0]
					break;
 800aaa6:	e000      	b.n	800aaaa <M2B_TxService+0xbe>
					break;
 800aaa8:	bf00      	nop
			}
			break;
 800aaaa:	f000 beb9 	b.w	800b820 <M2B_TxService+0xe34>



	
		case M2A_SYS_CMD:
			switch(sub_id)
 800aaae:	7cfb      	ldrb	r3, [r7, #19]
 800aab0:	2b03      	cmp	r3, #3
 800aab2:	d001      	beq.n	800aab8 <M2B_TxService+0xcc>
				case M2A_MCU_VER:
					length_data=sizeof(MCU_VERSION);
					sch_memcpy(pData,MCU_VERSION,length_data);
					break;
			}
			break;
 800aab4:	f000 beb4 	b.w	800b820 <M2B_TxService+0xe34>
					length_data=sizeof(MCU_VERSION);
 800aab8:	230a      	movs	r3, #10
 800aaba:	77fb      	strb	r3, [r7, #31]
					sch_memcpy(pData,MCU_VERSION,length_data);
 800aabc:	7ffb      	ldrb	r3, [r7, #31]
 800aabe:	b29b      	uxth	r3, r3
 800aac0:	461a      	mov	r2, r3
 800aac2:	496c      	ldr	r1, [pc, #432]	; (800ac74 <M2B_TxService+0x288>)
 800aac4:	6978      	ldr	r0, [r7, #20]
 800aac6:	f006 fcb4 	bl	8011432 <sch_memcpy>
					break;
 800aaca:	bf00      	nop
			break;
 800aacc:	f000 bea8 	b.w	800b820 <M2B_TxService+0xe34>
		case M2B_DSP_DATA:///
			switch(sub_id)
 800aad0:	7cfb      	ldrb	r3, [r7, #19]
 800aad2:	2b15      	cmp	r3, #21
 800aad4:	f200 85db 	bhi.w	800b68e <M2B_TxService+0xca2>
 800aad8:	a201      	add	r2, pc, #4	; (adr r2, 800aae0 <M2B_TxService+0xf4>)
 800aada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aade:	bf00      	nop
 800aae0:	0800ab39 	.word	0x0800ab39
 800aae4:	0800ab7f 	.word	0x0800ab7f
 800aae8:	0800aba1 	.word	0x0800aba1
 800aaec:	0800ac7d 	.word	0x0800ac7d
 800aaf0:	0800ae59 	.word	0x0800ae59
 800aaf4:	0800b0df 	.word	0x0800b0df
 800aaf8:	0800b131 	.word	0x0800b131
 800aafc:	0800b1bb 	.word	0x0800b1bb
 800ab00:	0800b1e5 	.word	0x0800b1e5
 800ab04:	0800b20f 	.word	0x0800b20f
 800ab08:	0800b275 	.word	0x0800b275
 800ab0c:	0800b2af 	.word	0x0800b2af
 800ab10:	0800b2d3 	.word	0x0800b2d3
 800ab14:	0800b365 	.word	0x0800b365
 800ab18:	0800b3a1 	.word	0x0800b3a1
 800ab1c:	0800b68f 	.word	0x0800b68f
 800ab20:	0800b68f 	.word	0x0800b68f
 800ab24:	0800b68f 	.word	0x0800b68f
 800ab28:	0800abdb 	.word	0x0800abdb
 800ab2c:	0800ac15 	.word	0x0800ac15
 800ab30:	0800b3e9 	.word	0x0800b3e9
 800ab34:	0800b59f 	.word	0x0800b59f
			{
				case 0x00:
					pData[length_data++] = index;
 800ab38:	7ffb      	ldrb	r3, [r7, #31]
 800ab3a:	1c5a      	adds	r2, r3, #1
 800ab3c:	77fa      	strb	r2, [r7, #31]
 800ab3e:	461a      	mov	r2, r3
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	4413      	add	r3, r2
 800ab44:	7cba      	ldrb	r2, [r7, #18]
 800ab46:	701a      	strb	r2, [r3, #0]
					if(App_Dsp.DspNum == 0xff) 
 800ab48:	4b4b      	ldr	r3, [pc, #300]	; (800ac78 <M2B_TxService+0x28c>)
 800ab4a:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800ab4e:	2bff      	cmp	r3, #255	; 0xff
 800ab50:	d109      	bne.n	800ab66 <M2B_TxService+0x17a>
						pData[length_data++] = 0;
 800ab52:	7ffb      	ldrb	r3, [r7, #31]
 800ab54:	1c5a      	adds	r2, r3, #1
 800ab56:	77fa      	strb	r2, [r7, #31]
 800ab58:	461a      	mov	r2, r3
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	4413      	add	r3, r2
 800ab5e:	2200      	movs	r2, #0
 800ab60:	701a      	strb	r2, [r3, #0]
					else
						pData[length_data++] = App_Dsp.DspNum;
					break;
 800ab62:	f000 bd9b 	b.w	800b69c <M2B_TxService+0xcb0>
						pData[length_data++] = App_Dsp.DspNum;
 800ab66:	7ffb      	ldrb	r3, [r7, #31]
 800ab68:	1c5a      	adds	r2, r3, #1
 800ab6a:	77fa      	strb	r2, [r7, #31]
 800ab6c:	461a      	mov	r2, r3
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	4413      	add	r3, r2
 800ab72:	4a41      	ldr	r2, [pc, #260]	; (800ac78 <M2B_TxService+0x28c>)
 800ab74:	f892 2df1 	ldrb.w	r2, [r2, #3569]	; 0xdf1
 800ab78:	701a      	strb	r2, [r3, #0]
					break;
 800ab7a:	f000 bd8f 	b.w	800b69c <M2B_TxService+0xcb0>
				case 0x01:///DSP
					pData[length_data++] = (App_Dsp.DspPwrState == DSP_NORMAL) ? 1 : 0;
 800ab7e:	4b3e      	ldr	r3, [pc, #248]	; (800ac78 <M2B_TxService+0x28c>)
 800ab80:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800ab84:	2b03      	cmp	r3, #3
 800ab86:	bf0c      	ite	eq
 800ab88:	2301      	moveq	r3, #1
 800ab8a:	2300      	movne	r3, #0
 800ab8c:	b2da      	uxtb	r2, r3
 800ab8e:	7ffb      	ldrb	r3, [r7, #31]
 800ab90:	1c59      	adds	r1, r3, #1
 800ab92:	77f9      	strb	r1, [r7, #31]
 800ab94:	4619      	mov	r1, r3
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	440b      	add	r3, r1
 800ab9a:	701a      	strb	r2, [r3, #0]
					break;
 800ab9c:	f000 bd7e 	b.w	800b69c <M2B_TxService+0xcb0>
				case 0x02:///
					pData[length_data++] = index;
 800aba0:	7ffb      	ldrb	r3, [r7, #31]
 800aba2:	1c5a      	adds	r2, r3, #1
 800aba4:	77fa      	strb	r2, [r7, #31]
 800aba6:	461a      	mov	r2, r3
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	4413      	add	r3, r2
 800abac:	7cba      	ldrb	r2, [r7, #18]
 800abae:	701a      	strb	r2, [r3, #0]
					sch_memcpy(pData+1,App_Dsp.Dsp_Data.MixData[index],DSP_INPUT_CNT+1);
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	1c58      	adds	r0, r3, #1
 800abb4:	7cba      	ldrb	r2, [r7, #18]
 800abb6:	4613      	mov	r3, r2
 800abb8:	009b      	lsls	r3, r3, #2
 800abba:	4413      	add	r3, r2
 800abbc:	005b      	lsls	r3, r3, #1
 800abbe:	4413      	add	r3, r2
 800abc0:	3348      	adds	r3, #72	; 0x48
 800abc2:	4a2d      	ldr	r2, [pc, #180]	; (800ac78 <M2B_TxService+0x28c>)
 800abc4:	4413      	add	r3, r2
 800abc6:	3304      	adds	r3, #4
 800abc8:	220b      	movs	r2, #11
 800abca:	4619      	mov	r1, r3
 800abcc:	f006 fc31 	bl	8011432 <sch_memcpy>
					length_data += (DSP_INPUT_CNT+1);	
 800abd0:	7ffb      	ldrb	r3, [r7, #31]
 800abd2:	330b      	adds	r3, #11
 800abd4:	77fb      	strb	r3, [r7, #31]
					break;
 800abd6:	f000 bd61 	b.w	800b69c <M2B_TxService+0xcb0>
					
				case 0x12:///1
					pData[length_data++] = index;
 800abda:	7ffb      	ldrb	r3, [r7, #31]
 800abdc:	1c5a      	adds	r2, r3, #1
 800abde:	77fa      	strb	r2, [r7, #31]
 800abe0:	461a      	mov	r2, r3
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	4413      	add	r3, r2
 800abe6:	7cba      	ldrb	r2, [r7, #18]
 800abe8:	701a      	strb	r2, [r3, #0]
					sch_memcpy(pData+1,App_Dsp.Dsp_Data.MixData[index],DSP_INPUT_CNT/2+1);
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	1c58      	adds	r0, r3, #1
 800abee:	7cba      	ldrb	r2, [r7, #18]
 800abf0:	4613      	mov	r3, r2
 800abf2:	009b      	lsls	r3, r3, #2
 800abf4:	4413      	add	r3, r2
 800abf6:	005b      	lsls	r3, r3, #1
 800abf8:	4413      	add	r3, r2
 800abfa:	3348      	adds	r3, #72	; 0x48
 800abfc:	4a1e      	ldr	r2, [pc, #120]	; (800ac78 <M2B_TxService+0x28c>)
 800abfe:	4413      	add	r3, r2
 800ac00:	3304      	adds	r3, #4
 800ac02:	2206      	movs	r2, #6
 800ac04:	4619      	mov	r1, r3
 800ac06:	f006 fc14 	bl	8011432 <sch_memcpy>
					length_data += (DSP_INPUT_CNT/2+1);	
 800ac0a:	7ffb      	ldrb	r3, [r7, #31]
 800ac0c:	3306      	adds	r3, #6
 800ac0e:	77fb      	strb	r3, [r7, #31]
					break;
 800ac10:	f000 bd44 	b.w	800b69c <M2B_TxService+0xcb0>
					
				case 0x13:///2
					pData[length_data++] = index;
 800ac14:	7ffb      	ldrb	r3, [r7, #31]
 800ac16:	1c5a      	adds	r2, r3, #1
 800ac18:	77fa      	strb	r2, [r7, #31]
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	4413      	add	r3, r2
 800ac20:	7cba      	ldrb	r2, [r7, #18]
 800ac22:	701a      	strb	r2, [r3, #0]
					sch_memcpy(pData+1,App_Dsp.Dsp_Data.MixData[index],1);
 800ac24:	697b      	ldr	r3, [r7, #20]
 800ac26:	1c58      	adds	r0, r3, #1
 800ac28:	7cba      	ldrb	r2, [r7, #18]
 800ac2a:	4613      	mov	r3, r2
 800ac2c:	009b      	lsls	r3, r3, #2
 800ac2e:	4413      	add	r3, r2
 800ac30:	005b      	lsls	r3, r3, #1
 800ac32:	4413      	add	r3, r2
 800ac34:	3348      	adds	r3, #72	; 0x48
 800ac36:	4a10      	ldr	r2, [pc, #64]	; (800ac78 <M2B_TxService+0x28c>)
 800ac38:	4413      	add	r3, r2
 800ac3a:	3304      	adds	r3, #4
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	4619      	mov	r1, r3
 800ac40:	f006 fbf7 	bl	8011432 <sch_memcpy>
					sch_memcpy(pData+2,&App_Dsp.Dsp_Data.MixData[index][6],DSP_INPUT_CNT/2);
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	1c98      	adds	r0, r3, #2
 800ac48:	7cba      	ldrb	r2, [r7, #18]
 800ac4a:	4613      	mov	r3, r2
 800ac4c:	009b      	lsls	r3, r3, #2
 800ac4e:	4413      	add	r3, r2
 800ac50:	005b      	lsls	r3, r3, #1
 800ac52:	4413      	add	r3, r2
 800ac54:	334e      	adds	r3, #78	; 0x4e
 800ac56:	4a08      	ldr	r2, [pc, #32]	; (800ac78 <M2B_TxService+0x28c>)
 800ac58:	4413      	add	r3, r2
 800ac5a:	3304      	adds	r3, #4
 800ac5c:	2205      	movs	r2, #5
 800ac5e:	4619      	mov	r1, r3
 800ac60:	f006 fbe7 	bl	8011432 <sch_memcpy>
					length_data += (DSP_INPUT_CNT/2+1);	
 800ac64:	7ffb      	ldrb	r3, [r7, #31]
 800ac66:	3306      	adds	r3, #6
 800ac68:	77fb      	strb	r3, [r7, #31]
					break;
 800ac6a:	f000 bd17 	b.w	800b69c <M2B_TxService+0xcb0>
 800ac6e:	bf00      	nop
 800ac70:	20002f9c 	.word	0x20002f9c
 800ac74:	08015034 	.word	0x08015034
 800ac78:	20003010 	.word	0x20003010

					
				case 0x03:///General 2nd-Order Filters
					pData[length_data++] = index;
 800ac7c:	7ffb      	ldrb	r3, [r7, #31]
 800ac7e:	1c5a      	adds	r2, r3, #1
 800ac80:	77fa      	strb	r2, [r7, #31]
 800ac82:	461a      	mov	r2, r3
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	4413      	add	r3, r2
 800ac88:	7cba      	ldrb	r2, [r7, #18]
 800ac8a:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/HPLP_FILTER_CNT;
 800ac8c:	7cbb      	ldrb	r3, [r7, #18]
 800ac8e:	085b      	lsrs	r3, r3, #1
 800ac90:	72fb      	strb	r3, [r7, #11]
						Filter_HPLP HPLP = (Filter_HPLP)(index%HPLP_FILTER_CNT);
 800ac92:	7cbb      	ldrb	r3, [r7, #18]
 800ac94:	f003 0301 	and.w	r3, r3, #1
 800ac98:	72bb      	strb	r3, [r7, #10]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Other.byte;
 800ac9a:	7af9      	ldrb	r1, [r7, #11]
 800ac9c:	7abb      	ldrb	r3, [r7, #10]
 800ac9e:	7ffa      	ldrb	r2, [r7, #31]
 800aca0:	1c50      	adds	r0, r2, #1
 800aca2:	77f8      	strb	r0, [r7, #31]
 800aca4:	4610      	mov	r0, r2
 800aca6:	697a      	ldr	r2, [r7, #20]
 800aca8:	4410      	add	r0, r2
 800acaa:	4c6a      	ldr	r4, [pc, #424]	; (800ae54 <M2B_TxService+0x468>)
 800acac:	461a      	mov	r2, r3
 800acae:	0052      	lsls	r2, r2, #1
 800acb0:	441a      	add	r2, r3
 800acb2:	0093      	lsls	r3, r2, #2
 800acb4:	461a      	mov	r2, r3
 800acb6:	460b      	mov	r3, r1
 800acb8:	005b      	lsls	r3, r3, #1
 800acba:	440b      	add	r3, r1
 800acbc:	00db      	lsls	r3, r3, #3
 800acbe:	4413      	add	r3, r2
 800acc0:	4423      	add	r3, r4
 800acc2:	33b0      	adds	r3, #176	; 0xb0
 800acc4:	781b      	ldrb	r3, [r3, #0]
 800acc6:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].MODE0;
 800acc8:	7af9      	ldrb	r1, [r7, #11]
 800acca:	7abb      	ldrb	r3, [r7, #10]
 800accc:	7ffa      	ldrb	r2, [r7, #31]
 800acce:	1c50      	adds	r0, r2, #1
 800acd0:	77f8      	strb	r0, [r7, #31]
 800acd2:	4610      	mov	r0, r2
 800acd4:	697a      	ldr	r2, [r7, #20]
 800acd6:	4410      	add	r0, r2
 800acd8:	4c5e      	ldr	r4, [pc, #376]	; (800ae54 <M2B_TxService+0x468>)
 800acda:	461a      	mov	r2, r3
 800acdc:	0052      	lsls	r2, r2, #1
 800acde:	441a      	add	r2, r3
 800ace0:	0093      	lsls	r3, r2, #2
 800ace2:	461a      	mov	r2, r3
 800ace4:	460b      	mov	r3, r1
 800ace6:	005b      	lsls	r3, r3, #1
 800ace8:	440b      	add	r3, r1
 800acea:	00db      	lsls	r3, r3, #3
 800acec:	4413      	add	r3, r2
 800acee:	4423      	add	r3, r4
 800acf0:	33b1      	adds	r3, #177	; 0xb1
 800acf2:	781b      	ldrb	r3, [r3, #0]
 800acf4:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].MODE1;
 800acf6:	7af9      	ldrb	r1, [r7, #11]
 800acf8:	7abb      	ldrb	r3, [r7, #10]
 800acfa:	7ffa      	ldrb	r2, [r7, #31]
 800acfc:	1c50      	adds	r0, r2, #1
 800acfe:	77f8      	strb	r0, [r7, #31]
 800ad00:	4610      	mov	r0, r2
 800ad02:	697a      	ldr	r2, [r7, #20]
 800ad04:	4410      	add	r0, r2
 800ad06:	4c53      	ldr	r4, [pc, #332]	; (800ae54 <M2B_TxService+0x468>)
 800ad08:	461a      	mov	r2, r3
 800ad0a:	0052      	lsls	r2, r2, #1
 800ad0c:	441a      	add	r2, r3
 800ad0e:	0093      	lsls	r3, r2, #2
 800ad10:	461a      	mov	r2, r3
 800ad12:	460b      	mov	r3, r1
 800ad14:	005b      	lsls	r3, r3, #1
 800ad16:	440b      	add	r3, r1
 800ad18:	00db      	lsls	r3, r3, #3
 800ad1a:	4413      	add	r3, r2
 800ad1c:	4423      	add	r3, r4
 800ad1e:	33b2      	adds	r3, #178	; 0xb2
 800ad20:	781b      	ldrb	r3, [r3, #0]
 800ad22:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq>>24;
 800ad24:	7af9      	ldrb	r1, [r7, #11]
 800ad26:	7abb      	ldrb	r3, [r7, #10]
 800ad28:	484a      	ldr	r0, [pc, #296]	; (800ae54 <M2B_TxService+0x468>)
 800ad2a:	461a      	mov	r2, r3
 800ad2c:	0052      	lsls	r2, r2, #1
 800ad2e:	441a      	add	r2, r3
 800ad30:	0093      	lsls	r3, r2, #2
 800ad32:	461a      	mov	r2, r3
 800ad34:	460b      	mov	r3, r1
 800ad36:	005b      	lsls	r3, r3, #1
 800ad38:	440b      	add	r3, r1
 800ad3a:	00db      	lsls	r3, r3, #3
 800ad3c:	4413      	add	r3, r2
 800ad3e:	4403      	add	r3, r0
 800ad40:	33b4      	adds	r3, #180	; 0xb4
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	0e1a      	lsrs	r2, r3, #24
 800ad46:	7ffb      	ldrb	r3, [r7, #31]
 800ad48:	1c59      	adds	r1, r3, #1
 800ad4a:	77f9      	strb	r1, [r7, #31]
 800ad4c:	4619      	mov	r1, r3
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	440b      	add	r3, r1
 800ad52:	b2d2      	uxtb	r2, r2
 800ad54:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq>>16;
 800ad56:	7af9      	ldrb	r1, [r7, #11]
 800ad58:	7abb      	ldrb	r3, [r7, #10]
 800ad5a:	483e      	ldr	r0, [pc, #248]	; (800ae54 <M2B_TxService+0x468>)
 800ad5c:	461a      	mov	r2, r3
 800ad5e:	0052      	lsls	r2, r2, #1
 800ad60:	441a      	add	r2, r3
 800ad62:	0093      	lsls	r3, r2, #2
 800ad64:	461a      	mov	r2, r3
 800ad66:	460b      	mov	r3, r1
 800ad68:	005b      	lsls	r3, r3, #1
 800ad6a:	440b      	add	r3, r1
 800ad6c:	00db      	lsls	r3, r3, #3
 800ad6e:	4413      	add	r3, r2
 800ad70:	4403      	add	r3, r0
 800ad72:	33b4      	adds	r3, #180	; 0xb4
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	0c1a      	lsrs	r2, r3, #16
 800ad78:	7ffb      	ldrb	r3, [r7, #31]
 800ad7a:	1c59      	adds	r1, r3, #1
 800ad7c:	77f9      	strb	r1, [r7, #31]
 800ad7e:	4619      	mov	r1, r3
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	440b      	add	r3, r1
 800ad84:	b2d2      	uxtb	r2, r2
 800ad86:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq>>8;
 800ad88:	7af9      	ldrb	r1, [r7, #11]
 800ad8a:	7abb      	ldrb	r3, [r7, #10]
 800ad8c:	4831      	ldr	r0, [pc, #196]	; (800ae54 <M2B_TxService+0x468>)
 800ad8e:	461a      	mov	r2, r3
 800ad90:	0052      	lsls	r2, r2, #1
 800ad92:	441a      	add	r2, r3
 800ad94:	0093      	lsls	r3, r2, #2
 800ad96:	461a      	mov	r2, r3
 800ad98:	460b      	mov	r3, r1
 800ad9a:	005b      	lsls	r3, r3, #1
 800ad9c:	440b      	add	r3, r1
 800ad9e:	00db      	lsls	r3, r3, #3
 800ada0:	4413      	add	r3, r2
 800ada2:	4403      	add	r3, r0
 800ada4:	33b4      	adds	r3, #180	; 0xb4
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	0a1a      	lsrs	r2, r3, #8
 800adaa:	7ffb      	ldrb	r3, [r7, #31]
 800adac:	1c59      	adds	r1, r3, #1
 800adae:	77f9      	strb	r1, [r7, #31]
 800adb0:	4619      	mov	r1, r3
 800adb2:	697b      	ldr	r3, [r7, #20]
 800adb4:	440b      	add	r3, r1
 800adb6:	b2d2      	uxtb	r2, r2
 800adb8:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq;
 800adba:	7af9      	ldrb	r1, [r7, #11]
 800adbc:	7abb      	ldrb	r3, [r7, #10]
 800adbe:	4825      	ldr	r0, [pc, #148]	; (800ae54 <M2B_TxService+0x468>)
 800adc0:	461a      	mov	r2, r3
 800adc2:	0052      	lsls	r2, r2, #1
 800adc4:	441a      	add	r2, r3
 800adc6:	0093      	lsls	r3, r2, #2
 800adc8:	461a      	mov	r2, r3
 800adca:	460b      	mov	r3, r1
 800adcc:	005b      	lsls	r3, r3, #1
 800adce:	440b      	add	r3, r1
 800add0:	00db      	lsls	r3, r3, #3
 800add2:	4413      	add	r3, r2
 800add4:	4403      	add	r3, r0
 800add6:	33b4      	adds	r3, #180	; 0xb4
 800add8:	681a      	ldr	r2, [r3, #0]
 800adda:	7ffb      	ldrb	r3, [r7, #31]
 800addc:	1c59      	adds	r1, r3, #1
 800adde:	77f9      	strb	r1, [r7, #31]
 800ade0:	4619      	mov	r1, r3
 800ade2:	697b      	ldr	r3, [r7, #20]
 800ade4:	440b      	add	r3, r1
 800ade6:	b2d2      	uxtb	r2, r2
 800ade8:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Gain>>8;
 800adea:	7af9      	ldrb	r1, [r7, #11]
 800adec:	7abb      	ldrb	r3, [r7, #10]
 800adee:	4819      	ldr	r0, [pc, #100]	; (800ae54 <M2B_TxService+0x468>)
 800adf0:	461a      	mov	r2, r3
 800adf2:	0052      	lsls	r2, r2, #1
 800adf4:	441a      	add	r2, r3
 800adf6:	0093      	lsls	r3, r2, #2
 800adf8:	461a      	mov	r2, r3
 800adfa:	460b      	mov	r3, r1
 800adfc:	005b      	lsls	r3, r3, #1
 800adfe:	440b      	add	r3, r1
 800ae00:	00db      	lsls	r3, r3, #3
 800ae02:	4413      	add	r3, r2
 800ae04:	4403      	add	r3, r0
 800ae06:	33b8      	adds	r3, #184	; 0xb8
 800ae08:	881b      	ldrh	r3, [r3, #0]
 800ae0a:	0a1b      	lsrs	r3, r3, #8
 800ae0c:	b29a      	uxth	r2, r3
 800ae0e:	7ffb      	ldrb	r3, [r7, #31]
 800ae10:	1c59      	adds	r1, r3, #1
 800ae12:	77f9      	strb	r1, [r7, #31]
 800ae14:	4619      	mov	r1, r3
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	440b      	add	r3, r1
 800ae1a:	b2d2      	uxtb	r2, r2
 800ae1c:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Gain;
 800ae1e:	7af9      	ldrb	r1, [r7, #11]
 800ae20:	7abb      	ldrb	r3, [r7, #10]
 800ae22:	480c      	ldr	r0, [pc, #48]	; (800ae54 <M2B_TxService+0x468>)
 800ae24:	461a      	mov	r2, r3
 800ae26:	0052      	lsls	r2, r2, #1
 800ae28:	441a      	add	r2, r3
 800ae2a:	0093      	lsls	r3, r2, #2
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	460b      	mov	r3, r1
 800ae30:	005b      	lsls	r3, r3, #1
 800ae32:	440b      	add	r3, r1
 800ae34:	00db      	lsls	r3, r3, #3
 800ae36:	4413      	add	r3, r2
 800ae38:	4403      	add	r3, r0
 800ae3a:	33b8      	adds	r3, #184	; 0xb8
 800ae3c:	881a      	ldrh	r2, [r3, #0]
 800ae3e:	7ffb      	ldrb	r3, [r7, #31]
 800ae40:	1c59      	adds	r1, r3, #1
 800ae42:	77f9      	strb	r1, [r7, #31]
 800ae44:	4619      	mov	r1, r3
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	440b      	add	r3, r1
 800ae4a:	b2d2      	uxtb	r2, r2
 800ae4c:	701a      	strb	r2, [r3, #0]
					}
					break;
 800ae4e:	f000 bc25 	b.w	800b69c <M2B_TxService+0xcb0>
 800ae52:	bf00      	nop
 800ae54:	20003010 	.word	0x20003010
				case 0x04:///EQ
					pData[length_data++] = index;
 800ae58:	7ffb      	ldrb	r3, [r7, #31]
 800ae5a:	1c5a      	adds	r2, r3, #1
 800ae5c:	77fa      	strb	r2, [r7, #31]
 800ae5e:	461a      	mov	r2, r3
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	4413      	add	r3, r2
 800ae64:	7cba      	ldrb	r2, [r7, #18]
 800ae66:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/EQ_NUM_CNT;
 800ae68:	7cbb      	ldrb	r3, [r7, #18]
 800ae6a:	095b      	lsrs	r3, r3, #5
 800ae6c:	737b      	strb	r3, [r7, #13]
						EQ_NUM_T EQ_NUM = (EQ_NUM_T)(index%EQ_NUM_CNT);
 800ae6e:	7cbb      	ldrb	r3, [r7, #18]
 800ae70:	f003 031f 	and.w	r3, r3, #31
 800ae74:	733b      	strb	r3, [r7, #12]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Other.byte;
 800ae76:	7b79      	ldrb	r1, [r7, #13]
 800ae78:	7b3b      	ldrb	r3, [r7, #12]
 800ae7a:	7ffa      	ldrb	r2, [r7, #31]
 800ae7c:	1c50      	adds	r0, r2, #1
 800ae7e:	77f8      	strb	r0, [r7, #31]
 800ae80:	4610      	mov	r0, r2
 800ae82:	697a      	ldr	r2, [r7, #20]
 800ae84:	4410      	add	r0, r2
 800ae86:	4ca9      	ldr	r4, [pc, #676]	; (800b12c <M2B_TxService+0x740>)
 800ae88:	461a      	mov	r2, r3
 800ae8a:	0052      	lsls	r2, r2, #1
 800ae8c:	441a      	add	r2, r3
 800ae8e:	0093      	lsls	r3, r2, #2
 800ae90:	461a      	mov	r2, r3
 800ae92:	460b      	mov	r3, r1
 800ae94:	005b      	lsls	r3, r3, #1
 800ae96:	440b      	add	r3, r1
 800ae98:	01db      	lsls	r3, r3, #7
 800ae9a:	4413      	add	r3, r2
 800ae9c:	4423      	add	r3, r4
 800ae9e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800aea2:	781b      	ldrb	r3, [r3, #0]
 800aea4:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].MODE0;
 800aea6:	7b79      	ldrb	r1, [r7, #13]
 800aea8:	7b3b      	ldrb	r3, [r7, #12]
 800aeaa:	7ffa      	ldrb	r2, [r7, #31]
 800aeac:	1c50      	adds	r0, r2, #1
 800aeae:	77f8      	strb	r0, [r7, #31]
 800aeb0:	4610      	mov	r0, r2
 800aeb2:	697a      	ldr	r2, [r7, #20]
 800aeb4:	4410      	add	r0, r2
 800aeb6:	4c9d      	ldr	r4, [pc, #628]	; (800b12c <M2B_TxService+0x740>)
 800aeb8:	461a      	mov	r2, r3
 800aeba:	0052      	lsls	r2, r2, #1
 800aebc:	441a      	add	r2, r3
 800aebe:	0093      	lsls	r3, r2, #2
 800aec0:	461a      	mov	r2, r3
 800aec2:	460b      	mov	r3, r1
 800aec4:	005b      	lsls	r3, r3, #1
 800aec6:	440b      	add	r3, r1
 800aec8:	01db      	lsls	r3, r3, #7
 800aeca:	4413      	add	r3, r2
 800aecc:	4423      	add	r3, r4
 800aece:	f203 1371 	addw	r3, r3, #369	; 0x171
 800aed2:	781b      	ldrb	r3, [r3, #0]
 800aed4:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost>>8;
 800aed6:	7b79      	ldrb	r1, [r7, #13]
 800aed8:	7b3b      	ldrb	r3, [r7, #12]
 800aeda:	4894      	ldr	r0, [pc, #592]	; (800b12c <M2B_TxService+0x740>)
 800aedc:	461a      	mov	r2, r3
 800aede:	0052      	lsls	r2, r2, #1
 800aee0:	441a      	add	r2, r3
 800aee2:	0093      	lsls	r3, r2, #2
 800aee4:	461a      	mov	r2, r3
 800aee6:	460b      	mov	r3, r1
 800aee8:	005b      	lsls	r3, r3, #1
 800aeea:	440b      	add	r3, r1
 800aeec:	01db      	lsls	r3, r3, #7
 800aeee:	4413      	add	r3, r2
 800aef0:	4403      	add	r3, r0
 800aef2:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800aef6:	881b      	ldrh	r3, [r3, #0]
 800aef8:	0a1b      	lsrs	r3, r3, #8
 800aefa:	b29a      	uxth	r2, r3
 800aefc:	7ffb      	ldrb	r3, [r7, #31]
 800aefe:	1c59      	adds	r1, r3, #1
 800af00:	77f9      	strb	r1, [r7, #31]
 800af02:	4619      	mov	r1, r3
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	440b      	add	r3, r1
 800af08:	b2d2      	uxtb	r2, r2
 800af0a:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost;
 800af0c:	7b79      	ldrb	r1, [r7, #13]
 800af0e:	7b3b      	ldrb	r3, [r7, #12]
 800af10:	4886      	ldr	r0, [pc, #536]	; (800b12c <M2B_TxService+0x740>)
 800af12:	461a      	mov	r2, r3
 800af14:	0052      	lsls	r2, r2, #1
 800af16:	441a      	add	r2, r3
 800af18:	0093      	lsls	r3, r2, #2
 800af1a:	461a      	mov	r2, r3
 800af1c:	460b      	mov	r3, r1
 800af1e:	005b      	lsls	r3, r3, #1
 800af20:	440b      	add	r3, r1
 800af22:	01db      	lsls	r3, r3, #7
 800af24:	4413      	add	r3, r2
 800af26:	4403      	add	r3, r0
 800af28:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800af2c:	881a      	ldrh	r2, [r3, #0]
 800af2e:	7ffb      	ldrb	r3, [r7, #31]
 800af30:	1c59      	adds	r1, r3, #1
 800af32:	77f9      	strb	r1, [r7, #31]
 800af34:	4619      	mov	r1, r3
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	440b      	add	r3, r1
 800af3a:	b2d2      	uxtb	r2, r2
 800af3c:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>24;
 800af3e:	7b79      	ldrb	r1, [r7, #13]
 800af40:	7b3b      	ldrb	r3, [r7, #12]
 800af42:	487a      	ldr	r0, [pc, #488]	; (800b12c <M2B_TxService+0x740>)
 800af44:	461a      	mov	r2, r3
 800af46:	0052      	lsls	r2, r2, #1
 800af48:	441a      	add	r2, r3
 800af4a:	0093      	lsls	r3, r2, #2
 800af4c:	461a      	mov	r2, r3
 800af4e:	460b      	mov	r3, r1
 800af50:	005b      	lsls	r3, r3, #1
 800af52:	440b      	add	r3, r1
 800af54:	01db      	lsls	r3, r3, #7
 800af56:	4413      	add	r3, r2
 800af58:	4403      	add	r3, r0
 800af5a:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	0e1a      	lsrs	r2, r3, #24
 800af62:	7ffb      	ldrb	r3, [r7, #31]
 800af64:	1c59      	adds	r1, r3, #1
 800af66:	77f9      	strb	r1, [r7, #31]
 800af68:	4619      	mov	r1, r3
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	440b      	add	r3, r1
 800af6e:	b2d2      	uxtb	r2, r2
 800af70:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>16;
 800af72:	7b79      	ldrb	r1, [r7, #13]
 800af74:	7b3b      	ldrb	r3, [r7, #12]
 800af76:	486d      	ldr	r0, [pc, #436]	; (800b12c <M2B_TxService+0x740>)
 800af78:	461a      	mov	r2, r3
 800af7a:	0052      	lsls	r2, r2, #1
 800af7c:	441a      	add	r2, r3
 800af7e:	0093      	lsls	r3, r2, #2
 800af80:	461a      	mov	r2, r3
 800af82:	460b      	mov	r3, r1
 800af84:	005b      	lsls	r3, r3, #1
 800af86:	440b      	add	r3, r1
 800af88:	01db      	lsls	r3, r3, #7
 800af8a:	4413      	add	r3, r2
 800af8c:	4403      	add	r3, r0
 800af8e:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	0c1a      	lsrs	r2, r3, #16
 800af96:	7ffb      	ldrb	r3, [r7, #31]
 800af98:	1c59      	adds	r1, r3, #1
 800af9a:	77f9      	strb	r1, [r7, #31]
 800af9c:	4619      	mov	r1, r3
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	440b      	add	r3, r1
 800afa2:	b2d2      	uxtb	r2, r2
 800afa4:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>8;
 800afa6:	7b79      	ldrb	r1, [r7, #13]
 800afa8:	7b3b      	ldrb	r3, [r7, #12]
 800afaa:	4860      	ldr	r0, [pc, #384]	; (800b12c <M2B_TxService+0x740>)
 800afac:	461a      	mov	r2, r3
 800afae:	0052      	lsls	r2, r2, #1
 800afb0:	441a      	add	r2, r3
 800afb2:	0093      	lsls	r3, r2, #2
 800afb4:	461a      	mov	r2, r3
 800afb6:	460b      	mov	r3, r1
 800afb8:	005b      	lsls	r3, r3, #1
 800afba:	440b      	add	r3, r1
 800afbc:	01db      	lsls	r3, r3, #7
 800afbe:	4413      	add	r3, r2
 800afc0:	4403      	add	r3, r0
 800afc2:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	0a1a      	lsrs	r2, r3, #8
 800afca:	7ffb      	ldrb	r3, [r7, #31]
 800afcc:	1c59      	adds	r1, r3, #1
 800afce:	77f9      	strb	r1, [r7, #31]
 800afd0:	4619      	mov	r1, r3
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	440b      	add	r3, r1
 800afd6:	b2d2      	uxtb	r2, r2
 800afd8:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq;
 800afda:	7b79      	ldrb	r1, [r7, #13]
 800afdc:	7b3b      	ldrb	r3, [r7, #12]
 800afde:	4853      	ldr	r0, [pc, #332]	; (800b12c <M2B_TxService+0x740>)
 800afe0:	461a      	mov	r2, r3
 800afe2:	0052      	lsls	r2, r2, #1
 800afe4:	441a      	add	r2, r3
 800afe6:	0093      	lsls	r3, r2, #2
 800afe8:	461a      	mov	r2, r3
 800afea:	460b      	mov	r3, r1
 800afec:	005b      	lsls	r3, r3, #1
 800afee:	440b      	add	r3, r1
 800aff0:	01db      	lsls	r3, r3, #7
 800aff2:	4413      	add	r3, r2
 800aff4:	4403      	add	r3, r0
 800aff6:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800affa:	681a      	ldr	r2, [r3, #0]
 800affc:	7ffb      	ldrb	r3, [r7, #31]
 800affe:	1c59      	adds	r1, r3, #1
 800b000:	77f9      	strb	r1, [r7, #31]
 800b002:	4619      	mov	r1, r3
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	440b      	add	r3, r1
 800b008:	b2d2      	uxtb	r2, r2
 800b00a:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain>>8;
 800b00c:	7b79      	ldrb	r1, [r7, #13]
 800b00e:	7b3b      	ldrb	r3, [r7, #12]
 800b010:	4846      	ldr	r0, [pc, #280]	; (800b12c <M2B_TxService+0x740>)
 800b012:	461a      	mov	r2, r3
 800b014:	0052      	lsls	r2, r2, #1
 800b016:	441a      	add	r2, r3
 800b018:	0093      	lsls	r3, r2, #2
 800b01a:	461a      	mov	r2, r3
 800b01c:	460b      	mov	r3, r1
 800b01e:	005b      	lsls	r3, r3, #1
 800b020:	440b      	add	r3, r1
 800b022:	01db      	lsls	r3, r3, #7
 800b024:	4413      	add	r3, r2
 800b026:	4403      	add	r3, r0
 800b028:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800b02c:	881b      	ldrh	r3, [r3, #0]
 800b02e:	0a1b      	lsrs	r3, r3, #8
 800b030:	b29a      	uxth	r2, r3
 800b032:	7ffb      	ldrb	r3, [r7, #31]
 800b034:	1c59      	adds	r1, r3, #1
 800b036:	77f9      	strb	r1, [r7, #31]
 800b038:	4619      	mov	r1, r3
 800b03a:	697b      	ldr	r3, [r7, #20]
 800b03c:	440b      	add	r3, r1
 800b03e:	b2d2      	uxtb	r2, r2
 800b040:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain;
 800b042:	7b79      	ldrb	r1, [r7, #13]
 800b044:	7b3b      	ldrb	r3, [r7, #12]
 800b046:	4839      	ldr	r0, [pc, #228]	; (800b12c <M2B_TxService+0x740>)
 800b048:	461a      	mov	r2, r3
 800b04a:	0052      	lsls	r2, r2, #1
 800b04c:	441a      	add	r2, r3
 800b04e:	0093      	lsls	r3, r2, #2
 800b050:	461a      	mov	r2, r3
 800b052:	460b      	mov	r3, r1
 800b054:	005b      	lsls	r3, r3, #1
 800b056:	440b      	add	r3, r1
 800b058:	01db      	lsls	r3, r3, #7
 800b05a:	4413      	add	r3, r2
 800b05c:	4403      	add	r3, r0
 800b05e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800b062:	881a      	ldrh	r2, [r3, #0]
 800b064:	7ffb      	ldrb	r3, [r7, #31]
 800b066:	1c59      	adds	r1, r3, #1
 800b068:	77f9      	strb	r1, [r7, #31]
 800b06a:	4619      	mov	r1, r3
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	440b      	add	r3, r1
 800b070:	b2d2      	uxtb	r2, r2
 800b072:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor>>8;
 800b074:	7b79      	ldrb	r1, [r7, #13]
 800b076:	7b3b      	ldrb	r3, [r7, #12]
 800b078:	482c      	ldr	r0, [pc, #176]	; (800b12c <M2B_TxService+0x740>)
 800b07a:	461a      	mov	r2, r3
 800b07c:	0052      	lsls	r2, r2, #1
 800b07e:	441a      	add	r2, r3
 800b080:	0093      	lsls	r3, r2, #2
 800b082:	461a      	mov	r2, r3
 800b084:	460b      	mov	r3, r1
 800b086:	005b      	lsls	r3, r3, #1
 800b088:	440b      	add	r3, r1
 800b08a:	01db      	lsls	r3, r3, #7
 800b08c:	4413      	add	r3, r2
 800b08e:	4403      	add	r3, r0
 800b090:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800b094:	881b      	ldrh	r3, [r3, #0]
 800b096:	0a1b      	lsrs	r3, r3, #8
 800b098:	b29a      	uxth	r2, r3
 800b09a:	7ffb      	ldrb	r3, [r7, #31]
 800b09c:	1c59      	adds	r1, r3, #1
 800b09e:	77f9      	strb	r1, [r7, #31]
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	440b      	add	r3, r1
 800b0a6:	b2d2      	uxtb	r2, r2
 800b0a8:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor;
 800b0aa:	7b79      	ldrb	r1, [r7, #13]
 800b0ac:	7b3b      	ldrb	r3, [r7, #12]
 800b0ae:	481f      	ldr	r0, [pc, #124]	; (800b12c <M2B_TxService+0x740>)
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	0052      	lsls	r2, r2, #1
 800b0b4:	441a      	add	r2, r3
 800b0b6:	0093      	lsls	r3, r2, #2
 800b0b8:	461a      	mov	r2, r3
 800b0ba:	460b      	mov	r3, r1
 800b0bc:	005b      	lsls	r3, r3, #1
 800b0be:	440b      	add	r3, r1
 800b0c0:	01db      	lsls	r3, r3, #7
 800b0c2:	4413      	add	r3, r2
 800b0c4:	4403      	add	r3, r0
 800b0c6:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800b0ca:	881a      	ldrh	r2, [r3, #0]
 800b0cc:	7ffb      	ldrb	r3, [r7, #31]
 800b0ce:	1c59      	adds	r1, r3, #1
 800b0d0:	77f9      	strb	r1, [r7, #31]
 800b0d2:	4619      	mov	r1, r3
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	440b      	add	r3, r1
 800b0d8:	b2d2      	uxtb	r2, r2
 800b0da:	701a      	strb	r2, [r3, #0]
					}
					break;
 800b0dc:	e2de      	b.n	800b69c <M2B_TxService+0xcb0>
				case 0x05:///Delay
					pData[length_data++] = index;
 800b0de:	7ffb      	ldrb	r3, [r7, #31]
 800b0e0:	1c5a      	adds	r2, r3, #1
 800b0e2:	77fa      	strb	r2, [r7, #31]
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	697b      	ldr	r3, [r7, #20]
 800b0e8:	4413      	add	r3, r2
 800b0ea:	7cba      	ldrb	r2, [r7, #18]
 800b0ec:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.DelayData[index]>>8;
 800b0ee:	7cbb      	ldrb	r3, [r7, #18]
 800b0f0:	4a0e      	ldr	r2, [pc, #56]	; (800b12c <M2B_TxService+0x740>)
 800b0f2:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800b0f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0fa:	0a1b      	lsrs	r3, r3, #8
 800b0fc:	b29a      	uxth	r2, r3
 800b0fe:	7ffb      	ldrb	r3, [r7, #31]
 800b100:	1c59      	adds	r1, r3, #1
 800b102:	77f9      	strb	r1, [r7, #31]
 800b104:	4619      	mov	r1, r3
 800b106:	697b      	ldr	r3, [r7, #20]
 800b108:	440b      	add	r3, r1
 800b10a:	b2d2      	uxtb	r2, r2
 800b10c:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.DelayData[index];
 800b10e:	7cbb      	ldrb	r3, [r7, #18]
 800b110:	4a06      	ldr	r2, [pc, #24]	; (800b12c <M2B_TxService+0x740>)
 800b112:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800b116:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800b11a:	7ffb      	ldrb	r3, [r7, #31]
 800b11c:	1c59      	adds	r1, r3, #1
 800b11e:	77f9      	strb	r1, [r7, #31]
 800b120:	4619      	mov	r1, r3
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	440b      	add	r3, r1
 800b126:	b2d2      	uxtb	r2, r2
 800b128:	701a      	strb	r2, [r3, #0]
					break;
 800b12a:	e2b7      	b.n	800b69c <M2B_TxService+0xcb0>
 800b12c:	20003010 	.word	0x20003010
				case 0x06:///Single
					pData[length_data++] = index;
 800b130:	7ffb      	ldrb	r3, [r7, #31]
 800b132:	1c5a      	adds	r2, r3, #1
 800b134:	77fa      	strb	r2, [r7, #31]
 800b136:	461a      	mov	r2, r3
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	4413      	add	r3, r2
 800b13c:	7cba      	ldrb	r2, [r7, #18]
 800b13e:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.SingleData[index]>>8;
 800b140:	7cbb      	ldrb	r3, [r7, #18]
 800b142:	4aa0      	ldr	r2, [pc, #640]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b144:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800b148:	005b      	lsls	r3, r3, #1
 800b14a:	4413      	add	r3, r2
 800b14c:	885b      	ldrh	r3, [r3, #2]
 800b14e:	0a1b      	lsrs	r3, r3, #8
 800b150:	b29a      	uxth	r2, r3
 800b152:	7ffb      	ldrb	r3, [r7, #31]
 800b154:	1c59      	adds	r1, r3, #1
 800b156:	77f9      	strb	r1, [r7, #31]
 800b158:	4619      	mov	r1, r3
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	440b      	add	r3, r1
 800b15e:	b2d2      	uxtb	r2, r2
 800b160:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.SingleData[index];
 800b162:	7cbb      	ldrb	r3, [r7, #18]
 800b164:	4a97      	ldr	r2, [pc, #604]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b166:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800b16a:	005b      	lsls	r3, r3, #1
 800b16c:	4413      	add	r3, r2
 800b16e:	885a      	ldrh	r2, [r3, #2]
 800b170:	7ffb      	ldrb	r3, [r7, #31]
 800b172:	1c59      	adds	r1, r3, #1
 800b174:	77f9      	strb	r1, [r7, #31]
 800b176:	4619      	mov	r1, r3
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	440b      	add	r3, r1
 800b17c:	b2d2      	uxtb	r2, r2
 800b17e:	701a      	strb	r2, [r3, #0]
					if(index == DSP_CHANNEL_ALL_NONE)
 800b180:	7cbb      	ldrb	r3, [r7, #18]
 800b182:	2b00      	cmp	r3, #0
 800b184:	f040 8285 	bne.w	800b692 <M2B_TxService+0xca6>
					{
						pData[length_data++] = App_Dsp.Dsp_Data.SingleMaxData>>8;
 800b188:	4b8e      	ldr	r3, [pc, #568]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b18a:	f8b3 3d96 	ldrh.w	r3, [r3, #3478]	; 0xd96
 800b18e:	0a1b      	lsrs	r3, r3, #8
 800b190:	b29a      	uxth	r2, r3
 800b192:	7ffb      	ldrb	r3, [r7, #31]
 800b194:	1c59      	adds	r1, r3, #1
 800b196:	77f9      	strb	r1, [r7, #31]
 800b198:	4619      	mov	r1, r3
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	440b      	add	r3, r1
 800b19e:	b2d2      	uxtb	r2, r2
 800b1a0:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.SingleMaxData;
 800b1a2:	4b88      	ldr	r3, [pc, #544]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b1a4:	f8b3 2d96 	ldrh.w	r2, [r3, #3478]	; 0xd96
 800b1a8:	7ffb      	ldrb	r3, [r7, #31]
 800b1aa:	1c59      	adds	r1, r3, #1
 800b1ac:	77f9      	strb	r1, [r7, #31]
 800b1ae:	4619      	mov	r1, r3
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	440b      	add	r3, r1
 800b1b4:	b2d2      	uxtb	r2, r2
 800b1b6:	701a      	strb	r2, [r3, #0]
					}
					break;
 800b1b8:	e26b      	b.n	800b692 <M2B_TxService+0xca6>
				case 0x07:///output
					pData[length_data++] = index;
 800b1ba:	7ffb      	ldrb	r3, [r7, #31]
 800b1bc:	1c5a      	adds	r2, r3, #1
 800b1be:	77fa      	strb	r2, [r7, #31]
 800b1c0:	461a      	mov	r2, r3
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	4413      	add	r3, r2
 800b1c6:	7cba      	ldrb	r2, [r7, #18]
 800b1c8:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.OutPutChl[index];
 800b1ca:	7cba      	ldrb	r2, [r7, #18]
 800b1cc:	7ffb      	ldrb	r3, [r7, #31]
 800b1ce:	1c59      	adds	r1, r3, #1
 800b1d0:	77f9      	strb	r1, [r7, #31]
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	697b      	ldr	r3, [r7, #20]
 800b1d6:	440b      	add	r3, r1
 800b1d8:	497a      	ldr	r1, [pc, #488]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b1da:	440a      	add	r2, r1
 800b1dc:	f892 2da1 	ldrb.w	r2, [r2, #3489]	; 0xda1
 800b1e0:	701a      	strb	r2, [r3, #0]
					break;
 800b1e2:	e25b      	b.n	800b69c <M2B_TxService+0xcb0>
				case 0x08:///Mute
					pData[length_data++] = index;
 800b1e4:	7ffb      	ldrb	r3, [r7, #31]
 800b1e6:	1c5a      	adds	r2, r3, #1
 800b1e8:	77fa      	strb	r2, [r7, #31]
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	4413      	add	r3, r2
 800b1f0:	7cba      	ldrb	r2, [r7, #18]
 800b1f2:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.Mute[index];
 800b1f4:	7cba      	ldrb	r2, [r7, #18]
 800b1f6:	7ffb      	ldrb	r3, [r7, #31]
 800b1f8:	1c59      	adds	r1, r3, #1
 800b1fa:	77f9      	strb	r1, [r7, #31]
 800b1fc:	4619      	mov	r1, r3
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	440b      	add	r3, r1
 800b202:	4970      	ldr	r1, [pc, #448]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b204:	440a      	add	r2, r1
 800b206:	f892 2d98 	ldrb.w	r2, [r2, #3480]	; 0xd98
 800b20a:	701a      	strb	r2, [r3, #0]
					break;
 800b20c:	e246      	b.n	800b69c <M2B_TxService+0xcb0>
				case 0x09:///ReName
					pData[length_data++] = index;
 800b20e:	7ffb      	ldrb	r3, [r7, #31]
 800b210:	1c5a      	adds	r2, r3, #1
 800b212:	77fa      	strb	r2, [r7, #31]
 800b214:	461a      	mov	r2, r3
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	4413      	add	r3, r2
 800b21a:	7cba      	ldrb	r2, [r7, #18]
 800b21c:	701a      	strb	r2, [r3, #0]
					if(index <= DSP_CHANNEL_CNT)
 800b21e:	7cbb      	ldrb	r3, [r7, #18]
 800b220:	2b08      	cmp	r3, #8
 800b222:	d80b      	bhi.n	800b23c <M2B_TxService+0x850>
					{
						sch_memcpy(pData+1,App_Dsp.Dsp_Data.ReName[index],DSP_NAME_SIZE);
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	1c58      	adds	r0, r3, #1
 800b228:	7cbb      	ldrb	r3, [r7, #18]
 800b22a:	00db      	lsls	r3, r3, #3
 800b22c:	4a65      	ldr	r2, [pc, #404]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b22e:	4413      	add	r3, r2
 800b230:	3304      	adds	r3, #4
 800b232:	2208      	movs	r2, #8
 800b234:	4619      	mov	r1, r3
 800b236:	f006 f8fc 	bl	8011432 <sch_memcpy>
 800b23a:	e017      	b.n	800b26c <M2B_TxService+0x880>
					}
					else if(index >= 0x81 && index <= 0x88)
 800b23c:	7cbb      	ldrb	r3, [r7, #18]
 800b23e:	2b80      	cmp	r3, #128	; 0x80
 800b240:	d914      	bls.n	800b26c <M2B_TxService+0x880>
 800b242:	7cbb      	ldrb	r3, [r7, #18]
 800b244:	2b88      	cmp	r3, #136	; 0x88
 800b246:	d811      	bhi.n	800b26c <M2B_TxService+0x880>
					{
						index = index&0x7F;
 800b248:	7cbb      	ldrb	r3, [r7, #18]
 800b24a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b24e:	74bb      	strb	r3, [r7, #18]
						sch_memcpy(pData+1,App_Dsp.Dsp_ModeName.Name[index-1],DSP_NAME_SIZE);
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	1c58      	adds	r0, r3, #1
 800b254:	7cbb      	ldrb	r3, [r7, #18]
 800b256:	3b01      	subs	r3, #1
 800b258:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800b25c:	00db      	lsls	r3, r3, #3
 800b25e:	4a59      	ldr	r2, [pc, #356]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b260:	4413      	add	r3, r2
 800b262:	3308      	adds	r3, #8
 800b264:	2208      	movs	r2, #8
 800b266:	4619      	mov	r1, r3
 800b268:	f006 f8e3 	bl	8011432 <sch_memcpy>
					}
					length_data += DSP_NAME_SIZE;
 800b26c:	7ffb      	ldrb	r3, [r7, #31]
 800b26e:	3308      	adds	r3, #8
 800b270:	77fb      	strb	r3, [r7, #31]
					break;
 800b272:	e213      	b.n	800b69c <M2B_TxService+0xcb0>
				case 0x0A:
					pData[length_data++] = App_Dsp.DspUniteChannel0;
 800b274:	7ffb      	ldrb	r3, [r7, #31]
 800b276:	1c5a      	adds	r2, r3, #1
 800b278:	77fa      	strb	r2, [r7, #31]
 800b27a:	461a      	mov	r2, r3
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	4413      	add	r3, r2
 800b280:	4a50      	ldr	r2, [pc, #320]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b282:	f892 2e04 	ldrb.w	r2, [r2, #3588]	; 0xe04
 800b286:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUniteChannel1;
 800b288:	7ffb      	ldrb	r3, [r7, #31]
 800b28a:	1c5a      	adds	r2, r3, #1
 800b28c:	77fa      	strb	r2, [r7, #31]
 800b28e:	461a      	mov	r2, r3
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	4413      	add	r3, r2
 800b294:	4a4b      	ldr	r2, [pc, #300]	; (800b3c4 <M2B_TxService+0x9d8>)
 800b296:	f892 2e05 	ldrb.w	r2, [r2, #3589]	; 0xe05
 800b29a:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = index;
 800b29c:	7ffb      	ldrb	r3, [r7, #31]
 800b29e:	1c5a      	adds	r2, r3, #1
 800b2a0:	77fa      	strb	r2, [r7, #31]
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	4413      	add	r3, r2
 800b2a8:	7cba      	ldrb	r2, [r7, #18]
 800b2aa:	701a      	strb	r2, [r3, #0]
					break;
 800b2ac:	e1f6      	b.n	800b69c <M2B_TxService+0xcb0>
				case 0x0B:
					pData[length_data++] = set_query_password;
 800b2ae:	7ffb      	ldrb	r3, [r7, #31]
 800b2b0:	1c5a      	adds	r2, r3, #1
 800b2b2:	77fa      	strb	r2, [r7, #31]
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	697b      	ldr	r3, [r7, #20]
 800b2b8:	4413      	add	r3, r2
 800b2ba:	4a43      	ldr	r2, [pc, #268]	; (800b3c8 <M2B_TxService+0x9dc>)
 800b2bc:	7812      	ldrb	r2, [r2, #0]
 800b2be:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = index;
 800b2c0:	7ffb      	ldrb	r3, [r7, #31]
 800b2c2:	1c5a      	adds	r2, r3, #1
 800b2c4:	77fa      	strb	r2, [r7, #31]
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	4413      	add	r3, r2
 800b2cc:	7cba      	ldrb	r2, [r7, #18]
 800b2ce:	701a      	strb	r2, [r3, #0]
					break;
 800b2d0:	e1e4      	b.n	800b69c <M2B_TxService+0xcb0>
				case 0x0C:
					pData[length_data++] = index;
 800b2d2:	7ffb      	ldrb	r3, [r7, #31]
 800b2d4:	1c5a      	adds	r2, r3, #1
 800b2d6:	77fa      	strb	r2, [r7, #31]
 800b2d8:	461a      	mov	r2, r3
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	4413      	add	r3, r2
 800b2de:	7cba      	ldrb	r2, [r7, #18]
 800b2e0:	701a      	strb	r2, [r3, #0]
					if(index == 0x01)
 800b2e2:	7cbb      	ldrb	r3, [r7, #18]
 800b2e4:	2b01      	cmp	r3, #1
 800b2e6:	d12e      	bne.n	800b346 <M2B_TxService+0x95a>
					{
						BT_Addr[12] = 0;
 800b2e8:	4b38      	ldr	r3, [pc, #224]	; (800b3cc <M2B_TxService+0x9e0>)
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	731a      	strb	r2, [r3, #12]
						if(BtSPPCONFlag || BtGATTCONFlag || BtPHFCONFlag) 
 800b2ee:	4b38      	ldr	r3, [pc, #224]	; (800b3d0 <M2B_TxService+0x9e4>)
 800b2f0:	781b      	ldrb	r3, [r3, #0]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d107      	bne.n	800b306 <M2B_TxService+0x91a>
 800b2f6:	4b37      	ldr	r3, [pc, #220]	; (800b3d4 <M2B_TxService+0x9e8>)
 800b2f8:	781b      	ldrb	r3, [r3, #0]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d103      	bne.n	800b306 <M2B_TxService+0x91a>
 800b2fe:	4b36      	ldr	r3, [pc, #216]	; (800b3d8 <M2B_TxService+0x9ec>)
 800b300:	781b      	ldrb	r3, [r3, #0]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d014      	beq.n	800b330 <M2B_TxService+0x944>
						{
							if(BtPHFCONFlag)BT_Addr[12] = 1;/*phone connect*/
 800b306:	4b34      	ldr	r3, [pc, #208]	; (800b3d8 <M2B_TxService+0x9ec>)
 800b308:	781b      	ldrb	r3, [r3, #0]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d002      	beq.n	800b314 <M2B_TxService+0x928>
 800b30e:	4b2f      	ldr	r3, [pc, #188]	; (800b3cc <M2B_TxService+0x9e0>)
 800b310:	2201      	movs	r2, #1
 800b312:	731a      	strb	r2, [r3, #12]
							if(BtSPPCONFlag)BT_Addr[12] = 2;/*spp connect*/
 800b314:	4b2e      	ldr	r3, [pc, #184]	; (800b3d0 <M2B_TxService+0x9e4>)
 800b316:	781b      	ldrb	r3, [r3, #0]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d002      	beq.n	800b322 <M2B_TxService+0x936>
 800b31c:	4b2b      	ldr	r3, [pc, #172]	; (800b3cc <M2B_TxService+0x9e0>)
 800b31e:	2202      	movs	r2, #2
 800b320:	731a      	strb	r2, [r3, #12]
							if(BtGATTCONFlag)BT_Addr[12] = 3;/*ble connect*/
 800b322:	4b2c      	ldr	r3, [pc, #176]	; (800b3d4 <M2B_TxService+0x9e8>)
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d002      	beq.n	800b330 <M2B_TxService+0x944>
 800b32a:	4b28      	ldr	r3, [pc, #160]	; (800b3cc <M2B_TxService+0x9e0>)
 800b32c:	2203      	movs	r2, #3
 800b32e:	731a      	strb	r2, [r3, #12]
						}

						sch_memcpy(pData+1,BT_Addr,sizeof(BT_Addr));
 800b330:	697b      	ldr	r3, [r7, #20]
 800b332:	3301      	adds	r3, #1
 800b334:	220d      	movs	r2, #13
 800b336:	4925      	ldr	r1, [pc, #148]	; (800b3cc <M2B_TxService+0x9e0>)
 800b338:	4618      	mov	r0, r3
 800b33a:	f006 f87a 	bl	8011432 <sch_memcpy>
						
							
						length_data += sizeof(BT_Addr);
 800b33e:	7ffb      	ldrb	r3, [r7, #31]
 800b340:	330d      	adds	r3, #13
 800b342:	77fb      	strb	r3, [r7, #31]
					else if(index == 0x02)
					{
						sch_memcpy(pData+1,BLE_GVER,sizeof(BLE_GVER));
						length_data += sizeof(BLE_GVER);
					}
					break;
 800b344:	e1a7      	b.n	800b696 <M2B_TxService+0xcaa>
					else if(index == 0x02)
 800b346:	7cbb      	ldrb	r3, [r7, #18]
 800b348:	2b02      	cmp	r3, #2
 800b34a:	f040 81a4 	bne.w	800b696 <M2B_TxService+0xcaa>
						sch_memcpy(pData+1,BLE_GVER,sizeof(BLE_GVER));
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	3301      	adds	r3, #1
 800b352:	221e      	movs	r2, #30
 800b354:	4921      	ldr	r1, [pc, #132]	; (800b3dc <M2B_TxService+0x9f0>)
 800b356:	4618      	mov	r0, r3
 800b358:	f006 f86b 	bl	8011432 <sch_memcpy>
						length_data += sizeof(BLE_GVER);
 800b35c:	7ffb      	ldrb	r3, [r7, #31]
 800b35e:	331e      	adds	r3, #30
 800b360:	77fb      	strb	r3, [r7, #31]
					break;
 800b362:	e198      	b.n	800b696 <M2B_TxService+0xcaa>
				case 0x0D:///
					pData[length_data++] = index;
 800b364:	7ffb      	ldrb	r3, [r7, #31]
 800b366:	1c5a      	adds	r2, r3, #1
 800b368:	77fa      	strb	r2, [r7, #31]
 800b36a:	461a      	mov	r2, r3
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	4413      	add	r3, r2
 800b370:	7cba      	ldrb	r2, [r7, #18]
 800b372:	701a      	strb	r2, [r3, #0]
					if(index == 0x01)
 800b374:	7cbb      	ldrb	r3, [r7, #18]
 800b376:	2b01      	cmp	r3, #1
 800b378:	f040 818f 	bne.w	800b69a <M2B_TxService+0xcae>
					{
						pData[length_data++] = VolData;
 800b37c:	7ffb      	ldrb	r3, [r7, #31]
 800b37e:	1c5a      	adds	r2, r3, #1
 800b380:	77fa      	strb	r2, [r7, #31]
 800b382:	461a      	mov	r2, r3
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	4413      	add	r3, r2
 800b388:	4a15      	ldr	r2, [pc, #84]	; (800b3e0 <M2B_TxService+0x9f4>)
 800b38a:	7812      	ldrb	r2, [r2, #0]
 800b38c:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = DSP_VOL_MAX;
 800b38e:	7ffb      	ldrb	r3, [r7, #31]
 800b390:	1c5a      	adds	r2, r3, #1
 800b392:	77fa      	strb	r2, [r7, #31]
 800b394:	461a      	mov	r2, r3
 800b396:	697b      	ldr	r3, [r7, #20]
 800b398:	4413      	add	r3, r2
 800b39a:	2228      	movs	r2, #40	; 0x28
 800b39c:	701a      	strb	r2, [r3, #0]
					}
					break;
 800b39e:	e17c      	b.n	800b69a <M2B_TxService+0xcae>
				case 0x0E:
					pData[length_data++] = Get_DSP_OFF_Flag ? 0x01 : 0x02;
 800b3a0:	4b10      	ldr	r3, [pc, #64]	; (800b3e4 <M2B_TxService+0x9f8>)
 800b3a2:	799b      	ldrb	r3, [r3, #6]
 800b3a4:	f003 0308 	and.w	r3, r3, #8
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d001      	beq.n	800b3b2 <M2B_TxService+0x9c6>
 800b3ae:	2201      	movs	r2, #1
 800b3b0:	e000      	b.n	800b3b4 <M2B_TxService+0x9c8>
 800b3b2:	2202      	movs	r2, #2
 800b3b4:	7ffb      	ldrb	r3, [r7, #31]
 800b3b6:	1c59      	adds	r1, r3, #1
 800b3b8:	77f9      	strb	r1, [r7, #31]
 800b3ba:	4619      	mov	r1, r3
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	440b      	add	r3, r1
 800b3c0:	701a      	strb	r2, [r3, #0]
					break;
 800b3c2:	e16b      	b.n	800b69c <M2B_TxService+0xcb0>
 800b3c4:	20003010 	.word	0x20003010
 800b3c8:	2000300f 	.word	0x2000300f
 800b3cc:	20002e44 	.word	0x20002e44
 800b3d0:	20002e53 	.word	0x20002e53
 800b3d4:	20002e40 	.word	0x20002e40
 800b3d8:	20002e52 	.word	0x20002e52
 800b3dc:	20002e00 	.word	0x20002e00
 800b3e0:	200000f0 	.word	0x200000f0
 800b3e4:	20004584 	.word	0x20004584

				case 0x14:///EQ_1 first 8byte
					pData[length_data++] = index;
 800b3e8:	7ffb      	ldrb	r3, [r7, #31]
 800b3ea:	1c5a      	adds	r2, r3, #1
 800b3ec:	77fa      	strb	r2, [r7, #31]
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	4413      	add	r3, r2
 800b3f4:	7cba      	ldrb	r2, [r7, #18]
 800b3f6:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/EQ_NUM_CNT;
 800b3f8:	7cbb      	ldrb	r3, [r7, #18]
 800b3fa:	095b      	lsrs	r3, r3, #5
 800b3fc:	73fb      	strb	r3, [r7, #15]
						EQ_NUM_T EQ_NUM = (EQ_NUM_T)(index%EQ_NUM_CNT);
 800b3fe:	7cbb      	ldrb	r3, [r7, #18]
 800b400:	f003 031f 	and.w	r3, r3, #31
 800b404:	73bb      	strb	r3, [r7, #14]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Other.byte;
 800b406:	7bf9      	ldrb	r1, [r7, #15]
 800b408:	7bbb      	ldrb	r3, [r7, #14]
 800b40a:	7ffa      	ldrb	r2, [r7, #31]
 800b40c:	1c50      	adds	r0, r2, #1
 800b40e:	77f8      	strb	r0, [r7, #31]
 800b410:	4610      	mov	r0, r2
 800b412:	697a      	ldr	r2, [r7, #20]
 800b414:	4410      	add	r0, r2
 800b416:	4cbb      	ldr	r4, [pc, #748]	; (800b704 <M2B_TxService+0xd18>)
 800b418:	461a      	mov	r2, r3
 800b41a:	0052      	lsls	r2, r2, #1
 800b41c:	441a      	add	r2, r3
 800b41e:	0093      	lsls	r3, r2, #2
 800b420:	461a      	mov	r2, r3
 800b422:	460b      	mov	r3, r1
 800b424:	005b      	lsls	r3, r3, #1
 800b426:	440b      	add	r3, r1
 800b428:	01db      	lsls	r3, r3, #7
 800b42a:	4413      	add	r3, r2
 800b42c:	4423      	add	r3, r4
 800b42e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800b432:	781b      	ldrb	r3, [r3, #0]
 800b434:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].MODE0;
 800b436:	7bf9      	ldrb	r1, [r7, #15]
 800b438:	7bbb      	ldrb	r3, [r7, #14]
 800b43a:	7ffa      	ldrb	r2, [r7, #31]
 800b43c:	1c50      	adds	r0, r2, #1
 800b43e:	77f8      	strb	r0, [r7, #31]
 800b440:	4610      	mov	r0, r2
 800b442:	697a      	ldr	r2, [r7, #20]
 800b444:	4410      	add	r0, r2
 800b446:	4caf      	ldr	r4, [pc, #700]	; (800b704 <M2B_TxService+0xd18>)
 800b448:	461a      	mov	r2, r3
 800b44a:	0052      	lsls	r2, r2, #1
 800b44c:	441a      	add	r2, r3
 800b44e:	0093      	lsls	r3, r2, #2
 800b450:	461a      	mov	r2, r3
 800b452:	460b      	mov	r3, r1
 800b454:	005b      	lsls	r3, r3, #1
 800b456:	440b      	add	r3, r1
 800b458:	01db      	lsls	r3, r3, #7
 800b45a:	4413      	add	r3, r2
 800b45c:	4423      	add	r3, r4
 800b45e:	f203 1371 	addw	r3, r3, #369	; 0x171
 800b462:	781b      	ldrb	r3, [r3, #0]
 800b464:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost>>8;
 800b466:	7bf9      	ldrb	r1, [r7, #15]
 800b468:	7bbb      	ldrb	r3, [r7, #14]
 800b46a:	48a6      	ldr	r0, [pc, #664]	; (800b704 <M2B_TxService+0xd18>)
 800b46c:	461a      	mov	r2, r3
 800b46e:	0052      	lsls	r2, r2, #1
 800b470:	441a      	add	r2, r3
 800b472:	0093      	lsls	r3, r2, #2
 800b474:	461a      	mov	r2, r3
 800b476:	460b      	mov	r3, r1
 800b478:	005b      	lsls	r3, r3, #1
 800b47a:	440b      	add	r3, r1
 800b47c:	01db      	lsls	r3, r3, #7
 800b47e:	4413      	add	r3, r2
 800b480:	4403      	add	r3, r0
 800b482:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800b486:	881b      	ldrh	r3, [r3, #0]
 800b488:	0a1b      	lsrs	r3, r3, #8
 800b48a:	b29a      	uxth	r2, r3
 800b48c:	7ffb      	ldrb	r3, [r7, #31]
 800b48e:	1c59      	adds	r1, r3, #1
 800b490:	77f9      	strb	r1, [r7, #31]
 800b492:	4619      	mov	r1, r3
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	440b      	add	r3, r1
 800b498:	b2d2      	uxtb	r2, r2
 800b49a:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost;
 800b49c:	7bf9      	ldrb	r1, [r7, #15]
 800b49e:	7bbb      	ldrb	r3, [r7, #14]
 800b4a0:	4898      	ldr	r0, [pc, #608]	; (800b704 <M2B_TxService+0xd18>)
 800b4a2:	461a      	mov	r2, r3
 800b4a4:	0052      	lsls	r2, r2, #1
 800b4a6:	441a      	add	r2, r3
 800b4a8:	0093      	lsls	r3, r2, #2
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	460b      	mov	r3, r1
 800b4ae:	005b      	lsls	r3, r3, #1
 800b4b0:	440b      	add	r3, r1
 800b4b2:	01db      	lsls	r3, r3, #7
 800b4b4:	4413      	add	r3, r2
 800b4b6:	4403      	add	r3, r0
 800b4b8:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800b4bc:	881a      	ldrh	r2, [r3, #0]
 800b4be:	7ffb      	ldrb	r3, [r7, #31]
 800b4c0:	1c59      	adds	r1, r3, #1
 800b4c2:	77f9      	strb	r1, [r7, #31]
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	440b      	add	r3, r1
 800b4ca:	b2d2      	uxtb	r2, r2
 800b4cc:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>24;
 800b4ce:	7bf9      	ldrb	r1, [r7, #15]
 800b4d0:	7bbb      	ldrb	r3, [r7, #14]
 800b4d2:	488c      	ldr	r0, [pc, #560]	; (800b704 <M2B_TxService+0xd18>)
 800b4d4:	461a      	mov	r2, r3
 800b4d6:	0052      	lsls	r2, r2, #1
 800b4d8:	441a      	add	r2, r3
 800b4da:	0093      	lsls	r3, r2, #2
 800b4dc:	461a      	mov	r2, r3
 800b4de:	460b      	mov	r3, r1
 800b4e0:	005b      	lsls	r3, r3, #1
 800b4e2:	440b      	add	r3, r1
 800b4e4:	01db      	lsls	r3, r3, #7
 800b4e6:	4413      	add	r3, r2
 800b4e8:	4403      	add	r3, r0
 800b4ea:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	0e1a      	lsrs	r2, r3, #24
 800b4f2:	7ffb      	ldrb	r3, [r7, #31]
 800b4f4:	1c59      	adds	r1, r3, #1
 800b4f6:	77f9      	strb	r1, [r7, #31]
 800b4f8:	4619      	mov	r1, r3
 800b4fa:	697b      	ldr	r3, [r7, #20]
 800b4fc:	440b      	add	r3, r1
 800b4fe:	b2d2      	uxtb	r2, r2
 800b500:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>16;
 800b502:	7bf9      	ldrb	r1, [r7, #15]
 800b504:	7bbb      	ldrb	r3, [r7, #14]
 800b506:	487f      	ldr	r0, [pc, #508]	; (800b704 <M2B_TxService+0xd18>)
 800b508:	461a      	mov	r2, r3
 800b50a:	0052      	lsls	r2, r2, #1
 800b50c:	441a      	add	r2, r3
 800b50e:	0093      	lsls	r3, r2, #2
 800b510:	461a      	mov	r2, r3
 800b512:	460b      	mov	r3, r1
 800b514:	005b      	lsls	r3, r3, #1
 800b516:	440b      	add	r3, r1
 800b518:	01db      	lsls	r3, r3, #7
 800b51a:	4413      	add	r3, r2
 800b51c:	4403      	add	r3, r0
 800b51e:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	0c1a      	lsrs	r2, r3, #16
 800b526:	7ffb      	ldrb	r3, [r7, #31]
 800b528:	1c59      	adds	r1, r3, #1
 800b52a:	77f9      	strb	r1, [r7, #31]
 800b52c:	4619      	mov	r1, r3
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	440b      	add	r3, r1
 800b532:	b2d2      	uxtb	r2, r2
 800b534:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>8;
 800b536:	7bf9      	ldrb	r1, [r7, #15]
 800b538:	7bbb      	ldrb	r3, [r7, #14]
 800b53a:	4872      	ldr	r0, [pc, #456]	; (800b704 <M2B_TxService+0xd18>)
 800b53c:	461a      	mov	r2, r3
 800b53e:	0052      	lsls	r2, r2, #1
 800b540:	441a      	add	r2, r3
 800b542:	0093      	lsls	r3, r2, #2
 800b544:	461a      	mov	r2, r3
 800b546:	460b      	mov	r3, r1
 800b548:	005b      	lsls	r3, r3, #1
 800b54a:	440b      	add	r3, r1
 800b54c:	01db      	lsls	r3, r3, #7
 800b54e:	4413      	add	r3, r2
 800b550:	4403      	add	r3, r0
 800b552:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	0a1a      	lsrs	r2, r3, #8
 800b55a:	7ffb      	ldrb	r3, [r7, #31]
 800b55c:	1c59      	adds	r1, r3, #1
 800b55e:	77f9      	strb	r1, [r7, #31]
 800b560:	4619      	mov	r1, r3
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	440b      	add	r3, r1
 800b566:	b2d2      	uxtb	r2, r2
 800b568:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq;
 800b56a:	7bf9      	ldrb	r1, [r7, #15]
 800b56c:	7bbb      	ldrb	r3, [r7, #14]
 800b56e:	4865      	ldr	r0, [pc, #404]	; (800b704 <M2B_TxService+0xd18>)
 800b570:	461a      	mov	r2, r3
 800b572:	0052      	lsls	r2, r2, #1
 800b574:	441a      	add	r2, r3
 800b576:	0093      	lsls	r3, r2, #2
 800b578:	461a      	mov	r2, r3
 800b57a:	460b      	mov	r3, r1
 800b57c:	005b      	lsls	r3, r3, #1
 800b57e:	440b      	add	r3, r1
 800b580:	01db      	lsls	r3, r3, #7
 800b582:	4413      	add	r3, r2
 800b584:	4403      	add	r3, r0
 800b586:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800b58a:	681a      	ldr	r2, [r3, #0]
 800b58c:	7ffb      	ldrb	r3, [r7, #31]
 800b58e:	1c59      	adds	r1, r3, #1
 800b590:	77f9      	strb	r1, [r7, #31]
 800b592:	4619      	mov	r1, r3
 800b594:	697b      	ldr	r3, [r7, #20]
 800b596:	440b      	add	r3, r1
 800b598:	b2d2      	uxtb	r2, r2
 800b59a:	701a      	strb	r2, [r3, #0]
					}
					break;
 800b59c:	e07e      	b.n	800b69c <M2B_TxService+0xcb0>
				case 0x15:///EQ_2 last 4byte
					pData[length_data++] = index;
 800b59e:	7ffb      	ldrb	r3, [r7, #31]
 800b5a0:	1c5a      	adds	r2, r3, #1
 800b5a2:	77fa      	strb	r2, [r7, #31]
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	697b      	ldr	r3, [r7, #20]
 800b5a8:	4413      	add	r3, r2
 800b5aa:	7cba      	ldrb	r2, [r7, #18]
 800b5ac:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/EQ_NUM_CNT;
 800b5ae:	7cbb      	ldrb	r3, [r7, #18]
 800b5b0:	095b      	lsrs	r3, r3, #5
 800b5b2:	747b      	strb	r3, [r7, #17]
						EQ_NUM_T EQ_NUM = (EQ_NUM_T)(index%EQ_NUM_CNT);
 800b5b4:	7cbb      	ldrb	r3, [r7, #18]
 800b5b6:	f003 031f 	and.w	r3, r3, #31
 800b5ba:	743b      	strb	r3, [r7, #16]

						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain>>8;
 800b5bc:	7c79      	ldrb	r1, [r7, #17]
 800b5be:	7c3b      	ldrb	r3, [r7, #16]
 800b5c0:	4850      	ldr	r0, [pc, #320]	; (800b704 <M2B_TxService+0xd18>)
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	0052      	lsls	r2, r2, #1
 800b5c6:	441a      	add	r2, r3
 800b5c8:	0093      	lsls	r3, r2, #2
 800b5ca:	461a      	mov	r2, r3
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	005b      	lsls	r3, r3, #1
 800b5d0:	440b      	add	r3, r1
 800b5d2:	01db      	lsls	r3, r3, #7
 800b5d4:	4413      	add	r3, r2
 800b5d6:	4403      	add	r3, r0
 800b5d8:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800b5dc:	881b      	ldrh	r3, [r3, #0]
 800b5de:	0a1b      	lsrs	r3, r3, #8
 800b5e0:	b29a      	uxth	r2, r3
 800b5e2:	7ffb      	ldrb	r3, [r7, #31]
 800b5e4:	1c59      	adds	r1, r3, #1
 800b5e6:	77f9      	strb	r1, [r7, #31]
 800b5e8:	4619      	mov	r1, r3
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	440b      	add	r3, r1
 800b5ee:	b2d2      	uxtb	r2, r2
 800b5f0:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain;
 800b5f2:	7c79      	ldrb	r1, [r7, #17]
 800b5f4:	7c3b      	ldrb	r3, [r7, #16]
 800b5f6:	4843      	ldr	r0, [pc, #268]	; (800b704 <M2B_TxService+0xd18>)
 800b5f8:	461a      	mov	r2, r3
 800b5fa:	0052      	lsls	r2, r2, #1
 800b5fc:	441a      	add	r2, r3
 800b5fe:	0093      	lsls	r3, r2, #2
 800b600:	461a      	mov	r2, r3
 800b602:	460b      	mov	r3, r1
 800b604:	005b      	lsls	r3, r3, #1
 800b606:	440b      	add	r3, r1
 800b608:	01db      	lsls	r3, r3, #7
 800b60a:	4413      	add	r3, r2
 800b60c:	4403      	add	r3, r0
 800b60e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800b612:	881a      	ldrh	r2, [r3, #0]
 800b614:	7ffb      	ldrb	r3, [r7, #31]
 800b616:	1c59      	adds	r1, r3, #1
 800b618:	77f9      	strb	r1, [r7, #31]
 800b61a:	4619      	mov	r1, r3
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	440b      	add	r3, r1
 800b620:	b2d2      	uxtb	r2, r2
 800b622:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor>>8;
 800b624:	7c79      	ldrb	r1, [r7, #17]
 800b626:	7c3b      	ldrb	r3, [r7, #16]
 800b628:	4836      	ldr	r0, [pc, #216]	; (800b704 <M2B_TxService+0xd18>)
 800b62a:	461a      	mov	r2, r3
 800b62c:	0052      	lsls	r2, r2, #1
 800b62e:	441a      	add	r2, r3
 800b630:	0093      	lsls	r3, r2, #2
 800b632:	461a      	mov	r2, r3
 800b634:	460b      	mov	r3, r1
 800b636:	005b      	lsls	r3, r3, #1
 800b638:	440b      	add	r3, r1
 800b63a:	01db      	lsls	r3, r3, #7
 800b63c:	4413      	add	r3, r2
 800b63e:	4403      	add	r3, r0
 800b640:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800b644:	881b      	ldrh	r3, [r3, #0]
 800b646:	0a1b      	lsrs	r3, r3, #8
 800b648:	b29a      	uxth	r2, r3
 800b64a:	7ffb      	ldrb	r3, [r7, #31]
 800b64c:	1c59      	adds	r1, r3, #1
 800b64e:	77f9      	strb	r1, [r7, #31]
 800b650:	4619      	mov	r1, r3
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	440b      	add	r3, r1
 800b656:	b2d2      	uxtb	r2, r2
 800b658:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor;
 800b65a:	7c79      	ldrb	r1, [r7, #17]
 800b65c:	7c3b      	ldrb	r3, [r7, #16]
 800b65e:	4829      	ldr	r0, [pc, #164]	; (800b704 <M2B_TxService+0xd18>)
 800b660:	461a      	mov	r2, r3
 800b662:	0052      	lsls	r2, r2, #1
 800b664:	441a      	add	r2, r3
 800b666:	0093      	lsls	r3, r2, #2
 800b668:	461a      	mov	r2, r3
 800b66a:	460b      	mov	r3, r1
 800b66c:	005b      	lsls	r3, r3, #1
 800b66e:	440b      	add	r3, r1
 800b670:	01db      	lsls	r3, r3, #7
 800b672:	4413      	add	r3, r2
 800b674:	4403      	add	r3, r0
 800b676:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800b67a:	881a      	ldrh	r2, [r3, #0]
 800b67c:	7ffb      	ldrb	r3, [r7, #31]
 800b67e:	1c59      	adds	r1, r3, #1
 800b680:	77f9      	strb	r1, [r7, #31]
 800b682:	4619      	mov	r1, r3
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	440b      	add	r3, r1
 800b688:	b2d2      	uxtb	r2, r2
 800b68a:	701a      	strb	r2, [r3, #0]
					}
					break;
 800b68c:	e006      	b.n	800b69c <M2B_TxService+0xcb0>
						
				default:break;
 800b68e:	bf00      	nop
 800b690:	e0c6      	b.n	800b820 <M2B_TxService+0xe34>
					break;
 800b692:	bf00      	nop
 800b694:	e0c4      	b.n	800b820 <M2B_TxService+0xe34>
					break;
 800b696:	bf00      	nop
 800b698:	e0c2      	b.n	800b820 <M2B_TxService+0xe34>
					break;
 800b69a:	bf00      	nop
			}
			break;
 800b69c:	e0c0      	b.n	800b820 <M2B_TxService+0xe34>
		case M2B_DSP_UPDATA:///
			switch(sub_id)
 800b69e:	7cfb      	ldrb	r3, [r7, #19]
 800b6a0:	2b04      	cmp	r3, #4
 800b6a2:	f200 80ba 	bhi.w	800b81a <M2B_TxService+0xe2e>
 800b6a6:	a201      	add	r2, pc, #4	; (adr r2, 800b6ac <M2B_TxService+0xcc0>)
 800b6a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ac:	0800b6c1 	.word	0x0800b6c1
 800b6b0:	0800b709 	.word	0x0800b709
 800b6b4:	0800b779 	.word	0x0800b779
 800b6b8:	0800b7e3 	.word	0x0800b7e3
 800b6bc:	0800b7f5 	.word	0x0800b7f5
			{
				case 0x00:
					pData[length_data++] = index;
 800b6c0:	7ffb      	ldrb	r3, [r7, #31]
 800b6c2:	1c5a      	adds	r2, r3, #1
 800b6c4:	77fa      	strb	r2, [r7, #31]
 800b6c6:	461a      	mov	r2, r3
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	4413      	add	r3, r2
 800b6cc:	7cba      	ldrb	r2, [r7, #18]
 800b6ce:	701a      	strb	r2, [r3, #0]
					if(index==0x82)///FLASH
 800b6d0:	7cbb      	ldrb	r3, [r7, #18]
 800b6d2:	2b82      	cmp	r3, #130	; 0x82
 800b6d4:	d10a      	bne.n	800b6ec <M2B_TxService+0xd00>
						pData[length_data++] = App_Dsp.DspNum;
 800b6d6:	7ffb      	ldrb	r3, [r7, #31]
 800b6d8:	1c5a      	adds	r2, r3, #1
 800b6da:	77fa      	strb	r2, [r7, #31]
 800b6dc:	461a      	mov	r2, r3
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	4413      	add	r3, r2
 800b6e2:	4a08      	ldr	r2, [pc, #32]	; (800b704 <M2B_TxService+0xd18>)
 800b6e4:	f892 2df1 	ldrb.w	r2, [r2, #3569]	; 0xdf1
 800b6e8:	701a      	strb	r2, [r3, #0]
					else
						pData[length_data++] = App_Dsp.DspUpdataNum;
					break;
 800b6ea:	e097      	b.n	800b81c <M2B_TxService+0xe30>
						pData[length_data++] = App_Dsp.DspUpdataNum;
 800b6ec:	7ffb      	ldrb	r3, [r7, #31]
 800b6ee:	1c5a      	adds	r2, r3, #1
 800b6f0:	77fa      	strb	r2, [r7, #31]
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	4413      	add	r3, r2
 800b6f8:	4a02      	ldr	r2, [pc, #8]	; (800b704 <M2B_TxService+0xd18>)
 800b6fa:	f892 2df7 	ldrb.w	r2, [r2, #3575]	; 0xdf7
 800b6fe:	701a      	strb	r2, [r3, #0]
					break;
 800b700:	e08c      	b.n	800b81c <M2B_TxService+0xe30>
 800b702:	bf00      	nop
 800b704:	20003010 	.word	0x20003010
				case 0x01:///
					pData[length_data++] = index;
 800b708:	7ffb      	ldrb	r3, [r7, #31]
 800b70a:	1c5a      	adds	r2, r3, #1
 800b70c:	77fa      	strb	r2, [r7, #31]
 800b70e:	461a      	mov	r2, r3
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	4413      	add	r3, r2
 800b714:	7cba      	ldrb	r2, [r7, #18]
 800b716:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen>>24;
 800b718:	4b88      	ldr	r3, [pc, #544]	; (800b93c <M2B_TxService+0xf50>)
 800b71a:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800b71e:	0e1a      	lsrs	r2, r3, #24
 800b720:	7ffb      	ldrb	r3, [r7, #31]
 800b722:	1c59      	adds	r1, r3, #1
 800b724:	77f9      	strb	r1, [r7, #31]
 800b726:	4619      	mov	r1, r3
 800b728:	697b      	ldr	r3, [r7, #20]
 800b72a:	440b      	add	r3, r1
 800b72c:	b2d2      	uxtb	r2, r2
 800b72e:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen>>16;
 800b730:	4b82      	ldr	r3, [pc, #520]	; (800b93c <M2B_TxService+0xf50>)
 800b732:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800b736:	0c1a      	lsrs	r2, r3, #16
 800b738:	7ffb      	ldrb	r3, [r7, #31]
 800b73a:	1c59      	adds	r1, r3, #1
 800b73c:	77f9      	strb	r1, [r7, #31]
 800b73e:	4619      	mov	r1, r3
 800b740:	697b      	ldr	r3, [r7, #20]
 800b742:	440b      	add	r3, r1
 800b744:	b2d2      	uxtb	r2, r2
 800b746:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen>>8;
 800b748:	4b7c      	ldr	r3, [pc, #496]	; (800b93c <M2B_TxService+0xf50>)
 800b74a:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800b74e:	0a1a      	lsrs	r2, r3, #8
 800b750:	7ffb      	ldrb	r3, [r7, #31]
 800b752:	1c59      	adds	r1, r3, #1
 800b754:	77f9      	strb	r1, [r7, #31]
 800b756:	4619      	mov	r1, r3
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	440b      	add	r3, r1
 800b75c:	b2d2      	uxtb	r2, r2
 800b75e:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen;
 800b760:	4b76      	ldr	r3, [pc, #472]	; (800b93c <M2B_TxService+0xf50>)
 800b762:	f8d3 2dfc 	ldr.w	r2, [r3, #3580]	; 0xdfc
 800b766:	7ffb      	ldrb	r3, [r7, #31]
 800b768:	1c59      	adds	r1, r3, #1
 800b76a:	77f9      	strb	r1, [r7, #31]
 800b76c:	4619      	mov	r1, r3
 800b76e:	697b      	ldr	r3, [r7, #20]
 800b770:	440b      	add	r3, r1
 800b772:	b2d2      	uxtb	r2, r2
 800b774:	701a      	strb	r2, [r3, #0]
					break;
 800b776:	e051      	b.n	800b81c <M2B_TxService+0xe30>
				case 0x02:///
					pData[length_data++] = index;
 800b778:	7ffb      	ldrb	r3, [r7, #31]
 800b77a:	1c5a      	adds	r2, r3, #1
 800b77c:	77fa      	strb	r2, [r7, #31]
 800b77e:	461a      	mov	r2, r3
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	4413      	add	r3, r2
 800b784:	7cba      	ldrb	r2, [r7, #18]
 800b786:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataSn;
 800b788:	7ffb      	ldrb	r3, [r7, #31]
 800b78a:	1c5a      	adds	r2, r3, #1
 800b78c:	77fa      	strb	r2, [r7, #31]
 800b78e:	461a      	mov	r2, r3
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	4413      	add	r3, r2
 800b794:	4a69      	ldr	r2, [pc, #420]	; (800b93c <M2B_TxService+0xf50>)
 800b796:	f892 2df8 	ldrb.w	r2, [r2, #3576]	; 0xdf8
 800b79a:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 i;
						SCH_U8 *UpData = (SCH_U8 *)(&App_Dsp.Dsp_Data);
 800b79c:	4b67      	ldr	r3, [pc, #412]	; (800b93c <M2B_TxService+0xf50>)
 800b79e:	61bb      	str	r3, [r7, #24]
						UpData += (64*App_Dsp.DspUpdataSn);
 800b7a0:	4b66      	ldr	r3, [pc, #408]	; (800b93c <M2B_TxService+0xf50>)
 800b7a2:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800b7a6:	019b      	lsls	r3, r3, #6
 800b7a8:	461a      	mov	r2, r3
 800b7aa:	69bb      	ldr	r3, [r7, #24]
 800b7ac:	4413      	add	r3, r2
 800b7ae:	61bb      	str	r3, [r7, #24]
						///length_data += App_Dsp.DspUpdataCnt;
						///sch_memcpy(pData+2,UpData,App_Dsp.DspUpdataCnt);
						for(i=0;i<App_Dsp.DspUpdataCnt;i++)
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	777b      	strb	r3, [r7, #29]
 800b7b4:	e00e      	b.n	800b7d4 <M2B_TxService+0xde8>
						{
							pData[length_data++] = *UpData;
 800b7b6:	7ffb      	ldrb	r3, [r7, #31]
 800b7b8:	1c5a      	adds	r2, r3, #1
 800b7ba:	77fa      	strb	r2, [r7, #31]
 800b7bc:	461a      	mov	r2, r3
 800b7be:	697b      	ldr	r3, [r7, #20]
 800b7c0:	4413      	add	r3, r2
 800b7c2:	69ba      	ldr	r2, [r7, #24]
 800b7c4:	7812      	ldrb	r2, [r2, #0]
 800b7c6:	701a      	strb	r2, [r3, #0]
							UpData++;
 800b7c8:	69bb      	ldr	r3, [r7, #24]
 800b7ca:	3301      	adds	r3, #1
 800b7cc:	61bb      	str	r3, [r7, #24]
						for(i=0;i<App_Dsp.DspUpdataCnt;i++)
 800b7ce:	7f7b      	ldrb	r3, [r7, #29]
 800b7d0:	3301      	adds	r3, #1
 800b7d2:	777b      	strb	r3, [r7, #29]
 800b7d4:	4b59      	ldr	r3, [pc, #356]	; (800b93c <M2B_TxService+0xf50>)
 800b7d6:	f893 3df9 	ldrb.w	r3, [r3, #3577]	; 0xdf9
 800b7da:	7f7a      	ldrb	r2, [r7, #29]
 800b7dc:	429a      	cmp	r2, r3
 800b7de:	d3ea      	bcc.n	800b7b6 <M2B_TxService+0xdca>
						}
					}
					break;
 800b7e0:	e01c      	b.n	800b81c <M2B_TxService+0xe30>
				case 0x03:///
					pData[length_data++] = index;
 800b7e2:	7ffb      	ldrb	r3, [r7, #31]
 800b7e4:	1c5a      	adds	r2, r3, #1
 800b7e6:	77fa      	strb	r2, [r7, #31]
 800b7e8:	461a      	mov	r2, r3
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	4413      	add	r3, r2
 800b7ee:	7cba      	ldrb	r2, [r7, #18]
 800b7f0:	701a      	strb	r2, [r3, #0]
					break;
 800b7f2:	e013      	b.n	800b81c <M2B_TxService+0xe30>
				case 0x04:///
					pData[length_data++] = index;
 800b7f4:	7ffb      	ldrb	r3, [r7, #31]
 800b7f6:	1c5a      	adds	r2, r3, #1
 800b7f8:	77fa      	strb	r2, [r7, #31]
 800b7fa:	461a      	mov	r2, r3
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	4413      	add	r3, r2
 800b800:	7cba      	ldrb	r2, [r7, #18]
 800b802:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataSn;
 800b804:	7ffb      	ldrb	r3, [r7, #31]
 800b806:	1c5a      	adds	r2, r3, #1
 800b808:	77fa      	strb	r2, [r7, #31]
 800b80a:	461a      	mov	r2, r3
 800b80c:	697b      	ldr	r3, [r7, #20]
 800b80e:	4413      	add	r3, r2
 800b810:	4a4a      	ldr	r2, [pc, #296]	; (800b93c <M2B_TxService+0xf50>)
 800b812:	f892 2df8 	ldrb.w	r2, [r2, #3576]	; 0xdf8
 800b816:	701a      	strb	r2, [r3, #0]
					break;
 800b818:	e000      	b.n	800b81c <M2B_TxService+0xe30>
				default:break;
 800b81a:	bf00      	nop
			}
			break;
 800b81c:	e000      	b.n	800b820 <M2B_TxService+0xe34>
		default:break;
 800b81e:	bf00      	nop
	}
	
	BtTxModuel.TxData[0] = 'A';
 800b820:	4b47      	ldr	r3, [pc, #284]	; (800b940 <M2B_TxService+0xf54>)
 800b822:	2241      	movs	r2, #65	; 0x41
 800b824:	701a      	strb	r2, [r3, #0]
	BtTxModuel.TxData[1] = 'T';
 800b826:	4b46      	ldr	r3, [pc, #280]	; (800b940 <M2B_TxService+0xf54>)
 800b828:	2254      	movs	r2, #84	; 0x54
 800b82a:	705a      	strb	r2, [r3, #1]
	BtTxModuel.TxData[2] = '>';
 800b82c:	4b44      	ldr	r3, [pc, #272]	; (800b940 <M2B_TxService+0xf54>)
 800b82e:	223e      	movs	r2, #62	; 0x3e
 800b830:	709a      	strb	r2, [r3, #2]
	BtTxModuel.TxData[3] = 0x01;/*DATA TYPE:0X0102 SPP0x0101 BLE*/
 800b832:	4b43      	ldr	r3, [pc, #268]	; (800b940 <M2B_TxService+0xf54>)
 800b834:	2201      	movs	r2, #1
 800b836:	70da      	strb	r2, [r3, #3]
	
	if(BtGATTCONFlag)
 800b838:	4b42      	ldr	r3, [pc, #264]	; (800b944 <M2B_TxService+0xf58>)
 800b83a:	781b      	ldrb	r3, [r3, #0]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d003      	beq.n	800b848 <M2B_TxService+0xe5c>
		BtTxModuel.TxData[4] = 0x01;
 800b840:	4b3f      	ldr	r3, [pc, #252]	; (800b940 <M2B_TxService+0xf54>)
 800b842:	2201      	movs	r2, #1
 800b844:	711a      	strb	r2, [r3, #4]
 800b846:	e00a      	b.n	800b85e <M2B_TxService+0xe72>
	else if(BtSPPCONFlag)
 800b848:	4b3f      	ldr	r3, [pc, #252]	; (800b948 <M2B_TxService+0xf5c>)
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d003      	beq.n	800b858 <M2B_TxService+0xe6c>
		BtTxModuel.TxData[4] = 0x02;
 800b850:	4b3b      	ldr	r3, [pc, #236]	; (800b940 <M2B_TxService+0xf54>)
 800b852:	2202      	movs	r2, #2
 800b854:	711a      	strb	r2, [r3, #4]
 800b856:	e002      	b.n	800b85e <M2B_TxService+0xe72>
	else
	{
		BtTxModuel.TxData[4] = 0x02;
 800b858:	4b39      	ldr	r3, [pc, #228]	; (800b940 <M2B_TxService+0xf54>)
 800b85a:	2202      	movs	r2, #2
 800b85c:	711a      	strb	r2, [r3, #4]
		//printf("\n\n--DATA TYPE ERR--\n\n");
	}
	BtTxModuel.TxData[5] = 0x00;/*length H:0x800x0d*/
 800b85e:	4b38      	ldr	r3, [pc, #224]	; (800b940 <M2B_TxService+0xf54>)
 800b860:	2200      	movs	r2, #0
 800b862:	715a      	strb	r2, [r3, #5]
	BtTxModuel.TxData[6] = length_data+7+3;/*length L*/
 800b864:	7ffb      	ldrb	r3, [r7, #31]
 800b866:	330a      	adds	r3, #10
 800b868:	b2da      	uxtb	r2, r3
 800b86a:	4b35      	ldr	r3, [pc, #212]	; (800b940 <M2B_TxService+0xf54>)
 800b86c:	719a      	strb	r2, [r3, #6]
	BtTxModuel.TxData[7] = 0x80;
 800b86e:	4b34      	ldr	r3, [pc, #208]	; (800b940 <M2B_TxService+0xf54>)
 800b870:	2280      	movs	r2, #128	; 0x80
 800b872:	71da      	strb	r2, [r3, #7]
	BtTxModuel.TxData[8] = 0x00;
 800b874:	4b32      	ldr	r3, [pc, #200]	; (800b940 <M2B_TxService+0xf54>)
 800b876:	2200      	movs	r2, #0
 800b878:	721a      	strb	r2, [r3, #8]
	BtTxModuel.TxData[9] = 0x0d;/*\r*/
 800b87a:	4b31      	ldr	r3, [pc, #196]	; (800b940 <M2B_TxService+0xf54>)
 800b87c:	220d      	movs	r2, #13
 800b87e:	725a      	strb	r2, [r3, #9]

	BtTx_Head1 = HEAD_ADDRESS_MCU;
 800b880:	4b2f      	ldr	r3, [pc, #188]	; (800b940 <M2B_TxService+0xf54>)
 800b882:	2255      	movs	r2, #85	; 0x55
 800b884:	729a      	strb	r2, [r3, #10]
	BtTx_Head2 = HEAD_ADDRESS_BT;
 800b886:	4b2e      	ldr	r3, [pc, #184]	; (800b940 <M2B_TxService+0xf54>)
 800b888:	22aa      	movs	r2, #170	; 0xaa
 800b88a:	72da      	strb	r2, [r3, #11]
	BtTx_Length = length_data+7;//+1+10;
 800b88c:	7ffb      	ldrb	r3, [r7, #31]
 800b88e:	3307      	adds	r3, #7
 800b890:	b2da      	uxtb	r2, r3
 800b892:	4b2b      	ldr	r3, [pc, #172]	; (800b940 <M2B_TxService+0xf54>)
 800b894:	731a      	strb	r2, [r3, #12]
	BtTx_Sequence++;
 800b896:	4b2a      	ldr	r3, [pc, #168]	; (800b940 <M2B_TxService+0xf54>)
 800b898:	7b5b      	ldrb	r3, [r3, #13]
 800b89a:	3301      	adds	r3, #1
 800b89c:	b2da      	uxtb	r2, r3
 800b89e:	4b28      	ldr	r3, [pc, #160]	; (800b940 <M2B_TxService+0xf54>)
 800b8a0:	735a      	strb	r2, [r3, #13]
	BtTx_GroupID = pMsg.ID;
 800b8a2:	793a      	ldrb	r2, [r7, #4]
 800b8a4:	4b26      	ldr	r3, [pc, #152]	; (800b940 <M2B_TxService+0xf54>)
 800b8a6:	739a      	strb	r2, [r3, #14]
	BtTx_SubID = sub_id;
 800b8a8:	4a25      	ldr	r2, [pc, #148]	; (800b940 <M2B_TxService+0xf54>)
 800b8aa:	7cfb      	ldrb	r3, [r7, #19]
 800b8ac:	73d3      	strb	r3, [r2, #15]
	BtTxModuel.TxData_Parity = GetCheckData_Xor(&BtTx_Head1,BtTx_Length-1);
 800b8ae:	4b24      	ldr	r3, [pc, #144]	; (800b940 <M2B_TxService+0xf54>)
 800b8b0:	7b1b      	ldrb	r3, [r3, #12]
 800b8b2:	3b01      	subs	r3, #1
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	4619      	mov	r1, r3
 800b8b8:	4824      	ldr	r0, [pc, #144]	; (800b94c <M2B_TxService+0xf60>)
 800b8ba:	f005 fdd8 	bl	801146e <GetCheckData_Xor>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	461a      	mov	r2, r3
 800b8c2:	4b1f      	ldr	r3, [pc, #124]	; (800b940 <M2B_TxService+0xf54>)
 800b8c4:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	BtTxModuel.TxData[BtTx_Length+10-1] = BtTxModuel.TxData_Parity;
 800b8c8:	4b1d      	ldr	r3, [pc, #116]	; (800b940 <M2B_TxService+0xf54>)
 800b8ca:	7b1b      	ldrb	r3, [r3, #12]
 800b8cc:	3309      	adds	r3, #9
 800b8ce:	4a1c      	ldr	r2, [pc, #112]	; (800b940 <M2B_TxService+0xf54>)
 800b8d0:	f892 1065 	ldrb.w	r1, [r2, #101]	; 0x65
 800b8d4:	4a1a      	ldr	r2, [pc, #104]	; (800b940 <M2B_TxService+0xf54>)
 800b8d6:	54d1      	strb	r1, [r2, r3]
	BtTxModuel.TxData[BtTx_Length+10] = 0x0d;/*\r*/
 800b8d8:	4b19      	ldr	r3, [pc, #100]	; (800b940 <M2B_TxService+0xf54>)
 800b8da:	7b1b      	ldrb	r3, [r3, #12]
 800b8dc:	330a      	adds	r3, #10
 800b8de:	4a18      	ldr	r2, [pc, #96]	; (800b940 <M2B_TxService+0xf54>)
 800b8e0:	210d      	movs	r1, #13
 800b8e2:	54d1      	strb	r1, [r2, r3]
	UartTxData(Uart_CONNECT, BtTxModuel.TxData, BtTx_Length+1+10);
 800b8e4:	4b1a      	ldr	r3, [pc, #104]	; (800b950 <M2B_TxService+0xf64>)
 800b8e6:	7818      	ldrb	r0, [r3, #0]
 800b8e8:	4b15      	ldr	r3, [pc, #84]	; (800b940 <M2B_TxService+0xf54>)
 800b8ea:	7b1b      	ldrb	r3, [r3, #12]
 800b8ec:	b29b      	uxth	r3, r3
 800b8ee:	330b      	adds	r3, #11
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	4912      	ldr	r1, [pc, #72]	; (800b940 <M2B_TxService+0xf54>)
 800b8f6:	f005 fc9c 	bl	8011232 <UartTxData>
	
	Printf("Tx data : ");
	for(i = 0;i<BtTx_Length+1+10;i++)
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	77bb      	strb	r3, [r7, #30]
 800b8fe:	e002      	b.n	800b906 <M2B_TxService+0xf1a>
 800b900:	7fbb      	ldrb	r3, [r7, #30]
 800b902:	3301      	adds	r3, #1
 800b904:	77bb      	strb	r3, [r7, #30]
 800b906:	7fba      	ldrb	r2, [r7, #30]
 800b908:	4b0d      	ldr	r3, [pc, #52]	; (800b940 <M2B_TxService+0xf54>)
 800b90a:	7b1b      	ldrb	r3, [r3, #12]
 800b90c:	330b      	adds	r3, #11
 800b90e:	429a      	cmp	r2, r3
 800b910:	dbf6      	blt.n	800b900 <M2B_TxService+0xf14>
	Printf(" %x",BtTxModuel.TxData[i]);
	
	BtTxModuel.Check_Ack=1;
 800b912:	4b0b      	ldr	r3, [pc, #44]	; (800b940 <M2B_TxService+0xf54>)
 800b914:	2201      	movs	r2, #1
 800b916:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
	BtTxModuel.Check_ResendCounte=0;
 800b91a:	4b09      	ldr	r3, [pc, #36]	; (800b940 <M2B_TxService+0xf54>)
 800b91c:	2200      	movs	r2, #0
 800b91e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	BtTxModuel.Check_ResendTimer=0;
 800b922:	4b07      	ldr	r3, [pc, #28]	; (800b940 <M2B_TxService+0xf54>)
 800b924:	2200      	movs	r2, #0
 800b926:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
	BtTxModuel.Check_Busy=1;
 800b92a:	4b05      	ldr	r3, [pc, #20]	; (800b940 <M2B_TxService+0xf54>)
 800b92c:	2201      	movs	r2, #1
 800b92e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800b932:	e000      	b.n	800b936 <M2B_TxService+0xf4a>
		return;
 800b934:	bf00      	nop
}
 800b936:	3724      	adds	r7, #36	; 0x24
 800b938:	46bd      	mov	sp, r7
 800b93a:	bd90      	pop	{r4, r7, pc}
 800b93c:	20003010 	.word	0x20003010
 800b940:	20002f8c 	.word	0x20002f8c
 800b944:	20002e40 	.word	0x20002e40
 800b948:	20002e53 	.word	0x20002e53
 800b94c:	20002f96 	.word	0x20002f96
 800b950:	20002878 	.word	0x20002878

0800b954 <TASK_Bt_Pro>:
**  Created on	: 20190402
**  Description	:
**  Return		: 
********************************************************************************/
void TASK_Bt_Pro(void)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	af00      	add	r7, sp, #0
#if 1
	if(/*Get_OsStartOk==OFF||*/Get_SysPower_Flag==OFF)  
 800b958:	4b31      	ldr	r3, [pc, #196]	; (800ba20 <TASK_Bt_Pro+0xcc>)
 800b95a:	795b      	ldrb	r3, [r3, #5]
 800b95c:	f003 0308 	and.w	r3, r3, #8
 800b960:	b2db      	uxtb	r3, r3
 800b962:	2b00      	cmp	r3, #0
 800b964:	d059      	beq.n	800ba1a <TASK_Bt_Pro+0xc6>
	{
		return;
	}
	if(BtTxModuel.Check_Ack)
 800b966:	4b2f      	ldr	r3, [pc, #188]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b968:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d04c      	beq.n	800ba0a <TASK_Bt_Pro+0xb6>
	{
		BtTxModuel.Check_ResendTimer++;
 800b970:	4b2c      	ldr	r3, [pc, #176]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b972:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800b976:	3301      	adds	r3, #1
 800b978:	b2da      	uxtb	r2, r3
 800b97a:	4b2a      	ldr	r3, [pc, #168]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b97c:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
		if(((BtTxModuel.Check_ResendTimer==T200MS_8)&&(Uart_CONNECT == SCH_Uart_PC))
 800b980:	4b28      	ldr	r3, [pc, #160]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b982:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800b986:	2b19      	cmp	r3, #25
 800b988:	d103      	bne.n	800b992 <TASK_Bt_Pro+0x3e>
 800b98a:	4b27      	ldr	r3, [pc, #156]	; (800ba28 <TASK_Bt_Pro+0xd4>)
 800b98c:	781b      	ldrb	r3, [r3, #0]
 800b98e:	2b01      	cmp	r3, #1
 800b990:	d011      	beq.n	800b9b6 <TASK_Bt_Pro+0x62>
			||((BtTxModuel.Check_ResendTimer==T200MS_8)&&(Uart_CONNECT == SCH_Uart_PC1))
 800b992:	4b24      	ldr	r3, [pc, #144]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b994:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800b998:	2b19      	cmp	r3, #25
 800b99a:	d103      	bne.n	800b9a4 <TASK_Bt_Pro+0x50>
 800b99c:	4b22      	ldr	r3, [pc, #136]	; (800ba28 <TASK_Bt_Pro+0xd4>)
 800b99e:	781b      	ldrb	r3, [r3, #0]
 800b9a0:	2b02      	cmp	r3, #2
 800b9a2:	d008      	beq.n	800b9b6 <TASK_Bt_Pro+0x62>
			||((BtTxModuel.Check_ResendTimer==T2S_8)&&(Uart_CONNECT == SCH_Uart_BT)))
 800b9a4:	4b1f      	ldr	r3, [pc, #124]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b9a6:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800b9aa:	2bfa      	cmp	r3, #250	; 0xfa
 800b9ac:	d136      	bne.n	800ba1c <TASK_Bt_Pro+0xc8>
 800b9ae:	4b1e      	ldr	r3, [pc, #120]	; (800ba28 <TASK_Bt_Pro+0xd4>)
 800b9b0:	781b      	ldrb	r3, [r3, #0]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d132      	bne.n	800ba1c <TASK_Bt_Pro+0xc8>
		{  	
			BtTxModuel.Check_ResendTimer=0;
 800b9b6:	4b1b      	ldr	r3, [pc, #108]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
			if(++BtTxModuel.Check_ResendCounte<3)
 800b9be:	4b19      	ldr	r3, [pc, #100]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b9c0:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800b9c4:	3301      	adds	r3, #1
 800b9c6:	b2da      	uxtb	r2, r3
 800b9c8:	4b16      	ldr	r3, [pc, #88]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b9ca:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
 800b9ce:	4b15      	ldr	r3, [pc, #84]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b9d0:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800b9d4:	2b02      	cmp	r3, #2
 800b9d6:	d80b      	bhi.n	800b9f0 <TASK_Bt_Pro+0x9c>
			{
				 UartTxData(Uart_CONNECT, BtTxModuel.TxData, BtTx_Length+11);
 800b9d8:	4b13      	ldr	r3, [pc, #76]	; (800ba28 <TASK_Bt_Pro+0xd4>)
 800b9da:	7818      	ldrb	r0, [r3, #0]
 800b9dc:	4b11      	ldr	r3, [pc, #68]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b9de:	7b1b      	ldrb	r3, [r3, #12]
 800b9e0:	b29b      	uxth	r3, r3
 800b9e2:	330b      	adds	r3, #11
 800b9e4:	b29b      	uxth	r3, r3
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	490e      	ldr	r1, [pc, #56]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b9ea:	f005 fc22 	bl	8011232 <UartTxData>
 800b9ee:	e015      	b.n	800ba1c <TASK_Bt_Pro+0xc8>
			}
			else
			{
				BtTxModuel.Check_ResendCounte=0;
 800b9f0:	4b0c      	ldr	r3, [pc, #48]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
				BtTxModuel.Check_Busy=0;
 800b9f8:	4b0a      	ldr	r3, [pc, #40]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				BtTxModuel.Check_Ack=0;
 800ba00:	4b08      	ldr	r3, [pc, #32]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800ba02:	2200      	movs	r2, #0
 800ba04:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 800ba08:	e008      	b.n	800ba1c <TASK_Bt_Pro+0xc8>
			}
		}
	}
	else if(!BtTxModuel.Check_Busy)
 800ba0a:	4b06      	ldr	r3, [pc, #24]	; (800ba24 <TASK_Bt_Pro+0xd0>)
 800ba0c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d103      	bne.n	800ba1c <TASK_Bt_Pro+0xc8>
	{
		M2B_TxService();
 800ba14:	f7fe ffea 	bl	800a9ec <M2B_TxService>
 800ba18:	e000      	b.n	800ba1c <TASK_Bt_Pro+0xc8>
		return;
 800ba1a:	bf00      	nop
	}
 #endif
}
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	20004584 	.word	0x20004584
 800ba24:	20002f8c 	.word	0x20002f8c
 800ba28:	20002878 	.word	0x20002878

0800ba2c <Get_Uart_Choose>:
Uart_T Uart_CONNECT = SCH_Uart_BT;
Uart_T Uart_OTHER   = SCH_Uart_PC;
Uart_T Uart_OTHER1  = SCH_Uart_PC1;
///===================================================================================
SCH_BOOL Get_Uart_Choose(SCH_U32 DATA)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
	SCH_U32 UART_Data;
	Flash_Quick_RD(FLASH_DATA_UART, &UART_Data);
 800ba34:	f107 030c 	add.w	r3, r7, #12
 800ba38:	4619      	mov	r1, r3
 800ba3a:	2001      	movs	r0, #1
 800ba3c:	f005 f9be 	bl	8010dbc <Flash_Quick_RD>
	return (UART_Data == DATA) ? TRUE : FALSE;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	687a      	ldr	r2, [r7, #4]
 800ba44:	429a      	cmp	r2, r3
 800ba46:	bf0c      	ite	eq
 800ba48:	2301      	moveq	r3, #1
 800ba4a:	2300      	movne	r3, #0
 800ba4c:	b2db      	uxtb	r3, r3
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	3710      	adds	r7, #16
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}
	...

0800ba58 <Check_Uart>:
void Set_Uart_Choose(SCH_U32 DATA)
{
	Flash_Quick_WR(FLASH_DATA_UART, DATA);
}
void Check_Uart(void)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	af00      	add	r7, sp, #0
	if(Get_Uart_Choose(UART_CHOOSE_PC))
 800ba5c:	4810      	ldr	r0, [pc, #64]	; (800baa0 <Check_Uart+0x48>)
 800ba5e:	f7ff ffe5 	bl	800ba2c <Get_Uart_Choose>
 800ba62:	4603      	mov	r3, r0
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d009      	beq.n	800ba7c <Check_Uart+0x24>
	{
		Uart_CONNECT = SCH_Uart_PC;
 800ba68:	4b0e      	ldr	r3, [pc, #56]	; (800baa4 <Check_Uart+0x4c>)
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	701a      	strb	r2, [r3, #0]
		Uart_OTHER   = SCH_Uart_BT;
 800ba6e:	4b0e      	ldr	r3, [pc, #56]	; (800baa8 <Check_Uart+0x50>)
 800ba70:	2200      	movs	r2, #0
 800ba72:	701a      	strb	r2, [r3, #0]
		Uart_OTHER1  = SCH_Uart_PC1;
 800ba74:	4b0d      	ldr	r3, [pc, #52]	; (800baac <Check_Uart+0x54>)
 800ba76:	2202      	movs	r2, #2
 800ba78:	701a      	strb	r2, [r3, #0]
	{
		Uart_CONNECT = SCH_Uart_PC1;
		Uart_OTHER   = SCH_Uart_BT;
		Uart_OTHER1  = SCH_Uart_PC;
	}
}
 800ba7a:	e00e      	b.n	800ba9a <Check_Uart+0x42>
	else if(Get_Uart_Choose(UART_CHOOSE_PC1))
 800ba7c:	480c      	ldr	r0, [pc, #48]	; (800bab0 <Check_Uart+0x58>)
 800ba7e:	f7ff ffd5 	bl	800ba2c <Get_Uart_Choose>
 800ba82:	4603      	mov	r3, r0
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d008      	beq.n	800ba9a <Check_Uart+0x42>
		Uart_CONNECT = SCH_Uart_PC1;
 800ba88:	4b06      	ldr	r3, [pc, #24]	; (800baa4 <Check_Uart+0x4c>)
 800ba8a:	2202      	movs	r2, #2
 800ba8c:	701a      	strb	r2, [r3, #0]
		Uart_OTHER   = SCH_Uart_BT;
 800ba8e:	4b06      	ldr	r3, [pc, #24]	; (800baa8 <Check_Uart+0x50>)
 800ba90:	2200      	movs	r2, #0
 800ba92:	701a      	strb	r2, [r3, #0]
		Uart_OTHER1  = SCH_Uart_PC;
 800ba94:	4b05      	ldr	r3, [pc, #20]	; (800baac <Check_Uart+0x54>)
 800ba96:	2201      	movs	r2, #1
 800ba98:	701a      	strb	r2, [r3, #0]
}
 800ba9a:	bf00      	nop
 800ba9c:	bd80      	pop	{r7, pc}
 800ba9e:	bf00      	nop
 800baa0:	aaaa5555 	.word	0xaaaa5555
 800baa4:	20002878 	.word	0x20002878
 800baa8:	200000e4 	.word	0x200000e4
 800baac:	200000e5 	.word	0x200000e5
 800bab0:	aa55aa55 	.word	0xaa55aa55

0800bab4 <default_download_IC_1>:
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_IC_1 64

void default_download_IC_1(void) 
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	af00      	add	r7, sp, #0
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R0_SOFT_RESET_IC_1_Default );
 800bab8:	4bdd      	ldr	r3, [pc, #884]	; (800be30 <default_download_IC_1+0x37c>)
 800baba:	2202      	movs	r2, #2
 800babc:	f64f 0190 	movw	r1, #63632	; 0xf890
 800bac0:	2000      	movs	r0, #0
 800bac2:	f000 fe75 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R1_SOFT_RESET_IC_1_Default );
 800bac6:	4bdb      	ldr	r3, [pc, #876]	; (800be34 <default_download_IC_1+0x380>)
 800bac8:	2202      	movs	r2, #2
 800baca:	f64f 0190 	movw	r1, #63632	; 0xf890
 800bace:	2000      	movs	r0, #0
 800bad0:	f000 fe6e 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R2_RESET_DELAY_IC_1_SIZE, R2_RESET_DELAY_IC_1_Default );
 800bad4:	4ad8      	ldr	r2, [pc, #864]	; (800be38 <default_download_IC_1+0x384>)
 800bad6:	2102      	movs	r1, #2
 800bad8:	2000      	movs	r0, #0
 800bada:	f000 fe9c 	bl	800c816 <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R3_HIBERNATE_IC_1_Default );
 800bade:	4bd7      	ldr	r3, [pc, #860]	; (800be3c <default_download_IC_1+0x388>)
 800bae0:	2202      	movs	r2, #2
 800bae2:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800bae6:	2000      	movs	r0, #0
 800bae8:	f000 fe62 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R4_HIBERNATE_IC_1_Default );
 800baec:	4bd4      	ldr	r3, [pc, #848]	; (800be40 <default_download_IC_1+0x38c>)
 800baee:	2202      	movs	r2, #2
 800baf0:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800baf4:	2000      	movs	r0, #0
 800baf6:	f000 fe5b 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R5_HIBERNATE_DELAY_IC_1_SIZE, R5_HIBERNATE_DELAY_IC_1_Default );
 800bafa:	4ad2      	ldr	r2, [pc, #840]	; (800be44 <default_download_IC_1+0x390>)
 800bafc:	2102      	movs	r1, #2
 800bafe:	2000      	movs	r0, #0
 800bb00:	f000 fe89 	bl	800c816 <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R6_KILL_CORE_IC_1_Default );
 800bb04:	4bd0      	ldr	r3, [pc, #832]	; (800be48 <default_download_IC_1+0x394>)
 800bb06:	2202      	movs	r2, #2
 800bb08:	f24f 4103 	movw	r1, #62467	; 0xf403
 800bb0c:	2000      	movs	r0, #0
 800bb0e:	f000 fe4f 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R7_KILL_CORE_IC_1_Default );
 800bb12:	4bce      	ldr	r3, [pc, #824]	; (800be4c <default_download_IC_1+0x398>)
 800bb14:	2202      	movs	r2, #2
 800bb16:	f24f 4103 	movw	r1, #62467	; 0xf403
 800bb1a:	2000      	movs	r0, #0
 800bb1c:	f000 fe48 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R8_PLL_ENABLE_IC_1_Default );
 800bb20:	4bcb      	ldr	r3, [pc, #812]	; (800be50 <default_download_IC_1+0x39c>)
 800bb22:	2202      	movs	r2, #2
 800bb24:	f24f 0103 	movw	r1, #61443	; 0xf003
 800bb28:	2000      	movs	r0, #0
 800bb2a:	f000 fe41 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL0_IC_1_ADDR, REG_PLL_CTRL0_IC_1_BYTE, R9_PLL_CTRL0_IC_1_Default );
 800bb2e:	4bc9      	ldr	r3, [pc, #804]	; (800be54 <default_download_IC_1+0x3a0>)
 800bb30:	2202      	movs	r2, #2
 800bb32:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800bb36:	2000      	movs	r0, #0
 800bb38:	f000 fe3a 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL1_IC_1_ADDR, REG_PLL_CTRL1_IC_1_BYTE, R10_PLL_CTRL1_IC_1_Default );
 800bb3c:	4bc6      	ldr	r3, [pc, #792]	; (800be58 <default_download_IC_1+0x3a4>)
 800bb3e:	2202      	movs	r2, #2
 800bb40:	f24f 0101 	movw	r1, #61441	; 0xf001
 800bb44:	2000      	movs	r0, #0
 800bb46:	f000 fe33 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CLK_SRC_IC_1_ADDR, REG_PLL_CLK_SRC_IC_1_BYTE, R11_PLL_CLK_SRC_IC_1_Default );
 800bb4a:	4bc4      	ldr	r3, [pc, #784]	; (800be5c <default_download_IC_1+0x3a8>)
 800bb4c:	2202      	movs	r2, #2
 800bb4e:	f24f 0102 	movw	r1, #61442	; 0xf002
 800bb52:	2000      	movs	r0, #0
 800bb54:	f000 fe2c 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MCLK_OUT_IC_1_ADDR, REG_MCLK_OUT_IC_1_BYTE, R12_MCLK_OUT_IC_1_Default );
 800bb58:	4bc1      	ldr	r3, [pc, #772]	; (800be60 <default_download_IC_1+0x3ac>)
 800bb5a:	2202      	movs	r2, #2
 800bb5c:	f24f 0105 	movw	r1, #61445	; 0xf005
 800bb60:	2000      	movs	r0, #0
 800bb62:	f000 fe25 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R13_PLL_ENABLE_IC_1_Default );
 800bb66:	4bbf      	ldr	r3, [pc, #764]	; (800be64 <default_download_IC_1+0x3b0>)
 800bb68:	2202      	movs	r2, #2
 800bb6a:	f24f 0103 	movw	r1, #61443	; 0xf003
 800bb6e:	2000      	movs	r0, #0
 800bb70:	f000 fe1e 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R14_PLL_LOCK_DELAY_IC_1_SIZE, R14_PLL_LOCK_DELAY_IC_1_Default );
 800bb74:	4abc      	ldr	r2, [pc, #752]	; (800be68 <default_download_IC_1+0x3b4>)
 800bb76:	2102      	movs	r1, #2
 800bb78:	2000      	movs	r0, #0
 800bb7a:	f000 fe4c 	bl	800c816 <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE0_IC_1_ADDR, REG_POWER_ENABLE0_IC_1_BYTE, R15_POWER_ENABLE0_IC_1_Default );
 800bb7e:	4bbb      	ldr	r3, [pc, #748]	; (800be6c <default_download_IC_1+0x3b8>)
 800bb80:	2202      	movs	r2, #2
 800bb82:	f24f 0150 	movw	r1, #61520	; 0xf050
 800bb86:	2000      	movs	r0, #0
 800bb88:	f000 fe12 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE1_IC_1_ADDR, REG_POWER_ENABLE1_IC_1_BYTE, R16_POWER_ENABLE1_IC_1_Default );
 800bb8c:	4bb8      	ldr	r3, [pc, #736]	; (800be70 <default_download_IC_1+0x3bc>)
 800bb8e:	2202      	movs	r2, #2
 800bb90:	f24f 0151 	movw	r1, #61521	; 0xf051
 800bb94:	2000      	movs	r0, #0
 800bb96:	f000 fe0b 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_INPUT0_IC_1_ADDR, REG_ASRC_INPUT0_IC_1_BYTE, R17_ASRC_INPUT0_IC_1_Default );
 800bb9a:	4bb6      	ldr	r3, [pc, #728]	; (800be74 <default_download_IC_1+0x3c0>)
 800bb9c:	2202      	movs	r2, #2
 800bb9e:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 800bba2:	2000      	movs	r0, #0
 800bba4:	f000 fe04 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_OUT_RATE0_IC_1_ADDR, REG_ASRC_OUT_RATE0_IC_1_BYTE, R18_ASRC_OUT_RATE0_IC_1_Default );
 800bba8:	4bb3      	ldr	r3, [pc, #716]	; (800be78 <default_download_IC_1+0x3c4>)
 800bbaa:	2202      	movs	r2, #2
 800bbac:	f24f 1140 	movw	r1, #61760	; 0xf140
 800bbb0:	2000      	movs	r0, #0
 800bbb2:	f000 fdfd 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE0_IC_1_ADDR, REG_SOUT_SOURCE0_IC_1_BYTE, R19_SOUT_SOURCE0_IC_1_Default );
 800bbb6:	4bb1      	ldr	r3, [pc, #708]	; (800be7c <default_download_IC_1+0x3c8>)
 800bbb8:	2202      	movs	r2, #2
 800bbba:	f24f 1180 	movw	r1, #61824	; 0xf180
 800bbbe:	2000      	movs	r0, #0
 800bbc0:	f000 fdf6 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE1_IC_1_ADDR, REG_SOUT_SOURCE1_IC_1_BYTE, R20_SOUT_SOURCE1_IC_1_Default );
 800bbc4:	4bae      	ldr	r3, [pc, #696]	; (800be80 <default_download_IC_1+0x3cc>)
 800bbc6:	2202      	movs	r2, #2
 800bbc8:	f24f 1181 	movw	r1, #61825	; 0xf181
 800bbcc:	2000      	movs	r0, #0
 800bbce:	f000 fdef 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE2_IC_1_ADDR, REG_SOUT_SOURCE2_IC_1_BYTE, R21_SOUT_SOURCE2_IC_1_Default );
 800bbd2:	4bac      	ldr	r3, [pc, #688]	; (800be84 <default_download_IC_1+0x3d0>)
 800bbd4:	2202      	movs	r2, #2
 800bbd6:	f24f 1182 	movw	r1, #61826	; 0xf182
 800bbda:	2000      	movs	r0, #0
 800bbdc:	f000 fde8 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE3_IC_1_ADDR, REG_SOUT_SOURCE3_IC_1_BYTE, R22_SOUT_SOURCE3_IC_1_Default );
 800bbe0:	4ba9      	ldr	r3, [pc, #676]	; (800be88 <default_download_IC_1+0x3d4>)
 800bbe2:	2202      	movs	r2, #2
 800bbe4:	f24f 1183 	movw	r1, #61827	; 0xf183
 800bbe8:	2000      	movs	r0, #0
 800bbea:	f000 fde1 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE4_IC_1_ADDR, REG_SOUT_SOURCE4_IC_1_BYTE, R23_SOUT_SOURCE4_IC_1_Default );
 800bbee:	4ba7      	ldr	r3, [pc, #668]	; (800be8c <default_download_IC_1+0x3d8>)
 800bbf0:	2202      	movs	r2, #2
 800bbf2:	f24f 1184 	movw	r1, #61828	; 0xf184
 800bbf6:	2000      	movs	r0, #0
 800bbf8:	f000 fdda 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE5_IC_1_ADDR, REG_SOUT_SOURCE5_IC_1_BYTE, R24_SOUT_SOURCE5_IC_1_Default );
 800bbfc:	4ba4      	ldr	r3, [pc, #656]	; (800be90 <default_download_IC_1+0x3dc>)
 800bbfe:	2202      	movs	r2, #2
 800bc00:	f24f 1185 	movw	r1, #61829	; 0xf185
 800bc04:	2000      	movs	r0, #0
 800bc06:	f000 fdd3 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE6_IC_1_ADDR, REG_SOUT_SOURCE6_IC_1_BYTE, R25_SOUT_SOURCE6_IC_1_Default );
 800bc0a:	4ba2      	ldr	r3, [pc, #648]	; (800be94 <default_download_IC_1+0x3e0>)
 800bc0c:	2202      	movs	r2, #2
 800bc0e:	f24f 1186 	movw	r1, #61830	; 0xf186
 800bc12:	2000      	movs	r0, #0
 800bc14:	f000 fdcc 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE7_IC_1_ADDR, REG_SOUT_SOURCE7_IC_1_BYTE, R26_SOUT_SOURCE7_IC_1_Default );
 800bc18:	4b9f      	ldr	r3, [pc, #636]	; (800be98 <default_download_IC_1+0x3e4>)
 800bc1a:	2202      	movs	r2, #2
 800bc1c:	f24f 1187 	movw	r1, #61831	; 0xf187
 800bc20:	2000      	movs	r0, #0
 800bc22:	f000 fdc5 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE8_IC_1_ADDR, REG_SOUT_SOURCE8_IC_1_BYTE, R27_SOUT_SOURCE8_IC_1_Default );
 800bc26:	4b9d      	ldr	r3, [pc, #628]	; (800be9c <default_download_IC_1+0x3e8>)
 800bc28:	2202      	movs	r2, #2
 800bc2a:	f24f 1188 	movw	r1, #61832	; 0xf188
 800bc2e:	2000      	movs	r0, #0
 800bc30:	f000 fdbe 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE9_IC_1_ADDR, REG_SOUT_SOURCE9_IC_1_BYTE, R28_SOUT_SOURCE9_IC_1_Default );
 800bc34:	4b9a      	ldr	r3, [pc, #616]	; (800bea0 <default_download_IC_1+0x3ec>)
 800bc36:	2202      	movs	r2, #2
 800bc38:	f24f 1189 	movw	r1, #61833	; 0xf189
 800bc3c:	2000      	movs	r0, #0
 800bc3e:	f000 fdb7 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE10_IC_1_ADDR, REG_SOUT_SOURCE10_IC_1_BYTE, R29_SOUT_SOURCE10_IC_1_Default );
 800bc42:	4b98      	ldr	r3, [pc, #608]	; (800bea4 <default_download_IC_1+0x3f0>)
 800bc44:	2202      	movs	r2, #2
 800bc46:	f24f 118a 	movw	r1, #61834	; 0xf18a
 800bc4a:	2000      	movs	r0, #0
 800bc4c:	f000 fdb0 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE11_IC_1_ADDR, REG_SOUT_SOURCE11_IC_1_BYTE, R30_SOUT_SOURCE11_IC_1_Default );
 800bc50:	4b95      	ldr	r3, [pc, #596]	; (800bea8 <default_download_IC_1+0x3f4>)
 800bc52:	2202      	movs	r2, #2
 800bc54:	f24f 118b 	movw	r1, #61835	; 0xf18b
 800bc58:	2000      	movs	r0, #0
 800bc5a:	f000 fda9 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE12_IC_1_ADDR, REG_SOUT_SOURCE12_IC_1_BYTE, R31_SOUT_SOURCE12_IC_1_Default );
 800bc5e:	4b93      	ldr	r3, [pc, #588]	; (800beac <default_download_IC_1+0x3f8>)
 800bc60:	2202      	movs	r2, #2
 800bc62:	f24f 118c 	movw	r1, #61836	; 0xf18c
 800bc66:	2000      	movs	r0, #0
 800bc68:	f000 fda2 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE13_IC_1_ADDR, REG_SOUT_SOURCE13_IC_1_BYTE, R32_SOUT_SOURCE13_IC_1_Default );
 800bc6c:	4b90      	ldr	r3, [pc, #576]	; (800beb0 <default_download_IC_1+0x3fc>)
 800bc6e:	2202      	movs	r2, #2
 800bc70:	f24f 118d 	movw	r1, #61837	; 0xf18d
 800bc74:	2000      	movs	r0, #0
 800bc76:	f000 fd9b 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE14_IC_1_ADDR, REG_SOUT_SOURCE14_IC_1_BYTE, R33_SOUT_SOURCE14_IC_1_Default );
 800bc7a:	4b8e      	ldr	r3, [pc, #568]	; (800beb4 <default_download_IC_1+0x400>)
 800bc7c:	2202      	movs	r2, #2
 800bc7e:	f24f 118e 	movw	r1, #61838	; 0xf18e
 800bc82:	2000      	movs	r0, #0
 800bc84:	f000 fd94 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE15_IC_1_ADDR, REG_SOUT_SOURCE15_IC_1_BYTE, R34_SOUT_SOURCE15_IC_1_Default );
 800bc88:	4b8b      	ldr	r3, [pc, #556]	; (800beb8 <default_download_IC_1+0x404>)
 800bc8a:	2202      	movs	r2, #2
 800bc8c:	f24f 118f 	movw	r1, #61839	; 0xf18f
 800bc90:	2000      	movs	r0, #0
 800bc92:	f000 fd8d 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE16_IC_1_ADDR, REG_SOUT_SOURCE16_IC_1_BYTE, R35_SOUT_SOURCE16_IC_1_Default );
 800bc96:	4b89      	ldr	r3, [pc, #548]	; (800bebc <default_download_IC_1+0x408>)
 800bc98:	2202      	movs	r2, #2
 800bc9a:	f24f 1190 	movw	r1, #61840	; 0xf190
 800bc9e:	2000      	movs	r0, #0
 800bca0:	f000 fd86 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE17_IC_1_ADDR, REG_SOUT_SOURCE17_IC_1_BYTE, R36_SOUT_SOURCE17_IC_1_Default );
 800bca4:	4b86      	ldr	r3, [pc, #536]	; (800bec0 <default_download_IC_1+0x40c>)
 800bca6:	2202      	movs	r2, #2
 800bca8:	f24f 1191 	movw	r1, #61841	; 0xf191
 800bcac:	2000      	movs	r0, #0
 800bcae:	f000 fd7f 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE18_IC_1_ADDR, REG_SOUT_SOURCE18_IC_1_BYTE, R37_SOUT_SOURCE18_IC_1_Default );
 800bcb2:	4b84      	ldr	r3, [pc, #528]	; (800bec4 <default_download_IC_1+0x410>)
 800bcb4:	2202      	movs	r2, #2
 800bcb6:	f24f 1192 	movw	r1, #61842	; 0xf192
 800bcba:	2000      	movs	r0, #0
 800bcbc:	f000 fd78 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE19_IC_1_ADDR, REG_SOUT_SOURCE19_IC_1_BYTE, R38_SOUT_SOURCE19_IC_1_Default );
 800bcc0:	4b81      	ldr	r3, [pc, #516]	; (800bec8 <default_download_IC_1+0x414>)
 800bcc2:	2202      	movs	r2, #2
 800bcc4:	f24f 1193 	movw	r1, #61843	; 0xf193
 800bcc8:	2000      	movs	r0, #0
 800bcca:	f000 fd71 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE20_IC_1_ADDR, REG_SOUT_SOURCE20_IC_1_BYTE, R39_SOUT_SOURCE20_IC_1_Default );
 800bcce:	4b7f      	ldr	r3, [pc, #508]	; (800becc <default_download_IC_1+0x418>)
 800bcd0:	2202      	movs	r2, #2
 800bcd2:	f24f 1194 	movw	r1, #61844	; 0xf194
 800bcd6:	2000      	movs	r0, #0
 800bcd8:	f000 fd6a 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE21_IC_1_ADDR, REG_SOUT_SOURCE21_IC_1_BYTE, R40_SOUT_SOURCE21_IC_1_Default );
 800bcdc:	4b7c      	ldr	r3, [pc, #496]	; (800bed0 <default_download_IC_1+0x41c>)
 800bcde:	2202      	movs	r2, #2
 800bce0:	f24f 1195 	movw	r1, #61845	; 0xf195
 800bce4:	2000      	movs	r0, #0
 800bce6:	f000 fd63 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE22_IC_1_ADDR, REG_SOUT_SOURCE22_IC_1_BYTE, R41_SOUT_SOURCE22_IC_1_Default );
 800bcea:	4b7a      	ldr	r3, [pc, #488]	; (800bed4 <default_download_IC_1+0x420>)
 800bcec:	2202      	movs	r2, #2
 800bcee:	f24f 1196 	movw	r1, #61846	; 0xf196
 800bcf2:	2000      	movs	r0, #0
 800bcf4:	f000 fd5c 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE23_IC_1_ADDR, REG_SOUT_SOURCE23_IC_1_BYTE, R42_SOUT_SOURCE23_IC_1_Default );
 800bcf8:	4b77      	ldr	r3, [pc, #476]	; (800bed8 <default_download_IC_1+0x424>)
 800bcfa:	2202      	movs	r2, #2
 800bcfc:	f24f 1197 	movw	r1, #61847	; 0xf197
 800bd00:	2000      	movs	r0, #0
 800bd02:	f000 fd55 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIFTX_INPUT_IC_1_ADDR, REG_SPDIFTX_INPUT_IC_1_BYTE, R43_SPDIFTX_INPUT_IC_1_Default );
 800bd06:	4b75      	ldr	r3, [pc, #468]	; (800bedc <default_download_IC_1+0x428>)
 800bd08:	2202      	movs	r2, #2
 800bd0a:	f24f 11c0 	movw	r1, #61888	; 0xf1c0
 800bd0e:	2000      	movs	r0, #0
 800bd10:	f000 fd4e 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_0_0_IC_1_ADDR, REG_SERIAL_BYTE_0_0_IC_1_BYTE, R44_SERIAL_BYTE_0_0_IC_1_Default );
 800bd14:	4b72      	ldr	r3, [pc, #456]	; (800bee0 <default_download_IC_1+0x42c>)
 800bd16:	2202      	movs	r2, #2
 800bd18:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 800bd1c:	2000      	movs	r0, #0
 800bd1e:	f000 fd47 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_1_0_IC_1_ADDR, REG_SERIAL_BYTE_1_0_IC_1_BYTE, R45_SERIAL_BYTE_1_0_IC_1_Default );
 800bd22:	4b70      	ldr	r3, [pc, #448]	; (800bee4 <default_download_IC_1+0x430>)
 800bd24:	2202      	movs	r2, #2
 800bd26:	f24f 2104 	movw	r1, #61956	; 0xf204
 800bd2a:	2000      	movs	r0, #0
 800bd2c:	f000 fd40 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_2_0_IC_1_ADDR, REG_SERIAL_BYTE_2_0_IC_1_BYTE, R46_SERIAL_BYTE_2_0_IC_1_Default );
 800bd30:	4b6d      	ldr	r3, [pc, #436]	; (800bee8 <default_download_IC_1+0x434>)
 800bd32:	2202      	movs	r2, #2
 800bd34:	f24f 2108 	movw	r1, #61960	; 0xf208
 800bd38:	2000      	movs	r0, #0
 800bd3a:	f000 fd39 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_3_0_IC_1_ADDR, REG_SERIAL_BYTE_3_0_IC_1_BYTE, R47_SERIAL_BYTE_3_0_IC_1_Default );
 800bd3e:	4b6b      	ldr	r3, [pc, #428]	; (800beec <default_download_IC_1+0x438>)
 800bd40:	2202      	movs	r2, #2
 800bd42:	f24f 210c 	movw	r1, #61964	; 0xf20c
 800bd46:	2000      	movs	r0, #0
 800bd48:	f000 fd32 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_4_0_IC_1_ADDR, REG_SERIAL_BYTE_4_0_IC_1_BYTE, R48_SERIAL_BYTE_4_0_IC_1_Default );
 800bd4c:	4b68      	ldr	r3, [pc, #416]	; (800bef0 <default_download_IC_1+0x43c>)
 800bd4e:	2202      	movs	r2, #2
 800bd50:	f24f 2110 	movw	r1, #61968	; 0xf210
 800bd54:	2000      	movs	r0, #0
 800bd56:	f000 fd2b 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_5_0_IC_1_ADDR, REG_SERIAL_BYTE_5_0_IC_1_BYTE, R49_SERIAL_BYTE_5_0_IC_1_Default );
 800bd5a:	4b66      	ldr	r3, [pc, #408]	; (800bef4 <default_download_IC_1+0x440>)
 800bd5c:	2202      	movs	r2, #2
 800bd5e:	f24f 2114 	movw	r1, #61972	; 0xf214
 800bd62:	2000      	movs	r0, #0
 800bd64:	f000 fd24 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_6_0_IC_1_ADDR, REG_SERIAL_BYTE_6_0_IC_1_BYTE, R50_SERIAL_BYTE_6_0_IC_1_Default );
 800bd68:	4b63      	ldr	r3, [pc, #396]	; (800bef8 <default_download_IC_1+0x444>)
 800bd6a:	2202      	movs	r2, #2
 800bd6c:	f24f 2118 	movw	r1, #61976	; 0xf218
 800bd70:	2000      	movs	r0, #0
 800bd72:	f000 fd1d 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_7_0_IC_1_ADDR, REG_SERIAL_BYTE_7_0_IC_1_BYTE, R51_SERIAL_BYTE_7_0_IC_1_Default );
 800bd76:	4b61      	ldr	r3, [pc, #388]	; (800befc <default_download_IC_1+0x448>)
 800bd78:	2202      	movs	r2, #2
 800bd7a:	f24f 211c 	movw	r1, #61980	; 0xf21c
 800bd7e:	2000      	movs	r0, #0
 800bd80:	f000 fd16 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_RESTART_IC_1_ADDR, REG_SPDIF_RESTART_IC_1_BYTE, R52_SPDIF_RESTART_IC_1_Default );
 800bd84:	4b5e      	ldr	r3, [pc, #376]	; (800bf00 <default_download_IC_1+0x44c>)
 800bd86:	2202      	movs	r2, #2
 800bd88:	f24f 6104 	movw	r1, #62980	; 0xf604
 800bd8c:	2000      	movs	r0, #0
 800bd8e:	f000 fd0f 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_TX_EN_IC_1_ADDR, REG_SPDIF_TX_EN_IC_1_BYTE, R53_SPDIF_TX_EN_IC_1_Default );
 800bd92:	4b5c      	ldr	r3, [pc, #368]	; (800bf04 <default_download_IC_1+0x450>)
 800bd94:	2202      	movs	r2, #2
 800bd96:	f24f 6190 	movw	r1, #63120	; 0xf690
 800bd9a:	2000      	movs	r0, #0
 800bd9c:	f000 fd08 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PROGRAM_ADDR_IC_1, PROGRAM_SIZE_IC_1, Program_Data_IC_1 );
 800bda0:	4b59      	ldr	r3, [pc, #356]	; (800bf08 <default_download_IC_1+0x454>)
 800bda2:	f242 62bc 	movw	r2, #9916	; 0x26bc
 800bda6:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800bdaa:	2000      	movs	r0, #0
 800bdac:	f000 fd00 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PARAM_ADDR_IC_1, PARAM_SIZE_IC_1, Param_Data_IC_1 );
 800bdb0:	4b56      	ldr	r3, [pc, #344]	; (800bf0c <default_download_IC_1+0x458>)
 800bdb2:	f642 4234 	movw	r2, #11316	; 0x2c34
 800bdb6:	2100      	movs	r1, #0
 800bdb8:	2000      	movs	r0, #0
 800bdba:	f000 fcf9 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, DM1_DATA_ADDR_IC_1, DM1_DATA_SIZE_IC_1, DM1_DATA_Data_IC_1 );
 800bdbe:	4b54      	ldr	r3, [pc, #336]	; (800bf10 <default_download_IC_1+0x45c>)
 800bdc0:	f248 12a0 	movw	r2, #33184	; 0x81a0
 800bdc4:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800bdc8:	2000      	movs	r0, #0
 800bdca:	f000 fcf1 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R57_KILL_CORE_IC_1_Default );
 800bdce:	4b51      	ldr	r3, [pc, #324]	; (800bf14 <default_download_IC_1+0x460>)
 800bdd0:	2202      	movs	r2, #2
 800bdd2:	f24f 4103 	movw	r1, #62467	; 0xf403
 800bdd6:	2000      	movs	r0, #0
 800bdd8:	f000 fcea 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_ADDRESS_IC_1_ADDR, REG_START_ADDRESS_IC_1_BYTE, R58_START_ADDRESS_IC_1_Default );
 800bddc:	4b4e      	ldr	r3, [pc, #312]	; (800bf18 <default_download_IC_1+0x464>)
 800bdde:	2202      	movs	r2, #2
 800bde0:	f24f 4104 	movw	r1, #62468	; 0xf404
 800bde4:	2000      	movs	r0, #0
 800bde6:	f000 fce3 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_PULSE_IC_1_ADDR, REG_START_PULSE_IC_1_BYTE, R59_START_PULSE_IC_1_Default );
 800bdea:	4b4c      	ldr	r3, [pc, #304]	; (800bf1c <default_download_IC_1+0x468>)
 800bdec:	2202      	movs	r2, #2
 800bdee:	f24f 4101 	movw	r1, #62465	; 0xf401
 800bdf2:	2000      	movs	r0, #0
 800bdf4:	f000 fcdc 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R60_START_CORE_IC_1_Default );
 800bdf8:	4b49      	ldr	r3, [pc, #292]	; (800bf20 <default_download_IC_1+0x46c>)
 800bdfa:	2202      	movs	r2, #2
 800bdfc:	f24f 4102 	movw	r1, #62466	; 0xf402
 800be00:	2000      	movs	r0, #0
 800be02:	f000 fcd5 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R61_START_CORE_IC_1_Default );
 800be06:	4b47      	ldr	r3, [pc, #284]	; (800bf24 <default_download_IC_1+0x470>)
 800be08:	2202      	movs	r2, #2
 800be0a:	f24f 4102 	movw	r1, #62466	; 0xf402
 800be0e:	2000      	movs	r0, #0
 800be10:	f000 fcce 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R62_START_DELAY_IC_1_SIZE, R62_START_DELAY_IC_1_Default );
 800be14:	4a44      	ldr	r2, [pc, #272]	; (800bf28 <default_download_IC_1+0x474>)
 800be16:	2102      	movs	r1, #2
 800be18:	2000      	movs	r0, #0
 800be1a:	f000 fcfc 	bl	800c816 <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R63_HIBERNATE_IC_1_Default );
 800be1e:	4b43      	ldr	r3, [pc, #268]	; (800bf2c <default_download_IC_1+0x478>)
 800be20:	2202      	movs	r2, #2
 800be22:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800be26:	2000      	movs	r0, #0
 800be28:	f000 fcc2 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
}
 800be2c:	bf00      	nop
 800be2e:	bd80      	pop	{r7, pc}
 800be30:	08022568 	.word	0x08022568
 800be34:	0802256c 	.word	0x0802256c
 800be38:	08022570 	.word	0x08022570
 800be3c:	08022574 	.word	0x08022574
 800be40:	08022578 	.word	0x08022578
 800be44:	0802257c 	.word	0x0802257c
 800be48:	08022580 	.word	0x08022580
 800be4c:	08022584 	.word	0x08022584
 800be50:	08022588 	.word	0x08022588
 800be54:	0802258c 	.word	0x0802258c
 800be58:	08022590 	.word	0x08022590
 800be5c:	08022594 	.word	0x08022594
 800be60:	08022598 	.word	0x08022598
 800be64:	0802259c 	.word	0x0802259c
 800be68:	080225a0 	.word	0x080225a0
 800be6c:	080225a4 	.word	0x080225a4
 800be70:	080225a8 	.word	0x080225a8
 800be74:	080225ac 	.word	0x080225ac
 800be78:	080225b0 	.word	0x080225b0
 800be7c:	080225b4 	.word	0x080225b4
 800be80:	080225b8 	.word	0x080225b8
 800be84:	080225bc 	.word	0x080225bc
 800be88:	080225c0 	.word	0x080225c0
 800be8c:	080225c4 	.word	0x080225c4
 800be90:	080225c8 	.word	0x080225c8
 800be94:	080225cc 	.word	0x080225cc
 800be98:	080225d0 	.word	0x080225d0
 800be9c:	080225d4 	.word	0x080225d4
 800bea0:	080225d8 	.word	0x080225d8
 800bea4:	080225dc 	.word	0x080225dc
 800bea8:	080225e0 	.word	0x080225e0
 800beac:	080225e4 	.word	0x080225e4
 800beb0:	080225e8 	.word	0x080225e8
 800beb4:	080225ec 	.word	0x080225ec
 800beb8:	080225f0 	.word	0x080225f0
 800bebc:	080225f4 	.word	0x080225f4
 800bec0:	080225f8 	.word	0x080225f8
 800bec4:	080225fc 	.word	0x080225fc
 800bec8:	08022600 	.word	0x08022600
 800becc:	08022604 	.word	0x08022604
 800bed0:	08022608 	.word	0x08022608
 800bed4:	0802260c 	.word	0x0802260c
 800bed8:	08022610 	.word	0x08022610
 800bedc:	08022614 	.word	0x08022614
 800bee0:	08022618 	.word	0x08022618
 800bee4:	0802261c 	.word	0x0802261c
 800bee8:	08022620 	.word	0x08022620
 800beec:	08022624 	.word	0x08022624
 800bef0:	08022628 	.word	0x08022628
 800bef4:	0802262c 	.word	0x0802262c
 800bef8:	08022630 	.word	0x08022630
 800befc:	08022634 	.word	0x08022634
 800bf00:	08022638 	.word	0x08022638
 800bf04:	0802263c 	.word	0x0802263c
 800bf08:	0801d278 	.word	0x0801d278
 800bf0c:	0801f934 	.word	0x0801f934
 800bf10:	080150d8 	.word	0x080150d8
 800bf14:	08022640 	.word	0x08022640
 800bf18:	08022644 	.word	0x08022644
 800bf1c:	08022648 	.word	0x08022648
 800bf20:	0802264c 	.word	0x0802264c
 800bf24:	08022650 	.word	0x08022650
 800bf28:	08022654 	.word	0x08022654
 800bf2c:	08022658 	.word	0x08022658

0800bf30 <Flash_Get_DspNum>:

const double Fs = 48000;///48K
const double pi = 3.1415926535898;
///===============================================
void Flash_Get_DspNum(void)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b082      	sub	sp, #8
 800bf34:	af00      	add	r7, sp, #0
	SCH_U32 Dsp_Num;
	Flash_Quick_RD(FLASH_DATA_DSPNUM, &Dsp_Num);
 800bf36:	1d3b      	adds	r3, r7, #4
 800bf38:	4619      	mov	r1, r3
 800bf3a:	2003      	movs	r0, #3
 800bf3c:	f004 ff3e 	bl	8010dbc <Flash_Quick_RD>
	App_Dsp.DspNum = (Dsp_Num <= DSP_MODE_CNT) ? Dsp_Num : 0x00;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2b08      	cmp	r3, #8
 800bf44:	d802      	bhi.n	800bf4c <Flash_Get_DspNum+0x1c>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	b2db      	uxtb	r3, r3
 800bf4a:	e000      	b.n	800bf4e <Flash_Get_DspNum+0x1e>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	4a03      	ldr	r2, [pc, #12]	; (800bf5c <Flash_Get_DspNum+0x2c>)
 800bf50:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
}
 800bf54:	bf00      	nop
 800bf56:	3708      	adds	r7, #8
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	bd80      	pop	{r7, pc}
 800bf5c:	20003010 	.word	0x20003010

0800bf60 <Flash_Set_DspNum>:
void Flash_Set_DspNum(void)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_DSPNUM, (SCH_U32)App_Dsp.DspNum);
 800bf64:	4b04      	ldr	r3, [pc, #16]	; (800bf78 <Flash_Set_DspNum+0x18>)
 800bf66:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800bf6a:	4619      	mov	r1, r3
 800bf6c:	2003      	movs	r0, #3
 800bf6e:	f004 ff39 	bl	8010de4 <Flash_Quick_WR>
}
 800bf72:	bf00      	nop
 800bf74:	bd80      	pop	{r7, pc}
 800bf76:	bf00      	nop
 800bf78:	20003010 	.word	0x20003010

0800bf7c <SIGMASTUDIOTYPE>:
{
	
}
///=======================================================================================================
void SIGMASTUDIOTYPE(double data,SCH_U8 *buff)
{
 800bf7c:	b590      	push	{r4, r7, lr}
 800bf7e:	b089      	sub	sp, #36	; 0x24
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800bf86:	607a      	str	r2, [r7, #4]
	SCH_S32 Data_S32;
	double Data_dbe;
	Data_dbe = data*0x1000000;
 800bf88:	f04f 0200 	mov.w	r2, #0
 800bf8c:	4b16      	ldr	r3, [pc, #88]	; (800bfe8 <SIGMASTUDIOTYPE+0x6c>)
 800bf8e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf92:	f7f4 fb09 	bl	80005a8 <__aeabi_dmul>
 800bf96:	4603      	mov	r3, r0
 800bf98:	460c      	mov	r4, r1
 800bf9a:	e9c7 3406 	strd	r3, r4, [r7, #24]
	Data_S32 = Data_dbe;
 800bf9e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bfa2:	f7f4 fdb1 	bl	8000b08 <__aeabi_d2iz>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	617b      	str	r3, [r7, #20]
	*buff++ = Data_S32>>24;
 800bfaa:	697b      	ldr	r3, [r7, #20]
 800bfac:	1619      	asrs	r1, r3, #24
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	1c5a      	adds	r2, r3, #1
 800bfb2:	607a      	str	r2, [r7, #4]
 800bfb4:	b2ca      	uxtb	r2, r1
 800bfb6:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>16;
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	1419      	asrs	r1, r3, #16
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	1c5a      	adds	r2, r3, #1
 800bfc0:	607a      	str	r2, [r7, #4]
 800bfc2:	b2ca      	uxtb	r2, r1
 800bfc4:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>8;
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	1219      	asrs	r1, r3, #8
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	1c5a      	adds	r2, r3, #1
 800bfce:	607a      	str	r2, [r7, #4]
 800bfd0:	b2ca      	uxtb	r2, r1
 800bfd2:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	1c5a      	adds	r2, r3, #1
 800bfd8:	607a      	str	r2, [r7, #4]
 800bfda:	697a      	ldr	r2, [r7, #20]
 800bfdc:	b2d2      	uxtb	r2, r2
 800bfde:	701a      	strb	r2, [r3, #0]
}
 800bfe0:	bf00      	nop
 800bfe2:	3724      	adds	r7, #36	; 0x24
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	bd90      	pop	{r4, r7, pc}
 800bfe8:	41700000 	.word	0x41700000

0800bfec <Dsp_Delay_Init>:
	MOD_DELAY_6_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_7_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_8_DELAY1_ALG0_DELAYAMT_ADDR
};
void Dsp_Delay_Init(void)
{
 800bfec:	b480      	push	{r7}
 800bfee:	b083      	sub	sp, #12
 800bff0:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800bff2:	2300      	movs	r3, #0
 800bff4:	80fb      	strh	r3, [r7, #6]
 800bff6:	e009      	b.n	800c00c <Dsp_Delay_Init+0x20>
	{
		App_Dsp.Dsp_Data.DelayData[index] = 0x00;
 800bff8:	88fb      	ldrh	r3, [r7, #6]
 800bffa:	4a08      	ldr	r2, [pc, #32]	; (800c01c <Dsp_Delay_Init+0x30>)
 800bffc:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800c000:	2100      	movs	r1, #0
 800c002:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800c006:	88fb      	ldrh	r3, [r7, #6]
 800c008:	3301      	adds	r3, #1
 800c00a:	80fb      	strh	r3, [r7, #6]
 800c00c:	88fb      	ldrh	r3, [r7, #6]
 800c00e:	2b08      	cmp	r3, #8
 800c010:	d9f2      	bls.n	800bff8 <Dsp_Delay_Init+0xc>
	}
}
 800c012:	bf00      	nop
 800c014:	370c      	adds	r7, #12
 800c016:	46bd      	mov	sp, r7
 800c018:	bc80      	pop	{r7}
 800c01a:	4770      	bx	lr
 800c01c:	20003010 	.word	0x20003010

0800c020 <Dsp_Delay>:
void Dsp_Delay(SCH_U8 Channel,SCH_U32 data)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b084      	sub	sp, #16
 800c024:	af00      	add	r7, sp, #0
 800c026:	4603      	mov	r3, r0
 800c028:	6039      	str	r1, [r7, #0]
 800c02a:	71fb      	strb	r3, [r7, #7]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800c02c:	2300      	movs	r3, #0
 800c02e:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800c030:	79fb      	ldrb	r3, [r7, #7]
 800c032:	2b08      	cmp	r3, #8
 800c034:	d824      	bhi.n	800c080 <Dsp_Delay+0x60>
 800c036:	79fb      	ldrb	r3, [r7, #7]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d021      	beq.n	800c080 <Dsp_Delay+0x60>
		return;
	buff[0]=data>>24;
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	0e1b      	lsrs	r3, r3, #24
 800c040:	b2db      	uxtb	r3, r3
 800c042:	733b      	strb	r3, [r7, #12]
	buff[1]=data>>16;
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	0c1b      	lsrs	r3, r3, #16
 800c048:	b2db      	uxtb	r3, r3
 800c04a:	737b      	strb	r3, [r7, #13]
	buff[2]=data>>8;
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	0a1b      	lsrs	r3, r3, #8
 800c050:	b2db      	uxtb	r3, r3
 800c052:	73bb      	strb	r3, [r7, #14]
	buff[3]=data;
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	b2db      	uxtb	r3, r3
 800c058:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Delay_addr[Channel],   4, buff);
 800c05a:	79fb      	ldrb	r3, [r7, #7]
 800c05c:	4a0a      	ldr	r2, [pc, #40]	; (800c088 <Dsp_Delay+0x68>)
 800c05e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800c062:	f107 030c 	add.w	r3, r7, #12
 800c066:	2204      	movs	r2, #4
 800c068:	2000      	movs	r0, #0
 800c06a:	f000 fba1 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.DelayData[Channel] = data;
 800c06e:	79fb      	ldrb	r3, [r7, #7]
 800c070:	683a      	ldr	r2, [r7, #0]
 800c072:	b291      	uxth	r1, r2
 800c074:	4a05      	ldr	r2, [pc, #20]	; (800c08c <Dsp_Delay+0x6c>)
 800c076:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800c07a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800c07e:	e000      	b.n	800c082 <Dsp_Delay+0x62>
		return;
 800c080:	bf00      	nop
}
 800c082:	3710      	adds	r7, #16
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}
 800c088:	08022670 	.word	0x08022670
 800c08c:	20003010 	.word	0x20003010

0800c090 <Dsp_OutPutChl_Init>:
	MOD_BOARD1_NX1_1_6_MONOMUXSIGMA300NS6INDEX_ADDR,
	MOD_BOARD1_NX1_1_7_MONOMUXSIGMA300NS7INDEX_ADDR,
	MOD_BOARD1_NX1_1_8_MONOMUXSIGMA300NS8INDEX_ADDR
};
void Dsp_OutPutChl_Init(void)
{
 800c090:	b480      	push	{r7}
 800c092:	b083      	sub	sp, #12
 800c094:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 800c096:	2301      	movs	r3, #1
 800c098:	80fb      	strh	r3, [r7, #6]
 800c09a:	e00a      	b.n	800c0b2 <Dsp_OutPutChl_Init+0x22>
	{
		App_Dsp.Dsp_Data.OutPutChl[index] = (DSP_CHANNEL_T)index;
 800c09c:	88fb      	ldrh	r3, [r7, #6]
 800c09e:	88fa      	ldrh	r2, [r7, #6]
 800c0a0:	b2d1      	uxtb	r1, r2
 800c0a2:	4a08      	ldr	r2, [pc, #32]	; (800c0c4 <Dsp_OutPutChl_Init+0x34>)
 800c0a4:	4413      	add	r3, r2
 800c0a6:	460a      	mov	r2, r1
 800c0a8:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 800c0ac:	88fb      	ldrh	r3, [r7, #6]
 800c0ae:	3301      	adds	r3, #1
 800c0b0:	80fb      	strh	r3, [r7, #6]
 800c0b2:	88fb      	ldrh	r3, [r7, #6]
 800c0b4:	2b08      	cmp	r3, #8
 800c0b6:	d9f1      	bls.n	800c09c <Dsp_OutPutChl_Init+0xc>
	}
}
 800c0b8:	bf00      	nop
 800c0ba:	370c      	adds	r7, #12
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	bc80      	pop	{r7}
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	20003010 	.word	0x20003010

0800c0c8 <Dsp_OutPutChl>:
void Dsp_OutPutChl(SCH_U8 OutPut,SCH_U8 data)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b084      	sub	sp, #16
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	460a      	mov	r2, r1
 800c0d2:	71fb      	strb	r3, [r7, #7]
 800c0d4:	4613      	mov	r3, r2
 800c0d6:	71bb      	strb	r3, [r7, #6]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800c0d8:	2300      	movs	r3, #0
 800c0da:	60fb      	str	r3, [r7, #12]
	if(OutPut > DSP_OUTPUT_CNT || OutPut == 0x00)
 800c0dc:	79fb      	ldrb	r3, [r7, #7]
 800c0de:	2b08      	cmp	r3, #8
 800c0e0:	d825      	bhi.n	800c12e <Dsp_OutPutChl+0x66>
 800c0e2:	79fb      	ldrb	r3, [r7, #7]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d022      	beq.n	800c12e <Dsp_OutPutChl+0x66>
		return;
	buff[3] = LimitMaxMin(0 , data, DSP_CHANNEL_CNT);
 800c0e8:	79bb      	ldrb	r3, [r7, #6]
 800c0ea:	2208      	movs	r2, #8
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	2000      	movs	r0, #0
 800c0f0:	f005 f970 	bl	80113d4 <LimitMaxMin>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	b2db      	uxtb	r3, r3
 800c0f8:	73fb      	strb	r3, [r7, #15]
	if(Sys.Dsp_Hardware_Mode == 1)///1708
 800c0fa:	4b0f      	ldr	r3, [pc, #60]	; (800c138 <Dsp_OutPutChl+0x70>)
 800c0fc:	785b      	ldrb	r3, [r3, #1]
 800c0fe:	2b01      	cmp	r3, #1
 800c100:	d104      	bne.n	800c10c <Dsp_OutPutChl+0x44>
		buff[3] = OutPut_Hardware_1708[buff[3]];
 800c102:	7bfb      	ldrb	r3, [r7, #15]
 800c104:	461a      	mov	r2, r3
 800c106:	4b0d      	ldr	r3, [pc, #52]	; (800c13c <Dsp_OutPutChl+0x74>)
 800c108:	5c9b      	ldrb	r3, [r3, r2]
 800c10a:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, OutPutChl_addr[OutPut],  4, buff);
 800c10c:	79fb      	ldrb	r3, [r7, #7]
 800c10e:	4a0c      	ldr	r2, [pc, #48]	; (800c140 <Dsp_OutPutChl+0x78>)
 800c110:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800c114:	f107 030c 	add.w	r3, r7, #12
 800c118:	2204      	movs	r2, #4
 800c11a:	2000      	movs	r0, #0
 800c11c:	f000 fb48 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.OutPutChl[OutPut] = (DSP_CHANNEL_T)data;
 800c120:	79fb      	ldrb	r3, [r7, #7]
 800c122:	4a08      	ldr	r2, [pc, #32]	; (800c144 <Dsp_OutPutChl+0x7c>)
 800c124:	4413      	add	r3, r2
 800c126:	79ba      	ldrb	r2, [r7, #6]
 800c128:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
 800c12c:	e000      	b.n	800c130 <Dsp_OutPutChl+0x68>
		return;
 800c12e:	bf00      	nop
}
 800c130:	3710      	adds	r7, #16
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}
 800c136:	bf00      	nop
 800c138:	20004584 	.word	0x20004584
 800c13c:	08022684 	.word	0x08022684
 800c140:	08022690 	.word	0x08022690
 800c144:	20003010 	.word	0x20003010

0800c148 <DspModeNameInit>:
	0x43,0x00,0x48,0x00,0x36,0x00,0x00,0x20,///CH6
	0x43,0x00,0x48,0x00,0x37,0x00,0x00,0x20,///CH7
	0x43,0x00,0x48,0x00,0x38,0x00,0x00,0x20,///CH8
};
void DspModeNameInit(void)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0x00; index<DSP_MODE_CNT; index++)
 800c14e:	2300      	movs	r3, #0
 800c150:	71fb      	strb	r3, [r7, #7]
 800c152:	e00e      	b.n	800c172 <DspModeNameInit+0x2a>
	{
		sch_memcpy(App_Dsp.Dsp_ModeName.Name[index],Default_ReName[0],DSP_NAME_SIZE);
 800c154:	79fb      	ldrb	r3, [r7, #7]
 800c156:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800c15a:	00db      	lsls	r3, r3, #3
 800c15c:	4a08      	ldr	r2, [pc, #32]	; (800c180 <DspModeNameInit+0x38>)
 800c15e:	4413      	add	r3, r2
 800c160:	3308      	adds	r3, #8
 800c162:	2208      	movs	r2, #8
 800c164:	4907      	ldr	r1, [pc, #28]	; (800c184 <DspModeNameInit+0x3c>)
 800c166:	4618      	mov	r0, r3
 800c168:	f005 f963 	bl	8011432 <sch_memcpy>
	for(index=0x00; index<DSP_MODE_CNT; index++)
 800c16c:	79fb      	ldrb	r3, [r7, #7]
 800c16e:	3301      	adds	r3, #1
 800c170:	71fb      	strb	r3, [r7, #7]
 800c172:	79fb      	ldrb	r3, [r7, #7]
 800c174:	2b07      	cmp	r3, #7
 800c176:	d9ed      	bls.n	800c154 <DspModeNameInit+0xc>
	}	
}
 800c178:	bf00      	nop
 800c17a:	3708      	adds	r7, #8
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd80      	pop	{r7, pc}
 800c180:	20003010 	.word	0x20003010
 800c184:	080226a4 	.word	0x080226a4

0800c188 <Dsp_ReName_Init>:
void Dsp_ReName_Init(void)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b082      	sub	sp, #8
 800c18c:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800c18e:	2300      	movs	r3, #0
 800c190:	80fb      	strh	r3, [r7, #6]
 800c192:	e00f      	b.n	800c1b4 <Dsp_ReName_Init+0x2c>
	{
		sch_memcpy(App_Dsp.Dsp_Data.ReName[index],Default_ReName[index],DSP_NAME_SIZE);
 800c194:	88fb      	ldrh	r3, [r7, #6]
 800c196:	00db      	lsls	r3, r3, #3
 800c198:	4a0a      	ldr	r2, [pc, #40]	; (800c1c4 <Dsp_ReName_Init+0x3c>)
 800c19a:	4413      	add	r3, r2
 800c19c:	1d18      	adds	r0, r3, #4
 800c19e:	88fb      	ldrh	r3, [r7, #6]
 800c1a0:	00db      	lsls	r3, r3, #3
 800c1a2:	4a09      	ldr	r2, [pc, #36]	; (800c1c8 <Dsp_ReName_Init+0x40>)
 800c1a4:	4413      	add	r3, r2
 800c1a6:	2208      	movs	r2, #8
 800c1a8:	4619      	mov	r1, r3
 800c1aa:	f005 f942 	bl	8011432 <sch_memcpy>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800c1ae:	88fb      	ldrh	r3, [r7, #6]
 800c1b0:	3301      	adds	r3, #1
 800c1b2:	80fb      	strh	r3, [r7, #6]
 800c1b4:	88fb      	ldrh	r3, [r7, #6]
 800c1b6:	2b08      	cmp	r3, #8
 800c1b8:	d9ec      	bls.n	800c194 <Dsp_ReName_Init+0xc>
	}
}
 800c1ba:	bf00      	nop
 800c1bc:	3708      	adds	r7, #8
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	bd80      	pop	{r7, pc}
 800c1c2:	bf00      	nop
 800c1c4:	20003010 	.word	0x20003010
 800c1c8:	080226a4 	.word	0x080226a4

0800c1cc <DspDataInit>:
}
///==========================================================================================Unite END============

///=======================================================================================Dsp=======
void DspDataInit(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{	
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b082      	sub	sp, #8
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	460a      	mov	r2, r1
 800c1d6:	71fb      	strb	r3, [r7, #7]
 800c1d8:	4613      	mov	r3, r2
 800c1da:	71bb      	strb	r3, [r7, #6]
	Dsp_ReName_Init();
 800c1dc:	f7ff ffd4 	bl	800c188 <Dsp_ReName_Init>
	if(MixEnable)
 800c1e0:	79fb      	ldrb	r3, [r7, #7]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d001      	beq.n	800c1ea <DspDataInit+0x1e>
	{
		Dsp_Mix_Init();
 800c1e6:	f002 fb1d 	bl	800e824 <Dsp_Mix_Init>
	}
	Dsp_Filter_Init();
 800c1ea:	f001 f853 	bl	800d294 <Dsp_Filter_Init>
	Dsp_EQ_Init();
 800c1ee:	f000 fb35 	bl	800c85c <Dsp_EQ_Init>
	Dsp_Delay_Init();
 800c1f2:	f7ff fefb 	bl	800bfec <Dsp_Delay_Init>
	if(MixEnable)
 800c1f6:	79fb      	ldrb	r3, [r7, #7]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d001      	beq.n	800c200 <DspDataInit+0x34>
	{
		Dsp_Single_Init();
 800c1fc:	f002 fdb0 	bl	800ed60 <Dsp_Single_Init>
	}
	Dsp_Mute_Init();
 800c200:	f002 fdd4 	bl	800edac <Dsp_Mute_Init>
	Dsp_OutPutChl_Init();
 800c204:	f7ff ff44 	bl	800c090 <Dsp_OutPutChl_Init>
}
 800c208:	bf00      	nop
 800c20a:	3708      	adds	r7, #8
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}

0800c210 <Dsp_Updata>:
void Dsp_Updata(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{
 800c210:	b590      	push	{r4, r7, lr}
 800c212:	b085      	sub	sp, #20
 800c214:	af00      	add	r7, sp, #0
 800c216:	4603      	mov	r3, r0
 800c218:	460a      	mov	r2, r1
 800c21a:	71fb      	strb	r3, [r7, #7]
 800c21c:	4613      	mov	r3, r2
 800c21e:	71bb      	strb	r3, [r7, #6]
	SCH_U16 index,index0;
	AudioMute(HARDON);
 800c220:	2002      	movs	r0, #2
 800c222:	f004 f967 	bl	80104f4 <AudioMute>
	TurnOff_REM_EN;
	if(MixEnable)
 800c226:	79fb      	ldrb	r3, [r7, #7]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d017      	beq.n	800c25c <Dsp_Updata+0x4c>
	{
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800c22c:	2301      	movs	r3, #1
 800c22e:	81fb      	strh	r3, [r7, #14]
 800c230:	e011      	b.n	800c256 <Dsp_Updata+0x46>
		{
			Dsp_Mix_Mixer(index,&App_Dsp.Dsp_Data.MixData[index][1]);
 800c232:	89fb      	ldrh	r3, [r7, #14]
 800c234:	b2d8      	uxtb	r0, r3
 800c236:	89fa      	ldrh	r2, [r7, #14]
 800c238:	4613      	mov	r3, r2
 800c23a:	009b      	lsls	r3, r3, #2
 800c23c:	4413      	add	r3, r2
 800c23e:	005b      	lsls	r3, r3, #1
 800c240:	4413      	add	r3, r2
 800c242:	3349      	adds	r3, #73	; 0x49
 800c244:	4a60      	ldr	r2, [pc, #384]	; (800c3c8 <Dsp_Updata+0x1b8>)
 800c246:	4413      	add	r3, r2
 800c248:	3304      	adds	r3, #4
 800c24a:	4619      	mov	r1, r3
 800c24c:	f002 fb2c 	bl	800e8a8 <Dsp_Mix_Mixer>
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800c250:	89fb      	ldrh	r3, [r7, #14]
 800c252:	3301      	adds	r3, #1
 800c254:	81fb      	strh	r3, [r7, #14]
 800c256:	89fb      	ldrh	r3, [r7, #14]
 800c258:	2b08      	cmp	r3, #8
 800c25a:	d9ea      	bls.n	800c232 <Dsp_Updata+0x22>
		}
	}
	Dsp_Mix_Input(150);
 800c25c:	2096      	movs	r0, #150	; 0x96
 800c25e:	f002 fb99 	bl	800e994 <Dsp_Mix_Input>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c262:	2300      	movs	r3, #0
 800c264:	81fb      	strh	r3, [r7, #14]
 800c266:	e020      	b.n	800c2aa <Dsp_Updata+0x9a>
	{
		FeedDog();
 800c268:	f004 fd58 	bl	8010d1c <FeedDog>
		Dsp_GEN_Filter(index,HIGH_PASS_FILTER,&App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER]);
 800c26c:	89fb      	ldrh	r3, [r7, #14]
 800c26e:	b2d8      	uxtb	r0, r3
 800c270:	89fa      	ldrh	r2, [r7, #14]
 800c272:	4613      	mov	r3, r2
 800c274:	005b      	lsls	r3, r3, #1
 800c276:	4413      	add	r3, r2
 800c278:	00db      	lsls	r3, r3, #3
 800c27a:	33b0      	adds	r3, #176	; 0xb0
 800c27c:	4a52      	ldr	r2, [pc, #328]	; (800c3c8 <Dsp_Updata+0x1b8>)
 800c27e:	4413      	add	r3, r2
 800c280:	461a      	mov	r2, r3
 800c282:	2100      	movs	r1, #0
 800c284:	f001 ffac 	bl	800e1e0 <Dsp_GEN_Filter>
		Dsp_GEN_Filter(index,LOW_PASS_FILTER, &App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER]);
 800c288:	89fb      	ldrh	r3, [r7, #14]
 800c28a:	b2d8      	uxtb	r0, r3
 800c28c:	89fa      	ldrh	r2, [r7, #14]
 800c28e:	4613      	mov	r3, r2
 800c290:	005b      	lsls	r3, r3, #1
 800c292:	4413      	add	r3, r2
 800c294:	00db      	lsls	r3, r3, #3
 800c296:	33bc      	adds	r3, #188	; 0xbc
 800c298:	4a4b      	ldr	r2, [pc, #300]	; (800c3c8 <Dsp_Updata+0x1b8>)
 800c29a:	4413      	add	r3, r2
 800c29c:	461a      	mov	r2, r3
 800c29e:	2101      	movs	r1, #1
 800c2a0:	f001 ff9e 	bl	800e1e0 <Dsp_GEN_Filter>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c2a4:	89fb      	ldrh	r3, [r7, #14]
 800c2a6:	3301      	adds	r3, #1
 800c2a8:	81fb      	strh	r3, [r7, #14]
 800c2aa:	89fb      	ldrh	r3, [r7, #14]
 800c2ac:	2b07      	cmp	r3, #7
 800c2ae:	d9db      	bls.n	800c268 <Dsp_Updata+0x58>
	}
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	81fb      	strh	r3, [r7, #14]
 800c2b4:	e00d      	b.n	800c2d2 <Dsp_Updata+0xc2>
	{
		Dsp_Delay(index,App_Dsp.Dsp_Data.DelayData[index]);
 800c2b6:	89fb      	ldrh	r3, [r7, #14]
 800c2b8:	b2d8      	uxtb	r0, r3
 800c2ba:	89fb      	ldrh	r3, [r7, #14]
 800c2bc:	4a42      	ldr	r2, [pc, #264]	; (800c3c8 <Dsp_Updata+0x1b8>)
 800c2be:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800c2c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	f7ff feaa 	bl	800c020 <Dsp_Delay>
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800c2cc:	89fb      	ldrh	r3, [r7, #14]
 800c2ce:	3301      	adds	r3, #1
 800c2d0:	81fb      	strh	r3, [r7, #14]
 800c2d2:	89fb      	ldrh	r3, [r7, #14]
 800c2d4:	2b08      	cmp	r3, #8
 800c2d6:	d9ee      	bls.n	800c2b6 <Dsp_Updata+0xa6>
	}
	if(SingleEnable)
 800c2d8:	79bb      	ldrb	r3, [r7, #6]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d014      	beq.n	800c308 <Dsp_Updata+0xf8>
	{
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800c2de:	2300      	movs	r3, #0
 800c2e0:	81fb      	strh	r3, [r7, #14]
 800c2e2:	e00e      	b.n	800c302 <Dsp_Updata+0xf2>
		{
			Dsp_Single(index,App_Dsp.Dsp_Data.SingleData[index]);
 800c2e4:	89fb      	ldrh	r3, [r7, #14]
 800c2e6:	b2d8      	uxtb	r0, r3
 800c2e8:	89fb      	ldrh	r3, [r7, #14]
 800c2ea:	4a37      	ldr	r2, [pc, #220]	; (800c3c8 <Dsp_Updata+0x1b8>)
 800c2ec:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800c2f0:	005b      	lsls	r3, r3, #1
 800c2f2:	4413      	add	r3, r2
 800c2f4:	885b      	ldrh	r3, [r3, #2]
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	f002 fdde 	bl	800eeb8 <Dsp_Single>
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800c2fc:	89fb      	ldrh	r3, [r7, #14]
 800c2fe:	3301      	adds	r3, #1
 800c300:	81fb      	strh	r3, [r7, #14]
 800c302:	89fb      	ldrh	r3, [r7, #14]
 800c304:	2b08      	cmp	r3, #8
 800c306:	d9ed      	bls.n	800c2e4 <Dsp_Updata+0xd4>
		}
	}
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800c308:	2300      	movs	r3, #0
 800c30a:	81fb      	strh	r3, [r7, #14]
 800c30c:	e00c      	b.n	800c328 <Dsp_Updata+0x118>
	{
		Dsp_Mute_Direct(index,App_Dsp.Dsp_Data.Mute[index]);
 800c30e:	89fb      	ldrh	r3, [r7, #14]
 800c310:	b2d8      	uxtb	r0, r3
 800c312:	89fb      	ldrh	r3, [r7, #14]
 800c314:	4a2c      	ldr	r2, [pc, #176]	; (800c3c8 <Dsp_Updata+0x1b8>)
 800c316:	4413      	add	r3, r2
 800c318:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800c31c:	4619      	mov	r1, r3
 800c31e:	f002 ff35 	bl	800f18c <Dsp_Mute_Direct>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800c322:	89fb      	ldrh	r3, [r7, #14]
 800c324:	3301      	adds	r3, #1
 800c326:	81fb      	strh	r3, [r7, #14]
 800c328:	89fb      	ldrh	r3, [r7, #14]
 800c32a:	2b08      	cmp	r3, #8
 800c32c:	d9ef      	bls.n	800c30e <Dsp_Updata+0xfe>
	}
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 800c32e:	2300      	movs	r3, #0
 800c330:	81fb      	strh	r3, [r7, #14]
 800c332:	e00c      	b.n	800c34e <Dsp_Updata+0x13e>
	{
		Dsp_OutPutChl(index,App_Dsp.Dsp_Data.OutPutChl[index]);
 800c334:	89fb      	ldrh	r3, [r7, #14]
 800c336:	b2d8      	uxtb	r0, r3
 800c338:	89fb      	ldrh	r3, [r7, #14]
 800c33a:	4a23      	ldr	r2, [pc, #140]	; (800c3c8 <Dsp_Updata+0x1b8>)
 800c33c:	4413      	add	r3, r2
 800c33e:	f893 3da1 	ldrb.w	r3, [r3, #3489]	; 0xda1
 800c342:	4619      	mov	r1, r3
 800c344:	f7ff fec0 	bl	800c0c8 <Dsp_OutPutChl>
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 800c348:	89fb      	ldrh	r3, [r7, #14]
 800c34a:	3301      	adds	r3, #1
 800c34c:	81fb      	strh	r3, [r7, #14]
 800c34e:	89fb      	ldrh	r3, [r7, #14]
 800c350:	2b08      	cmp	r3, #8
 800c352:	d9ef      	bls.n	800c334 <Dsp_Updata+0x124>
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c354:	2300      	movs	r3, #0
 800c356:	81fb      	strh	r3, [r7, #14]
 800c358:	e025      	b.n	800c3a6 <Dsp_Updata+0x196>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800c35a:	2300      	movs	r3, #0
 800c35c:	81bb      	strh	r3, [r7, #12]
 800c35e:	e01c      	b.n	800c39a <Dsp_Updata+0x18a>
		{
			FeedDog();
 800c360:	f004 fcdc 	bl	8010d1c <FeedDog>
			Dsp_EQ_Set(index,(EQ_NUM_T)index0,&App_Dsp.Dsp_Data.EQ_Data[index][index0]);
 800c364:	89fb      	ldrh	r3, [r7, #14]
 800c366:	b2d8      	uxtb	r0, r3
 800c368:	89bb      	ldrh	r3, [r7, #12]
 800c36a:	b2dc      	uxtb	r4, r3
 800c36c:	89f9      	ldrh	r1, [r7, #14]
 800c36e:	89bb      	ldrh	r3, [r7, #12]
 800c370:	461a      	mov	r2, r3
 800c372:	0052      	lsls	r2, r2, #1
 800c374:	441a      	add	r2, r3
 800c376:	0093      	lsls	r3, r2, #2
 800c378:	461a      	mov	r2, r3
 800c37a:	460b      	mov	r3, r1
 800c37c:	005b      	lsls	r3, r3, #1
 800c37e:	440b      	add	r3, r1
 800c380:	01db      	lsls	r3, r3, #7
 800c382:	4413      	add	r3, r2
 800c384:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800c388:	4a0f      	ldr	r2, [pc, #60]	; (800c3c8 <Dsp_Updata+0x1b8>)
 800c38a:	4413      	add	r3, r2
 800c38c:	461a      	mov	r2, r3
 800c38e:	4621      	mov	r1, r4
 800c390:	f000 fc7e 	bl	800cc90 <Dsp_EQ_Set>
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800c394:	89bb      	ldrh	r3, [r7, #12]
 800c396:	3301      	adds	r3, #1
 800c398:	81bb      	strh	r3, [r7, #12]
 800c39a:	89bb      	ldrh	r3, [r7, #12]
 800c39c:	2b1f      	cmp	r3, #31
 800c39e:	d9df      	bls.n	800c360 <Dsp_Updata+0x150>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c3a0:	89fb      	ldrh	r3, [r7, #14]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	81fb      	strh	r3, [r7, #14]
 800c3a6:	89fb      	ldrh	r3, [r7, #14]
 800c3a8:	2b07      	cmp	r3, #7
 800c3aa:	d9d6      	bls.n	800c35a <Dsp_Updata+0x14a>
		}
	}
	CheckVol();
 800c3ac:	f002 fe50 	bl	800f050 <CheckVol>
	if(SysPower.nPowerState == POWER_NORMAL_RUN)
 800c3b0:	4b06      	ldr	r3, [pc, #24]	; (800c3cc <Dsp_Updata+0x1bc>)
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	2b06      	cmp	r3, #6
 800c3b6:	d102      	bne.n	800c3be <Dsp_Updata+0x1ae>
	{
		AudioMute(HARDOFF);
 800c3b8:	2003      	movs	r0, #3
 800c3ba:	f004 f89b 	bl	80104f4 <AudioMute>
		///TurnOn_REM_EN;
	}
}
 800c3be:	bf00      	nop
 800c3c0:	3714      	adds	r7, #20
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	bd90      	pop	{r4, r7, pc}
 800c3c6:	bf00      	nop
 800c3c8:	20003010 	.word	0x20003010
 800c3cc:	20003e60 	.word	0x20003e60

0800c3d0 <Dsp_Data_Reset>:
///=======================================================================================Dsp END=======
void Dsp_Data_Reset(void)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	af00      	add	r7, sp, #0
	App_Dsp.DspNum = 0x00;
 800c3d4:	4b0d      	ldr	r3, [pc, #52]	; (800c40c <Dsp_Data_Reset+0x3c>)
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
	Flash_Set_DspNum();
 800c3dc:	f7ff fdc0 	bl	800bf60 <Flash_Set_DspNum>
	DspDataInit(ENABLE,ENABLE);
 800c3e0:	2101      	movs	r1, #1
 800c3e2:	2001      	movs	r0, #1
 800c3e4:	f7ff fef2 	bl	800c1cc <DspDataInit>
	Dsp_Updata(ENABLE,ENABLE);
 800c3e8:	2101      	movs	r1, #1
 800c3ea:	2001      	movs	r0, #1
 800c3ec:	f7ff ff10 	bl	800c210 <Dsp_Updata>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	210a      	movs	r1, #10
 800c3f4:	2003      	movs	r0, #3
 800c3f6:	f005 f855 	bl	80114a4 <PostMessage>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800c3fa:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800c3fe:	210a      	movs	r1, #10
 800c400:	2003      	movs	r0, #3
 800c402:	f005 f84f 	bl	80114a4 <PostMessage>
}
 800c406:	bf00      	nop
 800c408:	bd80      	pop	{r7, pc}
 800c40a:	bf00      	nop
 800c40c:	20003010 	.word	0x20003010

0800c410 <Dsp_ON>:
	}
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
}
void Dsp_ON(void)
{
 800c410:	b580      	push	{r7, lr}
 800c412:	af00      	add	r7, sp, #0
	App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 800c414:	4b11      	ldr	r3, [pc, #68]	; (800c45c <Dsp_ON+0x4c>)
 800c416:	2202      	movs	r2, #2
 800c418:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
	App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 800c41c:	4b0f      	ldr	r3, [pc, #60]	; (800c45c <Dsp_ON+0x4c>)
 800c41e:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 800c422:	4b0e      	ldr	r3, [pc, #56]	; (800c45c <Dsp_ON+0x4c>)
 800c424:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x02,0x00));	
 800c428:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c42c:	210a      	movs	r1, #10
 800c42e:	2003      	movs	r0, #3
 800c430:	f005 f838 	bl	80114a4 <PostMessage>
	
	Dsp_Mute(7,1);/*turn off channel 7,8*/
 800c434:	2101      	movs	r1, #1
 800c436:	2007      	movs	r0, #7
 800c438:	f002 fe86 	bl	800f148 <Dsp_Mute>
	Dsp_Mute(8,1);
 800c43c:	2101      	movs	r1, #1
 800c43e:	2008      	movs	r0, #8
 800c440:	f002 fe82 	bl	800f148 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=1;
 800c444:	4b05      	ldr	r3, [pc, #20]	; (800c45c <Dsp_ON+0x4c>)
 800c446:	2201      	movs	r2, #1
 800c448:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 800c44c:	4b03      	ldr	r3, [pc, #12]	; (800c45c <Dsp_ON+0x4c>)
 800c44e:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800c452:	4b02      	ldr	r3, [pc, #8]	; (800c45c <Dsp_ON+0x4c>)
 800c454:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
}
 800c458:	bf00      	nop
 800c45a:	bd80      	pop	{r7, pc}
 800c45c:	20003010 	.word	0x20003010

0800c460 <Dsp_OFF>:
void Dsp_OFF(void)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b082      	sub	sp, #8
 800c464:	af00      	add	r7, sp, #0
	SCH_U16 index;
	DspDataInit(DISABLE,DISABLE);
 800c466:	2100      	movs	r1, #0
 800c468:	2000      	movs	r0, #0
 800c46a:	f7ff feaf 	bl	800c1cc <DspDataInit>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c46e:	2300      	movs	r3, #0
 800c470:	80fb      	strh	r3, [r7, #6]
 800c472:	e016      	b.n	800c4a2 <Dsp_OFF+0x42>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 800c474:	88fa      	ldrh	r2, [r7, #6]
 800c476:	4924      	ldr	r1, [pc, #144]	; (800c508 <Dsp_OFF+0xa8>)
 800c478:	4613      	mov	r3, r2
 800c47a:	005b      	lsls	r3, r3, #1
 800c47c:	4413      	add	r3, r2
 800c47e:	00db      	lsls	r3, r3, #3
 800c480:	440b      	add	r3, r1
 800c482:	33b0      	adds	r3, #176	; 0xb0
 800c484:	2200      	movs	r2, #0
 800c486:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800c488:	88fa      	ldrh	r2, [r7, #6]
 800c48a:	491f      	ldr	r1, [pc, #124]	; (800c508 <Dsp_OFF+0xa8>)
 800c48c:	4613      	mov	r3, r2
 800c48e:	005b      	lsls	r3, r3, #1
 800c490:	4413      	add	r3, r2
 800c492:	00db      	lsls	r3, r3, #3
 800c494:	440b      	add	r3, r1
 800c496:	33bc      	adds	r3, #188	; 0xbc
 800c498:	2200      	movs	r2, #0
 800c49a:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c49c:	88fb      	ldrh	r3, [r7, #6]
 800c49e:	3301      	adds	r3, #1
 800c4a0:	80fb      	strh	r3, [r7, #6]
 800c4a2:	88fb      	ldrh	r3, [r7, #6]
 800c4a4:	2b07      	cmp	r3, #7
 800c4a6:	d9e5      	bls.n	800c474 <Dsp_OFF+0x14>
	}
	Dsp_Mute(7,0);/*turn off channel 7,8*/
 800c4a8:	2100      	movs	r1, #0
 800c4aa:	2007      	movs	r0, #7
 800c4ac:	f002 fe4c 	bl	800f148 <Dsp_Mute>
	Dsp_Mute(8,0);
 800c4b0:	2100      	movs	r1, #0
 800c4b2:	2008      	movs	r0, #8
 800c4b4:	f002 fe48 	bl	800f148 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=0;
 800c4b8:	4b13      	ldr	r3, [pc, #76]	; (800c508 <Dsp_OFF+0xa8>)
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 800c4c0:	4b11      	ldr	r3, [pc, #68]	; (800c508 <Dsp_OFF+0xa8>)
 800c4c2:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800c4c6:	4b10      	ldr	r3, [pc, #64]	; (800c508 <Dsp_OFF+0xa8>)
 800c4c8:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
	
	Dsp_Updata(DISABLE,DISABLE);
 800c4cc:	2100      	movs	r1, #0
 800c4ce:	2000      	movs	r0, #0
 800c4d0:	f7ff fe9e 	bl	800c210 <Dsp_Updata>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	80fb      	strh	r3, [r7, #6]
 800c4d8:	e00c      	b.n	800c4f4 <Dsp_OFF+0x94>
	{
		FeedDog();
 800c4da:	f004 fc1f 	bl	8010d1c <FeedDog>
		Dsp_EQ_Direct(index+1,SCH_ENABLE);
 800c4de:	88fb      	ldrh	r3, [r7, #6]
 800c4e0:	b2db      	uxtb	r3, r3
 800c4e2:	3301      	adds	r3, #1
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	2101      	movs	r1, #1
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	f000 fcd7 	bl	800ce9c <Dsp_EQ_Direct>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c4ee:	88fb      	ldrh	r3, [r7, #6]
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	80fb      	strh	r3, [r7, #6]
 800c4f4:	88fb      	ldrh	r3, [r7, #6]
 800c4f6:	2b07      	cmp	r3, #7
 800c4f8:	d9ef      	bls.n	800c4da <Dsp_OFF+0x7a>
	}
	Dsp_Mix_Input(146);
 800c4fa:	2092      	movs	r0, #146	; 0x92
 800c4fc:	f002 fa4a 	bl	800e994 <Dsp_Mix_Input>
}
 800c500:	bf00      	nop
 800c502:	3708      	adds	r7, #8
 800c504:	46bd      	mov	sp, r7
 800c506:	bd80      	pop	{r7, pc}
 800c508:	20003010 	.word	0x20003010

0800c50c <Dsp_PowerOnInit>:
///=====================================================================================
void Dsp_PowerOnInit(void)
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	af00      	add	r7, sp, #0
	switch(App_Dsp.DspPwrState)
 800c510:	4b33      	ldr	r3, [pc, #204]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c512:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800c516:	2b05      	cmp	r3, #5
 800c518:	d85c      	bhi.n	800c5d4 <Dsp_PowerOnInit+0xc8>
 800c51a:	a201      	add	r2, pc, #4	; (adr r2, 800c520 <Dsp_PowerOnInit+0x14>)
 800c51c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c520:	0800c5d5 	.word	0x0800c5d5
 800c524:	0800c539 	.word	0x0800c539
 800c528:	0800c57d 	.word	0x0800c57d
 800c52c:	0800c5d5 	.word	0x0800c5d5
 800c530:	0800c5c1 	.word	0x0800c5c1
 800c534:	0800c5cb 	.word	0x0800c5cb
	{
		case DSP_INIT_IDLE:
			break;
		case DSP_POWER_EN:
			default_download_IC_1();
 800c538:	f7ff fabc 	bl	800bab4 <default_download_IC_1>
			Flash_Get_DspNum();
 800c53c:	f7ff fcf8 	bl	800bf30 <Flash_Get_DspNum>
			if(App_Dsp.DspNum)
 800c540:	4b27      	ldr	r3, [pc, #156]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c542:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800c546:	2b00      	cmp	r3, #0
 800c548:	d00a      	beq.n	800c560 <Dsp_PowerOnInit+0x54>
			{
				App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 800c54a:	4b25      	ldr	r3, [pc, #148]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c54c:	2202      	movs	r2, #2
 800c54e:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 800c552:	4b23      	ldr	r3, [pc, #140]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c554:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 800c558:	4b21      	ldr	r3, [pc, #132]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c55a:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
 800c55e:	e008      	b.n	800c572 <Dsp_PowerOnInit+0x66>
			}
			else
			{
				Dsp_Updata(ENABLE,ENABLE);
 800c560:	2101      	movs	r1, #1
 800c562:	2001      	movs	r0, #1
 800c564:	f7ff fe54 	bl	800c210 <Dsp_Updata>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800c568:	2200      	movs	r2, #0
 800c56a:	210a      	movs	r1, #10
 800c56c:	2003      	movs	r0, #3
 800c56e:	f004 ff99 	bl	80114a4 <PostMessage>
			}
			App_Dsp.DspPwrState = DSP_INIT;
 800c572:	4b1b      	ldr	r3, [pc, #108]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c574:	2202      	movs	r2, #2
 800c576:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800c57a:	e02e      	b.n	800c5da <Dsp_PowerOnInit+0xce>
		case DSP_INIT:
			if(App_Dsp.DSP_Updata_State == UpData_Idle)
 800c57c:	4b18      	ldr	r3, [pc, #96]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c57e:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800c582:	2b00      	cmp	r3, #0
 800c584:	d128      	bne.n	800c5d8 <Dsp_PowerOnInit+0xcc>
			{
				App_Dsp.DSP_Updata_State = Load_Mode_Name;
 800c586:	4b16      	ldr	r3, [pc, #88]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c588:	2205      	movs	r2, #5
 800c58a:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				///PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 800c58e:	4b15      	ldr	r3, [pc, #84]	; (800c5e4 <Dsp_PowerOnInit+0xd8>)
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d10f      	bne.n	800c5b6 <Dsp_PowerOnInit+0xaa>
				{
				PostMessage(BT_MODULE,M2A_SYS_CMD, M2A_MCU_VER);
 800c596:	2203      	movs	r2, #3
 800c598:	2101      	movs	r1, #1
 800c59a:	2003      	movs	r0, #3
 800c59c:	f004 ff82 	bl	80114a4 <PostMessage>

				if(App_Dsp.DspNum==0x00)
 800c5a0:	4b0f      	ldr	r3, [pc, #60]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c5a2:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d105      	bne.n	800c5b6 <Dsp_PowerOnInit+0xaa>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800c5aa:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800c5ae:	210a      	movs	r1, #10
 800c5b0:	2003      	movs	r0, #3
 800c5b2:	f004 ff77 	bl	80114a4 <PostMessage>
			  }
				App_Dsp.DspPwrState = DSP_NORMAL;
 800c5b6:	4b0a      	ldr	r3, [pc, #40]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c5b8:	2203      	movs	r2, #3
 800c5ba:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			}
			break;
 800c5be:	e00b      	b.n	800c5d8 <Dsp_PowerOnInit+0xcc>
		case DSP_NORMAL:
			break; 
		case DSP_CLOSE:
			///App_Dsp.DSP_Updata_State = Store_Mode_Name;
			App_Dsp.DspPwrState = DSP_POWER_DIS;
 800c5c0:	4b07      	ldr	r3, [pc, #28]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c5c2:	2205      	movs	r2, #5
 800c5c4:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800c5c8:	e007      	b.n	800c5da <Dsp_PowerOnInit+0xce>
		case DSP_POWER_DIS:
			App_Dsp.DspPwrState = DSP_INIT_IDLE;
 800c5ca:	4b05      	ldr	r3, [pc, #20]	; (800c5e0 <Dsp_PowerOnInit+0xd4>)
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800c5d2:	e002      	b.n	800c5da <Dsp_PowerOnInit+0xce>
		default:break;
 800c5d4:	bf00      	nop
 800c5d6:	e000      	b.n	800c5da <Dsp_PowerOnInit+0xce>
			break;
 800c5d8:	bf00      	nop
	}
}
 800c5da:	bf00      	nop
 800c5dc:	bd80      	pop	{r7, pc}
 800c5de:	bf00      	nop
 800c5e0:	20003010 	.word	0x20003010
 800c5e4:	20002879 	.word	0x20002879

0800c5e8 <DspInit>:
///==================================================================================
void DspInit(void)
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	af00      	add	r7, sp, #0
	App_Dsp.DspNum = 0x00;
 800c5ec:	4b0d      	ldr	r3, [pc, #52]	; (800c624 <DspInit+0x3c>)
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
	App_Dsp.RequestEQ_Left = 0x0000;
 800c5f4:	4b0b      	ldr	r3, [pc, #44]	; (800c624 <DspInit+0x3c>)
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
	App_Dsp.RequestEQ_Right = 0x0000;
 800c5fc:	4b09      	ldr	r3, [pc, #36]	; (800c624 <DspInit+0x3c>)
 800c5fe:	2200      	movs	r2, #0
 800c600:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
	App_Dsp.DspPwrState = DSP_INIT_IDLE;
 800c604:	4b07      	ldr	r3, [pc, #28]	; (800c624 <DspInit+0x3c>)
 800c606:	2200      	movs	r2, #0
 800c608:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
	App_Dsp.DSP_Updata_State = UpData_Idle;
 800c60c:	4b05      	ldr	r3, [pc, #20]	; (800c624 <DspInit+0x3c>)
 800c60e:	2200      	movs	r2, #0
 800c610:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
	DspModeNameInit();
 800c614:	f7ff fd98 	bl	800c148 <DspModeNameInit>
	DspDataInit(ENABLE,ENABLE);
 800c618:	2101      	movs	r1, #1
 800c61a:	2001      	movs	r0, #1
 800c61c:	f7ff fdd6 	bl	800c1cc <DspDataInit>
}
 800c620:	bf00      	nop
 800c622:	bd80      	pop	{r7, pc}
 800c624:	20003010 	.word	0x20003010

0800c628 <TASK_Dsp_Pro>:
///===================================================================================
void TASK_Dsp_Pro(void)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	af00      	add	r7, sp, #0
	Dsp_PowerOnInit();
 800c62c:	f7ff ff6e 	bl	800c50c <Dsp_PowerOnInit>
	Dsp_EQ_Left_Req();
 800c630:	f000 fc9c 	bl	800cf6c <Dsp_EQ_Left_Req>
	Dsp_EQ_Right_Req();
 800c634:	f000 fd64 	bl	800d100 <Dsp_EQ_Right_Req>
	Dsp_StoreLoadPro();
 800c638:	f002 ffba 	bl	800f5b0 <Dsp_StoreLoadPro>
	Dsp_Info_Det();
 800c63c:	f002 fb02 	bl	800ec44 <Dsp_Info_Det>
	///M2D_TxService();
}
 800c640:	bf00      	nop
 800c642:	bd80      	pop	{r7, pc}

0800c644 <DSP_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void DSP_IO_Init(void)
{///===
 800c644:	b480      	push	{r7}
 800c646:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_REM_EN_CTL,    GPIO_PinOutput);
	//GPIO_PinInit(SPI_DSP_SS,         GPIO_PinOutput);
	//DSP_SS_HIGH();
}
 800c648:	bf00      	nop
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bc80      	pop	{r7}
 800c64e:	4770      	bx	lr

0800c650 <SIGMA_READ>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_READ(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 800c650:	b590      	push	{r4, r7, lr}
 800c652:	b085      	sub	sp, #20
 800c654:	af00      	add	r7, sp, #0
 800c656:	4603      	mov	r3, r0
 800c658:	603a      	str	r2, [r7, #0]
 800c65a:	71fb      	strb	r3, [r7, #7]
 800c65c:	460b      	mov	r3, r1
 800c65e:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 800c660:	2304      	movs	r3, #4
 800c662:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800c664:	79fb      	ldrb	r3, [r7, #7]
 800c666:	4619      	mov	r1, r3
 800c668:	2000      	movs	r0, #0
 800c66a:	f004 fc87 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800c66e:	88bb      	ldrh	r3, [r7, #4]
 800c670:	0a1b      	lsrs	r3, r3, #8
 800c672:	b29b      	uxth	r3, r3
 800c674:	b2db      	uxtb	r3, r3
 800c676:	4619      	mov	r1, r3
 800c678:	2000      	movs	r0, #0
 800c67a:	f004 fc7f 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800c67e:	88bb      	ldrh	r3, [r7, #4]
 800c680:	b2db      	uxtb	r3, r3
 800c682:	4619      	mov	r1, r3
 800c684:	2000      	movs	r0, #0
 800c686:	f004 fc79 	bl	8010f7c <SPI_RW>
	while(length--)
 800c68a:	e008      	b.n	800c69e <SIGMA_READ+0x4e>
	{
		*pData++ = SPI_RW(Spi_DSP,0xFF);
 800c68c:	683c      	ldr	r4, [r7, #0]
 800c68e:	1c63      	adds	r3, r4, #1
 800c690:	603b      	str	r3, [r7, #0]
 800c692:	21ff      	movs	r1, #255	; 0xff
 800c694:	2000      	movs	r0, #0
 800c696:	f004 fc71 	bl	8010f7c <SPI_RW>
 800c69a:	4603      	mov	r3, r0
 800c69c:	7023      	strb	r3, [r4, #0]
	while(length--)
 800c69e:	7bfb      	ldrb	r3, [r7, #15]
 800c6a0:	1e5a      	subs	r2, r3, #1
 800c6a2:	73fa      	strb	r2, [r7, #15]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d1f1      	bne.n	800c68c <SIGMA_READ+0x3c>
	}
	DSP_SS_HIGH();
}
 800c6a8:	bf00      	nop
 800c6aa:	3714      	adds	r7, #20
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd90      	pop	{r4, r7, pc}

0800c6b0 <SIGMA_WRITE>:
void SIGMA_WRITE(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b084      	sub	sp, #16
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	603a      	str	r2, [r7, #0]
 800c6ba:	71fb      	strb	r3, [r7, #7]
 800c6bc:	460b      	mov	r3, r1
 800c6be:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 800c6c0:	2304      	movs	r3, #4
 800c6c2:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800c6c4:	79fb      	ldrb	r3, [r7, #7]
 800c6c6:	4619      	mov	r1, r3
 800c6c8:	2000      	movs	r0, #0
 800c6ca:	f004 fc57 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800c6ce:	88bb      	ldrh	r3, [r7, #4]
 800c6d0:	0a1b      	lsrs	r3, r3, #8
 800c6d2:	b29b      	uxth	r3, r3
 800c6d4:	b2db      	uxtb	r3, r3
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	2000      	movs	r0, #0
 800c6da:	f004 fc4f 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800c6de:	88bb      	ldrh	r3, [r7, #4]
 800c6e0:	b2db      	uxtb	r3, r3
 800c6e2:	4619      	mov	r1, r3
 800c6e4:	2000      	movs	r0, #0
 800c6e6:	f004 fc49 	bl	8010f7c <SPI_RW>
	while(length--)
 800c6ea:	e007      	b.n	800c6fc <SIGMA_WRITE+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	1c5a      	adds	r2, r3, #1
 800c6f0:	603a      	str	r2, [r7, #0]
 800c6f2:	781b      	ldrb	r3, [r3, #0]
 800c6f4:	4619      	mov	r1, r3
 800c6f6:	2000      	movs	r0, #0
 800c6f8:	f004 fc40 	bl	8010f7c <SPI_RW>
	while(length--)
 800c6fc:	7bfb      	ldrb	r3, [r7, #15]
 800c6fe:	1e5a      	subs	r2, r3, #1
 800c700:	73fa      	strb	r2, [r7, #15]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d1f2      	bne.n	800c6ec <SIGMA_WRITE+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(50);
 800c706:	2032      	movs	r0, #50	; 0x32
 800c708:	f004 fe24 	bl	8011354 <SysWaitUs>
}
 800c70c:	bf00      	nop
 800c70e:	3710      	adds	r7, #16
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}

0800c714 <SIGMA_SAFELOAD_WRITE_REGISTER>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_SAFELOAD_WRITE_REGISTER(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, SCH_U8 *pData)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b086      	sub	sp, #24
 800c718:	af00      	add	r7, sp, #0
 800c71a:	607b      	str	r3, [r7, #4]
 800c71c:	4603      	mov	r3, r0
 800c71e:	73fb      	strb	r3, [r7, #15]
 800c720:	460b      	mov	r3, r1
 800c722:	81bb      	strh	r3, [r7, #12]
 800c724:	4613      	mov	r3, r2
 800c726:	817b      	strh	r3, [r7, #10]
	SCH_U8 spiBuff[4];
	SCH_U8 index;
	for(index=0;index<length;index++)
 800c728:	2300      	movs	r3, #0
 800c72a:	75fb      	strb	r3, [r7, #23]
 800c72c:	e00f      	b.n	800c74e <SIGMA_SAFELOAD_WRITE_REGISTER+0x3a>
	{
		SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR+index,  pData);
 800c72e:	7dfb      	ldrb	r3, [r7, #23]
 800c730:	b29b      	uxth	r3, r3
 800c732:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800c736:	b299      	uxth	r1, r3
 800c738:	7bfb      	ldrb	r3, [r7, #15]
 800c73a:	687a      	ldr	r2, [r7, #4]
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7ff ffb7 	bl	800c6b0 <SIGMA_WRITE>
		pData+=4;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	3304      	adds	r3, #4
 800c746:	607b      	str	r3, [r7, #4]
	for(index=0;index<length;index++)
 800c748:	7dfb      	ldrb	r3, [r7, #23]
 800c74a:	3301      	adds	r3, #1
 800c74c:	75fb      	strb	r3, [r7, #23]
 800c74e:	7dfb      	ldrb	r3, [r7, #23]
 800c750:	b29b      	uxth	r3, r3
 800c752:	897a      	ldrh	r2, [r7, #10]
 800c754:	429a      	cmp	r2, r3
 800c756:	d8ea      	bhi.n	800c72e <SIGMA_SAFELOAD_WRITE_REGISTER+0x1a>
	}
	spiBuff[0] = 0x00;
 800c758:	2300      	movs	r3, #0
 800c75a:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 800c75c:	2300      	movs	r3, #0
 800c75e:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = address>>8;
 800c760:	89bb      	ldrh	r3, [r7, #12]
 800c762:	0a1b      	lsrs	r3, r3, #8
 800c764:	b29b      	uxth	r3, r3
 800c766:	b2db      	uxtb	r3, r3
 800c768:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = address;
 800c76a:	89bb      	ldrh	r3, [r7, #12]
 800c76c:	b2db      	uxtb	r3, r3
 800c76e:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR,spiBuff);
 800c770:	f107 0210 	add.w	r2, r7, #16
 800c774:	7bfb      	ldrb	r3, [r7, #15]
 800c776:	f246 0105 	movw	r1, #24581	; 0x6005
 800c77a:	4618      	mov	r0, r3
 800c77c:	f7ff ff98 	bl	800c6b0 <SIGMA_WRITE>
	spiBuff[0] = 0x00;
 800c780:	2300      	movs	r3, #0
 800c782:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 800c784:	2300      	movs	r3, #0
 800c786:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = 0x00;
 800c788:	2300      	movs	r3, #0
 800c78a:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = length;
 800c78c:	897b      	ldrh	r3, [r7, #10]
 800c78e:	b2db      	uxtb	r3, r3
 800c790:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_NUM_SAFELOAD_ADDR,spiBuff);
 800c792:	f107 0210 	add.w	r2, r7, #16
 800c796:	7bfb      	ldrb	r3, [r7, #15]
 800c798:	f246 0106 	movw	r1, #24582	; 0x6006
 800c79c:	4618      	mov	r0, r3
 800c79e:	f7ff ff87 	bl	800c6b0 <SIGMA_WRITE>
	SysWaitUs(50);
 800c7a2:	2032      	movs	r0, #50	; 0x32
 800c7a4:	f004 fdd6 	bl	8011354 <SysWaitUs>
}
 800c7a8:	bf00      	nop
 800c7aa:	3718      	adds	r7, #24
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}

0800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_WRITE_REGISTER_BLOCK(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, const SCH_U8 *pData)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b084      	sub	sp, #16
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	607b      	str	r3, [r7, #4]
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	73fb      	strb	r3, [r7, #15]
 800c7bc:	460b      	mov	r3, r1
 800c7be:	81bb      	strh	r3, [r7, #12]
 800c7c0:	4613      	mov	r3, r2
 800c7c2:	817b      	strh	r3, [r7, #10]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800c7c4:	7bfb      	ldrb	r3, [r7, #15]
 800c7c6:	4619      	mov	r1, r3
 800c7c8:	2000      	movs	r0, #0
 800c7ca:	f004 fbd7 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800c7ce:	89bb      	ldrh	r3, [r7, #12]
 800c7d0:	0a1b      	lsrs	r3, r3, #8
 800c7d2:	b29b      	uxth	r3, r3
 800c7d4:	b2db      	uxtb	r3, r3
 800c7d6:	4619      	mov	r1, r3
 800c7d8:	2000      	movs	r0, #0
 800c7da:	f004 fbcf 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800c7de:	89bb      	ldrh	r3, [r7, #12]
 800c7e0:	b2db      	uxtb	r3, r3
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	2000      	movs	r0, #0
 800c7e6:	f004 fbc9 	bl	8010f7c <SPI_RW>
	while(length--)
 800c7ea:	e007      	b.n	800c7fc <SIGMA_WRITE_REGISTER_BLOCK+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	1c5a      	adds	r2, r3, #1
 800c7f0:	607a      	str	r2, [r7, #4]
 800c7f2:	781b      	ldrb	r3, [r3, #0]
 800c7f4:	4619      	mov	r1, r3
 800c7f6:	2000      	movs	r0, #0
 800c7f8:	f004 fbc0 	bl	8010f7c <SPI_RW>
	while(length--)
 800c7fc:	897b      	ldrh	r3, [r7, #10]
 800c7fe:	1e5a      	subs	r2, r3, #1
 800c800:	817a      	strh	r2, [r7, #10]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d1f2      	bne.n	800c7ec <SIGMA_WRITE_REGISTER_BLOCK+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800c806:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c80a:	f004 fda3 	bl	8011354 <SysWaitUs>
}
 800c80e:	bf00      	nop
 800c810:	3710      	adds	r7, #16
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}

0800c816 <SIGMA_WRITE_DELAY>:

void SIGMA_WRITE_DELAY(SCH_U8 devAddress, SCH_U16 length, const SCH_U8 *pData)
{
 800c816:	b580      	push	{r7, lr}
 800c818:	b082      	sub	sp, #8
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	4603      	mov	r3, r0
 800c81e:	603a      	str	r2, [r7, #0]
 800c820:	71fb      	strb	r3, [r7, #7]
 800c822:	460b      	mov	r3, r1
 800c824:	80bb      	strh	r3, [r7, #4]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800c826:	79fb      	ldrb	r3, [r7, #7]
 800c828:	4619      	mov	r1, r3
 800c82a:	2000      	movs	r0, #0
 800c82c:	f004 fba6 	bl	8010f7c <SPI_RW>
	while(length--)
 800c830:	e007      	b.n	800c842 <SIGMA_WRITE_DELAY+0x2c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	1c5a      	adds	r2, r3, #1
 800c836:	603a      	str	r2, [r7, #0]
 800c838:	781b      	ldrb	r3, [r3, #0]
 800c83a:	4619      	mov	r1, r3
 800c83c:	2000      	movs	r0, #0
 800c83e:	f004 fb9d 	bl	8010f7c <SPI_RW>
	while(length--)
 800c842:	88bb      	ldrh	r3, [r7, #4]
 800c844:	1e5a      	subs	r2, r3, #1
 800c846:	80ba      	strh	r2, [r7, #4]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d1f2      	bne.n	800c832 <SIGMA_WRITE_DELAY+0x1c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800c84c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c850:	f004 fd80 	bl	8011354 <SysWaitUs>
}
 800c854:	bf00      	nop
 800c856:	3708      	adds	r7, #8
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}

0800c85c <Dsp_EQ_Init>:
{
	  20,   25,   32,   40,   50,   63,   80,  100,  125,  160,  200,  250,  315,  400,  500, 630,
	 800, 1000, 1250, 1600, 2000, 2500, 3150, 4000, 5000, 6300, 8000,10000,12500,16000,20000
};
void Dsp_EQ_Init(void)
{
 800c85c:	b490      	push	{r4, r7}
 800c85e:	b082      	sub	sp, #8
 800c860:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c862:	2300      	movs	r3, #0
 800c864:	80fb      	strh	r3, [r7, #6]
 800c866:	e091      	b.n	800c98c <Dsp_EQ_Init+0x130>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800c868:	2300      	movs	r3, #0
 800c86a:	80bb      	strh	r3, [r7, #4]
 800c86c:	e087      	b.n	800c97e <Dsp_EQ_Init+0x122>
		{
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.byte = 0x00;
 800c86e:	88f9      	ldrh	r1, [r7, #6]
 800c870:	88bb      	ldrh	r3, [r7, #4]
 800c872:	484b      	ldr	r0, [pc, #300]	; (800c9a0 <Dsp_EQ_Init+0x144>)
 800c874:	461a      	mov	r2, r3
 800c876:	0052      	lsls	r2, r2, #1
 800c878:	441a      	add	r2, r3
 800c87a:	0093      	lsls	r3, r2, #2
 800c87c:	461a      	mov	r2, r3
 800c87e:	460b      	mov	r3, r1
 800c880:	005b      	lsls	r3, r3, #1
 800c882:	440b      	add	r3, r1
 800c884:	01db      	lsls	r3, r3, #7
 800c886:	4413      	add	r3, r2
 800c888:	4403      	add	r3, r0
 800c88a:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800c88e:	2200      	movs	r2, #0
 800c890:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.bit.EN_DIS = 1;
 800c892:	88f9      	ldrh	r1, [r7, #6]
 800c894:	88bb      	ldrh	r3, [r7, #4]
 800c896:	4842      	ldr	r0, [pc, #264]	; (800c9a0 <Dsp_EQ_Init+0x144>)
 800c898:	461a      	mov	r2, r3
 800c89a:	0052      	lsls	r2, r2, #1
 800c89c:	441a      	add	r2, r3
 800c89e:	0093      	lsls	r3, r2, #2
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	460b      	mov	r3, r1
 800c8a4:	005b      	lsls	r3, r3, #1
 800c8a6:	440b      	add	r3, r1
 800c8a8:	01db      	lsls	r3, r3, #7
 800c8aa:	4413      	add	r3, r2
 800c8ac:	4403      	add	r3, r0
 800c8ae:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800c8b2:	7813      	ldrb	r3, [r2, #0]
 800c8b4:	f043 0301 	orr.w	r3, r3, #1
 800c8b8:	7013      	strb	r3, [r2, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].MODE0 = PEAKING_EQ;
 800c8ba:	88f9      	ldrh	r1, [r7, #6]
 800c8bc:	88bb      	ldrh	r3, [r7, #4]
 800c8be:	4838      	ldr	r0, [pc, #224]	; (800c9a0 <Dsp_EQ_Init+0x144>)
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	0052      	lsls	r2, r2, #1
 800c8c4:	441a      	add	r2, r3
 800c8c6:	0093      	lsls	r3, r2, #2
 800c8c8:	461a      	mov	r2, r3
 800c8ca:	460b      	mov	r3, r1
 800c8cc:	005b      	lsls	r3, r3, #1
 800c8ce:	440b      	add	r3, r1
 800c8d0:	01db      	lsls	r3, r3, #7
 800c8d2:	4413      	add	r3, r2
 800c8d4:	4403      	add	r3, r0
 800c8d6:	f203 1371 	addw	r3, r3, #369	; 0x171
 800c8da:	2200      	movs	r2, #0
 800c8dc:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Boost = DSP_BOOST_DEFAULT;
 800c8de:	88f9      	ldrh	r1, [r7, #6]
 800c8e0:	88bb      	ldrh	r3, [r7, #4]
 800c8e2:	482f      	ldr	r0, [pc, #188]	; (800c9a0 <Dsp_EQ_Init+0x144>)
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	0052      	lsls	r2, r2, #1
 800c8e8:	441a      	add	r2, r3
 800c8ea:	0093      	lsls	r3, r2, #2
 800c8ec:	461a      	mov	r2, r3
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	005b      	lsls	r3, r3, #1
 800c8f2:	440b      	add	r3, r1
 800c8f4:	01db      	lsls	r3, r3, #7
 800c8f6:	4413      	add	r3, r2
 800c8f8:	4403      	add	r3, r0
 800c8fa:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800c8fe:	f44f 6216 	mov.w	r2, #2400	; 0x960
 800c902:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Freq  = Default_Freq[index0];
 800c904:	88ba      	ldrh	r2, [r7, #4]
 800c906:	88f9      	ldrh	r1, [r7, #6]
 800c908:	88bb      	ldrh	r3, [r7, #4]
 800c90a:	4826      	ldr	r0, [pc, #152]	; (800c9a4 <Dsp_EQ_Init+0x148>)
 800c90c:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800c910:	4c23      	ldr	r4, [pc, #140]	; (800c9a0 <Dsp_EQ_Init+0x144>)
 800c912:	461a      	mov	r2, r3
 800c914:	0052      	lsls	r2, r2, #1
 800c916:	441a      	add	r2, r3
 800c918:	0093      	lsls	r3, r2, #2
 800c91a:	461a      	mov	r2, r3
 800c91c:	460b      	mov	r3, r1
 800c91e:	005b      	lsls	r3, r3, #1
 800c920:	440b      	add	r3, r1
 800c922:	01db      	lsls	r3, r3, #7
 800c924:	4413      	add	r3, r2
 800c926:	4423      	add	r3, r4
 800c928:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c92c:	6018      	str	r0, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Gain  = DSP_GAIN_DEFAULT;
 800c92e:	88f9      	ldrh	r1, [r7, #6]
 800c930:	88bb      	ldrh	r3, [r7, #4]
 800c932:	481b      	ldr	r0, [pc, #108]	; (800c9a0 <Dsp_EQ_Init+0x144>)
 800c934:	461a      	mov	r2, r3
 800c936:	0052      	lsls	r2, r2, #1
 800c938:	441a      	add	r2, r3
 800c93a:	0093      	lsls	r3, r2, #2
 800c93c:	461a      	mov	r2, r3
 800c93e:	460b      	mov	r3, r1
 800c940:	005b      	lsls	r3, r3, #1
 800c942:	440b      	add	r3, r1
 800c944:	01db      	lsls	r3, r3, #7
 800c946:	4413      	add	r3, r2
 800c948:	4403      	add	r3, r0
 800c94a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800c94e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800c952:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Q_Factor  = DSP_Q_FACTOR_DEFAULT;
 800c954:	88f9      	ldrh	r1, [r7, #6]
 800c956:	88bb      	ldrh	r3, [r7, #4]
 800c958:	4811      	ldr	r0, [pc, #68]	; (800c9a0 <Dsp_EQ_Init+0x144>)
 800c95a:	461a      	mov	r2, r3
 800c95c:	0052      	lsls	r2, r2, #1
 800c95e:	441a      	add	r2, r3
 800c960:	0093      	lsls	r3, r2, #2
 800c962:	461a      	mov	r2, r3
 800c964:	460b      	mov	r3, r1
 800c966:	005b      	lsls	r3, r3, #1
 800c968:	440b      	add	r3, r1
 800c96a:	01db      	lsls	r3, r3, #7
 800c96c:	4413      	add	r3, r2
 800c96e:	4403      	add	r3, r0
 800c970:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800c974:	228d      	movs	r2, #141	; 0x8d
 800c976:	801a      	strh	r2, [r3, #0]
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800c978:	88bb      	ldrh	r3, [r7, #4]
 800c97a:	3301      	adds	r3, #1
 800c97c:	80bb      	strh	r3, [r7, #4]
 800c97e:	88bb      	ldrh	r3, [r7, #4]
 800c980:	2b1f      	cmp	r3, #31
 800c982:	f67f af74 	bls.w	800c86e <Dsp_EQ_Init+0x12>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800c986:	88fb      	ldrh	r3, [r7, #6]
 800c988:	3301      	adds	r3, #1
 800c98a:	80fb      	strh	r3, [r7, #6]
 800c98c:	88fb      	ldrh	r3, [r7, #6]
 800c98e:	2b07      	cmp	r3, #7
 800c990:	f67f af6a 	bls.w	800c868 <Dsp_EQ_Init+0xc>
		}
	}
}
 800c994:	bf00      	nop
 800c996:	3708      	adds	r7, #8
 800c998:	46bd      	mov	sp, r7
 800c99a:	bc90      	pop	{r4, r7}
 800c99c:	4770      	bx	lr
 800c99e:	bf00      	nop
 800c9a0:	20003010 	.word	0x20003010
 800c9a4:	080226ec 	.word	0x080226ec

0800c9a8 <EQ_Algorithm>:
	MOD_EQ_6_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_6_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_7_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_7_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_8_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_8_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR
};
void EQ_Algorithm(double *buff_double, SCH_U32 Boost,SCH_U32 Freq,SCH_U16 Gain,SCH_U16 Q_Factor)
{
 800c9a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9ac:	b097      	sub	sp, #92	; 0x5c
 800c9ae:	af00      	add	r7, sp, #0
 800c9b0:	60f8      	str	r0, [r7, #12]
 800c9b2:	60b9      	str	r1, [r7, #8]
 800c9b4:	607a      	str	r2, [r7, #4]
 800c9b6:	807b      	strh	r3, [r7, #2]
	double gain,Q,boost,f0;
	double A,w0,alpha,gainLinear;
	double a0;
	gain = ((double)Gain-1500)/100;
 800c9b8:	887b      	ldrh	r3, [r7, #2]
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f7f3 fd7a 	bl	80004b4 <__aeabi_ui2d>
 800c9c0:	a3a9      	add	r3, pc, #676	; (adr r3, 800cc68 <EQ_Algorithm+0x2c0>)
 800c9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c6:	f7f3 fc37 	bl	8000238 <__aeabi_dsub>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	460c      	mov	r4, r1
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	4621      	mov	r1, r4
 800c9d2:	f04f 0200 	mov.w	r2, #0
 800c9d6:	4ba6      	ldr	r3, [pc, #664]	; (800cc70 <EQ_Algorithm+0x2c8>)
 800c9d8:	f7f3 ff10 	bl	80007fc <__aeabi_ddiv>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	460c      	mov	r4, r1
 800c9e0:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	Q = (double)Q_Factor/100;
 800c9e4:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	f7f3 fd63 	bl	80004b4 <__aeabi_ui2d>
 800c9ee:	f04f 0200 	mov.w	r2, #0
 800c9f2:	4b9f      	ldr	r3, [pc, #636]	; (800cc70 <EQ_Algorithm+0x2c8>)
 800c9f4:	f7f3 ff02 	bl	80007fc <__aeabi_ddiv>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	460c      	mov	r4, r1
 800c9fc:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	boost = ((double)Boost-2400)/100;
 800ca00:	68b8      	ldr	r0, [r7, #8]
 800ca02:	f7f3 fd57 	bl	80004b4 <__aeabi_ui2d>
 800ca06:	f04f 0200 	mov.w	r2, #0
 800ca0a:	4b9a      	ldr	r3, [pc, #616]	; (800cc74 <EQ_Algorithm+0x2cc>)
 800ca0c:	f7f3 fc14 	bl	8000238 <__aeabi_dsub>
 800ca10:	4603      	mov	r3, r0
 800ca12:	460c      	mov	r4, r1
 800ca14:	4618      	mov	r0, r3
 800ca16:	4621      	mov	r1, r4
 800ca18:	f04f 0200 	mov.w	r2, #0
 800ca1c:	4b94      	ldr	r3, [pc, #592]	; (800cc70 <EQ_Algorithm+0x2c8>)
 800ca1e:	f7f3 feed 	bl	80007fc <__aeabi_ddiv>
 800ca22:	4603      	mov	r3, r0
 800ca24:	460c      	mov	r4, r1
 800ca26:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	f0 = Freq;
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f7f3 fd42 	bl	80004b4 <__aeabi_ui2d>
 800ca30:	4603      	mov	r3, r0
 800ca32:	460c      	mov	r4, r1
 800ca34:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	A = pow(10,(boost/40));	
 800ca38:	f04f 0200 	mov.w	r2, #0
 800ca3c:	4b8e      	ldr	r3, [pc, #568]	; (800cc78 <EQ_Algorithm+0x2d0>)
 800ca3e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800ca42:	f7f3 fedb 	bl	80007fc <__aeabi_ddiv>
 800ca46:	4603      	mov	r3, r0
 800ca48:	460c      	mov	r4, r1
 800ca4a:	461a      	mov	r2, r3
 800ca4c:	4623      	mov	r3, r4
 800ca4e:	f04f 0000 	mov.w	r0, #0
 800ca52:	498a      	ldr	r1, [pc, #552]	; (800cc7c <EQ_Algorithm+0x2d4>)
 800ca54:	f006 fa56 	bl	8012f04 <pow>
 800ca58:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	w0 = 2 * pi * f0 /Fs;
 800ca5c:	4b88      	ldr	r3, [pc, #544]	; (800cc80 <EQ_Algorithm+0x2d8>)
 800ca5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ca62:	4602      	mov	r2, r0
 800ca64:	460b      	mov	r3, r1
 800ca66:	f7f3 fbe9 	bl	800023c <__adddf3>
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	460c      	mov	r4, r1
 800ca6e:	4618      	mov	r0, r3
 800ca70:	4621      	mov	r1, r4
 800ca72:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ca76:	f7f3 fd97 	bl	80005a8 <__aeabi_dmul>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	460c      	mov	r4, r1
 800ca7e:	4618      	mov	r0, r3
 800ca80:	4621      	mov	r1, r4
 800ca82:	4b80      	ldr	r3, [pc, #512]	; (800cc84 <EQ_Algorithm+0x2dc>)
 800ca84:	cb18      	ldmia	r3, {r3, r4}
 800ca86:	461a      	mov	r2, r3
 800ca88:	4623      	mov	r3, r4
 800ca8a:	f7f3 feb7 	bl	80007fc <__aeabi_ddiv>
 800ca8e:	4603      	mov	r3, r0
 800ca90:	460c      	mov	r4, r1
 800ca92:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	alpha = sin(w0) / (2*Q);
 800ca96:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ca9a:	f006 f9f9 	bl	8012e90 <sin>
 800ca9e:	4680      	mov	r8, r0
 800caa0:	4689      	mov	r9, r1
 800caa2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800caa6:	4602      	mov	r2, r0
 800caa8:	460b      	mov	r3, r1
 800caaa:	f7f3 fbc7 	bl	800023c <__adddf3>
 800caae:	4603      	mov	r3, r0
 800cab0:	460c      	mov	r4, r1
 800cab2:	461a      	mov	r2, r3
 800cab4:	4623      	mov	r3, r4
 800cab6:	4640      	mov	r0, r8
 800cab8:	4649      	mov	r1, r9
 800caba:	f7f3 fe9f 	bl	80007fc <__aeabi_ddiv>
 800cabe:	4603      	mov	r3, r0
 800cac0:	460c      	mov	r4, r1
 800cac2:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(gain/20));
 800cac6:	f04f 0200 	mov.w	r2, #0
 800caca:	4b6f      	ldr	r3, [pc, #444]	; (800cc88 <EQ_Algorithm+0x2e0>)
 800cacc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800cad0:	f7f3 fe94 	bl	80007fc <__aeabi_ddiv>
 800cad4:	4603      	mov	r3, r0
 800cad6:	460c      	mov	r4, r1
 800cad8:	461a      	mov	r2, r3
 800cada:	4623      	mov	r3, r4
 800cadc:	f04f 0000 	mov.w	r0, #0
 800cae0:	4966      	ldr	r1, [pc, #408]	; (800cc7c <EQ_Algorithm+0x2d4>)
 800cae2:	f006 fa0f 	bl	8012f04 <pow>
 800cae6:	e9c7 0106 	strd	r0, r1, [r7, #24]
	a0 = 1 + alpha / A;
 800caea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800caee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800caf2:	f7f3 fe83 	bl	80007fc <__aeabi_ddiv>
 800caf6:	4603      	mov	r3, r0
 800caf8:	460c      	mov	r4, r1
 800cafa:	4618      	mov	r0, r3
 800cafc:	4621      	mov	r1, r4
 800cafe:	f04f 0200 	mov.w	r2, #0
 800cb02:	4b62      	ldr	r3, [pc, #392]	; (800cc8c <EQ_Algorithm+0x2e4>)
 800cb04:	f7f3 fb9a 	bl	800023c <__adddf3>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	460c      	mov	r4, r1
 800cb0c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	*buff_double++ = ((1 - alpha * A) * gainLinear) / a0;     ///b2
 800cb10:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800cb14:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800cb18:	f7f3 fd46 	bl	80005a8 <__aeabi_dmul>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	460c      	mov	r4, r1
 800cb20:	461a      	mov	r2, r3
 800cb22:	4623      	mov	r3, r4
 800cb24:	f04f 0000 	mov.w	r0, #0
 800cb28:	4958      	ldr	r1, [pc, #352]	; (800cc8c <EQ_Algorithm+0x2e4>)
 800cb2a:	f7f3 fb85 	bl	8000238 <__aeabi_dsub>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	460c      	mov	r4, r1
 800cb32:	4618      	mov	r0, r3
 800cb34:	4621      	mov	r1, r4
 800cb36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cb3a:	f7f3 fd35 	bl	80005a8 <__aeabi_dmul>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	460c      	mov	r4, r1
 800cb42:	4618      	mov	r0, r3
 800cb44:	4621      	mov	r1, r4
 800cb46:	68fc      	ldr	r4, [r7, #12]
 800cb48:	f104 0308 	add.w	r3, r4, #8
 800cb4c:	60fb      	str	r3, [r7, #12]
 800cb4e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800cb52:	f7f3 fe53 	bl	80007fc <__aeabi_ddiv>
 800cb56:	4602      	mov	r2, r0
 800cb58:	460b      	mov	r3, r1
 800cb5a:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (-(2 * cos(w0)) * gainLinear) / a0;    ///b1
 800cb5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800cb62:	f006 f95f 	bl	8012e24 <cos>
 800cb66:	4602      	mov	r2, r0
 800cb68:	460b      	mov	r3, r1
 800cb6a:	f7f3 fb67 	bl	800023c <__adddf3>
 800cb6e:	4603      	mov	r3, r0
 800cb70:	460c      	mov	r4, r1
 800cb72:	461d      	mov	r5, r3
 800cb74:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800cb78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cb7c:	4628      	mov	r0, r5
 800cb7e:	4631      	mov	r1, r6
 800cb80:	f7f3 fd12 	bl	80005a8 <__aeabi_dmul>
 800cb84:	4603      	mov	r3, r0
 800cb86:	460c      	mov	r4, r1
 800cb88:	4618      	mov	r0, r3
 800cb8a:	4621      	mov	r1, r4
 800cb8c:	68fc      	ldr	r4, [r7, #12]
 800cb8e:	f104 0308 	add.w	r3, r4, #8
 800cb92:	60fb      	str	r3, [r7, #12]
 800cb94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800cb98:	f7f3 fe30 	bl	80007fc <__aeabi_ddiv>
 800cb9c:	4602      	mov	r2, r0
 800cb9e:	460b      	mov	r3, r1
 800cba0:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = ((1 + alpha *A) * gainLinear) / a0;     ///b0
 800cba4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800cba8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800cbac:	f7f3 fcfc 	bl	80005a8 <__aeabi_dmul>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	460c      	mov	r4, r1
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	4621      	mov	r1, r4
 800cbb8:	f04f 0200 	mov.w	r2, #0
 800cbbc:	4b33      	ldr	r3, [pc, #204]	; (800cc8c <EQ_Algorithm+0x2e4>)
 800cbbe:	f7f3 fb3d 	bl	800023c <__adddf3>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	460c      	mov	r4, r1
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	4621      	mov	r1, r4
 800cbca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cbce:	f7f3 fceb 	bl	80005a8 <__aeabi_dmul>
 800cbd2:	4603      	mov	r3, r0
 800cbd4:	460c      	mov	r4, r1
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	4621      	mov	r1, r4
 800cbda:	68fc      	ldr	r4, [r7, #12]
 800cbdc:	f104 0308 	add.w	r3, r4, #8
 800cbe0:	60fb      	str	r3, [r7, #12]
 800cbe2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800cbe6:	f7f3 fe09 	bl	80007fc <__aeabi_ddiv>
 800cbea:	4602      	mov	r2, r0
 800cbec:	460b      	mov	r3, r1
 800cbee:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (alpha /A - 1) / a0;                    ///a2
 800cbf2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800cbf6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800cbfa:	f7f3 fdff 	bl	80007fc <__aeabi_ddiv>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	460c      	mov	r4, r1
 800cc02:	4618      	mov	r0, r3
 800cc04:	4621      	mov	r1, r4
 800cc06:	f04f 0200 	mov.w	r2, #0
 800cc0a:	4b20      	ldr	r3, [pc, #128]	; (800cc8c <EQ_Algorithm+0x2e4>)
 800cc0c:	f7f3 fb14 	bl	8000238 <__aeabi_dsub>
 800cc10:	4603      	mov	r3, r0
 800cc12:	460c      	mov	r4, r1
 800cc14:	4618      	mov	r0, r3
 800cc16:	4621      	mov	r1, r4
 800cc18:	68fc      	ldr	r4, [r7, #12]
 800cc1a:	f104 0308 	add.w	r3, r4, #8
 800cc1e:	60fb      	str	r3, [r7, #12]
 800cc20:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800cc24:	f7f3 fdea 	bl	80007fc <__aeabi_ddiv>
 800cc28:	4602      	mov	r2, r0
 800cc2a:	460b      	mov	r3, r1
 800cc2c:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double   = (2 * cos(w0)) / a0;                     ////a1
 800cc30:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800cc34:	f006 f8f6 	bl	8012e24 <cos>
 800cc38:	4602      	mov	r2, r0
 800cc3a:	460b      	mov	r3, r1
 800cc3c:	f7f3 fafe 	bl	800023c <__adddf3>
 800cc40:	4603      	mov	r3, r0
 800cc42:	460c      	mov	r4, r1
 800cc44:	4618      	mov	r0, r3
 800cc46:	4621      	mov	r1, r4
 800cc48:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800cc4c:	f7f3 fdd6 	bl	80007fc <__aeabi_ddiv>
 800cc50:	4603      	mov	r3, r0
 800cc52:	460c      	mov	r4, r1
 800cc54:	68fa      	ldr	r2, [r7, #12]
 800cc56:	e9c2 3400 	strd	r3, r4, [r2]
}
 800cc5a:	bf00      	nop
 800cc5c:	375c      	adds	r7, #92	; 0x5c
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc64:	f3af 8000 	nop.w
 800cc68:	00000000 	.word	0x00000000
 800cc6c:	40977000 	.word	0x40977000
 800cc70:	40590000 	.word	0x40590000
 800cc74:	40a2c000 	.word	0x40a2c000
 800cc78:	40440000 	.word	0x40440000
 800cc7c:	40240000 	.word	0x40240000
 800cc80:	08022668 	.word	0x08022668
 800cc84:	08022660 	.word	0x08022660
 800cc88:	40340000 	.word	0x40340000
 800cc8c:	3ff00000 	.word	0x3ff00000

0800cc90 <Dsp_EQ_Set>:
SCH_BOOL Dsp_EQ_Set(SCH_U8 Channel,EQ_NUM_T EQ_NUM,EQ_T *P_EQ)
{
 800cc90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc94:	b097      	sub	sp, #92	; 0x5c
 800cc96:	af02      	add	r7, sp, #8
 800cc98:	4603      	mov	r3, r0
 800cc9a:	603a      	str	r2, [r7, #0]
 800cc9c:	71fb      	strb	r3, [r7, #7]
 800cc9e:	460b      	mov	r3, r1
 800cca0:	71bb      	strb	r3, [r7, #6]
	SCH_U16 Addr;
	double buff_double[5];
	SCH_U8 buff[20];
	if(Channel >= DSP_CHANNEL_CNT || EQ_NUM >= EQ_NUM_31)
 800cca2:	79fb      	ldrb	r3, [r7, #7]
 800cca4:	2b07      	cmp	r3, #7
 800cca6:	d802      	bhi.n	800ccae <Dsp_EQ_Set+0x1e>
 800cca8:	79bb      	ldrb	r3, [r7, #6]
 800ccaa:	2b1e      	cmp	r3, #30
 800ccac:	d901      	bls.n	800ccb2 <Dsp_EQ_Set+0x22>
		return FALSE;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	e0e6      	b.n	800ce80 <Dsp_EQ_Set+0x1f0>
	P_EQ->Boost    = LimitMaxMin(DSP_BOOST_MIN,   P_EQ->Boost,   DSP_BOOST_MAX);
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	885b      	ldrh	r3, [r3, #2]
 800ccb6:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 800ccba:	4619      	mov	r1, r3
 800ccbc:	2000      	movs	r0, #0
 800ccbe:	f004 fb89 	bl	80113d4 <LimitMaxMin>
 800ccc2:	4603      	mov	r3, r0
 800ccc4:	b29a      	uxth	r2, r3
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	805a      	strh	r2, [r3, #2]
	P_EQ->Freq     = LimitMaxMin(DSP_FREQ_MIN,    P_EQ->Freq,    DSP_FREQ_MAX);
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	4a6f      	ldr	r2, [pc, #444]	; (800ce8c <Dsp_EQ_Set+0x1fc>)
 800ccd0:	4619      	mov	r1, r3
 800ccd2:	2000      	movs	r0, #0
 800ccd4:	f004 fb7e 	bl	80113d4 <LimitMaxMin>
 800ccd8:	4602      	mov	r2, r0
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	605a      	str	r2, [r3, #4]
	P_EQ->Gain     = LimitMaxMin(DSP_GAIN_MIN,    P_EQ->Gain,    DSP_GAIN_MAX);
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	891b      	ldrh	r3, [r3, #8]
 800cce2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800cce6:	4619      	mov	r1, r3
 800cce8:	2000      	movs	r0, #0
 800ccea:	f004 fb73 	bl	80113d4 <LimitMaxMin>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	b29a      	uxth	r2, r3
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	811a      	strh	r2, [r3, #8]
	P_EQ->Q_Factor = LimitMaxMin(DSP_Q_FACTOR_MIN,P_EQ->Q_Factor,DSP_Q_FACTOR_MAX);
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	895b      	ldrh	r3, [r3, #10]
 800ccfa:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ccfe:	4619      	mov	r1, r3
 800cd00:	2000      	movs	r0, #0
 800cd02:	f004 fb67 	bl	80113d4 <LimitMaxMin>
 800cd06:	4603      	mov	r3, r0
 800cd08:	b29a      	uxth	r2, r3
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	815a      	strh	r2, [r3, #10]
	Addr = EQ_Set_addr[Channel*2+EQ_NUM/16]+EQ_NUM%16*5;
 800cd0e:	79fb      	ldrb	r3, [r7, #7]
 800cd10:	005b      	lsls	r3, r3, #1
 800cd12:	79ba      	ldrb	r2, [r7, #6]
 800cd14:	0912      	lsrs	r2, r2, #4
 800cd16:	b2d2      	uxtb	r2, r2
 800cd18:	4413      	add	r3, r2
 800cd1a:	4a5d      	ldr	r2, [pc, #372]	; (800ce90 <Dsp_EQ_Set+0x200>)
 800cd1c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cd20:	79bb      	ldrb	r3, [r7, #6]
 800cd22:	b29b      	uxth	r3, r3
 800cd24:	f003 030f 	and.w	r3, r3, #15
 800cd28:	b29b      	uxth	r3, r3
 800cd2a:	4619      	mov	r1, r3
 800cd2c:	0089      	lsls	r1, r1, #2
 800cd2e:	440b      	add	r3, r1
 800cd30:	b29b      	uxth	r3, r3
 800cd32:	4413      	add	r3, r2
 800cd34:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	if(P_EQ->Other.bit.EN_DIS)//enable
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	f003 0301 	and.w	r3, r3, #1
 800cd40:	b2db      	uxtb	r3, r3
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d016      	beq.n	800cd74 <Dsp_EQ_Set+0xe4>
	{
		if(P_EQ->MODE0==PEAKING_EQ)
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	785b      	ldrb	r3, [r3, #1]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d110      	bne.n	800cd70 <Dsp_EQ_Set+0xe0>
		{
			EQ_Algorithm(buff_double,P_EQ->Boost,P_EQ->Freq,P_EQ->Gain,P_EQ->Q_Factor);
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	885b      	ldrh	r3, [r3, #2]
 800cd52:	461e      	mov	r6, r3
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	685a      	ldr	r2, [r3, #4]
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	8919      	ldrh	r1, [r3, #8]
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	895b      	ldrh	r3, [r3, #10]
 800cd60:	f107 0020 	add.w	r0, r7, #32
 800cd64:	9300      	str	r3, [sp, #0]
 800cd66:	460b      	mov	r3, r1
 800cd68:	4631      	mov	r1, r6
 800cd6a:	f7ff fe1d 	bl	800c9a8 <EQ_Algorithm>
 800cd6e:	e022      	b.n	800cdb6 <Dsp_EQ_Set+0x126>
		}
		else
			return FALSE;
 800cd70:	2300      	movs	r3, #0
 800cd72:	e085      	b.n	800ce80 <Dsp_EQ_Set+0x1f0>
	}
	else///disable
	{
		SysWaitUs(300);
 800cd74:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800cd78:	f004 faec 	bl	8011354 <SysWaitUs>
		buff_double[0] = 0;
 800cd7c:	f04f 0200 	mov.w	r2, #0
 800cd80:	f04f 0300 	mov.w	r3, #0
 800cd84:	e9c7 2308 	strd	r2, r3, [r7, #32]
		buff_double[1] = 0;
 800cd88:	f04f 0200 	mov.w	r2, #0
 800cd8c:	f04f 0300 	mov.w	r3, #0
 800cd90:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		buff_double[2] = 1;
 800cd94:	f04f 0200 	mov.w	r2, #0
 800cd98:	4b3e      	ldr	r3, [pc, #248]	; (800ce94 <Dsp_EQ_Set+0x204>)
 800cd9a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		buff_double[3] = 0;
 800cd9e:	f04f 0200 	mov.w	r2, #0
 800cda2:	f04f 0300 	mov.w	r3, #0
 800cda6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		buff_double[4] = 0;
 800cdaa:	f04f 0200 	mov.w	r2, #0
 800cdae:	f04f 0300 	mov.w	r3, #0
 800cdb2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	}
	if(P_EQ->Other.bit.PHASE)///
 800cdb6:	683b      	ldr	r3, [r7, #0]
 800cdb8:	781b      	ldrb	r3, [r3, #0]
 800cdba:	f003 0310 	and.w	r3, r3, #16
 800cdbe:	b2db      	uxtb	r3, r3
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d014      	beq.n	800cdee <Dsp_EQ_Set+0x15e>
	{
		buff_double[0] = -buff_double[0];
 800cdc4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cdc8:	4692      	mov	sl, r2
 800cdca:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800cdce:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[1] = -buff_double[1];
 800cdd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800cdd6:	4690      	mov	r8, r2
 800cdd8:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800cddc:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[2] = -buff_double[2];
 800cde0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800cde4:	4614      	mov	r4, r2
 800cde6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800cdea:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	SIGMASTUDIOTYPE(buff_double[0],&buff[0]);
 800cdee:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800cdf2:	f107 020c 	add.w	r2, r7, #12
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	4621      	mov	r1, r4
 800cdfa:	f7ff f8bf 	bl	800bf7c <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[1],&buff[4]);
 800cdfe:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800ce02:	f107 020c 	add.w	r2, r7, #12
 800ce06:	3204      	adds	r2, #4
 800ce08:	4618      	mov	r0, r3
 800ce0a:	4621      	mov	r1, r4
 800ce0c:	f7ff f8b6 	bl	800bf7c <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[2],&buff[8]);
 800ce10:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800ce14:	f107 020c 	add.w	r2, r7, #12
 800ce18:	3208      	adds	r2, #8
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	4621      	mov	r1, r4
 800ce1e:	f7ff f8ad 	bl	800bf7c <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[3],&buff[12]);
 800ce22:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800ce26:	f107 020c 	add.w	r2, r7, #12
 800ce2a:	320c      	adds	r2, #12
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	4621      	mov	r1, r4
 800ce30:	f7ff f8a4 	bl	800bf7c <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[4],&buff[16]);
 800ce34:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800ce38:	f107 020c 	add.w	r2, r7, #12
 800ce3c:	3210      	adds	r2, #16
 800ce3e:	4618      	mov	r0, r3
 800ce40:	4621      	mov	r1, r4
 800ce42:	f7ff f89b 	bl	800bf7c <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Addr,   5, buff);
 800ce46:	f107 030c 	add.w	r3, r7, #12
 800ce4a:	f8b7 104e 	ldrh.w	r1, [r7, #78]	; 0x4e
 800ce4e:	2205      	movs	r2, #5
 800ce50:	2000      	movs	r0, #0
 800ce52:	f7ff fc5f 	bl	800c714 <SIGMA_SAFELOAD_WRITE_REGISTER>
	App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM] = *P_EQ;
 800ce56:	79f9      	ldrb	r1, [r7, #7]
 800ce58:	79bb      	ldrb	r3, [r7, #6]
 800ce5a:	480f      	ldr	r0, [pc, #60]	; (800ce98 <Dsp_EQ_Set+0x208>)
 800ce5c:	461a      	mov	r2, r3
 800ce5e:	0052      	lsls	r2, r2, #1
 800ce60:	441a      	add	r2, r3
 800ce62:	0093      	lsls	r3, r2, #2
 800ce64:	461a      	mov	r2, r3
 800ce66:	460b      	mov	r3, r1
 800ce68:	005b      	lsls	r3, r3, #1
 800ce6a:	440b      	add	r3, r1
 800ce6c:	01db      	lsls	r3, r3, #7
 800ce6e:	4413      	add	r3, r2
 800ce70:	4403      	add	r3, r0
 800ce72:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800ce76:	683a      	ldr	r2, [r7, #0]
 800ce78:	ca07      	ldmia	r2, {r0, r1, r2}
 800ce7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800ce7e:	2301      	movs	r3, #1
}
 800ce80:	4618      	mov	r0, r3
 800ce82:	3754      	adds	r7, #84	; 0x54
 800ce84:	46bd      	mov	sp, r7
 800ce86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce8a:	bf00      	nop
 800ce8c:	00017700 	.word	0x00017700
 800ce90:	0802276c 	.word	0x0802276c
 800ce94:	3ff00000 	.word	0x3ff00000
 800ce98:	20003010 	.word	0x20003010

0800ce9c <Dsp_EQ_Direct>:
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&EQ);
	}
	return TRUE;
}
SCH_BOOL Dsp_EQ_Direct(SCH_U8 Channel,SCH_U8 EnDis)
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b084      	sub	sp, #16
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	4603      	mov	r3, r0
 800cea4:	460a      	mov	r2, r1
 800cea6:	71fb      	strb	r3, [r7, #7]
 800cea8:	4613      	mov	r3, r2
 800ceaa:	71bb      	strb	r3, [r7, #6]
	SCH_U8 index;
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800ceac:	79fb      	ldrb	r3, [r7, #7]
 800ceae:	2b08      	cmp	r3, #8
 800ceb0:	d802      	bhi.n	800ceb8 <Dsp_EQ_Direct+0x1c>
 800ceb2:	79fb      	ldrb	r3, [r7, #7]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d101      	bne.n	800cebc <Dsp_EQ_Direct+0x20>
		return FALSE;
 800ceb8:	2300      	movs	r3, #0
 800ceba:	e050      	b.n	800cf5e <Dsp_EQ_Direct+0xc2>
	Channel--;
 800cebc:	79fb      	ldrb	r3, [r7, #7]
 800cebe:	3b01      	subs	r3, #1
 800cec0:	71fb      	strb	r3, [r7, #7]
	for(index=0;index<EQ_NUM_CNT;index++)
 800cec2:	2300      	movs	r3, #0
 800cec4:	73fb      	strb	r3, [r7, #15]
 800cec6:	e046      	b.n	800cf56 <Dsp_EQ_Direct+0xba>
	{
		if(EnDis == SCH_ENABLE)
 800cec8:	79bb      	ldrb	r3, [r7, #6]
 800ceca:	2b01      	cmp	r3, #1
 800cecc:	d117      	bne.n	800cefe <Dsp_EQ_Direct+0x62>
		{
			SysWaitUs(100);
 800cece:	2064      	movs	r0, #100	; 0x64
 800ced0:	f004 fa40 	bl	8011354 <SysWaitUs>
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 0;
 800ced4:	79f9      	ldrb	r1, [r7, #7]
 800ced6:	7bfb      	ldrb	r3, [r7, #15]
 800ced8:	4823      	ldr	r0, [pc, #140]	; (800cf68 <Dsp_EQ_Direct+0xcc>)
 800ceda:	461a      	mov	r2, r3
 800cedc:	0052      	lsls	r2, r2, #1
 800cede:	441a      	add	r2, r3
 800cee0:	0093      	lsls	r3, r2, #2
 800cee2:	461a      	mov	r2, r3
 800cee4:	460b      	mov	r3, r1
 800cee6:	005b      	lsls	r3, r3, #1
 800cee8:	440b      	add	r3, r1
 800ceea:	01db      	lsls	r3, r3, #7
 800ceec:	4413      	add	r3, r2
 800ceee:	4403      	add	r3, r0
 800cef0:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800cef4:	7813      	ldrb	r3, [r2, #0]
 800cef6:	f36f 0300 	bfc	r3, #0, #1
 800cefa:	7013      	strb	r3, [r2, #0]
 800cefc:	e013      	b.n	800cf26 <Dsp_EQ_Direct+0x8a>
		}
		else
		{
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 1;
 800cefe:	79f9      	ldrb	r1, [r7, #7]
 800cf00:	7bfb      	ldrb	r3, [r7, #15]
 800cf02:	4819      	ldr	r0, [pc, #100]	; (800cf68 <Dsp_EQ_Direct+0xcc>)
 800cf04:	461a      	mov	r2, r3
 800cf06:	0052      	lsls	r2, r2, #1
 800cf08:	441a      	add	r2, r3
 800cf0a:	0093      	lsls	r3, r2, #2
 800cf0c:	461a      	mov	r2, r3
 800cf0e:	460b      	mov	r3, r1
 800cf10:	005b      	lsls	r3, r3, #1
 800cf12:	440b      	add	r3, r1
 800cf14:	01db      	lsls	r3, r3, #7
 800cf16:	4413      	add	r3, r2
 800cf18:	4403      	add	r3, r0
 800cf1a:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800cf1e:	7813      	ldrb	r3, [r2, #0]
 800cf20:	f043 0301 	orr.w	r3, r3, #1
 800cf24:	7013      	strb	r3, [r2, #0]
		}
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&App_Dsp.Dsp_Data.EQ_Data[Channel][index]);
 800cf26:	79f9      	ldrb	r1, [r7, #7]
 800cf28:	7bfb      	ldrb	r3, [r7, #15]
 800cf2a:	461a      	mov	r2, r3
 800cf2c:	0052      	lsls	r2, r2, #1
 800cf2e:	441a      	add	r2, r3
 800cf30:	0093      	lsls	r3, r2, #2
 800cf32:	461a      	mov	r2, r3
 800cf34:	460b      	mov	r3, r1
 800cf36:	005b      	lsls	r3, r3, #1
 800cf38:	440b      	add	r3, r1
 800cf3a:	01db      	lsls	r3, r3, #7
 800cf3c:	4413      	add	r3, r2
 800cf3e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800cf42:	4a09      	ldr	r2, [pc, #36]	; (800cf68 <Dsp_EQ_Direct+0xcc>)
 800cf44:	441a      	add	r2, r3
 800cf46:	7bf9      	ldrb	r1, [r7, #15]
 800cf48:	79fb      	ldrb	r3, [r7, #7]
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	f7ff fea0 	bl	800cc90 <Dsp_EQ_Set>
	for(index=0;index<EQ_NUM_CNT;index++)
 800cf50:	7bfb      	ldrb	r3, [r7, #15]
 800cf52:	3301      	adds	r3, #1
 800cf54:	73fb      	strb	r3, [r7, #15]
 800cf56:	7bfb      	ldrb	r3, [r7, #15]
 800cf58:	2b1f      	cmp	r3, #31
 800cf5a:	d9b5      	bls.n	800cec8 <Dsp_EQ_Direct+0x2c>
	}
	return TRUE;
 800cf5c:	2301      	movs	r3, #1
}
 800cf5e:	4618      	mov	r0, r3
 800cf60:	3710      	adds	r7, #16
 800cf62:	46bd      	mov	sp, r7
 800cf64:	bd80      	pop	{r7, pc}
 800cf66:	bf00      	nop
 800cf68:	20003010 	.word	0x20003010

0800cf6c <Dsp_EQ_Left_Req>:
///================================================================================================EQ END========

///=================================================================================================
void Dsp_EQ_Left_Req(void)
{
 800cf6c:	b580      	push	{r7, lr}
 800cf6e:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Left&0x8000)==0)
 800cf70:	4b5e      	ldr	r3, [pc, #376]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800cf72:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800cf76:	b21b      	sxth	r3, r3
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	f280 80b2 	bge.w	800d0e2 <Dsp_EQ_Left_Req+0x176>
		return;
	Timer++;
 800cf7e:	4b5c      	ldr	r3, [pc, #368]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800cf80:	781b      	ldrb	r3, [r3, #0]
 800cf82:	3301      	adds	r3, #1
 800cf84:	b2da      	uxtb	r2, r3
 800cf86:	4b5a      	ldr	r3, [pc, #360]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800cf88:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800cf8a:	4b5a      	ldr	r3, [pc, #360]	; (800d0f4 <Dsp_EQ_Left_Req+0x188>)
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d103      	bne.n	800cf9a <Dsp_EQ_Left_Req+0x2e>
 800cf92:	4b59      	ldr	r3, [pc, #356]	; (800d0f8 <Dsp_EQ_Left_Req+0x18c>)
 800cf94:	781b      	ldrb	r3, [r3, #0]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d040      	beq.n	800d01c <Dsp_EQ_Left_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800cf9a:	4b55      	ldr	r3, [pc, #340]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	2b03      	cmp	r3, #3
 800cfa0:	d903      	bls.n	800cfaa <Dsp_EQ_Left_Req+0x3e>
 800cfa2:	4b56      	ldr	r3, [pc, #344]	; (800d0fc <Dsp_EQ_Left_Req+0x190>)
 800cfa4:	781b      	ldrb	r3, [r3, #0]
 800cfa6:	2b01      	cmp	r3, #1
 800cfa8:	d011      	beq.n	800cfce <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800cfaa:	4b51      	ldr	r3, [pc, #324]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800cfac:	781b      	ldrb	r3, [r3, #0]
 800cfae:	2b03      	cmp	r3, #3
 800cfb0:	d903      	bls.n	800cfba <Dsp_EQ_Left_Req+0x4e>
 800cfb2:	4b52      	ldr	r3, [pc, #328]	; (800d0fc <Dsp_EQ_Left_Req+0x190>)
 800cfb4:	781b      	ldrb	r3, [r3, #0]
 800cfb6:	2b02      	cmp	r3, #2
 800cfb8:	d009      	beq.n	800cfce <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800cfba:	4b4d      	ldr	r3, [pc, #308]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800cfbc:	781b      	ldrb	r3, [r3, #0]
 800cfbe:	2b07      	cmp	r3, #7
 800cfc0:	f240 8091 	bls.w	800d0e6 <Dsp_EQ_Left_Req+0x17a>
 800cfc4:	4b4d      	ldr	r3, [pc, #308]	; (800d0fc <Dsp_EQ_Left_Req+0x190>)
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	f040 808c 	bne.w	800d0e6 <Dsp_EQ_Left_Req+0x17a>
		{
			Timer = 0;
 800cfce:	4b48      	ldr	r3, [pc, #288]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x04)))
 800cfd4:	4b45      	ldr	r3, [pc, #276]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800cfd6:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800cfda:	021b      	lsls	r3, r3, #8
 800cfdc:	b29b      	uxth	r3, r3
 800cfde:	3304      	adds	r3, #4
 800cfe0:	b29b      	uxth	r3, r3
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	210a      	movs	r1, #10
 800cfe6:	2003      	movs	r0, #3
 800cfe8:	f004 fa5c 	bl	80114a4 <PostMessage>
 800cfec:	4603      	mov	r3, r0
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d079      	beq.n	800d0e6 <Dsp_EQ_Left_Req+0x17a>
			{	
				App_Dsp.RequestEQ_Left++;
 800cff2:	4b3e      	ldr	r3, [pc, #248]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800cff4:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800cff8:	3301      	adds	r3, #1
 800cffa:	b29a      	uxth	r2, r3
 800cffc:	4b3b      	ldr	r3, [pc, #236]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800cffe:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800d002:	4b3a      	ldr	r3, [pc, #232]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800d004:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800d008:	f003 031f 	and.w	r3, r3, #31
 800d00c:	b29b      	uxth	r3, r3
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d169      	bne.n	800d0e6 <Dsp_EQ_Left_Req+0x17a>
					App_Dsp.RequestEQ_Left = 0x0000;
 800d012:	4b36      	ldr	r3, [pc, #216]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800d014:	2200      	movs	r2, #0
 800d016:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800d01a:	e064      	b.n	800d0e6 <Dsp_EQ_Left_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800d01c:	4b34      	ldr	r3, [pc, #208]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800d01e:	781b      	ldrb	r3, [r3, #0]
 800d020:	2b04      	cmp	r3, #4
 800d022:	d103      	bne.n	800d02c <Dsp_EQ_Left_Req+0xc0>
 800d024:	4b35      	ldr	r3, [pc, #212]	; (800d0fc <Dsp_EQ_Left_Req+0x190>)
 800d026:	781b      	ldrb	r3, [r3, #0]
 800d028:	2b01      	cmp	r3, #1
 800d02a:	d00f      	beq.n	800d04c <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800d02c:	4b30      	ldr	r3, [pc, #192]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800d02e:	781b      	ldrb	r3, [r3, #0]
 800d030:	2b04      	cmp	r3, #4
 800d032:	d103      	bne.n	800d03c <Dsp_EQ_Left_Req+0xd0>
 800d034:	4b31      	ldr	r3, [pc, #196]	; (800d0fc <Dsp_EQ_Left_Req+0x190>)
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	2b02      	cmp	r3, #2
 800d03a:	d007      	beq.n	800d04c <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T320MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800d03c:	4b2c      	ldr	r3, [pc, #176]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800d03e:	781b      	ldrb	r3, [r3, #0]
 800d040:	2b28      	cmp	r3, #40	; 0x28
 800d042:	d10f      	bne.n	800d064 <Dsp_EQ_Left_Req+0xf8>
 800d044:	4b2d      	ldr	r3, [pc, #180]	; (800d0fc <Dsp_EQ_Left_Req+0x190>)
 800d046:	781b      	ldrb	r3, [r3, #0]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d10b      	bne.n	800d064 <Dsp_EQ_Left_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x14)))
 800d04c:	4b27      	ldr	r3, [pc, #156]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800d04e:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800d052:	021b      	lsls	r3, r3, #8
 800d054:	b29b      	uxth	r3, r3
 800d056:	3314      	adds	r3, #20
 800d058:	b29b      	uxth	r3, r3
 800d05a:	461a      	mov	r2, r3
 800d05c:	210a      	movs	r1, #10
 800d05e:	2003      	movs	r0, #3
 800d060:	f004 fa20 	bl	80114a4 <PostMessage>
			{
		
			}
		
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800d064:	4b22      	ldr	r3, [pc, #136]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	2b07      	cmp	r3, #7
 800d06a:	d903      	bls.n	800d074 <Dsp_EQ_Left_Req+0x108>
 800d06c:	4b23      	ldr	r3, [pc, #140]	; (800d0fc <Dsp_EQ_Left_Req+0x190>)
 800d06e:	781b      	ldrb	r3, [r3, #0]
 800d070:	2b01      	cmp	r3, #1
 800d072:	d00f      	beq.n	800d094 <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800d074:	4b1e      	ldr	r3, [pc, #120]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800d076:	781b      	ldrb	r3, [r3, #0]
 800d078:	2b07      	cmp	r3, #7
 800d07a:	d903      	bls.n	800d084 <Dsp_EQ_Left_Req+0x118>
 800d07c:	4b1f      	ldr	r3, [pc, #124]	; (800d0fc <Dsp_EQ_Left_Req+0x190>)
 800d07e:	781b      	ldrb	r3, [r3, #0]
 800d080:	2b02      	cmp	r3, #2
 800d082:	d007      	beq.n	800d094 <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T480MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800d084:	4b1a      	ldr	r3, [pc, #104]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800d086:	781b      	ldrb	r3, [r3, #0]
 800d088:	2b3b      	cmp	r3, #59	; 0x3b
 800d08a:	d92d      	bls.n	800d0e8 <Dsp_EQ_Left_Req+0x17c>
 800d08c:	4b1b      	ldr	r3, [pc, #108]	; (800d0fc <Dsp_EQ_Left_Req+0x190>)
 800d08e:	781b      	ldrb	r3, [r3, #0]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d129      	bne.n	800d0e8 <Dsp_EQ_Left_Req+0x17c>
		{
			Timer = 0;
 800d094:	4b16      	ldr	r3, [pc, #88]	; (800d0f0 <Dsp_EQ_Left_Req+0x184>)
 800d096:	2200      	movs	r2, #0
 800d098:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x15)))
 800d09a:	4b14      	ldr	r3, [pc, #80]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800d09c:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800d0a0:	021b      	lsls	r3, r3, #8
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	3315      	adds	r3, #21
 800d0a6:	b29b      	uxth	r3, r3
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	210a      	movs	r1, #10
 800d0ac:	2003      	movs	r0, #3
 800d0ae:	f004 f9f9 	bl	80114a4 <PostMessage>
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d017      	beq.n	800d0e8 <Dsp_EQ_Left_Req+0x17c>
			{
				App_Dsp.RequestEQ_Left++;
 800d0b8:	4b0c      	ldr	r3, [pc, #48]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800d0ba:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800d0be:	3301      	adds	r3, #1
 800d0c0:	b29a      	uxth	r2, r3
 800d0c2:	4b0a      	ldr	r3, [pc, #40]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800d0c4:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800d0c8:	4b08      	ldr	r3, [pc, #32]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800d0ca:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800d0ce:	f003 031f 	and.w	r3, r3, #31
 800d0d2:	b29b      	uxth	r3, r3
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d107      	bne.n	800d0e8 <Dsp_EQ_Left_Req+0x17c>
					App_Dsp.RequestEQ_Left = 0x0000;
 800d0d8:	4b04      	ldr	r3, [pc, #16]	; (800d0ec <Dsp_EQ_Left_Req+0x180>)
 800d0da:	2200      	movs	r2, #0
 800d0dc:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
 800d0e0:	e002      	b.n	800d0e8 <Dsp_EQ_Left_Req+0x17c>
		return;
 800d0e2:	bf00      	nop
 800d0e4:	e000      	b.n	800d0e8 <Dsp_EQ_Left_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800d0e6:	bf00      	nop
	}
	

	

}
 800d0e8:	bd80      	pop	{r7, pc}
 800d0ea:	bf00      	nop
 800d0ec:	20003010 	.word	0x20003010
 800d0f0:	2000287a 	.word	0x2000287a
 800d0f4:	20002e53 	.word	0x20002e53
 800d0f8:	20002e51 	.word	0x20002e51
 800d0fc:	20002878 	.word	0x20002878

0800d100 <Dsp_EQ_Right_Req>:
void Dsp_EQ_Right_Req(void)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Right&0x8000)==0)
 800d104:	4b5e      	ldr	r3, [pc, #376]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d106:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800d10a:	b21b      	sxth	r3, r3
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	f280 80b2 	bge.w	800d276 <Dsp_EQ_Right_Req+0x176>
		return;
	Timer++;
 800d112:	4b5c      	ldr	r3, [pc, #368]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d114:	781b      	ldrb	r3, [r3, #0]
 800d116:	3301      	adds	r3, #1
 800d118:	b2da      	uxtb	r2, r3
 800d11a:	4b5a      	ldr	r3, [pc, #360]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d11c:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800d11e:	4b5a      	ldr	r3, [pc, #360]	; (800d288 <Dsp_EQ_Right_Req+0x188>)
 800d120:	781b      	ldrb	r3, [r3, #0]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d103      	bne.n	800d12e <Dsp_EQ_Right_Req+0x2e>
 800d126:	4b59      	ldr	r3, [pc, #356]	; (800d28c <Dsp_EQ_Right_Req+0x18c>)
 800d128:	781b      	ldrb	r3, [r3, #0]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d040      	beq.n	800d1b0 <Dsp_EQ_Right_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800d12e:	4b55      	ldr	r3, [pc, #340]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d130:	781b      	ldrb	r3, [r3, #0]
 800d132:	2b03      	cmp	r3, #3
 800d134:	d903      	bls.n	800d13e <Dsp_EQ_Right_Req+0x3e>
 800d136:	4b56      	ldr	r3, [pc, #344]	; (800d290 <Dsp_EQ_Right_Req+0x190>)
 800d138:	781b      	ldrb	r3, [r3, #0]
 800d13a:	2b01      	cmp	r3, #1
 800d13c:	d011      	beq.n	800d162 <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800d13e:	4b51      	ldr	r3, [pc, #324]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d140:	781b      	ldrb	r3, [r3, #0]
 800d142:	2b03      	cmp	r3, #3
 800d144:	d903      	bls.n	800d14e <Dsp_EQ_Right_Req+0x4e>
 800d146:	4b52      	ldr	r3, [pc, #328]	; (800d290 <Dsp_EQ_Right_Req+0x190>)
 800d148:	781b      	ldrb	r3, [r3, #0]
 800d14a:	2b02      	cmp	r3, #2
 800d14c:	d009      	beq.n	800d162 <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800d14e:	4b4d      	ldr	r3, [pc, #308]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d150:	781b      	ldrb	r3, [r3, #0]
 800d152:	2b07      	cmp	r3, #7
 800d154:	f240 8091 	bls.w	800d27a <Dsp_EQ_Right_Req+0x17a>
 800d158:	4b4d      	ldr	r3, [pc, #308]	; (800d290 <Dsp_EQ_Right_Req+0x190>)
 800d15a:	781b      	ldrb	r3, [r3, #0]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	f040 808c 	bne.w	800d27a <Dsp_EQ_Right_Req+0x17a>
		{
			Timer = 0;
 800d162:	4b48      	ldr	r3, [pc, #288]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d164:	2200      	movs	r2, #0
 800d166:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x04)))
 800d168:	4b45      	ldr	r3, [pc, #276]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d16a:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800d16e:	021b      	lsls	r3, r3, #8
 800d170:	b29b      	uxth	r3, r3
 800d172:	3304      	adds	r3, #4
 800d174:	b29b      	uxth	r3, r3
 800d176:	461a      	mov	r2, r3
 800d178:	210a      	movs	r1, #10
 800d17a:	2003      	movs	r0, #3
 800d17c:	f004 f992 	bl	80114a4 <PostMessage>
 800d180:	4603      	mov	r3, r0
 800d182:	2b00      	cmp	r3, #0
 800d184:	d079      	beq.n	800d27a <Dsp_EQ_Right_Req+0x17a>
			{
				App_Dsp.RequestEQ_Right++;
 800d186:	4b3e      	ldr	r3, [pc, #248]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d188:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800d18c:	3301      	adds	r3, #1
 800d18e:	b29a      	uxth	r2, r3
 800d190:	4b3b      	ldr	r3, [pc, #236]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d192:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800d196:	4b3a      	ldr	r3, [pc, #232]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d198:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800d19c:	f003 031f 	and.w	r3, r3, #31
 800d1a0:	b29b      	uxth	r3, r3
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d169      	bne.n	800d27a <Dsp_EQ_Right_Req+0x17a>
					App_Dsp.RequestEQ_Right = 0x0000;
 800d1a6:	4b36      	ldr	r3, [pc, #216]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800d1ae:	e064      	b.n	800d27a <Dsp_EQ_Right_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800d1b0:	4b34      	ldr	r3, [pc, #208]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d1b2:	781b      	ldrb	r3, [r3, #0]
 800d1b4:	2b04      	cmp	r3, #4
 800d1b6:	d103      	bne.n	800d1c0 <Dsp_EQ_Right_Req+0xc0>
 800d1b8:	4b35      	ldr	r3, [pc, #212]	; (800d290 <Dsp_EQ_Right_Req+0x190>)
 800d1ba:	781b      	ldrb	r3, [r3, #0]
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	d00f      	beq.n	800d1e0 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800d1c0:	4b30      	ldr	r3, [pc, #192]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d1c2:	781b      	ldrb	r3, [r3, #0]
 800d1c4:	2b04      	cmp	r3, #4
 800d1c6:	d103      	bne.n	800d1d0 <Dsp_EQ_Right_Req+0xd0>
 800d1c8:	4b31      	ldr	r3, [pc, #196]	; (800d290 <Dsp_EQ_Right_Req+0x190>)
 800d1ca:	781b      	ldrb	r3, [r3, #0]
 800d1cc:	2b02      	cmp	r3, #2
 800d1ce:	d007      	beq.n	800d1e0 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T96MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800d1d0:	4b2c      	ldr	r3, [pc, #176]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d1d2:	781b      	ldrb	r3, [r3, #0]
 800d1d4:	2b0c      	cmp	r3, #12
 800d1d6:	d10f      	bne.n	800d1f8 <Dsp_EQ_Right_Req+0xf8>
 800d1d8:	4b2d      	ldr	r3, [pc, #180]	; (800d290 <Dsp_EQ_Right_Req+0x190>)
 800d1da:	781b      	ldrb	r3, [r3, #0]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d10b      	bne.n	800d1f8 <Dsp_EQ_Right_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x14)))
 800d1e0:	4b27      	ldr	r3, [pc, #156]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d1e2:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800d1e6:	021b      	lsls	r3, r3, #8
 800d1e8:	b29b      	uxth	r3, r3
 800d1ea:	3314      	adds	r3, #20
 800d1ec:	b29b      	uxth	r3, r3
 800d1ee:	461a      	mov	r2, r3
 800d1f0:	210a      	movs	r1, #10
 800d1f2:	2003      	movs	r0, #3
 800d1f4:	f004 f956 	bl	80114a4 <PostMessage>
			{
		
			}
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800d1f8:	4b22      	ldr	r3, [pc, #136]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d1fa:	781b      	ldrb	r3, [r3, #0]
 800d1fc:	2b07      	cmp	r3, #7
 800d1fe:	d903      	bls.n	800d208 <Dsp_EQ_Right_Req+0x108>
 800d200:	4b23      	ldr	r3, [pc, #140]	; (800d290 <Dsp_EQ_Right_Req+0x190>)
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	2b01      	cmp	r3, #1
 800d206:	d00f      	beq.n	800d228 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800d208:	4b1e      	ldr	r3, [pc, #120]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d20a:	781b      	ldrb	r3, [r3, #0]
 800d20c:	2b07      	cmp	r3, #7
 800d20e:	d903      	bls.n	800d218 <Dsp_EQ_Right_Req+0x118>
 800d210:	4b1f      	ldr	r3, [pc, #124]	; (800d290 <Dsp_EQ_Right_Req+0x190>)
 800d212:	781b      	ldrb	r3, [r3, #0]
 800d214:	2b02      	cmp	r3, #2
 800d216:	d007      	beq.n	800d228 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T200MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800d218:	4b1a      	ldr	r3, [pc, #104]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d21a:	781b      	ldrb	r3, [r3, #0]
 800d21c:	2b18      	cmp	r3, #24
 800d21e:	d92d      	bls.n	800d27c <Dsp_EQ_Right_Req+0x17c>
 800d220:	4b1b      	ldr	r3, [pc, #108]	; (800d290 <Dsp_EQ_Right_Req+0x190>)
 800d222:	781b      	ldrb	r3, [r3, #0]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d129      	bne.n	800d27c <Dsp_EQ_Right_Req+0x17c>
		{
			Timer = 0;
 800d228:	4b16      	ldr	r3, [pc, #88]	; (800d284 <Dsp_EQ_Right_Req+0x184>)
 800d22a:	2200      	movs	r2, #0
 800d22c:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x15)))
 800d22e:	4b14      	ldr	r3, [pc, #80]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d230:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800d234:	021b      	lsls	r3, r3, #8
 800d236:	b29b      	uxth	r3, r3
 800d238:	3315      	adds	r3, #21
 800d23a:	b29b      	uxth	r3, r3
 800d23c:	461a      	mov	r2, r3
 800d23e:	210a      	movs	r1, #10
 800d240:	2003      	movs	r0, #3
 800d242:	f004 f92f 	bl	80114a4 <PostMessage>
 800d246:	4603      	mov	r3, r0
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d017      	beq.n	800d27c <Dsp_EQ_Right_Req+0x17c>
			{
				App_Dsp.RequestEQ_Right++;
 800d24c:	4b0c      	ldr	r3, [pc, #48]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d24e:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800d252:	3301      	adds	r3, #1
 800d254:	b29a      	uxth	r2, r3
 800d256:	4b0a      	ldr	r3, [pc, #40]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d258:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800d25c:	4b08      	ldr	r3, [pc, #32]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d25e:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800d262:	f003 031f 	and.w	r3, r3, #31
 800d266:	b29b      	uxth	r3, r3
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d107      	bne.n	800d27c <Dsp_EQ_Right_Req+0x17c>
					App_Dsp.RequestEQ_Right = 0x0000;
 800d26c:	4b04      	ldr	r3, [pc, #16]	; (800d280 <Dsp_EQ_Right_Req+0x180>)
 800d26e:	2200      	movs	r2, #0
 800d270:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
 800d274:	e002      	b.n	800d27c <Dsp_EQ_Right_Req+0x17c>
		return;
 800d276:	bf00      	nop
 800d278:	e000      	b.n	800d27c <Dsp_EQ_Right_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800d27a:	bf00      	nop
		}

	}


}
 800d27c:	bd80      	pop	{r7, pc}
 800d27e:	bf00      	nop
 800d280:	20003010 	.word	0x20003010
 800d284:	2000287b 	.word	0x2000287b
 800d288:	20002e53 	.word	0x20002e53
 800d28c:	20002e51 	.word	0x20002e51
 800d290:	20002878 	.word	0x20002878

0800d294 <Dsp_Filter_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Filter_Init(void)
{
 800d294:	b480      	push	{r7}
 800d296:	b083      	sub	sp, #12
 800d298:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d29a:	2300      	movs	r3, #0
 800d29c:	80fb      	strh	r3, [r7, #6]
 800d29e:	e081      	b.n	800d3a4 <Dsp_Filter_Init+0x110>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 800d2a0:	88fa      	ldrh	r2, [r7, #6]
 800d2a2:	4945      	ldr	r1, [pc, #276]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d2a4:	4613      	mov	r3, r2
 800d2a6:	005b      	lsls	r3, r3, #1
 800d2a8:	4413      	add	r3, r2
 800d2aa:	00db      	lsls	r3, r3, #3
 800d2ac:	440b      	add	r3, r1
 800d2ae:	33b0      	adds	r3, #176	; 0xb0
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800d2b4:	88fa      	ldrh	r2, [r7, #6]
 800d2b6:	4940      	ldr	r1, [pc, #256]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d2b8:	4613      	mov	r3, r2
 800d2ba:	005b      	lsls	r3, r3, #1
 800d2bc:	4413      	add	r3, r2
 800d2be:	00db      	lsls	r3, r3, #3
 800d2c0:	440b      	add	r3, r1
 800d2c2:	33bc      	adds	r3, #188	; 0xbc
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.bit.EN_DIS = 1;
 800d2c8:	88fa      	ldrh	r2, [r7, #6]
 800d2ca:	493b      	ldr	r1, [pc, #236]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d2cc:	4613      	mov	r3, r2
 800d2ce:	005b      	lsls	r3, r3, #1
 800d2d0:	4413      	add	r3, r2
 800d2d2:	00db      	lsls	r3, r3, #3
 800d2d4:	440b      	add	r3, r1
 800d2d6:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800d2da:	7813      	ldrb	r3, [r2, #0]
 800d2dc:	f043 0301 	orr.w	r3, r3, #1
 800d2e0:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.bit.EN_DIS  = 1;
 800d2e2:	88fa      	ldrh	r2, [r7, #6]
 800d2e4:	4934      	ldr	r1, [pc, #208]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d2e6:	4613      	mov	r3, r2
 800d2e8:	005b      	lsls	r3, r3, #1
 800d2ea:	4413      	add	r3, r2
 800d2ec:	00db      	lsls	r3, r3, #3
 800d2ee:	440b      	add	r3, r1
 800d2f0:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 800d2f4:	7813      	ldrb	r3, [r2, #0]
 800d2f6:	f043 0301 	orr.w	r3, r3, #1
 800d2fa:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE0 = MODE0_BUTTERWORTH;
 800d2fc:	88fa      	ldrh	r2, [r7, #6]
 800d2fe:	492e      	ldr	r1, [pc, #184]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d300:	4613      	mov	r3, r2
 800d302:	005b      	lsls	r3, r3, #1
 800d304:	4413      	add	r3, r2
 800d306:	00db      	lsls	r3, r3, #3
 800d308:	440b      	add	r3, r1
 800d30a:	33b1      	adds	r3, #177	; 0xb1
 800d30c:	2203      	movs	r2, #3
 800d30e:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE0  = MODE0_BUTTERWORTH;
 800d310:	88fa      	ldrh	r2, [r7, #6]
 800d312:	4929      	ldr	r1, [pc, #164]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d314:	4613      	mov	r3, r2
 800d316:	005b      	lsls	r3, r3, #1
 800d318:	4413      	add	r3, r2
 800d31a:	00db      	lsls	r3, r3, #3
 800d31c:	440b      	add	r3, r1
 800d31e:	33bd      	adds	r3, #189	; 0xbd
 800d320:	2203      	movs	r2, #3
 800d322:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE1 = MODE1_24dB_Oct;
 800d324:	88fa      	ldrh	r2, [r7, #6]
 800d326:	4924      	ldr	r1, [pc, #144]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d328:	4613      	mov	r3, r2
 800d32a:	005b      	lsls	r3, r3, #1
 800d32c:	4413      	add	r3, r2
 800d32e:	00db      	lsls	r3, r3, #3
 800d330:	440b      	add	r3, r1
 800d332:	33b2      	adds	r3, #178	; 0xb2
 800d334:	2203      	movs	r2, #3
 800d336:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE1  = MODE1_24dB_Oct;
 800d338:	88fa      	ldrh	r2, [r7, #6]
 800d33a:	491f      	ldr	r1, [pc, #124]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d33c:	4613      	mov	r3, r2
 800d33e:	005b      	lsls	r3, r3, #1
 800d340:	4413      	add	r3, r2
 800d342:	00db      	lsls	r3, r3, #3
 800d344:	440b      	add	r3, r1
 800d346:	33be      	adds	r3, #190	; 0xbe
 800d348:	2203      	movs	r2, #3
 800d34a:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Freq  = DSP_FREQ_FILTER_MIN;
 800d34c:	88fa      	ldrh	r2, [r7, #6]
 800d34e:	491a      	ldr	r1, [pc, #104]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d350:	4613      	mov	r3, r2
 800d352:	005b      	lsls	r3, r3, #1
 800d354:	4413      	add	r3, r2
 800d356:	00db      	lsls	r3, r3, #3
 800d358:	440b      	add	r3, r1
 800d35a:	33b4      	adds	r3, #180	; 0xb4
 800d35c:	2214      	movs	r2, #20
 800d35e:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Freq   = DSP_FREQ_FILTER_MAX;
 800d360:	88fa      	ldrh	r2, [r7, #6]
 800d362:	4915      	ldr	r1, [pc, #84]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d364:	4613      	mov	r3, r2
 800d366:	005b      	lsls	r3, r3, #1
 800d368:	4413      	add	r3, r2
 800d36a:	00db      	lsls	r3, r3, #3
 800d36c:	440b      	add	r3, r1
 800d36e:	33c0      	adds	r3, #192	; 0xc0
 800d370:	f644 6220 	movw	r2, #20000	; 0x4e20
 800d374:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Gain  = 0x0000;
 800d376:	88fa      	ldrh	r2, [r7, #6]
 800d378:	490f      	ldr	r1, [pc, #60]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d37a:	4613      	mov	r3, r2
 800d37c:	005b      	lsls	r3, r3, #1
 800d37e:	4413      	add	r3, r2
 800d380:	00db      	lsls	r3, r3, #3
 800d382:	440b      	add	r3, r1
 800d384:	33b8      	adds	r3, #184	; 0xb8
 800d386:	2200      	movs	r2, #0
 800d388:	801a      	strh	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Gain   = 0x0000;
 800d38a:	88fa      	ldrh	r2, [r7, #6]
 800d38c:	490a      	ldr	r1, [pc, #40]	; (800d3b8 <Dsp_Filter_Init+0x124>)
 800d38e:	4613      	mov	r3, r2
 800d390:	005b      	lsls	r3, r3, #1
 800d392:	4413      	add	r3, r2
 800d394:	00db      	lsls	r3, r3, #3
 800d396:	440b      	add	r3, r1
 800d398:	33c4      	adds	r3, #196	; 0xc4
 800d39a:	2200      	movs	r2, #0
 800d39c:	801a      	strh	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d39e:	88fb      	ldrh	r3, [r7, #6]
 800d3a0:	3301      	adds	r3, #1
 800d3a2:	80fb      	strh	r3, [r7, #6]
 800d3a4:	88fb      	ldrh	r3, [r7, #6]
 800d3a6:	2b07      	cmp	r3, #7
 800d3a8:	f67f af7a 	bls.w	800d2a0 <Dsp_Filter_Init+0xc>
	}
}
 800d3ac:	bf00      	nop
 800d3ae:	370c      	adds	r7, #12
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	bc80      	pop	{r7}
 800d3b4:	4770      	bx	lr
 800d3b6:	bf00      	nop
 800d3b8:	20003010 	.word	0x20003010

0800d3bc <Filter_Bypassed>:
			MOD_FILTER_8_GENFILTER1_64_ALG0_STAGE0_B2_ADDR
		}
	}
};
void Filter_Bypassed(double *buff_double)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	b083      	sub	sp, #12
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
	*buff_double++ = 0;  ///b2
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	f103 0208 	add.w	r2, r3, #8
 800d3ca:	607a      	str	r2, [r7, #4]
 800d3cc:	f04f 0100 	mov.w	r1, #0
 800d3d0:	f04f 0200 	mov.w	r2, #0
 800d3d4:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///b1 
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f103 0208 	add.w	r2, r3, #8
 800d3de:	607a      	str	r2, [r7, #4]
 800d3e0:	f04f 0100 	mov.w	r1, #0
 800d3e4:	f04f 0200 	mov.w	r2, #0
 800d3e8:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 1;  ///b0 
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f103 0208 	add.w	r2, r3, #8
 800d3f2:	607a      	str	r2, [r7, #4]
 800d3f4:	f04f 0100 	mov.w	r1, #0
 800d3f8:	4a0d      	ldr	r2, [pc, #52]	; (800d430 <Filter_Bypassed+0x74>)
 800d3fa:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a2
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	f103 0208 	add.w	r2, r3, #8
 800d404:	607a      	str	r2, [r7, #4]
 800d406:	f04f 0100 	mov.w	r1, #0
 800d40a:	f04f 0200 	mov.w	r2, #0
 800d40e:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a1
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	f103 0208 	add.w	r2, r3, #8
 800d418:	607a      	str	r2, [r7, #4]
 800d41a:	f04f 0100 	mov.w	r1, #0
 800d41e:	f04f 0200 	mov.w	r2, #0
 800d422:	e9c3 1200 	strd	r1, r2, [r3]
}
 800d426:	bf00      	nop
 800d428:	370c      	adds	r7, #12
 800d42a:	46bd      	mov	sp, r7
 800d42c:	bc80      	pop	{r7}
 800d42e:	4770      	bx	lr
 800d430:	3ff00000 	.word	0x3ff00000

0800d434 <Filter_1st_Order_Butterworth>:
	*buff_double++ = (-(1 + cos(w0)) * gainLinear / 2) / a0;     ///b0
	*buff_double++ = (alpha - 1) / a0;                           ///a2
	*buff_double   = (2 * cos(w0)) / a0;                         ////a1
}
void Filter_1st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800d434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d438:	b090      	sub	sp, #64	; 0x40
 800d43a:	af00      	add	r7, sp, #0
 800d43c:	6178      	str	r0, [r7, #20]
 800d43e:	60fa      	str	r2, [r7, #12]
 800d440:	461a      	mov	r2, r3
 800d442:	460b      	mov	r3, r1
 800d444:	74fb      	strb	r3, [r7, #19]
 800d446:	4613      	mov	r3, r2
 800d448:	823b      	strh	r3, [r7, #16]
	double gainLinear,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800d44a:	4b98      	ldr	r3, [pc, #608]	; (800d6ac <Filter_1st_Order_Butterworth+0x278>)
 800d44c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d450:	4602      	mov	r2, r0
 800d452:	460b      	mov	r3, r1
 800d454:	f7f2 fef2 	bl	800023c <__adddf3>
 800d458:	4602      	mov	r2, r0
 800d45a:	460b      	mov	r3, r1
 800d45c:	e9c7 2300 	strd	r2, r3, [r7]
 800d460:	68f8      	ldr	r0, [r7, #12]
 800d462:	f7f3 f827 	bl	80004b4 <__aeabi_ui2d>
 800d466:	4602      	mov	r2, r0
 800d468:	460b      	mov	r3, r1
 800d46a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d46e:	f7f3 f89b 	bl	80005a8 <__aeabi_dmul>
 800d472:	4602      	mov	r2, r0
 800d474:	460b      	mov	r3, r1
 800d476:	4610      	mov	r0, r2
 800d478:	4619      	mov	r1, r3
 800d47a:	4b8d      	ldr	r3, [pc, #564]	; (800d6b0 <Filter_1st_Order_Butterworth+0x27c>)
 800d47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d480:	f7f3 f9bc 	bl	80007fc <__aeabi_ddiv>
 800d484:	4602      	mov	r2, r0
 800d486:	460b      	mov	r3, r1
 800d488:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	sn = sin(omega);
 800d48c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800d490:	f005 fcfe 	bl	8012e90 <sin>
 800d494:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800d498:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800d49c:	f005 fcc2 	bl	8012e24 <cos>
 800d4a0:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	a0 = sn + cs + 1;
 800d4a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d4a8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800d4ac:	f7f2 fec6 	bl	800023c <__adddf3>
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	460b      	mov	r3, r1
 800d4b4:	4610      	mov	r0, r2
 800d4b6:	4619      	mov	r1, r3
 800d4b8:	f04f 0200 	mov.w	r2, #0
 800d4bc:	4b7d      	ldr	r3, [pc, #500]	; (800d6b4 <Filter_1st_Order_Butterworth+0x280>)
 800d4be:	f7f2 febd 	bl	800023c <__adddf3>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	e9c7 2308 	strd	r2, r3, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800d4ca:	8a3b      	ldrh	r3, [r7, #16]
 800d4cc:	4a7a      	ldr	r2, [pc, #488]	; (800d6b8 <Filter_1st_Order_Butterworth+0x284>)
 800d4ce:	fba2 2303 	umull	r2, r3, r2, r3
 800d4d2:	091b      	lsrs	r3, r3, #4
 800d4d4:	b29b      	uxth	r3, r3
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f7f2 fffc 	bl	80004d4 <__aeabi_i2d>
 800d4dc:	4602      	mov	r2, r0
 800d4de:	460b      	mov	r3, r1
 800d4e0:	f04f 0000 	mov.w	r0, #0
 800d4e4:	4975      	ldr	r1, [pc, #468]	; (800d6bc <Filter_1st_Order_Butterworth+0x288>)
 800d4e6:	f005 fd0d 	bl	8012f04 <pow>
 800d4ea:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800d4ee:	7cfb      	ldrb	r3, [r7, #19]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d173      	bne.n	800d5dc <Filter_1st_Order_Butterworth+0x1a8>
	{
		*buff_double++ = 0;  ///b2
 800d4f4:	697b      	ldr	r3, [r7, #20]
 800d4f6:	f103 0208 	add.w	r2, r3, #8
 800d4fa:	617a      	str	r2, [r7, #20]
 800d4fc:	f04f 0100 	mov.w	r1, #0
 800d500:	f04f 0200 	mov.w	r2, #0
 800d504:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = -gainLinear * (1 + cs) / a0;  ///b1 
 800d508:	69bc      	ldr	r4, [r7, #24]
 800d50a:	69fb      	ldr	r3, [r7, #28]
 800d50c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800d510:	f04f 0200 	mov.w	r2, #0
 800d514:	4b67      	ldr	r3, [pc, #412]	; (800d6b4 <Filter_1st_Order_Butterworth+0x280>)
 800d516:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800d51a:	f7f2 fe8f 	bl	800023c <__adddf3>
 800d51e:	4602      	mov	r2, r0
 800d520:	460b      	mov	r3, r1
 800d522:	4620      	mov	r0, r4
 800d524:	4629      	mov	r1, r5
 800d526:	f7f3 f83f 	bl	80005a8 <__aeabi_dmul>
 800d52a:	4603      	mov	r3, r0
 800d52c:	460c      	mov	r4, r1
 800d52e:	4618      	mov	r0, r3
 800d530:	4621      	mov	r1, r4
 800d532:	697c      	ldr	r4, [r7, #20]
 800d534:	f104 0308 	add.w	r3, r4, #8
 800d538:	617b      	str	r3, [r7, #20]
 800d53a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d53e:	f7f3 f95d 	bl	80007fc <__aeabi_ddiv>
 800d542:	4602      	mov	r2, r0
 800d544:	460b      	mov	r3, r1
 800d546:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * (1 + cs) / a0;  ///b0 
 800d54a:	f04f 0200 	mov.w	r2, #0
 800d54e:	4b59      	ldr	r3, [pc, #356]	; (800d6b4 <Filter_1st_Order_Butterworth+0x280>)
 800d550:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800d554:	f7f2 fe72 	bl	800023c <__adddf3>
 800d558:	4603      	mov	r3, r0
 800d55a:	460c      	mov	r4, r1
 800d55c:	4618      	mov	r0, r3
 800d55e:	4621      	mov	r1, r4
 800d560:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d564:	f7f3 f820 	bl	80005a8 <__aeabi_dmul>
 800d568:	4603      	mov	r3, r0
 800d56a:	460c      	mov	r4, r1
 800d56c:	4618      	mov	r0, r3
 800d56e:	4621      	mov	r1, r4
 800d570:	697c      	ldr	r4, [r7, #20]
 800d572:	f104 0308 	add.w	r3, r4, #8
 800d576:	617b      	str	r3, [r7, #20]
 800d578:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d57c:	f7f3 f93e 	bl	80007fc <__aeabi_ddiv>
 800d580:	4602      	mov	r2, r0
 800d582:	460b      	mov	r3, r1
 800d584:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800d588:	697b      	ldr	r3, [r7, #20]
 800d58a:	f103 0208 	add.w	r2, r3, #8
 800d58e:	617a      	str	r2, [r7, #20]
 800d590:	f04f 0100 	mov.w	r1, #0
 800d594:	f04f 0200 	mov.w	r2, #0
 800d598:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800d59c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d5a0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800d5a4:	f7f2 fe48 	bl	8000238 <__aeabi_dsub>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	460c      	mov	r4, r1
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	4621      	mov	r1, r4
 800d5b0:	f04f 0200 	mov.w	r2, #0
 800d5b4:	4b3f      	ldr	r3, [pc, #252]	; (800d6b4 <Filter_1st_Order_Butterworth+0x280>)
 800d5b6:	f7f2 fe3f 	bl	8000238 <__aeabi_dsub>
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	460c      	mov	r4, r1
 800d5be:	469a      	mov	sl, r3
 800d5c0:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800d5c4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d5c8:	4650      	mov	r0, sl
 800d5ca:	4659      	mov	r1, fp
 800d5cc:	f7f3 f916 	bl	80007fc <__aeabi_ddiv>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	460c      	mov	r4, r1
 800d5d4:	697a      	ldr	r2, [r7, #20]
 800d5d6:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
		*buff_double++ = gainLinear * sn / a0;  ///b0 
		*buff_double++ = 0;  ///a2
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
	}
}
 800d5da:	e061      	b.n	800d6a0 <Filter_1st_Order_Butterworth+0x26c>
	else if(HPLP == LOW_PASS_FILTER)
 800d5dc:	7cfb      	ldrb	r3, [r7, #19]
 800d5de:	2b01      	cmp	r3, #1
 800d5e0:	d15e      	bne.n	800d6a0 <Filter_1st_Order_Butterworth+0x26c>
		*buff_double++ = 0;  ///b2
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	f103 0208 	add.w	r2, r3, #8
 800d5e8:	617a      	str	r2, [r7, #20]
 800d5ea:	f04f 0100 	mov.w	r1, #0
 800d5ee:	f04f 0200 	mov.w	r2, #0
 800d5f2:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
 800d5f6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800d5fa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800d5fe:	f7f2 ffd3 	bl	80005a8 <__aeabi_dmul>
 800d602:	4603      	mov	r3, r0
 800d604:	460c      	mov	r4, r1
 800d606:	4618      	mov	r0, r3
 800d608:	4621      	mov	r1, r4
 800d60a:	697c      	ldr	r4, [r7, #20]
 800d60c:	f104 0308 	add.w	r3, r4, #8
 800d610:	617b      	str	r3, [r7, #20]
 800d612:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d616:	f7f3 f8f1 	bl	80007fc <__aeabi_ddiv>
 800d61a:	4602      	mov	r2, r0
 800d61c:	460b      	mov	r3, r1
 800d61e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * sn / a0;  ///b0 
 800d622:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800d626:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800d62a:	f7f2 ffbd 	bl	80005a8 <__aeabi_dmul>
 800d62e:	4603      	mov	r3, r0
 800d630:	460c      	mov	r4, r1
 800d632:	4618      	mov	r0, r3
 800d634:	4621      	mov	r1, r4
 800d636:	697c      	ldr	r4, [r7, #20]
 800d638:	f104 0308 	add.w	r3, r4, #8
 800d63c:	617b      	str	r3, [r7, #20]
 800d63e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d642:	f7f3 f8db 	bl	80007fc <__aeabi_ddiv>
 800d646:	4602      	mov	r2, r0
 800d648:	460b      	mov	r3, r1
 800d64a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800d64e:	697b      	ldr	r3, [r7, #20]
 800d650:	f103 0208 	add.w	r2, r3, #8
 800d654:	617a      	str	r2, [r7, #20]
 800d656:	f04f 0100 	mov.w	r1, #0
 800d65a:	f04f 0200 	mov.w	r2, #0
 800d65e:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800d662:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d666:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800d66a:	f7f2 fde5 	bl	8000238 <__aeabi_dsub>
 800d66e:	4603      	mov	r3, r0
 800d670:	460c      	mov	r4, r1
 800d672:	4618      	mov	r0, r3
 800d674:	4621      	mov	r1, r4
 800d676:	f04f 0200 	mov.w	r2, #0
 800d67a:	4b0e      	ldr	r3, [pc, #56]	; (800d6b4 <Filter_1st_Order_Butterworth+0x280>)
 800d67c:	f7f2 fddc 	bl	8000238 <__aeabi_dsub>
 800d680:	4603      	mov	r3, r0
 800d682:	460c      	mov	r4, r1
 800d684:	4698      	mov	r8, r3
 800d686:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800d68a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d68e:	4640      	mov	r0, r8
 800d690:	4649      	mov	r1, r9
 800d692:	f7f3 f8b3 	bl	80007fc <__aeabi_ddiv>
 800d696:	4603      	mov	r3, r0
 800d698:	460c      	mov	r4, r1
 800d69a:	697a      	ldr	r2, [r7, #20]
 800d69c:	e9c2 3400 	strd	r3, r4, [r2]
}
 800d6a0:	bf00      	nop
 800d6a2:	3740      	adds	r7, #64	; 0x40
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d6aa:	bf00      	nop
 800d6ac:	08022668 	.word	0x08022668
 800d6b0:	08022660 	.word	0x08022660
 800d6b4:	3ff00000 	.word	0x3ff00000
 800d6b8:	cccccccd 	.word	0xcccccccd
 800d6bc:	40240000 	.word	0x40240000

0800d6c0 <Filter_2st_Order_Butterworth>:
void Filter_2st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800d6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6c4:	b093      	sub	sp, #76	; 0x4c
 800d6c6:	af00      	add	r7, sp, #0
 800d6c8:	60f8      	str	r0, [r7, #12]
 800d6ca:	607a      	str	r2, [r7, #4]
 800d6cc:	461a      	mov	r2, r3
 800d6ce:	460b      	mov	r3, r1
 800d6d0:	72fb      	strb	r3, [r7, #11]
 800d6d2:	4613      	mov	r3, r2
 800d6d4:	813b      	strh	r3, [r7, #8]
	double gainLinear,alpha,omega,sn,cs,a0,f0;	
	f0 = Freq;
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	f7f2 feec 	bl	80004b4 <__aeabi_ui2d>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	460c      	mov	r4, r1
 800d6e0:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	omega = 2 * pi * f0 /Fs;
 800d6e4:	4b7e      	ldr	r3, [pc, #504]	; (800d8e0 <Filter_2st_Order_Butterworth+0x220>)
 800d6e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d6ea:	4602      	mov	r2, r0
 800d6ec:	460b      	mov	r3, r1
 800d6ee:	f7f2 fda5 	bl	800023c <__adddf3>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	460c      	mov	r4, r1
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	4621      	mov	r1, r4
 800d6fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800d6fe:	f7f2 ff53 	bl	80005a8 <__aeabi_dmul>
 800d702:	4603      	mov	r3, r0
 800d704:	460c      	mov	r4, r1
 800d706:	4618      	mov	r0, r3
 800d708:	4621      	mov	r1, r4
 800d70a:	4b76      	ldr	r3, [pc, #472]	; (800d8e4 <Filter_2st_Order_Butterworth+0x224>)
 800d70c:	cb18      	ldmia	r3, {r3, r4}
 800d70e:	461a      	mov	r2, r3
 800d710:	4623      	mov	r3, r4
 800d712:	f7f3 f873 	bl	80007fc <__aeabi_ddiv>
 800d716:	4603      	mov	r3, r0
 800d718:	460c      	mov	r4, r1
 800d71a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	sn = sin(omega);
 800d71e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800d722:	f005 fbb5 	bl	8012e90 <sin>
 800d726:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800d72a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800d72e:	f005 fb79 	bl	8012e24 <cos>
 800d732:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	alpha = sn / (2 * (1/ sqrt(2)));
 800d736:	a368      	add	r3, pc, #416	; (adr r3, 800d8d8 <Filter_2st_Order_Butterworth+0x218>)
 800d738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d73c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800d740:	f7f3 f85c 	bl	80007fc <__aeabi_ddiv>
 800d744:	4603      	mov	r3, r0
 800d746:	460c      	mov	r4, r1
 800d748:	e9c7 3408 	strd	r3, r4, [r7, #32]
	a0 = 1 + alpha; 
 800d74c:	f04f 0200 	mov.w	r2, #0
 800d750:	4b65      	ldr	r3, [pc, #404]	; (800d8e8 <Filter_2st_Order_Butterworth+0x228>)
 800d752:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800d756:	f7f2 fd71 	bl	800023c <__adddf3>
 800d75a:	4603      	mov	r3, r0
 800d75c:	460c      	mov	r4, r1
 800d75e:	e9c7 3406 	strd	r3, r4, [r7, #24]
	gainLinear = pow(10,(Gain/20));
 800d762:	893b      	ldrh	r3, [r7, #8]
 800d764:	4a61      	ldr	r2, [pc, #388]	; (800d8ec <Filter_2st_Order_Butterworth+0x22c>)
 800d766:	fba2 2303 	umull	r2, r3, r2, r3
 800d76a:	091b      	lsrs	r3, r3, #4
 800d76c:	b29b      	uxth	r3, r3
 800d76e:	4618      	mov	r0, r3
 800d770:	f7f2 feb0 	bl	80004d4 <__aeabi_i2d>
 800d774:	4603      	mov	r3, r0
 800d776:	460c      	mov	r4, r1
 800d778:	461a      	mov	r2, r3
 800d77a:	4623      	mov	r3, r4
 800d77c:	f04f 0000 	mov.w	r0, #0
 800d780:	495b      	ldr	r1, [pc, #364]	; (800d8f0 <Filter_2st_Order_Butterworth+0x230>)
 800d782:	f005 fbbf 	bl	8012f04 <pow>
 800d786:	e9c7 0104 	strd	r0, r1, [r7, #16]
	if(HPLP == HIGH_PASS_FILTER)
 800d78a:	7afb      	ldrb	r3, [r7, #11]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	f040 80b1 	bne.w	800d8f4 <Filter_2st_Order_Butterworth+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800d792:	f04f 0200 	mov.w	r2, #0
 800d796:	4b54      	ldr	r3, [pc, #336]	; (800d8e8 <Filter_2st_Order_Butterworth+0x228>)
 800d798:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800d79c:	f7f2 fd4e 	bl	800023c <__adddf3>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	460c      	mov	r4, r1
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	4621      	mov	r1, r4
 800d7a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d7ac:	f7f3 f826 	bl	80007fc <__aeabi_ddiv>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	460c      	mov	r4, r1
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	4621      	mov	r1, r4
 800d7b8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d7bc:	f7f2 fef4 	bl	80005a8 <__aeabi_dmul>
 800d7c0:	4603      	mov	r3, r0
 800d7c2:	460c      	mov	r4, r1
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	4621      	mov	r1, r4
 800d7c8:	68fc      	ldr	r4, [r7, #12]
 800d7ca:	f104 0308 	add.w	r3, r4, #8
 800d7ce:	60fb      	str	r3, [r7, #12]
 800d7d0:	f04f 0200 	mov.w	r2, #0
 800d7d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d7d8:	f7f3 f810 	bl	80007fc <__aeabi_ddiv>
 800d7dc:	4602      	mov	r2, r0
 800d7de:	460b      	mov	r3, r1
 800d7e0:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800d7e4:	f04f 0200 	mov.w	r2, #0
 800d7e8:	4b3f      	ldr	r3, [pc, #252]	; (800d8e8 <Filter_2st_Order_Butterworth+0x228>)
 800d7ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800d7ee:	f7f2 fd25 	bl	800023c <__adddf3>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	460c      	mov	r4, r1
 800d7f6:	469a      	mov	sl, r3
 800d7f8:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800d7fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d800:	4650      	mov	r0, sl
 800d802:	4659      	mov	r1, fp
 800d804:	f7f2 fffa 	bl	80007fc <__aeabi_ddiv>
 800d808:	4603      	mov	r3, r0
 800d80a:	460c      	mov	r4, r1
 800d80c:	4618      	mov	r0, r3
 800d80e:	4621      	mov	r1, r4
 800d810:	68fc      	ldr	r4, [r7, #12]
 800d812:	f104 0308 	add.w	r3, r4, #8
 800d816:	60fb      	str	r3, [r7, #12]
 800d818:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d81c:	f7f2 fec4 	bl	80005a8 <__aeabi_dmul>
 800d820:	4602      	mov	r2, r0
 800d822:	460b      	mov	r3, r1
 800d824:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800d828:	f04f 0200 	mov.w	r2, #0
 800d82c:	4b2e      	ldr	r3, [pc, #184]	; (800d8e8 <Filter_2st_Order_Butterworth+0x228>)
 800d82e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800d832:	f7f2 fd03 	bl	800023c <__adddf3>
 800d836:	4603      	mov	r3, r0
 800d838:	460c      	mov	r4, r1
 800d83a:	4618      	mov	r0, r3
 800d83c:	4621      	mov	r1, r4
 800d83e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d842:	f7f2 ffdb 	bl	80007fc <__aeabi_ddiv>
 800d846:	4603      	mov	r3, r0
 800d848:	460c      	mov	r4, r1
 800d84a:	4618      	mov	r0, r3
 800d84c:	4621      	mov	r1, r4
 800d84e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d852:	f7f2 fea9 	bl	80005a8 <__aeabi_dmul>
 800d856:	4603      	mov	r3, r0
 800d858:	460c      	mov	r4, r1
 800d85a:	4618      	mov	r0, r3
 800d85c:	4621      	mov	r1, r4
 800d85e:	68fc      	ldr	r4, [r7, #12]
 800d860:	f104 0308 	add.w	r3, r4, #8
 800d864:	60fb      	str	r3, [r7, #12]
 800d866:	f04f 0200 	mov.w	r2, #0
 800d86a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d86e:	f7f2 ffc5 	bl	80007fc <__aeabi_ddiv>
 800d872:	4602      	mov	r2, r0
 800d874:	460b      	mov	r3, r1
 800d876:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800d87a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d87e:	f04f 0000 	mov.w	r0, #0
 800d882:	4919      	ldr	r1, [pc, #100]	; (800d8e8 <Filter_2st_Order_Butterworth+0x228>)
 800d884:	f7f2 fcd8 	bl	8000238 <__aeabi_dsub>
 800d888:	4603      	mov	r3, r0
 800d88a:	460c      	mov	r4, r1
 800d88c:	4698      	mov	r8, r3
 800d88e:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800d892:	68fc      	ldr	r4, [r7, #12]
 800d894:	f104 0308 	add.w	r3, r4, #8
 800d898:	60fb      	str	r3, [r7, #12]
 800d89a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d89e:	4640      	mov	r0, r8
 800d8a0:	4649      	mov	r1, r9
 800d8a2:	f7f2 ffab 	bl	80007fc <__aeabi_ddiv>
 800d8a6:	4602      	mov	r2, r0
 800d8a8:	460b      	mov	r3, r1
 800d8aa:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800d8ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800d8b2:	4602      	mov	r2, r0
 800d8b4:	460b      	mov	r3, r1
 800d8b6:	f7f2 fcc1 	bl	800023c <__adddf3>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	460c      	mov	r4, r1
 800d8be:	4618      	mov	r0, r3
 800d8c0:	4621      	mov	r1, r4
 800d8c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d8c6:	f7f2 ff99 	bl	80007fc <__aeabi_ddiv>
 800d8ca:	4603      	mov	r3, r0
 800d8cc:	460c      	mov	r4, r1
 800d8ce:	68fa      	ldr	r2, [r7, #12]
 800d8d0:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800d8d4:	e0b0      	b.n	800da38 <Filter_2st_Order_Butterworth+0x378>
 800d8d6:	bf00      	nop
 800d8d8:	667f3bcc 	.word	0x667f3bcc
 800d8dc:	3ff6a09e 	.word	0x3ff6a09e
 800d8e0:	08022668 	.word	0x08022668
 800d8e4:	08022660 	.word	0x08022660
 800d8e8:	3ff00000 	.word	0x3ff00000
 800d8ec:	cccccccd 	.word	0xcccccccd
 800d8f0:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800d8f4:	7afb      	ldrb	r3, [r7, #11]
 800d8f6:	2b01      	cmp	r3, #1
 800d8f8:	f040 809e 	bne.w	800da38 <Filter_2st_Order_Butterworth+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800d8fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d900:	f04f 0000 	mov.w	r0, #0
 800d904:	494f      	ldr	r1, [pc, #316]	; (800da44 <Filter_2st_Order_Butterworth+0x384>)
 800d906:	f7f2 fc97 	bl	8000238 <__aeabi_dsub>
 800d90a:	4603      	mov	r3, r0
 800d90c:	460c      	mov	r4, r1
 800d90e:	4618      	mov	r0, r3
 800d910:	4621      	mov	r1, r4
 800d912:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d916:	f7f2 ff71 	bl	80007fc <__aeabi_ddiv>
 800d91a:	4603      	mov	r3, r0
 800d91c:	460c      	mov	r4, r1
 800d91e:	4618      	mov	r0, r3
 800d920:	4621      	mov	r1, r4
 800d922:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d926:	f7f2 fe3f 	bl	80005a8 <__aeabi_dmul>
 800d92a:	4603      	mov	r3, r0
 800d92c:	460c      	mov	r4, r1
 800d92e:	4618      	mov	r0, r3
 800d930:	4621      	mov	r1, r4
 800d932:	68fc      	ldr	r4, [r7, #12]
 800d934:	f104 0308 	add.w	r3, r4, #8
 800d938:	60fb      	str	r3, [r7, #12]
 800d93a:	f04f 0200 	mov.w	r2, #0
 800d93e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d942:	f7f2 ff5b 	bl	80007fc <__aeabi_ddiv>
 800d946:	4602      	mov	r2, r0
 800d948:	460b      	mov	r3, r1
 800d94a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800d94e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d952:	f04f 0000 	mov.w	r0, #0
 800d956:	493b      	ldr	r1, [pc, #236]	; (800da44 <Filter_2st_Order_Butterworth+0x384>)
 800d958:	f7f2 fc6e 	bl	8000238 <__aeabi_dsub>
 800d95c:	4603      	mov	r3, r0
 800d95e:	460c      	mov	r4, r1
 800d960:	4618      	mov	r0, r3
 800d962:	4621      	mov	r1, r4
 800d964:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d968:	f7f2 ff48 	bl	80007fc <__aeabi_ddiv>
 800d96c:	4603      	mov	r3, r0
 800d96e:	460c      	mov	r4, r1
 800d970:	4618      	mov	r0, r3
 800d972:	4621      	mov	r1, r4
 800d974:	68fc      	ldr	r4, [r7, #12]
 800d976:	f104 0308 	add.w	r3, r4, #8
 800d97a:	60fb      	str	r3, [r7, #12]
 800d97c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d980:	f7f2 fe12 	bl	80005a8 <__aeabi_dmul>
 800d984:	4602      	mov	r2, r0
 800d986:	460b      	mov	r3, r1
 800d988:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800d98c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d990:	f04f 0000 	mov.w	r0, #0
 800d994:	492b      	ldr	r1, [pc, #172]	; (800da44 <Filter_2st_Order_Butterworth+0x384>)
 800d996:	f7f2 fc4f 	bl	8000238 <__aeabi_dsub>
 800d99a:	4603      	mov	r3, r0
 800d99c:	460c      	mov	r4, r1
 800d99e:	4618      	mov	r0, r3
 800d9a0:	4621      	mov	r1, r4
 800d9a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d9a6:	f7f2 ff29 	bl	80007fc <__aeabi_ddiv>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	460c      	mov	r4, r1
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	4621      	mov	r1, r4
 800d9b2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d9b6:	f7f2 fdf7 	bl	80005a8 <__aeabi_dmul>
 800d9ba:	4603      	mov	r3, r0
 800d9bc:	460c      	mov	r4, r1
 800d9be:	4618      	mov	r0, r3
 800d9c0:	4621      	mov	r1, r4
 800d9c2:	68fc      	ldr	r4, [r7, #12]
 800d9c4:	f104 0308 	add.w	r3, r4, #8
 800d9c8:	60fb      	str	r3, [r7, #12]
 800d9ca:	f04f 0200 	mov.w	r2, #0
 800d9ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d9d2:	f7f2 ff13 	bl	80007fc <__aeabi_ddiv>
 800d9d6:	4602      	mov	r2, r0
 800d9d8:	460b      	mov	r3, r1
 800d9da:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800d9de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d9e2:	f04f 0000 	mov.w	r0, #0
 800d9e6:	4917      	ldr	r1, [pc, #92]	; (800da44 <Filter_2st_Order_Butterworth+0x384>)
 800d9e8:	f7f2 fc26 	bl	8000238 <__aeabi_dsub>
 800d9ec:	4603      	mov	r3, r0
 800d9ee:	460c      	mov	r4, r1
 800d9f0:	461d      	mov	r5, r3
 800d9f2:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800d9f6:	68fc      	ldr	r4, [r7, #12]
 800d9f8:	f104 0308 	add.w	r3, r4, #8
 800d9fc:	60fb      	str	r3, [r7, #12]
 800d9fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800da02:	4628      	mov	r0, r5
 800da04:	4631      	mov	r1, r6
 800da06:	f7f2 fef9 	bl	80007fc <__aeabi_ddiv>
 800da0a:	4602      	mov	r2, r0
 800da0c:	460b      	mov	r3, r1
 800da0e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800da12:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800da16:	4602      	mov	r2, r0
 800da18:	460b      	mov	r3, r1
 800da1a:	f7f2 fc0f 	bl	800023c <__adddf3>
 800da1e:	4603      	mov	r3, r0
 800da20:	460c      	mov	r4, r1
 800da22:	4618      	mov	r0, r3
 800da24:	4621      	mov	r1, r4
 800da26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800da2a:	f7f2 fee7 	bl	80007fc <__aeabi_ddiv>
 800da2e:	4603      	mov	r3, r0
 800da30:	460c      	mov	r4, r1
 800da32:	68fa      	ldr	r2, [r7, #12]
 800da34:	e9c2 3400 	strd	r3, r4, [r2]
}
 800da38:	bf00      	nop
 800da3a:	374c      	adds	r7, #76	; 0x4c
 800da3c:	46bd      	mov	sp, r7
 800da3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da42:	bf00      	nop
 800da44:	3ff00000 	.word	0x3ff00000

0800da48 <Filter_Higher_Order_Butterworth>:
void Filter_Higher_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain, SCH_U8 orderindex,SCH_U8 i)
{
 800da48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da4c:	b095      	sub	sp, #84	; 0x54
 800da4e:	af00      	add	r7, sp, #0
 800da50:	6178      	str	r0, [r7, #20]
 800da52:	60fa      	str	r2, [r7, #12]
 800da54:	461a      	mov	r2, r3
 800da56:	460b      	mov	r3, r1
 800da58:	74fb      	strb	r3, [r7, #19]
 800da5a:	4613      	mov	r3, r2
 800da5c:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0,orderangle;
	omega = 2 * pi * Freq /Fs;
 800da5e:	4ba2      	ldr	r3, [pc, #648]	; (800dce8 <Filter_Higher_Order_Butterworth+0x2a0>)
 800da60:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da64:	4602      	mov	r2, r0
 800da66:	460b      	mov	r3, r1
 800da68:	f7f2 fbe8 	bl	800023c <__adddf3>
 800da6c:	4603      	mov	r3, r0
 800da6e:	460c      	mov	r4, r1
 800da70:	e9c7 3400 	strd	r3, r4, [r7]
 800da74:	68f8      	ldr	r0, [r7, #12]
 800da76:	f7f2 fd1d 	bl	80004b4 <__aeabi_ui2d>
 800da7a:	4603      	mov	r3, r0
 800da7c:	460c      	mov	r4, r1
 800da7e:	461a      	mov	r2, r3
 800da80:	4623      	mov	r3, r4
 800da82:	e9d7 0100 	ldrd	r0, r1, [r7]
 800da86:	f7f2 fd8f 	bl	80005a8 <__aeabi_dmul>
 800da8a:	4603      	mov	r3, r0
 800da8c:	460c      	mov	r4, r1
 800da8e:	4618      	mov	r0, r3
 800da90:	4621      	mov	r1, r4
 800da92:	4b96      	ldr	r3, [pc, #600]	; (800dcec <Filter_Higher_Order_Butterworth+0x2a4>)
 800da94:	cb18      	ldmia	r3, {r3, r4}
 800da96:	461a      	mov	r2, r3
 800da98:	4623      	mov	r3, r4
 800da9a:	f7f2 feaf 	bl	80007fc <__aeabi_ddiv>
 800da9e:	4603      	mov	r3, r0
 800daa0:	460c      	mov	r4, r1
 800daa2:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	sn = sin(omega);
 800daa6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800daaa:	f005 f9f1 	bl	8012e90 <sin>
 800daae:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
	cs = cos(omega);
 800dab2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800dab6:	f005 f9b5 	bl	8012e24 <cos>
 800daba:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	orderangle = (pi / orderindex) * (i + 0.5);
 800dabe:	4b8a      	ldr	r3, [pc, #552]	; (800dce8 <Filter_Higher_Order_Butterworth+0x2a0>)
 800dac0:	cb18      	ldmia	r3, {r3, r4}
 800dac2:	e9c7 3400 	strd	r3, r4, [r7]
 800dac6:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800daca:	4618      	mov	r0, r3
 800dacc:	f7f2 fd02 	bl	80004d4 <__aeabi_i2d>
 800dad0:	4603      	mov	r3, r0
 800dad2:	460c      	mov	r4, r1
 800dad4:	461a      	mov	r2, r3
 800dad6:	4623      	mov	r3, r4
 800dad8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dadc:	f7f2 fe8e 	bl	80007fc <__aeabi_ddiv>
 800dae0:	4603      	mov	r3, r0
 800dae2:	460c      	mov	r4, r1
 800dae4:	e9c7 3400 	strd	r3, r4, [r7]
 800dae8:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800daec:	4618      	mov	r0, r3
 800daee:	f7f2 fcf1 	bl	80004d4 <__aeabi_i2d>
 800daf2:	f04f 0200 	mov.w	r2, #0
 800daf6:	4b7e      	ldr	r3, [pc, #504]	; (800dcf0 <Filter_Higher_Order_Butterworth+0x2a8>)
 800daf8:	f7f2 fba0 	bl	800023c <__adddf3>
 800dafc:	4603      	mov	r3, r0
 800dafe:	460c      	mov	r4, r1
 800db00:	461a      	mov	r2, r3
 800db02:	4623      	mov	r3, r4
 800db04:	e9d7 0100 	ldrd	r0, r1, [r7]
 800db08:	f7f2 fd4e 	bl	80005a8 <__aeabi_dmul>
 800db0c:	4603      	mov	r3, r0
 800db0e:	460c      	mov	r4, r1
 800db10:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / (2 * sin(orderangle))));
 800db14:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800db18:	f005 f9ba 	bl	8012e90 <sin>
 800db1c:	4602      	mov	r2, r0
 800db1e:	460b      	mov	r3, r1
 800db20:	f7f2 fb8c 	bl	800023c <__adddf3>
 800db24:	4603      	mov	r3, r0
 800db26:	460c      	mov	r4, r1
 800db28:	461a      	mov	r2, r3
 800db2a:	4623      	mov	r3, r4
 800db2c:	f04f 0000 	mov.w	r0, #0
 800db30:	4970      	ldr	r1, [pc, #448]	; (800dcf4 <Filter_Higher_Order_Butterworth+0x2ac>)
 800db32:	f7f2 fe63 	bl	80007fc <__aeabi_ddiv>
 800db36:	4603      	mov	r3, r0
 800db38:	460c      	mov	r4, r1
 800db3a:	4618      	mov	r0, r3
 800db3c:	4621      	mov	r1, r4
 800db3e:	4602      	mov	r2, r0
 800db40:	460b      	mov	r3, r1
 800db42:	f7f2 fb7b 	bl	800023c <__adddf3>
 800db46:	4603      	mov	r3, r0
 800db48:	460c      	mov	r4, r1
 800db4a:	461a      	mov	r2, r3
 800db4c:	4623      	mov	r3, r4
 800db4e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800db52:	f7f2 fe53 	bl	80007fc <__aeabi_ddiv>
 800db56:	4603      	mov	r3, r0
 800db58:	460c      	mov	r4, r1
 800db5a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800db5e:	f04f 0200 	mov.w	r2, #0
 800db62:	4b64      	ldr	r3, [pc, #400]	; (800dcf4 <Filter_Higher_Order_Butterworth+0x2ac>)
 800db64:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800db68:	f7f2 fb68 	bl	800023c <__adddf3>
 800db6c:	4603      	mov	r3, r0
 800db6e:	460c      	mov	r4, r1
 800db70:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));	
 800db74:	8a3b      	ldrh	r3, [r7, #16]
 800db76:	4a60      	ldr	r2, [pc, #384]	; (800dcf8 <Filter_Higher_Order_Butterworth+0x2b0>)
 800db78:	fba2 2303 	umull	r2, r3, r2, r3
 800db7c:	091b      	lsrs	r3, r3, #4
 800db7e:	b29b      	uxth	r3, r3
 800db80:	4618      	mov	r0, r3
 800db82:	f7f2 fca7 	bl	80004d4 <__aeabi_i2d>
 800db86:	4603      	mov	r3, r0
 800db88:	460c      	mov	r4, r1
 800db8a:	461a      	mov	r2, r3
 800db8c:	4623      	mov	r3, r4
 800db8e:	f04f 0000 	mov.w	r0, #0
 800db92:	495a      	ldr	r1, [pc, #360]	; (800dcfc <Filter_Higher_Order_Butterworth+0x2b4>)
 800db94:	f005 f9b6 	bl	8012f04 <pow>
 800db98:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800db9c:	7cfb      	ldrb	r3, [r7, #19]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	f040 80ae 	bne.w	800dd00 <Filter_Higher_Order_Butterworth+0x2b8>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800dba4:	f04f 0200 	mov.w	r2, #0
 800dba8:	4b52      	ldr	r3, [pc, #328]	; (800dcf4 <Filter_Higher_Order_Butterworth+0x2ac>)
 800dbaa:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800dbae:	f7f2 fb45 	bl	800023c <__adddf3>
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	460c      	mov	r4, r1
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	4621      	mov	r1, r4
 800dbba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dbbe:	f7f2 fe1d 	bl	80007fc <__aeabi_ddiv>
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	460c      	mov	r4, r1
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	4621      	mov	r1, r4
 800dbca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dbce:	f7f2 fceb 	bl	80005a8 <__aeabi_dmul>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	460c      	mov	r4, r1
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	4621      	mov	r1, r4
 800dbda:	697c      	ldr	r4, [r7, #20]
 800dbdc:	f104 0308 	add.w	r3, r4, #8
 800dbe0:	617b      	str	r3, [r7, #20]
 800dbe2:	f04f 0200 	mov.w	r2, #0
 800dbe6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dbea:	f7f2 fe07 	bl	80007fc <__aeabi_ddiv>
 800dbee:	4602      	mov	r2, r0
 800dbf0:	460b      	mov	r3, r1
 800dbf2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800dbf6:	f04f 0200 	mov.w	r2, #0
 800dbfa:	4b3e      	ldr	r3, [pc, #248]	; (800dcf4 <Filter_Higher_Order_Butterworth+0x2ac>)
 800dbfc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800dc00:	f7f2 fb1c 	bl	800023c <__adddf3>
 800dc04:	4603      	mov	r3, r0
 800dc06:	460c      	mov	r4, r1
 800dc08:	469a      	mov	sl, r3
 800dc0a:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800dc0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dc12:	4650      	mov	r0, sl
 800dc14:	4659      	mov	r1, fp
 800dc16:	f7f2 fdf1 	bl	80007fc <__aeabi_ddiv>
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	460c      	mov	r4, r1
 800dc1e:	4618      	mov	r0, r3
 800dc20:	4621      	mov	r1, r4
 800dc22:	697c      	ldr	r4, [r7, #20]
 800dc24:	f104 0308 	add.w	r3, r4, #8
 800dc28:	617b      	str	r3, [r7, #20]
 800dc2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dc2e:	f7f2 fcbb 	bl	80005a8 <__aeabi_dmul>
 800dc32:	4602      	mov	r2, r0
 800dc34:	460b      	mov	r3, r1
 800dc36:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800dc3a:	f04f 0200 	mov.w	r2, #0
 800dc3e:	4b2d      	ldr	r3, [pc, #180]	; (800dcf4 <Filter_Higher_Order_Butterworth+0x2ac>)
 800dc40:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800dc44:	f7f2 fafa 	bl	800023c <__adddf3>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	460c      	mov	r4, r1
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	4621      	mov	r1, r4
 800dc50:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dc54:	f7f2 fdd2 	bl	80007fc <__aeabi_ddiv>
 800dc58:	4603      	mov	r3, r0
 800dc5a:	460c      	mov	r4, r1
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	4621      	mov	r1, r4
 800dc60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dc64:	f7f2 fca0 	bl	80005a8 <__aeabi_dmul>
 800dc68:	4603      	mov	r3, r0
 800dc6a:	460c      	mov	r4, r1
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	4621      	mov	r1, r4
 800dc70:	697c      	ldr	r4, [r7, #20]
 800dc72:	f104 0308 	add.w	r3, r4, #8
 800dc76:	617b      	str	r3, [r7, #20]
 800dc78:	f04f 0200 	mov.w	r2, #0
 800dc7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dc80:	f7f2 fdbc 	bl	80007fc <__aeabi_ddiv>
 800dc84:	4602      	mov	r2, r0
 800dc86:	460b      	mov	r3, r1
 800dc88:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800dc8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800dc90:	f04f 0000 	mov.w	r0, #0
 800dc94:	4917      	ldr	r1, [pc, #92]	; (800dcf4 <Filter_Higher_Order_Butterworth+0x2ac>)
 800dc96:	f7f2 facf 	bl	8000238 <__aeabi_dsub>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	460c      	mov	r4, r1
 800dc9e:	4698      	mov	r8, r3
 800dca0:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800dca4:	697c      	ldr	r4, [r7, #20]
 800dca6:	f104 0308 	add.w	r3, r4, #8
 800dcaa:	617b      	str	r3, [r7, #20]
 800dcac:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dcb0:	4640      	mov	r0, r8
 800dcb2:	4649      	mov	r1, r9
 800dcb4:	f7f2 fda2 	bl	80007fc <__aeabi_ddiv>
 800dcb8:	4602      	mov	r2, r0
 800dcba:	460b      	mov	r3, r1
 800dcbc:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800dcc0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800dcc4:	4602      	mov	r2, r0
 800dcc6:	460b      	mov	r3, r1
 800dcc8:	f7f2 fab8 	bl	800023c <__adddf3>
 800dccc:	4603      	mov	r3, r0
 800dcce:	460c      	mov	r4, r1
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	4621      	mov	r1, r4
 800dcd4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dcd8:	f7f2 fd90 	bl	80007fc <__aeabi_ddiv>
 800dcdc:	4603      	mov	r3, r0
 800dcde:	460c      	mov	r4, r1
 800dce0:	697a      	ldr	r2, [r7, #20]
 800dce2:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800dce6:	e0ad      	b.n	800de44 <Filter_Higher_Order_Butterworth+0x3fc>
 800dce8:	08022668 	.word	0x08022668
 800dcec:	08022660 	.word	0x08022660
 800dcf0:	3fe00000 	.word	0x3fe00000
 800dcf4:	3ff00000 	.word	0x3ff00000
 800dcf8:	cccccccd 	.word	0xcccccccd
 800dcfc:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800dd00:	7cfb      	ldrb	r3, [r7, #19]
 800dd02:	2b01      	cmp	r3, #1
 800dd04:	f040 809e 	bne.w	800de44 <Filter_Higher_Order_Butterworth+0x3fc>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800dd08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800dd0c:	f04f 0000 	mov.w	r0, #0
 800dd10:	494f      	ldr	r1, [pc, #316]	; (800de50 <Filter_Higher_Order_Butterworth+0x408>)
 800dd12:	f7f2 fa91 	bl	8000238 <__aeabi_dsub>
 800dd16:	4603      	mov	r3, r0
 800dd18:	460c      	mov	r4, r1
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	4621      	mov	r1, r4
 800dd1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dd22:	f7f2 fd6b 	bl	80007fc <__aeabi_ddiv>
 800dd26:	4603      	mov	r3, r0
 800dd28:	460c      	mov	r4, r1
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	4621      	mov	r1, r4
 800dd2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dd32:	f7f2 fc39 	bl	80005a8 <__aeabi_dmul>
 800dd36:	4603      	mov	r3, r0
 800dd38:	460c      	mov	r4, r1
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	4621      	mov	r1, r4
 800dd3e:	697c      	ldr	r4, [r7, #20]
 800dd40:	f104 0308 	add.w	r3, r4, #8
 800dd44:	617b      	str	r3, [r7, #20]
 800dd46:	f04f 0200 	mov.w	r2, #0
 800dd4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dd4e:	f7f2 fd55 	bl	80007fc <__aeabi_ddiv>
 800dd52:	4602      	mov	r2, r0
 800dd54:	460b      	mov	r3, r1
 800dd56:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800dd5a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800dd5e:	f04f 0000 	mov.w	r0, #0
 800dd62:	493b      	ldr	r1, [pc, #236]	; (800de50 <Filter_Higher_Order_Butterworth+0x408>)
 800dd64:	f7f2 fa68 	bl	8000238 <__aeabi_dsub>
 800dd68:	4603      	mov	r3, r0
 800dd6a:	460c      	mov	r4, r1
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	4621      	mov	r1, r4
 800dd70:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dd74:	f7f2 fd42 	bl	80007fc <__aeabi_ddiv>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	460c      	mov	r4, r1
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	4621      	mov	r1, r4
 800dd80:	697c      	ldr	r4, [r7, #20]
 800dd82:	f104 0308 	add.w	r3, r4, #8
 800dd86:	617b      	str	r3, [r7, #20]
 800dd88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dd8c:	f7f2 fc0c 	bl	80005a8 <__aeabi_dmul>
 800dd90:	4602      	mov	r2, r0
 800dd92:	460b      	mov	r3, r1
 800dd94:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800dd98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800dd9c:	f04f 0000 	mov.w	r0, #0
 800dda0:	492b      	ldr	r1, [pc, #172]	; (800de50 <Filter_Higher_Order_Butterworth+0x408>)
 800dda2:	f7f2 fa49 	bl	8000238 <__aeabi_dsub>
 800dda6:	4603      	mov	r3, r0
 800dda8:	460c      	mov	r4, r1
 800ddaa:	4618      	mov	r0, r3
 800ddac:	4621      	mov	r1, r4
 800ddae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ddb2:	f7f2 fd23 	bl	80007fc <__aeabi_ddiv>
 800ddb6:	4603      	mov	r3, r0
 800ddb8:	460c      	mov	r4, r1
 800ddba:	4618      	mov	r0, r3
 800ddbc:	4621      	mov	r1, r4
 800ddbe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ddc2:	f7f2 fbf1 	bl	80005a8 <__aeabi_dmul>
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	460c      	mov	r4, r1
 800ddca:	4618      	mov	r0, r3
 800ddcc:	4621      	mov	r1, r4
 800ddce:	697c      	ldr	r4, [r7, #20]
 800ddd0:	f104 0308 	add.w	r3, r4, #8
 800ddd4:	617b      	str	r3, [r7, #20]
 800ddd6:	f04f 0200 	mov.w	r2, #0
 800ddda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ddde:	f7f2 fd0d 	bl	80007fc <__aeabi_ddiv>
 800dde2:	4602      	mov	r2, r0
 800dde4:	460b      	mov	r3, r1
 800dde6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800ddea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ddee:	f04f 0000 	mov.w	r0, #0
 800ddf2:	4917      	ldr	r1, [pc, #92]	; (800de50 <Filter_Higher_Order_Butterworth+0x408>)
 800ddf4:	f7f2 fa20 	bl	8000238 <__aeabi_dsub>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	460c      	mov	r4, r1
 800ddfc:	461d      	mov	r5, r3
 800ddfe:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800de02:	697c      	ldr	r4, [r7, #20]
 800de04:	f104 0308 	add.w	r3, r4, #8
 800de08:	617b      	str	r3, [r7, #20]
 800de0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800de0e:	4628      	mov	r0, r5
 800de10:	4631      	mov	r1, r6
 800de12:	f7f2 fcf3 	bl	80007fc <__aeabi_ddiv>
 800de16:	4602      	mov	r2, r0
 800de18:	460b      	mov	r3, r1
 800de1a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800de1e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800de22:	4602      	mov	r2, r0
 800de24:	460b      	mov	r3, r1
 800de26:	f7f2 fa09 	bl	800023c <__adddf3>
 800de2a:	4603      	mov	r3, r0
 800de2c:	460c      	mov	r4, r1
 800de2e:	4618      	mov	r0, r3
 800de30:	4621      	mov	r1, r4
 800de32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800de36:	f7f2 fce1 	bl	80007fc <__aeabi_ddiv>
 800de3a:	4603      	mov	r3, r0
 800de3c:	460c      	mov	r4, r1
 800de3e:	697a      	ldr	r2, [r7, #20]
 800de40:	e9c2 3400 	strd	r3, r4, [r2]
}
 800de44:	bf00      	nop
 800de46:	3754      	adds	r7, #84	; 0x54
 800de48:	46bd      	mov	sp, r7
 800de4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de4e:	bf00      	nop
 800de50:	3ff00000 	.word	0x3ff00000
 800de54:	00000000 	.word	0x00000000

0800de58 <Filter_2st_Order_Bessel>:
void Filter_2st_Order_Bessel(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800de58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de5c:	b093      	sub	sp, #76	; 0x4c
 800de5e:	af00      	add	r7, sp, #0
 800de60:	6178      	str	r0, [r7, #20]
 800de62:	60fa      	str	r2, [r7, #12]
 800de64:	461a      	mov	r2, r3
 800de66:	460b      	mov	r3, r1
 800de68:	74fb      	strb	r3, [r7, #19]
 800de6a:	4613      	mov	r3, r2
 800de6c:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800de6e:	4b82      	ldr	r3, [pc, #520]	; (800e078 <Filter_2st_Order_Bessel+0x220>)
 800de70:	e9d3 0100 	ldrd	r0, r1, [r3]
 800de74:	4602      	mov	r2, r0
 800de76:	460b      	mov	r3, r1
 800de78:	f7f2 f9e0 	bl	800023c <__adddf3>
 800de7c:	4603      	mov	r3, r0
 800de7e:	460c      	mov	r4, r1
 800de80:	e9c7 3400 	strd	r3, r4, [r7]
 800de84:	68f8      	ldr	r0, [r7, #12]
 800de86:	f7f2 fb15 	bl	80004b4 <__aeabi_ui2d>
 800de8a:	4603      	mov	r3, r0
 800de8c:	460c      	mov	r4, r1
 800de8e:	461a      	mov	r2, r3
 800de90:	4623      	mov	r3, r4
 800de92:	e9d7 0100 	ldrd	r0, r1, [r7]
 800de96:	f7f2 fb87 	bl	80005a8 <__aeabi_dmul>
 800de9a:	4603      	mov	r3, r0
 800de9c:	460c      	mov	r4, r1
 800de9e:	4618      	mov	r0, r3
 800dea0:	4621      	mov	r1, r4
 800dea2:	4b76      	ldr	r3, [pc, #472]	; (800e07c <Filter_2st_Order_Bessel+0x224>)
 800dea4:	cb18      	ldmia	r3, {r3, r4}
 800dea6:	461a      	mov	r2, r3
 800dea8:	4623      	mov	r3, r4
 800deaa:	f7f2 fca7 	bl	80007fc <__aeabi_ddiv>
 800deae:	4603      	mov	r3, r0
 800deb0:	460c      	mov	r4, r1
 800deb2:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	sn = sin(omega);
 800deb6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800deba:	f004 ffe9 	bl	8012e90 <sin>
 800debe:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	cs = cos(omega);
 800dec2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800dec6:	f004 ffad 	bl	8012e24 <cos>
 800deca:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / sqrt(3)));
 800dece:	a368      	add	r3, pc, #416	; (adr r3, 800e070 <Filter_2st_Order_Bessel+0x218>)
 800ded0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ded8:	f7f2 fc90 	bl	80007fc <__aeabi_ddiv>
 800dedc:	4603      	mov	r3, r0
 800dede:	460c      	mov	r4, r1
 800dee0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800dee4:	f04f 0200 	mov.w	r2, #0
 800dee8:	4b65      	ldr	r3, [pc, #404]	; (800e080 <Filter_2st_Order_Bessel+0x228>)
 800deea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800deee:	f7f2 f9a5 	bl	800023c <__adddf3>
 800def2:	4603      	mov	r3, r0
 800def4:	460c      	mov	r4, r1
 800def6:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800defa:	8a3b      	ldrh	r3, [r7, #16]
 800defc:	4a61      	ldr	r2, [pc, #388]	; (800e084 <Filter_2st_Order_Bessel+0x22c>)
 800defe:	fba2 2303 	umull	r2, r3, r2, r3
 800df02:	091b      	lsrs	r3, r3, #4
 800df04:	b29b      	uxth	r3, r3
 800df06:	4618      	mov	r0, r3
 800df08:	f7f2 fae4 	bl	80004d4 <__aeabi_i2d>
 800df0c:	4603      	mov	r3, r0
 800df0e:	460c      	mov	r4, r1
 800df10:	461a      	mov	r2, r3
 800df12:	4623      	mov	r3, r4
 800df14:	f04f 0000 	mov.w	r0, #0
 800df18:	495b      	ldr	r1, [pc, #364]	; (800e088 <Filter_2st_Order_Bessel+0x230>)
 800df1a:	f004 fff3 	bl	8012f04 <pow>
 800df1e:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800df22:	7cfb      	ldrb	r3, [r7, #19]
 800df24:	2b00      	cmp	r3, #0
 800df26:	f040 80b1 	bne.w	800e08c <Filter_2st_Order_Bessel+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800df2a:	f04f 0200 	mov.w	r2, #0
 800df2e:	4b54      	ldr	r3, [pc, #336]	; (800e080 <Filter_2st_Order_Bessel+0x228>)
 800df30:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800df34:	f7f2 f982 	bl	800023c <__adddf3>
 800df38:	4603      	mov	r3, r0
 800df3a:	460c      	mov	r4, r1
 800df3c:	4618      	mov	r0, r3
 800df3e:	4621      	mov	r1, r4
 800df40:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800df44:	f7f2 fc5a 	bl	80007fc <__aeabi_ddiv>
 800df48:	4603      	mov	r3, r0
 800df4a:	460c      	mov	r4, r1
 800df4c:	4618      	mov	r0, r3
 800df4e:	4621      	mov	r1, r4
 800df50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800df54:	f7f2 fb28 	bl	80005a8 <__aeabi_dmul>
 800df58:	4603      	mov	r3, r0
 800df5a:	460c      	mov	r4, r1
 800df5c:	4618      	mov	r0, r3
 800df5e:	4621      	mov	r1, r4
 800df60:	697c      	ldr	r4, [r7, #20]
 800df62:	f104 0308 	add.w	r3, r4, #8
 800df66:	617b      	str	r3, [r7, #20]
 800df68:	f04f 0200 	mov.w	r2, #0
 800df6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800df70:	f7f2 fc44 	bl	80007fc <__aeabi_ddiv>
 800df74:	4602      	mov	r2, r0
 800df76:	460b      	mov	r3, r1
 800df78:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800df7c:	f04f 0200 	mov.w	r2, #0
 800df80:	4b3f      	ldr	r3, [pc, #252]	; (800e080 <Filter_2st_Order_Bessel+0x228>)
 800df82:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800df86:	f7f2 f959 	bl	800023c <__adddf3>
 800df8a:	4603      	mov	r3, r0
 800df8c:	460c      	mov	r4, r1
 800df8e:	469a      	mov	sl, r3
 800df90:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800df94:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800df98:	4650      	mov	r0, sl
 800df9a:	4659      	mov	r1, fp
 800df9c:	f7f2 fc2e 	bl	80007fc <__aeabi_ddiv>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	460c      	mov	r4, r1
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	4621      	mov	r1, r4
 800dfa8:	697c      	ldr	r4, [r7, #20]
 800dfaa:	f104 0308 	add.w	r3, r4, #8
 800dfae:	617b      	str	r3, [r7, #20]
 800dfb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dfb4:	f7f2 faf8 	bl	80005a8 <__aeabi_dmul>
 800dfb8:	4602      	mov	r2, r0
 800dfba:	460b      	mov	r3, r1
 800dfbc:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800dfc0:	f04f 0200 	mov.w	r2, #0
 800dfc4:	4b2e      	ldr	r3, [pc, #184]	; (800e080 <Filter_2st_Order_Bessel+0x228>)
 800dfc6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800dfca:	f7f2 f937 	bl	800023c <__adddf3>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	460c      	mov	r4, r1
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	4621      	mov	r1, r4
 800dfd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dfda:	f7f2 fc0f 	bl	80007fc <__aeabi_ddiv>
 800dfde:	4603      	mov	r3, r0
 800dfe0:	460c      	mov	r4, r1
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	4621      	mov	r1, r4
 800dfe6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dfea:	f7f2 fadd 	bl	80005a8 <__aeabi_dmul>
 800dfee:	4603      	mov	r3, r0
 800dff0:	460c      	mov	r4, r1
 800dff2:	4618      	mov	r0, r3
 800dff4:	4621      	mov	r1, r4
 800dff6:	697c      	ldr	r4, [r7, #20]
 800dff8:	f104 0308 	add.w	r3, r4, #8
 800dffc:	617b      	str	r3, [r7, #20]
 800dffe:	f04f 0200 	mov.w	r2, #0
 800e002:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e006:	f7f2 fbf9 	bl	80007fc <__aeabi_ddiv>
 800e00a:	4602      	mov	r2, r0
 800e00c:	460b      	mov	r3, r1
 800e00e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800e012:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e016:	f04f 0000 	mov.w	r0, #0
 800e01a:	4919      	ldr	r1, [pc, #100]	; (800e080 <Filter_2st_Order_Bessel+0x228>)
 800e01c:	f7f2 f90c 	bl	8000238 <__aeabi_dsub>
 800e020:	4603      	mov	r3, r0
 800e022:	460c      	mov	r4, r1
 800e024:	4698      	mov	r8, r3
 800e026:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800e02a:	697c      	ldr	r4, [r7, #20]
 800e02c:	f104 0308 	add.w	r3, r4, #8
 800e030:	617b      	str	r3, [r7, #20]
 800e032:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e036:	4640      	mov	r0, r8
 800e038:	4649      	mov	r1, r9
 800e03a:	f7f2 fbdf 	bl	80007fc <__aeabi_ddiv>
 800e03e:	4602      	mov	r2, r0
 800e040:	460b      	mov	r3, r1
 800e042:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800e046:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800e04a:	4602      	mov	r2, r0
 800e04c:	460b      	mov	r3, r1
 800e04e:	f7f2 f8f5 	bl	800023c <__adddf3>
 800e052:	4603      	mov	r3, r0
 800e054:	460c      	mov	r4, r1
 800e056:	4618      	mov	r0, r3
 800e058:	4621      	mov	r1, r4
 800e05a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e05e:	f7f2 fbcd 	bl	80007fc <__aeabi_ddiv>
 800e062:	4603      	mov	r3, r0
 800e064:	460c      	mov	r4, r1
 800e066:	697a      	ldr	r2, [r7, #20]
 800e068:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800e06c:	e0b0      	b.n	800e1d0 <Filter_2st_Order_Bessel+0x378>
 800e06e:	bf00      	nop
 800e070:	4590331d 	.word	0x4590331d
 800e074:	3ff279a7 	.word	0x3ff279a7
 800e078:	08022668 	.word	0x08022668
 800e07c:	08022660 	.word	0x08022660
 800e080:	3ff00000 	.word	0x3ff00000
 800e084:	cccccccd 	.word	0xcccccccd
 800e088:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800e08c:	7cfb      	ldrb	r3, [r7, #19]
 800e08e:	2b01      	cmp	r3, #1
 800e090:	f040 809e 	bne.w	800e1d0 <Filter_2st_Order_Bessel+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800e094:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e098:	f04f 0000 	mov.w	r0, #0
 800e09c:	494f      	ldr	r1, [pc, #316]	; (800e1dc <Filter_2st_Order_Bessel+0x384>)
 800e09e:	f7f2 f8cb 	bl	8000238 <__aeabi_dsub>
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	460c      	mov	r4, r1
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	4621      	mov	r1, r4
 800e0aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e0ae:	f7f2 fba5 	bl	80007fc <__aeabi_ddiv>
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	460c      	mov	r4, r1
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	4621      	mov	r1, r4
 800e0ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e0be:	f7f2 fa73 	bl	80005a8 <__aeabi_dmul>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	460c      	mov	r4, r1
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	4621      	mov	r1, r4
 800e0ca:	697c      	ldr	r4, [r7, #20]
 800e0cc:	f104 0308 	add.w	r3, r4, #8
 800e0d0:	617b      	str	r3, [r7, #20]
 800e0d2:	f04f 0200 	mov.w	r2, #0
 800e0d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e0da:	f7f2 fb8f 	bl	80007fc <__aeabi_ddiv>
 800e0de:	4602      	mov	r2, r0
 800e0e0:	460b      	mov	r3, r1
 800e0e2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800e0e6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e0ea:	f04f 0000 	mov.w	r0, #0
 800e0ee:	493b      	ldr	r1, [pc, #236]	; (800e1dc <Filter_2st_Order_Bessel+0x384>)
 800e0f0:	f7f2 f8a2 	bl	8000238 <__aeabi_dsub>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	460c      	mov	r4, r1
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	4621      	mov	r1, r4
 800e0fc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e100:	f7f2 fb7c 	bl	80007fc <__aeabi_ddiv>
 800e104:	4603      	mov	r3, r0
 800e106:	460c      	mov	r4, r1
 800e108:	4618      	mov	r0, r3
 800e10a:	4621      	mov	r1, r4
 800e10c:	697c      	ldr	r4, [r7, #20]
 800e10e:	f104 0308 	add.w	r3, r4, #8
 800e112:	617b      	str	r3, [r7, #20]
 800e114:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e118:	f7f2 fa46 	bl	80005a8 <__aeabi_dmul>
 800e11c:	4602      	mov	r2, r0
 800e11e:	460b      	mov	r3, r1
 800e120:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800e124:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e128:	f04f 0000 	mov.w	r0, #0
 800e12c:	492b      	ldr	r1, [pc, #172]	; (800e1dc <Filter_2st_Order_Bessel+0x384>)
 800e12e:	f7f2 f883 	bl	8000238 <__aeabi_dsub>
 800e132:	4603      	mov	r3, r0
 800e134:	460c      	mov	r4, r1
 800e136:	4618      	mov	r0, r3
 800e138:	4621      	mov	r1, r4
 800e13a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e13e:	f7f2 fb5d 	bl	80007fc <__aeabi_ddiv>
 800e142:	4603      	mov	r3, r0
 800e144:	460c      	mov	r4, r1
 800e146:	4618      	mov	r0, r3
 800e148:	4621      	mov	r1, r4
 800e14a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e14e:	f7f2 fa2b 	bl	80005a8 <__aeabi_dmul>
 800e152:	4603      	mov	r3, r0
 800e154:	460c      	mov	r4, r1
 800e156:	4618      	mov	r0, r3
 800e158:	4621      	mov	r1, r4
 800e15a:	697c      	ldr	r4, [r7, #20]
 800e15c:	f104 0308 	add.w	r3, r4, #8
 800e160:	617b      	str	r3, [r7, #20]
 800e162:	f04f 0200 	mov.w	r2, #0
 800e166:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e16a:	f7f2 fb47 	bl	80007fc <__aeabi_ddiv>
 800e16e:	4602      	mov	r2, r0
 800e170:	460b      	mov	r3, r1
 800e172:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800e176:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e17a:	f04f 0000 	mov.w	r0, #0
 800e17e:	4917      	ldr	r1, [pc, #92]	; (800e1dc <Filter_2st_Order_Bessel+0x384>)
 800e180:	f7f2 f85a 	bl	8000238 <__aeabi_dsub>
 800e184:	4603      	mov	r3, r0
 800e186:	460c      	mov	r4, r1
 800e188:	461d      	mov	r5, r3
 800e18a:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800e18e:	697c      	ldr	r4, [r7, #20]
 800e190:	f104 0308 	add.w	r3, r4, #8
 800e194:	617b      	str	r3, [r7, #20]
 800e196:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e19a:	4628      	mov	r0, r5
 800e19c:	4631      	mov	r1, r6
 800e19e:	f7f2 fb2d 	bl	80007fc <__aeabi_ddiv>
 800e1a2:	4602      	mov	r2, r0
 800e1a4:	460b      	mov	r3, r1
 800e1a6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800e1aa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800e1ae:	4602      	mov	r2, r0
 800e1b0:	460b      	mov	r3, r1
 800e1b2:	f7f2 f843 	bl	800023c <__adddf3>
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	460c      	mov	r4, r1
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	4621      	mov	r1, r4
 800e1be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e1c2:	f7f2 fb1b 	bl	80007fc <__aeabi_ddiv>
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	460c      	mov	r4, r1
 800e1ca:	697a      	ldr	r2, [r7, #20]
 800e1cc:	e9c2 3400 	strd	r3, r4, [r2]
}
 800e1d0:	bf00      	nop
 800e1d2:	374c      	adds	r7, #76	; 0x4c
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1da:	bf00      	nop
 800e1dc:	3ff00000 	.word	0x3ff00000

0800e1e0 <Dsp_GEN_Filter>:
SCH_BOOL Dsp_GEN_Filter(SCH_U8 Channel,Filter_HPLP HPLP,Filters_T *P_Filter)
{
 800e1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1e4:	b0b5      	sub	sp, #212	; 0xd4
 800e1e6:	af02      	add	r7, sp, #8
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	603a      	str	r2, [r7, #0]
 800e1ec:	71fb      	strb	r3, [r7, #7]
 800e1ee:	460b      	mov	r3, r1
 800e1f0:	71bb      	strb	r3, [r7, #6]
	double buff_double[4][5];
	SCH_U8 index,buff[20] = {0x00};
 800e1f2:	f107 030c 	add.w	r3, r7, #12
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	601a      	str	r2, [r3, #0]
 800e1fa:	605a      	str	r2, [r3, #4]
 800e1fc:	609a      	str	r2, [r3, #8]
 800e1fe:	60da      	str	r2, [r3, #12]
 800e200:	611a      	str	r2, [r3, #16]
	SCH_BOOL PHASE_Flag;
	if(Channel >= DSP_CHANNEL_CNT || HPLP>= HPLP_FILTER_CNT)
 800e202:	79fb      	ldrb	r3, [r7, #7]
 800e204:	2b07      	cmp	r3, #7
 800e206:	d802      	bhi.n	800e20e <Dsp_GEN_Filter+0x2e>
 800e208:	79bb      	ldrb	r3, [r7, #6]
 800e20a:	2b01      	cmp	r3, #1
 800e20c:	d901      	bls.n	800e212 <Dsp_GEN_Filter+0x32>
		return FALSE;
 800e20e:	2300      	movs	r3, #0
 800e210:	e2fe      	b.n	800e810 <Dsp_GEN_Filter+0x630>
	PHASE_Flag = (P_Filter->Other.bit.PHASE != App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Other.bit.PHASE) ? TRUE : FALSE;
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	781b      	ldrb	r3, [r3, #0]
 800e216:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800e21a:	b2d8      	uxtb	r0, r3
 800e21c:	79f9      	ldrb	r1, [r7, #7]
 800e21e:	79bb      	ldrb	r3, [r7, #6]
 800e220:	4ea8      	ldr	r6, [pc, #672]	; (800e4c4 <Dsp_GEN_Filter+0x2e4>)
 800e222:	461a      	mov	r2, r3
 800e224:	0052      	lsls	r2, r2, #1
 800e226:	441a      	add	r2, r3
 800e228:	0093      	lsls	r3, r2, #2
 800e22a:	461a      	mov	r2, r3
 800e22c:	460b      	mov	r3, r1
 800e22e:	005b      	lsls	r3, r3, #1
 800e230:	440b      	add	r3, r1
 800e232:	00db      	lsls	r3, r3, #3
 800e234:	4413      	add	r3, r2
 800e236:	4433      	add	r3, r6
 800e238:	33b0      	adds	r3, #176	; 0xb0
 800e23a:	781b      	ldrb	r3, [r3, #0]
 800e23c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800e240:	b2db      	uxtb	r3, r3
 800e242:	4298      	cmp	r0, r3
 800e244:	bf14      	ite	ne
 800e246:	2301      	movne	r3, #1
 800e248:	2300      	moveq	r3, #0
 800e24a:	b2db      	uxtb	r3, r3
 800e24c:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
	P_Filter->Freq = LimitMaxMin(DSP_FREQ_MIN, P_Filter->Freq, DSP_FREQ_MAX);
 800e250:	683b      	ldr	r3, [r7, #0]
 800e252:	685b      	ldr	r3, [r3, #4]
 800e254:	4a9c      	ldr	r2, [pc, #624]	; (800e4c8 <Dsp_GEN_Filter+0x2e8>)
 800e256:	4619      	mov	r1, r3
 800e258:	2000      	movs	r0, #0
 800e25a:	f003 f8bb 	bl	80113d4 <LimitMaxMin>
 800e25e:	4602      	mov	r2, r0
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	605a      	str	r2, [r3, #4]
	if(P_Filter->Other.bit.EN_DIS)//enable
 800e264:	683b      	ldr	r3, [r7, #0]
 800e266:	781b      	ldrb	r3, [r3, #0]
 800e268:	f003 0301 	and.w	r3, r3, #1
 800e26c:	b2db      	uxtb	r3, r3
 800e26e:	2b00      	cmp	r3, #0
 800e270:	f000 81de 	beq.w	800e630 <Dsp_GEN_Filter+0x450>
	{
		if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	785b      	ldrb	r3, [r3, #1]
 800e278:	2b01      	cmp	r3, #1
 800e27a:	d125      	bne.n	800e2c8 <Dsp_GEN_Filter+0xe8>
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	789b      	ldrb	r3, [r3, #2]
 800e280:	2b01      	cmp	r3, #1
 800e282:	d121      	bne.n	800e2c8 <Dsp_GEN_Filter+0xe8>
		{
			Filter_1st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	685a      	ldr	r2, [r3, #4]
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	891b      	ldrh	r3, [r3, #8]
 800e28c:	79b9      	ldrb	r1, [r7, #6]
 800e28e:	f107 0020 	add.w	r0, r7, #32
 800e292:	f7ff f8cf 	bl	800d434 <Filter_1st_Order_Butterworth>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	685a      	ldr	r2, [r3, #4]
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	891e      	ldrh	r6, [r3, #8]
 800e29e:	79b9      	ldrb	r1, [r7, #6]
 800e2a0:	f107 0320 	add.w	r3, r7, #32
 800e2a4:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800e2a8:	4633      	mov	r3, r6
 800e2aa:	f7ff f8c3 	bl	800d434 <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800e2ae:	f107 0320 	add.w	r3, r7, #32
 800e2b2:	3350      	adds	r3, #80	; 0x50
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	f7ff f881 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800e2ba:	f107 0320 	add.w	r3, r7, #32
 800e2be:	3378      	adds	r3, #120	; 0x78
 800e2c0:	4618      	mov	r0, r3
 800e2c2:	f7ff f87b 	bl	800d3bc <Filter_Bypassed>
 800e2c6:	e1ce      	b.n	800e666 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800e2c8:	683b      	ldr	r3, [r7, #0]
 800e2ca:	785b      	ldrb	r3, [r3, #1]
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d125      	bne.n	800e31c <Dsp_GEN_Filter+0x13c>
 800e2d0:	683b      	ldr	r3, [r7, #0]
 800e2d2:	789b      	ldrb	r3, [r3, #2]
 800e2d4:	2b03      	cmp	r3, #3
 800e2d6:	d121      	bne.n	800e31c <Dsp_GEN_Filter+0x13c>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e2d8:	683b      	ldr	r3, [r7, #0]
 800e2da:	685a      	ldr	r2, [r3, #4]
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	891b      	ldrh	r3, [r3, #8]
 800e2e0:	79b9      	ldrb	r1, [r7, #6]
 800e2e2:	f107 0020 	add.w	r0, r7, #32
 800e2e6:	f7ff f9eb 	bl	800d6c0 <Filter_2st_Order_Butterworth>
			Filter_2st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e2ea:	683b      	ldr	r3, [r7, #0]
 800e2ec:	685a      	ldr	r2, [r3, #4]
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	891e      	ldrh	r6, [r3, #8]
 800e2f2:	79b9      	ldrb	r1, [r7, #6]
 800e2f4:	f107 0320 	add.w	r3, r7, #32
 800e2f8:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800e2fc:	4633      	mov	r3, r6
 800e2fe:	f7ff f9df 	bl	800d6c0 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800e302:	f107 0320 	add.w	r3, r7, #32
 800e306:	3350      	adds	r3, #80	; 0x50
 800e308:	4618      	mov	r0, r3
 800e30a:	f7ff f857 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800e30e:	f107 0320 	add.w	r3, r7, #32
 800e312:	3378      	adds	r3, #120	; 0x78
 800e314:	4618      	mov	r0, r3
 800e316:	f7ff f851 	bl	800d3bc <Filter_Bypassed>
 800e31a:	e1a4      	b.n	800e666 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_36dB_Oct))
 800e31c:	683b      	ldr	r3, [r7, #0]
 800e31e:	785b      	ldrb	r3, [r3, #1]
 800e320:	2b01      	cmp	r3, #1
 800e322:	d13a      	bne.n	800e39a <Dsp_GEN_Filter+0x1ba>
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	789b      	ldrb	r3, [r3, #2]
 800e328:	2b05      	cmp	r3, #5
 800e32a:	d136      	bne.n	800e39a <Dsp_GEN_Filter+0x1ba>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	685a      	ldr	r2, [r3, #4]
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	891e      	ldrh	r6, [r3, #8]
 800e334:	79b9      	ldrb	r1, [r7, #6]
 800e336:	f107 0020 	add.w	r0, r7, #32
 800e33a:	2300      	movs	r3, #0
 800e33c:	9301      	str	r3, [sp, #4]
 800e33e:	2303      	movs	r3, #3
 800e340:	9300      	str	r3, [sp, #0]
 800e342:	4633      	mov	r3, r6
 800e344:	f7ff fb80 	bl	800da48 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	685a      	ldr	r2, [r3, #4]
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	891e      	ldrh	r6, [r3, #8]
 800e350:	79b9      	ldrb	r1, [r7, #6]
 800e352:	f107 0320 	add.w	r3, r7, #32
 800e356:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800e35a:	4633      	mov	r3, r6
 800e35c:	f7ff f86a 	bl	800d434 <Filter_1st_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800e360:	683b      	ldr	r3, [r7, #0]
 800e362:	685a      	ldr	r2, [r3, #4]
 800e364:	683b      	ldr	r3, [r7, #0]
 800e366:	891e      	ldrh	r6, [r3, #8]
 800e368:	79b9      	ldrb	r1, [r7, #6]
 800e36a:	f107 0320 	add.w	r3, r7, #32
 800e36e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800e372:	2300      	movs	r3, #0
 800e374:	9301      	str	r3, [sp, #4]
 800e376:	2303      	movs	r3, #3
 800e378:	9300      	str	r3, [sp, #0]
 800e37a:	4633      	mov	r3, r6
 800e37c:	f7ff fb64 	bl	800da48 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e380:	683b      	ldr	r3, [r7, #0]
 800e382:	685a      	ldr	r2, [r3, #4]
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	891e      	ldrh	r6, [r3, #8]
 800e388:	79b9      	ldrb	r1, [r7, #6]
 800e38a:	f107 0320 	add.w	r3, r7, #32
 800e38e:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800e392:	4633      	mov	r3, r6
 800e394:	f7ff f84e 	bl	800d434 <Filter_1st_Order_Butterworth>
 800e398:	e165      	b.n	800e666 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_48dB_Oct))
 800e39a:	683b      	ldr	r3, [r7, #0]
 800e39c:	785b      	ldrb	r3, [r3, #1]
 800e39e:	2b01      	cmp	r3, #1
 800e3a0:	d142      	bne.n	800e428 <Dsp_GEN_Filter+0x248>
 800e3a2:	683b      	ldr	r3, [r7, #0]
 800e3a4:	789b      	ldrb	r3, [r3, #2]
 800e3a6:	2b07      	cmp	r3, #7
 800e3a8:	d13e      	bne.n	800e428 <Dsp_GEN_Filter+0x248>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	685a      	ldr	r2, [r3, #4]
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	891e      	ldrh	r6, [r3, #8]
 800e3b2:	79b9      	ldrb	r1, [r7, #6]
 800e3b4:	f107 0020 	add.w	r0, r7, #32
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	9301      	str	r3, [sp, #4]
 800e3bc:	2304      	movs	r3, #4
 800e3be:	9300      	str	r3, [sp, #0]
 800e3c0:	4633      	mov	r3, r6
 800e3c2:	f7ff fb41 	bl	800da48 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	685a      	ldr	r2, [r3, #4]
 800e3ca:	683b      	ldr	r3, [r7, #0]
 800e3cc:	891e      	ldrh	r6, [r3, #8]
 800e3ce:	79b9      	ldrb	r1, [r7, #6]
 800e3d0:	f107 0320 	add.w	r3, r7, #32
 800e3d4:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800e3d8:	2301      	movs	r3, #1
 800e3da:	9301      	str	r3, [sp, #4]
 800e3dc:	2304      	movs	r3, #4
 800e3de:	9300      	str	r3, [sp, #0]
 800e3e0:	4633      	mov	r3, r6
 800e3e2:	f7ff fb31 	bl	800da48 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800e3e6:	683b      	ldr	r3, [r7, #0]
 800e3e8:	685a      	ldr	r2, [r3, #4]
 800e3ea:	683b      	ldr	r3, [r7, #0]
 800e3ec:	891e      	ldrh	r6, [r3, #8]
 800e3ee:	79b9      	ldrb	r1, [r7, #6]
 800e3f0:	f107 0320 	add.w	r3, r7, #32
 800e3f4:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	9301      	str	r3, [sp, #4]
 800e3fc:	2304      	movs	r3, #4
 800e3fe:	9300      	str	r3, [sp, #0]
 800e400:	4633      	mov	r3, r6
 800e402:	f7ff fb21 	bl	800da48 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	685a      	ldr	r2, [r3, #4]
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	891e      	ldrh	r6, [r3, #8]
 800e40e:	79b9      	ldrb	r1, [r7, #6]
 800e410:	f107 0320 	add.w	r3, r7, #32
 800e414:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800e418:	2301      	movs	r3, #1
 800e41a:	9301      	str	r3, [sp, #4]
 800e41c:	2304      	movs	r3, #4
 800e41e:	9300      	str	r3, [sp, #0]
 800e420:	4633      	mov	r3, r6
 800e422:	f7ff fb11 	bl	800da48 <Filter_Higher_Order_Butterworth>
 800e426:	e11e      	b.n	800e666 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800e428:	683b      	ldr	r3, [r7, #0]
 800e42a:	785b      	ldrb	r3, [r3, #1]
 800e42c:	2b02      	cmp	r3, #2
 800e42e:	d11f      	bne.n	800e470 <Dsp_GEN_Filter+0x290>
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	789b      	ldrb	r3, [r3, #2]
 800e434:	2b01      	cmp	r3, #1
 800e436:	d11b      	bne.n	800e470 <Dsp_GEN_Filter+0x290>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e438:	683b      	ldr	r3, [r7, #0]
 800e43a:	685a      	ldr	r2, [r3, #4]
 800e43c:	683b      	ldr	r3, [r7, #0]
 800e43e:	891b      	ldrh	r3, [r3, #8]
 800e440:	79b9      	ldrb	r1, [r7, #6]
 800e442:	f107 0020 	add.w	r0, r7, #32
 800e446:	f7ff fd07 	bl	800de58 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[1]);
 800e44a:	f107 0320 	add.w	r3, r7, #32
 800e44e:	3328      	adds	r3, #40	; 0x28
 800e450:	4618      	mov	r0, r3
 800e452:	f7fe ffb3 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800e456:	f107 0320 	add.w	r3, r7, #32
 800e45a:	3350      	adds	r3, #80	; 0x50
 800e45c:	4618      	mov	r0, r3
 800e45e:	f7fe ffad 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800e462:	f107 0320 	add.w	r3, r7, #32
 800e466:	3378      	adds	r3, #120	; 0x78
 800e468:	4618      	mov	r0, r3
 800e46a:	f7fe ffa7 	bl	800d3bc <Filter_Bypassed>
 800e46e:	e0fa      	b.n	800e666 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	785b      	ldrb	r3, [r3, #1]
 800e474:	2b02      	cmp	r3, #2
 800e476:	d129      	bne.n	800e4cc <Dsp_GEN_Filter+0x2ec>
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	789b      	ldrb	r3, [r3, #2]
 800e47c:	2b02      	cmp	r3, #2
 800e47e:	d125      	bne.n	800e4cc <Dsp_GEN_Filter+0x2ec>
		{
			Filter_2st_Order_Bessel(     buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	685a      	ldr	r2, [r3, #4]
 800e484:	683b      	ldr	r3, [r7, #0]
 800e486:	891b      	ldrh	r3, [r3, #8]
 800e488:	79b9      	ldrb	r1, [r7, #6]
 800e48a:	f107 0020 	add.w	r0, r7, #32
 800e48e:	f7ff fce3 	bl	800de58 <Filter_2st_Order_Bessel>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e492:	683b      	ldr	r3, [r7, #0]
 800e494:	685a      	ldr	r2, [r3, #4]
 800e496:	683b      	ldr	r3, [r7, #0]
 800e498:	891e      	ldrh	r6, [r3, #8]
 800e49a:	79b9      	ldrb	r1, [r7, #6]
 800e49c:	f107 0320 	add.w	r3, r7, #32
 800e4a0:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800e4a4:	4633      	mov	r3, r6
 800e4a6:	f7fe ffc5 	bl	800d434 <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800e4aa:	f107 0320 	add.w	r3, r7, #32
 800e4ae:	3350      	adds	r3, #80	; 0x50
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	f7fe ff83 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800e4b6:	f107 0320 	add.w	r3, r7, #32
 800e4ba:	3378      	adds	r3, #120	; 0x78
 800e4bc:	4618      	mov	r0, r3
 800e4be:	f7fe ff7d 	bl	800d3bc <Filter_Bypassed>
 800e4c2:	e0d0      	b.n	800e666 <Dsp_GEN_Filter+0x486>
 800e4c4:	20003010 	.word	0x20003010
 800e4c8:	00017700 	.word	0x00017700
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	785b      	ldrb	r3, [r3, #1]
 800e4d0:	2b02      	cmp	r3, #2
 800e4d2:	d125      	bne.n	800e520 <Dsp_GEN_Filter+0x340>
 800e4d4:	683b      	ldr	r3, [r7, #0]
 800e4d6:	789b      	ldrb	r3, [r3, #2]
 800e4d8:	2b03      	cmp	r3, #3
 800e4da:	d121      	bne.n	800e520 <Dsp_GEN_Filter+0x340>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e4dc:	683b      	ldr	r3, [r7, #0]
 800e4de:	685a      	ldr	r2, [r3, #4]
 800e4e0:	683b      	ldr	r3, [r7, #0]
 800e4e2:	891b      	ldrh	r3, [r3, #8]
 800e4e4:	79b9      	ldrb	r1, [r7, #6]
 800e4e6:	f107 0020 	add.w	r0, r7, #32
 800e4ea:	f7ff fcb5 	bl	800de58 <Filter_2st_Order_Bessel>
			Filter_2st_Order_Bessel(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	685a      	ldr	r2, [r3, #4]
 800e4f2:	683b      	ldr	r3, [r7, #0]
 800e4f4:	891e      	ldrh	r6, [r3, #8]
 800e4f6:	79b9      	ldrb	r1, [r7, #6]
 800e4f8:	f107 0320 	add.w	r3, r7, #32
 800e4fc:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800e500:	4633      	mov	r3, r6
 800e502:	f7ff fca9 	bl	800de58 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[2]);
 800e506:	f107 0320 	add.w	r3, r7, #32
 800e50a:	3350      	adds	r3, #80	; 0x50
 800e50c:	4618      	mov	r0, r3
 800e50e:	f7fe ff55 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800e512:	f107 0320 	add.w	r3, r7, #32
 800e516:	3378      	adds	r3, #120	; 0x78
 800e518:	4618      	mov	r0, r3
 800e51a:	f7fe ff4f 	bl	800d3bc <Filter_Bypassed>
 800e51e:	e0a2      	b.n	800e666 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	785b      	ldrb	r3, [r3, #1]
 800e524:	2b03      	cmp	r3, #3
 800e526:	d11f      	bne.n	800e568 <Dsp_GEN_Filter+0x388>
 800e528:	683b      	ldr	r3, [r7, #0]
 800e52a:	789b      	ldrb	r3, [r3, #2]
 800e52c:	2b01      	cmp	r3, #1
 800e52e:	d11b      	bne.n	800e568 <Dsp_GEN_Filter+0x388>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	685a      	ldr	r2, [r3, #4]
 800e534:	683b      	ldr	r3, [r7, #0]
 800e536:	891b      	ldrh	r3, [r3, #8]
 800e538:	79b9      	ldrb	r1, [r7, #6]
 800e53a:	f107 0020 	add.w	r0, r7, #32
 800e53e:	f7ff f8bf 	bl	800d6c0 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[1]);
 800e542:	f107 0320 	add.w	r3, r7, #32
 800e546:	3328      	adds	r3, #40	; 0x28
 800e548:	4618      	mov	r0, r3
 800e54a:	f7fe ff37 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800e54e:	f107 0320 	add.w	r3, r7, #32
 800e552:	3350      	adds	r3, #80	; 0x50
 800e554:	4618      	mov	r0, r3
 800e556:	f7fe ff31 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800e55a:	f107 0320 	add.w	r3, r7, #32
 800e55e:	3378      	adds	r3, #120	; 0x78
 800e560:	4618      	mov	r0, r3
 800e562:	f7fe ff2b 	bl	800d3bc <Filter_Bypassed>
 800e566:	e07e      	b.n	800e666 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	785b      	ldrb	r3, [r3, #1]
 800e56c:	2b03      	cmp	r3, #3
 800e56e:	d12a      	bne.n	800e5c6 <Dsp_GEN_Filter+0x3e6>
 800e570:	683b      	ldr	r3, [r7, #0]
 800e572:	789b      	ldrb	r3, [r3, #2]
 800e574:	2b02      	cmp	r3, #2
 800e576:	d126      	bne.n	800e5c6 <Dsp_GEN_Filter+0x3e6>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800e578:	683b      	ldr	r3, [r7, #0]
 800e57a:	685a      	ldr	r2, [r3, #4]
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	891e      	ldrh	r6, [r3, #8]
 800e580:	79b9      	ldrb	r1, [r7, #6]
 800e582:	f107 0020 	add.w	r0, r7, #32
 800e586:	2300      	movs	r3, #0
 800e588:	9301      	str	r3, [sp, #4]
 800e58a:	2303      	movs	r3, #3
 800e58c:	9300      	str	r3, [sp, #0]
 800e58e:	4633      	mov	r3, r6
 800e590:	f7ff fa5a 	bl	800da48 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800e594:	683b      	ldr	r3, [r7, #0]
 800e596:	685a      	ldr	r2, [r3, #4]
 800e598:	683b      	ldr	r3, [r7, #0]
 800e59a:	891e      	ldrh	r6, [r3, #8]
 800e59c:	79b9      	ldrb	r1, [r7, #6]
 800e59e:	f107 0320 	add.w	r3, r7, #32
 800e5a2:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800e5a6:	4633      	mov	r3, r6
 800e5a8:	f7fe ff44 	bl	800d434 <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800e5ac:	f107 0320 	add.w	r3, r7, #32
 800e5b0:	3350      	adds	r3, #80	; 0x50
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	f7fe ff02 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800e5b8:	f107 0320 	add.w	r3, r7, #32
 800e5bc:	3378      	adds	r3, #120	; 0x78
 800e5be:	4618      	mov	r0, r3
 800e5c0:	f7fe fefc 	bl	800d3bc <Filter_Bypassed>
 800e5c4:	e04f      	b.n	800e666 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	785b      	ldrb	r3, [r3, #1]
 800e5ca:	2b03      	cmp	r3, #3
 800e5cc:	d12e      	bne.n	800e62c <Dsp_GEN_Filter+0x44c>
 800e5ce:	683b      	ldr	r3, [r7, #0]
 800e5d0:	789b      	ldrb	r3, [r3, #2]
 800e5d2:	2b03      	cmp	r3, #3
 800e5d4:	d12a      	bne.n	800e62c <Dsp_GEN_Filter+0x44c>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	685a      	ldr	r2, [r3, #4]
 800e5da:	683b      	ldr	r3, [r7, #0]
 800e5dc:	891e      	ldrh	r6, [r3, #8]
 800e5de:	79b9      	ldrb	r1, [r7, #6]
 800e5e0:	f107 0020 	add.w	r0, r7, #32
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	9301      	str	r3, [sp, #4]
 800e5e8:	2304      	movs	r3, #4
 800e5ea:	9300      	str	r3, [sp, #0]
 800e5ec:	4633      	mov	r3, r6
 800e5ee:	f7ff fa2b 	bl	800da48 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	685a      	ldr	r2, [r3, #4]
 800e5f6:	683b      	ldr	r3, [r7, #0]
 800e5f8:	891e      	ldrh	r6, [r3, #8]
 800e5fa:	79b9      	ldrb	r1, [r7, #6]
 800e5fc:	f107 0320 	add.w	r3, r7, #32
 800e600:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800e604:	2301      	movs	r3, #1
 800e606:	9301      	str	r3, [sp, #4]
 800e608:	2304      	movs	r3, #4
 800e60a:	9300      	str	r3, [sp, #0]
 800e60c:	4633      	mov	r3, r6
 800e60e:	f7ff fa1b 	bl	800da48 <Filter_Higher_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800e612:	f107 0320 	add.w	r3, r7, #32
 800e616:	3350      	adds	r3, #80	; 0x50
 800e618:	4618      	mov	r0, r3
 800e61a:	f7fe fecf 	bl	800d3bc <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800e61e:	f107 0320 	add.w	r3, r7, #32
 800e622:	3378      	adds	r3, #120	; 0x78
 800e624:	4618      	mov	r0, r3
 800e626:	f7fe fec9 	bl	800d3bc <Filter_Bypassed>
 800e62a:	e01c      	b.n	800e666 <Dsp_GEN_Filter+0x486>
		}
		else
			return FALSE;
 800e62c:	2300      	movs	r3, #0
 800e62e:	e0ef      	b.n	800e810 <Dsp_GEN_Filter+0x630>
	}
	else///disable
	{
		SysWaitUs(300);
 800e630:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800e634:	f002 fe8e 	bl	8011354 <SysWaitUs>
		Filter_Bypassed(buff_double[0]);
 800e638:	f107 0320 	add.w	r3, r7, #32
 800e63c:	4618      	mov	r0, r3
 800e63e:	f7fe febd 	bl	800d3bc <Filter_Bypassed>
		Filter_Bypassed(buff_double[1]);
 800e642:	f107 0320 	add.w	r3, r7, #32
 800e646:	3328      	adds	r3, #40	; 0x28
 800e648:	4618      	mov	r0, r3
 800e64a:	f7fe feb7 	bl	800d3bc <Filter_Bypassed>
		Filter_Bypassed(buff_double[2]);
 800e64e:	f107 0320 	add.w	r3, r7, #32
 800e652:	3350      	adds	r3, #80	; 0x50
 800e654:	4618      	mov	r0, r3
 800e656:	f7fe feb1 	bl	800d3bc <Filter_Bypassed>
		Filter_Bypassed(buff_double[3]);
 800e65a:	f107 0320 	add.w	r3, r7, #32
 800e65e:	3378      	adds	r3, #120	; 0x78
 800e660:	4618      	mov	r0, r3
 800e662:	f7fe feab 	bl	800d3bc <Filter_Bypassed>
	}
	if(P_Filter->Other.bit.PHASE)///
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	781b      	ldrb	r3, [r3, #0]
 800e66a:	f003 0310 	and.w	r3, r3, #16
 800e66e:	b2db      	uxtb	r3, r3
 800e670:	2b00      	cmp	r3, #0
 800e672:	d014      	beq.n	800e69e <Dsp_GEN_Filter+0x4be>
	{
		buff_double[0][0] = -buff_double[0][0];
 800e674:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e678:	4692      	mov	sl, r2
 800e67a:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800e67e:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[0][1] = -buff_double[0][1];
 800e682:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e686:	4690      	mov	r8, r2
 800e688:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800e68c:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[0][2] = -buff_double[0][2];
 800e690:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e694:	4614      	mov	r4, r2
 800e696:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800e69a:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800e69e:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d012      	beq.n	800e6cc <Dsp_GEN_Filter+0x4ec>
 800e6a6:	79fb      	ldrb	r3, [r7, #7]
 800e6a8:	3301      	adds	r3, #1
 800e6aa:	4a5c      	ldr	r2, [pc, #368]	; (800e81c <Dsp_GEN_Filter+0x63c>)
 800e6ac:	4413      	add	r3, r2
 800e6ae:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800e6b2:	2b01      	cmp	r3, #1
 800e6b4:	d10a      	bne.n	800e6cc <Dsp_GEN_Filter+0x4ec>
	{
		Dsp_Mute_A(Channel+1,DSP_MUTE,0);
 800e6b6:	79fb      	ldrb	r3, [r7, #7]
 800e6b8:	3301      	adds	r3, #1
 800e6ba:	b2db      	uxtb	r3, r3
 800e6bc:	2200      	movs	r2, #0
 800e6be:	2100      	movs	r1, #0
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f000 fced 	bl	800f0a0 <Dsp_Mute_A>
		SysWaitMs(10);
 800e6c6:	200a      	movs	r0, #10
 800e6c8:	f002 fe54 	bl	8011374 <SysWaitMs>
	}
	for(index=0;index<4;index++)
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800e6d2:	e06e      	b.n	800e7b2 <Dsp_GEN_Filter+0x5d2>
	{
		SIGMASTUDIOTYPE(buff_double[index][0],&buff[0]);
 800e6d4:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800e6d8:	4613      	mov	r3, r2
 800e6da:	009b      	lsls	r3, r3, #2
 800e6dc:	4413      	add	r3, r2
 800e6de:	00db      	lsls	r3, r3, #3
 800e6e0:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800e6e4:	4413      	add	r3, r2
 800e6e6:	3ba8      	subs	r3, #168	; 0xa8
 800e6e8:	cb18      	ldmia	r3, {r3, r4}
 800e6ea:	f107 020c 	add.w	r2, r7, #12
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	4621      	mov	r1, r4
 800e6f2:	f7fd fc43 	bl	800bf7c <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][1],&buff[4]);
 800e6f6:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800e6fa:	4613      	mov	r3, r2
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	4413      	add	r3, r2
 800e700:	00db      	lsls	r3, r3, #3
 800e702:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800e706:	4413      	add	r3, r2
 800e708:	3ba0      	subs	r3, #160	; 0xa0
 800e70a:	cb18      	ldmia	r3, {r3, r4}
 800e70c:	f107 020c 	add.w	r2, r7, #12
 800e710:	3204      	adds	r2, #4
 800e712:	4618      	mov	r0, r3
 800e714:	4621      	mov	r1, r4
 800e716:	f7fd fc31 	bl	800bf7c <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][2],&buff[8]);
 800e71a:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800e71e:	4613      	mov	r3, r2
 800e720:	009b      	lsls	r3, r3, #2
 800e722:	4413      	add	r3, r2
 800e724:	00db      	lsls	r3, r3, #3
 800e726:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800e72a:	4413      	add	r3, r2
 800e72c:	3b98      	subs	r3, #152	; 0x98
 800e72e:	cb18      	ldmia	r3, {r3, r4}
 800e730:	f107 020c 	add.w	r2, r7, #12
 800e734:	3208      	adds	r2, #8
 800e736:	4618      	mov	r0, r3
 800e738:	4621      	mov	r1, r4
 800e73a:	f7fd fc1f 	bl	800bf7c <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][3],&buff[12]);
 800e73e:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800e742:	4613      	mov	r3, r2
 800e744:	009b      	lsls	r3, r3, #2
 800e746:	4413      	add	r3, r2
 800e748:	00db      	lsls	r3, r3, #3
 800e74a:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800e74e:	4413      	add	r3, r2
 800e750:	3b90      	subs	r3, #144	; 0x90
 800e752:	cb18      	ldmia	r3, {r3, r4}
 800e754:	f107 020c 	add.w	r2, r7, #12
 800e758:	320c      	adds	r2, #12
 800e75a:	4618      	mov	r0, r3
 800e75c:	4621      	mov	r1, r4
 800e75e:	f7fd fc0d 	bl	800bf7c <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][4],&buff[16]);
 800e762:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800e766:	4613      	mov	r3, r2
 800e768:	009b      	lsls	r3, r3, #2
 800e76a:	4413      	add	r3, r2
 800e76c:	00db      	lsls	r3, r3, #3
 800e76e:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800e772:	4413      	add	r3, r2
 800e774:	3b88      	subs	r3, #136	; 0x88
 800e776:	cb18      	ldmia	r3, {r3, r4}
 800e778:	f107 020c 	add.w	r2, r7, #12
 800e77c:	3210      	adds	r2, #16
 800e77e:	4618      	mov	r0, r3
 800e780:	4621      	mov	r1, r4
 800e782:	f7fd fbfb 	bl	800bf7c <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, GEN_Filter_addr[Channel][HPLP][index],   5, buff);
 800e786:	79f9      	ldrb	r1, [r7, #7]
 800e788:	79ba      	ldrb	r2, [r7, #6]
 800e78a:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800e78e:	4824      	ldr	r0, [pc, #144]	; (800e820 <Dsp_GEN_Filter+0x640>)
 800e790:	0049      	lsls	r1, r1, #1
 800e792:	440a      	add	r2, r1
 800e794:	0092      	lsls	r2, r2, #2
 800e796:	4413      	add	r3, r2
 800e798:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 800e79c:	f107 030c 	add.w	r3, r7, #12
 800e7a0:	2205      	movs	r2, #5
 800e7a2:	2000      	movs	r0, #0
 800e7a4:	f7fd ffb6 	bl	800c714 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<4;index++)
 800e7a8:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800e7ac:	3301      	adds	r3, #1
 800e7ae:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800e7b2:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800e7b6:	2b03      	cmp	r3, #3
 800e7b8:	d98c      	bls.n	800e6d4 <Dsp_GEN_Filter+0x4f4>
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800e7ba:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d012      	beq.n	800e7e8 <Dsp_GEN_Filter+0x608>
 800e7c2:	79fb      	ldrb	r3, [r7, #7]
 800e7c4:	3301      	adds	r3, #1
 800e7c6:	4a15      	ldr	r2, [pc, #84]	; (800e81c <Dsp_GEN_Filter+0x63c>)
 800e7c8:	4413      	add	r3, r2
 800e7ca:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800e7ce:	2b01      	cmp	r3, #1
 800e7d0:	d10a      	bne.n	800e7e8 <Dsp_GEN_Filter+0x608>
	{
		SysWaitMs(30);
 800e7d2:	201e      	movs	r0, #30
 800e7d4:	f002 fdce 	bl	8011374 <SysWaitMs>
		Dsp_Mute_A(Channel+1,DSP_UNMUTE,0);
 800e7d8:	79fb      	ldrb	r3, [r7, #7]
 800e7da:	3301      	adds	r3, #1
 800e7dc:	b2db      	uxtb	r3, r3
 800e7de:	2200      	movs	r2, #0
 800e7e0:	2101      	movs	r1, #1
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	f000 fc5c 	bl	800f0a0 <Dsp_Mute_A>
	}
	App_Dsp.Dsp_Data.FiltersData[Channel][HPLP] = *P_Filter;
 800e7e8:	79f9      	ldrb	r1, [r7, #7]
 800e7ea:	79bb      	ldrb	r3, [r7, #6]
 800e7ec:	480b      	ldr	r0, [pc, #44]	; (800e81c <Dsp_GEN_Filter+0x63c>)
 800e7ee:	461a      	mov	r2, r3
 800e7f0:	0052      	lsls	r2, r2, #1
 800e7f2:	441a      	add	r2, r3
 800e7f4:	0093      	lsls	r3, r2, #2
 800e7f6:	461a      	mov	r2, r3
 800e7f8:	460b      	mov	r3, r1
 800e7fa:	005b      	lsls	r3, r3, #1
 800e7fc:	440b      	add	r3, r1
 800e7fe:	00db      	lsls	r3, r3, #3
 800e800:	4413      	add	r3, r2
 800e802:	4403      	add	r3, r0
 800e804:	33b0      	adds	r3, #176	; 0xb0
 800e806:	683a      	ldr	r2, [r7, #0]
 800e808:	ca07      	ldmia	r2, {r0, r1, r2}
 800e80a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800e80e:	2301      	movs	r3, #1
}
 800e810:	4618      	mov	r0, r3
 800e812:	37cc      	adds	r7, #204	; 0xcc
 800e814:	46bd      	mov	sp, r7
 800e816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e81a:	bf00      	nop
 800e81c:	20003010 	.word	0x20003010
 800e820:	0802278c 	.word	0x0802278c

0800e824 <Dsp_Mix_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Mix_Init(void)
{
 800e824:	b480      	push	{r7}
 800e826:	b083      	sub	sp, #12
 800e828:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800e82a:	2300      	movs	r3, #0
 800e82c:	80fb      	strh	r3, [r7, #6]
 800e82e:	e030      	b.n	800e892 <Dsp_Mix_Init+0x6e>
	{
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800e830:	2300      	movs	r3, #0
 800e832:	80bb      	strh	r3, [r7, #4]
 800e834:	e027      	b.n	800e886 <Dsp_Mix_Init+0x62>
		{
			if((index==0x00)||(index0==0x00)||(index==index0))
 800e836:	88fb      	ldrh	r3, [r7, #6]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d006      	beq.n	800e84a <Dsp_Mix_Init+0x26>
 800e83c:	88bb      	ldrh	r3, [r7, #4]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d003      	beq.n	800e84a <Dsp_Mix_Init+0x26>
 800e842:	88fa      	ldrh	r2, [r7, #6]
 800e844:	88bb      	ldrh	r3, [r7, #4]
 800e846:	429a      	cmp	r2, r3
 800e848:	d10d      	bne.n	800e866 <Dsp_Mix_Init+0x42>
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_DEFAULT;
 800e84a:	88fa      	ldrh	r2, [r7, #6]
 800e84c:	88b9      	ldrh	r1, [r7, #4]
 800e84e:	4815      	ldr	r0, [pc, #84]	; (800e8a4 <Dsp_Mix_Init+0x80>)
 800e850:	4613      	mov	r3, r2
 800e852:	009b      	lsls	r3, r3, #2
 800e854:	4413      	add	r3, r2
 800e856:	005b      	lsls	r3, r3, #1
 800e858:	4413      	add	r3, r2
 800e85a:	4403      	add	r3, r0
 800e85c:	440b      	add	r3, r1
 800e85e:	334c      	adds	r3, #76	; 0x4c
 800e860:	2290      	movs	r2, #144	; 0x90
 800e862:	701a      	strb	r2, [r3, #0]
 800e864:	e00c      	b.n	800e880 <Dsp_Mix_Init+0x5c>
			else
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_MIN;
 800e866:	88fa      	ldrh	r2, [r7, #6]
 800e868:	88b9      	ldrh	r1, [r7, #4]
 800e86a:	480e      	ldr	r0, [pc, #56]	; (800e8a4 <Dsp_Mix_Init+0x80>)
 800e86c:	4613      	mov	r3, r2
 800e86e:	009b      	lsls	r3, r3, #2
 800e870:	4413      	add	r3, r2
 800e872:	005b      	lsls	r3, r3, #1
 800e874:	4413      	add	r3, r2
 800e876:	4403      	add	r3, r0
 800e878:	440b      	add	r3, r1
 800e87a:	334c      	adds	r3, #76	; 0x4c
 800e87c:	2200      	movs	r2, #0
 800e87e:	701a      	strb	r2, [r3, #0]
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800e880:	88bb      	ldrh	r3, [r7, #4]
 800e882:	3301      	adds	r3, #1
 800e884:	80bb      	strh	r3, [r7, #4]
 800e886:	88bb      	ldrh	r3, [r7, #4]
 800e888:	2b0a      	cmp	r3, #10
 800e88a:	d9d4      	bls.n	800e836 <Dsp_Mix_Init+0x12>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800e88c:	88fb      	ldrh	r3, [r7, #6]
 800e88e:	3301      	adds	r3, #1
 800e890:	80fb      	strh	r3, [r7, #6]
 800e892:	88fb      	ldrh	r3, [r7, #6]
 800e894:	2b08      	cmp	r3, #8
 800e896:	d9cb      	bls.n	800e830 <Dsp_Mix_Init+0xc>
		}
	}
}
 800e898:	bf00      	nop
 800e89a:	370c      	adds	r7, #12
 800e89c:	46bd      	mov	sp, r7
 800e89e:	bc80      	pop	{r7}
 800e8a0:	4770      	bx	lr
 800e8a2:	bf00      	nop
 800e8a4:	20003010 	.word	0x20003010

0800e8a8 <Dsp_Mix_Mixer>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN50_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN60_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN70_ADDR
};
SCH_BOOL Dsp_Mix_Mixer(SCH_U8 Channel,SCH_U8 *data)
{
 800e8a8:	b590      	push	{r4, r7, lr}
 800e8aa:	b089      	sub	sp, #36	; 0x24
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	4603      	mov	r3, r0
 800e8b0:	6039      	str	r1, [r7, #0]
 800e8b2:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800e8b4:	2300      	movs	r3, #0
 800e8b6:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800e8b8:	79fb      	ldrb	r3, [r7, #7]
 800e8ba:	2b08      	cmp	r3, #8
 800e8bc:	d802      	bhi.n	800e8c4 <Dsp_Mix_Mixer+0x1c>
 800e8be:	79fb      	ldrb	r3, [r7, #7]
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d101      	bne.n	800e8c8 <Dsp_Mix_Mixer+0x20>
		return FALSE;
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	e057      	b.n	800e978 <Dsp_Mix_Mixer+0xd0>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	77fb      	strb	r3, [r7, #31]
 800e8cc:	e050      	b.n	800e970 <Dsp_Mix_Mixer+0xc8>
	{
		*data = LimitMaxMin(DSP_MIXER_MIN,*data,DSP_MIXER_MAX);
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	781b      	ldrb	r3, [r3, #0]
 800e8d2:	22ba      	movs	r2, #186	; 0xba
 800e8d4:	4619      	mov	r1, r3
 800e8d6:	2000      	movs	r0, #0
 800e8d8:	f002 fd7c 	bl	80113d4 <LimitMaxMin>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	b2da      	uxtb	r2, r3
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	701a      	strb	r2, [r3, #0]
		Data = (double)*data-144;
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	781b      	ldrb	r3, [r3, #0]
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	f7f1 fde3 	bl	80004b4 <__aeabi_ui2d>
 800e8ee:	f04f 0200 	mov.w	r2, #0
 800e8f2:	4b23      	ldr	r3, [pc, #140]	; (800e980 <Dsp_Mix_Mixer+0xd8>)
 800e8f4:	f7f1 fca0 	bl	8000238 <__aeabi_dsub>
 800e8f8:	4603      	mov	r3, r0
 800e8fa:	460c      	mov	r4, r1
 800e8fc:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800e900:	f04f 0200 	mov.w	r2, #0
 800e904:	4b1f      	ldr	r3, [pc, #124]	; (800e984 <Dsp_Mix_Mixer+0xdc>)
 800e906:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e90a:	f7f1 ff77 	bl	80007fc <__aeabi_ddiv>
 800e90e:	4603      	mov	r3, r0
 800e910:	460c      	mov	r4, r1
 800e912:	461a      	mov	r2, r3
 800e914:	4623      	mov	r3, r4
 800e916:	f04f 0000 	mov.w	r0, #0
 800e91a:	491b      	ldr	r1, [pc, #108]	; (800e988 <Dsp_Mix_Mixer+0xe0>)
 800e91c:	f004 faf2 	bl	8012f04 <pow>
 800e920:	f107 030c 	add.w	r3, r7, #12
 800e924:	461a      	mov	r2, r3
 800e926:	f7fd fb29 	bl	800bf7c <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_addr[Channel]+index, 1, buff);
 800e92a:	79fb      	ldrb	r3, [r7, #7]
 800e92c:	4a17      	ldr	r2, [pc, #92]	; (800e98c <Dsp_Mix_Mixer+0xe4>)
 800e92e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e932:	7ffb      	ldrb	r3, [r7, #31]
 800e934:	b29b      	uxth	r3, r3
 800e936:	4413      	add	r3, r2
 800e938:	b299      	uxth	r1, r3
 800e93a:	f107 030c 	add.w	r3, r7, #12
 800e93e:	2201      	movs	r2, #1
 800e940:	2000      	movs	r0, #0
 800e942:	f7fd fee7 	bl	800c714 <SIGMA_SAFELOAD_WRITE_REGISTER>
		App_Dsp.Dsp_Data.MixData[Channel][index+1] = *data++;
 800e946:	683b      	ldr	r3, [r7, #0]
 800e948:	1c5a      	adds	r2, r3, #1
 800e94a:	603a      	str	r2, [r7, #0]
 800e94c:	79fa      	ldrb	r2, [r7, #7]
 800e94e:	7ff9      	ldrb	r1, [r7, #31]
 800e950:	3101      	adds	r1, #1
 800e952:	781c      	ldrb	r4, [r3, #0]
 800e954:	480e      	ldr	r0, [pc, #56]	; (800e990 <Dsp_Mix_Mixer+0xe8>)
 800e956:	4613      	mov	r3, r2
 800e958:	009b      	lsls	r3, r3, #2
 800e95a:	4413      	add	r3, r2
 800e95c:	005b      	lsls	r3, r3, #1
 800e95e:	4413      	add	r3, r2
 800e960:	4403      	add	r3, r0
 800e962:	440b      	add	r3, r1
 800e964:	334c      	adds	r3, #76	; 0x4c
 800e966:	4622      	mov	r2, r4
 800e968:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800e96a:	7ffb      	ldrb	r3, [r7, #31]
 800e96c:	3301      	adds	r3, #1
 800e96e:	77fb      	strb	r3, [r7, #31]
 800e970:	7ffb      	ldrb	r3, [r7, #31]
 800e972:	2b09      	cmp	r3, #9
 800e974:	d9ab      	bls.n	800e8ce <Dsp_Mix_Mixer+0x26>
	}
	return TRUE;
 800e976:	2301      	movs	r3, #1
}
 800e978:	4618      	mov	r0, r3
 800e97a:	3724      	adds	r7, #36	; 0x24
 800e97c:	46bd      	mov	sp, r7
 800e97e:	bd90      	pop	{r4, r7, pc}
 800e980:	40620000 	.word	0x40620000
 800e984:	40340000 	.word	0x40340000
 800e988:	40240000 	.word	0x40240000
 800e98c:	0802280c 	.word	0x0802280c
 800e990:	20003010 	.word	0x20003010

0800e994 <Dsp_Mix_Input>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN7_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN8_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN9_ADDR
};
SCH_BOOL Dsp_Mix_Input(SCH_U8 data)
{
 800e994:	b590      	push	{r4, r7, lr}
 800e996:	b089      	sub	sp, #36	; 0x24
 800e998:	af00      	add	r7, sp, #0
 800e99a:	4603      	mov	r3, r0
 800e99c:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800e99e:	2300      	movs	r3, #0
 800e9a0:	60fb      	str	r3, [r7, #12]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	77fb      	strb	r3, [r7, #31]
 800e9a6:	e02e      	b.n	800ea06 <Dsp_Mix_Input+0x72>
	{
		Data = (double)data-144;
 800e9a8:	79fb      	ldrb	r3, [r7, #7]
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	f7f1 fd82 	bl	80004b4 <__aeabi_ui2d>
 800e9b0:	f04f 0200 	mov.w	r2, #0
 800e9b4:	4b18      	ldr	r3, [pc, #96]	; (800ea18 <Dsp_Mix_Input+0x84>)
 800e9b6:	f7f1 fc3f 	bl	8000238 <__aeabi_dsub>
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	460c      	mov	r4, r1
 800e9be:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800e9c2:	f04f 0200 	mov.w	r2, #0
 800e9c6:	4b15      	ldr	r3, [pc, #84]	; (800ea1c <Dsp_Mix_Input+0x88>)
 800e9c8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e9cc:	f7f1 ff16 	bl	80007fc <__aeabi_ddiv>
 800e9d0:	4603      	mov	r3, r0
 800e9d2:	460c      	mov	r4, r1
 800e9d4:	461a      	mov	r2, r3
 800e9d6:	4623      	mov	r3, r4
 800e9d8:	f04f 0000 	mov.w	r0, #0
 800e9dc:	4910      	ldr	r1, [pc, #64]	; (800ea20 <Dsp_Mix_Input+0x8c>)
 800e9de:	f004 fa91 	bl	8012f04 <pow>
 800e9e2:	f107 030c 	add.w	r3, r7, #12
 800e9e6:	461a      	mov	r2, r3
 800e9e8:	f7fd fac8 	bl	800bf7c <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_Input_addr[index], 1, buff);
 800e9ec:	7ffb      	ldrb	r3, [r7, #31]
 800e9ee:	4a0d      	ldr	r2, [pc, #52]	; (800ea24 <Dsp_Mix_Input+0x90>)
 800e9f0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800e9f4:	f107 030c 	add.w	r3, r7, #12
 800e9f8:	2201      	movs	r2, #1
 800e9fa:	2000      	movs	r0, #0
 800e9fc:	f7fd fe8a 	bl	800c714 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800ea00:	7ffb      	ldrb	r3, [r7, #31]
 800ea02:	3301      	adds	r3, #1
 800ea04:	77fb      	strb	r3, [r7, #31]
 800ea06:	7ffb      	ldrb	r3, [r7, #31]
 800ea08:	2b09      	cmp	r3, #9
 800ea0a:	d9cd      	bls.n	800e9a8 <Dsp_Mix_Input+0x14>
	}
	return TRUE;
 800ea0c:	2301      	movs	r3, #1
}
 800ea0e:	4618      	mov	r0, r3
 800ea10:	3724      	adds	r7, #36	; 0x24
 800ea12:	46bd      	mov	sp, r7
 800ea14:	bd90      	pop	{r4, r7, pc}
 800ea16:	bf00      	nop
 800ea18:	40620000 	.word	0x40620000
 800ea1c:	40340000 	.word	0x40340000
 800ea20:	40240000 	.word	0x40240000
 800ea24:	08022820 	.word	0x08022820

0800ea28 <Dsp_Info_Data>:
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
};
void Dsp_Info_Data(SCH_U8 Channel,SCH_U8 *Cnt)
{
 800ea28:	b5b0      	push	{r4, r5, r7, lr}
 800ea2a:	b084      	sub	sp, #16
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	4603      	mov	r3, r0
 800ea30:	6039      	str	r1, [r7, #0]
 800ea32:	71fb      	strb	r3, [r7, #7]
	SCH_U8 DataBuff[4];
	SCH_S32 Data_S32;
	SIGMA_READ(DEVICE_ADDR_IC_1|0x01,Mix_READBACK_addr[Channel-1],DataBuff);
 800ea34:	79fb      	ldrb	r3, [r7, #7]
 800ea36:	3b01      	subs	r3, #1
 800ea38:	4a7a      	ldr	r2, [pc, #488]	; (800ec24 <Dsp_Info_Data+0x1fc>)
 800ea3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ea3e:	f107 0208 	add.w	r2, r7, #8
 800ea42:	4619      	mov	r1, r3
 800ea44:	2001      	movs	r0, #1
 800ea46:	f7fd fe03 	bl	800c650 <SIGMA_READ>
	Data_S32 = (DataBuff[0]<<24)+(DataBuff[1]<<16)+(DataBuff[2]<<8)+DataBuff[3];
 800ea4a:	7a3b      	ldrb	r3, [r7, #8]
 800ea4c:	061a      	lsls	r2, r3, #24
 800ea4e:	7a7b      	ldrb	r3, [r7, #9]
 800ea50:	041b      	lsls	r3, r3, #16
 800ea52:	441a      	add	r2, r3
 800ea54:	7abb      	ldrb	r3, [r7, #10]
 800ea56:	021b      	lsls	r3, r3, #8
 800ea58:	4413      	add	r3, r2
 800ea5a:	7afa      	ldrb	r2, [r7, #11]
 800ea5c:	4413      	add	r3, r2
 800ea5e:	60fb      	str	r3, [r7, #12]
	Data_dbe[Channel-1] = fabs((double)Data_S32/0x1000000);
 800ea60:	68f8      	ldr	r0, [r7, #12]
 800ea62:	f7f1 fd37 	bl	80004d4 <__aeabi_i2d>
 800ea66:	f04f 0200 	mov.w	r2, #0
 800ea6a:	4b6f      	ldr	r3, [pc, #444]	; (800ec28 <Dsp_Info_Data+0x200>)
 800ea6c:	f7f1 fec6 	bl	80007fc <__aeabi_ddiv>
 800ea70:	4602      	mov	r2, r0
 800ea72:	460b      	mov	r3, r1
 800ea74:	79f9      	ldrb	r1, [r7, #7]
 800ea76:	3901      	subs	r1, #1
 800ea78:	4614      	mov	r4, r2
 800ea7a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800ea7e:	4a6b      	ldr	r2, [pc, #428]	; (800ec2c <Dsp_Info_Data+0x204>)
 800ea80:	00cb      	lsls	r3, r1, #3
 800ea82:	4413      	add	r3, r2
 800ea84:	e9c3 4500 	strd	r4, r5, [r3]
	if(Data_dbe[Channel-1] == 0)
 800ea88:	79fb      	ldrb	r3, [r7, #7]
 800ea8a:	3b01      	subs	r3, #1
 800ea8c:	4a67      	ldr	r2, [pc, #412]	; (800ec2c <Dsp_Info_Data+0x204>)
 800ea8e:	00db      	lsls	r3, r3, #3
 800ea90:	4413      	add	r3, r2
 800ea92:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ea96:	f04f 0200 	mov.w	r2, #0
 800ea9a:	f04f 0300 	mov.w	r3, #0
 800ea9e:	f7f1 ffeb 	bl	8000a78 <__aeabi_dcmpeq>
 800eaa2:	4603      	mov	r3, r0
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d005      	beq.n	800eab4 <Dsp_Info_Data+0x8c>
	{
		Dsp_REM_Flag[Channel-1] = 0;
 800eaa8:	79fb      	ldrb	r3, [r7, #7]
 800eaaa:	3b01      	subs	r3, #1
 800eaac:	4a60      	ldr	r2, [pc, #384]	; (800ec30 <Dsp_Info_Data+0x208>)
 800eaae:	2100      	movs	r1, #0
 800eab0:	54d1      	strb	r1, [r2, r3]
	}
	else
	{
		*Cnt = 0;
	}
}
 800eab2:	e0b3      	b.n	800ec1c <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] < Data_dbe_MaxMin[Channel-1][0])
 800eab4:	79fb      	ldrb	r3, [r7, #7]
 800eab6:	3b01      	subs	r3, #1
 800eab8:	4a5c      	ldr	r2, [pc, #368]	; (800ec2c <Dsp_Info_Data+0x204>)
 800eaba:	00db      	lsls	r3, r3, #3
 800eabc:	4413      	add	r3, r2
 800eabe:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eac2:	79fb      	ldrb	r3, [r7, #7]
 800eac4:	1e5a      	subs	r2, r3, #1
 800eac6:	4c5b      	ldr	r4, [pc, #364]	; (800ec34 <Dsp_Info_Data+0x20c>)
 800eac8:	4613      	mov	r3, r2
 800eaca:	005b      	lsls	r3, r3, #1
 800eacc:	4413      	add	r3, r2
 800eace:	00db      	lsls	r3, r3, #3
 800ead0:	4423      	add	r3, r4
 800ead2:	cb18      	ldmia	r3, {r3, r4}
 800ead4:	461a      	mov	r2, r3
 800ead6:	4623      	mov	r3, r4
 800ead8:	f7f1 ffd8 	bl	8000a8c <__aeabi_dcmplt>
 800eadc:	4603      	mov	r3, r0
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d033      	beq.n	800eb4a <Dsp_Info_Data+0x122>
		if(*Cnt >= 50)
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	781b      	ldrb	r3, [r3, #0]
 800eae6:	2b31      	cmp	r3, #49	; 0x31
 800eae8:	d904      	bls.n	800eaf4 <Dsp_Info_Data+0xcc>
			Dsp_REM_Flag[Channel-1] = 0;
 800eaea:	79fb      	ldrb	r3, [r7, #7]
 800eaec:	3b01      	subs	r3, #1
 800eaee:	4a50      	ldr	r2, [pc, #320]	; (800ec30 <Dsp_Info_Data+0x208>)
 800eaf0:	2100      	movs	r1, #0
 800eaf2:	54d1      	strb	r1, [r2, r3]
		if(++*Cnt >= 100)
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	781b      	ldrb	r3, [r3, #0]
 800eaf8:	3301      	adds	r3, #1
 800eafa:	b2da      	uxtb	r2, r3
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	701a      	strb	r2, [r3, #0]
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	2b63      	cmp	r3, #99	; 0x63
 800eb06:	d916      	bls.n	800eb36 <Dsp_Info_Data+0x10e>
			*Cnt = 0;
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	701a      	strb	r2, [r3, #0]
			if(Dsp_Audio_Flag[Channel-1] == 0)
 800eb0e:	79fb      	ldrb	r3, [r7, #7]
 800eb10:	3b01      	subs	r3, #1
 800eb12:	4a49      	ldr	r2, [pc, #292]	; (800ec38 <Dsp_Info_Data+0x210>)
 800eb14:	5cd3      	ldrb	r3, [r2, r3]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d10d      	bne.n	800eb36 <Dsp_Info_Data+0x10e>
				Dsp_Audio_Flag[Channel-1] = 1;
 800eb1a:	79fb      	ldrb	r3, [r7, #7]
 800eb1c:	3b01      	subs	r3, #1
 800eb1e:	4a46      	ldr	r2, [pc, #280]	; (800ec38 <Dsp_Info_Data+0x210>)
 800eb20:	2101      	movs	r1, #1
 800eb22:	54d1      	strb	r1, [r2, r3]
				Dsp_Mute_A(Channel,DSP_MUTE,1);
 800eb24:	79fb      	ldrb	r3, [r7, #7]
 800eb26:	2201      	movs	r2, #1
 800eb28:	2100      	movs	r1, #0
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f000 fab8 	bl	800f0a0 <Dsp_Mute_A>
				AudioMute(HARDON);
 800eb30:	2002      	movs	r0, #2
 800eb32:	f001 fcdf 	bl	80104f4 <AudioMute>
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800eb36:	79fb      	ldrb	r3, [r7, #7]
 800eb38:	3b01      	subs	r3, #1
 800eb3a:	4a3f      	ldr	r2, [pc, #252]	; (800ec38 <Dsp_Info_Data+0x210>)
 800eb3c:	5cd3      	ldrb	r3, [r2, r3]
 800eb3e:	2b01      	cmp	r3, #1
 800eb40:	d16c      	bne.n	800ec1c <Dsp_Info_Data+0x1f4>
			*Cnt = 0;
 800eb42:	683b      	ldr	r3, [r7, #0]
 800eb44:	2200      	movs	r2, #0
 800eb46:	701a      	strb	r2, [r3, #0]
}
 800eb48:	e068      	b.n	800ec1c <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][1])
 800eb4a:	79fb      	ldrb	r3, [r7, #7]
 800eb4c:	3b01      	subs	r3, #1
 800eb4e:	4a37      	ldr	r2, [pc, #220]	; (800ec2c <Dsp_Info_Data+0x204>)
 800eb50:	00db      	lsls	r3, r3, #3
 800eb52:	4413      	add	r3, r2
 800eb54:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eb58:	79fb      	ldrb	r3, [r7, #7]
 800eb5a:	1e5a      	subs	r2, r3, #1
 800eb5c:	4c35      	ldr	r4, [pc, #212]	; (800ec34 <Dsp_Info_Data+0x20c>)
 800eb5e:	4613      	mov	r3, r2
 800eb60:	005b      	lsls	r3, r3, #1
 800eb62:	4413      	add	r3, r2
 800eb64:	00db      	lsls	r3, r3, #3
 800eb66:	4423      	add	r3, r4
 800eb68:	3308      	adds	r3, #8
 800eb6a:	cb18      	ldmia	r3, {r3, r4}
 800eb6c:	461a      	mov	r2, r3
 800eb6e:	4623      	mov	r3, r4
 800eb70:	f7f1 ffaa 	bl	8000ac8 <__aeabi_dcmpgt>
 800eb74:	4603      	mov	r3, r0
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d04d      	beq.n	800ec16 <Dsp_Info_Data+0x1ee>
		if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][2])
 800eb7a:	79fb      	ldrb	r3, [r7, #7]
 800eb7c:	3b01      	subs	r3, #1
 800eb7e:	4a2b      	ldr	r2, [pc, #172]	; (800ec2c <Dsp_Info_Data+0x204>)
 800eb80:	00db      	lsls	r3, r3, #3
 800eb82:	4413      	add	r3, r2
 800eb84:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eb88:	79fb      	ldrb	r3, [r7, #7]
 800eb8a:	1e5a      	subs	r2, r3, #1
 800eb8c:	4c29      	ldr	r4, [pc, #164]	; (800ec34 <Dsp_Info_Data+0x20c>)
 800eb8e:	4613      	mov	r3, r2
 800eb90:	005b      	lsls	r3, r3, #1
 800eb92:	4413      	add	r3, r2
 800eb94:	00db      	lsls	r3, r3, #3
 800eb96:	4423      	add	r3, r4
 800eb98:	3310      	adds	r3, #16
 800eb9a:	cb18      	ldmia	r3, {r3, r4}
 800eb9c:	461a      	mov	r2, r3
 800eb9e:	4623      	mov	r3, r4
 800eba0:	f7f1 ff92 	bl	8000ac8 <__aeabi_dcmpgt>
 800eba4:	4603      	mov	r3, r0
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d016      	beq.n	800ebd8 <Dsp_Info_Data+0x1b0>
			if(SysPower.nPowerState == POWER_NORMAL_RUN)
 800ebaa:	4b24      	ldr	r3, [pc, #144]	; (800ec3c <Dsp_Info_Data+0x214>)
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	2b06      	cmp	r3, #6
 800ebb0:	d115      	bne.n	800ebde <Dsp_Info_Data+0x1b6>
				if(++*Cnt >= 10)
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	781b      	ldrb	r3, [r3, #0]
 800ebb6:	3301      	adds	r3, #1
 800ebb8:	b2da      	uxtb	r2, r3
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	701a      	strb	r2, [r3, #0]
 800ebbe:	683b      	ldr	r3, [r7, #0]
 800ebc0:	781b      	ldrb	r3, [r3, #0]
 800ebc2:	2b09      	cmp	r3, #9
 800ebc4:	d90b      	bls.n	800ebde <Dsp_Info_Data+0x1b6>
					*Cnt = 0;
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	2200      	movs	r2, #0
 800ebca:	701a      	strb	r2, [r3, #0]
					Dsp_REM_Flag[Channel-1] = 1;
 800ebcc:	79fb      	ldrb	r3, [r7, #7]
 800ebce:	3b01      	subs	r3, #1
 800ebd0:	4a17      	ldr	r2, [pc, #92]	; (800ec30 <Dsp_Info_Data+0x208>)
 800ebd2:	2101      	movs	r1, #1
 800ebd4:	54d1      	strb	r1, [r2, r3]
 800ebd6:	e002      	b.n	800ebde <Dsp_Info_Data+0x1b6>
			*Cnt = 0;
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	2200      	movs	r2, #0
 800ebdc:	701a      	strb	r2, [r3, #0]
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800ebde:	79fb      	ldrb	r3, [r7, #7]
 800ebe0:	3b01      	subs	r3, #1
 800ebe2:	4a15      	ldr	r2, [pc, #84]	; (800ec38 <Dsp_Info_Data+0x210>)
 800ebe4:	5cd3      	ldrb	r3, [r2, r3]
 800ebe6:	2b01      	cmp	r3, #1
 800ebe8:	d118      	bne.n	800ec1c <Dsp_Info_Data+0x1f4>
			Dsp_Audio_Flag[Channel-1] = 0;
 800ebea:	79fb      	ldrb	r3, [r7, #7]
 800ebec:	3b01      	subs	r3, #1
 800ebee:	4a12      	ldr	r2, [pc, #72]	; (800ec38 <Dsp_Info_Data+0x210>)
 800ebf0:	2100      	movs	r1, #0
 800ebf2:	54d1      	strb	r1, [r2, r3]
			if(App_Dsp.Dsp_Data.Mute[Channel] == DSP_UNMUTE)
 800ebf4:	79fb      	ldrb	r3, [r7, #7]
 800ebf6:	4a12      	ldr	r2, [pc, #72]	; (800ec40 <Dsp_Info_Data+0x218>)
 800ebf8:	4413      	add	r3, r2
 800ebfa:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800ebfe:	2b01      	cmp	r3, #1
 800ec00:	d10c      	bne.n	800ec1c <Dsp_Info_Data+0x1f4>
				Dsp_Mute_A(Channel,DSP_UNMUTE,1);
 800ec02:	79fb      	ldrb	r3, [r7, #7]
 800ec04:	2201      	movs	r2, #1
 800ec06:	2101      	movs	r1, #1
 800ec08:	4618      	mov	r0, r3
 800ec0a:	f000 fa49 	bl	800f0a0 <Dsp_Mute_A>
				AudioMute(HARDOFF);
 800ec0e:	2003      	movs	r0, #3
 800ec10:	f001 fc70 	bl	80104f4 <AudioMute>
}
 800ec14:	e002      	b.n	800ec1c <Dsp_Info_Data+0x1f4>
		*Cnt = 0;
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	2200      	movs	r2, #0
 800ec1a:	701a      	strb	r2, [r3, #0]
}
 800ec1c:	bf00      	nop
 800ec1e:	3710      	adds	r7, #16
 800ec20:	46bd      	mov	sp, r7
 800ec22:	bdb0      	pop	{r4, r5, r7, pc}
 800ec24:	08022834 	.word	0x08022834
 800ec28:	41700000 	.word	0x41700000
 800ec2c:	20003e18 	.word	0x20003e18
 800ec30:	200000e8 	.word	0x200000e8
 800ec34:	08022848 	.word	0x08022848
 800ec38:	20003e58 	.word	0x20003e58
 800ec3c:	20003e60 	.word	0x20003e60
 800ec40:	20003010 	.word	0x20003010

0800ec44 <Dsp_Info_Det>:
void Dsp_Info_Det(void)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b082      	sub	sp, #8
 800ec48:	af00      	add	r7, sp, #0
	SCH_U8 index;
	static SCH_U8 Timer=0;
	static SCH_U8 Cnt[DSP_CHANNEL_CNT];
	if(App_Dsp.DspPwrState != DSP_NORMAL)
 800ec4a:	4b39      	ldr	r3, [pc, #228]	; (800ed30 <Dsp_Info_Det+0xec>)
 800ec4c:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800ec50:	2b03      	cmp	r3, #3
 800ec52:	d162      	bne.n	800ed1a <Dsp_Info_Det+0xd6>
		return;
	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 800ec54:	4b37      	ldr	r3, [pc, #220]	; (800ed34 <Dsp_Info_Det+0xf0>)
 800ec56:	781b      	ldrb	r3, [r3, #0]
 800ec58:	2b06      	cmp	r3, #6
 800ec5a:	d160      	bne.n	800ed1e <Dsp_Info_Det+0xda>
		return;
	if(App_Dsp.DSP_Updata_State != UpData_Idle)
 800ec5c:	4b34      	ldr	r3, [pc, #208]	; (800ed30 <Dsp_Info_Det+0xec>)
 800ec5e:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d15d      	bne.n	800ed22 <Dsp_Info_Det+0xde>
		return;
	switch(Timer)
 800ec66:	4b34      	ldr	r3, [pc, #208]	; (800ed38 <Dsp_Info_Det+0xf4>)
 800ec68:	781b      	ldrb	r3, [r3, #0]
 800ec6a:	2b07      	cmp	r3, #7
 800ec6c:	d83a      	bhi.n	800ece4 <Dsp_Info_Det+0xa0>
 800ec6e:	a201      	add	r2, pc, #4	; (adr r2, 800ec74 <Dsp_Info_Det+0x30>)
 800ec70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec74:	0800ec95 	.word	0x0800ec95
 800ec78:	0800ec9f 	.word	0x0800ec9f
 800ec7c:	0800eca9 	.word	0x0800eca9
 800ec80:	0800ecb3 	.word	0x0800ecb3
 800ec84:	0800ecbd 	.word	0x0800ecbd
 800ec88:	0800ecc7 	.word	0x0800ecc7
 800ec8c:	0800ecd1 	.word	0x0800ecd1
 800ec90:	0800ecdb 	.word	0x0800ecdb
	{
		case 0:
			Dsp_Info_Data(1,&Cnt[0]);
 800ec94:	4929      	ldr	r1, [pc, #164]	; (800ed3c <Dsp_Info_Det+0xf8>)
 800ec96:	2001      	movs	r0, #1
 800ec98:	f7ff fec6 	bl	800ea28 <Dsp_Info_Data>
			break;
 800ec9c:	e023      	b.n	800ece6 <Dsp_Info_Det+0xa2>
		case 1:
			Dsp_Info_Data(2,&Cnt[1]);
 800ec9e:	4928      	ldr	r1, [pc, #160]	; (800ed40 <Dsp_Info_Det+0xfc>)
 800eca0:	2002      	movs	r0, #2
 800eca2:	f7ff fec1 	bl	800ea28 <Dsp_Info_Data>
			break;
 800eca6:	e01e      	b.n	800ece6 <Dsp_Info_Det+0xa2>
		case 2:
			Dsp_Info_Data(3,&Cnt[2]);
 800eca8:	4926      	ldr	r1, [pc, #152]	; (800ed44 <Dsp_Info_Det+0x100>)
 800ecaa:	2003      	movs	r0, #3
 800ecac:	f7ff febc 	bl	800ea28 <Dsp_Info_Data>
			break;
 800ecb0:	e019      	b.n	800ece6 <Dsp_Info_Det+0xa2>
		case 3:
			Dsp_Info_Data(4,&Cnt[3]);
 800ecb2:	4925      	ldr	r1, [pc, #148]	; (800ed48 <Dsp_Info_Det+0x104>)
 800ecb4:	2004      	movs	r0, #4
 800ecb6:	f7ff feb7 	bl	800ea28 <Dsp_Info_Data>
			break;
 800ecba:	e014      	b.n	800ece6 <Dsp_Info_Det+0xa2>
		case 4:
			Dsp_Info_Data(5,&Cnt[4]);
 800ecbc:	4923      	ldr	r1, [pc, #140]	; (800ed4c <Dsp_Info_Det+0x108>)
 800ecbe:	2005      	movs	r0, #5
 800ecc0:	f7ff feb2 	bl	800ea28 <Dsp_Info_Data>
			break;
 800ecc4:	e00f      	b.n	800ece6 <Dsp_Info_Det+0xa2>
		case 5:
			Dsp_Info_Data(6,&Cnt[5]);
 800ecc6:	4922      	ldr	r1, [pc, #136]	; (800ed50 <Dsp_Info_Det+0x10c>)
 800ecc8:	2006      	movs	r0, #6
 800ecca:	f7ff fead 	bl	800ea28 <Dsp_Info_Data>
			break;
 800ecce:	e00a      	b.n	800ece6 <Dsp_Info_Det+0xa2>
		case 6:
			Dsp_Info_Data(7,&Cnt[6]);
 800ecd0:	4920      	ldr	r1, [pc, #128]	; (800ed54 <Dsp_Info_Det+0x110>)
 800ecd2:	2007      	movs	r0, #7
 800ecd4:	f7ff fea8 	bl	800ea28 <Dsp_Info_Data>
			break;
 800ecd8:	e005      	b.n	800ece6 <Dsp_Info_Det+0xa2>
		case 7:
			Dsp_Info_Data(8,&Cnt[7]);
 800ecda:	491f      	ldr	r1, [pc, #124]	; (800ed58 <Dsp_Info_Det+0x114>)
 800ecdc:	2008      	movs	r0, #8
 800ecde:	f7ff fea3 	bl	800ea28 <Dsp_Info_Data>
			break;
 800ece2:	e000      	b.n	800ece6 <Dsp_Info_Det+0xa2>
		default:break;
 800ece4:	bf00      	nop
	}
	if(Timer++ >= T96MS_8)
 800ece6:	4b14      	ldr	r3, [pc, #80]	; (800ed38 <Dsp_Info_Det+0xf4>)
 800ece8:	781b      	ldrb	r3, [r3, #0]
 800ecea:	1c5a      	adds	r2, r3, #1
 800ecec:	b2d1      	uxtb	r1, r2
 800ecee:	4a12      	ldr	r2, [pc, #72]	; (800ed38 <Dsp_Info_Det+0xf4>)
 800ecf0:	7011      	strb	r1, [r2, #0]
 800ecf2:	2b0b      	cmp	r3, #11
 800ecf4:	d902      	bls.n	800ecfc <Dsp_Info_Det+0xb8>
	{
		Timer = 0;
 800ecf6:	4b10      	ldr	r3, [pc, #64]	; (800ed38 <Dsp_Info_Det+0xf4>)
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	701a      	strb	r2, [r3, #0]
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800ecfc:	2300      	movs	r3, #0
 800ecfe:	71fb      	strb	r3, [r7, #7]
 800ed00:	e007      	b.n	800ed12 <Dsp_Info_Det+0xce>
	{
		if(Dsp_REM_Flag[index] == 1)
 800ed02:	79fb      	ldrb	r3, [r7, #7]
 800ed04:	4a15      	ldr	r2, [pc, #84]	; (800ed5c <Dsp_Info_Det+0x118>)
 800ed06:	5cd3      	ldrb	r3, [r2, r3]
 800ed08:	2b01      	cmp	r3, #1
 800ed0a:	d00c      	beq.n	800ed26 <Dsp_Info_Det+0xe2>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800ed0c:	79fb      	ldrb	r3, [r7, #7]
 800ed0e:	3301      	adds	r3, #1
 800ed10:	71fb      	strb	r3, [r7, #7]
 800ed12:	79fb      	ldrb	r3, [r7, #7]
 800ed14:	2b07      	cmp	r3, #7
 800ed16:	d9f4      	bls.n	800ed02 <Dsp_Info_Det+0xbe>
 800ed18:	e006      	b.n	800ed28 <Dsp_Info_Det+0xe4>
		return;
 800ed1a:	bf00      	nop
 800ed1c:	e004      	b.n	800ed28 <Dsp_Info_Det+0xe4>
		return;
 800ed1e:	bf00      	nop
 800ed20:	e002      	b.n	800ed28 <Dsp_Info_Det+0xe4>
		return;
 800ed22:	bf00      	nop
 800ed24:	e000      	b.n	800ed28 <Dsp_Info_Det+0xe4>
			break;
 800ed26:	bf00      	nop
	}
	if(index == DSP_CHANNEL_CNT)
		TurnOff_REM_EN;
}
 800ed28:	3708      	adds	r7, #8
 800ed2a:	46bd      	mov	sp, r7
 800ed2c:	bd80      	pop	{r7, pc}
 800ed2e:	bf00      	nop
 800ed30:	20003010 	.word	0x20003010
 800ed34:	20003e60 	.word	0x20003e60
 800ed38:	2000287c 	.word	0x2000287c
 800ed3c:	20002880 	.word	0x20002880
 800ed40:	20002881 	.word	0x20002881
 800ed44:	20002882 	.word	0x20002882
 800ed48:	20002883 	.word	0x20002883
 800ed4c:	20002884 	.word	0x20002884
 800ed50:	20002885 	.word	0x20002885
 800ed54:	20002886 	.word	0x20002886
 800ed58:	20002887 	.word	0x20002887
 800ed5c:	200000e8 	.word	0x200000e8

0800ed60 <Dsp_Single_Init>:

SCH_U8 VolData = DSP_VOL_DEFAULT;


void Dsp_Single_Init(void)
{
 800ed60:	b480      	push	{r7}
 800ed62:	b083      	sub	sp, #12
 800ed64:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] = DSP_SINGLE_ALL_DEFAULT;
 800ed66:	4b10      	ldr	r3, [pc, #64]	; (800eda8 <Dsp_Single_Init+0x48>)
 800ed68:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ed6c:	f8a3 2d82 	strh.w	r2, [r3, #3458]	; 0xd82
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800ed70:	2301      	movs	r3, #1
 800ed72:	80fb      	strh	r3, [r7, #6]
 800ed74:	e00b      	b.n	800ed8e <Dsp_Single_Init+0x2e>
	{
		App_Dsp.Dsp_Data.SingleData[index] = DSP_SINGLE_DEFAULT;
 800ed76:	88fb      	ldrh	r3, [r7, #6]
 800ed78:	4a0b      	ldr	r2, [pc, #44]	; (800eda8 <Dsp_Single_Init+0x48>)
 800ed7a:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800ed7e:	005b      	lsls	r3, r3, #1
 800ed80:	4413      	add	r3, r2
 800ed82:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ed86:	805a      	strh	r2, [r3, #2]
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800ed88:	88fb      	ldrh	r3, [r7, #6]
 800ed8a:	3301      	adds	r3, #1
 800ed8c:	80fb      	strh	r3, [r7, #6]
 800ed8e:	88fb      	ldrh	r3, [r7, #6]
 800ed90:	2b08      	cmp	r3, #8
 800ed92:	d9f0      	bls.n	800ed76 <Dsp_Single_Init+0x16>
	}
	App_Dsp.Dsp_Data.SingleMaxData = DSP_SINGLE_ALL_MAX;
 800ed94:	4b04      	ldr	r3, [pc, #16]	; (800eda8 <Dsp_Single_Init+0x48>)
 800ed96:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ed9a:	f8a3 2d96 	strh.w	r2, [r3, #3478]	; 0xd96
}
 800ed9e:	bf00      	nop
 800eda0:	370c      	adds	r7, #12
 800eda2:	46bd      	mov	sp, r7
 800eda4:	bc80      	pop	{r7}
 800eda6:	4770      	bx	lr
 800eda8:	20003010 	.word	0x20003010

0800edac <Dsp_Mute_Init>:
void Dsp_Mute_Init(void)
{
 800edac:	b480      	push	{r7}
 800edae:	b083      	sub	sp, #12
 800edb0:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800edb2:	2300      	movs	r3, #0
 800edb4:	80fb      	strh	r3, [r7, #6]
 800edb6:	e008      	b.n	800edca <Dsp_Mute_Init+0x1e>
	{
		App_Dsp.Dsp_Data.Mute[index] = DSP_UNMUTE;///unmute
 800edb8:	88fb      	ldrh	r3, [r7, #6]
 800edba:	4a08      	ldr	r2, [pc, #32]	; (800eddc <Dsp_Mute_Init+0x30>)
 800edbc:	4413      	add	r3, r2
 800edbe:	2201      	movs	r2, #1
 800edc0:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800edc4:	88fb      	ldrh	r3, [r7, #6]
 800edc6:	3301      	adds	r3, #1
 800edc8:	80fb      	strh	r3, [r7, #6]
 800edca:	88fb      	ldrh	r3, [r7, #6]
 800edcc:	2b08      	cmp	r3, #8
 800edce:	d9f3      	bls.n	800edb8 <Dsp_Mute_Init+0xc>
	}
}
 800edd0:	bf00      	nop
 800edd2:	370c      	adds	r7, #12
 800edd4:	46bd      	mov	sp, r7
 800edd6:	bc80      	pop	{r7}
 800edd8:	4770      	bx	lr
 800edda:	bf00      	nop
 800eddc:	20003010 	.word	0x20003010

0800ede0 <Dsp_Single_A>:
	MOD_DELAY_6_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_7_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_8_SINGLE1_ALG0_TARGET_ADDR
};
void Dsp_Single_A(SCH_U8 Channel,SCH_U16 data)
{
 800ede0:	b590      	push	{r4, r7, lr}
 800ede2:	b089      	sub	sp, #36	; 0x24
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	4603      	mov	r3, r0
 800ede8:	460a      	mov	r2, r1
 800edea:	71fb      	strb	r3, [r7, #7]
 800edec:	4613      	mov	r3, r2
 800edee:	80bb      	strh	r3, [r7, #4]
	double Data,index;
	SCH_U8 buff[4] = {0x00, 0x00, 0x20, 0x8A};
 800edf0:	4b2b      	ldr	r3, [pc, #172]	; (800eea0 <Dsp_Single_A+0xc0>)
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	60fb      	str	r3, [r7, #12]
	data = LimitMaxMin(DSP_SINGLE_MIN, data, DSP_SINGLE_MAX);
 800edf6:	88bb      	ldrh	r3, [r7, #4]
 800edf8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800edfc:	4619      	mov	r1, r3
 800edfe:	2000      	movs	r0, #0
 800ee00:	f002 fae8 	bl	80113d4 <LimitMaxMin>
 800ee04:	4603      	mov	r3, r0
 800ee06:	80bb      	strh	r3, [r7, #4]
	Data = ((double)data-8000)/100;
 800ee08:	88bb      	ldrh	r3, [r7, #4]
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f7f1 fb52 	bl	80004b4 <__aeabi_ui2d>
 800ee10:	f04f 0200 	mov.w	r2, #0
 800ee14:	4b23      	ldr	r3, [pc, #140]	; (800eea4 <Dsp_Single_A+0xc4>)
 800ee16:	f7f1 fa0f 	bl	8000238 <__aeabi_dsub>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	460c      	mov	r4, r1
 800ee1e:	4618      	mov	r0, r3
 800ee20:	4621      	mov	r1, r4
 800ee22:	f04f 0200 	mov.w	r2, #0
 800ee26:	4b20      	ldr	r3, [pc, #128]	; (800eea8 <Dsp_Single_A+0xc8>)
 800ee28:	f7f1 fce8 	bl	80007fc <__aeabi_ddiv>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	460c      	mov	r4, r1
 800ee30:	e9c7 3406 	strd	r3, r4, [r7, #24]
	index = pow(10,Data/20);
 800ee34:	f04f 0200 	mov.w	r2, #0
 800ee38:	4b1c      	ldr	r3, [pc, #112]	; (800eeac <Dsp_Single_A+0xcc>)
 800ee3a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ee3e:	f7f1 fcdd 	bl	80007fc <__aeabi_ddiv>
 800ee42:	4603      	mov	r3, r0
 800ee44:	460c      	mov	r4, r1
 800ee46:	461a      	mov	r2, r3
 800ee48:	4623      	mov	r3, r4
 800ee4a:	f04f 0000 	mov.w	r0, #0
 800ee4e:	4918      	ldr	r1, [pc, #96]	; (800eeb0 <Dsp_Single_A+0xd0>)
 800ee50:	f004 f858 	bl	8012f04 <pow>
 800ee54:	e9c7 0104 	strd	r0, r1, [r7, #16]
	SIGMA_WRITE_REGISTER_BLOCK(    DEVICE_ADDR_IC_1, Single_addr[Channel]+1,  4, buff);
 800ee58:	79fb      	ldrb	r3, [r7, #7]
 800ee5a:	4a16      	ldr	r2, [pc, #88]	; (800eeb4 <Dsp_Single_A+0xd4>)
 800ee5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee60:	3301      	adds	r3, #1
 800ee62:	b299      	uxth	r1, r3
 800ee64:	f107 030c 	add.w	r3, r7, #12
 800ee68:	2204      	movs	r2, #4
 800ee6a:	2000      	movs	r0, #0
 800ee6c:	f7fd fca0 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMASTUDIOTYPE(index,buff);
 800ee70:	f107 030c 	add.w	r3, r7, #12
 800ee74:	461a      	mov	r2, r3
 800ee76:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800ee7a:	f7fd f87f 	bl	800bf7c <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Single_addr[Channel],    1, buff);
 800ee7e:	79fb      	ldrb	r3, [r7, #7]
 800ee80:	4a0c      	ldr	r2, [pc, #48]	; (800eeb4 <Dsp_Single_A+0xd4>)
 800ee82:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800ee86:	f107 030c 	add.w	r3, r7, #12
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	2000      	movs	r0, #0
 800ee8e:	f7fd fc41 	bl	800c714 <SIGMA_SAFELOAD_WRITE_REGISTER>
	SysWaitMs(1);
 800ee92:	2001      	movs	r0, #1
 800ee94:	f002 fa6e 	bl	8011374 <SysWaitMs>
}
 800ee98:	bf00      	nop
 800ee9a:	3724      	adds	r7, #36	; 0x24
 800ee9c:	46bd      	mov	sp, r7
 800ee9e:	bd90      	pop	{r4, r7, pc}
 800eea0:	08015040 	.word	0x08015040
 800eea4:	40bf4000 	.word	0x40bf4000
 800eea8:	40590000 	.word	0x40590000
 800eeac:	40340000 	.word	0x40340000
 800eeb0:	40240000 	.word	0x40240000
 800eeb4:	08022908 	.word	0x08022908

0800eeb8 <Dsp_Single>:
void Dsp_Single(SCH_U8 Channel,SCH_U16 data)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b084      	sub	sp, #16
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	4603      	mov	r3, r0
 800eec0:	460a      	mov	r2, r1
 800eec2:	71fb      	strb	r3, [r7, #7]
 800eec4:	4613      	mov	r3, r2
 800eec6:	80bb      	strh	r3, [r7, #4]
	SCH_U16 startVol,targetVol;
	if(Channel > DSP_CHANNEL_CNT)
 800eec8:	79fb      	ldrb	r3, [r7, #7]
 800eeca:	2b08      	cmp	r3, #8
 800eecc:	d851      	bhi.n	800ef72 <Dsp_Single+0xba>
		return;
	if(Channel == DSP_CHANNEL_ALL_NONE)
 800eece:	79fb      	ldrb	r3, [r7, #7]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d109      	bne.n	800eee8 <Dsp_Single+0x30>
		data = LimitMaxMin(DSP_SINGLE_MIN, data, App_Dsp.Dsp_Data.SingleMaxData);
 800eed4:	88b9      	ldrh	r1, [r7, #4]
 800eed6:	4b29      	ldr	r3, [pc, #164]	; (800ef7c <Dsp_Single+0xc4>)
 800eed8:	f8b3 3d96 	ldrh.w	r3, [r3, #3478]	; 0xd96
 800eedc:	461a      	mov	r2, r3
 800eede:	2000      	movs	r0, #0
 800eee0:	f002 fa78 	bl	80113d4 <LimitMaxMin>
 800eee4:	4603      	mov	r3, r0
 800eee6:	80bb      	strh	r3, [r7, #4]
	startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800eee8:	79fb      	ldrb	r3, [r7, #7]
 800eeea:	4a24      	ldr	r2, [pc, #144]	; (800ef7c <Dsp_Single+0xc4>)
 800eeec:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800eef0:	005b      	lsls	r3, r3, #1
 800eef2:	4413      	add	r3, r2
 800eef4:	885b      	ldrh	r3, [r3, #2]
 800eef6:	4a22      	ldr	r2, [pc, #136]	; (800ef80 <Dsp_Single+0xc8>)
 800eef8:	fba2 2303 	umull	r2, r3, r2, r3
 800eefc:	095b      	lsrs	r3, r3, #5
 800eefe:	81fb      	strh	r3, [r7, #14]
	targetVol = data/100;
 800ef00:	88bb      	ldrh	r3, [r7, #4]
 800ef02:	4a1f      	ldr	r2, [pc, #124]	; (800ef80 <Dsp_Single+0xc8>)
 800ef04:	fba2 2303 	umull	r2, r3, r2, r3
 800ef08:	095b      	lsrs	r3, r3, #5
 800ef0a:	81bb      	strh	r3, [r7, #12]
	while(1)
	{	        
		if(startVol>targetVol)
 800ef0c:	89fa      	ldrh	r2, [r7, #14]
 800ef0e:	89bb      	ldrh	r3, [r7, #12]
 800ef10:	429a      	cmp	r2, r3
 800ef12:	d903      	bls.n	800ef1c <Dsp_Single+0x64>
			--startVol;       
 800ef14:	89fb      	ldrh	r3, [r7, #14]
 800ef16:	3b01      	subs	r3, #1
 800ef18:	81fb      	strh	r3, [r7, #14]
 800ef1a:	e006      	b.n	800ef2a <Dsp_Single+0x72>
		else if(startVol<targetVol)
 800ef1c:	89fa      	ldrh	r2, [r7, #14]
 800ef1e:	89bb      	ldrh	r3, [r7, #12]
 800ef20:	429a      	cmp	r2, r3
 800ef22:	d202      	bcs.n	800ef2a <Dsp_Single+0x72>
			++startVol;
 800ef24:	89fb      	ldrh	r3, [r7, #14]
 800ef26:	3301      	adds	r3, #1
 800ef28:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800ef2a:	89fb      	ldrh	r3, [r7, #14]
 800ef2c:	461a      	mov	r2, r3
 800ef2e:	0092      	lsls	r2, r2, #2
 800ef30:	4413      	add	r3, r2
 800ef32:	461a      	mov	r2, r3
 800ef34:	0091      	lsls	r1, r2, #2
 800ef36:	461a      	mov	r2, r3
 800ef38:	460b      	mov	r3, r1
 800ef3a:	4413      	add	r3, r2
 800ef3c:	009b      	lsls	r3, r3, #2
 800ef3e:	b29a      	uxth	r2, r3
 800ef40:	79fb      	ldrb	r3, [r7, #7]
 800ef42:	4611      	mov	r1, r2
 800ef44:	4618      	mov	r0, r3
 800ef46:	f7ff ff4b 	bl	800ede0 <Dsp_Single_A>
		if(startVol==targetVol)
 800ef4a:	89fa      	ldrh	r2, [r7, #14]
 800ef4c:	89bb      	ldrh	r3, [r7, #12]
 800ef4e:	429a      	cmp	r2, r3
 800ef50:	d1dc      	bne.n	800ef0c <Dsp_Single+0x54>
		{
			Dsp_Single_A(Channel,data);
 800ef52:	88ba      	ldrh	r2, [r7, #4]
 800ef54:	79fb      	ldrb	r3, [r7, #7]
 800ef56:	4611      	mov	r1, r2
 800ef58:	4618      	mov	r0, r3
 800ef5a:	f7ff ff41 	bl	800ede0 <Dsp_Single_A>
			break;
 800ef5e:	bf00      	nop
		}
	}
	App_Dsp.Dsp_Data.SingleData[Channel] = data;
 800ef60:	79fb      	ldrb	r3, [r7, #7]
 800ef62:	4a06      	ldr	r2, [pc, #24]	; (800ef7c <Dsp_Single+0xc4>)
 800ef64:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800ef68:	005b      	lsls	r3, r3, #1
 800ef6a:	4413      	add	r3, r2
 800ef6c:	88ba      	ldrh	r2, [r7, #4]
 800ef6e:	805a      	strh	r2, [r3, #2]
 800ef70:	e000      	b.n	800ef74 <Dsp_Single+0xbc>
		return;
 800ef72:	bf00      	nop
}
 800ef74:	3710      	adds	r7, #16
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}
 800ef7a:	bf00      	nop
 800ef7c:	20003010 	.word	0x20003010
 800ef80:	51eb851f 	.word	0x51eb851f

0800ef84 <Dsp_VolUpdate>:
void Dsp_VolUpdate(SCH_U8 Channel,MUTE_T MUTE_Type)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b084      	sub	sp, #16
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	4603      	mov	r3, r0
 800ef8c:	460a      	mov	r2, r1
 800ef8e:	71fb      	strb	r3, [r7, #7]
 800ef90:	4613      	mov	r3, r2
 800ef92:	71bb      	strb	r3, [r7, #6]
	SCH_U16 startVol,targetVol;
	if(MUTE_Type == SOFTON)
 800ef94:	79bb      	ldrb	r3, [r7, #6]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d10e      	bne.n	800efb8 <Dsp_VolUpdate+0x34>
	{
		startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800ef9a:	79fb      	ldrb	r3, [r7, #7]
 800ef9c:	4a2a      	ldr	r2, [pc, #168]	; (800f048 <Dsp_VolUpdate+0xc4>)
 800ef9e:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800efa2:	005b      	lsls	r3, r3, #1
 800efa4:	4413      	add	r3, r2
 800efa6:	885b      	ldrh	r3, [r3, #2]
 800efa8:	4a28      	ldr	r2, [pc, #160]	; (800f04c <Dsp_VolUpdate+0xc8>)
 800efaa:	fba2 2303 	umull	r2, r3, r2, r3
 800efae:	095b      	lsrs	r3, r3, #5
 800efb0:	81fb      	strh	r3, [r7, #14]
		targetVol = 0x0000;
 800efb2:	2300      	movs	r3, #0
 800efb4:	81bb      	strh	r3, [r7, #12]
 800efb6:	e010      	b.n	800efda <Dsp_VolUpdate+0x56>
	}
	else if(MUTE_Type == SOFTOFF)
 800efb8:	79bb      	ldrb	r3, [r7, #6]
 800efba:	2b01      	cmp	r3, #1
 800efbc:	d10d      	bne.n	800efda <Dsp_VolUpdate+0x56>
	{
		startVol = 0x0000;
 800efbe:	2300      	movs	r3, #0
 800efc0:	81fb      	strh	r3, [r7, #14]
		targetVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800efc2:	79fb      	ldrb	r3, [r7, #7]
 800efc4:	4a20      	ldr	r2, [pc, #128]	; (800f048 <Dsp_VolUpdate+0xc4>)
 800efc6:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800efca:	005b      	lsls	r3, r3, #1
 800efcc:	4413      	add	r3, r2
 800efce:	885b      	ldrh	r3, [r3, #2]
 800efd0:	4a1e      	ldr	r2, [pc, #120]	; (800f04c <Dsp_VolUpdate+0xc8>)
 800efd2:	fba2 2303 	umull	r2, r3, r2, r3
 800efd6:	095b      	lsrs	r3, r3, #5
 800efd8:	81bb      	strh	r3, [r7, #12]
	}
	while(1)
	{	        
		if(startVol>targetVol)
 800efda:	89fa      	ldrh	r2, [r7, #14]
 800efdc:	89bb      	ldrh	r3, [r7, #12]
 800efde:	429a      	cmp	r2, r3
 800efe0:	d903      	bls.n	800efea <Dsp_VolUpdate+0x66>
			--startVol;       
 800efe2:	89fb      	ldrh	r3, [r7, #14]
 800efe4:	3b01      	subs	r3, #1
 800efe6:	81fb      	strh	r3, [r7, #14]
 800efe8:	e006      	b.n	800eff8 <Dsp_VolUpdate+0x74>
		else if(startVol<targetVol)
 800efea:	89fa      	ldrh	r2, [r7, #14]
 800efec:	89bb      	ldrh	r3, [r7, #12]
 800efee:	429a      	cmp	r2, r3
 800eff0:	d202      	bcs.n	800eff8 <Dsp_VolUpdate+0x74>
			++startVol;
 800eff2:	89fb      	ldrh	r3, [r7, #14]
 800eff4:	3301      	adds	r3, #1
 800eff6:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800eff8:	89fb      	ldrh	r3, [r7, #14]
 800effa:	461a      	mov	r2, r3
 800effc:	0092      	lsls	r2, r2, #2
 800effe:	4413      	add	r3, r2
 800f000:	461a      	mov	r2, r3
 800f002:	0091      	lsls	r1, r2, #2
 800f004:	461a      	mov	r2, r3
 800f006:	460b      	mov	r3, r1
 800f008:	4413      	add	r3, r2
 800f00a:	009b      	lsls	r3, r3, #2
 800f00c:	b29a      	uxth	r2, r3
 800f00e:	79fb      	ldrb	r3, [r7, #7]
 800f010:	4611      	mov	r1, r2
 800f012:	4618      	mov	r0, r3
 800f014:	f7ff fee4 	bl	800ede0 <Dsp_Single_A>
		if(startVol==targetVol)
 800f018:	89fa      	ldrh	r2, [r7, #14]
 800f01a:	89bb      	ldrh	r3, [r7, #12]
 800f01c:	429a      	cmp	r2, r3
 800f01e:	d1dc      	bne.n	800efda <Dsp_VolUpdate+0x56>
		{
			if(MUTE_Type == SOFTOFF)
 800f020:	79bb      	ldrb	r3, [r7, #6]
 800f022:	2b01      	cmp	r3, #1
 800f024:	d10b      	bne.n	800f03e <Dsp_VolUpdate+0xba>
				Dsp_Single_A(Channel,App_Dsp.Dsp_Data.SingleData[Channel]);
 800f026:	79fb      	ldrb	r3, [r7, #7]
 800f028:	4a07      	ldr	r2, [pc, #28]	; (800f048 <Dsp_VolUpdate+0xc4>)
 800f02a:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800f02e:	005b      	lsls	r3, r3, #1
 800f030:	4413      	add	r3, r2
 800f032:	885a      	ldrh	r2, [r3, #2]
 800f034:	79fb      	ldrb	r3, [r7, #7]
 800f036:	4611      	mov	r1, r2
 800f038:	4618      	mov	r0, r3
 800f03a:	f7ff fed1 	bl	800ede0 <Dsp_Single_A>
			break;
 800f03e:	bf00      	nop
		}
	}
}
 800f040:	bf00      	nop
 800f042:	3710      	adds	r7, #16
 800f044:	46bd      	mov	sp, r7
 800f046:	bd80      	pop	{r7, pc}
 800f048:	20003010 	.word	0x20003010
 800f04c:	51eb851f 	.word	0x51eb851f

0800f050 <CheckVol>:
	3900, 4000, 4100, 4200, 4300, 4400, 4500, 4600, 4700, 4800,
	4900, 5000, 5200, 5400, 5600, 5800, 6000, 6200, 6400, 6600,
	6800, 7000, 7200, 7400, 7500, 7600, 7700, 7800, 7900, 8000,
};
void CheckVol(void)
{
 800f050:	b580      	push	{r7, lr}
 800f052:	b082      	sub	sp, #8
 800f054:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0; index <= DSP_VOL_MAX; index++)
 800f056:	2300      	movs	r3, #0
 800f058:	71fb      	strb	r3, [r7, #7]
 800f05a:	e015      	b.n	800f088 <CheckVol+0x38>
	{
		if(App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] < VolList[index])
 800f05c:	4b0d      	ldr	r3, [pc, #52]	; (800f094 <CheckVol+0x44>)
 800f05e:	f8b3 2d82 	ldrh.w	r2, [r3, #3458]	; 0xd82
 800f062:	79fb      	ldrb	r3, [r7, #7]
 800f064:	490c      	ldr	r1, [pc, #48]	; (800f098 <CheckVol+0x48>)
 800f066:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f06a:	429a      	cmp	r2, r3
 800f06c:	d209      	bcs.n	800f082 <CheckVol+0x32>
		{
			VolData = index;
 800f06e:	4a0b      	ldr	r2, [pc, #44]	; (800f09c <CheckVol+0x4c>)
 800f070:	79fb      	ldrb	r3, [r7, #7]
 800f072:	7013      	strb	r3, [r2, #0]
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x01,0x0D));
 800f074:	f240 120d 	movw	r2, #269	; 0x10d
 800f078:	210a      	movs	r1, #10
 800f07a:	2003      	movs	r0, #3
 800f07c:	f002 fa12 	bl	80114a4 <PostMessage>
			return;
 800f080:	e005      	b.n	800f08e <CheckVol+0x3e>
	for(index=0; index <= DSP_VOL_MAX; index++)
 800f082:	79fb      	ldrb	r3, [r7, #7]
 800f084:	3301      	adds	r3, #1
 800f086:	71fb      	strb	r3, [r7, #7]
 800f088:	79fb      	ldrb	r3, [r7, #7]
 800f08a:	2b28      	cmp	r3, #40	; 0x28
 800f08c:	d9e6      	bls.n	800f05c <CheckVol+0xc>
		}
	}
}
 800f08e:	3708      	adds	r7, #8
 800f090:	46bd      	mov	sp, r7
 800f092:	bd80      	pop	{r7, pc}
 800f094:	20003010 	.word	0x20003010
 800f098:	0802291c 	.word	0x0802291c
 800f09c:	200000f0 	.word	0x200000f0

0800f0a0 <Dsp_Mute_A>:
	MOD_MUTE4_3_MUTENOSLEWADAU145XALG6MUTE_ADDR,
	MOD_MUTE4_4_MUTENOSLEWADAU145XALG7MUTE_ADDR,
	MOD_MUTE4_5_MUTENOSLEWADAU145XALG8MUTE_ADDR
};
void Dsp_Mute_A(SCH_U8 Channel,SCH_U8 Data,SCH_U8 Direct)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b084      	sub	sp, #16
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	71fb      	strb	r3, [r7, #7]
 800f0aa:	460b      	mov	r3, r1
 800f0ac:	71bb      	strb	r3, [r7, #6]
 800f0ae:	4613      	mov	r3, r2
 800f0b0:	717b      	strb	r3, [r7, #5]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	60fb      	str	r3, [r7, #12]
	buff[3] = Data;
 800f0b6:	79bb      	ldrb	r3, [r7, #6]
 800f0b8:	73fb      	strb	r3, [r7, #15]
	if(Channel > DSP_CHANNEL_CNT)
 800f0ba:	79fb      	ldrb	r3, [r7, #7]
 800f0bc:	2b08      	cmp	r3, #8
 800f0be:	d83a      	bhi.n	800f136 <Dsp_Mute_A+0x96>
		return;
	if(Data==DSP_MUTE&&Direct==0)
 800f0c0:	79bb      	ldrb	r3, [r7, #6]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d10a      	bne.n	800f0dc <Dsp_Mute_A+0x3c>
 800f0c6:	797b      	ldrb	r3, [r7, #5]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d107      	bne.n	800f0dc <Dsp_Mute_A+0x3c>
	{
		Dsp_VolUpdate(Channel,SOFTON);
 800f0cc:	79fb      	ldrb	r3, [r7, #7]
 800f0ce:	2100      	movs	r1, #0
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	f7ff ff57 	bl	800ef84 <Dsp_VolUpdate>
		SysWaitMs(10);
 800f0d6:	200a      	movs	r0, #10
 800f0d8:	f002 f94c 	bl	8011374 <SysWaitMs>
	}
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[Channel],  4, buff);
 800f0dc:	79fb      	ldrb	r3, [r7, #7]
 800f0de:	4a18      	ldr	r2, [pc, #96]	; (800f140 <Dsp_Mute_A+0xa0>)
 800f0e0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800f0e4:	f107 030c 	add.w	r3, r7, #12
 800f0e8:	2204      	movs	r2, #4
 800f0ea:	2000      	movs	r0, #0
 800f0ec:	f7fd fb60 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
	if(Data==DSP_UNMUTE)
 800f0f0:	79bb      	ldrb	r3, [r7, #6]
 800f0f2:	2b01      	cmp	r3, #1
 800f0f4:	d120      	bne.n	800f138 <Dsp_Mute_A+0x98>
	{
		if((Channel!=DSP_CHANNEL_ALL_NONE)&&(App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE]==DSP_MUTE))
 800f0f6:	79fb      	ldrb	r3, [r7, #7]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d010      	beq.n	800f11e <Dsp_Mute_A+0x7e>
 800f0fc:	4b11      	ldr	r3, [pc, #68]	; (800f144 <Dsp_Mute_A+0xa4>)
 800f0fe:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800f102:	2b00      	cmp	r3, #0
 800f104:	d10b      	bne.n	800f11e <Dsp_Mute_A+0x7e>
		{
			SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[DSP_CHANNEL_ALL_NONE],  4, buff);
 800f106:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 800f10a:	f107 030c 	add.w	r3, r7, #12
 800f10e:	2204      	movs	r2, #4
 800f110:	2000      	movs	r0, #0
 800f112:	f7fd fb4d 	bl	800c7b0 <SIGMA_WRITE_REGISTER_BLOCK>
			App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE] = DSP_UNMUTE;
 800f116:	4b0b      	ldr	r3, [pc, #44]	; (800f144 <Dsp_Mute_A+0xa4>)
 800f118:	2201      	movs	r2, #1
 800f11a:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
		}
		if(Direct==0)
 800f11e:	797b      	ldrb	r3, [r7, #5]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d109      	bne.n	800f138 <Dsp_Mute_A+0x98>
		{
			SysWaitMs(10);
 800f124:	200a      	movs	r0, #10
 800f126:	f002 f925 	bl	8011374 <SysWaitMs>
			Dsp_VolUpdate(Channel,SOFTOFF);
 800f12a:	79fb      	ldrb	r3, [r7, #7]
 800f12c:	2101      	movs	r1, #1
 800f12e:	4618      	mov	r0, r3
 800f130:	f7ff ff28 	bl	800ef84 <Dsp_VolUpdate>
 800f134:	e000      	b.n	800f138 <Dsp_Mute_A+0x98>
		return;
 800f136:	bf00      	nop
		}
	}
}
 800f138:	3710      	adds	r7, #16
 800f13a:	46bd      	mov	sp, r7
 800f13c:	bd80      	pop	{r7, pc}
 800f13e:	bf00      	nop
 800f140:	08022970 	.word	0x08022970
 800f144:	20003010 	.word	0x20003010

0800f148 <Dsp_Mute>:
void Dsp_Mute(SCH_U8 Channel,SCH_U8 data)
{
 800f148:	b580      	push	{r7, lr}
 800f14a:	b084      	sub	sp, #16
 800f14c:	af00      	add	r7, sp, #0
 800f14e:	4603      	mov	r3, r0
 800f150:	460a      	mov	r2, r1
 800f152:	71fb      	strb	r3, [r7, #7]
 800f154:	4613      	mov	r3, r2
 800f156:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 800f158:	79bb      	ldrb	r3, [r7, #6]
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	bf14      	ite	ne
 800f15e:	2301      	movne	r3, #1
 800f160:	2300      	moveq	r3, #0
 800f162:	b2db      	uxtb	r3, r3
 800f164:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,0);
 800f166:	7bf9      	ldrb	r1, [r7, #15]
 800f168:	79fb      	ldrb	r3, [r7, #7]
 800f16a:	2200      	movs	r2, #0
 800f16c:	4618      	mov	r0, r3
 800f16e:	f7ff ff97 	bl	800f0a0 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 800f172:	79fb      	ldrb	r3, [r7, #7]
 800f174:	4a04      	ldr	r2, [pc, #16]	; (800f188 <Dsp_Mute+0x40>)
 800f176:	4413      	add	r3, r2
 800f178:	7bfa      	ldrb	r2, [r7, #15]
 800f17a:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 800f17e:	bf00      	nop
 800f180:	3710      	adds	r7, #16
 800f182:	46bd      	mov	sp, r7
 800f184:	bd80      	pop	{r7, pc}
 800f186:	bf00      	nop
 800f188:	20003010 	.word	0x20003010

0800f18c <Dsp_Mute_Direct>:
void Dsp_Mute_Direct(SCH_U8 Channel,SCH_U8 data)
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	b084      	sub	sp, #16
 800f190:	af00      	add	r7, sp, #0
 800f192:	4603      	mov	r3, r0
 800f194:	460a      	mov	r2, r1
 800f196:	71fb      	strb	r3, [r7, #7]
 800f198:	4613      	mov	r3, r2
 800f19a:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 800f19c:	79bb      	ldrb	r3, [r7, #6]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	bf14      	ite	ne
 800f1a2:	2301      	movne	r3, #1
 800f1a4:	2300      	moveq	r3, #0
 800f1a6:	b2db      	uxtb	r3, r3
 800f1a8:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,1);
 800f1aa:	7bf9      	ldrb	r1, [r7, #15]
 800f1ac:	79fb      	ldrb	r3, [r7, #7]
 800f1ae:	2201      	movs	r2, #1
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	f7ff ff75 	bl	800f0a0 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 800f1b6:	79fb      	ldrb	r3, [r7, #7]
 800f1b8:	4a04      	ldr	r2, [pc, #16]	; (800f1cc <Dsp_Mute_Direct+0x40>)
 800f1ba:	4413      	add	r3, r2
 800f1bc:	7bfa      	ldrb	r2, [r7, #15]
 800f1be:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 800f1c2:	bf00      	nop
 800f1c4:	3710      	adds	r7, #16
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	bd80      	pop	{r7, pc}
 800f1ca:	bf00      	nop
 800f1cc:	20003010 	.word	0x20003010

0800f1d0 <Dsp_Store>:
*/
#include "include.h"
//#define NORMAL	1

SCH_BOOL Dsp_Store(SCH_U8 Num)
{
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	b082      	sub	sp, #8
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	4603      	mov	r3, r0
 800f1d8:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 800f1da:	79fb      	ldrb	r3, [r7, #7]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d101      	bne.n	800f1e4 <Dsp_Store+0x14>
		return FALSE;	
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	e019      	b.n	800f218 <Dsp_Store+0x48>
	if(Flash_Dsp_WR(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 800f1e4:	79fb      	ldrb	r3, [r7, #7]
 800f1e6:	f640 52ac 	movw	r2, #3500	; 0xdac
 800f1ea:	490d      	ldr	r1, [pc, #52]	; (800f220 <Dsp_Store+0x50>)
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	f000 fbb9 	bl	800f964 <Flash_Dsp_WR>
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d101      	bne.n	800f1fc <Dsp_Store+0x2c>
		return FALSE;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	e00d      	b.n	800f218 <Dsp_Store+0x48>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 800f1fc:	79fb      	ldrb	r3, [r7, #7]
 800f1fe:	3b01      	subs	r3, #1
 800f200:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800f204:	00db      	lsls	r3, r3, #3
 800f206:	4a06      	ldr	r2, [pc, #24]	; (800f220 <Dsp_Store+0x50>)
 800f208:	4413      	add	r3, r2
 800f20a:	3308      	adds	r3, #8
 800f20c:	2208      	movs	r2, #8
 800f20e:	4905      	ldr	r1, [pc, #20]	; (800f224 <Dsp_Store+0x54>)
 800f210:	4618      	mov	r0, r3
 800f212:	f002 f90e 	bl	8011432 <sch_memcpy>
	return TRUE;
 800f216:	2301      	movs	r3, #1
}
 800f218:	4618      	mov	r0, r3
 800f21a:	3708      	adds	r7, #8
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}
 800f220:	20003010 	.word	0x20003010
 800f224:	20003014 	.word	0x20003014

0800f228 <Dsp_Load>:
SCH_BOOL Dsp_Load(SCH_U8 Num)
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b082      	sub	sp, #8
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	4603      	mov	r3, r0
 800f230:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 800f232:	79fb      	ldrb	r3, [r7, #7]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d101      	bne.n	800f23c <Dsp_Load+0x14>
		return FALSE;
 800f238:	2300      	movs	r3, #0
 800f23a:	e01d      	b.n	800f278 <Dsp_Load+0x50>
	if(Flash_Dsp_RD(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 800f23c:	79fb      	ldrb	r3, [r7, #7]
 800f23e:	f640 52ac 	movw	r2, #3500	; 0xdac
 800f242:	490f      	ldr	r1, [pc, #60]	; (800f280 <Dsp_Load+0x58>)
 800f244:	4618      	mov	r0, r3
 800f246:	f000 fe5d 	bl	800ff04 <Flash_Dsp_RD>
 800f24a:	4603      	mov	r3, r0
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d101      	bne.n	800f254 <Dsp_Load+0x2c>
		return FALSE;
 800f250:	2300      	movs	r3, #0
 800f252:	e011      	b.n	800f278 <Dsp_Load+0x50>
	Dsp_Updata(ENABLE,ENABLE);
 800f254:	2101      	movs	r1, #1
 800f256:	2001      	movs	r0, #1
 800f258:	f7fc ffda 	bl	800c210 <Dsp_Updata>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 800f25c:	79fb      	ldrb	r3, [r7, #7]
 800f25e:	3b01      	subs	r3, #1
 800f260:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800f264:	00db      	lsls	r3, r3, #3
 800f266:	4a06      	ldr	r2, [pc, #24]	; (800f280 <Dsp_Load+0x58>)
 800f268:	4413      	add	r3, r2
 800f26a:	3308      	adds	r3, #8
 800f26c:	2208      	movs	r2, #8
 800f26e:	4905      	ldr	r1, [pc, #20]	; (800f284 <Dsp_Load+0x5c>)
 800f270:	4618      	mov	r0, r3
 800f272:	f002 f8de 	bl	8011432 <sch_memcpy>
	return TRUE;
 800f276:	2301      	movs	r3, #1
}
 800f278:	4618      	mov	r0, r3
 800f27a:	3708      	adds	r7, #8
 800f27c:	46bd      	mov	sp, r7
 800f27e:	bd80      	pop	{r7, pc}
 800f280:	20003010 	.word	0x20003010
 800f284:	20003014 	.word	0x20003014

0800f288 <Dsp_Flash_TO_File>:
SCH_BOOL Dsp_Flash_TO_File(SCH_U8 Num,SCH_U8 Clear)
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b082      	sub	sp, #8
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	4603      	mov	r3, r0
 800f290:	460a      	mov	r2, r1
 800f292:	71fb      	strb	r3, [r7, #7]
 800f294:	4613      	mov	r3, r2
 800f296:	71bb      	strb	r3, [r7, #6]
	static SCH_U8 State = 0;
	if(Clear == ERROR)
 800f298:	79bb      	ldrb	r3, [r7, #6]
 800f29a:	2b01      	cmp	r3, #1
 800f29c:	d102      	bne.n	800f2a4 <Dsp_Flash_TO_File+0x1c>
		State = 0;
 800f29e:	4b19      	ldr	r3, [pc, #100]	; (800f304 <Dsp_Flash_TO_File+0x7c>)
 800f2a0:	2200      	movs	r2, #0
 800f2a2:	701a      	strb	r2, [r3, #0]
	switch(State)
 800f2a4:	4b17      	ldr	r3, [pc, #92]	; (800f304 <Dsp_Flash_TO_File+0x7c>)
 800f2a6:	781b      	ldrb	r3, [r3, #0]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d002      	beq.n	800f2b2 <Dsp_Flash_TO_File+0x2a>
 800f2ac:	2b01      	cmp	r3, #1
 800f2ae:	d017      	beq.n	800f2e0 <Dsp_Flash_TO_File+0x58>
			{
				State = 0;
				return TRUE;
			}
			break;
		default:break;
 800f2b0:	e023      	b.n	800f2fa <Dsp_Flash_TO_File+0x72>
			if(Dsp_Load(Num))
 800f2b2:	79fb      	ldrb	r3, [r7, #7]
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	f7ff ffb7 	bl	800f228 <Dsp_Load>
 800f2ba:	4603      	mov	r3, r0
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d019      	beq.n	800f2f4 <Dsp_Flash_TO_File+0x6c>
				App_Dsp.DspNum = Num;
 800f2c0:	4a11      	ldr	r2, [pc, #68]	; (800f308 <Dsp_Flash_TO_File+0x80>)
 800f2c2:	79fb      	ldrb	r3, [r7, #7]
 800f2c4:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800f2c8:	f7fc fe4a 	bl	800bf60 <Flash_Set_DspNum>
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x01,0x00));
 800f2cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f2d0:	210b      	movs	r1, #11
 800f2d2:	2003      	movs	r0, #3
 800f2d4:	f002 f8e6 	bl	80114a4 <PostMessage>
				State = 1;
 800f2d8:	4b0a      	ldr	r3, [pc, #40]	; (800f304 <Dsp_Flash_TO_File+0x7c>)
 800f2da:	2201      	movs	r2, #1
 800f2dc:	701a      	strb	r2, [r3, #0]
			break;
 800f2de:	e009      	b.n	800f2f4 <Dsp_Flash_TO_File+0x6c>
			if(App_Dsp.DspUpdataNum == 0x00)
 800f2e0:	4b09      	ldr	r3, [pc, #36]	; (800f308 <Dsp_Flash_TO_File+0x80>)
 800f2e2:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d106      	bne.n	800f2f8 <Dsp_Flash_TO_File+0x70>
				State = 0;
 800f2ea:	4b06      	ldr	r3, [pc, #24]	; (800f304 <Dsp_Flash_TO_File+0x7c>)
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	701a      	strb	r2, [r3, #0]
				return TRUE;
 800f2f0:	2301      	movs	r3, #1
 800f2f2:	e003      	b.n	800f2fc <Dsp_Flash_TO_File+0x74>
			break;
 800f2f4:	bf00      	nop
 800f2f6:	e000      	b.n	800f2fa <Dsp_Flash_TO_File+0x72>
			break;
 800f2f8:	bf00      	nop
	}
	return FALSE;
 800f2fa:	2300      	movs	r3, #0
}
 800f2fc:	4618      	mov	r0, r3
 800f2fe:	3708      	adds	r7, #8
 800f300:	46bd      	mov	sp, r7
 800f302:	bd80      	pop	{r7, pc}
 800f304:	20002889 	.word	0x20002889
 800f308:	20003010 	.word	0x20003010

0800f30c <Dsp_File_TO_Flash>:
SCH_BOOL Dsp_File_TO_Flash(SCH_U8 Num)
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b086      	sub	sp, #24
 800f310:	af00      	add	r7, sp, #0
 800f312:	4603      	mov	r3, r0
 800f314:	71fb      	strb	r3, [r7, #7]
	static SCH_U8 State = 0;
	static SCH_U8 Flash_Dsp_Timer = 0;
	Flash_Dsp_Timer++;
 800f316:	4b91      	ldr	r3, [pc, #580]	; (800f55c <Dsp_File_TO_Flash+0x250>)
 800f318:	781b      	ldrb	r3, [r3, #0]
 800f31a:	3301      	adds	r3, #1
 800f31c:	b2da      	uxtb	r2, r3
 800f31e:	4b8f      	ldr	r3, [pc, #572]	; (800f55c <Dsp_File_TO_Flash+0x250>)
 800f320:	701a      	strb	r2, [r3, #0]
	switch(State)
 800f322:	4b8f      	ldr	r3, [pc, #572]	; (800f560 <Dsp_File_TO_Flash+0x254>)
 800f324:	781b      	ldrb	r3, [r3, #0]
 800f326:	2b04      	cmp	r3, #4
 800f328:	f200 810c 	bhi.w	800f544 <Dsp_File_TO_Flash+0x238>
 800f32c:	a201      	add	r2, pc, #4	; (adr r2, 800f334 <Dsp_File_TO_Flash+0x28>)
 800f32e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f332:	bf00      	nop
 800f334:	0800f349 	.word	0x0800f349
 800f338:	0800f371 	.word	0x0800f371
 800f33c:	0800f3c9 	.word	0x0800f3c9
 800f340:	0800f459 	.word	0x0800f459
 800f344:	0800f4d5 	.word	0x0800f4d5
	{
		case 0:
			PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 800f348:	4b86      	ldr	r3, [pc, #536]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f34a:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f34e:	b29b      	uxth	r3, r3
 800f350:	021b      	lsls	r3, r3, #8
 800f352:	b29b      	uxth	r3, r3
 800f354:	3303      	adds	r3, #3
 800f356:	b29b      	uxth	r3, r3
 800f358:	461a      	mov	r2, r3
 800f35a:	210b      	movs	r1, #11
 800f35c:	2003      	movs	r0, #3
 800f35e:	f002 f8a1 	bl	80114a4 <PostMessage>
			Flash_Dsp_Timer = 0x00;
 800f362:	4b7e      	ldr	r3, [pc, #504]	; (800f55c <Dsp_File_TO_Flash+0x250>)
 800f364:	2200      	movs	r2, #0
 800f366:	701a      	strb	r2, [r3, #0]
			State = 1;
 800f368:	4b7d      	ldr	r3, [pc, #500]	; (800f560 <Dsp_File_TO_Flash+0x254>)
 800f36a:	2201      	movs	r2, #1
 800f36c:	701a      	strb	r2, [r3, #0]
			break;
 800f36e:	e0f0      	b.n	800f552 <Dsp_File_TO_Flash+0x246>
		case 1:
			if(App_Dsp.DspUpdataLen)
 800f370:	4b7c      	ldr	r3, [pc, #496]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f372:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800f376:	2b00      	cmp	r3, #0
 800f378:	d010      	beq.n	800f39c <Dsp_File_TO_Flash+0x90>
			{
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800f37a:	4b7a      	ldr	r3, [pc, #488]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f37c:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f380:	b29b      	uxth	r3, r3
 800f382:	021b      	lsls	r3, r3, #8
 800f384:	b29b      	uxth	r3, r3
 800f386:	3304      	adds	r3, #4
 800f388:	b29b      	uxth	r3, r3
 800f38a:	461a      	mov	r2, r3
 800f38c:	210b      	movs	r1, #11
 800f38e:	2003      	movs	r0, #3
 800f390:	f002 f888 	bl	80114a4 <PostMessage>
				State = 2;
 800f394:	4b72      	ldr	r3, [pc, #456]	; (800f560 <Dsp_File_TO_Flash+0x254>)
 800f396:	2202      	movs	r2, #2
 800f398:	701a      	strb	r2, [r3, #0]
			else if(Flash_Dsp_Timer >= T80MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
			}
			break;
 800f39a:	e0d5      	b.n	800f548 <Dsp_File_TO_Flash+0x23c>
			else if(Flash_Dsp_Timer >= T80MS_8)
 800f39c:	4b6f      	ldr	r3, [pc, #444]	; (800f55c <Dsp_File_TO_Flash+0x250>)
 800f39e:	781b      	ldrb	r3, [r3, #0]
 800f3a0:	2b09      	cmp	r3, #9
 800f3a2:	f240 80d1 	bls.w	800f548 <Dsp_File_TO_Flash+0x23c>
				Flash_Dsp_Timer = 0x00;
 800f3a6:	4b6d      	ldr	r3, [pc, #436]	; (800f55c <Dsp_File_TO_Flash+0x250>)
 800f3a8:	2200      	movs	r2, #0
 800f3aa:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 800f3ac:	4b6d      	ldr	r3, [pc, #436]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f3ae:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f3b2:	b29b      	uxth	r3, r3
 800f3b4:	021b      	lsls	r3, r3, #8
 800f3b6:	b29b      	uxth	r3, r3
 800f3b8:	3303      	adds	r3, #3
 800f3ba:	b29b      	uxth	r3, r3
 800f3bc:	461a      	mov	r2, r3
 800f3be:	210b      	movs	r1, #11
 800f3c0:	2003      	movs	r0, #3
 800f3c2:	f002 f86f 	bl	80114a4 <PostMessage>
			break;
 800f3c6:	e0bf      	b.n	800f548 <Dsp_File_TO_Flash+0x23c>
		case 2:
			if(App_Dsp.DspUpdata_DataOk)
 800f3c8:	4b66      	ldr	r3, [pc, #408]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f3ca:	f893 3dfa 	ldrb.w	r3, [r3, #3578]	; 0xdfa
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d02c      	beq.n	800f42c <Dsp_File_TO_Flash+0x120>
			{
				if((App_Dsp.DspUpdataSn+1) >= (App_Dsp.DspUpdataLen+63)/64)
 800f3d2:	4b64      	ldr	r3, [pc, #400]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f3d4:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800f3d8:	3301      	adds	r3, #1
 800f3da:	461a      	mov	r2, r3
 800f3dc:	4b61      	ldr	r3, [pc, #388]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f3de:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800f3e2:	333f      	adds	r3, #63	; 0x3f
 800f3e4:	099b      	lsrs	r3, r3, #6
 800f3e6:	429a      	cmp	r2, r3
 800f3e8:	d303      	bcc.n	800f3f2 <Dsp_File_TO_Flash+0xe6>
				{
					State = 3;
 800f3ea:	4b5d      	ldr	r3, [pc, #372]	; (800f560 <Dsp_File_TO_Flash+0x254>)
 800f3ec:	2203      	movs	r2, #3
 800f3ee:	701a      	strb	r2, [r3, #0]
 800f3f0:	e017      	b.n	800f422 <Dsp_File_TO_Flash+0x116>
				}
				else
				{	
					Flash_Dsp_Timer = 0x00;
 800f3f2:	4b5a      	ldr	r3, [pc, #360]	; (800f55c <Dsp_File_TO_Flash+0x250>)
 800f3f4:	2200      	movs	r2, #0
 800f3f6:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataSn++;
 800f3f8:	4b5a      	ldr	r3, [pc, #360]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f3fa:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800f3fe:	3301      	adds	r3, #1
 800f400:	b2da      	uxtb	r2, r3
 800f402:	4b58      	ldr	r3, [pc, #352]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f404:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800f408:	4b56      	ldr	r3, [pc, #344]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f40a:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f40e:	b29b      	uxth	r3, r3
 800f410:	021b      	lsls	r3, r3, #8
 800f412:	b29b      	uxth	r3, r3
 800f414:	3304      	adds	r3, #4
 800f416:	b29b      	uxth	r3, r3
 800f418:	461a      	mov	r2, r3
 800f41a:	210b      	movs	r1, #11
 800f41c:	2003      	movs	r0, #3
 800f41e:	f002 f841 	bl	80114a4 <PostMessage>
				}
				App_Dsp.DspUpdata_DataOk = 0x00;
 800f422:	4b50      	ldr	r3, [pc, #320]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f424:	2200      	movs	r2, #0
 800f426:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
			else if(Flash_Dsp_Timer >= T400MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
			}
			break;
 800f42a:	e08f      	b.n	800f54c <Dsp_File_TO_Flash+0x240>
			else if(Flash_Dsp_Timer >= T400MS_8)
 800f42c:	4b4b      	ldr	r3, [pc, #300]	; (800f55c <Dsp_File_TO_Flash+0x250>)
 800f42e:	781b      	ldrb	r3, [r3, #0]
 800f430:	2b31      	cmp	r3, #49	; 0x31
 800f432:	f240 808b 	bls.w	800f54c <Dsp_File_TO_Flash+0x240>
				Flash_Dsp_Timer = 0x00;
 800f436:	4b49      	ldr	r3, [pc, #292]	; (800f55c <Dsp_File_TO_Flash+0x250>)
 800f438:	2200      	movs	r2, #0
 800f43a:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800f43c:	4b49      	ldr	r3, [pc, #292]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f43e:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f442:	b29b      	uxth	r3, r3
 800f444:	021b      	lsls	r3, r3, #8
 800f446:	b29b      	uxth	r3, r3
 800f448:	3304      	adds	r3, #4
 800f44a:	b29b      	uxth	r3, r3
 800f44c:	461a      	mov	r2, r3
 800f44e:	210b      	movs	r1, #11
 800f450:	2003      	movs	r0, #3
 800f452:	f002 f827 	bl	80114a4 <PostMessage>
			break;
 800f456:	e079      	b.n	800f54c <Dsp_File_TO_Flash+0x240>
		case 3:
			{
				SCH_U32 i,Checksum = 0x00000000;
 800f458:	2300      	movs	r3, #0
 800f45a:	613b      	str	r3, [r7, #16]
				SCH_U8 *pData = (SCH_U8 *)(&App_Dsp.Dsp_Data);
 800f45c:	4b41      	ldr	r3, [pc, #260]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f45e:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 800f460:	2300      	movs	r3, #0
 800f462:	617b      	str	r3, [r7, #20]
 800f464:	e00b      	b.n	800f47e <Dsp_File_TO_Flash+0x172>
				{
					Checksum += *pData;
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	781b      	ldrb	r3, [r3, #0]
 800f46a:	461a      	mov	r2, r3
 800f46c:	693b      	ldr	r3, [r7, #16]
 800f46e:	4413      	add	r3, r2
 800f470:	613b      	str	r3, [r7, #16]
					pData++;
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	3301      	adds	r3, #1
 800f476:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 800f478:	697b      	ldr	r3, [r7, #20]
 800f47a:	3301      	adds	r3, #1
 800f47c:	617b      	str	r3, [r7, #20]
 800f47e:	4b39      	ldr	r3, [pc, #228]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f480:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800f484:	697a      	ldr	r2, [r7, #20]
 800f486:	429a      	cmp	r2, r3
 800f488:	d3ed      	bcc.n	800f466 <Dsp_File_TO_Flash+0x15a>
				}
				if(Checksum == App_Dsp.DspUpdataChecksum)
 800f48a:	4b36      	ldr	r3, [pc, #216]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f48c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800f490:	693a      	ldr	r2, [r7, #16]
 800f492:	429a      	cmp	r2, r3
 800f494:	d103      	bne.n	800f49e <Dsp_File_TO_Flash+0x192>
				{
					State = 4;
 800f496:	4b32      	ldr	r3, [pc, #200]	; (800f560 <Dsp_File_TO_Flash+0x254>)
 800f498:	2204      	movs	r2, #4
 800f49a:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataCnt = 0x00; 
					App_Dsp.DspUpdata_DataOk  = 0x00;
					App_Dsp.DspUpdataChecksum = 0x00;
				}
			}
			break;
 800f49c:	e059      	b.n	800f552 <Dsp_File_TO_Flash+0x246>
					State = 0;
 800f49e:	4b30      	ldr	r3, [pc, #192]	; (800f560 <Dsp_File_TO_Flash+0x254>)
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	701a      	strb	r2, [r3, #0]
					Flash_Dsp_Timer = 0x00;
 800f4a4:	4b2d      	ldr	r3, [pc, #180]	; (800f55c <Dsp_File_TO_Flash+0x250>)
 800f4a6:	2200      	movs	r2, #0
 800f4a8:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataLen = 0x00000000;
 800f4aa:	4b2e      	ldr	r3, [pc, #184]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
					App_Dsp.DspUpdataSn  = 0x00;
 800f4b2:	4b2c      	ldr	r3, [pc, #176]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f4b4:	2200      	movs	r2, #0
 800f4b6:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					App_Dsp.DspUpdataCnt = 0x00; 
 800f4ba:	4b2a      	ldr	r3, [pc, #168]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f4bc:	2200      	movs	r2, #0
 800f4be:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
					App_Dsp.DspUpdata_DataOk  = 0x00;
 800f4c2:	4b28      	ldr	r3, [pc, #160]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f4c4:	2200      	movs	r2, #0
 800f4c6:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
					App_Dsp.DspUpdataChecksum = 0x00;
 800f4ca:	4b26      	ldr	r3, [pc, #152]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
			break;
 800f4d2:	e03e      	b.n	800f552 <Dsp_File_TO_Flash+0x246>
		case 4:
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 800f4d4:	4b23      	ldr	r3, [pc, #140]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f4d6:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f4da:	4618      	mov	r0, r3
 800f4dc:	f7ff fe78 	bl	800f1d0 <Dsp_Store>
 800f4e0:	4603      	mov	r3, r0
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d034      	beq.n	800f550 <Dsp_File_TO_Flash+0x244>
			{
				State = 0;
 800f4e6:	4b1e      	ldr	r3, [pc, #120]	; (800f560 <Dsp_File_TO_Flash+0x254>)
 800f4e8:	2200      	movs	r2, #0
 800f4ea:	701a      	strb	r2, [r3, #0]
				Dsp_Updata(ENABLE,ENABLE);
 800f4ec:	2101      	movs	r1, #1
 800f4ee:	2001      	movs	r0, #1
 800f4f0:	f7fc fe8e 	bl	800c210 <Dsp_Updata>
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800f4f4:	4b1b      	ldr	r3, [pc, #108]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f4f6:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800f4fa:	4b1a      	ldr	r3, [pc, #104]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f4fc:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800f500:	f7fc fd2e 	bl	800bf60 <Flash_Set_DspNum>
				App_Dsp.DspUpdataNum = 0x00;
 800f504:	4b17      	ldr	r3, [pc, #92]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f506:	2200      	movs	r2, #0
 800f508:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
				App_Dsp.DspUpdataLen = 0x00000000;
 800f50c:	4b15      	ldr	r3, [pc, #84]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f50e:	2200      	movs	r2, #0
 800f510:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
				App_Dsp.DspUpdataSn  = 0x00;
 800f514:	4b13      	ldr	r3, [pc, #76]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f516:	2200      	movs	r2, #0
 800f518:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
				App_Dsp.DspUpdataCnt = 0x00;
 800f51c:	4b11      	ldr	r3, [pc, #68]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f51e:	2200      	movs	r2, #0
 800f520:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
				App_Dsp.DspUpdata_DataOk  = 0x00;
 800f524:	4b0f      	ldr	r3, [pc, #60]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f526:	2200      	movs	r2, #0
 800f528:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
				App_Dsp.DspUpdataChecksum = 0x00;
 800f52c:	4b0d      	ldr	r3, [pc, #52]	; (800f564 <Dsp_File_TO_Flash+0x258>)
 800f52e:	2200      	movs	r2, #0
 800f530:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x82,0x00));
 800f534:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 800f538:	210b      	movs	r1, #11
 800f53a:	2003      	movs	r0, #3
 800f53c:	f001 ffb2 	bl	80114a4 <PostMessage>
				return TRUE;
 800f540:	2301      	movs	r3, #1
 800f542:	e007      	b.n	800f554 <Dsp_File_TO_Flash+0x248>
			}
			break;
		default:break;
 800f544:	bf00      	nop
 800f546:	e004      	b.n	800f552 <Dsp_File_TO_Flash+0x246>
			break;
 800f548:	bf00      	nop
 800f54a:	e002      	b.n	800f552 <Dsp_File_TO_Flash+0x246>
			break;
 800f54c:	bf00      	nop
 800f54e:	e000      	b.n	800f552 <Dsp_File_TO_Flash+0x246>
			break;
 800f550:	bf00      	nop
	}
	return FALSE;
 800f552:	2300      	movs	r3, #0
}
 800f554:	4618      	mov	r0, r3
 800f556:	3718      	adds	r7, #24
 800f558:	46bd      	mov	sp, r7
 800f55a:	bd80      	pop	{r7, pc}
 800f55c:	2000288a 	.word	0x2000288a
 800f560:	2000288b 	.word	0x2000288b
 800f564:	20003010 	.word	0x20003010

0800f568 <Dsp_Load_Mode_Name>:
SCH_BOOL Dsp_Load_Mode_Name(void)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	af00      	add	r7, sp, #0
	if(Flash_Dsp_RD(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 800f56c:	2244      	movs	r2, #68	; 0x44
 800f56e:	4906      	ldr	r1, [pc, #24]	; (800f588 <Dsp_Load_Mode_Name+0x20>)
 800f570:	2000      	movs	r0, #0
 800f572:	f000 fcc7 	bl	800ff04 <Flash_Dsp_RD>
 800f576:	4603      	mov	r3, r0
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d101      	bne.n	800f580 <Dsp_Load_Mode_Name+0x18>
		return FALSE;
 800f57c:	2300      	movs	r3, #0
 800f57e:	e000      	b.n	800f582 <Dsp_Load_Mode_Name+0x1a>
	return TRUE;
 800f580:	2301      	movs	r3, #1
}
 800f582:	4618      	mov	r0, r3
 800f584:	bd80      	pop	{r7, pc}
 800f586:	bf00      	nop
 800f588:	20003dbc 	.word	0x20003dbc

0800f58c <Dsp_Store_Mode_Name>:
SCH_BOOL Dsp_Store_Mode_Name(void)
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	af00      	add	r7, sp, #0
	if(Flash_Dsp_WR(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 800f590:	2244      	movs	r2, #68	; 0x44
 800f592:	4906      	ldr	r1, [pc, #24]	; (800f5ac <Dsp_Store_Mode_Name+0x20>)
 800f594:	2000      	movs	r0, #0
 800f596:	f000 f9e5 	bl	800f964 <Flash_Dsp_WR>
 800f59a:	4603      	mov	r3, r0
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d101      	bne.n	800f5a4 <Dsp_Store_Mode_Name+0x18>
		return FALSE;
 800f5a0:	2300      	movs	r3, #0
 800f5a2:	e000      	b.n	800f5a6 <Dsp_Store_Mode_Name+0x1a>
	return TRUE;
 800f5a4:	2301      	movs	r3, #1
}
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	bd80      	pop	{r7, pc}
 800f5aa:	bf00      	nop
 800f5ac:	20003dbc 	.word	0x20003dbc

0800f5b0 <Dsp_StoreLoadPro>:
void Dsp_StoreLoadPro(void)
{	
 800f5b0:	b580      	push	{r7, lr}
 800f5b2:	af00      	add	r7, sp, #0
	static SCH_U16 Flash_Dsp_Timer;
	Flash_Dsp_Timer++;
 800f5b4:	4b91      	ldr	r3, [pc, #580]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f5b6:	881b      	ldrh	r3, [r3, #0]
 800f5b8:	3301      	adds	r3, #1
 800f5ba:	b29a      	uxth	r2, r3
 800f5bc:	4b8f      	ldr	r3, [pc, #572]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f5be:	801a      	strh	r2, [r3, #0]
	switch(App_Dsp.DSP_Updata_State)
 800f5c0:	4b8f      	ldr	r3, [pc, #572]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f5c2:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800f5c6:	2b06      	cmp	r3, #6
 800f5c8:	f200 8108 	bhi.w	800f7dc <Dsp_StoreLoadPro+0x22c>
 800f5cc:	a201      	add	r2, pc, #4	; (adr r2, 800f5d4 <Dsp_StoreLoadPro+0x24>)
 800f5ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5d2:	bf00      	nop
 800f5d4:	0800f5f1 	.word	0x0800f5f1
 800f5d8:	0800f5f9 	.word	0x0800f5f9
 800f5dc:	0800f64f 	.word	0x0800f64f
 800f5e0:	0800f6c7 	.word	0x0800f6c7
 800f5e4:	0800f72b 	.word	0x0800f72b
 800f5e8:	0800f77b 	.word	0x0800f77b
 800f5ec:	0800f7a9 	.word	0x0800f7a9
	{
		case UpData_Idle:
			Flash_Dsp_Timer = T_NOW;
 800f5f0:	4b82      	ldr	r3, [pc, #520]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	801a      	strh	r2, [r3, #0]
			break;
 800f5f6:	e0fe      	b.n	800f7f6 <Dsp_StoreLoadPro+0x246>
		case Curr_TO_Flash:///1--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 800f5f8:	4b80      	ldr	r3, [pc, #512]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f5fa:	881b      	ldrh	r3, [r3, #0]
 800f5fc:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800f600:	d30b      	bcc.n	800f61a <Dsp_StoreLoadPro+0x6a>
			{
				Flash_WR_State_Clear();
 800f602:	f000 f9a3 	bl	800f94c <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f606:	4b7e      	ldr	r3, [pc, #504]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f608:	2200      	movs	r2, #0
 800f60a:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 800f60e:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800f612:	210a      	movs	r1, #10
 800f614:	2003      	movs	r0, #3
 800f616:	f001 ff45 	bl	80114a4 <PostMessage>
			}
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 800f61a:	4b79      	ldr	r3, [pc, #484]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f61c:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f620:	4618      	mov	r0, r3
 800f622:	f7ff fdd5 	bl	800f1d0 <Dsp_Store>
 800f626:	4603      	mov	r3, r0
 800f628:	2b00      	cmp	r3, #0
 800f62a:	f000 80d9 	beq.w	800f7e0 <Dsp_StoreLoadPro+0x230>
			{
				Flash_Dsp_Timer = T_NOW;
 800f62e:	4b73      	ldr	r3, [pc, #460]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f630:	2200      	movs	r2, #0
 800f632:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 800f634:	4b72      	ldr	r3, [pc, #456]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f636:	2206      	movs	r2, #6
 800f638:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800f63c:	4b70      	ldr	r3, [pc, #448]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f63e:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800f642:	4b6f      	ldr	r3, [pc, #444]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f644:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800f648:	f7fc fc8a 	bl	800bf60 <Flash_Set_DspNum>
			}
			break;
 800f64c:	e0c8      	b.n	800f7e0 <Dsp_StoreLoadPro+0x230>
		case Flash_TO_Curr:///2--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 800f64e:	4b6b      	ldr	r3, [pc, #428]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f650:	881b      	ldrh	r3, [r3, #0]
 800f652:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800f656:	d30d      	bcc.n	800f674 <Dsp_StoreLoadPro+0xc4>
			{
				Flash_RD_State_Clear();
 800f658:	f000 fc48 	bl	800feec <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f65c:	4b68      	ldr	r3, [pc, #416]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f65e:	2200      	movs	r2, #0
 800f660:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 800f664:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800f668:	210a      	movs	r1, #10
 800f66a:	2003      	movs	r0, #3
 800f66c:	f001 ff1a 	bl	80114a4 <PostMessage>
				Dsp_Data_Reset();
 800f670:	f7fc feae 	bl	800c3d0 <Dsp_Data_Reset>
			}
			if(Dsp_Load(App_Dsp.DspUpdataNum))
 800f674:	4b62      	ldr	r3, [pc, #392]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f676:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f67a:	4618      	mov	r0, r3
 800f67c:	f7ff fdd4 	bl	800f228 <Dsp_Load>
 800f680:	4603      	mov	r3, r0
 800f682:	2b00      	cmp	r3, #0
 800f684:	f000 80ae 	beq.w	800f7e4 <Dsp_StoreLoadPro+0x234>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f688:	4b5d      	ldr	r3, [pc, #372]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f68a:	2200      	movs	r2, #0
 800f68c:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800f690:	4b5b      	ldr	r3, [pc, #364]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f692:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800f696:	4b5a      	ldr	r3, [pc, #360]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f698:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800f69c:	f7fc fc60 	bl	800bf60 <Flash_Set_DspNum>
				CheckVol();
 800f6a0:	f7ff fcd6 	bl	800f050 <CheckVol>
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 800f6a4:	4b57      	ldr	r3, [pc, #348]	; (800f804 <Dsp_StoreLoadPro+0x254>)
 800f6a6:	781b      	ldrb	r3, [r3, #0]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	f040 809b 	bne.w	800f7e4 <Dsp_StoreLoadPro+0x234>
				{
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800f6ae:	2200      	movs	r2, #0
 800f6b0:	210a      	movs	r1, #10
 800f6b2:	2003      	movs	r0, #3
 800f6b4:	f001 fef6 	bl	80114a4 <PostMessage>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800f6b8:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800f6bc:	210a      	movs	r1, #10
 800f6be:	2003      	movs	r0, #3
 800f6c0:	f001 fef0 	bl	80114a4 <PostMessage>
				}
			}
			break;
 800f6c4:	e08e      	b.n	800f7e4 <Dsp_StoreLoadPro+0x234>
		case Flash_TO_File:///3--FLASHFILE
			if(Flash_Dsp_Timer > T8S_8)
 800f6c6:	4b4d      	ldr	r3, [pc, #308]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f6c8:	881b      	ldrh	r3, [r3, #0]
 800f6ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f6ce:	d912      	bls.n	800f6f6 <Dsp_StoreLoadPro+0x146>
			{
				Flash_RD_State_Clear();
 800f6d0:	f000 fc0c 	bl	800feec <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f6d4:	4b4a      	ldr	r3, [pc, #296]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f6d6:	2200      	movs	r2, #0
 800f6d8:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 800f6dc:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800f6e0:	210b      	movs	r1, #11
 800f6e2:	2003      	movs	r0, #3
 800f6e4:	f001 fede 	bl	80114a4 <PostMessage>
				Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,ERROR);
 800f6e8:	4b45      	ldr	r3, [pc, #276]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f6ea:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f6ee:	2101      	movs	r1, #1
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f7ff fdc9 	bl	800f288 <Dsp_Flash_TO_File>
			}
			if(Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,NORMAL))
 800f6f6:	4b42      	ldr	r3, [pc, #264]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f6f8:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f6fc:	2100      	movs	r1, #0
 800f6fe:	4618      	mov	r0, r3
 800f700:	f7ff fdc2 	bl	800f288 <Dsp_Flash_TO_File>
 800f704:	4603      	mov	r3, r0
 800f706:	2b00      	cmp	r3, #0
 800f708:	d06e      	beq.n	800f7e8 <Dsp_StoreLoadPro+0x238>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f70a:	4b3d      	ldr	r3, [pc, #244]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f70c:	2200      	movs	r2, #0
 800f70e:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800f712:	2200      	movs	r2, #0
 800f714:	210a      	movs	r1, #10
 800f716:	2003      	movs	r0, #3
 800f718:	f001 fec4 	bl	80114a4 <PostMessage>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800f71c:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800f720:	210a      	movs	r1, #10
 800f722:	2003      	movs	r0, #3
 800f724:	f001 febe 	bl	80114a4 <PostMessage>
			}
			break;
 800f728:	e05e      	b.n	800f7e8 <Dsp_StoreLoadPro+0x238>
		case File_TO_Flash:///4--FILEFLASH
			if(Flash_Dsp_Timer > T8S_8)
 800f72a:	4b34      	ldr	r3, [pc, #208]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f72c:	881b      	ldrh	r3, [r3, #0]
 800f72e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f732:	d90b      	bls.n	800f74c <Dsp_StoreLoadPro+0x19c>
			{
				Flash_WR_State_Clear();
 800f734:	f000 f90a 	bl	800f94c <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f738:	4b31      	ldr	r3, [pc, #196]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f73a:	2200      	movs	r2, #0
 800f73c:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 800f740:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800f744:	210b      	movs	r1, #11
 800f746:	2003      	movs	r0, #3
 800f748:	f001 feac 	bl	80114a4 <PostMessage>
			}
			if(Dsp_File_TO_Flash(App_Dsp.DspUpdataNum))
 800f74c:	4b2c      	ldr	r3, [pc, #176]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f74e:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800f752:	4618      	mov	r0, r3
 800f754:	f7ff fdda 	bl	800f30c <Dsp_File_TO_Flash>
 800f758:	4603      	mov	r3, r0
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d046      	beq.n	800f7ec <Dsp_StoreLoadPro+0x23c>
			{
				Flash_Dsp_Timer = T_NOW;
 800f75e:	4b27      	ldr	r3, [pc, #156]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f760:	2200      	movs	r2, #0
 800f762:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 800f764:	4b26      	ldr	r3, [pc, #152]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f766:	2206      	movs	r2, #6
 800f768:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800f76c:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800f770:	210a      	movs	r1, #10
 800f772:	2003      	movs	r0, #3
 800f774:	f001 fe96 	bl	80114a4 <PostMessage>
			}
			break;
 800f778:	e038      	b.n	800f7ec <Dsp_StoreLoadPro+0x23c>
		case Load_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 800f77a:	4b20      	ldr	r3, [pc, #128]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f77c:	881b      	ldrh	r3, [r3, #0]
 800f77e:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800f782:	d307      	bcc.n	800f794 <Dsp_StoreLoadPro+0x1e4>
			{
				Flash_RD_State_Clear();
 800f784:	f000 fbb2 	bl	800feec <Flash_RD_State_Clear>
				DspModeNameInit();
 800f788:	f7fc fcde 	bl	800c148 <DspModeNameInit>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f78c:	4b1c      	ldr	r3, [pc, #112]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f78e:	2200      	movs	r2, #0
 800f790:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Load_Mode_Name())
 800f794:	f7ff fee8 	bl	800f568 <Dsp_Load_Mode_Name>
 800f798:	4603      	mov	r3, r0
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d028      	beq.n	800f7f0 <Dsp_StoreLoadPro+0x240>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f79e:	4b18      	ldr	r3, [pc, #96]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f7a0:	2200      	movs	r2, #0
 800f7a2:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			break;
 800f7a6:	e023      	b.n	800f7f0 <Dsp_StoreLoadPro+0x240>
		case Store_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 800f7a8:	4b14      	ldr	r3, [pc, #80]	; (800f7fc <Dsp_StoreLoadPro+0x24c>)
 800f7aa:	881b      	ldrh	r3, [r3, #0]
 800f7ac:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800f7b0:	d305      	bcc.n	800f7be <Dsp_StoreLoadPro+0x20e>
			{
				Flash_WR_State_Clear();
 800f7b2:	f000 f8cb 	bl	800f94c <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f7b6:	4b12      	ldr	r3, [pc, #72]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Store_Mode_Name())
 800f7be:	f7ff fee5 	bl	800f58c <Dsp_Store_Mode_Name>
 800f7c2:	4603      	mov	r3, r0
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d015      	beq.n	800f7f4 <Dsp_StoreLoadPro+0x244>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800f7c8:	4b0d      	ldr	r3, [pc, #52]	; (800f800 <Dsp_StoreLoadPro+0x250>)
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	210a      	movs	r1, #10
 800f7d4:	2003      	movs	r0, #3
 800f7d6:	f001 fe65 	bl	80114a4 <PostMessage>
			}		
			break;
 800f7da:	e00b      	b.n	800f7f4 <Dsp_StoreLoadPro+0x244>
		default:break;
 800f7dc:	bf00      	nop
 800f7de:	e00a      	b.n	800f7f6 <Dsp_StoreLoadPro+0x246>
			break;
 800f7e0:	bf00      	nop
 800f7e2:	e008      	b.n	800f7f6 <Dsp_StoreLoadPro+0x246>
			break;
 800f7e4:	bf00      	nop
 800f7e6:	e006      	b.n	800f7f6 <Dsp_StoreLoadPro+0x246>
			break;
 800f7e8:	bf00      	nop
 800f7ea:	e004      	b.n	800f7f6 <Dsp_StoreLoadPro+0x246>
			break;
 800f7ec:	bf00      	nop
 800f7ee:	e002      	b.n	800f7f6 <Dsp_StoreLoadPro+0x246>
			break;
 800f7f0:	bf00      	nop
 800f7f2:	e000      	b.n	800f7f6 <Dsp_StoreLoadPro+0x246>
			break;
 800f7f4:	bf00      	nop
	}
}
 800f7f6:	bf00      	nop
 800f7f8:	bd80      	pop	{r7, pc}
 800f7fa:	bf00      	nop
 800f7fc:	2000288c 	.word	0x2000288c
 800f800:	20003010 	.word	0x20003010
 800f804:	20002888 	.word	0x20002888

0800f808 <Eprom_IO_Init>:
#define FLASH_REMS2      0xEF
#define FLASH_REMS4      0xDF
#define FLASH_REMS4D     0xCF
///=============================================
void Eprom_IO_Init(void)
{
 800f808:	b480      	push	{r7}
 800f80a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(SPI_EEPROM_CS, GPIO_PinOutput);
	EEPROM_CS_HIGH();
}
 800f80c:	bf00      	nop
 800f80e:	46bd      	mov	sp, r7
 800f810:	bc80      	pop	{r7}
 800f812:	4770      	bx	lr

0800f814 <Eprom_WR_Order>:
///=====================================
void Eprom_WR_Order(SCH_U8 Ctl)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b082      	sub	sp, #8
 800f818:	af00      	add	r7, sp, #0
 800f81a:	4603      	mov	r3, r0
 800f81c:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800f81e:	79fb      	ldrb	r3, [r7, #7]
 800f820:	4619      	mov	r1, r3
 800f822:	2000      	movs	r0, #0
 800f824:	f001 fbaa 	bl	8010f7c <SPI_RW>
	EEPROM_CS_HIGH();
}
 800f828:	bf00      	nop
 800f82a:	3708      	adds	r7, #8
 800f82c:	46bd      	mov	sp, r7
 800f82e:	bd80      	pop	{r7, pc}

0800f830 <Eprom_WR_Command>:
void Eprom_WR_Command(SCH_U8 Ctl, SCH_U32 addr)
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b082      	sub	sp, #8
 800f834:	af00      	add	r7, sp, #0
 800f836:	4603      	mov	r3, r0
 800f838:	6039      	str	r1, [r7, #0]
 800f83a:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800f83c:	79fb      	ldrb	r3, [r7, #7]
 800f83e:	4619      	mov	r1, r3
 800f840:	2000      	movs	r0, #0
 800f842:	f001 fb9b 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800f846:	683b      	ldr	r3, [r7, #0]
 800f848:	0c1b      	lsrs	r3, r3, #16
 800f84a:	b2db      	uxtb	r3, r3
 800f84c:	4619      	mov	r1, r3
 800f84e:	2000      	movs	r0, #0
 800f850:	f001 fb94 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	0a1b      	lsrs	r3, r3, #8
 800f858:	b2db      	uxtb	r3, r3
 800f85a:	4619      	mov	r1, r3
 800f85c:	2000      	movs	r0, #0
 800f85e:	f001 fb8d 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	b2db      	uxtb	r3, r3
 800f866:	4619      	mov	r1, r3
 800f868:	2000      	movs	r0, #0
 800f86a:	f001 fb87 	bl	8010f7c <SPI_RW>
	EEPROM_CS_HIGH();
}
 800f86e:	bf00      	nop
 800f870:	3708      	adds	r7, #8
 800f872:	46bd      	mov	sp, r7
 800f874:	bd80      	pop	{r7, pc}

0800f876 <Eprom_WR_Data>:
		SPI_RW(Spi_FLASH,Data);
	}
	EEPROM_CS_HIGH();
}
void Eprom_WR_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 800f876:	b580      	push	{r7, lr}
 800f878:	b084      	sub	sp, #16
 800f87a:	af00      	add	r7, sp, #0
 800f87c:	60b9      	str	r1, [r7, #8]
 800f87e:	607a      	str	r2, [r7, #4]
 800f880:	461a      	mov	r2, r3
 800f882:	4603      	mov	r3, r0
 800f884:	73fb      	strb	r3, [r7, #15]
 800f886:	4613      	mov	r3, r2
 800f888:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800f88a:	7bfb      	ldrb	r3, [r7, #15]
 800f88c:	4619      	mov	r1, r3
 800f88e:	2000      	movs	r0, #0
 800f890:	f001 fb74 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	0c1b      	lsrs	r3, r3, #16
 800f898:	b2db      	uxtb	r3, r3
 800f89a:	4619      	mov	r1, r3
 800f89c:	2000      	movs	r0, #0
 800f89e:	f001 fb6d 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800f8a2:	68bb      	ldr	r3, [r7, #8]
 800f8a4:	0a1b      	lsrs	r3, r3, #8
 800f8a6:	b2db      	uxtb	r3, r3
 800f8a8:	4619      	mov	r1, r3
 800f8aa:	2000      	movs	r0, #0
 800f8ac:	f001 fb66 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	b2db      	uxtb	r3, r3
 800f8b4:	4619      	mov	r1, r3
 800f8b6:	2000      	movs	r0, #0
 800f8b8:	f001 fb60 	bl	8010f7c <SPI_RW>
	while(length--)
 800f8bc:	e007      	b.n	800f8ce <Eprom_WR_Data+0x58>
	{
		SPI_RW(Spi_FLASH,*pData++);
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	1c5a      	adds	r2, r3, #1
 800f8c2:	607a      	str	r2, [r7, #4]
 800f8c4:	781b      	ldrb	r3, [r3, #0]
 800f8c6:	4619      	mov	r1, r3
 800f8c8:	2000      	movs	r0, #0
 800f8ca:	f001 fb57 	bl	8010f7c <SPI_RW>
	while(length--)
 800f8ce:	89bb      	ldrh	r3, [r7, #12]
 800f8d0:	1e5a      	subs	r2, r3, #1
 800f8d2:	81ba      	strh	r2, [r7, #12]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d1f2      	bne.n	800f8be <Eprom_WR_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 800f8d8:	bf00      	nop
 800f8da:	3710      	adds	r7, #16
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	bd80      	pop	{r7, pc}

0800f8e0 <Eprom_RD_Data>:
void Eprom_RD_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 800f8e0:	b590      	push	{r4, r7, lr}
 800f8e2:	b085      	sub	sp, #20
 800f8e4:	af00      	add	r7, sp, #0
 800f8e6:	60b9      	str	r1, [r7, #8]
 800f8e8:	607a      	str	r2, [r7, #4]
 800f8ea:	461a      	mov	r2, r3
 800f8ec:	4603      	mov	r3, r0
 800f8ee:	73fb      	strb	r3, [r7, #15]
 800f8f0:	4613      	mov	r3, r2
 800f8f2:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800f8f4:	7bfb      	ldrb	r3, [r7, #15]
 800f8f6:	4619      	mov	r1, r3
 800f8f8:	2000      	movs	r0, #0
 800f8fa:	f001 fb3f 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800f8fe:	68bb      	ldr	r3, [r7, #8]
 800f900:	0c1b      	lsrs	r3, r3, #16
 800f902:	b2db      	uxtb	r3, r3
 800f904:	4619      	mov	r1, r3
 800f906:	2000      	movs	r0, #0
 800f908:	f001 fb38 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800f90c:	68bb      	ldr	r3, [r7, #8]
 800f90e:	0a1b      	lsrs	r3, r3, #8
 800f910:	b2db      	uxtb	r3, r3
 800f912:	4619      	mov	r1, r3
 800f914:	2000      	movs	r0, #0
 800f916:	f001 fb31 	bl	8010f7c <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800f91a:	68bb      	ldr	r3, [r7, #8]
 800f91c:	b2db      	uxtb	r3, r3
 800f91e:	4619      	mov	r1, r3
 800f920:	2000      	movs	r0, #0
 800f922:	f001 fb2b 	bl	8010f7c <SPI_RW>
	while(length--)
 800f926:	e008      	b.n	800f93a <Eprom_RD_Data+0x5a>
	{
		*pData++ = SPI_RW(Spi_FLASH,0xFF);
 800f928:	687c      	ldr	r4, [r7, #4]
 800f92a:	1c63      	adds	r3, r4, #1
 800f92c:	607b      	str	r3, [r7, #4]
 800f92e:	21ff      	movs	r1, #255	; 0xff
 800f930:	2000      	movs	r0, #0
 800f932:	f001 fb23 	bl	8010f7c <SPI_RW>
 800f936:	4603      	mov	r3, r0
 800f938:	7023      	strb	r3, [r4, #0]
	while(length--)
 800f93a:	89bb      	ldrh	r3, [r7, #12]
 800f93c:	1e5a      	subs	r2, r3, #1
 800f93e:	81ba      	strh	r2, [r7, #12]
 800f940:	2b00      	cmp	r3, #0
 800f942:	d1f1      	bne.n	800f928 <Eprom_RD_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 800f944:	bf00      	nop
 800f946:	3714      	adds	r7, #20
 800f948:	46bd      	mov	sp, r7
 800f94a:	bd90      	pop	{r4, r7, pc}

0800f94c <Flash_WR_State_Clear>:
///=======================================================================Flash_Dsp_WR/RD/CP===========
void Flash_WR_State_Clear(void)
{
 800f94c:	b480      	push	{r7}
 800f94e:	af00      	add	r7, sp, #0
	WR_STATE = 0;
 800f950:	4b03      	ldr	r3, [pc, #12]	; (800f960 <Flash_WR_State_Clear+0x14>)
 800f952:	2200      	movs	r2, #0
 800f954:	709a      	strb	r2, [r3, #2]
}
 800f956:	bf00      	nop
 800f958:	46bd      	mov	sp, r7
 800f95a:	bc80      	pop	{r7}
 800f95c:	4770      	bx	lr
 800f95e:	bf00      	nop
 800f960:	20002890 	.word	0x20002890

0800f964 <Flash_Dsp_WR>:
SCH_BOOL Flash_Dsp_WR(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b086      	sub	sp, #24
 800f968:	af00      	add	r7, sp, #0
 800f96a:	4603      	mov	r3, r0
 800f96c:	6039      	str	r1, [r7, #0]
 800f96e:	71fb      	strb	r3, [r7, #7]
 800f970:	4613      	mov	r3, r2
 800f972:	80bb      	strh	r3, [r7, #4]
	static SCH_U8 Flash_Dsp_Timer = 0;
	SCH_U8 *u8data = (SCH_U8 *)data;
 800f974:	683b      	ldr	r3, [r7, #0]
 800f976:	617b      	str	r3, [r7, #20]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	if(Flash_Dsp_Timer)
 800f978:	4b1e      	ldr	r3, [pc, #120]	; (800f9f4 <Flash_Dsp_WR+0x90>)
 800f97a:	781b      	ldrb	r3, [r3, #0]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d005      	beq.n	800f98c <Flash_Dsp_WR+0x28>
		Flash_Dsp_Timer--;
 800f980:	4b1c      	ldr	r3, [pc, #112]	; (800f9f4 <Flash_Dsp_WR+0x90>)
 800f982:	781b      	ldrb	r3, [r3, #0]
 800f984:	3b01      	subs	r3, #1
 800f986:	b2da      	uxtb	r2, r3
 800f988:	4b1a      	ldr	r3, [pc, #104]	; (800f9f4 <Flash_Dsp_WR+0x90>)
 800f98a:	701a      	strb	r2, [r3, #0]
	if(Flash_Dsp_Timer)
 800f98c:	4b19      	ldr	r3, [pc, #100]	; (800f9f4 <Flash_Dsp_WR+0x90>)
 800f98e:	781b      	ldrb	r3, [r3, #0]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d001      	beq.n	800f998 <Flash_Dsp_WR+0x34>
		return FALSE;
 800f994:	2300      	movs	r3, #0
 800f996:	e2a0      	b.n	800feda <Flash_Dsp_WR+0x576>
	if(WR_STATE/2)
 800f998:	4b17      	ldr	r3, [pc, #92]	; (800f9f8 <Flash_Dsp_WR+0x94>)
 800f99a:	789b      	ldrb	r3, [r3, #2]
 800f99c:	2b01      	cmp	r3, #1
 800f99e:	d92d      	bls.n	800f9fc <Flash_Dsp_WR+0x98>
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE + (WR_STATE/2-1)*256;
 800f9a0:	79fb      	ldrb	r3, [r7, #7]
 800f9a2:	011a      	lsls	r2, r3, #4
 800f9a4:	4b14      	ldr	r3, [pc, #80]	; (800f9f8 <Flash_Dsp_WR+0x94>)
 800f9a6:	789b      	ldrb	r3, [r3, #2]
 800f9a8:	085b      	lsrs	r3, r3, #1
 800f9aa:	b2db      	uxtb	r3, r3
 800f9ac:	3b01      	subs	r3, #1
 800f9ae:	4413      	add	r3, r2
 800f9b0:	021b      	lsls	r3, r3, #8
 800f9b2:	60fb      	str	r3, [r7, #12]
		u8data = u8data + (WR_STATE/2-1)*256;
 800f9b4:	4b10      	ldr	r3, [pc, #64]	; (800f9f8 <Flash_Dsp_WR+0x94>)
 800f9b6:	789b      	ldrb	r3, [r3, #2]
 800f9b8:	085b      	lsrs	r3, r3, #1
 800f9ba:	b2db      	uxtb	r3, r3
 800f9bc:	3b01      	subs	r3, #1
 800f9be:	021b      	lsls	r3, r3, #8
 800f9c0:	461a      	mov	r2, r3
 800f9c2:	697b      	ldr	r3, [r7, #20]
 800f9c4:	4413      	add	r3, r2
 800f9c6:	617b      	str	r3, [r7, #20]
		Tx_Cnt = (WR_STATE/2 < (Cnt+255)/256)?256:(Cnt%256);
 800f9c8:	4b0b      	ldr	r3, [pc, #44]	; (800f9f8 <Flash_Dsp_WR+0x94>)
 800f9ca:	789b      	ldrb	r3, [r3, #2]
 800f9cc:	085b      	lsrs	r3, r3, #1
 800f9ce:	b2db      	uxtb	r3, r3
 800f9d0:	461a      	mov	r2, r3
 800f9d2:	88bb      	ldrh	r3, [r7, #4]
 800f9d4:	33ff      	adds	r3, #255	; 0xff
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	da00      	bge.n	800f9dc <Flash_Dsp_WR+0x78>
 800f9da:	33ff      	adds	r3, #255	; 0xff
 800f9dc:	121b      	asrs	r3, r3, #8
 800f9de:	429a      	cmp	r2, r3
 800f9e0:	db03      	blt.n	800f9ea <Flash_Dsp_WR+0x86>
 800f9e2:	88bb      	ldrh	r3, [r7, #4]
 800f9e4:	b2db      	uxtb	r3, r3
 800f9e6:	b29b      	uxth	r3, r3
 800f9e8:	e001      	b.n	800f9ee <Flash_Dsp_WR+0x8a>
 800f9ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f9ee:	827b      	strh	r3, [r7, #18]
 800f9f0:	e007      	b.n	800fa02 <Flash_Dsp_WR+0x9e>
 800f9f2:	bf00      	nop
 800f9f4:	20002894 	.word	0x20002894
 800f9f8:	20002890 	.word	0x20002890
	}
	else
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE;
 800f9fc:	79fb      	ldrb	r3, [r7, #7]
 800f9fe:	031b      	lsls	r3, r3, #12
 800fa00:	60fb      	str	r3, [r7, #12]
	}
	switch(WR_STATE)
 800fa02:	4b01      	ldr	r3, [pc, #4]	; (800fa08 <Flash_Dsp_WR+0xa4>)
 800fa04:	789b      	ldrb	r3, [r3, #2]
 800fa06:	e001      	b.n	800fa0c <Flash_Dsp_WR+0xa8>
 800fa08:	20002890 	.word	0x20002890
 800fa0c:	2bff      	cmp	r3, #255	; 0xff
 800fa0e:	f200 8262 	bhi.w	800fed6 <Flash_Dsp_WR+0x572>
 800fa12:	a201      	add	r2, pc, #4	; (adr r2, 800fa18 <Flash_Dsp_WR+0xb4>)
 800fa14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa18:	0800fe19 	.word	0x0800fe19
 800fa1c:	0800fe61 	.word	0x0800fe61
 800fa20:	0800fe77 	.word	0x0800fe77
 800fa24:	0800fe8b 	.word	0x0800fe8b
 800fa28:	0800fe77 	.word	0x0800fe77
 800fa2c:	0800fe8b 	.word	0x0800fe8b
 800fa30:	0800fe77 	.word	0x0800fe77
 800fa34:	0800fe8b 	.word	0x0800fe8b
 800fa38:	0800fe77 	.word	0x0800fe77
 800fa3c:	0800fe8b 	.word	0x0800fe8b
 800fa40:	0800fe77 	.word	0x0800fe77
 800fa44:	0800fe8b 	.word	0x0800fe8b
 800fa48:	0800fe77 	.word	0x0800fe77
 800fa4c:	0800fe8b 	.word	0x0800fe8b
 800fa50:	0800fe77 	.word	0x0800fe77
 800fa54:	0800fe8b 	.word	0x0800fe8b
 800fa58:	0800fe77 	.word	0x0800fe77
 800fa5c:	0800fe8b 	.word	0x0800fe8b
 800fa60:	0800fe77 	.word	0x0800fe77
 800fa64:	0800fe8b 	.word	0x0800fe8b
 800fa68:	0800fe77 	.word	0x0800fe77
 800fa6c:	0800fe8b 	.word	0x0800fe8b
 800fa70:	0800fe77 	.word	0x0800fe77
 800fa74:	0800fe8b 	.word	0x0800fe8b
 800fa78:	0800fe77 	.word	0x0800fe77
 800fa7c:	0800fe8b 	.word	0x0800fe8b
 800fa80:	0800fe77 	.word	0x0800fe77
 800fa84:	0800fe8b 	.word	0x0800fe8b
 800fa88:	0800fe77 	.word	0x0800fe77
 800fa8c:	0800fe8b 	.word	0x0800fe8b
 800fa90:	0800fe77 	.word	0x0800fe77
 800fa94:	0800fe8b 	.word	0x0800fe8b
 800fa98:	0800fe77 	.word	0x0800fe77
 800fa9c:	0800fe8b 	.word	0x0800fe8b
 800faa0:	0800fed7 	.word	0x0800fed7
 800faa4:	0800fed7 	.word	0x0800fed7
 800faa8:	0800fed7 	.word	0x0800fed7
 800faac:	0800fed7 	.word	0x0800fed7
 800fab0:	0800fed7 	.word	0x0800fed7
 800fab4:	0800fed7 	.word	0x0800fed7
 800fab8:	0800fed7 	.word	0x0800fed7
 800fabc:	0800fed7 	.word	0x0800fed7
 800fac0:	0800fed7 	.word	0x0800fed7
 800fac4:	0800fed7 	.word	0x0800fed7
 800fac8:	0800fed7 	.word	0x0800fed7
 800facc:	0800fed7 	.word	0x0800fed7
 800fad0:	0800fed7 	.word	0x0800fed7
 800fad4:	0800fed7 	.word	0x0800fed7
 800fad8:	0800fed7 	.word	0x0800fed7
 800fadc:	0800fed7 	.word	0x0800fed7
 800fae0:	0800fed7 	.word	0x0800fed7
 800fae4:	0800fed7 	.word	0x0800fed7
 800fae8:	0800fed7 	.word	0x0800fed7
 800faec:	0800fed7 	.word	0x0800fed7
 800faf0:	0800fed7 	.word	0x0800fed7
 800faf4:	0800fed7 	.word	0x0800fed7
 800faf8:	0800fed7 	.word	0x0800fed7
 800fafc:	0800fed7 	.word	0x0800fed7
 800fb00:	0800fed7 	.word	0x0800fed7
 800fb04:	0800fed7 	.word	0x0800fed7
 800fb08:	0800fed7 	.word	0x0800fed7
 800fb0c:	0800fed7 	.word	0x0800fed7
 800fb10:	0800fed7 	.word	0x0800fed7
 800fb14:	0800fed7 	.word	0x0800fed7
 800fb18:	0800fed7 	.word	0x0800fed7
 800fb1c:	0800fed7 	.word	0x0800fed7
 800fb20:	0800fed7 	.word	0x0800fed7
 800fb24:	0800fed7 	.word	0x0800fed7
 800fb28:	0800fed7 	.word	0x0800fed7
 800fb2c:	0800fed7 	.word	0x0800fed7
 800fb30:	0800fed7 	.word	0x0800fed7
 800fb34:	0800fed7 	.word	0x0800fed7
 800fb38:	0800fed7 	.word	0x0800fed7
 800fb3c:	0800fed7 	.word	0x0800fed7
 800fb40:	0800fed7 	.word	0x0800fed7
 800fb44:	0800fed7 	.word	0x0800fed7
 800fb48:	0800fed7 	.word	0x0800fed7
 800fb4c:	0800fed7 	.word	0x0800fed7
 800fb50:	0800fed7 	.word	0x0800fed7
 800fb54:	0800fed7 	.word	0x0800fed7
 800fb58:	0800fed7 	.word	0x0800fed7
 800fb5c:	0800fed7 	.word	0x0800fed7
 800fb60:	0800fed7 	.word	0x0800fed7
 800fb64:	0800fed7 	.word	0x0800fed7
 800fb68:	0800fed7 	.word	0x0800fed7
 800fb6c:	0800fed7 	.word	0x0800fed7
 800fb70:	0800fed7 	.word	0x0800fed7
 800fb74:	0800fed7 	.word	0x0800fed7
 800fb78:	0800fed7 	.word	0x0800fed7
 800fb7c:	0800fed7 	.word	0x0800fed7
 800fb80:	0800fed7 	.word	0x0800fed7
 800fb84:	0800fed7 	.word	0x0800fed7
 800fb88:	0800fed7 	.word	0x0800fed7
 800fb8c:	0800fed7 	.word	0x0800fed7
 800fb90:	0800fed7 	.word	0x0800fed7
 800fb94:	0800fed7 	.word	0x0800fed7
 800fb98:	0800fed7 	.word	0x0800fed7
 800fb9c:	0800fed7 	.word	0x0800fed7
 800fba0:	0800fed7 	.word	0x0800fed7
 800fba4:	0800fed7 	.word	0x0800fed7
 800fba8:	0800fed7 	.word	0x0800fed7
 800fbac:	0800fed7 	.word	0x0800fed7
 800fbb0:	0800fed7 	.word	0x0800fed7
 800fbb4:	0800fed7 	.word	0x0800fed7
 800fbb8:	0800fed7 	.word	0x0800fed7
 800fbbc:	0800fed7 	.word	0x0800fed7
 800fbc0:	0800fed7 	.word	0x0800fed7
 800fbc4:	0800fed7 	.word	0x0800fed7
 800fbc8:	0800fed7 	.word	0x0800fed7
 800fbcc:	0800fed7 	.word	0x0800fed7
 800fbd0:	0800fed7 	.word	0x0800fed7
 800fbd4:	0800fed7 	.word	0x0800fed7
 800fbd8:	0800fed7 	.word	0x0800fed7
 800fbdc:	0800fed7 	.word	0x0800fed7
 800fbe0:	0800fed7 	.word	0x0800fed7
 800fbe4:	0800fed7 	.word	0x0800fed7
 800fbe8:	0800fed7 	.word	0x0800fed7
 800fbec:	0800fed7 	.word	0x0800fed7
 800fbf0:	0800fed7 	.word	0x0800fed7
 800fbf4:	0800fed7 	.word	0x0800fed7
 800fbf8:	0800fed7 	.word	0x0800fed7
 800fbfc:	0800fed7 	.word	0x0800fed7
 800fc00:	0800fed7 	.word	0x0800fed7
 800fc04:	0800fed7 	.word	0x0800fed7
 800fc08:	0800fed7 	.word	0x0800fed7
 800fc0c:	0800fed7 	.word	0x0800fed7
 800fc10:	0800fed7 	.word	0x0800fed7
 800fc14:	0800fed7 	.word	0x0800fed7
 800fc18:	0800fed7 	.word	0x0800fed7
 800fc1c:	0800fed7 	.word	0x0800fed7
 800fc20:	0800fed7 	.word	0x0800fed7
 800fc24:	0800fed7 	.word	0x0800fed7
 800fc28:	0800fed7 	.word	0x0800fed7
 800fc2c:	0800fed7 	.word	0x0800fed7
 800fc30:	0800fed7 	.word	0x0800fed7
 800fc34:	0800fed7 	.word	0x0800fed7
 800fc38:	0800fed7 	.word	0x0800fed7
 800fc3c:	0800fed7 	.word	0x0800fed7
 800fc40:	0800fed7 	.word	0x0800fed7
 800fc44:	0800fed7 	.word	0x0800fed7
 800fc48:	0800fed7 	.word	0x0800fed7
 800fc4c:	0800fed7 	.word	0x0800fed7
 800fc50:	0800fed7 	.word	0x0800fed7
 800fc54:	0800fed7 	.word	0x0800fed7
 800fc58:	0800fed7 	.word	0x0800fed7
 800fc5c:	0800fed7 	.word	0x0800fed7
 800fc60:	0800fed7 	.word	0x0800fed7
 800fc64:	0800fed7 	.word	0x0800fed7
 800fc68:	0800fed7 	.word	0x0800fed7
 800fc6c:	0800fed7 	.word	0x0800fed7
 800fc70:	0800fed7 	.word	0x0800fed7
 800fc74:	0800fed7 	.word	0x0800fed7
 800fc78:	0800fed7 	.word	0x0800fed7
 800fc7c:	0800fed7 	.word	0x0800fed7
 800fc80:	0800fed7 	.word	0x0800fed7
 800fc84:	0800fed7 	.word	0x0800fed7
 800fc88:	0800fed7 	.word	0x0800fed7
 800fc8c:	0800fed7 	.word	0x0800fed7
 800fc90:	0800fed7 	.word	0x0800fed7
 800fc94:	0800fed7 	.word	0x0800fed7
 800fc98:	0800fed7 	.word	0x0800fed7
 800fc9c:	0800fed7 	.word	0x0800fed7
 800fca0:	0800fed7 	.word	0x0800fed7
 800fca4:	0800fed7 	.word	0x0800fed7
 800fca8:	0800fed7 	.word	0x0800fed7
 800fcac:	0800fed7 	.word	0x0800fed7
 800fcb0:	0800fed7 	.word	0x0800fed7
 800fcb4:	0800fed7 	.word	0x0800fed7
 800fcb8:	0800fed7 	.word	0x0800fed7
 800fcbc:	0800fed7 	.word	0x0800fed7
 800fcc0:	0800fed7 	.word	0x0800fed7
 800fcc4:	0800fed7 	.word	0x0800fed7
 800fcc8:	0800fed7 	.word	0x0800fed7
 800fccc:	0800fed7 	.word	0x0800fed7
 800fcd0:	0800fed7 	.word	0x0800fed7
 800fcd4:	0800fed7 	.word	0x0800fed7
 800fcd8:	0800fed7 	.word	0x0800fed7
 800fcdc:	0800fed7 	.word	0x0800fed7
 800fce0:	0800fed7 	.word	0x0800fed7
 800fce4:	0800fed7 	.word	0x0800fed7
 800fce8:	0800fed7 	.word	0x0800fed7
 800fcec:	0800fed7 	.word	0x0800fed7
 800fcf0:	0800fed7 	.word	0x0800fed7
 800fcf4:	0800fed7 	.word	0x0800fed7
 800fcf8:	0800fed7 	.word	0x0800fed7
 800fcfc:	0800fed7 	.word	0x0800fed7
 800fd00:	0800fed7 	.word	0x0800fed7
 800fd04:	0800fed7 	.word	0x0800fed7
 800fd08:	0800fed7 	.word	0x0800fed7
 800fd0c:	0800fed7 	.word	0x0800fed7
 800fd10:	0800fed7 	.word	0x0800fed7
 800fd14:	0800fed7 	.word	0x0800fed7
 800fd18:	0800fed7 	.word	0x0800fed7
 800fd1c:	0800fed7 	.word	0x0800fed7
 800fd20:	0800fed7 	.word	0x0800fed7
 800fd24:	0800fed7 	.word	0x0800fed7
 800fd28:	0800fed7 	.word	0x0800fed7
 800fd2c:	0800fed7 	.word	0x0800fed7
 800fd30:	0800fed7 	.word	0x0800fed7
 800fd34:	0800fed7 	.word	0x0800fed7
 800fd38:	0800fed7 	.word	0x0800fed7
 800fd3c:	0800fed7 	.word	0x0800fed7
 800fd40:	0800fed7 	.word	0x0800fed7
 800fd44:	0800fed7 	.word	0x0800fed7
 800fd48:	0800fed7 	.word	0x0800fed7
 800fd4c:	0800fed7 	.word	0x0800fed7
 800fd50:	0800fed7 	.word	0x0800fed7
 800fd54:	0800fed7 	.word	0x0800fed7
 800fd58:	0800fed7 	.word	0x0800fed7
 800fd5c:	0800fed7 	.word	0x0800fed7
 800fd60:	0800fed7 	.word	0x0800fed7
 800fd64:	0800fed7 	.word	0x0800fed7
 800fd68:	0800fed7 	.word	0x0800fed7
 800fd6c:	0800fed7 	.word	0x0800fed7
 800fd70:	0800fed7 	.word	0x0800fed7
 800fd74:	0800fed7 	.word	0x0800fed7
 800fd78:	0800fed7 	.word	0x0800fed7
 800fd7c:	0800fed7 	.word	0x0800fed7
 800fd80:	0800fed7 	.word	0x0800fed7
 800fd84:	0800fed7 	.word	0x0800fed7
 800fd88:	0800fed7 	.word	0x0800fed7
 800fd8c:	0800fed7 	.word	0x0800fed7
 800fd90:	0800fed7 	.word	0x0800fed7
 800fd94:	0800fed7 	.word	0x0800fed7
 800fd98:	0800fed7 	.word	0x0800fed7
 800fd9c:	0800fed7 	.word	0x0800fed7
 800fda0:	0800fed7 	.word	0x0800fed7
 800fda4:	0800fed7 	.word	0x0800fed7
 800fda8:	0800fed7 	.word	0x0800fed7
 800fdac:	0800fed7 	.word	0x0800fed7
 800fdb0:	0800fed7 	.word	0x0800fed7
 800fdb4:	0800fed7 	.word	0x0800fed7
 800fdb8:	0800fed7 	.word	0x0800fed7
 800fdbc:	0800fed7 	.word	0x0800fed7
 800fdc0:	0800fed7 	.word	0x0800fed7
 800fdc4:	0800fed7 	.word	0x0800fed7
 800fdc8:	0800fed7 	.word	0x0800fed7
 800fdcc:	0800fed7 	.word	0x0800fed7
 800fdd0:	0800fed7 	.word	0x0800fed7
 800fdd4:	0800fed7 	.word	0x0800fed7
 800fdd8:	0800fed7 	.word	0x0800fed7
 800fddc:	0800fed7 	.word	0x0800fed7
 800fde0:	0800fed7 	.word	0x0800fed7
 800fde4:	0800fed7 	.word	0x0800fed7
 800fde8:	0800fed7 	.word	0x0800fed7
 800fdec:	0800fed7 	.word	0x0800fed7
 800fdf0:	0800fed7 	.word	0x0800fed7
 800fdf4:	0800fed7 	.word	0x0800fed7
 800fdf8:	0800fed7 	.word	0x0800fed7
 800fdfc:	0800fed7 	.word	0x0800fed7
 800fe00:	0800fed7 	.word	0x0800fed7
 800fe04:	0800fed7 	.word	0x0800fed7
 800fe08:	0800fed7 	.word	0x0800fed7
 800fe0c:	0800fed7 	.word	0x0800fed7
 800fe10:	0800fed7 	.word	0x0800fed7
 800fe14:	0800fecd 	.word	0x0800fecd
	{
		case 0:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 800fe18:	683b      	ldr	r3, [r7, #0]
 800fe1a:	60bb      	str	r3, [r7, #8]
				*CheckSum = 0x00000000;
 800fe1c:	68bb      	ldr	r3, [r7, #8]
 800fe1e:	2200      	movs	r2, #0
 800fe20:	601a      	str	r2, [r3, #0]
				u8data = u8data+4;
 800fe22:	697b      	ldr	r3, [r7, #20]
 800fe24:	3304      	adds	r3, #4
 800fe26:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 800fe28:	2300      	movs	r3, #0
 800fe2a:	823b      	strh	r3, [r7, #16]
 800fe2c:	e00c      	b.n	800fe48 <Flash_Dsp_WR+0x4e4>
				{
					*CheckSum += *u8data;
 800fe2e:	68bb      	ldr	r3, [r7, #8]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	697a      	ldr	r2, [r7, #20]
 800fe34:	7812      	ldrb	r2, [r2, #0]
 800fe36:	441a      	add	r2, r3
 800fe38:	68bb      	ldr	r3, [r7, #8]
 800fe3a:	601a      	str	r2, [r3, #0]
					u8data++;
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	3301      	adds	r3, #1
 800fe40:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 800fe42:	8a3b      	ldrh	r3, [r7, #16]
 800fe44:	3301      	adds	r3, #1
 800fe46:	823b      	strh	r3, [r7, #16]
 800fe48:	8a3a      	ldrh	r2, [r7, #16]
 800fe4a:	88bb      	ldrh	r3, [r7, #4]
 800fe4c:	3b04      	subs	r3, #4
 800fe4e:	429a      	cmp	r2, r3
 800fe50:	dbed      	blt.n	800fe2e <Flash_Dsp_WR+0x4ca>
				}
				Eprom_WR_Order(FLASH_WREN);
 800fe52:	2006      	movs	r0, #6
 800fe54:	f7ff fcde 	bl	800f814 <Eprom_WR_Order>
				WR_STATE = 1;
 800fe58:	4b22      	ldr	r3, [pc, #136]	; (800fee4 <Flash_Dsp_WR+0x580>)
 800fe5a:	2201      	movs	r2, #1
 800fe5c:	709a      	strb	r2, [r3, #2]
			}
			break;
 800fe5e:	e03b      	b.n	800fed8 <Flash_Dsp_WR+0x574>
		case 1:
			Eprom_WR_Command(FLASH_SE,addr);
 800fe60:	68f9      	ldr	r1, [r7, #12]
 800fe62:	2020      	movs	r0, #32
 800fe64:	f7ff fce4 	bl	800f830 <Eprom_WR_Command>
			Flash_Dsp_Timer = T200MS_8;
 800fe68:	4b1f      	ldr	r3, [pc, #124]	; (800fee8 <Flash_Dsp_WR+0x584>)
 800fe6a:	2219      	movs	r2, #25
 800fe6c:	701a      	strb	r2, [r3, #0]
			WR_STATE = 2;
 800fe6e:	4b1d      	ldr	r3, [pc, #116]	; (800fee4 <Flash_Dsp_WR+0x580>)
 800fe70:	2202      	movs	r2, #2
 800fe72:	709a      	strb	r2, [r3, #2]
			break;
 800fe74:	e030      	b.n	800fed8 <Flash_Dsp_WR+0x574>
		case 24:
		case 26:
		case 28:
		case 30:
		case 32:
			Eprom_WR_Order(FLASH_WREN);
 800fe76:	2006      	movs	r0, #6
 800fe78:	f7ff fccc 	bl	800f814 <Eprom_WR_Order>
			WR_STATE++;
 800fe7c:	4b19      	ldr	r3, [pc, #100]	; (800fee4 <Flash_Dsp_WR+0x580>)
 800fe7e:	789b      	ldrb	r3, [r3, #2]
 800fe80:	3301      	adds	r3, #1
 800fe82:	b2da      	uxtb	r2, r3
 800fe84:	4b17      	ldr	r3, [pc, #92]	; (800fee4 <Flash_Dsp_WR+0x580>)
 800fe86:	709a      	strb	r2, [r3, #2]
			break;
 800fe88:	e026      	b.n	800fed8 <Flash_Dsp_WR+0x574>
		case 25:
		case 27:
		case 29:
		case 31:
		case 33:
			Eprom_WR_Data(FLASH_PP,addr,u8data,Tx_Cnt);
 800fe8a:	8a7b      	ldrh	r3, [r7, #18]
 800fe8c:	697a      	ldr	r2, [r7, #20]
 800fe8e:	68f9      	ldr	r1, [r7, #12]
 800fe90:	2002      	movs	r0, #2
 800fe92:	f7ff fcf0 	bl	800f876 <Eprom_WR_Data>
			if((WR_STATE/2 == (Cnt+255)/256))
 800fe96:	4b13      	ldr	r3, [pc, #76]	; (800fee4 <Flash_Dsp_WR+0x580>)
 800fe98:	789b      	ldrb	r3, [r3, #2]
 800fe9a:	085b      	lsrs	r3, r3, #1
 800fe9c:	b2db      	uxtb	r3, r3
 800fe9e:	461a      	mov	r2, r3
 800fea0:	88bb      	ldrh	r3, [r7, #4]
 800fea2:	33ff      	adds	r3, #255	; 0xff
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	da00      	bge.n	800feaa <Flash_Dsp_WR+0x546>
 800fea8:	33ff      	adds	r3, #255	; 0xff
 800feaa:	121b      	asrs	r3, r3, #8
 800feac:	429a      	cmp	r2, r3
 800feae:	d103      	bne.n	800feb8 <Flash_Dsp_WR+0x554>
				WR_STATE = 0xFF;
 800feb0:	4b0c      	ldr	r3, [pc, #48]	; (800fee4 <Flash_Dsp_WR+0x580>)
 800feb2:	22ff      	movs	r2, #255	; 0xff
 800feb4:	709a      	strb	r2, [r3, #2]
 800feb6:	e005      	b.n	800fec4 <Flash_Dsp_WR+0x560>
			else
				WR_STATE++;
 800feb8:	4b0a      	ldr	r3, [pc, #40]	; (800fee4 <Flash_Dsp_WR+0x580>)
 800feba:	789b      	ldrb	r3, [r3, #2]
 800febc:	3301      	adds	r3, #1
 800febe:	b2da      	uxtb	r2, r3
 800fec0:	4b08      	ldr	r3, [pc, #32]	; (800fee4 <Flash_Dsp_WR+0x580>)
 800fec2:	709a      	strb	r2, [r3, #2]
			Flash_Dsp_Timer = T48MS_8;
 800fec4:	4b08      	ldr	r3, [pc, #32]	; (800fee8 <Flash_Dsp_WR+0x584>)
 800fec6:	2206      	movs	r2, #6
 800fec8:	701a      	strb	r2, [r3, #0]
			break;
 800feca:	e005      	b.n	800fed8 <Flash_Dsp_WR+0x574>
		case 0xFF:
			WR_STATE = 0x00;
 800fecc:	4b05      	ldr	r3, [pc, #20]	; (800fee4 <Flash_Dsp_WR+0x580>)
 800fece:	2200      	movs	r2, #0
 800fed0:	709a      	strb	r2, [r3, #2]
			return TRUE;
 800fed2:	2301      	movs	r3, #1
 800fed4:	e001      	b.n	800feda <Flash_Dsp_WR+0x576>
		default:break;
 800fed6:	bf00      	nop
	}
	return FALSE;
 800fed8:	2300      	movs	r3, #0
}
 800feda:	4618      	mov	r0, r3
 800fedc:	3718      	adds	r7, #24
 800fede:	46bd      	mov	sp, r7
 800fee0:	bd80      	pop	{r7, pc}
 800fee2:	bf00      	nop
 800fee4:	20002890 	.word	0x20002890
 800fee8:	20002894 	.word	0x20002894

0800feec <Flash_RD_State_Clear>:
void Flash_RD_State_Clear(void)
{
 800feec:	b480      	push	{r7}
 800feee:	af00      	add	r7, sp, #0
	RD_STATE = 0;
 800fef0:	4b03      	ldr	r3, [pc, #12]	; (800ff00 <Flash_RD_State_Clear+0x14>)
 800fef2:	2200      	movs	r2, #0
 800fef4:	705a      	strb	r2, [r3, #1]
}
 800fef6:	bf00      	nop
 800fef8:	46bd      	mov	sp, r7
 800fefa:	bc80      	pop	{r7}
 800fefc:	4770      	bx	lr
 800fefe:	bf00      	nop
 800ff00:	20002890 	.word	0x20002890

0800ff04 <Flash_Dsp_RD>:
SCH_BOOL Flash_Dsp_RD(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b088      	sub	sp, #32
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	4603      	mov	r3, r0
 800ff0c:	6039      	str	r1, [r7, #0]
 800ff0e:	71fb      	strb	r3, [r7, #7]
 800ff10:	4613      	mov	r3, r2
 800ff12:	80bb      	strh	r3, [r7, #4]
	SCH_U8 *u8data = (SCH_U8 *)data;
 800ff14:	683b      	ldr	r3, [r7, #0]
 800ff16:	61fb      	str	r3, [r7, #28]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	addr = Num*FLASH_SPI_SECTOR_SIZE + (RD_STATE/2)*256;
 800ff18:	79fb      	ldrb	r3, [r7, #7]
 800ff1a:	011b      	lsls	r3, r3, #4
 800ff1c:	4a12      	ldr	r2, [pc, #72]	; (800ff68 <Flash_Dsp_RD+0x64>)
 800ff1e:	7852      	ldrb	r2, [r2, #1]
 800ff20:	0852      	lsrs	r2, r2, #1
 800ff22:	b2d2      	uxtb	r2, r2
 800ff24:	4413      	add	r3, r2
 800ff26:	021b      	lsls	r3, r3, #8
 800ff28:	613b      	str	r3, [r7, #16]
	if(RD_STATE!=0xFF)
 800ff2a:	4b0f      	ldr	r3, [pc, #60]	; (800ff68 <Flash_Dsp_RD+0x64>)
 800ff2c:	785b      	ldrb	r3, [r3, #1]
 800ff2e:	2bff      	cmp	r3, #255	; 0xff
 800ff30:	d008      	beq.n	800ff44 <Flash_Dsp_RD+0x40>
		u8data = u8data + (RD_STATE/2)*256;
 800ff32:	4b0d      	ldr	r3, [pc, #52]	; (800ff68 <Flash_Dsp_RD+0x64>)
 800ff34:	785b      	ldrb	r3, [r3, #1]
 800ff36:	085b      	lsrs	r3, r3, #1
 800ff38:	b2db      	uxtb	r3, r3
 800ff3a:	021b      	lsls	r3, r3, #8
 800ff3c:	461a      	mov	r2, r3
 800ff3e:	69fb      	ldr	r3, [r7, #28]
 800ff40:	4413      	add	r3, r2
 800ff42:	61fb      	str	r3, [r7, #28]
	Tx_Cnt = ((RD_STATE/2+1) < (Cnt+255)/256)?256:(Cnt%256);
 800ff44:	4b08      	ldr	r3, [pc, #32]	; (800ff68 <Flash_Dsp_RD+0x64>)
 800ff46:	785b      	ldrb	r3, [r3, #1]
 800ff48:	085b      	lsrs	r3, r3, #1
 800ff4a:	b2db      	uxtb	r3, r3
 800ff4c:	1c5a      	adds	r2, r3, #1
 800ff4e:	88bb      	ldrh	r3, [r7, #4]
 800ff50:	33ff      	adds	r3, #255	; 0xff
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	da00      	bge.n	800ff58 <Flash_Dsp_RD+0x54>
 800ff56:	33ff      	adds	r3, #255	; 0xff
 800ff58:	121b      	asrs	r3, r3, #8
 800ff5a:	429a      	cmp	r2, r3
 800ff5c:	db06      	blt.n	800ff6c <Flash_Dsp_RD+0x68>
 800ff5e:	88bb      	ldrh	r3, [r7, #4]
 800ff60:	b2db      	uxtb	r3, r3
 800ff62:	b29b      	uxth	r3, r3
 800ff64:	e004      	b.n	800ff70 <Flash_Dsp_RD+0x6c>
 800ff66:	bf00      	nop
 800ff68:	20002890 	.word	0x20002890
 800ff6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ff70:	81fb      	strh	r3, [r7, #14]
	switch(RD_STATE)
 800ff72:	4b01      	ldr	r3, [pc, #4]	; (800ff78 <Flash_Dsp_RD+0x74>)
 800ff74:	785b      	ldrb	r3, [r3, #1]
 800ff76:	e001      	b.n	800ff7c <Flash_Dsp_RD+0x78>
 800ff78:	20002890 	.word	0x20002890
 800ff7c:	2bff      	cmp	r3, #255	; 0xff
 800ff7e:	f200 8252 	bhi.w	8010426 <Flash_Dsp_RD+0x522>
 800ff82:	a201      	add	r2, pc, #4	; (adr r2, 800ff88 <Flash_Dsp_RD+0x84>)
 800ff84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff88:	08010389 	.word	0x08010389
 800ff8c:	0801039d 	.word	0x0801039d
 800ff90:	08010389 	.word	0x08010389
 800ff94:	0801039d 	.word	0x0801039d
 800ff98:	08010389 	.word	0x08010389
 800ff9c:	0801039d 	.word	0x0801039d
 800ffa0:	08010389 	.word	0x08010389
 800ffa4:	0801039d 	.word	0x0801039d
 800ffa8:	08010389 	.word	0x08010389
 800ffac:	0801039d 	.word	0x0801039d
 800ffb0:	08010389 	.word	0x08010389
 800ffb4:	0801039d 	.word	0x0801039d
 800ffb8:	08010389 	.word	0x08010389
 800ffbc:	0801039d 	.word	0x0801039d
 800ffc0:	08010389 	.word	0x08010389
 800ffc4:	0801039d 	.word	0x0801039d
 800ffc8:	08010389 	.word	0x08010389
 800ffcc:	0801039d 	.word	0x0801039d
 800ffd0:	08010389 	.word	0x08010389
 800ffd4:	0801039d 	.word	0x0801039d
 800ffd8:	08010389 	.word	0x08010389
 800ffdc:	0801039d 	.word	0x0801039d
 800ffe0:	08010389 	.word	0x08010389
 800ffe4:	0801039d 	.word	0x0801039d
 800ffe8:	08010389 	.word	0x08010389
 800ffec:	0801039d 	.word	0x0801039d
 800fff0:	08010389 	.word	0x08010389
 800fff4:	0801039d 	.word	0x0801039d
 800fff8:	08010389 	.word	0x08010389
 800fffc:	0801039d 	.word	0x0801039d
 8010000:	08010389 	.word	0x08010389
 8010004:	0801039d 	.word	0x0801039d
 8010008:	08010427 	.word	0x08010427
 801000c:	08010427 	.word	0x08010427
 8010010:	08010427 	.word	0x08010427
 8010014:	08010427 	.word	0x08010427
 8010018:	08010427 	.word	0x08010427
 801001c:	08010427 	.word	0x08010427
 8010020:	08010427 	.word	0x08010427
 8010024:	08010427 	.word	0x08010427
 8010028:	08010427 	.word	0x08010427
 801002c:	08010427 	.word	0x08010427
 8010030:	08010427 	.word	0x08010427
 8010034:	08010427 	.word	0x08010427
 8010038:	08010427 	.word	0x08010427
 801003c:	08010427 	.word	0x08010427
 8010040:	08010427 	.word	0x08010427
 8010044:	08010427 	.word	0x08010427
 8010048:	08010427 	.word	0x08010427
 801004c:	08010427 	.word	0x08010427
 8010050:	08010427 	.word	0x08010427
 8010054:	08010427 	.word	0x08010427
 8010058:	08010427 	.word	0x08010427
 801005c:	08010427 	.word	0x08010427
 8010060:	08010427 	.word	0x08010427
 8010064:	08010427 	.word	0x08010427
 8010068:	08010427 	.word	0x08010427
 801006c:	08010427 	.word	0x08010427
 8010070:	08010427 	.word	0x08010427
 8010074:	08010427 	.word	0x08010427
 8010078:	08010427 	.word	0x08010427
 801007c:	08010427 	.word	0x08010427
 8010080:	08010427 	.word	0x08010427
 8010084:	08010427 	.word	0x08010427
 8010088:	08010427 	.word	0x08010427
 801008c:	08010427 	.word	0x08010427
 8010090:	08010427 	.word	0x08010427
 8010094:	08010427 	.word	0x08010427
 8010098:	08010427 	.word	0x08010427
 801009c:	08010427 	.word	0x08010427
 80100a0:	08010427 	.word	0x08010427
 80100a4:	08010427 	.word	0x08010427
 80100a8:	08010427 	.word	0x08010427
 80100ac:	08010427 	.word	0x08010427
 80100b0:	08010427 	.word	0x08010427
 80100b4:	08010427 	.word	0x08010427
 80100b8:	08010427 	.word	0x08010427
 80100bc:	08010427 	.word	0x08010427
 80100c0:	08010427 	.word	0x08010427
 80100c4:	08010427 	.word	0x08010427
 80100c8:	08010427 	.word	0x08010427
 80100cc:	08010427 	.word	0x08010427
 80100d0:	08010427 	.word	0x08010427
 80100d4:	08010427 	.word	0x08010427
 80100d8:	08010427 	.word	0x08010427
 80100dc:	08010427 	.word	0x08010427
 80100e0:	08010427 	.word	0x08010427
 80100e4:	08010427 	.word	0x08010427
 80100e8:	08010427 	.word	0x08010427
 80100ec:	08010427 	.word	0x08010427
 80100f0:	08010427 	.word	0x08010427
 80100f4:	08010427 	.word	0x08010427
 80100f8:	08010427 	.word	0x08010427
 80100fc:	08010427 	.word	0x08010427
 8010100:	08010427 	.word	0x08010427
 8010104:	08010427 	.word	0x08010427
 8010108:	08010427 	.word	0x08010427
 801010c:	08010427 	.word	0x08010427
 8010110:	08010427 	.word	0x08010427
 8010114:	08010427 	.word	0x08010427
 8010118:	08010427 	.word	0x08010427
 801011c:	08010427 	.word	0x08010427
 8010120:	08010427 	.word	0x08010427
 8010124:	08010427 	.word	0x08010427
 8010128:	08010427 	.word	0x08010427
 801012c:	08010427 	.word	0x08010427
 8010130:	08010427 	.word	0x08010427
 8010134:	08010427 	.word	0x08010427
 8010138:	08010427 	.word	0x08010427
 801013c:	08010427 	.word	0x08010427
 8010140:	08010427 	.word	0x08010427
 8010144:	08010427 	.word	0x08010427
 8010148:	08010427 	.word	0x08010427
 801014c:	08010427 	.word	0x08010427
 8010150:	08010427 	.word	0x08010427
 8010154:	08010427 	.word	0x08010427
 8010158:	08010427 	.word	0x08010427
 801015c:	08010427 	.word	0x08010427
 8010160:	08010427 	.word	0x08010427
 8010164:	08010427 	.word	0x08010427
 8010168:	08010427 	.word	0x08010427
 801016c:	08010427 	.word	0x08010427
 8010170:	08010427 	.word	0x08010427
 8010174:	08010427 	.word	0x08010427
 8010178:	08010427 	.word	0x08010427
 801017c:	08010427 	.word	0x08010427
 8010180:	08010427 	.word	0x08010427
 8010184:	08010427 	.word	0x08010427
 8010188:	08010427 	.word	0x08010427
 801018c:	08010427 	.word	0x08010427
 8010190:	08010427 	.word	0x08010427
 8010194:	08010427 	.word	0x08010427
 8010198:	08010427 	.word	0x08010427
 801019c:	08010427 	.word	0x08010427
 80101a0:	08010427 	.word	0x08010427
 80101a4:	08010427 	.word	0x08010427
 80101a8:	08010427 	.word	0x08010427
 80101ac:	08010427 	.word	0x08010427
 80101b0:	08010427 	.word	0x08010427
 80101b4:	08010427 	.word	0x08010427
 80101b8:	08010427 	.word	0x08010427
 80101bc:	08010427 	.word	0x08010427
 80101c0:	08010427 	.word	0x08010427
 80101c4:	08010427 	.word	0x08010427
 80101c8:	08010427 	.word	0x08010427
 80101cc:	08010427 	.word	0x08010427
 80101d0:	08010427 	.word	0x08010427
 80101d4:	08010427 	.word	0x08010427
 80101d8:	08010427 	.word	0x08010427
 80101dc:	08010427 	.word	0x08010427
 80101e0:	08010427 	.word	0x08010427
 80101e4:	08010427 	.word	0x08010427
 80101e8:	08010427 	.word	0x08010427
 80101ec:	08010427 	.word	0x08010427
 80101f0:	08010427 	.word	0x08010427
 80101f4:	08010427 	.word	0x08010427
 80101f8:	08010427 	.word	0x08010427
 80101fc:	08010427 	.word	0x08010427
 8010200:	08010427 	.word	0x08010427
 8010204:	08010427 	.word	0x08010427
 8010208:	08010427 	.word	0x08010427
 801020c:	08010427 	.word	0x08010427
 8010210:	08010427 	.word	0x08010427
 8010214:	08010427 	.word	0x08010427
 8010218:	08010427 	.word	0x08010427
 801021c:	08010427 	.word	0x08010427
 8010220:	08010427 	.word	0x08010427
 8010224:	08010427 	.word	0x08010427
 8010228:	08010427 	.word	0x08010427
 801022c:	08010427 	.word	0x08010427
 8010230:	08010427 	.word	0x08010427
 8010234:	08010427 	.word	0x08010427
 8010238:	08010427 	.word	0x08010427
 801023c:	08010427 	.word	0x08010427
 8010240:	08010427 	.word	0x08010427
 8010244:	08010427 	.word	0x08010427
 8010248:	08010427 	.word	0x08010427
 801024c:	08010427 	.word	0x08010427
 8010250:	08010427 	.word	0x08010427
 8010254:	08010427 	.word	0x08010427
 8010258:	08010427 	.word	0x08010427
 801025c:	08010427 	.word	0x08010427
 8010260:	08010427 	.word	0x08010427
 8010264:	08010427 	.word	0x08010427
 8010268:	08010427 	.word	0x08010427
 801026c:	08010427 	.word	0x08010427
 8010270:	08010427 	.word	0x08010427
 8010274:	08010427 	.word	0x08010427
 8010278:	08010427 	.word	0x08010427
 801027c:	08010427 	.word	0x08010427
 8010280:	08010427 	.word	0x08010427
 8010284:	08010427 	.word	0x08010427
 8010288:	08010427 	.word	0x08010427
 801028c:	08010427 	.word	0x08010427
 8010290:	08010427 	.word	0x08010427
 8010294:	08010427 	.word	0x08010427
 8010298:	08010427 	.word	0x08010427
 801029c:	08010427 	.word	0x08010427
 80102a0:	08010427 	.word	0x08010427
 80102a4:	08010427 	.word	0x08010427
 80102a8:	08010427 	.word	0x08010427
 80102ac:	08010427 	.word	0x08010427
 80102b0:	08010427 	.word	0x08010427
 80102b4:	08010427 	.word	0x08010427
 80102b8:	08010427 	.word	0x08010427
 80102bc:	08010427 	.word	0x08010427
 80102c0:	08010427 	.word	0x08010427
 80102c4:	08010427 	.word	0x08010427
 80102c8:	08010427 	.word	0x08010427
 80102cc:	08010427 	.word	0x08010427
 80102d0:	08010427 	.word	0x08010427
 80102d4:	08010427 	.word	0x08010427
 80102d8:	08010427 	.word	0x08010427
 80102dc:	08010427 	.word	0x08010427
 80102e0:	08010427 	.word	0x08010427
 80102e4:	08010427 	.word	0x08010427
 80102e8:	08010427 	.word	0x08010427
 80102ec:	08010427 	.word	0x08010427
 80102f0:	08010427 	.word	0x08010427
 80102f4:	08010427 	.word	0x08010427
 80102f8:	08010427 	.word	0x08010427
 80102fc:	08010427 	.word	0x08010427
 8010300:	08010427 	.word	0x08010427
 8010304:	08010427 	.word	0x08010427
 8010308:	08010427 	.word	0x08010427
 801030c:	08010427 	.word	0x08010427
 8010310:	08010427 	.word	0x08010427
 8010314:	08010427 	.word	0x08010427
 8010318:	08010427 	.word	0x08010427
 801031c:	08010427 	.word	0x08010427
 8010320:	08010427 	.word	0x08010427
 8010324:	08010427 	.word	0x08010427
 8010328:	08010427 	.word	0x08010427
 801032c:	08010427 	.word	0x08010427
 8010330:	08010427 	.word	0x08010427
 8010334:	08010427 	.word	0x08010427
 8010338:	08010427 	.word	0x08010427
 801033c:	08010427 	.word	0x08010427
 8010340:	08010427 	.word	0x08010427
 8010344:	08010427 	.word	0x08010427
 8010348:	08010427 	.word	0x08010427
 801034c:	08010427 	.word	0x08010427
 8010350:	08010427 	.word	0x08010427
 8010354:	08010427 	.word	0x08010427
 8010358:	08010427 	.word	0x08010427
 801035c:	08010427 	.word	0x08010427
 8010360:	08010427 	.word	0x08010427
 8010364:	08010427 	.word	0x08010427
 8010368:	08010427 	.word	0x08010427
 801036c:	08010427 	.word	0x08010427
 8010370:	08010427 	.word	0x08010427
 8010374:	08010427 	.word	0x08010427
 8010378:	08010427 	.word	0x08010427
 801037c:	08010427 	.word	0x08010427
 8010380:	08010427 	.word	0x08010427
 8010384:	080103d9 	.word	0x080103d9
		case 22:
		case 24:
		case 26:
		case 28:
		case 30:
			Eprom_WR_Order(FLASH_WREN);
 8010388:	2006      	movs	r0, #6
 801038a:	f7ff fa43 	bl	800f814 <Eprom_WR_Order>
			RD_STATE++;
 801038e:	4b29      	ldr	r3, [pc, #164]	; (8010434 <Flash_Dsp_RD+0x530>)
 8010390:	785b      	ldrb	r3, [r3, #1]
 8010392:	3301      	adds	r3, #1
 8010394:	b2da      	uxtb	r2, r3
 8010396:	4b27      	ldr	r3, [pc, #156]	; (8010434 <Flash_Dsp_RD+0x530>)
 8010398:	705a      	strb	r2, [r3, #1]
			break;
 801039a:	e045      	b.n	8010428 <Flash_Dsp_RD+0x524>
		case 23:
		case 25:
		case 27:
		case 29:
		case 31:
			Eprom_RD_Data(FLASH_READ,addr,u8data,Tx_Cnt);
 801039c:	89fb      	ldrh	r3, [r7, #14]
 801039e:	69fa      	ldr	r2, [r7, #28]
 80103a0:	6939      	ldr	r1, [r7, #16]
 80103a2:	2003      	movs	r0, #3
 80103a4:	f7ff fa9c 	bl	800f8e0 <Eprom_RD_Data>
			if((RD_STATE/2+1) == (Cnt+255)/256)
 80103a8:	4b22      	ldr	r3, [pc, #136]	; (8010434 <Flash_Dsp_RD+0x530>)
 80103aa:	785b      	ldrb	r3, [r3, #1]
 80103ac:	085b      	lsrs	r3, r3, #1
 80103ae:	b2db      	uxtb	r3, r3
 80103b0:	1c5a      	adds	r2, r3, #1
 80103b2:	88bb      	ldrh	r3, [r7, #4]
 80103b4:	33ff      	adds	r3, #255	; 0xff
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	da00      	bge.n	80103bc <Flash_Dsp_RD+0x4b8>
 80103ba:	33ff      	adds	r3, #255	; 0xff
 80103bc:	121b      	asrs	r3, r3, #8
 80103be:	429a      	cmp	r2, r3
 80103c0:	d103      	bne.n	80103ca <Flash_Dsp_RD+0x4c6>
				RD_STATE = 0xFF;
 80103c2:	4b1c      	ldr	r3, [pc, #112]	; (8010434 <Flash_Dsp_RD+0x530>)
 80103c4:	22ff      	movs	r2, #255	; 0xff
 80103c6:	705a      	strb	r2, [r3, #1]
			else
				RD_STATE++;
			break;
 80103c8:	e02e      	b.n	8010428 <Flash_Dsp_RD+0x524>
				RD_STATE++;
 80103ca:	4b1a      	ldr	r3, [pc, #104]	; (8010434 <Flash_Dsp_RD+0x530>)
 80103cc:	785b      	ldrb	r3, [r3, #1]
 80103ce:	3301      	adds	r3, #1
 80103d0:	b2da      	uxtb	r2, r3
 80103d2:	4b18      	ldr	r3, [pc, #96]	; (8010434 <Flash_Dsp_RD+0x530>)
 80103d4:	705a      	strb	r2, [r3, #1]
			break;
 80103d6:	e027      	b.n	8010428 <Flash_Dsp_RD+0x524>
		case 0xFF:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	60bb      	str	r3, [r7, #8]
				SCH_U32 checksum = 0x00000000;
 80103dc:	2300      	movs	r3, #0
 80103de:	617b      	str	r3, [r7, #20]
				u8data = u8data+4;
 80103e0:	69fb      	ldr	r3, [r7, #28]
 80103e2:	3304      	adds	r3, #4
 80103e4:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 80103e6:	2300      	movs	r3, #0
 80103e8:	837b      	strh	r3, [r7, #26]
 80103ea:	e00b      	b.n	8010404 <Flash_Dsp_RD+0x500>
				{
					checksum += *u8data;
 80103ec:	69fb      	ldr	r3, [r7, #28]
 80103ee:	781b      	ldrb	r3, [r3, #0]
 80103f0:	461a      	mov	r2, r3
 80103f2:	697b      	ldr	r3, [r7, #20]
 80103f4:	4413      	add	r3, r2
 80103f6:	617b      	str	r3, [r7, #20]
					u8data ++;
 80103f8:	69fb      	ldr	r3, [r7, #28]
 80103fa:	3301      	adds	r3, #1
 80103fc:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 80103fe:	8b7b      	ldrh	r3, [r7, #26]
 8010400:	3301      	adds	r3, #1
 8010402:	837b      	strh	r3, [r7, #26]
 8010404:	8b7a      	ldrh	r2, [r7, #26]
 8010406:	88bb      	ldrh	r3, [r7, #4]
 8010408:	3b04      	subs	r3, #4
 801040a:	429a      	cmp	r2, r3
 801040c:	dbee      	blt.n	80103ec <Flash_Dsp_RD+0x4e8>
				}
				RD_STATE = 0x00;
 801040e:	4b09      	ldr	r3, [pc, #36]	; (8010434 <Flash_Dsp_RD+0x530>)
 8010410:	2200      	movs	r2, #0
 8010412:	705a      	strb	r2, [r3, #1]
				if(*CheckSum == checksum)
 8010414:	68bb      	ldr	r3, [r7, #8]
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	697a      	ldr	r2, [r7, #20]
 801041a:	429a      	cmp	r2, r3
 801041c:	d101      	bne.n	8010422 <Flash_Dsp_RD+0x51e>
					return TRUE;
 801041e:	2301      	movs	r3, #1
 8010420:	e003      	b.n	801042a <Flash_Dsp_RD+0x526>
				else
					return FALSE;
 8010422:	2300      	movs	r3, #0
 8010424:	e001      	b.n	801042a <Flash_Dsp_RD+0x526>
			}
		default:break;
 8010426:	bf00      	nop
	}
	return FALSE;
 8010428:	2300      	movs	r3, #0
}
 801042a:	4618      	mov	r0, r3
 801042c:	3720      	adds	r7, #32
 801042e:	46bd      	mov	sp, r7
 8010430:	bd80      	pop	{r7, pc}
 8010432:	bf00      	nop
 8010434:	20002890 	.word	0x20002890

08010438 <TASK_Eeprom_Pro>:
	}
}


void TASK_Eeprom_Pro(void)
{
 8010438:	b480      	push	{r7}
 801043a:	af00      	add	r7, sp, #0
	
}
 801043c:	bf00      	nop
 801043e:	46bd      	mov	sp, r7
 8010440:	bc80      	pop	{r7}
 8010442:	4770      	bx	lr

08010444 <LED_IO_Init>:
**  Created on	: 20180723
**  Description	:
**  Return		: 
********************************************************************************/
void LED_IO_Init(void)
{///===
 8010444:	b480      	push	{r7}
 8010446:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_LED_CTL, GPIO_PinOutput);
}
 8010448:	bf00      	nop
 801044a:	46bd      	mov	sp, r7
 801044c:	bc80      	pop	{r7}
 801044e:	4770      	bx	lr

08010450 <LED_Ctl>:
void LED_Ctl(SCH_BOOL OnOff)
{
 8010450:	b480      	push	{r7}
 8010452:	b083      	sub	sp, #12
 8010454:	af00      	add	r7, sp, #0
 8010456:	4603      	mov	r3, r0
 8010458:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_LED;
	}
}
 801045a:	bf00      	nop
 801045c:	370c      	adds	r7, #12
 801045e:	46bd      	mov	sp, r7
 8010460:	bc80      	pop	{r7}
 8010462:	4770      	bx	lr

08010464 <TASK_LED_pro>:
**  Created on	: 20180723
**  Description	:100ms
**  Return		: 
********************************************************************************/
void TASK_LED_pro(void)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	af00      	add	r7, sp, #0
	if(Get_SysPower_Flag)
 8010468:	4b07      	ldr	r3, [pc, #28]	; (8010488 <TASK_LED_pro+0x24>)
 801046a:	795b      	ldrb	r3, [r3, #5]
 801046c:	f003 0308 	and.w	r3, r3, #8
 8010470:	b2db      	uxtb	r3, r3
 8010472:	2b00      	cmp	r3, #0
 8010474:	d003      	beq.n	801047e <TASK_LED_pro+0x1a>
	{
		LED_Ctl(ON);
 8010476:	2001      	movs	r0, #1
 8010478:	f7ff ffea 	bl	8010450 <LED_Ctl>
	}
	else
	{
		LED_Ctl(OFF);
	}
}
 801047c:	e002      	b.n	8010484 <TASK_LED_pro+0x20>
		LED_Ctl(OFF);
 801047e:	2000      	movs	r0, #0
 8010480:	f7ff ffe6 	bl	8010450 <LED_Ctl>
}
 8010484:	bf00      	nop
 8010486:	bd80      	pop	{r7, pc}
 8010488:	20004584 	.word	0x20004584

0801048c <MUTE_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void MUTE_IO_Init(void)
{///===
 801048c:	b480      	push	{r7}
 801048e:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_MUTE_CTL, GPIO_PinOutput);
}
 8010490:	bf00      	nop
 8010492:	46bd      	mov	sp, r7
 8010494:	bc80      	pop	{r7}
 8010496:	4770      	bx	lr

08010498 <MUTE_Ctl>:
void MUTE_Ctl(SCH_BOOL OnOff)
{
 8010498:	b580      	push	{r7, lr}
 801049a:	b082      	sub	sp, #8
 801049c:	af00      	add	r7, sp, #0
 801049e:	4603      	mov	r3, r0
 80104a0:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 80104a2:	79fb      	ldrb	r3, [r7, #7]
 80104a4:	2b01      	cmp	r3, #1
 80104a6:	d10f      	bne.n	80104c8 <MUTE_Ctl+0x30>
	{
		TurnOn_MUTE;
		if(!Get_MUTE_Flag)
 80104a8:	4b11      	ldr	r3, [pc, #68]	; (80104f0 <MUTE_Ctl+0x58>)
 80104aa:	795b      	ldrb	r3, [r3, #5]
 80104ac:	f003 0320 	and.w	r3, r3, #32
 80104b0:	b2db      	uxtb	r3, r3
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d102      	bne.n	80104bc <MUTE_Ctl+0x24>
			AmpMute(ON);
 80104b6:	2001      	movs	r0, #1
 80104b8:	f7fa fa7a 	bl	800a9b0 <AmpMute>
		Set_MUTE_Flag;
 80104bc:	4a0c      	ldr	r2, [pc, #48]	; (80104f0 <MUTE_Ctl+0x58>)
 80104be:	7953      	ldrb	r3, [r2, #5]
 80104c0:	f043 0320 	orr.w	r3, r3, #32
 80104c4:	7153      	strb	r3, [r2, #5]
		TurnOff_MUTE;
		if(Get_MUTE_Flag)
			AmpMute(OFF);
		Clr_MUTE_Flag;
	}
}
 80104c6:	e00e      	b.n	80104e6 <MUTE_Ctl+0x4e>
		if(Get_MUTE_Flag)
 80104c8:	4b09      	ldr	r3, [pc, #36]	; (80104f0 <MUTE_Ctl+0x58>)
 80104ca:	795b      	ldrb	r3, [r3, #5]
 80104cc:	f003 0320 	and.w	r3, r3, #32
 80104d0:	b2db      	uxtb	r3, r3
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d002      	beq.n	80104dc <MUTE_Ctl+0x44>
			AmpMute(OFF);
 80104d6:	2000      	movs	r0, #0
 80104d8:	f7fa fa6a 	bl	800a9b0 <AmpMute>
		Clr_MUTE_Flag;
 80104dc:	4a04      	ldr	r2, [pc, #16]	; (80104f0 <MUTE_Ctl+0x58>)
 80104de:	7953      	ldrb	r3, [r2, #5]
 80104e0:	f36f 1345 	bfc	r3, #5, #1
 80104e4:	7153      	strb	r3, [r2, #5]
}
 80104e6:	bf00      	nop
 80104e8:	3708      	adds	r7, #8
 80104ea:	46bd      	mov	sp, r7
 80104ec:	bd80      	pop	{r7, pc}
 80104ee:	bf00      	nop
 80104f0:	20004584 	.word	0x20004584

080104f4 <AudioMute>:
///==================================================================================================
MUTE_STATE Mute_State;
void AudioMute(MUTE_T MUTE_Type)
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b082      	sub	sp, #8
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	4603      	mov	r3, r0
 80104fc:	71fb      	strb	r3, [r7, #7]
	if(MUTE_Type==SOFTON)
 80104fe:	79fb      	ldrb	r3, [r7, #7]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d00f      	beq.n	8010524 <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_DOWN);
	}
	else if(MUTE_Type== SOFTOFF)
 8010504:	79fb      	ldrb	r3, [r7, #7]
 8010506:	2b01      	cmp	r3, #1
 8010508:	d00c      	beq.n	8010524 <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_UP);
	}	
	else if(MUTE_Type== HARDON)
 801050a:	79fb      	ldrb	r3, [r7, #7]
 801050c:	2b02      	cmp	r3, #2
 801050e:	d103      	bne.n	8010518 <AudioMute+0x24>
	{
		MUTE_Ctl(ON);
 8010510:	2001      	movs	r0, #1
 8010512:	f7ff ffc1 	bl	8010498 <MUTE_Ctl>
	}
	else if(MUTE_Type==HARDOFF)
	{
		MUTE_Ctl(OFF);
	}
}
 8010516:	e005      	b.n	8010524 <AudioMute+0x30>
	else if(MUTE_Type==HARDOFF)
 8010518:	79fb      	ldrb	r3, [r7, #7]
 801051a:	2b03      	cmp	r3, #3
 801051c:	d102      	bne.n	8010524 <AudioMute+0x30>
		MUTE_Ctl(OFF);
 801051e:	2000      	movs	r0, #0
 8010520:	f7ff ffba 	bl	8010498 <MUTE_Ctl>
}
 8010524:	bf00      	nop
 8010526:	3708      	adds	r7, #8
 8010528:	46bd      	mov	sp, r7
 801052a:	bd80      	pop	{r7, pc}

0801052c <Hardware_Ver_Pro>:

Sys_Power_T SysPower;

#define HARDWARE_DET_AD     	 //ADC_CHANNEL_AD7
void Hardware_Ver_Pro(void)
{
 801052c:	b480      	push	{r7}
 801052e:	af00      	add	r7, sp, #0
	if(Sys.Hardware_Ver >= 0xF00)
 8010530:	4b07      	ldr	r3, [pc, #28]	; (8010550 <Hardware_Ver_Pro+0x24>)
 8010532:	885b      	ldrh	r3, [r3, #2]
 8010534:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8010538:	d303      	bcc.n	8010542 <Hardware_Ver_Pro+0x16>
	{
		Sys.Dsp_Hardware_Mode = 1;///1708
 801053a:	4b05      	ldr	r3, [pc, #20]	; (8010550 <Hardware_Ver_Pro+0x24>)
 801053c:	2201      	movs	r2, #1
 801053e:	705a      	strb	r2, [r3, #1]
	}
	else
	{
		Sys.Dsp_Hardware_Mode = 0;///
	}
}
 8010540:	e002      	b.n	8010548 <Hardware_Ver_Pro+0x1c>
		Sys.Dsp_Hardware_Mode = 0;///
 8010542:	4b03      	ldr	r3, [pc, #12]	; (8010550 <Hardware_Ver_Pro+0x24>)
 8010544:	2200      	movs	r2, #0
 8010546:	705a      	strb	r2, [r3, #1]
}
 8010548:	bf00      	nop
 801054a:	46bd      	mov	sp, r7
 801054c:	bc80      	pop	{r7}
 801054e:	4770      	bx	lr
 8010550:	20004584 	.word	0x20004584

08010554 <SystemPowerUp>:

void SystemPowerUp(void)
{
 8010554:	b580      	push	{r7, lr}
 8010556:	af00      	add	r7, sp, #0
	ClearAllModeMessage();
 8010558:	f000 fff4 	bl	8011544 <ClearAllModeMessage>
	GPIOInit();
 801055c:	f000 fcf6 	bl	8010f4c <GPIOInit>
	AudioMute(HARDON);
 8010560:	2002      	movs	r0, #2
 8010562:	f7ff ffc7 	bl	80104f4 <AudioMute>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	SYS_Power_Ctl(ON);
 8010566:	2001      	movs	r0, #1
 8010568:	f000 fcc0 	bl	8010eec <SYS_Power_Ctl>
	ACC_EN_Ctl(ON);
 801056c:	2001      	movs	r0, #1
 801056e:	f000 fcd7 	bl	8010f20 <ACC_EN_Ctl>
	///TurnOn_REM_EN;
}
 8010572:	bf00      	nop
 8010574:	bd80      	pop	{r7, pc}
	...

08010578 <PowerOnSystemModule>:
void PowerOnSystemModule(void)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	af00      	add	r7, sp, #0
	AMP_TURN_ON();
 801057c:	4b04      	ldr	r3, [pc, #16]	; (8010590 <PowerOnSystemModule+0x18>)
 801057e:	2201      	movs	r2, #1
 8010580:	701a      	strb	r2, [r3, #0]
	Bsp_UART_Init();
 8010582:	f000 fbd1 	bl	8010d28 <Bsp_UART_Init>
	Bsp_ADC_Init();
 8010586:	f000 fbe2 	bl	8010d4e <Bsp_ADC_Init>
	DSP_RESET_RELEASE;
	BT_RESET_RELEASE;
	AD1938_RESET_RELEASE;
	AD1978_RESET_RELEASE;
}
 801058a:	bf00      	nop
 801058c:	bd80      	pop	{r7, pc}
 801058e:	bf00      	nop
 8010590:	20002dec 	.word	0x20002dec

08010594 <PowerOffSystemModule>:

void PowerOffSystemModule(void)
{
 8010594:	b580      	push	{r7, lr}
 8010596:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 8010598:	2002      	movs	r0, #2
 801059a:	f7ff ffab 	bl	80104f4 <AudioMute>
	///App_Dsp.DspPwrState = DSP_CLOSE;
}
 801059e:	bf00      	nop
 80105a0:	bd80      	pop	{r7, pc}
	...

080105a4 <EnterPowerOff>:
void EnterPowerOff(void)
{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 80105a8:	2002      	movs	r0, #2
 80105aa:	f7ff ffa3 	bl	80104f4 <AudioMute>
	AMP_TURN_OFF();
 80105ae:	4b0c      	ldr	r3, [pc, #48]	; (80105e0 <EnterPowerOff+0x3c>)
 80105b0:	2204      	movs	r2, #4
 80105b2:	701a      	strb	r2, [r3, #0]
	SYS_Power_Ctl(OFF);
 80105b4:	2000      	movs	r0, #0
 80105b6:	f000 fc99 	bl	8010eec <SYS_Power_Ctl>
	ACC_EN_Ctl(OFF);
 80105ba:	2000      	movs	r0, #0
 80105bc:	f000 fcb0 	bl	8010f20 <ACC_EN_Ctl>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	Clr_AppStartOk;
 80105c0:	4a08      	ldr	r2, [pc, #32]	; (80105e4 <EnterPowerOff+0x40>)
 80105c2:	7993      	ldrb	r3, [r2, #6]
 80105c4:	f36f 0300 	bfc	r3, #0, #1
 80105c8:	7193      	strb	r3, [r2, #6]
	DSP_OFF_FLAG = Get_DSP_OFF_Flag;
 80105ca:	4b06      	ldr	r3, [pc, #24]	; (80105e4 <EnterPowerOff+0x40>)
 80105cc:	799b      	ldrb	r3, [r3, #6]
 80105ce:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80105d2:	b2db      	uxtb	r3, r3
 80105d4:	461a      	mov	r2, r3
 80105d6:	4b04      	ldr	r3, [pc, #16]	; (80105e8 <EnterPowerOff+0x44>)
 80105d8:	701a      	strb	r2, [r3, #0]
}
 80105da:	bf00      	nop
 80105dc:	bd80      	pop	{r7, pc}
 80105de:	bf00      	nop
 80105e0:	20002dec 	.word	0x20002dec
 80105e4:	20004584 	.word	0x20004584
 80105e8:	20002895 	.word	0x20002895

080105ec <PowerMessage>:

void PowerMessage(void)
{
 80105ec:	b580      	push	{r7, lr}
 80105ee:	b082      	sub	sp, #8
 80105f0:	af00      	add	r7, sp, #0
	MESSAGE pMsg;
	if(FALSE==GetMessage(POWER_MODULE,&pMsg))
 80105f2:	1d3b      	adds	r3, r7, #4
 80105f4:	4619      	mov	r1, r3
 80105f6:	2000      	movs	r0, #0
 80105f8:	f000 ff7c 	bl	80114f4 <GetMessage>
 80105fc:	4603      	mov	r3, r0
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d039      	beq.n	8010676 <PowerMessage+0x8a>
		return;
	switch(pMsg.ID)
 8010602:	793b      	ldrb	r3, [r7, #4]
 8010604:	2b01      	cmp	r3, #1
 8010606:	d002      	beq.n	801060e <PowerMessage+0x22>
 8010608:	2b02      	cmp	r3, #2
 801060a:	d013      	beq.n	8010634 <PowerMessage+0x48>
			}
			SysPower.Power_Timer = 0;
			PowerOffSystemModule();
			///PostMessage(ARM_MODULE, M2A_SYS_CMD, M2A_POWER);
			break;
		default:break;
 801060c:	e038      	b.n	8010680 <PowerMessage+0x94>
			SysPower.bk_PowerOffReason=SysPower.PowerOffReason;
 801060e:	4b1e      	ldr	r3, [pc, #120]	; (8010688 <PowerMessage+0x9c>)
 8010610:	789a      	ldrb	r2, [r3, #2]
 8010612:	4b1d      	ldr	r3, [pc, #116]	; (8010688 <PowerMessage+0x9c>)
 8010614:	705a      	strb	r2, [r3, #1]
			SysPower.PowerOffReason=POWER_ON;
 8010616:	4b1c      	ldr	r3, [pc, #112]	; (8010688 <PowerMessage+0x9c>)
 8010618:	2201      	movs	r2, #1
 801061a:	709a      	strb	r2, [r3, #2]
			SysPower.nPowerState=POWER_ON_DELAY;
 801061c:	4b1a      	ldr	r3, [pc, #104]	; (8010688 <PowerMessage+0x9c>)
 801061e:	2201      	movs	r2, #1
 8010620:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 8010622:	4b19      	ldr	r3, [pc, #100]	; (8010688 <PowerMessage+0x9c>)
 8010624:	2200      	movs	r2, #0
 8010626:	809a      	strh	r2, [r3, #4]
			AudioMute(HARDON);
 8010628:	2002      	movs	r0, #2
 801062a:	f7ff ff63 	bl	80104f4 <AudioMute>
			ClearAllModeMessage();
 801062e:	f000 ff89 	bl	8011544 <ClearAllModeMessage>
			break;
 8010632:	e025      	b.n	8010680 <PowerMessage+0x94>
			SysPower.PowerOffReason = (POWEROFFREASON)pMsg.prm;
 8010634:	88fb      	ldrh	r3, [r7, #6]
 8010636:	b2da      	uxtb	r2, r3
 8010638:	4b13      	ldr	r3, [pc, #76]	; (8010688 <PowerMessage+0x9c>)
 801063a:	709a      	strb	r2, [r3, #2]
			if(SysPower.PowerOffReason==POWEROFF_FROM_START)
 801063c:	4b12      	ldr	r3, [pc, #72]	; (8010688 <PowerMessage+0x9c>)
 801063e:	789b      	ldrb	r3, [r3, #2]
 8010640:	2b04      	cmp	r3, #4
 8010642:	d107      	bne.n	8010654 <PowerMessage+0x68>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 8010644:	4b10      	ldr	r3, [pc, #64]	; (8010688 <PowerMessage+0x9c>)
 8010646:	781b      	ldrb	r3, [r3, #0]
 8010648:	2b06      	cmp	r3, #6
 801064a:	d816      	bhi.n	801067a <PowerMessage+0x8e>
				SysPower.nPowerState=POWER_ACCOFF;
 801064c:	4b0e      	ldr	r3, [pc, #56]	; (8010688 <PowerMessage+0x9c>)
 801064e:	220a      	movs	r2, #10
 8010650:	701a      	strb	r2, [r3, #0]
 8010652:	e00a      	b.n	801066a <PowerMessage+0x7e>
			else if(SysPower.PowerOffReason==POWEROFF_FROM_VOLTAGE)
 8010654:	4b0c      	ldr	r3, [pc, #48]	; (8010688 <PowerMessage+0x9c>)
 8010656:	789b      	ldrb	r3, [r3, #2]
 8010658:	2b03      	cmp	r3, #3
 801065a:	d106      	bne.n	801066a <PowerMessage+0x7e>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 801065c:	4b0a      	ldr	r3, [pc, #40]	; (8010688 <PowerMessage+0x9c>)
 801065e:	781b      	ldrb	r3, [r3, #0]
 8010660:	2b06      	cmp	r3, #6
 8010662:	d80c      	bhi.n	801067e <PowerMessage+0x92>
				SysPower.nPowerState=POWER_CLOSE_SCREEN;
 8010664:	4b08      	ldr	r3, [pc, #32]	; (8010688 <PowerMessage+0x9c>)
 8010666:	2207      	movs	r2, #7
 8010668:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer = 0;
 801066a:	4b07      	ldr	r3, [pc, #28]	; (8010688 <PowerMessage+0x9c>)
 801066c:	2200      	movs	r2, #0
 801066e:	809a      	strh	r2, [r3, #4]
			PowerOffSystemModule();
 8010670:	f7ff ff90 	bl	8010594 <PowerOffSystemModule>
			break;
 8010674:	e004      	b.n	8010680 <PowerMessage+0x94>
		return;
 8010676:	bf00      	nop
 8010678:	e002      	b.n	8010680 <PowerMessage+0x94>
					break;
 801067a:	bf00      	nop
 801067c:	e000      	b.n	8010680 <PowerMessage+0x94>
					break;
 801067e:	bf00      	nop
	}
}
 8010680:	3708      	adds	r7, #8
 8010682:	46bd      	mov	sp, r7
 8010684:	bd80      	pop	{r7, pc}
 8010686:	bf00      	nop
 8010688:	20003e60 	.word	0x20003e60

0801068c <TASK_Power_Pro>:

void TASK_Power_Pro(void)
{
 801068c:	b580      	push	{r7, lr}
 801068e:	af00      	add	r7, sp, #0
	PowerMessage();
 8010690:	f7ff ffac 	bl	80105ec <PowerMessage>
	SysPower.Power_Timer++;
 8010694:	4bab      	ldr	r3, [pc, #684]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010696:	889b      	ldrh	r3, [r3, #4]
 8010698:	3301      	adds	r3, #1
 801069a:	b29a      	uxth	r2, r3
 801069c:	4ba9      	ldr	r3, [pc, #676]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801069e:	809a      	strh	r2, [r3, #4]
	switch(SysPower.nPowerState)
 80106a0:	4ba8      	ldr	r3, [pc, #672]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80106a2:	781b      	ldrb	r3, [r3, #0]
 80106a4:	2b0c      	cmp	r3, #12
 80106a6:	f200 8135 	bhi.w	8010914 <TASK_Power_Pro+0x288>
 80106aa:	a201      	add	r2, pc, #4	; (adr r2, 80106b0 <TASK_Power_Pro+0x24>)
 80106ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106b0:	080106e5 	.word	0x080106e5
 80106b4:	08010739 	.word	0x08010739
 80106b8:	0801074b 	.word	0x0801074b
 80106bc:	08010763 	.word	0x08010763
 80106c0:	0801077f 	.word	0x0801077f
 80106c4:	080107a9 	.word	0x080107a9
 80106c8:	08010915 	.word	0x08010915
 80106cc:	080107d9 	.word	0x080107d9
 80106d0:	080107f5 	.word	0x080107f5
 80106d4:	08010819 	.word	0x08010819
 80106d8:	08010883 	.word	0x08010883
 80106dc:	080108d1 	.word	0x080108d1
 80106e0:	080108ff 	.word	0x080108ff
	{
		case POWER_ON_START:
			if(SysPower.Power_Timer>=T40MS_8)
 80106e4:	4b97      	ldr	r3, [pc, #604]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80106e6:	889b      	ldrh	r3, [r3, #4]
 80106e8:	2b04      	cmp	r3, #4
 80106ea:	f240 8115 	bls.w	8010918 <TASK_Power_Pro+0x28c>
			{
				if(Get_START_Flag&&!Get_VolErr_Flag)
 80106ee:	4b96      	ldr	r3, [pc, #600]	; (8010948 <TASK_Power_Pro+0x2bc>)
 80106f0:	799b      	ldrb	r3, [r3, #6]
 80106f2:	f003 0320 	and.w	r3, r3, #32
 80106f6:	b2db      	uxtb	r3, r3
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d00c      	beq.n	8010716 <TASK_Power_Pro+0x8a>
 80106fc:	4b92      	ldr	r3, [pc, #584]	; (8010948 <TASK_Power_Pro+0x2bc>)
 80106fe:	795b      	ldrb	r3, [r3, #5]
 8010700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010704:	b2db      	uxtb	r3, r3
 8010706:	2b00      	cmp	r3, #0
 8010708:	d105      	bne.n	8010716 <TASK_Power_Pro+0x8a>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 801070a:	2200      	movs	r2, #0
 801070c:	2101      	movs	r1, #1
 801070e:	2000      	movs	r0, #0
 8010710:	f000 fec8 	bl	80114a4 <PostMessage>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
					SysPower.nPowerState=POWER_OFF_DELAY;
					SysPower.Power_Timer=0;  
				}
			}
			break;
 8010714:	e100      	b.n	8010918 <TASK_Power_Pro+0x28c>
					if(Get_VolErr_Flag)
 8010716:	4b8c      	ldr	r3, [pc, #560]	; (8010948 <TASK_Power_Pro+0x2bc>)
 8010718:	795b      	ldrb	r3, [r3, #5]
 801071a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801071e:	b2db      	uxtb	r3, r3
 8010720:	2b00      	cmp	r3, #0
 8010722:	d002      	beq.n	801072a <TASK_Power_Pro+0x9e>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
 8010724:	4b87      	ldr	r3, [pc, #540]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010726:	2203      	movs	r2, #3
 8010728:	709a      	strb	r2, [r3, #2]
					SysPower.nPowerState=POWER_OFF_DELAY;
 801072a:	4b86      	ldr	r3, [pc, #536]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801072c:	2208      	movs	r2, #8
 801072e:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer=0;  
 8010730:	4b84      	ldr	r3, [pc, #528]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010732:	2200      	movs	r2, #0
 8010734:	809a      	strh	r2, [r3, #4]
			break;
 8010736:	e0ef      	b.n	8010918 <TASK_Power_Pro+0x28c>
		case POWER_ON_DELAY:
			SysPower.nPowerState=POWER_ARM_RESET;
 8010738:	4b82      	ldr	r3, [pc, #520]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801073a:	2202      	movs	r2, #2
 801073c:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;             			
 801073e:	4b81      	ldr	r3, [pc, #516]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010740:	2200      	movs	r2, #0
 8010742:	809a      	strh	r2, [r3, #4]
			SystemPowerUp();
 8010744:	f7ff ff06 	bl	8010554 <SystemPowerUp>
			break;
 8010748:	e0f9      	b.n	801093e <TASK_Power_Pro+0x2b2>
		case POWER_ARM_RESET:
			if(SysPower.Power_Timer>=T96MS_8)
 801074a:	4b7e      	ldr	r3, [pc, #504]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801074c:	889b      	ldrh	r3, [r3, #4]
 801074e:	2b0b      	cmp	r3, #11
 8010750:	f240 80e4 	bls.w	801091c <TASK_Power_Pro+0x290>
			{
				DSP_RESET_HOLD;
				BT_RESET_HOLD;
				AD1938_RESET_HOLD;
				AD1978_RESET_HOLD;
				SysPower.nPowerState = POWER_VAR_RECOVER;
 8010754:	4b7b      	ldr	r3, [pc, #492]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010756:	2203      	movs	r2, #3
 8010758:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 801075a:	4b7a      	ldr	r3, [pc, #488]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801075c:	2200      	movs	r2, #0
 801075e:	809a      	strh	r2, [r3, #4]
			}
			break;
 8010760:	e0dc      	b.n	801091c <TASK_Power_Pro+0x290>
		case POWER_VAR_RECOVER:
			if(SysPower.Power_Timer>=T480MS_8)
 8010762:	4b78      	ldr	r3, [pc, #480]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010764:	889b      	ldrh	r3, [r3, #4]
 8010766:	2b3b      	cmp	r3, #59	; 0x3b
 8010768:	f240 80da 	bls.w	8010920 <TASK_Power_Pro+0x294>
			{
				SysPower.Power_Timer=0;
 801076c:	4b75      	ldr	r3, [pc, #468]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801076e:	2200      	movs	r2, #0
 8010770:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_TFT_POWER_ON;			       
 8010772:	4b74      	ldr	r3, [pc, #464]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010774:	2204      	movs	r2, #4
 8010776:	701a      	strb	r2, [r3, #0]
				PowerOnSystemModule();
 8010778:	f7ff fefe 	bl	8010578 <PowerOnSystemModule>
			}
			break;
 801077c:	e0d0      	b.n	8010920 <TASK_Power_Pro+0x294>
		case POWER_TFT_POWER_ON:
			if(SysPower.Power_Timer>=T96MS_8)
 801077e:	4b71      	ldr	r3, [pc, #452]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010780:	889b      	ldrh	r3, [r3, #4]
 8010782:	2b0b      	cmp	r3, #11
 8010784:	f240 80ce 	bls.w	8010924 <TASK_Power_Pro+0x298>
			{
			
				SysPower.Power_Timer=0;				
 8010788:	4b6e      	ldr	r3, [pc, #440]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801078a:	2200      	movs	r2, #0
 801078c:	809a      	strh	r2, [r3, #4]
				App_Dsp.DspPwrState = DSP_POWER_EN;
 801078e:	4b6f      	ldr	r3, [pc, #444]	; (801094c <TASK_Power_Pro+0x2c0>)
 8010790:	2201      	movs	r2, #1
 8010792:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
				SysPower.PowerOffReason=POWER_ON;/**/
 8010796:	4b6b      	ldr	r3, [pc, #428]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010798:	2201      	movs	r2, #1
 801079a:	709a      	strb	r2, [r3, #2]
				SysPower.nPowerState=POWER_SECURITY_CODE;
 801079c:	4b69      	ldr	r3, [pc, #420]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801079e:	2205      	movs	r2, #5
 80107a0:	701a      	strb	r2, [r3, #0]
				//ADC_GetData(HARDWARE_DET_AD,&Sys.Hardware_Ver);
				Hardware_Ver_Pro();
 80107a2:	f7ff fec3 	bl	801052c <Hardware_Ver_Pro>
			}
			break;
 80107a6:	e0bd      	b.n	8010924 <TASK_Power_Pro+0x298>
		case POWER_SECURITY_CODE:
			if(App_Dsp.DspPwrState == DSP_NORMAL&&SysPower.Power_Timer>=T4S_8)
 80107a8:	4b68      	ldr	r3, [pc, #416]	; (801094c <TASK_Power_Pro+0x2c0>)
 80107aa:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 80107ae:	2b03      	cmp	r3, #3
 80107b0:	f040 80ba 	bne.w	8010928 <TASK_Power_Pro+0x29c>
 80107b4:	4b63      	ldr	r3, [pc, #396]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80107b6:	889b      	ldrh	r3, [r3, #4]
 80107b8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80107bc:	f0c0 80b4 	bcc.w	8010928 <TASK_Power_Pro+0x29c>
			{
				AudioMute(HARDOFF);
 80107c0:	2003      	movs	r0, #3
 80107c2:	f7ff fe97 	bl	80104f4 <AudioMute>
				Set_AppStartOk;
 80107c6:	4a60      	ldr	r2, [pc, #384]	; (8010948 <TASK_Power_Pro+0x2bc>)
 80107c8:	7993      	ldrb	r3, [r2, #6]
 80107ca:	f043 0301 	orr.w	r3, r3, #1
 80107ce:	7193      	strb	r3, [r2, #6]
				//UartTxData(SCH_Uart_BT,BT_NAME_SET,sizeof(BT_NAME_SET));
				
				SysPower.nPowerState=POWER_NORMAL_RUN;
 80107d0:	4b5c      	ldr	r3, [pc, #368]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80107d2:	2206      	movs	r2, #6
 80107d4:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_NORMAL_RUN \n");
			}
			break;
 80107d6:	e0a7      	b.n	8010928 <TASK_Power_Pro+0x29c>
		case POWER_NORMAL_RUN:
			break;
		case POWER_CLOSE_SCREEN:
			TurnOff_REM_EN;
			if(SysPower.Power_Timer>=T480MS_8)
 80107d8:	4b5a      	ldr	r3, [pc, #360]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80107da:	889b      	ldrh	r3, [r3, #4]
 80107dc:	2b3b      	cmp	r3, #59	; 0x3b
 80107de:	f240 80a5 	bls.w	801092c <TASK_Power_Pro+0x2a0>
			{
				EnterPowerOff();
 80107e2:	f7ff fedf 	bl	80105a4 <EnterPowerOff>
				SysPower.Power_Timer=0;
 80107e6:	4b57      	ldr	r3, [pc, #348]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80107e8:	2200      	movs	r2, #0
 80107ea:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_OFF_DELAY;
 80107ec:	4b55      	ldr	r3, [pc, #340]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80107ee:	2208      	movs	r2, #8
 80107f0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80107f2:	e09b      	b.n	801092c <TASK_Power_Pro+0x2a0>
		case POWER_OFF_DELAY:
			if(Get_START_Flag)
 80107f4:	4b54      	ldr	r3, [pc, #336]	; (8010948 <TASK_Power_Pro+0x2bc>)
 80107f6:	799b      	ldrb	r3, [r3, #6]
 80107f8:	f003 0320 	and.w	r3, r3, #32
 80107fc:	b2db      	uxtb	r3, r3
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d003      	beq.n	801080a <TASK_Power_Pro+0x17e>
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 8010802:	4b50      	ldr	r3, [pc, #320]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010804:	2209      	movs	r2, #9
 8010806:	701a      	strb	r2, [r3, #0]
 8010808:	e002      	b.n	8010810 <TASK_Power_Pro+0x184>
			else
				SysPower.nPowerState=POWER_ACCOFF;
 801080a:	4b4e      	ldr	r3, [pc, #312]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801080c:	220a      	movs	r2, #10
 801080e:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 8010810:	4b4c      	ldr	r3, [pc, #304]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010812:	2200      	movs	r2, #0
 8010814:	809a      	strh	r2, [r3, #4]
			break;
 8010816:	e092      	b.n	801093e <TASK_Power_Pro+0x2b2>
		case POWER_SYSTEM_STANDBY:
			if(SysPower.Power_Timer >= T1S_8)
 8010818:	4b4a      	ldr	r3, [pc, #296]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801081a:	889b      	ldrh	r3, [r3, #4]
 801081c:	2b7c      	cmp	r3, #124	; 0x7c
 801081e:	f240 8087 	bls.w	8010930 <TASK_Power_Pro+0x2a4>
			{
				if(Get_SLEEP_Mode)
 8010822:	4b49      	ldr	r3, [pc, #292]	; (8010948 <TASK_Power_Pro+0x2bc>)
 8010824:	791b      	ldrb	r3, [r3, #4]
 8010826:	f003 0301 	and.w	r3, r3, #1
 801082a:	b2db      	uxtb	r3, r3
 801082c:	2b00      	cmp	r3, #0
 801082e:	d17f      	bne.n	8010930 <TASK_Power_Pro+0x2a4>
				{
				
				}
				else if(Get_START_Flag&&!Get_VolErr_Flag)
 8010830:	4b45      	ldr	r3, [pc, #276]	; (8010948 <TASK_Power_Pro+0x2bc>)
 8010832:	799b      	ldrb	r3, [r3, #6]
 8010834:	f003 0320 	and.w	r3, r3, #32
 8010838:	b2db      	uxtb	r3, r3
 801083a:	2b00      	cmp	r3, #0
 801083c:	d00c      	beq.n	8010858 <TASK_Power_Pro+0x1cc>
 801083e:	4b42      	ldr	r3, [pc, #264]	; (8010948 <TASK_Power_Pro+0x2bc>)
 8010840:	795b      	ldrb	r3, [r3, #5]
 8010842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010846:	b2db      	uxtb	r3, r3
 8010848:	2b00      	cmp	r3, #0
 801084a:	d105      	bne.n	8010858 <TASK_Power_Pro+0x1cc>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 801084c:	2200      	movs	r2, #0
 801084e:	2101      	movs	r1, #1
 8010850:	2000      	movs	r0, #0
 8010852:	f000 fe27 	bl	80114a4 <PostMessage>
				{
					SysPower.nPowerState=POWER_ACCOFF;
					SysPower.Power_Timer = 0;
				}
			}
			break;
 8010856:	e06b      	b.n	8010930 <TASK_Power_Pro+0x2a4>
				else if(!Get_START_Flag&&!Get_VolErr_Flag)
 8010858:	4b3b      	ldr	r3, [pc, #236]	; (8010948 <TASK_Power_Pro+0x2bc>)
 801085a:	799b      	ldrb	r3, [r3, #6]
 801085c:	f003 0320 	and.w	r3, r3, #32
 8010860:	b2db      	uxtb	r3, r3
 8010862:	2b00      	cmp	r3, #0
 8010864:	d164      	bne.n	8010930 <TASK_Power_Pro+0x2a4>
 8010866:	4b38      	ldr	r3, [pc, #224]	; (8010948 <TASK_Power_Pro+0x2bc>)
 8010868:	795b      	ldrb	r3, [r3, #5]
 801086a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801086e:	b2db      	uxtb	r3, r3
 8010870:	2b00      	cmp	r3, #0
 8010872:	d15d      	bne.n	8010930 <TASK_Power_Pro+0x2a4>
					SysPower.nPowerState=POWER_ACCOFF;
 8010874:	4b33      	ldr	r3, [pc, #204]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010876:	220a      	movs	r2, #10
 8010878:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer = 0;
 801087a:	4b32      	ldr	r3, [pc, #200]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801087c:	2200      	movs	r2, #0
 801087e:	809a      	strh	r2, [r3, #4]
			break;
 8010880:	e056      	b.n	8010930 <TASK_Power_Pro+0x2a4>
		case POWER_ACCOFF:
			if(SysPower.Power_Timer >= T3S_8)
			{
				TurnOff_REM_EN;
			}
			if(SysPower.Power_Timer >= T5S_8)
 8010882:	4b30      	ldr	r3, [pc, #192]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010884:	889b      	ldrh	r3, [r3, #4]
 8010886:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 801088a:	d908      	bls.n	801089e <TASK_Power_Pro+0x212>
			{            
				EnterPowerOff();
 801088c:	f7ff fe8a 	bl	80105a4 <EnterPowerOff>
				SysPower.nPowerState=POWER_ACCOFF2;
 8010890:	4b2c      	ldr	r3, [pc, #176]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010892:	220b      	movs	r2, #11
 8010894:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 8010896:	4b2b      	ldr	r3, [pc, #172]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010898:	2200      	movs	r2, #0
 801089a:	809a      	strh	r2, [r3, #4]
					SysPower.nPowerState=POWER_SECURITY_CODE;
				else
					SysPower.nPowerState=POWER_ON_DELAY;
				SysPower.Power_Timer=0;
			}
			break;
 801089c:	e04a      	b.n	8010934 <TASK_Power_Pro+0x2a8>
			else if(Get_START_Flag)////
 801089e:	4b2a      	ldr	r3, [pc, #168]	; (8010948 <TASK_Power_Pro+0x2bc>)
 80108a0:	799b      	ldrb	r3, [r3, #6]
 80108a2:	f003 0320 	and.w	r3, r3, #32
 80108a6:	b2db      	uxtb	r3, r3
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d043      	beq.n	8010934 <TASK_Power_Pro+0x2a8>
				if(Get_AppStartOk)
 80108ac:	4b26      	ldr	r3, [pc, #152]	; (8010948 <TASK_Power_Pro+0x2bc>)
 80108ae:	799b      	ldrb	r3, [r3, #6]
 80108b0:	f003 0301 	and.w	r3, r3, #1
 80108b4:	b2db      	uxtb	r3, r3
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d003      	beq.n	80108c2 <TASK_Power_Pro+0x236>
					SysPower.nPowerState=POWER_SECURITY_CODE;
 80108ba:	4b22      	ldr	r3, [pc, #136]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80108bc:	2205      	movs	r2, #5
 80108be:	701a      	strb	r2, [r3, #0]
 80108c0:	e002      	b.n	80108c8 <TASK_Power_Pro+0x23c>
					SysPower.nPowerState=POWER_ON_DELAY;
 80108c2:	4b20      	ldr	r3, [pc, #128]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80108c4:	2201      	movs	r2, #1
 80108c6:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 80108c8:	4b1e      	ldr	r3, [pc, #120]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80108ca:	2200      	movs	r2, #0
 80108cc:	809a      	strh	r2, [r3, #4]
			break;
 80108ce:	e031      	b.n	8010934 <TASK_Power_Pro+0x2a8>
		case POWER_ACCOFF2:
			if(SysPower.Power_Timer >= T240MS_8)
 80108d0:	4b1c      	ldr	r3, [pc, #112]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80108d2:	889b      	ldrh	r3, [r3, #4]
 80108d4:	2b1d      	cmp	r3, #29
 80108d6:	d92f      	bls.n	8010938 <TASK_Power_Pro+0x2ac>
			{
				SysPower.Power_Timer=0;
 80108d8:	4b1a      	ldr	r3, [pc, #104]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80108da:	2200      	movs	r2, #0
 80108dc:	809a      	strh	r2, [r3, #4]
				if(!Get_START_Flag)
 80108de:	4b1a      	ldr	r3, [pc, #104]	; (8010948 <TASK_Power_Pro+0x2bc>)
 80108e0:	799b      	ldrb	r3, [r3, #6]
 80108e2:	f003 0320 	and.w	r3, r3, #32
 80108e6:	b2db      	uxtb	r3, r3
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d104      	bne.n	80108f6 <TASK_Power_Pro+0x26a>
				{
					Set_SLEEP_Mode;
 80108ec:	4a16      	ldr	r2, [pc, #88]	; (8010948 <TASK_Power_Pro+0x2bc>)
 80108ee:	7913      	ldrb	r3, [r2, #4]
 80108f0:	f043 0301 	orr.w	r3, r3, #1
 80108f4:	7113      	strb	r3, [r2, #4]
				}			       
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 80108f6:	4b13      	ldr	r3, [pc, #76]	; (8010944 <TASK_Power_Pro+0x2b8>)
 80108f8:	2209      	movs	r2, #9
 80108fa:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_SYSTEM_STANDBY \n");
			}
			break;			
 80108fc:	e01c      	b.n	8010938 <TASK_Power_Pro+0x2ac>
		case POWER_ARM_ERR_RESET:
			if(SysPower.Power_Timer>=T1S_8)
 80108fe:	4b11      	ldr	r3, [pc, #68]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010900:	889b      	ldrh	r3, [r3, #4]
 8010902:	2b7c      	cmp	r3, #124	; 0x7c
 8010904:	d91a      	bls.n	801093c <TASK_Power_Pro+0x2b0>
			{
				SysPower.Power_Timer=0;
 8010906:	4b0f      	ldr	r3, [pc, #60]	; (8010944 <TASK_Power_Pro+0x2b8>)
 8010908:	2200      	movs	r2, #0
 801090a:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_ON_START;
 801090c:	4b0d      	ldr	r3, [pc, #52]	; (8010944 <TASK_Power_Pro+0x2b8>)
 801090e:	2200      	movs	r2, #0
 8010910:	701a      	strb	r2, [r3, #0]
			}
			break;
 8010912:	e013      	b.n	801093c <TASK_Power_Pro+0x2b0>
		default:break;
 8010914:	bf00      	nop
 8010916:	e012      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;
 8010918:	bf00      	nop
 801091a:	e010      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;
 801091c:	bf00      	nop
 801091e:	e00e      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;
 8010920:	bf00      	nop
 8010922:	e00c      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;
 8010924:	bf00      	nop
 8010926:	e00a      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;
 8010928:	bf00      	nop
 801092a:	e008      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;
 801092c:	bf00      	nop
 801092e:	e006      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;
 8010930:	bf00      	nop
 8010932:	e004      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;
 8010934:	bf00      	nop
 8010936:	e002      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;			
 8010938:	bf00      	nop
 801093a:	e000      	b.n	801093e <TASK_Power_Pro+0x2b2>
			break;
 801093c:	bf00      	nop
	}
}
 801093e:	bf00      	nop
 8010940:	bd80      	pop	{r7, pc}
 8010942:	bf00      	nop
 8010944:	20003e60 	.word	0x20003e60
 8010948:	20004584 	.word	0x20004584
 801094c:	20003010 	.word	0x20003010

08010950 <ACC_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AccDetect;
void ACC_Init(void)
{///===ACC
 8010950:	b480      	push	{r7}
 8010952:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_ACC_DECT, GPIO_PinInput);
	//sch_memset(&AccDetect, 0x00, sizeof(AccDetect));
}
 8010954:	bf00      	nop
 8010956:	46bd      	mov	sp, r7
 8010958:	bc80      	pop	{r7}
 801095a:	4770      	bx	lr

0801095c <ACC_Detect>:
void ACC_Detect(void)
{
 801095c:	b480      	push	{r7}
 801095e:	af00      	add	r7, sp, #0
	//AccDetect.IO_Status = ACC_DET_LVON;
	if(AccDetect.IO_Status != Get_ACC_Flag)
 8010960:	4b18      	ldr	r3, [pc, #96]	; (80109c4 <ACC_Detect+0x68>)
 8010962:	781b      	ldrb	r3, [r3, #0]
 8010964:	4a18      	ldr	r2, [pc, #96]	; (80109c8 <ACC_Detect+0x6c>)
 8010966:	7912      	ldrb	r2, [r2, #4]
 8010968:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 801096c:	b2d2      	uxtb	r2, r2
 801096e:	4293      	cmp	r3, r2
 8010970:	d021      	beq.n	80109b6 <ACC_Detect+0x5a>
	{
		if(++AccDetect.IO_SamplingCounter >= T200MS_8)
 8010972:	4b14      	ldr	r3, [pc, #80]	; (80109c4 <ACC_Detect+0x68>)
 8010974:	785b      	ldrb	r3, [r3, #1]
 8010976:	3301      	adds	r3, #1
 8010978:	b2da      	uxtb	r2, r3
 801097a:	4b12      	ldr	r3, [pc, #72]	; (80109c4 <ACC_Detect+0x68>)
 801097c:	705a      	strb	r2, [r3, #1]
 801097e:	4b11      	ldr	r3, [pc, #68]	; (80109c4 <ACC_Detect+0x68>)
 8010980:	785b      	ldrb	r3, [r3, #1]
 8010982:	2b18      	cmp	r3, #24
 8010984:	d91a      	bls.n	80109bc <ACC_Detect+0x60>
		{
			AccDetect.IO_SamplingCounter = 0;
 8010986:	4b0f      	ldr	r3, [pc, #60]	; (80109c4 <ACC_Detect+0x68>)
 8010988:	2200      	movs	r2, #0
 801098a:	705a      	strb	r2, [r3, #1]
			if(AccDetect.IO_Status)
 801098c:	4b0d      	ldr	r3, [pc, #52]	; (80109c4 <ACC_Detect+0x68>)
 801098e:	781b      	ldrb	r3, [r3, #0]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d00a      	beq.n	80109aa <ACC_Detect+0x4e>
			{
				Set_ACC_Has;
 8010994:	4a0c      	ldr	r2, [pc, #48]	; (80109c8 <ACC_Detect+0x6c>)
 8010996:	7993      	ldrb	r3, [r2, #6]
 8010998:	f043 0310 	orr.w	r3, r3, #16
 801099c:	7193      	strb	r3, [r2, #6]
				Set_ACC_Flag;
 801099e:	4a0a      	ldr	r2, [pc, #40]	; (80109c8 <ACC_Detect+0x6c>)
 80109a0:	7913      	ldrb	r3, [r2, #4]
 80109a2:	f043 0308 	orr.w	r3, r3, #8
 80109a6:	7113      	strb	r3, [r2, #4]
	}
	else
	{
		AccDetect.IO_SamplingCounter = 0;
	}
}
 80109a8:	e008      	b.n	80109bc <ACC_Detect+0x60>
				Clr_ACC_Flag;
 80109aa:	4a07      	ldr	r2, [pc, #28]	; (80109c8 <ACC_Detect+0x6c>)
 80109ac:	7913      	ldrb	r3, [r2, #4]
 80109ae:	f36f 03c3 	bfc	r3, #3, #1
 80109b2:	7113      	strb	r3, [r2, #4]
}
 80109b4:	e002      	b.n	80109bc <ACC_Detect+0x60>
		AccDetect.IO_SamplingCounter = 0;
 80109b6:	4b03      	ldr	r3, [pc, #12]	; (80109c4 <ACC_Detect+0x68>)
 80109b8:	2200      	movs	r2, #0
 80109ba:	705a      	strb	r2, [r3, #1]
}
 80109bc:	bf00      	nop
 80109be:	46bd      	mov	sp, r7
 80109c0:	bc80      	pop	{r7}
 80109c2:	4770      	bx	lr
 80109c4:	20003e68 	.word	0x20003e68
 80109c8:	20004584 	.word	0x20004584

080109cc <Audio_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AudioDetect;
void Audio_Init(void)
{	
 80109cc:	b480      	push	{r7}
 80109ce:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AUDIO_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&AudioDetect, 0x00, sizeof(AudioDetect));
}
 80109d0:	bf00      	nop
 80109d2:	46bd      	mov	sp, r7
 80109d4:	bc80      	pop	{r7}
 80109d6:	4770      	bx	lr

080109d8 <AUDIO_Detect>:
void AUDIO_Detect(void)
{
 80109d8:	b480      	push	{r7}
 80109da:	af00      	add	r7, sp, #0
	//AudioDetect.IO_Status = AUDIO_DET_LVON;
	if(AudioDetect.IO_Status != Get_AUDIO_Flag)
 80109dc:	4b16      	ldr	r3, [pc, #88]	; (8010a38 <AUDIO_Detect+0x60>)
 80109de:	781b      	ldrb	r3, [r3, #0]
 80109e0:	4a16      	ldr	r2, [pc, #88]	; (8010a3c <AUDIO_Detect+0x64>)
 80109e2:	7992      	ldrb	r2, [r2, #6]
 80109e4:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80109e8:	b2d2      	uxtb	r2, r2
 80109ea:	4293      	cmp	r3, r2
 80109ec:	d01c      	beq.n	8010a28 <AUDIO_Detect+0x50>
	{
		if(++AudioDetect.IO_SamplingCounter >= T200MS_8)
 80109ee:	4b12      	ldr	r3, [pc, #72]	; (8010a38 <AUDIO_Detect+0x60>)
 80109f0:	785b      	ldrb	r3, [r3, #1]
 80109f2:	3301      	adds	r3, #1
 80109f4:	b2da      	uxtb	r2, r3
 80109f6:	4b10      	ldr	r3, [pc, #64]	; (8010a38 <AUDIO_Detect+0x60>)
 80109f8:	705a      	strb	r2, [r3, #1]
 80109fa:	4b0f      	ldr	r3, [pc, #60]	; (8010a38 <AUDIO_Detect+0x60>)
 80109fc:	785b      	ldrb	r3, [r3, #1]
 80109fe:	2b18      	cmp	r3, #24
 8010a00:	d915      	bls.n	8010a2e <AUDIO_Detect+0x56>
		{
			AudioDetect.IO_SamplingCounter = 0;
 8010a02:	4b0d      	ldr	r3, [pc, #52]	; (8010a38 <AUDIO_Detect+0x60>)
 8010a04:	2200      	movs	r2, #0
 8010a06:	705a      	strb	r2, [r3, #1]
			if(AudioDetect.IO_Status)
 8010a08:	4b0b      	ldr	r3, [pc, #44]	; (8010a38 <AUDIO_Detect+0x60>)
 8010a0a:	781b      	ldrb	r3, [r3, #0]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d005      	beq.n	8010a1c <AUDIO_Detect+0x44>
			{
				Set_AUDIO_Flag;
 8010a10:	4a0a      	ldr	r2, [pc, #40]	; (8010a3c <AUDIO_Detect+0x64>)
 8010a12:	7993      	ldrb	r3, [r2, #6]
 8010a14:	f043 0304 	orr.w	r3, r3, #4
 8010a18:	7193      	strb	r3, [r2, #6]
	}
	else
	{
		AudioDetect.IO_SamplingCounter = 0;
	}
}
 8010a1a:	e008      	b.n	8010a2e <AUDIO_Detect+0x56>
				Clr_AUDIO_Flag;
 8010a1c:	4a07      	ldr	r2, [pc, #28]	; (8010a3c <AUDIO_Detect+0x64>)
 8010a1e:	7993      	ldrb	r3, [r2, #6]
 8010a20:	f36f 0382 	bfc	r3, #2, #1
 8010a24:	7193      	strb	r3, [r2, #6]
}
 8010a26:	e002      	b.n	8010a2e <AUDIO_Detect+0x56>
		AudioDetect.IO_SamplingCounter = 0;
 8010a28:	4b03      	ldr	r3, [pc, #12]	; (8010a38 <AUDIO_Detect+0x60>)
 8010a2a:	2200      	movs	r2, #0
 8010a2c:	705a      	strb	r2, [r3, #1]
}
 8010a2e:	bf00      	nop
 8010a30:	46bd      	mov	sp, r7
 8010a32:	bc80      	pop	{r7}
 8010a34:	4770      	bx	lr
 8010a36:	bf00      	nop
 8010a38:	20003e6c 	.word	0x20003e6c
 8010a3c:	20004584 	.word	0x20004584

08010a40 <Start_IO_Init>:
#endif
///=================================================================================
void Start_IO_Init(void)
{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	af00      	add	r7, sp, #0
	ACC_Init();
 8010a44:	f7ff ff84 	bl	8010950 <ACC_Init>
#if AUDIO_START == ENABLE
	Audio_Init();
 8010a48:	f7ff ffc0 	bl	80109cc <Audio_Init>
#endif
}
 8010a4c:	bf00      	nop
 8010a4e:	bd80      	pop	{r7, pc}

08010a50 <Start_Detect>:
void Start_Detect(void)
{
 8010a50:	b580      	push	{r7, lr}
 8010a52:	af00      	add	r7, sp, #0
	ACC_Detect();
 8010a54:	f7ff ff82 	bl	801095c <ACC_Detect>
#if AUDIO_START == ENABLE
	AUDIO_Detect();
 8010a58:	f7ff ffbe 	bl	80109d8 <AUDIO_Detect>
#endif
	if(Get_START_Flag==ON && !Get_VolErr_Flag)
 8010a5c:	4b32      	ldr	r3, [pc, #200]	; (8010b28 <Start_Detect+0xd8>)
 8010a5e:	799b      	ldrb	r3, [r3, #6]
 8010a60:	f003 0320 	and.w	r3, r3, #32
 8010a64:	b2db      	uxtb	r3, r3
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d02c      	beq.n	8010ac4 <Start_Detect+0x74>
 8010a6a:	4b2f      	ldr	r3, [pc, #188]	; (8010b28 <Start_Detect+0xd8>)
 8010a6c:	795b      	ldrb	r3, [r3, #5]
 8010a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010a72:	b2db      	uxtb	r3, r3
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d125      	bne.n	8010ac4 <Start_Detect+0x74>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==OFF)
 8010a78:	4b2b      	ldr	r3, [pc, #172]	; (8010b28 <Start_Detect+0xd8>)
 8010a7a:	799b      	ldrb	r3, [r3, #6]
 8010a7c:	f003 0310 	and.w	r3, r3, #16
 8010a80:	b2db      	uxtb	r3, r3
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d006      	beq.n	8010a94 <Start_Detect+0x44>
 8010a86:	4b28      	ldr	r3, [pc, #160]	; (8010b28 <Start_Detect+0xd8>)
 8010a88:	791b      	ldrb	r3, [r3, #4]
 8010a8a:	f003 0308 	and.w	r3, r3, #8
 8010a8e:	b2db      	uxtb	r3, r3
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d00d      	beq.n	8010ab0 <Start_Detect+0x60>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==OFF))
 8010a94:	4b24      	ldr	r3, [pc, #144]	; (8010b28 <Start_Detect+0xd8>)
 8010a96:	799b      	ldrb	r3, [r3, #6]
 8010a98:	f003 0310 	and.w	r3, r3, #16
 8010a9c:	b2db      	uxtb	r3, r3
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d110      	bne.n	8010ac4 <Start_Detect+0x74>
 8010aa2:	4b21      	ldr	r3, [pc, #132]	; (8010b28 <Start_Detect+0xd8>)
 8010aa4:	799b      	ldrb	r3, [r3, #6]
 8010aa6:	f003 0304 	and.w	r3, r3, #4
 8010aaa:	b2db      	uxtb	r3, r3
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d109      	bne.n	8010ac4 <Start_Detect+0x74>
		{
			Clr_START_Flag;
 8010ab0:	4a1d      	ldr	r2, [pc, #116]	; (8010b28 <Start_Detect+0xd8>)
 8010ab2:	7993      	ldrb	r3, [r2, #6]
 8010ab4:	f36f 1345 	bfc	r3, #5, #1
 8010ab8:	7193      	strb	r3, [r2, #6]
			PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_START);
 8010aba:	2204      	movs	r2, #4
 8010abc:	2102      	movs	r1, #2
 8010abe:	2000      	movs	r0, #0
 8010ac0:	f000 fcf0 	bl	80114a4 <PostMessage>
		}
	}
	if(Get_START_Flag==OFF && !Get_VolErr_Flag)
 8010ac4:	4b18      	ldr	r3, [pc, #96]	; (8010b28 <Start_Detect+0xd8>)
 8010ac6:	799b      	ldrb	r3, [r3, #6]
 8010ac8:	f003 0320 	and.w	r3, r3, #32
 8010acc:	b2db      	uxtb	r3, r3
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d127      	bne.n	8010b22 <Start_Detect+0xd2>
 8010ad2:	4b15      	ldr	r3, [pc, #84]	; (8010b28 <Start_Detect+0xd8>)
 8010ad4:	795b      	ldrb	r3, [r3, #5]
 8010ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010ada:	b2db      	uxtb	r3, r3
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d120      	bne.n	8010b22 <Start_Detect+0xd2>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==ON)
 8010ae0:	4b11      	ldr	r3, [pc, #68]	; (8010b28 <Start_Detect+0xd8>)
 8010ae2:	799b      	ldrb	r3, [r3, #6]
 8010ae4:	f003 0310 	and.w	r3, r3, #16
 8010ae8:	b2db      	uxtb	r3, r3
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d006      	beq.n	8010afc <Start_Detect+0xac>
 8010aee:	4b0e      	ldr	r3, [pc, #56]	; (8010b28 <Start_Detect+0xd8>)
 8010af0:	791b      	ldrb	r3, [r3, #4]
 8010af2:	f003 0308 	and.w	r3, r3, #8
 8010af6:	b2db      	uxtb	r3, r3
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d10d      	bne.n	8010b18 <Start_Detect+0xc8>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==ON))
 8010afc:	4b0a      	ldr	r3, [pc, #40]	; (8010b28 <Start_Detect+0xd8>)
 8010afe:	799b      	ldrb	r3, [r3, #6]
 8010b00:	f003 0310 	and.w	r3, r3, #16
 8010b04:	b2db      	uxtb	r3, r3
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d10b      	bne.n	8010b22 <Start_Detect+0xd2>
 8010b0a:	4b07      	ldr	r3, [pc, #28]	; (8010b28 <Start_Detect+0xd8>)
 8010b0c:	799b      	ldrb	r3, [r3, #6]
 8010b0e:	f003 0304 	and.w	r3, r3, #4
 8010b12:	b2db      	uxtb	r3, r3
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d004      	beq.n	8010b22 <Start_Detect+0xd2>
		{
			Set_START_Flag;
 8010b18:	4a03      	ldr	r2, [pc, #12]	; (8010b28 <Start_Detect+0xd8>)
 8010b1a:	7993      	ldrb	r3, [r2, #6]
 8010b1c:	f043 0320 	orr.w	r3, r3, #32
 8010b20:	7193      	strb	r3, [r2, #6]
		}
	}
}
 8010b22:	bf00      	nop
 8010b24:	bd80      	pop	{r7, pc}
 8010b26:	bf00      	nop
 8010b28:	20004584 	.word	0x20004584

08010b2c <Task_4ms_Pro>:
{
	
}

void Task_4ms_Pro(void)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	af00      	add	r7, sp, #0
	TASK_Voltage_Det();
 8010b30:	f000 f866 	bl	8010c00 <TASK_Voltage_Det>
}
 8010b34:	bf00      	nop
 8010b36:	bd80      	pop	{r7, pc}

08010b38 <Task_8ms_Pro>:

void Task_8ms_Pro(void)
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	af00      	add	r7, sp, #0
	///TASK_Arm_Pro();
	TASK_Bt_Pro();
 8010b3c:	f7fa ff0a 	bl	800b954 <TASK_Bt_Pro>
	TASK_Power_Pro();
 8010b40:	f7ff fda4 	bl	801068c <TASK_Power_Pro>
	TASK_Eeprom_Pro();
 8010b44:	f7ff fc78 	bl	8010438 <TASK_Eeprom_Pro>
	TASK_Dsp_Pro();
 8010b48:	f7fb fd6e 	bl	800c628 <TASK_Dsp_Pro>
	Start_Detect();
 8010b4c:	f7ff ff80 	bl	8010a50 <Start_Detect>
	DSP_Test_Detect();
 8010b50:	f000 f96c 	bl	8010e2c <DSP_Test_Detect>
}
 8010b54:	bf00      	nop
 8010b56:	bd80      	pop	{r7, pc}

08010b58 <Task_16ms_Pro>:

void Task_16ms_Pro(void)
{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	af00      	add	r7, sp, #0
	TASK_Amp_Pro();
 8010b5c:	f7f9 ff40 	bl	800a9e0 <TASK_Amp_Pro>
}
 8010b60:	bf00      	nop
 8010b62:	bd80      	pop	{r7, pc}

08010b64 <Task_100ms_Pro>:

void Task_100ms_Pro(void)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	af00      	add	r7, sp, #0
	if(Get_IAP_Mode)
 8010b68:	4b06      	ldr	r3, [pc, #24]	; (8010b84 <Task_100ms_Pro+0x20>)
 8010b6a:	791b      	ldrb	r3, [r3, #4]
 8010b6c:	f003 0302 	and.w	r3, r3, #2
 8010b70:	b2db      	uxtb	r3, r3
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	d001      	beq.n	8010b7a <Task_100ms_Pro+0x16>
		IAP_Pro();
 8010b76:	f000 f817 	bl	8010ba8 <IAP_Pro>
	TASK_LED_pro();
 8010b7a:	f7ff fc73 	bl	8010464 <TASK_LED_pro>
	
	//PostMessage(BT_MODULE,M2B_DSP_DATA,0x01);
}
 8010b7e:	bf00      	nop
 8010b80:	bd80      	pop	{r7, pc}
 8010b82:	bf00      	nop
 8010b84:	20004584 	.word	0x20004584

08010b88 <AppJumpToBootloader>:
*/
#include "include.h"

#define BOOTLOADER_ADDRESS             0x00000004
void AppJumpToBootloader(void)
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	af00      	add	r7, sp, #0
	((pfunction)*(SCH_U32 *)BOOTLOADER_ADDRESS)();
 8010b8c:	2304      	movs	r3, #4
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	4798      	blx	r3
	while(1);
 8010b92:	e7fe      	b.n	8010b92 <AppJumpToBootloader+0xa>

08010b94 <In_IapMode>:
	SCH_U32 IAP_Data;
	Flash_Quick_RD(FLASH_DATA_IAP, &IAP_Data);
	return (IAP_Data == IAP_MODE_DATA) ? TRUE : FALSE;
}
void In_IapMode(void)
{
 8010b94:	b580      	push	{r7, lr}
 8010b96:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_IAP, IAP_MODE_DATA);
 8010b98:	4902      	ldr	r1, [pc, #8]	; (8010ba4 <In_IapMode+0x10>)
 8010b9a:	2002      	movs	r0, #2
 8010b9c:	f000 f922 	bl	8010de4 <Flash_Quick_WR>
}
 8010ba0:	bf00      	nop
 8010ba2:	bd80      	pop	{r7, pc}
 8010ba4:	aaaa5555 	.word	0xaaaa5555

08010ba8 <IAP_Pro>:
**  Created on	: 20170425
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void IAP_Pro(void)
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	af00      	add	r7, sp, #0
	SCH_INT_DISABLE;
	SysFlashInit();	
 8010bac:	f000 f931 	bl	8010e12 <SysFlashInit>
	SysUartExit(SCH_Uart0);
 8010bb0:	2000      	movs	r0, #0
 8010bb2:	f000 fb6f 	bl	8011294 <SysUartExit>
	SysUartExit(SCH_Uart1);
 8010bb6:	2001      	movs	r0, #1
 8010bb8:	f000 fb6c 	bl	8011294 <SysUartExit>
	SysUartExit(SCH_Uart2);
 8010bbc:	2002      	movs	r0, #2
 8010bbe:	f000 fb69 	bl	8011294 <SysUartExit>
	SysSpiExit(SCH_Spi1);
 8010bc2:	2000      	movs	r0, #0
 8010bc4:	f000 fa2e 	bl	8011024 <SysSpiExit>
	SysSpiExit(SCH_Spi2);
 8010bc8:	2001      	movs	r0, #1
 8010bca:	f000 fa2b 	bl	8011024 <SysSpiExit>
	///CAN_DeInit(MSCAN);
	///SysRtcExit();	
	In_IapMode();
 8010bce:	f7ff ffe1 	bl	8010b94 <In_IapMode>
	AppJumpToBootloader();
 8010bd2:	f7ff ffd9 	bl	8010b88 <AppJumpToBootloader>
	Clr_IAP_Mode;
 8010bd6:	4a03      	ldr	r2, [pc, #12]	; (8010be4 <IAP_Pro+0x3c>)
 8010bd8:	7913      	ldrb	r3, [r2, #4]
 8010bda:	f36f 0341 	bfc	r3, #1, #1
 8010bde:	7113      	strb	r3, [r2, #4]
}
 8010be0:	bf00      	nop
 8010be2:	bd80      	pop	{r7, pc}
 8010be4:	20004584 	.word	0x20004584

08010be8 <EmergencyPowerDown>:
{
	sch_memset(&VolDet, 0x00, sizeof(VolDet));
}

void EmergencyPowerDown(void)
{
 8010be8:	b580      	push	{r7, lr}
 8010bea:	af00      	add	r7, sp, #0
	Printf("voltage error \n");
	ClearMessage(ARM_MODULE);
 8010bec:	2001      	movs	r0, #1
 8010bee:	f000 fc97 	bl	8011520 <ClearMessage>
	PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_VOLTAGE);
 8010bf2:	2203      	movs	r2, #3
 8010bf4:	2102      	movs	r1, #2
 8010bf6:	2000      	movs	r0, #0
 8010bf8:	f000 fc54 	bl	80114a4 <PostMessage>
}
 8010bfc:	bf00      	nop
 8010bfe:	bd80      	pop	{r7, pc}

08010c00 <TASK_Voltage_Det>:

#define BU_CONFIRM_TIMER	T120MS_4
void TASK_Voltage_Det(void)
{
 8010c00:	b580      	push	{r7, lr}
 8010c02:	af00      	add	r7, sp, #0
	VolDet.ADC_current = AD_DMA[1];
 8010c04:	4b41      	ldr	r3, [pc, #260]	; (8010d0c <TASK_Voltage_Det+0x10c>)
 8010c06:	685b      	ldr	r3, [r3, #4]
 8010c08:	b29a      	uxth	r2, r3
 8010c0a:	4b41      	ldr	r3, [pc, #260]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c0c:	801a      	strh	r2, [r3, #0]

	if(!VolDet.ADC_current)
 8010c0e:	4b40      	ldr	r3, [pc, #256]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c10:	881b      	ldrh	r3, [r3, #0]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d077      	beq.n	8010d06 <TASK_Voltage_Det+0x106>
	//printf("AD_DMA_0 = %d\r\n",AD_DMA[0]);
	//printf("AD_DMA_1 = %d\r\n",AD_DMA[1]);
	//printf("\r\n");

	
	if(VolDet.BUTimerOut)
 8010c16:	4b3e      	ldr	r3, [pc, #248]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c18:	789b      	ldrb	r3, [r3, #2]
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d005      	beq.n	8010c2a <TASK_Voltage_Det+0x2a>
		VolDet.BUTimerOut--;
 8010c1e:	4b3c      	ldr	r3, [pc, #240]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c20:	789b      	ldrb	r3, [r3, #2]
 8010c22:	3b01      	subs	r3, #1
 8010c24:	b2da      	uxtb	r2, r3
 8010c26:	4b3a      	ldr	r3, [pc, #232]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c28:	709a      	strb	r2, [r3, #2]
	if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_8V])///9V
 8010c2a:	4b39      	ldr	r3, [pc, #228]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c2c:	881a      	ldrh	r2, [r3, #0]
 8010c2e:	4b39      	ldr	r3, [pc, #228]	; (8010d14 <TASK_Voltage_Det+0x114>)
 8010c30:	795b      	ldrb	r3, [r3, #5]
 8010c32:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8010c36:	b2db      	uxtb	r3, r3
 8010c38:	4619      	mov	r1, r3
 8010c3a:	4b37      	ldr	r3, [pc, #220]	; (8010d18 <TASK_Voltage_Det+0x118>)
 8010c3c:	f833 3031 	ldrh.w	r3, [r3, r1, lsl #3]
 8010c40:	429a      	cmp	r2, r3
 8010c42:	d218      	bcs.n	8010c76 <TASK_Voltage_Det+0x76>
	{	 
		if(VolDet.VoltageState!=LOW_ERROR||Get_VolErr_Flag==NORMAL)
 8010c44:	4b32      	ldr	r3, [pc, #200]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c46:	78db      	ldrb	r3, [r3, #3]
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d106      	bne.n	8010c5a <TASK_Voltage_Det+0x5a>
 8010c4c:	4b31      	ldr	r3, [pc, #196]	; (8010d14 <TASK_Voltage_Det+0x114>)
 8010c4e:	795b      	ldrb	r3, [r3, #5]
 8010c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c54:	b2db      	uxtb	r3, r3
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d109      	bne.n	8010c6e <TASK_Voltage_Det+0x6e>
		{    
			VolDet.VoltageState=LOW_ERROR;
 8010c5a:	4b2d      	ldr	r3, [pc, #180]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c5c:	2200      	movs	r2, #0
 8010c5e:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 8010c60:	4a2c      	ldr	r2, [pc, #176]	; (8010d14 <TASK_Voltage_Det+0x114>)
 8010c62:	7953      	ldrb	r3, [r2, #5]
 8010c64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010c68:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 8010c6a:	f7ff ffbd 	bl	8010be8 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8010c6e:	4b28      	ldr	r3, [pc, #160]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c70:	221e      	movs	r2, #30
 8010c72:	709a      	strb	r2, [r3, #2]
 8010c74:	e048      	b.n	8010d08 <TASK_Voltage_Det+0x108>
	}
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_9V])///
 8010c76:	4b26      	ldr	r3, [pc, #152]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c78:	881a      	ldrh	r2, [r3, #0]
 8010c7a:	4b26      	ldr	r3, [pc, #152]	; (8010d14 <TASK_Voltage_Det+0x114>)
 8010c7c:	795b      	ldrb	r3, [r3, #5]
 8010c7e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8010c82:	b2db      	uxtb	r3, r3
 8010c84:	4924      	ldr	r1, [pc, #144]	; (8010d18 <TASK_Voltage_Det+0x118>)
 8010c86:	00db      	lsls	r3, r3, #3
 8010c88:	440b      	add	r3, r1
 8010c8a:	885b      	ldrh	r3, [r3, #2]
 8010c8c:	429a      	cmp	r2, r3
 8010c8e:	d203      	bcs.n	8010c98 <TASK_Voltage_Det+0x98>
	{	
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8010c90:	4b1f      	ldr	r3, [pc, #124]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c92:	221e      	movs	r2, #30
 8010c94:	709a      	strb	r2, [r3, #2]
 8010c96:	e037      	b.n	8010d08 <TASK_Voltage_Det+0x108>
	}
	else if(VolDet.ADC_current<=VoltageTable[Get_SysPower_Flag][N_16V])///
 8010c98:	4b1d      	ldr	r3, [pc, #116]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010c9a:	881a      	ldrh	r2, [r3, #0]
 8010c9c:	4b1d      	ldr	r3, [pc, #116]	; (8010d14 <TASK_Voltage_Det+0x114>)
 8010c9e:	795b      	ldrb	r3, [r3, #5]
 8010ca0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8010ca4:	b2db      	uxtb	r3, r3
 8010ca6:	491c      	ldr	r1, [pc, #112]	; (8010d18 <TASK_Voltage_Det+0x118>)
 8010ca8:	00db      	lsls	r3, r3, #3
 8010caa:	440b      	add	r3, r1
 8010cac:	889b      	ldrh	r3, [r3, #4]
 8010cae:	429a      	cmp	r2, r3
 8010cb0:	d92a      	bls.n	8010d08 <TASK_Voltage_Det+0x108>
			//printf("voltage normal \n");
			//VolDet.VoltageState=V_NORMAL;
			//Get_VolErr_Flag=NORMAL;
		}	
	}
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_17V])///
 8010cb2:	4b17      	ldr	r3, [pc, #92]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010cb4:	881a      	ldrh	r2, [r3, #0]
 8010cb6:	4b17      	ldr	r3, [pc, #92]	; (8010d14 <TASK_Voltage_Det+0x114>)
 8010cb8:	795b      	ldrb	r3, [r3, #5]
 8010cba:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8010cbe:	b2db      	uxtb	r3, r3
 8010cc0:	4915      	ldr	r1, [pc, #84]	; (8010d18 <TASK_Voltage_Det+0x118>)
 8010cc2:	00db      	lsls	r3, r3, #3
 8010cc4:	440b      	add	r3, r1
 8010cc6:	88db      	ldrh	r3, [r3, #6]
 8010cc8:	429a      	cmp	r2, r3
 8010cca:	d203      	bcs.n	8010cd4 <TASK_Voltage_Det+0xd4>
	{	
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8010ccc:	4b10      	ldr	r3, [pc, #64]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010cce:	221e      	movs	r2, #30
 8010cd0:	709a      	strb	r2, [r3, #2]
 8010cd2:	e019      	b.n	8010d08 <TASK_Voltage_Det+0x108>
	}
	else
	{
		if(VolDet.VoltageState!=HIGHT_ERROR||Get_VolErr_Flag==NORMAL)
 8010cd4:	4b0e      	ldr	r3, [pc, #56]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010cd6:	78db      	ldrb	r3, [r3, #3]
 8010cd8:	2b02      	cmp	r3, #2
 8010cda:	d106      	bne.n	8010cea <TASK_Voltage_Det+0xea>
 8010cdc:	4b0d      	ldr	r3, [pc, #52]	; (8010d14 <TASK_Voltage_Det+0x114>)
 8010cde:	795b      	ldrb	r3, [r3, #5]
 8010ce0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010ce4:	b2db      	uxtb	r3, r3
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d109      	bne.n	8010cfe <TASK_Voltage_Det+0xfe>
		{
			VolDet.VoltageState=HIGHT_ERROR;
 8010cea:	4b09      	ldr	r3, [pc, #36]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010cec:	2202      	movs	r2, #2
 8010cee:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 8010cf0:	4a08      	ldr	r2, [pc, #32]	; (8010d14 <TASK_Voltage_Det+0x114>)
 8010cf2:	7953      	ldrb	r3, [r2, #5]
 8010cf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010cf8:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 8010cfa:	f7ff ff75 	bl	8010be8 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8010cfe:	4b04      	ldr	r3, [pc, #16]	; (8010d10 <TASK_Voltage_Det+0x110>)
 8010d00:	221e      	movs	r2, #30
 8010d02:	709a      	strb	r2, [r3, #2]
 8010d04:	e000      	b.n	8010d08 <TASK_Voltage_Det+0x108>
		return;
 8010d06:	bf00      	nop
	}
}
 8010d08:	bd80      	pop	{r7, pc}
 8010d0a:	bf00      	nop
 8010d0c:	20002a90 	.word	0x20002a90
 8010d10:	20003e70 	.word	0x20003e70
 8010d14:	20004584 	.word	0x20004584
 8010d18:	08022984 	.word	0x08022984

08010d1c <FeedDog>:
	WDOG_Init(&t_WDOG_Config);                                 /*  */
	WDOG_Enable();
#endif
}
void FeedDog(void)
{
 8010d1c:	b480      	push	{r7}
 8010d1e:	af00      	add	r7, sp, #0
	//WDOG_Feed();
}
 8010d20:	bf00      	nop
 8010d22:	46bd      	mov	sp, r7
 8010d24:	bc80      	pop	{r7}
 8010d26:	4770      	bx	lr

08010d28 <Bsp_UART_Init>:
////=================================================================================================================
#define UART0_BAUDRATE       115200///
#define UART1_BAUDRATE       115200///
#define UART2_BAUDRATE       115200///
void Bsp_UART_Init(void)
{
 8010d28:	b580      	push	{r7, lr}
 8010d2a:	af00      	add	r7, sp, #0
	SysUartInit(SCH_Uart0,UART0_BAUDRATE);
 8010d2c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8010d30:	2000      	movs	r0, #0
 8010d32:	f000 fac9 	bl	80112c8 <SysUartInit>
	SysUartInit(SCH_Uart1,UART1_BAUDRATE);
 8010d36:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8010d3a:	2001      	movs	r0, #1
 8010d3c:	f000 fac4 	bl	80112c8 <SysUartInit>
	SysUartInit(SCH_Uart2,UART2_BAUDRATE);
 8010d40:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8010d44:	2002      	movs	r0, #2
 8010d46:	f000 fabf 	bl	80112c8 <SysUartInit>
}
 8010d4a:	bf00      	nop
 8010d4c:	bd80      	pop	{r7, pc}

08010d4e <Bsp_ADC_Init>:
{
	///SysCanInit(SCH_Can0);
}
////=================================================================================================================
void Bsp_ADC_Init(void)
{
 8010d4e:	b480      	push	{r7}
 8010d50:	af00      	add	r7, sp, #0
	//SysAdcInit();
}
 8010d52:	bf00      	nop
 8010d54:	46bd      	mov	sp, r7
 8010d56:	bc80      	pop	{r7}
 8010d58:	4770      	bx	lr

08010d5a <SPI1_IRQHandler>:
#if SPI0_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi1);
#endif
}
void SPI1_IRQHandler(void)
{
 8010d5a:	b480      	push	{r7}
 8010d5c:	af00      	add	r7, sp, #0
#if SPI1_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi2);
#endif
}
 8010d5e:	bf00      	nop
 8010d60:	46bd      	mov	sp, r7
 8010d62:	bc80      	pop	{r7}
 8010d64:	4770      	bx	lr

08010d66 <Flash_Read>:
	return TRUE;
}

///========================================================================================================
SCH_BOOL Flash_Read(SCH_U32 u32addr,SCH_U32 *u32data)
{
 8010d66:	b480      	push	{r7}
 8010d68:	b083      	sub	sp, #12
 8010d6a:	af00      	add	r7, sp, #0
 8010d6c:	6078      	str	r0, [r7, #4]
 8010d6e:	6039      	str	r1, [r7, #0]
	if(u32addr & 0x03)
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	f003 0303 	and.w	r3, r3, #3
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d001      	beq.n	8010d7e <Flash_Read+0x18>
		return FALSE;
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	e004      	b.n	8010d88 <Flash_Read+0x22>
	*u32data = *(SCH_U32 *)u32addr;
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	681a      	ldr	r2, [r3, #0]
 8010d82:	683b      	ldr	r3, [r7, #0]
 8010d84:	601a      	str	r2, [r3, #0]
	return TRUE;
 8010d86:	2301      	movs	r3, #1
}
 8010d88:	4618      	mov	r0, r3
 8010d8a:	370c      	adds	r7, #12
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bc80      	pop	{r7}
 8010d90:	4770      	bx	lr

08010d92 <Flash_Erase>:
SCH_BOOL Flash_Erase(SCH_U32 u32addr)
{
 8010d92:	b480      	push	{r7}
 8010d94:	b083      	sub	sp, #12
 8010d96:	af00      	add	r7, sp, #0
 8010d98:	6078      	str	r0, [r7, #4]
	//if(FLASH_EraseSector(u32addr)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 8010d9a:	bf00      	nop
 8010d9c:	4618      	mov	r0, r3
 8010d9e:	370c      	adds	r7, #12
 8010da0:	46bd      	mov	sp, r7
 8010da2:	bc80      	pop	{r7}
 8010da4:	4770      	bx	lr

08010da6 <Flash_Write>:
SCH_BOOL Flash_Write(SCH_U32 u32addr, SCH_U32 u32data)
{
 8010da6:	b480      	push	{r7}
 8010da8:	b083      	sub	sp, #12
 8010daa:	af00      	add	r7, sp, #0
 8010dac:	6078      	str	r0, [r7, #4]
 8010dae:	6039      	str	r1, [r7, #0]
	//if(FLASH_Program1LongWord(u32addr,u32data)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 8010db0:	bf00      	nop
 8010db2:	4618      	mov	r0, r3
 8010db4:	370c      	adds	r7, #12
 8010db6:	46bd      	mov	sp, r7
 8010db8:	bc80      	pop	{r7}
 8010dba:	4770      	bx	lr

08010dbc <Flash_Quick_RD>:
{
	return Flash_WR_NUM_InOnePiece(flash_data,&u32data,1);
}
///===================================================================================
SCH_BOOL Flash_Quick_RD(FLASH_QUICK_DATA flash_data, SCH_U32 *u32data)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b084      	sub	sp, #16
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	4603      	mov	r3, r0
 8010dc4:	6039      	str	r1, [r7, #0]
 8010dc6:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 8010dc8:	79fb      	ldrb	r3, [r7, #7]
 8010dca:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8010dce:	025b      	lsls	r3, r3, #9
 8010dd0:	60fb      	str	r3, [r7, #12]
	return Flash_Read(u32addr,u32data);
 8010dd2:	6839      	ldr	r1, [r7, #0]
 8010dd4:	68f8      	ldr	r0, [r7, #12]
 8010dd6:	f7ff ffc6 	bl	8010d66 <Flash_Read>
 8010dda:	4603      	mov	r3, r0
}
 8010ddc:	4618      	mov	r0, r3
 8010dde:	3710      	adds	r7, #16
 8010de0:	46bd      	mov	sp, r7
 8010de2:	bd80      	pop	{r7, pc}

08010de4 <Flash_Quick_WR>:
		u32addr++;
	}
	return TRUE;
}
SCH_BOOL Flash_Quick_WR(FLASH_QUICK_DATA flash_data, SCH_U32 u32data)
{
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b084      	sub	sp, #16
 8010de8:	af00      	add	r7, sp, #0
 8010dea:	4603      	mov	r3, r0
 8010dec:	6039      	str	r1, [r7, #0]
 8010dee:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 8010df0:	79fb      	ldrb	r3, [r7, #7]
 8010df2:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8010df6:	025b      	lsls	r3, r3, #9
 8010df8:	60fb      	str	r3, [r7, #12]
	Flash_Erase(u32addr);
 8010dfa:	68f8      	ldr	r0, [r7, #12]
 8010dfc:	f7ff ffc9 	bl	8010d92 <Flash_Erase>
	return Flash_Write(u32addr, u32data);
 8010e00:	6839      	ldr	r1, [r7, #0]
 8010e02:	68f8      	ldr	r0, [r7, #12]
 8010e04:	f7ff ffcf 	bl	8010da6 <Flash_Write>
 8010e08:	4603      	mov	r3, r0
}
 8010e0a:	4618      	mov	r0, r3
 8010e0c:	3710      	adds	r7, #16
 8010e0e:	46bd      	mov	sp, r7
 8010e10:	bd80      	pop	{r7, pc}

08010e12 <SysFlashInit>:
**  Created on	: 20170814
**  Description	: 
**  Return		: NULL
**************************************************************/
void SysFlashInit(void)
{
 8010e12:	b480      	push	{r7}
 8010e14:	af00      	add	r7, sp, #0
    //FLASH_Init(BUS_CLK_HZ);
}
 8010e16:	bf00      	nop
 8010e18:	46bd      	mov	sp, r7
 8010e1a:	bc80      	pop	{r7}
 8010e1c:	4770      	bx	lr

08010e1e <DSP_TEST_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T DSP_TEST_Detect;
void DSP_TEST_Init(void)
{///===
 8010e1e:	b480      	push	{r7}
 8010e20:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_TEST_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&DSP_TEST_Detect, 0x00, sizeof(DSP_TEST_Detect));
}
 8010e22:	bf00      	nop
 8010e24:	46bd      	mov	sp, r7
 8010e26:	bc80      	pop	{r7}
 8010e28:	4770      	bx	lr
	...

08010e2c <DSP_Test_Detect>:
SCH_BOOL DSP_OFF_FLAG = 0;
void DSP_Test_Detect(void)
{
 8010e2c:	b580      	push	{r7, lr}
 8010e2e:	b082      	sub	sp, #8
 8010e30:	af00      	add	r7, sp, #0
	SCH_U8 pData;

	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 8010e32:	4b27      	ldr	r3, [pc, #156]	; (8010ed0 <DSP_Test_Detect+0xa4>)
 8010e34:	781b      	ldrb	r3, [r3, #0]
 8010e36:	2b06      	cmp	r3, #6
 8010e38:	d145      	bne.n	8010ec6 <DSP_Test_Detect+0x9a>
		return;
	//DSP_TEST_Detect.IO_Status = DSP_TEST_DET_LVON;
	if(DSP_TEST_Detect.IO_Status != DSP_OFF_FLAG)
 8010e3a:	4b26      	ldr	r3, [pc, #152]	; (8010ed4 <DSP_Test_Detect+0xa8>)
 8010e3c:	781a      	ldrb	r2, [r3, #0]
 8010e3e:	4b26      	ldr	r3, [pc, #152]	; (8010ed8 <DSP_Test_Detect+0xac>)
 8010e40:	781b      	ldrb	r3, [r3, #0]
 8010e42:	429a      	cmp	r2, r3
 8010e44:	d03b      	beq.n	8010ebe <DSP_Test_Detect+0x92>
	{
		if(++DSP_TEST_Detect.IO_SamplingCounter >= T200MS_8)
 8010e46:	4b23      	ldr	r3, [pc, #140]	; (8010ed4 <DSP_Test_Detect+0xa8>)
 8010e48:	785b      	ldrb	r3, [r3, #1]
 8010e4a:	3301      	adds	r3, #1
 8010e4c:	b2da      	uxtb	r2, r3
 8010e4e:	4b21      	ldr	r3, [pc, #132]	; (8010ed4 <DSP_Test_Detect+0xa8>)
 8010e50:	705a      	strb	r2, [r3, #1]
 8010e52:	4b20      	ldr	r3, [pc, #128]	; (8010ed4 <DSP_Test_Detect+0xa8>)
 8010e54:	785b      	ldrb	r3, [r3, #1]
 8010e56:	2b18      	cmp	r3, #24
 8010e58:	d936      	bls.n	8010ec8 <DSP_Test_Detect+0x9c>
		{
			DSP_TEST_Detect.IO_SamplingCounter = 0;
 8010e5a:	4b1e      	ldr	r3, [pc, #120]	; (8010ed4 <DSP_Test_Detect+0xa8>)
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	705a      	strb	r2, [r3, #1]
			if(DSP_TEST_Detect.IO_Status)
 8010e60:	4b1c      	ldr	r3, [pc, #112]	; (8010ed4 <DSP_Test_Detect+0xa8>)
 8010e62:	781b      	ldrb	r3, [r3, #0]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d00c      	beq.n	8010e82 <DSP_Test_Detect+0x56>
			{
				Set_DSP_OFF_Flag;
 8010e68:	4a1c      	ldr	r2, [pc, #112]	; (8010edc <DSP_Test_Detect+0xb0>)
 8010e6a:	7993      	ldrb	r3, [r2, #6]
 8010e6c:	f043 0308 	orr.w	r3, r3, #8
 8010e70:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 1;
 8010e72:	4b19      	ldr	r3, [pc, #100]	; (8010ed8 <DSP_Test_Detect+0xac>)
 8010e74:	2201      	movs	r2, #1
 8010e76:	701a      	strb	r2, [r3, #0]
				pData = 1;/*turn off*/
 8010e78:	2301      	movs	r3, #1
 8010e7a:	71fb      	strb	r3, [r7, #7]
				Dsp_OFF();
 8010e7c:	f7fb faf0 	bl	800c460 <Dsp_OFF>
 8010e80:	e00b      	b.n	8010e9a <DSP_Test_Detect+0x6e>
			}
			else
			{
				Clr_DSP_OFF_Flag;
 8010e82:	4a16      	ldr	r2, [pc, #88]	; (8010edc <DSP_Test_Detect+0xb0>)
 8010e84:	7993      	ldrb	r3, [r2, #6]
 8010e86:	f36f 03c3 	bfc	r3, #3, #1
 8010e8a:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 0;
 8010e8c:	4b12      	ldr	r3, [pc, #72]	; (8010ed8 <DSP_Test_Detect+0xac>)
 8010e8e:	2200      	movs	r2, #0
 8010e90:	701a      	strb	r2, [r3, #0]
				pData = 2;/*turn on*/
 8010e92:	2302      	movs	r3, #2
 8010e94:	71fb      	strb	r3, [r7, #7]
				Dsp_ON();
 8010e96:	f7fb fabb 	bl	800c410 <Dsp_ON>
			}
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(pData,0x0E));
 8010e9a:	79fb      	ldrb	r3, [r7, #7]
 8010e9c:	b29b      	uxth	r3, r3
 8010e9e:	021b      	lsls	r3, r3, #8
 8010ea0:	b29b      	uxth	r3, r3
 8010ea2:	330e      	adds	r3, #14
 8010ea4:	b29b      	uxth	r3, r3
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	210a      	movs	r1, #10
 8010eaa:	2003      	movs	r0, #3
 8010eac:	f000 fafa 	bl	80114a4 <PostMessage>
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 8010eb0:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8010eb4:	210a      	movs	r1, #10
 8010eb6:	2003      	movs	r0, #3
 8010eb8:	f000 faf4 	bl	80114a4 <PostMessage>
 8010ebc:	e004      	b.n	8010ec8 <DSP_Test_Detect+0x9c>
		}	
	}
	else
	{
		DSP_TEST_Detect.IO_SamplingCounter = 0;
 8010ebe:	4b05      	ldr	r3, [pc, #20]	; (8010ed4 <DSP_Test_Detect+0xa8>)
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	705a      	strb	r2, [r3, #1]
 8010ec4:	e000      	b.n	8010ec8 <DSP_Test_Detect+0x9c>
		return;
 8010ec6:	bf00      	nop
	}
}
 8010ec8:	3708      	adds	r7, #8
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}
 8010ece:	bf00      	nop
 8010ed0:	20003e60 	.word	0x20003e60
 8010ed4:	20003e74 	.word	0x20003e74
 8010ed8:	20002895 	.word	0x20002895
 8010edc:	20004584 	.word	0x20004584

08010ee0 <PWR_IO_Init>:
**  Created on	: 20161009
**  Description	:
**  Return		: 
********************************************************************************/
void PWR_IO_Init(void)
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	af00      	add	r7, sp, #0

	//GPIO_PinInit(GPIO_SYS_POWER_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_ACC_EN_CTL,    GPIO_PinOutput);
}
 8010ee4:	bf00      	nop
 8010ee6:	46bd      	mov	sp, r7
 8010ee8:	bc80      	pop	{r7}
 8010eea:	4770      	bx	lr

08010eec <SYS_Power_Ctl>:
void SYS_Power_Ctl(SCH_BOOL OnOff)
{
 8010eec:	b480      	push	{r7}
 8010eee:	b083      	sub	sp, #12
 8010ef0:	af00      	add	r7, sp, #0
 8010ef2:	4603      	mov	r3, r0
 8010ef4:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 8010ef6:	79fb      	ldrb	r3, [r7, #7]
 8010ef8:	2b01      	cmp	r3, #1
 8010efa:	d105      	bne.n	8010f08 <SYS_Power_Ctl+0x1c>
	{
		TurnOn_SYS_POWER;
		Set_SysPower_Flag;
 8010efc:	4a07      	ldr	r2, [pc, #28]	; (8010f1c <SYS_Power_Ctl+0x30>)
 8010efe:	7953      	ldrb	r3, [r2, #5]
 8010f00:	f043 0308 	orr.w	r3, r3, #8
 8010f04:	7153      	strb	r3, [r2, #5]
	else
	{
		TurnOff_SYS_POWER;
		Clr_SysPower_Flag;
	}
}
 8010f06:	e004      	b.n	8010f12 <SYS_Power_Ctl+0x26>
		Clr_SysPower_Flag;
 8010f08:	4a04      	ldr	r2, [pc, #16]	; (8010f1c <SYS_Power_Ctl+0x30>)
 8010f0a:	7953      	ldrb	r3, [r2, #5]
 8010f0c:	f36f 03c3 	bfc	r3, #3, #1
 8010f10:	7153      	strb	r3, [r2, #5]
}
 8010f12:	bf00      	nop
 8010f14:	370c      	adds	r7, #12
 8010f16:	46bd      	mov	sp, r7
 8010f18:	bc80      	pop	{r7}
 8010f1a:	4770      	bx	lr
 8010f1c:	20004584 	.word	0x20004584

08010f20 <ACC_EN_Ctl>:
void ACC_EN_Ctl(SCH_BOOL OnOff)
{
 8010f20:	b480      	push	{r7}
 8010f22:	b083      	sub	sp, #12
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	4603      	mov	r3, r0
 8010f28:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_ACC_EN;
	}
}
 8010f2a:	bf00      	nop
 8010f2c:	370c      	adds	r7, #12
 8010f2e:	46bd      	mov	sp, r7
 8010f30:	bc80      	pop	{r7}
 8010f32:	4770      	bx	lr

08010f34 <AMP_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void AMP_IO_Init(void)
{///===
 8010f34:	b480      	push	{r7}
 8010f36:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AMP_CTL,   GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_BEEP,  GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_DECT,  GPIO_PinInput_InternalPullup);
}
 8010f38:	bf00      	nop
 8010f3a:	46bd      	mov	sp, r7
 8010f3c:	bc80      	pop	{r7}
 8010f3e:	4770      	bx	lr

08010f40 <BT_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void BT_IO_Init(void)
{///===
 8010f40:	b480      	push	{r7}
 8010f42:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_BT_RESET_CTL, GPIO_PinOutput);
}
 8010f44:	bf00      	nop
 8010f46:	46bd      	mov	sp, r7
 8010f48:	bc80      	pop	{r7}
 8010f4a:	4770      	bx	lr

08010f4c <GPIOInit>:
**  Created on	: 20160623
**  Description	: 
**  Return		: NULL
********************************************************************************/
void GPIOInit(void)
{
 8010f4c:	b580      	push	{r7, lr}
 8010f4e:	af00      	add	r7, sp, #0
	DSP_IO_Init();
 8010f50:	f7fb fb78 	bl	800c644 <DSP_IO_Init>
	BT_IO_Init();
 8010f54:	f7ff fff4 	bl	8010f40 <BT_IO_Init>
	DSP_TEST_Init();
 8010f58:	f7ff ff61 	bl	8010e1e <DSP_TEST_Init>
	Start_IO_Init();
 8010f5c:	f7ff fd70 	bl	8010a40 <Start_IO_Init>
	PWR_IO_Init();
 8010f60:	f7ff ffbe 	bl	8010ee0 <PWR_IO_Init>
	AMP_IO_Init();
 8010f64:	f7ff ffe6 	bl	8010f34 <AMP_IO_Init>
	MUTE_IO_Init();
 8010f68:	f7ff fa90 	bl	801048c <MUTE_IO_Init>
	LED_IO_Init();
 8010f6c:	f7ff fa6a 	bl	8010444 <LED_IO_Init>
	AD1938_IO_Init();
 8010f70:	f7f9 fd18 	bl	800a9a4 <AD1938_IO_Init>
	Eprom_IO_Init();
 8010f74:	f7fe fc48 	bl	800f808 <Eprom_IO_Init>
}
 8010f78:	bf00      	nop
 8010f7a:	bd80      	pop	{r7, pc}

08010f7c <SPI_RW>:


SPI_HandleTypeDef *Spi_Arry[]={&hspi1,&hspi2,&hspi3};

SCH_U8 SPI_RW(Spi_T spi,SCH_U8 TxData)
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b086      	sub	sp, #24
 8010f80:	af02      	add	r7, sp, #8
 8010f82:	4603      	mov	r3, r0
 8010f84:	460a      	mov	r2, r1
 8010f86:	71fb      	strb	r3, [r7, #7]
 8010f88:	4613      	mov	r3, r2
 8010f8a:	71bb      	strb	r3, [r7, #6]
	SCH_U8 RxData;
	HAL_SPI_TransmitReceive(Spi_Arry[spi],&TxData,&RxData,1,HAL_MAX_DELAY);
 8010f8c:	79fb      	ldrb	r3, [r7, #7]
 8010f8e:	4a08      	ldr	r2, [pc, #32]	; (8010fb0 <SPI_RW+0x34>)
 8010f90:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010f94:	f107 020f 	add.w	r2, r7, #15
 8010f98:	1db9      	adds	r1, r7, #6
 8010f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8010f9e:	9300      	str	r3, [sp, #0]
 8010fa0:	2301      	movs	r3, #1
 8010fa2:	f7f4 fbd4 	bl	800574e <HAL_SPI_TransmitReceive>
	return RxData;
 8010fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	3710      	adds	r7, #16
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}
 8010fb0:	20000100 	.word	0x20000100

08010fb4 <SPI_FLASH_ReadDeviceID>:

/*test spi demo 20200722 lhs*/
uint8_t SPI_FLASH_ReadDeviceID(void)
{
 8010fb4:	b580      	push	{r7, lr}
 8010fb6:	af00      	add	r7, sp, #0
	
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 8010fb8:	2200      	movs	r2, #0
 8010fba:	2110      	movs	r1, #16
 8010fbc:	4816      	ldr	r0, [pc, #88]	; (8011018 <SPI_FLASH_ReadDeviceID+0x64>)
 8010fbe:	f7f2 fd4b 	bl	8003a58 <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit(&hspi1,spi_tx_buff,4,HAL_MAX_DELAY);
	//HAL_SPI_Receive(&hspi1,spi_rx_buff,1,HAL_MAX_DELAY);	
	SPI_RW(SCH_Spi1,spi_tx_buff[0]);
 8010fc2:	4b16      	ldr	r3, [pc, #88]	; (801101c <SPI_FLASH_ReadDeviceID+0x68>)
 8010fc4:	781b      	ldrb	r3, [r3, #0]
 8010fc6:	4619      	mov	r1, r3
 8010fc8:	2000      	movs	r0, #0
 8010fca:	f7ff ffd7 	bl	8010f7c <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8010fce:	4b13      	ldr	r3, [pc, #76]	; (801101c <SPI_FLASH_ReadDeviceID+0x68>)
 8010fd0:	785b      	ldrb	r3, [r3, #1]
 8010fd2:	4619      	mov	r1, r3
 8010fd4:	2000      	movs	r0, #0
 8010fd6:	f7ff ffd1 	bl	8010f7c <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8010fda:	4b10      	ldr	r3, [pc, #64]	; (801101c <SPI_FLASH_ReadDeviceID+0x68>)
 8010fdc:	785b      	ldrb	r3, [r3, #1]
 8010fde:	4619      	mov	r1, r3
 8010fe0:	2000      	movs	r0, #0
 8010fe2:	f7ff ffcb 	bl	8010f7c <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8010fe6:	4b0d      	ldr	r3, [pc, #52]	; (801101c <SPI_FLASH_ReadDeviceID+0x68>)
 8010fe8:	785b      	ldrb	r3, [r3, #1]
 8010fea:	4619      	mov	r1, r3
 8010fec:	2000      	movs	r0, #0
 8010fee:	f7ff ffc5 	bl	8010f7c <SPI_RW>
	spi_rx_buff[0]=SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8010ff2:	4b0a      	ldr	r3, [pc, #40]	; (801101c <SPI_FLASH_ReadDeviceID+0x68>)
 8010ff4:	785b      	ldrb	r3, [r3, #1]
 8010ff6:	4619      	mov	r1, r3
 8010ff8:	2000      	movs	r0, #0
 8010ffa:	f7ff ffbf 	bl	8010f7c <SPI_RW>
 8010ffe:	4603      	mov	r3, r0
 8011000:	461a      	mov	r2, r3
 8011002:	4b07      	ldr	r3, [pc, #28]	; (8011020 <SPI_FLASH_ReadDeviceID+0x6c>)
 8011004:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8011006:	2201      	movs	r2, #1
 8011008:	2110      	movs	r1, #16
 801100a:	4803      	ldr	r0, [pc, #12]	; (8011018 <SPI_FLASH_ReadDeviceID+0x64>)
 801100c:	f7f2 fd24 	bl	8003a58 <HAL_GPIO_WritePin>
	//printf("APP Begin -- DeviceId : %x \r\n", spi_rx_buff[0]);
	return(spi_rx_buff[0]);
 8011010:	4b03      	ldr	r3, [pc, #12]	; (8011020 <SPI_FLASH_ReadDeviceID+0x6c>)
 8011012:	781b      	ldrb	r3, [r3, #0]

}
 8011014:	4618      	mov	r0, r3
 8011016:	bd80      	pop	{r7, pc}
 8011018:	40010800 	.word	0x40010800
 801101c:	200000f4 	.word	0x200000f4
 8011020:	20003e78 	.word	0x20003e78

08011024 <SysSpiExit>:
**  Created on  : 20171215
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysSpiExit(Spi_T spi)
{
 8011024:	b580      	push	{r7, lr}
 8011026:	b082      	sub	sp, #8
 8011028:	af00      	add	r7, sp, #0
 801102a:	4603      	mov	r3, r0
 801102c:	71fb      	strb	r3, [r7, #7]
	//SPI_ConfigType sSPIConfig = {0};
	switch(spi)
 801102e:	79fb      	ldrb	r3, [r7, #7]
 8011030:	2b00      	cmp	r3, #0
 8011032:	d002      	beq.n	801103a <SysSpiExit+0x16>
 8011034:	2b01      	cmp	r3, #1
 8011036:	d003      	beq.n	8011040 <SysSpiExit+0x1c>
		    sSPIConfig.sSettings.bMasterAutoDriveSS    = 0;
		    SPI_Init(SPI1, &sSPIConfig);
			SPI_DeInit(Spi_Arry[spi]);
#endif
			break;
		default:break;
 8011038:	e005      	b.n	8011046 <SysSpiExit+0x22>
			MX_SPI1_Init();
 801103a:	f7f0 fb45 	bl	80016c8 <MX_SPI1_Init>
			break;
 801103e:	e002      	b.n	8011046 <SysSpiExit+0x22>
			MX_SPI2_Init();
 8011040:	f7f0 fb78 	bl	8001734 <MX_SPI2_Init>
			break;
 8011044:	bf00      	nop
	}
}
 8011046:	bf00      	nop
 8011048:	3708      	adds	r7, #8
 801104a:	46bd      	mov	sp, r7
 801104c:	bd80      	pop	{r7, pc}
	...

08011050 <UartBufInit>:
//UART_Type *Uart_Arry[]={UART0,UART1,UART2};
UART_HandleTypeDef *Uart_Arry[]={&huart1,&huart2};

///========================================================
void UartBufInit(Uart_T uart,Uart_RT TxRx)
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b082      	sub	sp, #8
 8011054:	af00      	add	r7, sp, #0
 8011056:	4603      	mov	r3, r0
 8011058:	460a      	mov	r2, r1
 801105a:	71fb      	strb	r3, [r7, #7]
 801105c:	4613      	mov	r3, r2
 801105e:	71bb      	strb	r3, [r7, #6]
	if(UartBufAddr[uart][TxRx])
 8011060:	79fa      	ldrb	r2, [r7, #7]
 8011062:	79bb      	ldrb	r3, [r7, #6]
 8011064:	490a      	ldr	r1, [pc, #40]	; (8011090 <UartBufInit+0x40>)
 8011066:	0052      	lsls	r2, r2, #1
 8011068:	4413      	add	r3, r2
 801106a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d009      	beq.n	8011086 <UartBufInit+0x36>
		Queue_Init(UartBufAddr[uart][TxRx]);
 8011072:	79fa      	ldrb	r2, [r7, #7]
 8011074:	79bb      	ldrb	r3, [r7, #6]
 8011076:	4906      	ldr	r1, [pc, #24]	; (8011090 <UartBufInit+0x40>)
 8011078:	0052      	lsls	r2, r2, #1
 801107a:	4413      	add	r3, r2
 801107c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8011080:	4618      	mov	r0, r3
 8011082:	f000 fa75 	bl	8011570 <Queue_Init>
}
 8011086:	bf00      	nop
 8011088:	3708      	adds	r7, #8
 801108a:	46bd      	mov	sp, r7
 801108c:	bd80      	pop	{r7, pc}
 801108e:	bf00      	nop
 8011090:	08022994 	.word	0x08022994

08011094 <UartBufCnt>:
SCH_U16 UartBufCnt(Uart_T uart,Uart_RT TxRx)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b084      	sub	sp, #16
 8011098:	af00      	add	r7, sp, #0
 801109a:	4603      	mov	r3, r0
 801109c:	460a      	mov	r2, r1
 801109e:	71fb      	strb	r3, [r7, #7]
 80110a0:	4613      	mov	r3, r2
 80110a2:	71bb      	strb	r3, [r7, #6]
	QUEUE_T *pUartBuf;
	pUartBuf = UartBufAddr[uart][TxRx];
 80110a4:	79fa      	ldrb	r2, [r7, #7]
 80110a6:	79bb      	ldrb	r3, [r7, #6]
 80110a8:	4909      	ldr	r1, [pc, #36]	; (80110d0 <UartBufCnt+0x3c>)
 80110aa:	0052      	lsls	r2, r2, #1
 80110ac:	4413      	add	r3, r2
 80110ae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80110b2:	60fb      	str	r3, [r7, #12]
	if(pUartBuf)
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d004      	beq.n	80110c4 <UartBufCnt+0x30>
		return Queue_Cnt(pUartBuf);
 80110ba:	68f8      	ldr	r0, [r7, #12]
 80110bc:	f000 fa76 	bl	80115ac <Queue_Cnt>
 80110c0:	4603      	mov	r3, r0
 80110c2:	e000      	b.n	80110c6 <UartBufCnt+0x32>
	return 0;
 80110c4:	2300      	movs	r3, #0
}
 80110c6:	4618      	mov	r0, r3
 80110c8:	3710      	adds	r7, #16
 80110ca:	46bd      	mov	sp, r7
 80110cc:	bd80      	pop	{r7, pc}
 80110ce:	bf00      	nop
 80110d0:	08022994 	.word	0x08022994

080110d4 <UartGetFromBuf>:
SCH_BOOL UartGetFromBuf(Uart_T uart, Uart_RT TxRx, SCH_U8 *data, SCH_U16 Len)
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b084      	sub	sp, #16
 80110d8:	af00      	add	r7, sp, #0
 80110da:	603a      	str	r2, [r7, #0]
 80110dc:	461a      	mov	r2, r3
 80110de:	4603      	mov	r3, r0
 80110e0:	71fb      	strb	r3, [r7, #7]
 80110e2:	460b      	mov	r3, r1
 80110e4:	71bb      	strb	r3, [r7, #6]
 80110e6:	4613      	mov	r3, r2
 80110e8:	80bb      	strh	r3, [r7, #4]
	QUEUE_T *pUartBuf;
	pUartBuf = UartBufAddr[uart][TxRx];
 80110ea:	79fa      	ldrb	r2, [r7, #7]
 80110ec:	79bb      	ldrb	r3, [r7, #6]
 80110ee:	490b      	ldr	r1, [pc, #44]	; (801111c <UartGetFromBuf+0x48>)
 80110f0:	0052      	lsls	r2, r2, #1
 80110f2:	4413      	add	r3, r2
 80110f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80110f8:	60fb      	str	r3, [r7, #12]
	if(pUartBuf)
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d007      	beq.n	8011110 <UartGetFromBuf+0x3c>
		return Queue_Out(pUartBuf, data, Len);
 8011100:	88bb      	ldrh	r3, [r7, #4]
 8011102:	461a      	mov	r2, r3
 8011104:	6839      	ldr	r1, [r7, #0]
 8011106:	68f8      	ldr	r0, [r7, #12]
 8011108:	f000 fab2 	bl	8011670 <Queue_Out>
 801110c:	4603      	mov	r3, r0
 801110e:	e000      	b.n	8011112 <UartGetFromBuf+0x3e>
	return FALSE;
 8011110:	2300      	movs	r3, #0
}
 8011112:	4618      	mov	r0, r3
 8011114:	3710      	adds	r7, #16
 8011116:	46bd      	mov	sp, r7
 8011118:	bd80      	pop	{r7, pc}
 801111a:	bf00      	nop
 801111c:	08022994 	.word	0x08022994

08011120 <UartPutToBuf>:
SCH_BOOL UartPutToBuf(Uart_T uart, Uart_RT TxRx, SCH_U8 *const data, SCH_U16 Len)
{
 8011120:	b580      	push	{r7, lr}
 8011122:	b084      	sub	sp, #16
 8011124:	af00      	add	r7, sp, #0
 8011126:	603a      	str	r2, [r7, #0]
 8011128:	461a      	mov	r2, r3
 801112a:	4603      	mov	r3, r0
 801112c:	71fb      	strb	r3, [r7, #7]
 801112e:	460b      	mov	r3, r1
 8011130:	71bb      	strb	r3, [r7, #6]
 8011132:	4613      	mov	r3, r2
 8011134:	80bb      	strh	r3, [r7, #4]
	QUEUE_T *pUartBuf;
	pUartBuf = UartBufAddr[uart][TxRx];
 8011136:	79fa      	ldrb	r2, [r7, #7]
 8011138:	79bb      	ldrb	r3, [r7, #6]
 801113a:	490b      	ldr	r1, [pc, #44]	; (8011168 <UartPutToBuf+0x48>)
 801113c:	0052      	lsls	r2, r2, #1
 801113e:	4413      	add	r3, r2
 8011140:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8011144:	60fb      	str	r3, [r7, #12]
	if(pUartBuf)
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d007      	beq.n	801115c <UartPutToBuf+0x3c>
		return Queue_In(pUartBuf, data,Len);
 801114c:	88bb      	ldrh	r3, [r7, #4]
 801114e:	461a      	mov	r2, r3
 8011150:	6839      	ldr	r1, [r7, #0]
 8011152:	68f8      	ldr	r0, [r7, #12]
 8011154:	f000 fa35 	bl	80115c2 <Queue_In>
 8011158:	4603      	mov	r3, r0
 801115a:	e000      	b.n	801115e <UartPutToBuf+0x3e>
	return FALSE;
 801115c:	2300      	movs	r3, #0
}
 801115e:	4618      	mov	r0, r3
 8011160:	3710      	adds	r7, #16
 8011162:	46bd      	mov	sp, r7
 8011164:	bd80      	pop	{r7, pc}
 8011166:	bf00      	nop
 8011168:	08022994 	.word	0x08022994

0801116c <UartSendData8>:
**  Created on	: 20160621
**  Description	: 8
**  Return		: void
********************************************************************************/
void UartSendData8(Uart_T uart,SCH_U8 u8data)
{
 801116c:	b580      	push	{r7, lr}
 801116e:	b082      	sub	sp, #8
 8011170:	af00      	add	r7, sp, #0
 8011172:	4603      	mov	r3, r0
 8011174:	460a      	mov	r2, r1
 8011176:	71fb      	strb	r3, [r7, #7]
 8011178:	4613      	mov	r3, r2
 801117a:	71bb      	strb	r3, [r7, #6]
	//UART_PutChar(Uart_Arry[uart], u8data);
	HAL_UART_Transmit(Uart_Arry[uart],&u8data,1,0xffff);
 801117c:	79fb      	ldrb	r3, [r7, #7]
 801117e:	4a06      	ldr	r2, [pc, #24]	; (8011198 <UartSendData8+0x2c>)
 8011180:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011184:	1db9      	adds	r1, r7, #6
 8011186:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801118a:	2201      	movs	r2, #1
 801118c:	f7f5 f8ed 	bl	800636a <HAL_UART_Transmit>
}
 8011190:	bf00      	nop
 8011192:	3708      	adds	r7, #8
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}
 8011198:	2000018c 	.word	0x2000018c

0801119c <UartTxIntEn>:
**  Created on	: 20160621
**  Description	:
**  Return		: void
********************************************************************************/
void UartTxIntEn(Uart_T uart)
{
 801119c:	b480      	push	{r7}
 801119e:	b083      	sub	sp, #12
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	4603      	mov	r3, r0
 80111a4:	71fb      	strb	r3, [r7, #7]
	//UART_EnableInterrupt(Uart_Arry[uart], UART_TxCompleteInt);/* Enable Tx interrupt */
}
 80111a6:	bf00      	nop
 80111a8:	370c      	adds	r7, #12
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bc80      	pop	{r7}
 80111ae:	4770      	bx	lr

080111b0 <UartTxIntDis>:
void UartTxIntDis(Uart_T uart)
{
 80111b0:	b480      	push	{r7}
 80111b2:	b083      	sub	sp, #12
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	4603      	mov	r3, r0
 80111b8:	71fb      	strb	r3, [r7, #7]
	//UART_DisableInterrupt(Uart_Arry[uart], UART_TxCompleteInt);/* Disable Tx interrupt */
}
 80111ba:	bf00      	nop
 80111bc:	370c      	adds	r7, #12
 80111be:	46bd      	mov	sp, r7
 80111c0:	bc80      	pop	{r7}
 80111c2:	4770      	bx	lr

080111c4 <UartTxCnt>:
SCH_U16 UartRxCnt(Uart_T uart)
{
	return UartBufCnt(uart,Uart_Rx);
}
SCH_U16 UartTxCnt(Uart_T uart)
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b082      	sub	sp, #8
 80111c8:	af00      	add	r7, sp, #0
 80111ca:	4603      	mov	r3, r0
 80111cc:	71fb      	strb	r3, [r7, #7]
	return UartBufCnt(uart,Uart_Tx);
 80111ce:	79fb      	ldrb	r3, [r7, #7]
 80111d0:	2101      	movs	r1, #1
 80111d2:	4618      	mov	r0, r3
 80111d4:	f7ff ff5e 	bl	8011094 <UartBufCnt>
 80111d8:	4603      	mov	r3, r0
}
 80111da:	4618      	mov	r0, r3
 80111dc:	3708      	adds	r7, #8
 80111de:	46bd      	mov	sp, r7
 80111e0:	bd80      	pop	{r7, pc}

080111e2 <Uart_Tx_DataPro>:
**  Created on  : 20160621
**  Description :   ---   int
**  Return      : NULL
********************************************************************************/
void Uart_Tx_DataPro(Uart_T uart)
{
 80111e2:	b580      	push	{r7, lr}
 80111e4:	b084      	sub	sp, #16
 80111e6:	af00      	add	r7, sp, #0
 80111e8:	4603      	mov	r3, r0
 80111ea:	71fb      	strb	r3, [r7, #7]
	SCH_U8 u8data;
	if(UartTxCnt(uart) == 0)
 80111ec:	79fb      	ldrb	r3, [r7, #7]
 80111ee:	4618      	mov	r0, r3
 80111f0:	f7ff ffe8 	bl	80111c4 <UartTxCnt>
 80111f4:	4603      	mov	r3, r0
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d104      	bne.n	8011204 <Uart_Tx_DataPro+0x22>
	{
		UartTxIntDis(uart);
 80111fa:	79fb      	ldrb	r3, [r7, #7]
 80111fc:	4618      	mov	r0, r3
 80111fe:	f7ff ffd7 	bl	80111b0 <UartTxIntDis>
 8011202:	e013      	b.n	801122c <Uart_Tx_DataPro+0x4a>
		return;
	}
	if(UartGetFromBuf(uart,Uart_Tx,&u8data,1))
 8011204:	f107 020f 	add.w	r2, r7, #15
 8011208:	79f8      	ldrb	r0, [r7, #7]
 801120a:	2301      	movs	r3, #1
 801120c:	2101      	movs	r1, #1
 801120e:	f7ff ff61 	bl	80110d4 <UartGetFromBuf>
 8011212:	4603      	mov	r3, r0
 8011214:	2b00      	cmp	r3, #0
 8011216:	d009      	beq.n	801122c <Uart_Tx_DataPro+0x4a>
	{
		UartSendData8(uart, u8data);
 8011218:	7bfa      	ldrb	r2, [r7, #15]
 801121a:	79fb      	ldrb	r3, [r7, #7]
 801121c:	4611      	mov	r1, r2
 801121e:	4618      	mov	r0, r3
 8011220:	f7ff ffa4 	bl	801116c <UartSendData8>
		UartTxIntEn(uart);
 8011224:	79fb      	ldrb	r3, [r7, #7]
 8011226:	4618      	mov	r0, r3
 8011228:	f7ff ffb8 	bl	801119c <UartTxIntEn>
	}
}
 801122c:	3710      	adds	r7, #16
 801122e:	46bd      	mov	sp, r7
 8011230:	bd80      	pop	{r7, pc}

08011232 <UartTxData>:
**  Created on       : 20160621
**  Description      :
**  Return           : BOOL
********************************************************************************/
SCH_BOOL UartTxData(Uart_T uart, SCH_U8 *const data, SCH_U16 Len)
{
 8011232:	b580      	push	{r7, lr}
 8011234:	b082      	sub	sp, #8
 8011236:	af00      	add	r7, sp, #0
 8011238:	4603      	mov	r3, r0
 801123a:	6039      	str	r1, [r7, #0]
 801123c:	71fb      	strb	r3, [r7, #7]
 801123e:	4613      	mov	r3, r2
 8011240:	80bb      	strh	r3, [r7, #4]
	if(UartTxCnt(uart) != 0)
 8011242:	79fb      	ldrb	r3, [r7, #7]
 8011244:	4618      	mov	r0, r3
 8011246:	f7ff ffbd 	bl	80111c4 <UartTxCnt>
 801124a:	4603      	mov	r3, r0
 801124c:	2b00      	cmp	r3, #0
 801124e:	d00c      	beq.n	801126a <UartTxData+0x38>
	{
		if(UartPutToBuf(uart,Uart_Tx,data,Len))
 8011250:	88bb      	ldrh	r3, [r7, #4]
 8011252:	79f8      	ldrb	r0, [r7, #7]
 8011254:	683a      	ldr	r2, [r7, #0]
 8011256:	2101      	movs	r1, #1
 8011258:	f7ff ff62 	bl	8011120 <UartPutToBuf>
 801125c:	4603      	mov	r3, r0
 801125e:	2b00      	cmp	r3, #0
 8011260:	d001      	beq.n	8011266 <UartTxData+0x34>
			return TRUE;
 8011262:	2301      	movs	r3, #1
 8011264:	e011      	b.n	801128a <UartTxData+0x58>
		return FALSE;
 8011266:	2300      	movs	r3, #0
 8011268:	e00f      	b.n	801128a <UartTxData+0x58>
	}
	if(UartPutToBuf(uart,Uart_Tx,data,Len))
 801126a:	88bb      	ldrh	r3, [r7, #4]
 801126c:	79f8      	ldrb	r0, [r7, #7]
 801126e:	683a      	ldr	r2, [r7, #0]
 8011270:	2101      	movs	r1, #1
 8011272:	f7ff ff55 	bl	8011120 <UartPutToBuf>
 8011276:	4603      	mov	r3, r0
 8011278:	2b00      	cmp	r3, #0
 801127a:	d005      	beq.n	8011288 <UartTxData+0x56>
	{
		Uart_Tx_DataPro(uart);
 801127c:	79fb      	ldrb	r3, [r7, #7]
 801127e:	4618      	mov	r0, r3
 8011280:	f7ff ffaf 	bl	80111e2 <Uart_Tx_DataPro>
		return TRUE;
 8011284:	2301      	movs	r3, #1
 8011286:	e000      	b.n	801128a <UartTxData+0x58>
	}
	return FALSE;
 8011288:	2300      	movs	r3, #0
}
 801128a:	4618      	mov	r0, r3
 801128c:	3708      	adds	r7, #8
 801128e:	46bd      	mov	sp, r7
 8011290:	bd80      	pop	{r7, pc}
	...

08011294 <SysUartExit>:
**  Created on  : 20170830
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysUartExit(Uart_T uart)
{
 8011294:	b480      	push	{r7}
 8011296:	b083      	sub	sp, #12
 8011298:	af00      	add	r7, sp, #0
 801129a:	4603      	mov	r3, r0
 801129c:	71fb      	strb	r3, [r7, #7]
	switch(uart)
 801129e:	79fb      	ldrb	r3, [r7, #7]
 80112a0:	2b03      	cmp	r3, #3
 80112a2:	d80b      	bhi.n	80112bc <SysUartExit+0x28>
 80112a4:	a201      	add	r2, pc, #4	; (adr r2, 80112ac <SysUartExit+0x18>)
 80112a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112aa:	bf00      	nop
 80112ac:	080112bd 	.word	0x080112bd
 80112b0:	080112bd 	.word	0x080112bd
 80112b4:	080112bd 	.word	0x080112bd
 80112b8:	080112bd 	.word	0x080112bd
			SIM->SCGC &= ~SIM_SCGC_UART2_MASK;
#endif
			break;
		case SCH_Uart3:
			break;
		default:break;
 80112bc:	bf00      	nop
	}
}
 80112be:	bf00      	nop
 80112c0:	370c      	adds	r7, #12
 80112c2:	46bd      	mov	sp, r7
 80112c4:	bc80      	pop	{r7}
 80112c6:	4770      	bx	lr

080112c8 <SysUartInit>:
**  Created on  : 20170406
**  Description :
**  Return      : BOOL
********************************************************************************/
SCH_BOOL SysUartInit(Uart_T uart,SCH_U32 Baudrate)
{
 80112c8:	b580      	push	{r7, lr}
 80112ca:	b082      	sub	sp, #8
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	4603      	mov	r3, r0
 80112d0:	6039      	str	r1, [r7, #0]
 80112d2:	71fb      	strb	r3, [r7, #7]
	//UART_ConfigType t_UART_Config;
	//t_UART_Config.u32Baudrate = Baudrate;
	//t_UART_Config.u32SysClkHz = BUS_CLK_HZ;
	switch(uart)
 80112d4:	79fb      	ldrb	r3, [r7, #7]
 80112d6:	2b03      	cmp	r3, #3
 80112d8:	d80a      	bhi.n	80112f0 <SysUartInit+0x28>
 80112da:	a201      	add	r2, pc, #4	; (adr r2, 80112e0 <SysUartInit+0x18>)
 80112dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112e0:	080112f5 	.word	0x080112f5
 80112e4:	080112f5 	.word	0x080112f5
 80112e8:	080112f5 	.word	0x080112f5
 80112ec:	080112f5 	.word	0x080112f5
#endif
			break;
		case SCH_Uart3:
			break;
		default:
			return FALSE;
 80112f0:	2300      	movs	r3, #0
 80112f2:	e00b      	b.n	801130c <SysUartInit+0x44>
			break;
 80112f4:	bf00      	nop
	}		 
	UartBufInit(uart, Uart_Tx);
 80112f6:	79fb      	ldrb	r3, [r7, #7]
 80112f8:	2101      	movs	r1, #1
 80112fa:	4618      	mov	r0, r3
 80112fc:	f7ff fea8 	bl	8011050 <UartBufInit>
	UartBufInit(uart, Uart_Rx);
 8011300:	79fb      	ldrb	r3, [r7, #7]
 8011302:	2100      	movs	r1, #0
 8011304:	4618      	mov	r0, r3
 8011306:	f7ff fea3 	bl	8011050 <UartBufInit>
	return TRUE;
 801130a:	2301      	movs	r3, #1
}
 801130c:	4618      	mov	r0, r3
 801130e:	3708      	adds	r7, #8
 8011310:	46bd      	mov	sp, r7
 8011312:	bd80      	pop	{r7, pc}

08011314 <SysDataInit>:
**  Description	: 
**  Return		: NULL
********************************************************************************/
SYS_T Sys;
void SysDataInit(void)
{
 8011314:	b580      	push	{r7, lr}
 8011316:	af00      	add	r7, sp, #0
	sch_memset(&Sys,0x00,sizeof(Sys));
 8011318:	220c      	movs	r2, #12
 801131a:	2100      	movs	r1, #0
 801131c:	4809      	ldr	r0, [pc, #36]	; (8011344 <SysDataInit+0x30>)
 801131e:	f000 f86e 	bl	80113fe <sch_memset>
	Set_SYS_MUTE;
 8011322:	4a08      	ldr	r2, [pc, #32]	; (8011344 <SysDataInit+0x30>)
 8011324:	7913      	ldrb	r3, [r2, #4]
 8011326:	f043 0304 	orr.w	r3, r3, #4
 801132a:	7113      	strb	r3, [r2, #4]
	Set_VolErr_Flag;
 801132c:	4a05      	ldr	r2, [pc, #20]	; (8011344 <SysDataInit+0x30>)
 801132e:	7953      	ldrb	r3, [r2, #5]
 8011330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011334:	7153      	strb	r3, [r2, #5]
	Set_START_Flag;
 8011336:	4a03      	ldr	r2, [pc, #12]	; (8011344 <SysDataInit+0x30>)
 8011338:	7993      	ldrb	r3, [r2, #6]
 801133a:	f043 0320 	orr.w	r3, r3, #32
 801133e:	7193      	strb	r3, [r2, #6]
	///Set_ACC_Has;
}
 8011340:	bf00      	nop
 8011342:	bd80      	pop	{r7, pc}
 8011344:	20004584 	.word	0x20004584

08011348 <SysWait1Us>:
**  Created on	: 
**  Description	:  Delay
**  Return		: NULL
**************************************************************************************/
void SysWait1Us(void)
{
 8011348:	b480      	push	{r7}
 801134a:	af00      	add	r7, sp, #0
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
#endif
#endif
}
 801134c:	bf00      	nop
 801134e:	46bd      	mov	sp, r7
 8011350:	bc80      	pop	{r7}
 8011352:	4770      	bx	lr

08011354 <SysWaitUs>:
void SysWaitUs(SCH_U32 Time)
{
 8011354:	b580      	push	{r7, lr}
 8011356:	b082      	sub	sp, #8
 8011358:	af00      	add	r7, sp, #0
 801135a:	6078      	str	r0, [r7, #4]
	while(Time--)
 801135c:	e001      	b.n	8011362 <SysWaitUs+0xe>
		SysWait1Us();
 801135e:	f7ff fff3 	bl	8011348 <SysWait1Us>
	while(Time--)
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	1e5a      	subs	r2, r3, #1
 8011366:	607a      	str	r2, [r7, #4]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d1f8      	bne.n	801135e <SysWaitUs+0xa>
}
 801136c:	bf00      	nop
 801136e:	3708      	adds	r7, #8
 8011370:	46bd      	mov	sp, r7
 8011372:	bd80      	pop	{r7, pc}

08011374 <SysWaitMs>:
void SysWaitMs(SCH_U32 Time)
{
 8011374:	b580      	push	{r7, lr}
 8011376:	b082      	sub	sp, #8
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
	while(Time--)
 801137c:	e003      	b.n	8011386 <SysWaitMs+0x12>
		SysWaitUs(1000);
 801137e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8011382:	f7ff ffe7 	bl	8011354 <SysWaitUs>
	while(Time--)
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	1e5a      	subs	r2, r3, #1
 801138a:	607a      	str	r2, [r7, #4]
 801138c:	2b00      	cmp	r3, #0
 801138e:	d1f6      	bne.n	801137e <SysWaitMs+0xa>
}
 8011390:	bf00      	nop
 8011392:	3708      	adds	r7, #8
 8011394:	46bd      	mov	sp, r7
 8011396:	bd80      	pop	{r7, pc}

08011398 <GetMax>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
SCH_U32 GetMax(SCH_U32 m,SCH_U32 n)
{
 8011398:	b480      	push	{r7}
 801139a:	b083      	sub	sp, #12
 801139c:	af00      	add	r7, sp, #0
 801139e:	6078      	str	r0, [r7, #4]
 80113a0:	6039      	str	r1, [r7, #0]
	return (m>n)?m:n;
 80113a2:	683a      	ldr	r2, [r7, #0]
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	4293      	cmp	r3, r2
 80113a8:	bf38      	it	cc
 80113aa:	4613      	movcc	r3, r2
}
 80113ac:	4618      	mov	r0, r3
 80113ae:	370c      	adds	r7, #12
 80113b0:	46bd      	mov	sp, r7
 80113b2:	bc80      	pop	{r7}
 80113b4:	4770      	bx	lr

080113b6 <GetMin>:
SCH_U32 GetMin(SCH_U32 m,SCH_U32 n)
{
 80113b6:	b480      	push	{r7}
 80113b8:	b083      	sub	sp, #12
 80113ba:	af00      	add	r7, sp, #0
 80113bc:	6078      	str	r0, [r7, #4]
 80113be:	6039      	str	r1, [r7, #0]
	return (m>n)?n:m;
 80113c0:	687a      	ldr	r2, [r7, #4]
 80113c2:	683b      	ldr	r3, [r7, #0]
 80113c4:	4293      	cmp	r3, r2
 80113c6:	bf28      	it	cs
 80113c8:	4613      	movcs	r3, r2
}
 80113ca:	4618      	mov	r0, r3
 80113cc:	370c      	adds	r7, #12
 80113ce:	46bd      	mov	sp, r7
 80113d0:	bc80      	pop	{r7}
 80113d2:	4770      	bx	lr

080113d4 <LimitMaxMin>:
SCH_U32 LimitMaxMin(SCH_U32 min,SCH_U32 Data,SCH_U32 max)
{
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b084      	sub	sp, #16
 80113d8:	af00      	add	r7, sp, #0
 80113da:	60f8      	str	r0, [r7, #12]
 80113dc:	60b9      	str	r1, [r7, #8]
 80113de:	607a      	str	r2, [r7, #4]
	Data = GetMax(min,Data);
 80113e0:	68b9      	ldr	r1, [r7, #8]
 80113e2:	68f8      	ldr	r0, [r7, #12]
 80113e4:	f7ff ffd8 	bl	8011398 <GetMax>
 80113e8:	60b8      	str	r0, [r7, #8]
	Data = GetMin(max,Data);
 80113ea:	68b9      	ldr	r1, [r7, #8]
 80113ec:	6878      	ldr	r0, [r7, #4]
 80113ee:	f7ff ffe2 	bl	80113b6 <GetMin>
 80113f2:	60b8      	str	r0, [r7, #8]
	return Data;
 80113f4:	68bb      	ldr	r3, [r7, #8]
}
 80113f6:	4618      	mov	r0, r3
 80113f8:	3710      	adds	r7, #16
 80113fa:	46bd      	mov	sp, r7
 80113fc:	bd80      	pop	{r7, pc}

080113fe <sch_memset>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void sch_memset(void *s,const SCH_U8 c,SCH_U16 n)  
{
 80113fe:	b480      	push	{r7}
 8011400:	b085      	sub	sp, #20
 8011402:	af00      	add	r7, sp, #0
 8011404:	6078      	str	r0, [r7, #4]
 8011406:	460b      	mov	r3, r1
 8011408:	70fb      	strb	r3, [r7, #3]
 801140a:	4613      	mov	r3, r2
 801140c:	803b      	strh	r3, [r7, #0]
    SCH_U8 *su = (SCH_U8 *)s;
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	60fb      	str	r3, [r7, #12]
	while(n--)
 8011412:	e004      	b.n	801141e <sch_memset+0x20>
	{
		*su++ = c;
 8011414:	68fb      	ldr	r3, [r7, #12]
 8011416:	1c5a      	adds	r2, r3, #1
 8011418:	60fa      	str	r2, [r7, #12]
 801141a:	78fa      	ldrb	r2, [r7, #3]
 801141c:	701a      	strb	r2, [r3, #0]
	while(n--)
 801141e:	883b      	ldrh	r3, [r7, #0]
 8011420:	1e5a      	subs	r2, r3, #1
 8011422:	803a      	strh	r2, [r7, #0]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d1f5      	bne.n	8011414 <sch_memset+0x16>
	}
}  
 8011428:	bf00      	nop
 801142a:	3714      	adds	r7, #20
 801142c:	46bd      	mov	sp, r7
 801142e:	bc80      	pop	{r7}
 8011430:	4770      	bx	lr

08011432 <sch_memcpy>:
void sch_memcpy(void *to,  void const *from, SCH_U16 n)  
{
 8011432:	b480      	push	{r7}
 8011434:	b087      	sub	sp, #28
 8011436:	af00      	add	r7, sp, #0
 8011438:	60f8      	str	r0, [r7, #12]
 801143a:	60b9      	str	r1, [r7, #8]
 801143c:	4613      	mov	r3, r2
 801143e:	80fb      	strh	r3, [r7, #6]
	SCH_U8 *t = (SCH_U8 *)to;
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	617b      	str	r3, [r7, #20]
	SCH_U8 *f = (SCH_U8 *)from;
 8011444:	68bb      	ldr	r3, [r7, #8]
 8011446:	613b      	str	r3, [r7, #16]
	while(n--)
 8011448:	e007      	b.n	801145a <sch_memcpy+0x28>
	{
		*t++ = *f++;
 801144a:	693a      	ldr	r2, [r7, #16]
 801144c:	1c53      	adds	r3, r2, #1
 801144e:	613b      	str	r3, [r7, #16]
 8011450:	697b      	ldr	r3, [r7, #20]
 8011452:	1c59      	adds	r1, r3, #1
 8011454:	6179      	str	r1, [r7, #20]
 8011456:	7812      	ldrb	r2, [r2, #0]
 8011458:	701a      	strb	r2, [r3, #0]
	while(n--)
 801145a:	88fb      	ldrh	r3, [r7, #6]
 801145c:	1e5a      	subs	r2, r3, #1
 801145e:	80fa      	strh	r2, [r7, #6]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d1f2      	bne.n	801144a <sch_memcpy+0x18>
	}
}
 8011464:	bf00      	nop
 8011466:	371c      	adds	r7, #28
 8011468:	46bd      	mov	sp, r7
 801146a:	bc80      	pop	{r7}
 801146c:	4770      	bx	lr

0801146e <GetCheckData_Xor>:
	while(Len--)
		index += *data++;
	return index;
}
SCH_U8 GetCheckData_Xor(SCH_U8 *data, SCH_U8 Len)
{
 801146e:	b480      	push	{r7}
 8011470:	b085      	sub	sp, #20
 8011472:	af00      	add	r7, sp, #0
 8011474:	6078      	str	r0, [r7, #4]
 8011476:	460b      	mov	r3, r1
 8011478:	70fb      	strb	r3, [r7, #3]
	SCH_U8 index=0;
 801147a:	2300      	movs	r3, #0
 801147c:	73fb      	strb	r3, [r7, #15]
	while(Len--)
 801147e:	e006      	b.n	801148e <GetCheckData_Xor+0x20>
		index ^= *data++;
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	1c5a      	adds	r2, r3, #1
 8011484:	607a      	str	r2, [r7, #4]
 8011486:	781a      	ldrb	r2, [r3, #0]
 8011488:	7bfb      	ldrb	r3, [r7, #15]
 801148a:	4053      	eors	r3, r2
 801148c:	73fb      	strb	r3, [r7, #15]
	while(Len--)
 801148e:	78fb      	ldrb	r3, [r7, #3]
 8011490:	1e5a      	subs	r2, r3, #1
 8011492:	70fa      	strb	r2, [r7, #3]
 8011494:	2b00      	cmp	r3, #0
 8011496:	d1f3      	bne.n	8011480 <GetCheckData_Xor+0x12>
	return index;
 8011498:	7bfb      	ldrb	r3, [r7, #15]
}
 801149a:	4618      	mov	r0, r3
 801149c:	3714      	adds	r7, #20
 801149e:	46bd      	mov	sp, r7
 80114a0:	bc80      	pop	{r7}
 80114a2:	4770      	bx	lr

080114a4 <PostMessage>:
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[TUNER_MODULE]},
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[MMI_MODULE]}
};
///==================================================
SCH_BOOL PostMessage(MSG_MODULE Module, SCH_U8 ID, SCH_U16 param)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b084      	sub	sp, #16
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	4603      	mov	r3, r0
 80114ac:	71fb      	strb	r3, [r7, #7]
 80114ae:	460b      	mov	r3, r1
 80114b0:	71bb      	strb	r3, [r7, #6]
 80114b2:	4613      	mov	r3, r2
 80114b4:	80bb      	strh	r3, [r7, #4]
	MESSAGE Msg;
	Msg.ID=ID;
 80114b6:	79bb      	ldrb	r3, [r7, #6]
 80114b8:	733b      	strb	r3, [r7, #12]
	Msg.prm=param;
 80114ba:	88bb      	ldrh	r3, [r7, #4]
 80114bc:	81fb      	strh	r3, [r7, #14]
	if(ID == 0x01 && param == 0x3)
 80114be:	79bb      	ldrb	r3, [r7, #6]
 80114c0:	2b01      	cmp	r3, #1
 80114c2:	d106      	bne.n	80114d2 <PostMessage+0x2e>
 80114c4:	88bb      	ldrh	r3, [r7, #4]
 80114c6:	2b03      	cmp	r3, #3
 80114c8:	d103      	bne.n	80114d2 <PostMessage+0x2e>
	{
		Msg.ID=ID;
 80114ca:	79bb      	ldrb	r3, [r7, #6]
 80114cc:	733b      	strb	r3, [r7, #12]
		Msg.prm=param;
 80114ce:	88bb      	ldrh	r3, [r7, #4]
 80114d0:	81fb      	strh	r3, [r7, #14]
	}
	return Queue_In(&MESSAGE_QUEUE[Module], &Msg, 1);
 80114d2:	79fb      	ldrb	r3, [r7, #7]
 80114d4:	011b      	lsls	r3, r3, #4
 80114d6:	4a06      	ldr	r2, [pc, #24]	; (80114f0 <PostMessage+0x4c>)
 80114d8:	4413      	add	r3, r2
 80114da:	f107 010c 	add.w	r1, r7, #12
 80114de:	2201      	movs	r2, #1
 80114e0:	4618      	mov	r0, r3
 80114e2:	f000 f86e 	bl	80115c2 <Queue_In>
 80114e6:	4603      	mov	r3, r0
}
 80114e8:	4618      	mov	r0, r3
 80114ea:	3710      	adds	r7, #16
 80114ec:	46bd      	mov	sp, r7
 80114ee:	bd80      	pop	{r7, pc}
 80114f0:	20000194 	.word	0x20000194

080114f4 <GetMessage>:
	Msg.ID=ID;
	Msg.prm=param;
	return Queue_Insert(&MESSAGE_QUEUE[Module], &Msg, 1);
}
SCH_BOOL GetMessage(MSG_MODULE Module,MESSAGE *Msg)
{
 80114f4:	b580      	push	{r7, lr}
 80114f6:	b082      	sub	sp, #8
 80114f8:	af00      	add	r7, sp, #0
 80114fa:	4603      	mov	r3, r0
 80114fc:	6039      	str	r1, [r7, #0]
 80114fe:	71fb      	strb	r3, [r7, #7]
	return Queue_Out(&MESSAGE_QUEUE[Module], Msg, 1);
 8011500:	79fb      	ldrb	r3, [r7, #7]
 8011502:	011b      	lsls	r3, r3, #4
 8011504:	4a05      	ldr	r2, [pc, #20]	; (801151c <GetMessage+0x28>)
 8011506:	4413      	add	r3, r2
 8011508:	2201      	movs	r2, #1
 801150a:	6839      	ldr	r1, [r7, #0]
 801150c:	4618      	mov	r0, r3
 801150e:	f000 f8af 	bl	8011670 <Queue_Out>
 8011512:	4603      	mov	r3, r0
}
 8011514:	4618      	mov	r0, r3
 8011516:	3708      	adds	r7, #8
 8011518:	46bd      	mov	sp, r7
 801151a:	bd80      	pop	{r7, pc}
 801151c:	20000194 	.word	0x20000194

08011520 <ClearMessage>:
void ClearMessage(MSG_MODULE Module)
{
 8011520:	b580      	push	{r7, lr}
 8011522:	b082      	sub	sp, #8
 8011524:	af00      	add	r7, sp, #0
 8011526:	4603      	mov	r3, r0
 8011528:	71fb      	strb	r3, [r7, #7]
	Queue_Init(&MESSAGE_QUEUE[Module]);
 801152a:	79fb      	ldrb	r3, [r7, #7]
 801152c:	011b      	lsls	r3, r3, #4
 801152e:	4a04      	ldr	r2, [pc, #16]	; (8011540 <ClearMessage+0x20>)
 8011530:	4413      	add	r3, r2
 8011532:	4618      	mov	r0, r3
 8011534:	f000 f81c 	bl	8011570 <Queue_Init>
}
 8011538:	bf00      	nop
 801153a:	3708      	adds	r7, #8
 801153c:	46bd      	mov	sp, r7
 801153e:	bd80      	pop	{r7, pc}
 8011540:	20000194 	.word	0x20000194

08011544 <ClearAllModeMessage>:
void ClearAllModeMessage(void)
{
 8011544:	b580      	push	{r7, lr}
 8011546:	b082      	sub	sp, #8
 8011548:	af00      	add	r7, sp, #0
	SCH_U8 i=0;
 801154a:	2300      	movs	r3, #0
 801154c:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<NUMOFMODE;i++)
 801154e:	2300      	movs	r3, #0
 8011550:	71fb      	strb	r3, [r7, #7]
 8011552:	e006      	b.n	8011562 <ClearAllModeMessage+0x1e>
		ClearMessage((MSG_MODULE)i);
 8011554:	79fb      	ldrb	r3, [r7, #7]
 8011556:	4618      	mov	r0, r3
 8011558:	f7ff ffe2 	bl	8011520 <ClearMessage>
	for(i=0;i<NUMOFMODE;i++)
 801155c:	79fb      	ldrb	r3, [r7, #7]
 801155e:	3301      	adds	r3, #1
 8011560:	71fb      	strb	r3, [r7, #7]
 8011562:	79fb      	ldrb	r3, [r7, #7]
 8011564:	2b03      	cmp	r3, #3
 8011566:	d9f5      	bls.n	8011554 <ClearAllModeMessage+0x10>
}
 8011568:	bf00      	nop
 801156a:	3708      	adds	r7, #8
 801156c:	46bd      	mov	sp, r7
 801156e:	bd80      	pop	{r7, pc}

08011570 <Queue_Init>:
*/
#include "sch_config.h"


void Queue_Init(QUEUE_T *p_queue)
{
 8011570:	b580      	push	{r7, lr}
 8011572:	b082      	sub	sp, #8
 8011574:	af00      	add	r7, sp, #0
 8011576:	6078      	str	r0, [r7, #4]
	p_queue->Cnt = 0;
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	2200      	movs	r2, #0
 801157c:	801a      	strh	r2, [r3, #0]
	p_queue->Head = 0;
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	2200      	movs	r2, #0
 8011582:	805a      	strh	r2, [r3, #2]
	p_queue->Tail = 0;
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	2200      	movs	r2, #0
 8011588:	809a      	strh	r2, [r3, #4]
	sch_memset(p_queue->Pbuf, 0x00, p_queue->Qsize*p_queue->Isize);
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	68d8      	ldr	r0, [r3, #12]
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	88db      	ldrh	r3, [r3, #6]
 8011592:	687a      	ldr	r2, [r7, #4]
 8011594:	8912      	ldrh	r2, [r2, #8]
 8011596:	fb02 f303 	mul.w	r3, r2, r3
 801159a:	b29b      	uxth	r3, r3
 801159c:	461a      	mov	r2, r3
 801159e:	2100      	movs	r1, #0
 80115a0:	f7ff ff2d 	bl	80113fe <sch_memset>
}
 80115a4:	bf00      	nop
 80115a6:	3708      	adds	r7, #8
 80115a8:	46bd      	mov	sp, r7
 80115aa:	bd80      	pop	{r7, pc}

080115ac <Queue_Cnt>:
QUE_U16 Queue_Cnt(QUEUE_T *p_queue)
{
 80115ac:	b480      	push	{r7}
 80115ae:	b083      	sub	sp, #12
 80115b0:	af00      	add	r7, sp, #0
 80115b2:	6078      	str	r0, [r7, #4]
	return p_queue->Cnt;
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	881b      	ldrh	r3, [r3, #0]
}
 80115b8:	4618      	mov	r0, r3
 80115ba:	370c      	adds	r7, #12
 80115bc:	46bd      	mov	sp, r7
 80115be:	bc80      	pop	{r7}
 80115c0:	4770      	bx	lr

080115c2 <Queue_In>:
QUE_BOOL Queue_IsEmpty(QUEUE_T *p_queue)
{
	return (p_queue->Cnt == 0) ? TRUE : FALSE;
}
QUE_BOOL Queue_In(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 80115c2:	b580      	push	{r7, lr}
 80115c4:	b086      	sub	sp, #24
 80115c6:	af00      	add	r7, sp, #0
 80115c8:	60f8      	str	r0, [r7, #12]
 80115ca:	60b9      	str	r1, [r7, #8]
 80115cc:	4613      	mov	r3, r2
 80115ce:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 80115d0:	2300      	movs	r3, #0
 80115d2:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt > p_queue->Qsize - Len)///
 80115d4:	68fb      	ldr	r3, [r7, #12]
 80115d6:	881b      	ldrh	r3, [r3, #0]
 80115d8:	461a      	mov	r2, r3
 80115da:	68fb      	ldr	r3, [r7, #12]
 80115dc:	88db      	ldrh	r3, [r3, #6]
 80115de:	4619      	mov	r1, r3
 80115e0:	88fb      	ldrh	r3, [r7, #6]
 80115e2:	1acb      	subs	r3, r1, r3
 80115e4:	429a      	cmp	r2, r3
 80115e6:	dd24      	ble.n	8011632 <Queue_In+0x70>
		return FALSE;
 80115e8:	2300      	movs	r3, #0
 80115ea:	e03d      	b.n	8011668 <Queue_In+0xa6>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_queue->Pbuf+(p_queue->Head+Length)%p_queue->Qsize*p_queue->Isize, (QUE_U8 *)p_data+Length*p_queue->Isize, p_queue->Isize);
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	68d9      	ldr	r1, [r3, #12]
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	885b      	ldrh	r3, [r3, #2]
 80115f4:	461a      	mov	r2, r3
 80115f6:	8afb      	ldrh	r3, [r7, #22]
 80115f8:	4413      	add	r3, r2
 80115fa:	68fa      	ldr	r2, [r7, #12]
 80115fc:	88d2      	ldrh	r2, [r2, #6]
 80115fe:	fb93 f0f2 	sdiv	r0, r3, r2
 8011602:	fb02 f200 	mul.w	r2, r2, r0
 8011606:	1a9b      	subs	r3, r3, r2
 8011608:	68fa      	ldr	r2, [r7, #12]
 801160a:	8912      	ldrh	r2, [r2, #8]
 801160c:	fb02 f303 	mul.w	r3, r2, r3
 8011610:	18c8      	adds	r0, r1, r3
 8011612:	8afb      	ldrh	r3, [r7, #22]
 8011614:	68fa      	ldr	r2, [r7, #12]
 8011616:	8912      	ldrh	r2, [r2, #8]
 8011618:	fb02 f303 	mul.w	r3, r2, r3
 801161c:	461a      	mov	r2, r3
 801161e:	68bb      	ldr	r3, [r7, #8]
 8011620:	1899      	adds	r1, r3, r2
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	891b      	ldrh	r3, [r3, #8]
 8011626:	461a      	mov	r2, r3
 8011628:	f7ff ff03 	bl	8011432 <sch_memcpy>
		Length++;
 801162c:	8afb      	ldrh	r3, [r7, #22]
 801162e:	3301      	adds	r3, #1
 8011630:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 8011632:	8afa      	ldrh	r2, [r7, #22]
 8011634:	88fb      	ldrh	r3, [r7, #6]
 8011636:	429a      	cmp	r2, r3
 8011638:	d3d8      	bcc.n	80115ec <Queue_In+0x2a>
	}
	p_queue->Head = (p_queue->Head+Len)%p_queue->Qsize;
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	885b      	ldrh	r3, [r3, #2]
 801163e:	461a      	mov	r2, r3
 8011640:	88fb      	ldrh	r3, [r7, #6]
 8011642:	4413      	add	r3, r2
 8011644:	68fa      	ldr	r2, [r7, #12]
 8011646:	88d2      	ldrh	r2, [r2, #6]
 8011648:	fb93 f1f2 	sdiv	r1, r3, r2
 801164c:	fb02 f201 	mul.w	r2, r2, r1
 8011650:	1a9b      	subs	r3, r3, r2
 8011652:	b29a      	uxth	r2, r3
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	805a      	strh	r2, [r3, #2]
	p_queue->Cnt += Len;
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	881a      	ldrh	r2, [r3, #0]
 801165c:	88fb      	ldrh	r3, [r7, #6]
 801165e:	4413      	add	r3, r2
 8011660:	b29a      	uxth	r2, r3
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 8011666:	2301      	movs	r3, #1
}
 8011668:	4618      	mov	r0, r3
 801166a:	3718      	adds	r7, #24
 801166c:	46bd      	mov	sp, r7
 801166e:	bd80      	pop	{r7, pc}

08011670 <Queue_Out>:

QUE_BOOL Queue_Out(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 8011670:	b590      	push	{r4, r7, lr}
 8011672:	b087      	sub	sp, #28
 8011674:	af00      	add	r7, sp, #0
 8011676:	60f8      	str	r0, [r7, #12]
 8011678:	60b9      	str	r1, [r7, #8]
 801167a:	4613      	mov	r3, r2
 801167c:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 801167e:	2300      	movs	r3, #0
 8011680:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt < Len)///
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	881b      	ldrh	r3, [r3, #0]
 8011686:	88fa      	ldrh	r2, [r7, #6]
 8011688:	429a      	cmp	r2, r3
 801168a:	d925      	bls.n	80116d8 <Queue_Out+0x68>
		return FALSE;
 801168c:	2300      	movs	r3, #0
 801168e:	e03e      	b.n	801170e <Queue_Out+0x9e>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_data+Length*p_queue->Isize, (QUE_U8 *)p_queue->Pbuf+(p_queue->Tail+Length)%p_queue->Qsize*p_queue->Isize, p_queue->Isize);
 8011690:	8afb      	ldrh	r3, [r7, #22]
 8011692:	68fa      	ldr	r2, [r7, #12]
 8011694:	8912      	ldrh	r2, [r2, #8]
 8011696:	fb02 f303 	mul.w	r3, r2, r3
 801169a:	461a      	mov	r2, r3
 801169c:	68bb      	ldr	r3, [r7, #8]
 801169e:	189c      	adds	r4, r3, r2
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	68d9      	ldr	r1, [r3, #12]
 80116a4:	68fb      	ldr	r3, [r7, #12]
 80116a6:	889b      	ldrh	r3, [r3, #4]
 80116a8:	461a      	mov	r2, r3
 80116aa:	8afb      	ldrh	r3, [r7, #22]
 80116ac:	4413      	add	r3, r2
 80116ae:	68fa      	ldr	r2, [r7, #12]
 80116b0:	88d2      	ldrh	r2, [r2, #6]
 80116b2:	fb93 f0f2 	sdiv	r0, r3, r2
 80116b6:	fb02 f200 	mul.w	r2, r2, r0
 80116ba:	1a9b      	subs	r3, r3, r2
 80116bc:	68fa      	ldr	r2, [r7, #12]
 80116be:	8912      	ldrh	r2, [r2, #8]
 80116c0:	fb02 f303 	mul.w	r3, r2, r3
 80116c4:	4419      	add	r1, r3
 80116c6:	68fb      	ldr	r3, [r7, #12]
 80116c8:	891b      	ldrh	r3, [r3, #8]
 80116ca:	461a      	mov	r2, r3
 80116cc:	4620      	mov	r0, r4
 80116ce:	f7ff feb0 	bl	8011432 <sch_memcpy>
		Length++;
 80116d2:	8afb      	ldrh	r3, [r7, #22]
 80116d4:	3301      	adds	r3, #1
 80116d6:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 80116d8:	8afa      	ldrh	r2, [r7, #22]
 80116da:	88fb      	ldrh	r3, [r7, #6]
 80116dc:	429a      	cmp	r2, r3
 80116de:	d3d7      	bcc.n	8011690 <Queue_Out+0x20>
	}
	p_queue->Tail = (p_queue->Tail+Len)%p_queue->Qsize;
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	889b      	ldrh	r3, [r3, #4]
 80116e4:	461a      	mov	r2, r3
 80116e6:	88fb      	ldrh	r3, [r7, #6]
 80116e8:	4413      	add	r3, r2
 80116ea:	68fa      	ldr	r2, [r7, #12]
 80116ec:	88d2      	ldrh	r2, [r2, #6]
 80116ee:	fb93 f1f2 	sdiv	r1, r3, r2
 80116f2:	fb02 f201 	mul.w	r2, r2, r1
 80116f6:	1a9b      	subs	r3, r3, r2
 80116f8:	b29a      	uxth	r2, r3
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	809a      	strh	r2, [r3, #4]
	p_queue->Cnt -= Len;
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	881a      	ldrh	r2, [r3, #0]
 8011702:	88fb      	ldrh	r3, [r7, #6]
 8011704:	1ad3      	subs	r3, r2, r3
 8011706:	b29a      	uxth	r2, r3
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 801170c:	2301      	movs	r3, #1
}
 801170e:	4618      	mov	r0, r3
 8011710:	371c      	adds	r7, #28
 8011712:	46bd      	mov	sp, r7
 8011714:	bd90      	pop	{r4, r7, pc}
	...

08011718 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011718:	b580      	push	{r7, lr}
 801171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801171c:	2200      	movs	r2, #0
 801171e:	4912      	ldr	r1, [pc, #72]	; (8011768 <MX_USB_DEVICE_Init+0x50>)
 8011720:	4812      	ldr	r0, [pc, #72]	; (801176c <MX_USB_DEVICE_Init+0x54>)
 8011722:	f7f6 fecf 	bl	80084c4 <USBD_Init>
 8011726:	4603      	mov	r3, r0
 8011728:	2b00      	cmp	r3, #0
 801172a:	d001      	beq.n	8011730 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801172c:	f7ef ffc6 	bl	80016bc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8011730:	490f      	ldr	r1, [pc, #60]	; (8011770 <MX_USB_DEVICE_Init+0x58>)
 8011732:	480e      	ldr	r0, [pc, #56]	; (801176c <MX_USB_DEVICE_Init+0x54>)
 8011734:	f7f6 fef1 	bl	800851a <USBD_RegisterClass>
 8011738:	4603      	mov	r3, r0
 801173a:	2b00      	cmp	r3, #0
 801173c:	d001      	beq.n	8011742 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801173e:	f7ef ffbd 	bl	80016bc <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8011742:	490c      	ldr	r1, [pc, #48]	; (8011774 <MX_USB_DEVICE_Init+0x5c>)
 8011744:	4809      	ldr	r0, [pc, #36]	; (801176c <MX_USB_DEVICE_Init+0x54>)
 8011746:	f7f6 fea7 	bl	8008498 <USBD_CUSTOM_HID_RegisterInterface>
 801174a:	4603      	mov	r3, r0
 801174c:	2b00      	cmp	r3, #0
 801174e:	d001      	beq.n	8011754 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011750:	f7ef ffb4 	bl	80016bc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011754:	4805      	ldr	r0, [pc, #20]	; (801176c <MX_USB_DEVICE_Init+0x54>)
 8011756:	f7f6 fef9 	bl	800854c <USBD_Start>
 801175a:	4603      	mov	r3, r0
 801175c:	2b00      	cmp	r3, #0
 801175e:	d001      	beq.n	8011764 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011760:	f7ef ffac 	bl	80016bc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011764:	bf00      	nop
 8011766:	bd80      	pop	{r7, pc}
 8011768:	20000208 	.word	0x20000208
 801176c:	200046d0 	.word	0x200046d0
 8011770:	2000000c 	.word	0x2000000c
 8011774:	200001f8 	.word	0x200001f8

08011778 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8011778:	b480      	push	{r7}
 801177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801177c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801177e:	4618      	mov	r0, r3
 8011780:	46bd      	mov	sp, r7
 8011782:	bc80      	pop	{r7}
 8011784:	4770      	bx	lr

08011786 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8011786:	b480      	push	{r7}
 8011788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 801178a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801178c:	4618      	mov	r0, r3
 801178e:	46bd      	mov	sp, r7
 8011790:	bc80      	pop	{r7}
 8011792:	4770      	bx	lr

08011794 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b084      	sub	sp, #16
 8011798:	af00      	add	r7, sp, #0
 801179a:	4603      	mov	r3, r0
 801179c:	460a      	mov	r2, r1
 801179e:	71fb      	strb	r3, [r7, #7]
 80117a0:	4613      	mov	r3, r2
 80117a2:	71bb      	strb	r3, [r7, #6]
    USB_Received_Count = USBD_GetRxCount( &hUsbDeviceFS,CUSTOM_HID_EPIN_ADDR  );
    printf("USB_Received_Count_in = %d \r\n",USB_Received_Count);
    */
    
  USBD_CUSTOM_HID_HandleTypeDef   *hhid;
  hhid = (USBD_CUSTOM_HID_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80117a4:	4b0f      	ldr	r3, [pc, #60]	; (80117e4 <CUSTOM_HID_OutEvent_FS+0x50>)
 80117a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117aa:	60bb      	str	r3, [r7, #8]
    for(i=0;i<64;i++) 
 80117ac:	2300      	movs	r3, #0
 80117ae:	73fb      	strb	r3, [r7, #15]
 80117b0:	e010      	b.n	80117d4 <CUSTOM_HID_OutEvent_FS+0x40>
    {
        USB_Rx_Buf[i]=hhid->Report_buf[i];
 80117b2:	7bfa      	ldrb	r2, [r7, #15]
 80117b4:	7bfb      	ldrb	r3, [r7, #15]
 80117b6:	68b9      	ldr	r1, [r7, #8]
 80117b8:	5c89      	ldrb	r1, [r1, r2]
 80117ba:	4a0b      	ldr	r2, [pc, #44]	; (80117e8 <CUSTOM_HID_OutEvent_FS+0x54>)
 80117bc:	54d1      	strb	r1, [r2, r3]
        printf("USB_Rx_Buf[%d] = 0x%x \r\n",i,USB_Rx_Buf[i]);
 80117be:	7bf9      	ldrb	r1, [r7, #15]
 80117c0:	7bfb      	ldrb	r3, [r7, #15]
 80117c2:	4a09      	ldr	r2, [pc, #36]	; (80117e8 <CUSTOM_HID_OutEvent_FS+0x54>)
 80117c4:	5cd3      	ldrb	r3, [r2, r3]
 80117c6:	461a      	mov	r2, r3
 80117c8:	4808      	ldr	r0, [pc, #32]	; (80117ec <CUSTOM_HID_OutEvent_FS+0x58>)
 80117ca:	f000 fbd9 	bl	8011f80 <iprintf>
    for(i=0;i<64;i++) 
 80117ce:	7bfb      	ldrb	r3, [r7, #15]
 80117d0:	3301      	adds	r3, #1
 80117d2:	73fb      	strb	r3, [r7, #15]
 80117d4:	7bfb      	ldrb	r3, [r7, #15]
 80117d6:	2b3f      	cmp	r3, #63	; 0x3f
 80117d8:	d9eb      	bls.n	80117b2 <CUSTOM_HID_OutEvent_FS+0x1e>
    } 
  return (USBD_OK);
 80117da:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80117dc:	4618      	mov	r0, r3
 80117de:	3710      	adds	r7, #16
 80117e0:	46bd      	mov	sp, r7
 80117e2:	bd80      	pop	{r7, pc}
 80117e4:	200046d0 	.word	0x200046d0
 80117e8:	20002a50 	.word	0x20002a50
 80117ec:	08015044 	.word	0x08015044

080117f0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117f0:	b480      	push	{r7}
 80117f2:	b083      	sub	sp, #12
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	4603      	mov	r3, r0
 80117f8:	6039      	str	r1, [r7, #0]
 80117fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80117fc:	683b      	ldr	r3, [r7, #0]
 80117fe:	2212      	movs	r2, #18
 8011800:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011802:	4b03      	ldr	r3, [pc, #12]	; (8011810 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011804:	4618      	mov	r0, r3
 8011806:	370c      	adds	r7, #12
 8011808:	46bd      	mov	sp, r7
 801180a:	bc80      	pop	{r7}
 801180c:	4770      	bx	lr
 801180e:	bf00      	nop
 8011810:	20000224 	.word	0x20000224

08011814 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011814:	b480      	push	{r7}
 8011816:	b083      	sub	sp, #12
 8011818:	af00      	add	r7, sp, #0
 801181a:	4603      	mov	r3, r0
 801181c:	6039      	str	r1, [r7, #0]
 801181e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011820:	683b      	ldr	r3, [r7, #0]
 8011822:	2204      	movs	r2, #4
 8011824:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011826:	4b03      	ldr	r3, [pc, #12]	; (8011834 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011828:	4618      	mov	r0, r3
 801182a:	370c      	adds	r7, #12
 801182c:	46bd      	mov	sp, r7
 801182e:	bc80      	pop	{r7}
 8011830:	4770      	bx	lr
 8011832:	bf00      	nop
 8011834:	20000238 	.word	0x20000238

08011838 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b082      	sub	sp, #8
 801183c:	af00      	add	r7, sp, #0
 801183e:	4603      	mov	r3, r0
 8011840:	6039      	str	r1, [r7, #0]
 8011842:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011844:	79fb      	ldrb	r3, [r7, #7]
 8011846:	2b00      	cmp	r3, #0
 8011848:	d105      	bne.n	8011856 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801184a:	683a      	ldr	r2, [r7, #0]
 801184c:	4907      	ldr	r1, [pc, #28]	; (801186c <USBD_FS_ProductStrDescriptor+0x34>)
 801184e:	4808      	ldr	r0, [pc, #32]	; (8011870 <USBD_FS_ProductStrDescriptor+0x38>)
 8011850:	f7f7 fde7 	bl	8009422 <USBD_GetString>
 8011854:	e004      	b.n	8011860 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011856:	683a      	ldr	r2, [r7, #0]
 8011858:	4904      	ldr	r1, [pc, #16]	; (801186c <USBD_FS_ProductStrDescriptor+0x34>)
 801185a:	4805      	ldr	r0, [pc, #20]	; (8011870 <USBD_FS_ProductStrDescriptor+0x38>)
 801185c:	f7f7 fde1 	bl	8009422 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011860:	4b02      	ldr	r3, [pc, #8]	; (801186c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011862:	4618      	mov	r0, r3
 8011864:	3708      	adds	r7, #8
 8011866:	46bd      	mov	sp, r7
 8011868:	bd80      	pop	{r7, pc}
 801186a:	bf00      	nop
 801186c:	20004994 	.word	0x20004994
 8011870:	08015060 	.word	0x08015060

08011874 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011874:	b580      	push	{r7, lr}
 8011876:	b082      	sub	sp, #8
 8011878:	af00      	add	r7, sp, #0
 801187a:	4603      	mov	r3, r0
 801187c:	6039      	str	r1, [r7, #0]
 801187e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011880:	683a      	ldr	r2, [r7, #0]
 8011882:	4904      	ldr	r1, [pc, #16]	; (8011894 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011884:	4804      	ldr	r0, [pc, #16]	; (8011898 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8011886:	f7f7 fdcc 	bl	8009422 <USBD_GetString>
  return USBD_StrDesc;
 801188a:	4b02      	ldr	r3, [pc, #8]	; (8011894 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801188c:	4618      	mov	r0, r3
 801188e:	3708      	adds	r7, #8
 8011890:	46bd      	mov	sp, r7
 8011892:	bd80      	pop	{r7, pc}
 8011894:	20004994 	.word	0x20004994
 8011898:	08015080 	.word	0x08015080

0801189c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801189c:	b580      	push	{r7, lr}
 801189e:	b082      	sub	sp, #8
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	4603      	mov	r3, r0
 80118a4:	6039      	str	r1, [r7, #0]
 80118a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80118a8:	683b      	ldr	r3, [r7, #0]
 80118aa:	221a      	movs	r2, #26
 80118ac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80118ae:	f000 f843 	bl	8011938 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80118b2:	4b02      	ldr	r3, [pc, #8]	; (80118bc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80118b4:	4618      	mov	r0, r3
 80118b6:	3708      	adds	r7, #8
 80118b8:	46bd      	mov	sp, r7
 80118ba:	bd80      	pop	{r7, pc}
 80118bc:	2000023c 	.word	0x2000023c

080118c0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118c0:	b580      	push	{r7, lr}
 80118c2:	b082      	sub	sp, #8
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	4603      	mov	r3, r0
 80118c8:	6039      	str	r1, [r7, #0]
 80118ca:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80118cc:	79fb      	ldrb	r3, [r7, #7]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d105      	bne.n	80118de <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80118d2:	683a      	ldr	r2, [r7, #0]
 80118d4:	4907      	ldr	r1, [pc, #28]	; (80118f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80118d6:	4808      	ldr	r0, [pc, #32]	; (80118f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80118d8:	f7f7 fda3 	bl	8009422 <USBD_GetString>
 80118dc:	e004      	b.n	80118e8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80118de:	683a      	ldr	r2, [r7, #0]
 80118e0:	4904      	ldr	r1, [pc, #16]	; (80118f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80118e2:	4805      	ldr	r0, [pc, #20]	; (80118f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80118e4:	f7f7 fd9d 	bl	8009422 <USBD_GetString>
  }
  return USBD_StrDesc;
 80118e8:	4b02      	ldr	r3, [pc, #8]	; (80118f4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80118ea:	4618      	mov	r0, r3
 80118ec:	3708      	adds	r7, #8
 80118ee:	46bd      	mov	sp, r7
 80118f0:	bd80      	pop	{r7, pc}
 80118f2:	bf00      	nop
 80118f4:	20004994 	.word	0x20004994
 80118f8:	08015094 	.word	0x08015094

080118fc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118fc:	b580      	push	{r7, lr}
 80118fe:	b082      	sub	sp, #8
 8011900:	af00      	add	r7, sp, #0
 8011902:	4603      	mov	r3, r0
 8011904:	6039      	str	r1, [r7, #0]
 8011906:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011908:	79fb      	ldrb	r3, [r7, #7]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d105      	bne.n	801191a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801190e:	683a      	ldr	r2, [r7, #0]
 8011910:	4907      	ldr	r1, [pc, #28]	; (8011930 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011912:	4808      	ldr	r0, [pc, #32]	; (8011934 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011914:	f7f7 fd85 	bl	8009422 <USBD_GetString>
 8011918:	e004      	b.n	8011924 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801191a:	683a      	ldr	r2, [r7, #0]
 801191c:	4904      	ldr	r1, [pc, #16]	; (8011930 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801191e:	4805      	ldr	r0, [pc, #20]	; (8011934 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011920:	f7f7 fd7f 	bl	8009422 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011924:	4b02      	ldr	r3, [pc, #8]	; (8011930 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8011926:	4618      	mov	r0, r3
 8011928:	3708      	adds	r7, #8
 801192a:	46bd      	mov	sp, r7
 801192c:	bd80      	pop	{r7, pc}
 801192e:	bf00      	nop
 8011930:	20004994 	.word	0x20004994
 8011934:	080150a8 	.word	0x080150a8

08011938 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011938:	b580      	push	{r7, lr}
 801193a:	b084      	sub	sp, #16
 801193c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801193e:	4b0f      	ldr	r3, [pc, #60]	; (801197c <Get_SerialNum+0x44>)
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011944:	4b0e      	ldr	r3, [pc, #56]	; (8011980 <Get_SerialNum+0x48>)
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801194a:	4b0e      	ldr	r3, [pc, #56]	; (8011984 <Get_SerialNum+0x4c>)
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011950:	68fa      	ldr	r2, [r7, #12]
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	4413      	add	r3, r2
 8011956:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	2b00      	cmp	r3, #0
 801195c:	d009      	beq.n	8011972 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801195e:	2208      	movs	r2, #8
 8011960:	4909      	ldr	r1, [pc, #36]	; (8011988 <Get_SerialNum+0x50>)
 8011962:	68f8      	ldr	r0, [r7, #12]
 8011964:	f000 f814 	bl	8011990 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011968:	2204      	movs	r2, #4
 801196a:	4908      	ldr	r1, [pc, #32]	; (801198c <Get_SerialNum+0x54>)
 801196c:	68b8      	ldr	r0, [r7, #8]
 801196e:	f000 f80f 	bl	8011990 <IntToUnicode>
  }
}
 8011972:	bf00      	nop
 8011974:	3710      	adds	r7, #16
 8011976:	46bd      	mov	sp, r7
 8011978:	bd80      	pop	{r7, pc}
 801197a:	bf00      	nop
 801197c:	1ffff7e8 	.word	0x1ffff7e8
 8011980:	1ffff7ec 	.word	0x1ffff7ec
 8011984:	1ffff7f0 	.word	0x1ffff7f0
 8011988:	2000023e 	.word	0x2000023e
 801198c:	2000024e 	.word	0x2000024e

08011990 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011990:	b480      	push	{r7}
 8011992:	b087      	sub	sp, #28
 8011994:	af00      	add	r7, sp, #0
 8011996:	60f8      	str	r0, [r7, #12]
 8011998:	60b9      	str	r1, [r7, #8]
 801199a:	4613      	mov	r3, r2
 801199c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801199e:	2300      	movs	r3, #0
 80119a0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80119a2:	2300      	movs	r3, #0
 80119a4:	75fb      	strb	r3, [r7, #23]
 80119a6:	e027      	b.n	80119f8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	0f1b      	lsrs	r3, r3, #28
 80119ac:	2b09      	cmp	r3, #9
 80119ae:	d80b      	bhi.n	80119c8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	0f1b      	lsrs	r3, r3, #28
 80119b4:	b2da      	uxtb	r2, r3
 80119b6:	7dfb      	ldrb	r3, [r7, #23]
 80119b8:	005b      	lsls	r3, r3, #1
 80119ba:	4619      	mov	r1, r3
 80119bc:	68bb      	ldr	r3, [r7, #8]
 80119be:	440b      	add	r3, r1
 80119c0:	3230      	adds	r2, #48	; 0x30
 80119c2:	b2d2      	uxtb	r2, r2
 80119c4:	701a      	strb	r2, [r3, #0]
 80119c6:	e00a      	b.n	80119de <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	0f1b      	lsrs	r3, r3, #28
 80119cc:	b2da      	uxtb	r2, r3
 80119ce:	7dfb      	ldrb	r3, [r7, #23]
 80119d0:	005b      	lsls	r3, r3, #1
 80119d2:	4619      	mov	r1, r3
 80119d4:	68bb      	ldr	r3, [r7, #8]
 80119d6:	440b      	add	r3, r1
 80119d8:	3237      	adds	r2, #55	; 0x37
 80119da:	b2d2      	uxtb	r2, r2
 80119dc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	011b      	lsls	r3, r3, #4
 80119e2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80119e4:	7dfb      	ldrb	r3, [r7, #23]
 80119e6:	005b      	lsls	r3, r3, #1
 80119e8:	3301      	adds	r3, #1
 80119ea:	68ba      	ldr	r2, [r7, #8]
 80119ec:	4413      	add	r3, r2
 80119ee:	2200      	movs	r2, #0
 80119f0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80119f2:	7dfb      	ldrb	r3, [r7, #23]
 80119f4:	3301      	adds	r3, #1
 80119f6:	75fb      	strb	r3, [r7, #23]
 80119f8:	7dfa      	ldrb	r2, [r7, #23]
 80119fa:	79fb      	ldrb	r3, [r7, #7]
 80119fc:	429a      	cmp	r2, r3
 80119fe:	d3d3      	bcc.n	80119a8 <IntToUnicode+0x18>
  }
}
 8011a00:	bf00      	nop
 8011a02:	371c      	adds	r7, #28
 8011a04:	46bd      	mov	sp, r7
 8011a06:	bc80      	pop	{r7}
 8011a08:	4770      	bx	lr
	...

08011a0c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011a0c:	b580      	push	{r7, lr}
 8011a0e:	b084      	sub	sp, #16
 8011a10:	af00      	add	r7, sp, #0
 8011a12:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	4a11      	ldr	r2, [pc, #68]	; (8011a60 <HAL_PCD_MspInit+0x54>)
 8011a1a:	4293      	cmp	r3, r2
 8011a1c:	d11b      	bne.n	8011a56 <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011a1e:	4b11      	ldr	r3, [pc, #68]	; (8011a64 <HAL_PCD_MspInit+0x58>)
 8011a20:	69db      	ldr	r3, [r3, #28]
 8011a22:	4a10      	ldr	r2, [pc, #64]	; (8011a64 <HAL_PCD_MspInit+0x58>)
 8011a24:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8011a28:	61d3      	str	r3, [r2, #28]
 8011a2a:	4b0e      	ldr	r3, [pc, #56]	; (8011a64 <HAL_PCD_MspInit+0x58>)
 8011a2c:	69db      	ldr	r3, [r3, #28]
 8011a2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011a32:	60fb      	str	r3, [r7, #12]
 8011a34:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 8011a36:	2200      	movs	r2, #0
 8011a38:	2105      	movs	r1, #5
 8011a3a:	2013      	movs	r0, #19
 8011a3c:	f7f1 fa2f 	bl	8002e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8011a40:	2013      	movs	r0, #19
 8011a42:	f7f1 fa48 	bl	8002ed6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8011a46:	2200      	movs	r2, #0
 8011a48:	2105      	movs	r1, #5
 8011a4a:	2014      	movs	r0, #20
 8011a4c:	f7f1 fa27 	bl	8002e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8011a50:	2014      	movs	r0, #20
 8011a52:	f7f1 fa40 	bl	8002ed6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8011a56:	bf00      	nop
 8011a58:	3710      	adds	r7, #16
 8011a5a:	46bd      	mov	sp, r7
 8011a5c:	bd80      	pop	{r7, pc}
 8011a5e:	bf00      	nop
 8011a60:	40005c00 	.word	0x40005c00
 8011a64:	40021000 	.word	0x40021000

08011a68 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8011a7c:	4619      	mov	r1, r3
 8011a7e:	4610      	mov	r0, r2
 8011a80:	f7f6 fdac 	bl	80085dc <USBD_LL_SetupStage>
}
 8011a84:	bf00      	nop
 8011a86:	3708      	adds	r7, #8
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	bd80      	pop	{r7, pc}

08011a8c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b082      	sub	sp, #8
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	6078      	str	r0, [r7, #4]
 8011a94:	460b      	mov	r3, r1
 8011a96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8011a9e:	78fb      	ldrb	r3, [r7, #3]
 8011aa0:	687a      	ldr	r2, [r7, #4]
 8011aa2:	015b      	lsls	r3, r3, #5
 8011aa4:	4413      	add	r3, r2
 8011aa6:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8011aaa:	681a      	ldr	r2, [r3, #0]
 8011aac:	78fb      	ldrb	r3, [r7, #3]
 8011aae:	4619      	mov	r1, r3
 8011ab0:	f7f6 fddf 	bl	8008672 <USBD_LL_DataOutStage>
}
 8011ab4:	bf00      	nop
 8011ab6:	3708      	adds	r7, #8
 8011ab8:	46bd      	mov	sp, r7
 8011aba:	bd80      	pop	{r7, pc}

08011abc <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011abc:	b580      	push	{r7, lr}
 8011abe:	b082      	sub	sp, #8
 8011ac0:	af00      	add	r7, sp, #0
 8011ac2:	6078      	str	r0, [r7, #4]
 8011ac4:	460b      	mov	r3, r1
 8011ac6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8011ace:	78fb      	ldrb	r3, [r7, #3]
 8011ad0:	687a      	ldr	r2, [r7, #4]
 8011ad2:	015b      	lsls	r3, r3, #5
 8011ad4:	4413      	add	r3, r2
 8011ad6:	333c      	adds	r3, #60	; 0x3c
 8011ad8:	681a      	ldr	r2, [r3, #0]
 8011ada:	78fb      	ldrb	r3, [r7, #3]
 8011adc:	4619      	mov	r1, r3
 8011ade:	f7f6 fe39 	bl	8008754 <USBD_LL_DataInStage>
}
 8011ae2:	bf00      	nop
 8011ae4:	3708      	adds	r7, #8
 8011ae6:	46bd      	mov	sp, r7
 8011ae8:	bd80      	pop	{r7, pc}

08011aea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011aea:	b580      	push	{r7, lr}
 8011aec:	b082      	sub	sp, #8
 8011aee:	af00      	add	r7, sp, #0
 8011af0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8011af8:	4618      	mov	r0, r3
 8011afa:	f7f6 ff49 	bl	8008990 <USBD_LL_SOF>
}
 8011afe:	bf00      	nop
 8011b00:	3708      	adds	r7, #8
 8011b02:	46bd      	mov	sp, r7
 8011b04:	bd80      	pop	{r7, pc}

08011b06 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8011b06:	b580      	push	{r7, lr}
 8011b08:	b084      	sub	sp, #16
 8011b0a:	af00      	add	r7, sp, #0
 8011b0c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011b0e:	2301      	movs	r3, #1
 8011b10:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	689b      	ldr	r3, [r3, #8]
 8011b16:	2b02      	cmp	r3, #2
 8011b18:	d001      	beq.n	8011b1e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8011b1a:	f7ef fdcf 	bl	80016bc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8011b24:	7bfa      	ldrb	r2, [r7, #15]
 8011b26:	4611      	mov	r1, r2
 8011b28:	4618      	mov	r0, r3
 8011b2a:	f7f6 fef9 	bl	8008920 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8011b34:	4618      	mov	r0, r3
 8011b36:	f7f6 feb2 	bl	800889e <USBD_LL_Reset>
}
 8011b3a:	bf00      	nop
 8011b3c:	3710      	adds	r7, #16
 8011b3e:	46bd      	mov	sp, r7
 8011b40:	bd80      	pop	{r7, pc}
	...

08011b44 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b082      	sub	sp, #8
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8011b52:	4618      	mov	r0, r3
 8011b54:	f7f6 fef3 	bl	800893e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	699b      	ldr	r3, [r3, #24]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d005      	beq.n	8011b6c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011b60:	4b04      	ldr	r3, [pc, #16]	; (8011b74 <HAL_PCD_SuspendCallback+0x30>)
 8011b62:	691b      	ldr	r3, [r3, #16]
 8011b64:	4a03      	ldr	r2, [pc, #12]	; (8011b74 <HAL_PCD_SuspendCallback+0x30>)
 8011b66:	f043 0306 	orr.w	r3, r3, #6
 8011b6a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011b6c:	bf00      	nop
 8011b6e:	3708      	adds	r7, #8
 8011b70:	46bd      	mov	sp, r7
 8011b72:	bd80      	pop	{r7, pc}
 8011b74:	e000ed00 	.word	0xe000ed00

08011b78 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	b082      	sub	sp, #8
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8011b86:	4618      	mov	r0, r3
 8011b88:	f7f6 feed 	bl	8008966 <USBD_LL_Resume>
}
 8011b8c:	bf00      	nop
 8011b8e:	3708      	adds	r7, #8
 8011b90:	46bd      	mov	sp, r7
 8011b92:	bd80      	pop	{r7, pc}

08011b94 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011b94:	b580      	push	{r7, lr}
 8011b96:	b082      	sub	sp, #8
 8011b98:	af00      	add	r7, sp, #0
 8011b9a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8011b9c:	4a23      	ldr	r2, [pc, #140]	; (8011c2c <USBD_LL_Init+0x98>)
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	4a21      	ldr	r2, [pc, #132]	; (8011c2c <USBD_LL_Init+0x98>)
 8011ba8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8011bac:	4b1f      	ldr	r3, [pc, #124]	; (8011c2c <USBD_LL_Init+0x98>)
 8011bae:	4a20      	ldr	r2, [pc, #128]	; (8011c30 <USBD_LL_Init+0x9c>)
 8011bb0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8011bb2:	4b1e      	ldr	r3, [pc, #120]	; (8011c2c <USBD_LL_Init+0x98>)
 8011bb4:	2208      	movs	r2, #8
 8011bb6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011bb8:	4b1c      	ldr	r3, [pc, #112]	; (8011c2c <USBD_LL_Init+0x98>)
 8011bba:	2202      	movs	r2, #2
 8011bbc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011bbe:	4b1b      	ldr	r3, [pc, #108]	; (8011c2c <USBD_LL_Init+0x98>)
 8011bc0:	2200      	movs	r2, #0
 8011bc2:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8011bc4:	4b19      	ldr	r3, [pc, #100]	; (8011c2c <USBD_LL_Init+0x98>)
 8011bc6:	2200      	movs	r2, #0
 8011bc8:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8011bca:	4b18      	ldr	r3, [pc, #96]	; (8011c2c <USBD_LL_Init+0x98>)
 8011bcc:	2200      	movs	r2, #0
 8011bce:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011bd0:	4816      	ldr	r0, [pc, #88]	; (8011c2c <USBD_LL_Init+0x98>)
 8011bd2:	f7f2 f8a3 	bl	8003d1c <HAL_PCD_Init>
 8011bd6:	4603      	mov	r3, r0
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d001      	beq.n	8011be0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8011bdc:	f7ef fd6e 	bl	80016bc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011be6:	2318      	movs	r3, #24
 8011be8:	2200      	movs	r2, #0
 8011bea:	2100      	movs	r1, #0
 8011bec:	f7f2 ff28 	bl	8004a40 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011bf6:	2358      	movs	r3, #88	; 0x58
 8011bf8:	2200      	movs	r2, #0
 8011bfa:	2180      	movs	r1, #128	; 0x80
 8011bfc:	f7f2 ff20 	bl	8004a40 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011c06:	2398      	movs	r3, #152	; 0x98
 8011c08:	2200      	movs	r2, #0
 8011c0a:	2181      	movs	r1, #129	; 0x81
 8011c0c:	f7f2 ff18 	bl	8004a40 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011c16:	23d8      	movs	r3, #216	; 0xd8
 8011c18:	2200      	movs	r2, #0
 8011c1a:	2101      	movs	r1, #1
 8011c1c:	f7f2 ff10 	bl	8004a40 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 8011c20:	2300      	movs	r3, #0
}
 8011c22:	4618      	mov	r0, r3
 8011c24:	3708      	adds	r7, #8
 8011c26:	46bd      	mov	sp, r7
 8011c28:	bd80      	pop	{r7, pc}
 8011c2a:	bf00      	nop
 8011c2c:	20004b94 	.word	0x20004b94
 8011c30:	40005c00 	.word	0x40005c00

08011c34 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011c34:	b580      	push	{r7, lr}
 8011c36:	b084      	sub	sp, #16
 8011c38:	af00      	add	r7, sp, #0
 8011c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c3c:	2300      	movs	r3, #0
 8011c3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c40:	2300      	movs	r3, #0
 8011c42:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011c4a:	4618      	mov	r0, r3
 8011c4c:	f7f2 f947 	bl	8003ede <HAL_PCD_Start>
 8011c50:	4603      	mov	r3, r0
 8011c52:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c54:	7bfb      	ldrb	r3, [r7, #15]
 8011c56:	4618      	mov	r0, r3
 8011c58:	f000 f934 	bl	8011ec4 <USBD_Get_USB_Status>
 8011c5c:	4603      	mov	r3, r0
 8011c5e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8011c60:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c62:	4618      	mov	r0, r3
 8011c64:	3710      	adds	r7, #16
 8011c66:	46bd      	mov	sp, r7
 8011c68:	bd80      	pop	{r7, pc}

08011c6a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011c6a:	b580      	push	{r7, lr}
 8011c6c:	b084      	sub	sp, #16
 8011c6e:	af00      	add	r7, sp, #0
 8011c70:	6078      	str	r0, [r7, #4]
 8011c72:	4608      	mov	r0, r1
 8011c74:	4611      	mov	r1, r2
 8011c76:	461a      	mov	r2, r3
 8011c78:	4603      	mov	r3, r0
 8011c7a:	70fb      	strb	r3, [r7, #3]
 8011c7c:	460b      	mov	r3, r1
 8011c7e:	70bb      	strb	r3, [r7, #2]
 8011c80:	4613      	mov	r3, r2
 8011c82:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c84:	2300      	movs	r3, #0
 8011c86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c88:	2300      	movs	r3, #0
 8011c8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011c92:	78bb      	ldrb	r3, [r7, #2]
 8011c94:	883a      	ldrh	r2, [r7, #0]
 8011c96:	78f9      	ldrb	r1, [r7, #3]
 8011c98:	f7f2 fa7a 	bl	8004190 <HAL_PCD_EP_Open>
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ca0:	7bfb      	ldrb	r3, [r7, #15]
 8011ca2:	4618      	mov	r0, r3
 8011ca4:	f000 f90e 	bl	8011ec4 <USBD_Get_USB_Status>
 8011ca8:	4603      	mov	r3, r0
 8011caa:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8011cac:	7bbb      	ldrb	r3, [r7, #14]
}
 8011cae:	4618      	mov	r0, r3
 8011cb0:	3710      	adds	r7, #16
 8011cb2:	46bd      	mov	sp, r7
 8011cb4:	bd80      	pop	{r7, pc}

08011cb6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011cb6:	b580      	push	{r7, lr}
 8011cb8:	b084      	sub	sp, #16
 8011cba:	af00      	add	r7, sp, #0
 8011cbc:	6078      	str	r0, [r7, #4]
 8011cbe:	460b      	mov	r3, r1
 8011cc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011cc2:	2300      	movs	r3, #0
 8011cc4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011cc6:	2300      	movs	r3, #0
 8011cc8:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011cd0:	78fa      	ldrb	r2, [r7, #3]
 8011cd2:	4611      	mov	r1, r2
 8011cd4:	4618      	mov	r0, r3
 8011cd6:	f7f2 fabb 	bl	8004250 <HAL_PCD_EP_Close>
 8011cda:	4603      	mov	r3, r0
 8011cdc:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8011cde:	7bfb      	ldrb	r3, [r7, #15]
 8011ce0:	4618      	mov	r0, r3
 8011ce2:	f000 f8ef 	bl	8011ec4 <USBD_Get_USB_Status>
 8011ce6:	4603      	mov	r3, r0
 8011ce8:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8011cea:	7bbb      	ldrb	r3, [r7, #14]
}
 8011cec:	4618      	mov	r0, r3
 8011cee:	3710      	adds	r7, #16
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}

08011cf4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011cf4:	b580      	push	{r7, lr}
 8011cf6:	b084      	sub	sp, #16
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	6078      	str	r0, [r7, #4]
 8011cfc:	460b      	mov	r3, r1
 8011cfe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d00:	2300      	movs	r3, #0
 8011d02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d04:	2300      	movs	r3, #0
 8011d06:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011d0e:	78fa      	ldrb	r2, [r7, #3]
 8011d10:	4611      	mov	r1, r2
 8011d12:	4618      	mov	r0, r3
 8011d14:	f7f2 fb51 	bl	80043ba <HAL_PCD_EP_SetStall>
 8011d18:	4603      	mov	r3, r0
 8011d1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d1c:	7bfb      	ldrb	r3, [r7, #15]
 8011d1e:	4618      	mov	r0, r3
 8011d20:	f000 f8d0 	bl	8011ec4 <USBD_Get_USB_Status>
 8011d24:	4603      	mov	r3, r0
 8011d26:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8011d28:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d2a:	4618      	mov	r0, r3
 8011d2c:	3710      	adds	r7, #16
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	bd80      	pop	{r7, pc}

08011d32 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011d32:	b580      	push	{r7, lr}
 8011d34:	b084      	sub	sp, #16
 8011d36:	af00      	add	r7, sp, #0
 8011d38:	6078      	str	r0, [r7, #4]
 8011d3a:	460b      	mov	r3, r1
 8011d3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d3e:	2300      	movs	r3, #0
 8011d40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d42:	2300      	movs	r3, #0
 8011d44:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011d4c:	78fa      	ldrb	r2, [r7, #3]
 8011d4e:	4611      	mov	r1, r2
 8011d50:	4618      	mov	r0, r3
 8011d52:	f7f2 fb8c 	bl	800446e <HAL_PCD_EP_ClrStall>
 8011d56:	4603      	mov	r3, r0
 8011d58:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d5a:	7bfb      	ldrb	r3, [r7, #15]
 8011d5c:	4618      	mov	r0, r3
 8011d5e:	f000 f8b1 	bl	8011ec4 <USBD_Get_USB_Status>
 8011d62:	4603      	mov	r3, r0
 8011d64:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8011d66:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d68:	4618      	mov	r0, r3
 8011d6a:	3710      	adds	r7, #16
 8011d6c:	46bd      	mov	sp, r7
 8011d6e:	bd80      	pop	{r7, pc}

08011d70 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011d70:	b480      	push	{r7}
 8011d72:	b085      	sub	sp, #20
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	6078      	str	r0, [r7, #4]
 8011d78:	460b      	mov	r3, r1
 8011d7a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011d82:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8011d84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	da08      	bge.n	8011d9e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8011d8c:	78fb      	ldrb	r3, [r7, #3]
 8011d8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d92:	68fa      	ldr	r2, [r7, #12]
 8011d94:	015b      	lsls	r3, r3, #5
 8011d96:	4413      	add	r3, r2
 8011d98:	332a      	adds	r3, #42	; 0x2a
 8011d9a:	781b      	ldrb	r3, [r3, #0]
 8011d9c:	e008      	b.n	8011db0 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8011d9e:	78fb      	ldrb	r3, [r7, #3]
 8011da0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011da4:	68fa      	ldr	r2, [r7, #12]
 8011da6:	015b      	lsls	r3, r3, #5
 8011da8:	4413      	add	r3, r2
 8011daa:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8011dae:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011db0:	4618      	mov	r0, r3
 8011db2:	3714      	adds	r7, #20
 8011db4:	46bd      	mov	sp, r7
 8011db6:	bc80      	pop	{r7}
 8011db8:	4770      	bx	lr

08011dba <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011dba:	b580      	push	{r7, lr}
 8011dbc:	b084      	sub	sp, #16
 8011dbe:	af00      	add	r7, sp, #0
 8011dc0:	6078      	str	r0, [r7, #4]
 8011dc2:	460b      	mov	r3, r1
 8011dc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011dc6:	2300      	movs	r3, #0
 8011dc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011dca:	2300      	movs	r3, #0
 8011dcc:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011dd4:	78fa      	ldrb	r2, [r7, #3]
 8011dd6:	4611      	mov	r1, r2
 8011dd8:	4618      	mov	r0, r3
 8011dda:	f7f2 f9b4 	bl	8004146 <HAL_PCD_SetAddress>
 8011dde:	4603      	mov	r3, r0
 8011de0:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8011de2:	7bfb      	ldrb	r3, [r7, #15]
 8011de4:	4618      	mov	r0, r3
 8011de6:	f000 f86d 	bl	8011ec4 <USBD_Get_USB_Status>
 8011dea:	4603      	mov	r3, r0
 8011dec:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8011dee:	7bbb      	ldrb	r3, [r7, #14]
}
 8011df0:	4618      	mov	r0, r3
 8011df2:	3710      	adds	r7, #16
 8011df4:	46bd      	mov	sp, r7
 8011df6:	bd80      	pop	{r7, pc}

08011df8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011df8:	b580      	push	{r7, lr}
 8011dfa:	b086      	sub	sp, #24
 8011dfc:	af00      	add	r7, sp, #0
 8011dfe:	60f8      	str	r0, [r7, #12]
 8011e00:	607a      	str	r2, [r7, #4]
 8011e02:	461a      	mov	r2, r3
 8011e04:	460b      	mov	r3, r1
 8011e06:	72fb      	strb	r3, [r7, #11]
 8011e08:	4613      	mov	r3, r2
 8011e0a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e10:	2300      	movs	r3, #0
 8011e12:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011e1a:	893b      	ldrh	r3, [r7, #8]
 8011e1c:	7af9      	ldrb	r1, [r7, #11]
 8011e1e:	687a      	ldr	r2, [r7, #4]
 8011e20:	f7f2 fa92 	bl	8004348 <HAL_PCD_EP_Transmit>
 8011e24:	4603      	mov	r3, r0
 8011e26:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e28:	7dfb      	ldrb	r3, [r7, #23]
 8011e2a:	4618      	mov	r0, r3
 8011e2c:	f000 f84a 	bl	8011ec4 <USBD_Get_USB_Status>
 8011e30:	4603      	mov	r3, r0
 8011e32:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8011e34:	7dbb      	ldrb	r3, [r7, #22]
}
 8011e36:	4618      	mov	r0, r3
 8011e38:	3718      	adds	r7, #24
 8011e3a:	46bd      	mov	sp, r7
 8011e3c:	bd80      	pop	{r7, pc}

08011e3e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011e3e:	b580      	push	{r7, lr}
 8011e40:	b086      	sub	sp, #24
 8011e42:	af00      	add	r7, sp, #0
 8011e44:	60f8      	str	r0, [r7, #12]
 8011e46:	607a      	str	r2, [r7, #4]
 8011e48:	461a      	mov	r2, r3
 8011e4a:	460b      	mov	r3, r1
 8011e4c:	72fb      	strb	r3, [r7, #11]
 8011e4e:	4613      	mov	r3, r2
 8011e50:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e52:	2300      	movs	r3, #0
 8011e54:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e56:	2300      	movs	r3, #0
 8011e58:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011e60:	893b      	ldrh	r3, [r7, #8]
 8011e62:	7af9      	ldrb	r1, [r7, #11]
 8011e64:	687a      	ldr	r2, [r7, #4]
 8011e66:	f7f2 fa35 	bl	80042d4 <HAL_PCD_EP_Receive>
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e6e:	7dfb      	ldrb	r3, [r7, #23]
 8011e70:	4618      	mov	r0, r3
 8011e72:	f000 f827 	bl	8011ec4 <USBD_Get_USB_Status>
 8011e76:	4603      	mov	r3, r0
 8011e78:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8011e7a:	7dbb      	ldrb	r3, [r7, #22]
}
 8011e7c:	4618      	mov	r0, r3
 8011e7e:	3718      	adds	r7, #24
 8011e80:	46bd      	mov	sp, r7
 8011e82:	bd80      	pop	{r7, pc}

08011e84 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011e84:	b480      	push	{r7}
 8011e86:	b083      	sub	sp, #12
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 8011e8c:	4b02      	ldr	r3, [pc, #8]	; (8011e98 <USBD_static_malloc+0x14>)
}
 8011e8e:	4618      	mov	r0, r3
 8011e90:	370c      	adds	r7, #12
 8011e92:	46bd      	mov	sp, r7
 8011e94:	bc80      	pop	{r7}
 8011e96:	4770      	bx	lr
 8011e98:	20002898 	.word	0x20002898

08011e9c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011e9c:	b480      	push	{r7}
 8011e9e:	b083      	sub	sp, #12
 8011ea0:	af00      	add	r7, sp, #0
 8011ea2:	6078      	str	r0, [r7, #4]

}
 8011ea4:	bf00      	nop
 8011ea6:	370c      	adds	r7, #12
 8011ea8:	46bd      	mov	sp, r7
 8011eaa:	bc80      	pop	{r7}
 8011eac:	4770      	bx	lr

08011eae <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011eae:	b480      	push	{r7}
 8011eb0:	b083      	sub	sp, #12
 8011eb2:	af00      	add	r7, sp, #0
 8011eb4:	6078      	str	r0, [r7, #4]
 8011eb6:	460b      	mov	r3, r1
 8011eb8:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8011eba:	bf00      	nop
 8011ebc:	370c      	adds	r7, #12
 8011ebe:	46bd      	mov	sp, r7
 8011ec0:	bc80      	pop	{r7}
 8011ec2:	4770      	bx	lr

08011ec4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011ec4:	b480      	push	{r7}
 8011ec6:	b085      	sub	sp, #20
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	4603      	mov	r3, r0
 8011ecc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ece:	2300      	movs	r3, #0
 8011ed0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011ed2:	79fb      	ldrb	r3, [r7, #7]
 8011ed4:	2b03      	cmp	r3, #3
 8011ed6:	d817      	bhi.n	8011f08 <USBD_Get_USB_Status+0x44>
 8011ed8:	a201      	add	r2, pc, #4	; (adr r2, 8011ee0 <USBD_Get_USB_Status+0x1c>)
 8011eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ede:	bf00      	nop
 8011ee0:	08011ef1 	.word	0x08011ef1
 8011ee4:	08011ef7 	.word	0x08011ef7
 8011ee8:	08011efd 	.word	0x08011efd
 8011eec:	08011f03 	.word	0x08011f03
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	73fb      	strb	r3, [r7, #15]
    break;
 8011ef4:	e00b      	b.n	8011f0e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011ef6:	2302      	movs	r3, #2
 8011ef8:	73fb      	strb	r3, [r7, #15]
    break;
 8011efa:	e008      	b.n	8011f0e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011efc:	2301      	movs	r3, #1
 8011efe:	73fb      	strb	r3, [r7, #15]
    break;
 8011f00:	e005      	b.n	8011f0e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011f02:	2302      	movs	r3, #2
 8011f04:	73fb      	strb	r3, [r7, #15]
    break;
 8011f06:	e002      	b.n	8011f0e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011f08:	2302      	movs	r3, #2
 8011f0a:	73fb      	strb	r3, [r7, #15]
    break;
 8011f0c:	bf00      	nop
  }
  return usb_status;
 8011f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f10:	4618      	mov	r0, r3
 8011f12:	3714      	adds	r7, #20
 8011f14:	46bd      	mov	sp, r7
 8011f16:	bc80      	pop	{r7}
 8011f18:	4770      	bx	lr
 8011f1a:	bf00      	nop

08011f1c <__errno>:
 8011f1c:	4b01      	ldr	r3, [pc, #4]	; (8011f24 <__errno+0x8>)
 8011f1e:	6818      	ldr	r0, [r3, #0]
 8011f20:	4770      	bx	lr
 8011f22:	bf00      	nop
 8011f24:	20000258 	.word	0x20000258

08011f28 <__libc_init_array>:
 8011f28:	b570      	push	{r4, r5, r6, lr}
 8011f2a:	2500      	movs	r5, #0
 8011f2c:	4e0c      	ldr	r6, [pc, #48]	; (8011f60 <__libc_init_array+0x38>)
 8011f2e:	4c0d      	ldr	r4, [pc, #52]	; (8011f64 <__libc_init_array+0x3c>)
 8011f30:	1ba4      	subs	r4, r4, r6
 8011f32:	10a4      	asrs	r4, r4, #2
 8011f34:	42a5      	cmp	r5, r4
 8011f36:	d109      	bne.n	8011f4c <__libc_init_array+0x24>
 8011f38:	f002 ff42 	bl	8014dc0 <_init>
 8011f3c:	2500      	movs	r5, #0
 8011f3e:	4e0a      	ldr	r6, [pc, #40]	; (8011f68 <__libc_init_array+0x40>)
 8011f40:	4c0a      	ldr	r4, [pc, #40]	; (8011f6c <__libc_init_array+0x44>)
 8011f42:	1ba4      	subs	r4, r4, r6
 8011f44:	10a4      	asrs	r4, r4, #2
 8011f46:	42a5      	cmp	r5, r4
 8011f48:	d105      	bne.n	8011f56 <__libc_init_array+0x2e>
 8011f4a:	bd70      	pop	{r4, r5, r6, pc}
 8011f4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011f50:	4798      	blx	r3
 8011f52:	3501      	adds	r5, #1
 8011f54:	e7ee      	b.n	8011f34 <__libc_init_array+0xc>
 8011f56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011f5a:	4798      	blx	r3
 8011f5c:	3501      	adds	r5, #1
 8011f5e:	e7f2      	b.n	8011f46 <__libc_init_array+0x1e>
 8011f60:	08022c68 	.word	0x08022c68
 8011f64:	08022c68 	.word	0x08022c68
 8011f68:	08022c68 	.word	0x08022c68
 8011f6c:	08022c6c 	.word	0x08022c6c

08011f70 <memset>:
 8011f70:	4603      	mov	r3, r0
 8011f72:	4402      	add	r2, r0
 8011f74:	4293      	cmp	r3, r2
 8011f76:	d100      	bne.n	8011f7a <memset+0xa>
 8011f78:	4770      	bx	lr
 8011f7a:	f803 1b01 	strb.w	r1, [r3], #1
 8011f7e:	e7f9      	b.n	8011f74 <memset+0x4>

08011f80 <iprintf>:
 8011f80:	b40f      	push	{r0, r1, r2, r3}
 8011f82:	4b0a      	ldr	r3, [pc, #40]	; (8011fac <iprintf+0x2c>)
 8011f84:	b513      	push	{r0, r1, r4, lr}
 8011f86:	681c      	ldr	r4, [r3, #0]
 8011f88:	b124      	cbz	r4, 8011f94 <iprintf+0x14>
 8011f8a:	69a3      	ldr	r3, [r4, #24]
 8011f8c:	b913      	cbnz	r3, 8011f94 <iprintf+0x14>
 8011f8e:	4620      	mov	r0, r4
 8011f90:	f000 fa22 	bl	80123d8 <__sinit>
 8011f94:	ab05      	add	r3, sp, #20
 8011f96:	9a04      	ldr	r2, [sp, #16]
 8011f98:	68a1      	ldr	r1, [r4, #8]
 8011f9a:	4620      	mov	r0, r4
 8011f9c:	9301      	str	r3, [sp, #4]
 8011f9e:	f000 fbd7 	bl	8012750 <_vfiprintf_r>
 8011fa2:	b002      	add	sp, #8
 8011fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011fa8:	b004      	add	sp, #16
 8011faa:	4770      	bx	lr
 8011fac:	20000258 	.word	0x20000258

08011fb0 <_puts_r>:
 8011fb0:	b570      	push	{r4, r5, r6, lr}
 8011fb2:	460e      	mov	r6, r1
 8011fb4:	4605      	mov	r5, r0
 8011fb6:	b118      	cbz	r0, 8011fc0 <_puts_r+0x10>
 8011fb8:	6983      	ldr	r3, [r0, #24]
 8011fba:	b90b      	cbnz	r3, 8011fc0 <_puts_r+0x10>
 8011fbc:	f000 fa0c 	bl	80123d8 <__sinit>
 8011fc0:	69ab      	ldr	r3, [r5, #24]
 8011fc2:	68ac      	ldr	r4, [r5, #8]
 8011fc4:	b913      	cbnz	r3, 8011fcc <_puts_r+0x1c>
 8011fc6:	4628      	mov	r0, r5
 8011fc8:	f000 fa06 	bl	80123d8 <__sinit>
 8011fcc:	4b23      	ldr	r3, [pc, #140]	; (801205c <_puts_r+0xac>)
 8011fce:	429c      	cmp	r4, r3
 8011fd0:	d117      	bne.n	8012002 <_puts_r+0x52>
 8011fd2:	686c      	ldr	r4, [r5, #4]
 8011fd4:	89a3      	ldrh	r3, [r4, #12]
 8011fd6:	071b      	lsls	r3, r3, #28
 8011fd8:	d51d      	bpl.n	8012016 <_puts_r+0x66>
 8011fda:	6923      	ldr	r3, [r4, #16]
 8011fdc:	b1db      	cbz	r3, 8012016 <_puts_r+0x66>
 8011fde:	3e01      	subs	r6, #1
 8011fe0:	68a3      	ldr	r3, [r4, #8]
 8011fe2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011fe6:	3b01      	subs	r3, #1
 8011fe8:	60a3      	str	r3, [r4, #8]
 8011fea:	b9e9      	cbnz	r1, 8012028 <_puts_r+0x78>
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	da2e      	bge.n	801204e <_puts_r+0x9e>
 8011ff0:	4622      	mov	r2, r4
 8011ff2:	210a      	movs	r1, #10
 8011ff4:	4628      	mov	r0, r5
 8011ff6:	f000 f83f 	bl	8012078 <__swbuf_r>
 8011ffa:	3001      	adds	r0, #1
 8011ffc:	d011      	beq.n	8012022 <_puts_r+0x72>
 8011ffe:	200a      	movs	r0, #10
 8012000:	e011      	b.n	8012026 <_puts_r+0x76>
 8012002:	4b17      	ldr	r3, [pc, #92]	; (8012060 <_puts_r+0xb0>)
 8012004:	429c      	cmp	r4, r3
 8012006:	d101      	bne.n	801200c <_puts_r+0x5c>
 8012008:	68ac      	ldr	r4, [r5, #8]
 801200a:	e7e3      	b.n	8011fd4 <_puts_r+0x24>
 801200c:	4b15      	ldr	r3, [pc, #84]	; (8012064 <_puts_r+0xb4>)
 801200e:	429c      	cmp	r4, r3
 8012010:	bf08      	it	eq
 8012012:	68ec      	ldreq	r4, [r5, #12]
 8012014:	e7de      	b.n	8011fd4 <_puts_r+0x24>
 8012016:	4621      	mov	r1, r4
 8012018:	4628      	mov	r0, r5
 801201a:	f000 f87f 	bl	801211c <__swsetup_r>
 801201e:	2800      	cmp	r0, #0
 8012020:	d0dd      	beq.n	8011fde <_puts_r+0x2e>
 8012022:	f04f 30ff 	mov.w	r0, #4294967295
 8012026:	bd70      	pop	{r4, r5, r6, pc}
 8012028:	2b00      	cmp	r3, #0
 801202a:	da04      	bge.n	8012036 <_puts_r+0x86>
 801202c:	69a2      	ldr	r2, [r4, #24]
 801202e:	429a      	cmp	r2, r3
 8012030:	dc06      	bgt.n	8012040 <_puts_r+0x90>
 8012032:	290a      	cmp	r1, #10
 8012034:	d004      	beq.n	8012040 <_puts_r+0x90>
 8012036:	6823      	ldr	r3, [r4, #0]
 8012038:	1c5a      	adds	r2, r3, #1
 801203a:	6022      	str	r2, [r4, #0]
 801203c:	7019      	strb	r1, [r3, #0]
 801203e:	e7cf      	b.n	8011fe0 <_puts_r+0x30>
 8012040:	4622      	mov	r2, r4
 8012042:	4628      	mov	r0, r5
 8012044:	f000 f818 	bl	8012078 <__swbuf_r>
 8012048:	3001      	adds	r0, #1
 801204a:	d1c9      	bne.n	8011fe0 <_puts_r+0x30>
 801204c:	e7e9      	b.n	8012022 <_puts_r+0x72>
 801204e:	200a      	movs	r0, #10
 8012050:	6823      	ldr	r3, [r4, #0]
 8012052:	1c5a      	adds	r2, r3, #1
 8012054:	6022      	str	r2, [r4, #0]
 8012056:	7018      	strb	r0, [r3, #0]
 8012058:	e7e5      	b.n	8012026 <_puts_r+0x76>
 801205a:	bf00      	nop
 801205c:	080229d8 	.word	0x080229d8
 8012060:	080229f8 	.word	0x080229f8
 8012064:	080229b8 	.word	0x080229b8

08012068 <puts>:
 8012068:	4b02      	ldr	r3, [pc, #8]	; (8012074 <puts+0xc>)
 801206a:	4601      	mov	r1, r0
 801206c:	6818      	ldr	r0, [r3, #0]
 801206e:	f7ff bf9f 	b.w	8011fb0 <_puts_r>
 8012072:	bf00      	nop
 8012074:	20000258 	.word	0x20000258

08012078 <__swbuf_r>:
 8012078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801207a:	460e      	mov	r6, r1
 801207c:	4614      	mov	r4, r2
 801207e:	4605      	mov	r5, r0
 8012080:	b118      	cbz	r0, 801208a <__swbuf_r+0x12>
 8012082:	6983      	ldr	r3, [r0, #24]
 8012084:	b90b      	cbnz	r3, 801208a <__swbuf_r+0x12>
 8012086:	f000 f9a7 	bl	80123d8 <__sinit>
 801208a:	4b21      	ldr	r3, [pc, #132]	; (8012110 <__swbuf_r+0x98>)
 801208c:	429c      	cmp	r4, r3
 801208e:	d12a      	bne.n	80120e6 <__swbuf_r+0x6e>
 8012090:	686c      	ldr	r4, [r5, #4]
 8012092:	69a3      	ldr	r3, [r4, #24]
 8012094:	60a3      	str	r3, [r4, #8]
 8012096:	89a3      	ldrh	r3, [r4, #12]
 8012098:	071a      	lsls	r2, r3, #28
 801209a:	d52e      	bpl.n	80120fa <__swbuf_r+0x82>
 801209c:	6923      	ldr	r3, [r4, #16]
 801209e:	b363      	cbz	r3, 80120fa <__swbuf_r+0x82>
 80120a0:	6923      	ldr	r3, [r4, #16]
 80120a2:	6820      	ldr	r0, [r4, #0]
 80120a4:	b2f6      	uxtb	r6, r6
 80120a6:	1ac0      	subs	r0, r0, r3
 80120a8:	6963      	ldr	r3, [r4, #20]
 80120aa:	4637      	mov	r7, r6
 80120ac:	4283      	cmp	r3, r0
 80120ae:	dc04      	bgt.n	80120ba <__swbuf_r+0x42>
 80120b0:	4621      	mov	r1, r4
 80120b2:	4628      	mov	r0, r5
 80120b4:	f000 f926 	bl	8012304 <_fflush_r>
 80120b8:	bb28      	cbnz	r0, 8012106 <__swbuf_r+0x8e>
 80120ba:	68a3      	ldr	r3, [r4, #8]
 80120bc:	3001      	adds	r0, #1
 80120be:	3b01      	subs	r3, #1
 80120c0:	60a3      	str	r3, [r4, #8]
 80120c2:	6823      	ldr	r3, [r4, #0]
 80120c4:	1c5a      	adds	r2, r3, #1
 80120c6:	6022      	str	r2, [r4, #0]
 80120c8:	701e      	strb	r6, [r3, #0]
 80120ca:	6963      	ldr	r3, [r4, #20]
 80120cc:	4283      	cmp	r3, r0
 80120ce:	d004      	beq.n	80120da <__swbuf_r+0x62>
 80120d0:	89a3      	ldrh	r3, [r4, #12]
 80120d2:	07db      	lsls	r3, r3, #31
 80120d4:	d519      	bpl.n	801210a <__swbuf_r+0x92>
 80120d6:	2e0a      	cmp	r6, #10
 80120d8:	d117      	bne.n	801210a <__swbuf_r+0x92>
 80120da:	4621      	mov	r1, r4
 80120dc:	4628      	mov	r0, r5
 80120de:	f000 f911 	bl	8012304 <_fflush_r>
 80120e2:	b190      	cbz	r0, 801210a <__swbuf_r+0x92>
 80120e4:	e00f      	b.n	8012106 <__swbuf_r+0x8e>
 80120e6:	4b0b      	ldr	r3, [pc, #44]	; (8012114 <__swbuf_r+0x9c>)
 80120e8:	429c      	cmp	r4, r3
 80120ea:	d101      	bne.n	80120f0 <__swbuf_r+0x78>
 80120ec:	68ac      	ldr	r4, [r5, #8]
 80120ee:	e7d0      	b.n	8012092 <__swbuf_r+0x1a>
 80120f0:	4b09      	ldr	r3, [pc, #36]	; (8012118 <__swbuf_r+0xa0>)
 80120f2:	429c      	cmp	r4, r3
 80120f4:	bf08      	it	eq
 80120f6:	68ec      	ldreq	r4, [r5, #12]
 80120f8:	e7cb      	b.n	8012092 <__swbuf_r+0x1a>
 80120fa:	4621      	mov	r1, r4
 80120fc:	4628      	mov	r0, r5
 80120fe:	f000 f80d 	bl	801211c <__swsetup_r>
 8012102:	2800      	cmp	r0, #0
 8012104:	d0cc      	beq.n	80120a0 <__swbuf_r+0x28>
 8012106:	f04f 37ff 	mov.w	r7, #4294967295
 801210a:	4638      	mov	r0, r7
 801210c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801210e:	bf00      	nop
 8012110:	080229d8 	.word	0x080229d8
 8012114:	080229f8 	.word	0x080229f8
 8012118:	080229b8 	.word	0x080229b8

0801211c <__swsetup_r>:
 801211c:	4b32      	ldr	r3, [pc, #200]	; (80121e8 <__swsetup_r+0xcc>)
 801211e:	b570      	push	{r4, r5, r6, lr}
 8012120:	681d      	ldr	r5, [r3, #0]
 8012122:	4606      	mov	r6, r0
 8012124:	460c      	mov	r4, r1
 8012126:	b125      	cbz	r5, 8012132 <__swsetup_r+0x16>
 8012128:	69ab      	ldr	r3, [r5, #24]
 801212a:	b913      	cbnz	r3, 8012132 <__swsetup_r+0x16>
 801212c:	4628      	mov	r0, r5
 801212e:	f000 f953 	bl	80123d8 <__sinit>
 8012132:	4b2e      	ldr	r3, [pc, #184]	; (80121ec <__swsetup_r+0xd0>)
 8012134:	429c      	cmp	r4, r3
 8012136:	d10f      	bne.n	8012158 <__swsetup_r+0x3c>
 8012138:	686c      	ldr	r4, [r5, #4]
 801213a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801213e:	b29a      	uxth	r2, r3
 8012140:	0715      	lsls	r5, r2, #28
 8012142:	d42c      	bmi.n	801219e <__swsetup_r+0x82>
 8012144:	06d0      	lsls	r0, r2, #27
 8012146:	d411      	bmi.n	801216c <__swsetup_r+0x50>
 8012148:	2209      	movs	r2, #9
 801214a:	6032      	str	r2, [r6, #0]
 801214c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012150:	81a3      	strh	r3, [r4, #12]
 8012152:	f04f 30ff 	mov.w	r0, #4294967295
 8012156:	e03e      	b.n	80121d6 <__swsetup_r+0xba>
 8012158:	4b25      	ldr	r3, [pc, #148]	; (80121f0 <__swsetup_r+0xd4>)
 801215a:	429c      	cmp	r4, r3
 801215c:	d101      	bne.n	8012162 <__swsetup_r+0x46>
 801215e:	68ac      	ldr	r4, [r5, #8]
 8012160:	e7eb      	b.n	801213a <__swsetup_r+0x1e>
 8012162:	4b24      	ldr	r3, [pc, #144]	; (80121f4 <__swsetup_r+0xd8>)
 8012164:	429c      	cmp	r4, r3
 8012166:	bf08      	it	eq
 8012168:	68ec      	ldreq	r4, [r5, #12]
 801216a:	e7e6      	b.n	801213a <__swsetup_r+0x1e>
 801216c:	0751      	lsls	r1, r2, #29
 801216e:	d512      	bpl.n	8012196 <__swsetup_r+0x7a>
 8012170:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012172:	b141      	cbz	r1, 8012186 <__swsetup_r+0x6a>
 8012174:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012178:	4299      	cmp	r1, r3
 801217a:	d002      	beq.n	8012182 <__swsetup_r+0x66>
 801217c:	4630      	mov	r0, r6
 801217e:	f000 fa19 	bl	80125b4 <_free_r>
 8012182:	2300      	movs	r3, #0
 8012184:	6363      	str	r3, [r4, #52]	; 0x34
 8012186:	89a3      	ldrh	r3, [r4, #12]
 8012188:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801218c:	81a3      	strh	r3, [r4, #12]
 801218e:	2300      	movs	r3, #0
 8012190:	6063      	str	r3, [r4, #4]
 8012192:	6923      	ldr	r3, [r4, #16]
 8012194:	6023      	str	r3, [r4, #0]
 8012196:	89a3      	ldrh	r3, [r4, #12]
 8012198:	f043 0308 	orr.w	r3, r3, #8
 801219c:	81a3      	strh	r3, [r4, #12]
 801219e:	6923      	ldr	r3, [r4, #16]
 80121a0:	b94b      	cbnz	r3, 80121b6 <__swsetup_r+0x9a>
 80121a2:	89a3      	ldrh	r3, [r4, #12]
 80121a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80121a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80121ac:	d003      	beq.n	80121b6 <__swsetup_r+0x9a>
 80121ae:	4621      	mov	r1, r4
 80121b0:	4630      	mov	r0, r6
 80121b2:	f000 f9bf 	bl	8012534 <__smakebuf_r>
 80121b6:	89a2      	ldrh	r2, [r4, #12]
 80121b8:	f012 0301 	ands.w	r3, r2, #1
 80121bc:	d00c      	beq.n	80121d8 <__swsetup_r+0xbc>
 80121be:	2300      	movs	r3, #0
 80121c0:	60a3      	str	r3, [r4, #8]
 80121c2:	6963      	ldr	r3, [r4, #20]
 80121c4:	425b      	negs	r3, r3
 80121c6:	61a3      	str	r3, [r4, #24]
 80121c8:	6923      	ldr	r3, [r4, #16]
 80121ca:	b953      	cbnz	r3, 80121e2 <__swsetup_r+0xc6>
 80121cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121d0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80121d4:	d1ba      	bne.n	801214c <__swsetup_r+0x30>
 80121d6:	bd70      	pop	{r4, r5, r6, pc}
 80121d8:	0792      	lsls	r2, r2, #30
 80121da:	bf58      	it	pl
 80121dc:	6963      	ldrpl	r3, [r4, #20]
 80121de:	60a3      	str	r3, [r4, #8]
 80121e0:	e7f2      	b.n	80121c8 <__swsetup_r+0xac>
 80121e2:	2000      	movs	r0, #0
 80121e4:	e7f7      	b.n	80121d6 <__swsetup_r+0xba>
 80121e6:	bf00      	nop
 80121e8:	20000258 	.word	0x20000258
 80121ec:	080229d8 	.word	0x080229d8
 80121f0:	080229f8 	.word	0x080229f8
 80121f4:	080229b8 	.word	0x080229b8

080121f8 <__sflush_r>:
 80121f8:	898a      	ldrh	r2, [r1, #12]
 80121fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121fe:	4605      	mov	r5, r0
 8012200:	0710      	lsls	r0, r2, #28
 8012202:	460c      	mov	r4, r1
 8012204:	d458      	bmi.n	80122b8 <__sflush_r+0xc0>
 8012206:	684b      	ldr	r3, [r1, #4]
 8012208:	2b00      	cmp	r3, #0
 801220a:	dc05      	bgt.n	8012218 <__sflush_r+0x20>
 801220c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801220e:	2b00      	cmp	r3, #0
 8012210:	dc02      	bgt.n	8012218 <__sflush_r+0x20>
 8012212:	2000      	movs	r0, #0
 8012214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012218:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801221a:	2e00      	cmp	r6, #0
 801221c:	d0f9      	beq.n	8012212 <__sflush_r+0x1a>
 801221e:	2300      	movs	r3, #0
 8012220:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012224:	682f      	ldr	r7, [r5, #0]
 8012226:	6a21      	ldr	r1, [r4, #32]
 8012228:	602b      	str	r3, [r5, #0]
 801222a:	d032      	beq.n	8012292 <__sflush_r+0x9a>
 801222c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801222e:	89a3      	ldrh	r3, [r4, #12]
 8012230:	075a      	lsls	r2, r3, #29
 8012232:	d505      	bpl.n	8012240 <__sflush_r+0x48>
 8012234:	6863      	ldr	r3, [r4, #4]
 8012236:	1ac0      	subs	r0, r0, r3
 8012238:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801223a:	b10b      	cbz	r3, 8012240 <__sflush_r+0x48>
 801223c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801223e:	1ac0      	subs	r0, r0, r3
 8012240:	2300      	movs	r3, #0
 8012242:	4602      	mov	r2, r0
 8012244:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012246:	6a21      	ldr	r1, [r4, #32]
 8012248:	4628      	mov	r0, r5
 801224a:	47b0      	blx	r6
 801224c:	1c43      	adds	r3, r0, #1
 801224e:	89a3      	ldrh	r3, [r4, #12]
 8012250:	d106      	bne.n	8012260 <__sflush_r+0x68>
 8012252:	6829      	ldr	r1, [r5, #0]
 8012254:	291d      	cmp	r1, #29
 8012256:	d848      	bhi.n	80122ea <__sflush_r+0xf2>
 8012258:	4a29      	ldr	r2, [pc, #164]	; (8012300 <__sflush_r+0x108>)
 801225a:	40ca      	lsrs	r2, r1
 801225c:	07d6      	lsls	r6, r2, #31
 801225e:	d544      	bpl.n	80122ea <__sflush_r+0xf2>
 8012260:	2200      	movs	r2, #0
 8012262:	6062      	str	r2, [r4, #4]
 8012264:	6922      	ldr	r2, [r4, #16]
 8012266:	04d9      	lsls	r1, r3, #19
 8012268:	6022      	str	r2, [r4, #0]
 801226a:	d504      	bpl.n	8012276 <__sflush_r+0x7e>
 801226c:	1c42      	adds	r2, r0, #1
 801226e:	d101      	bne.n	8012274 <__sflush_r+0x7c>
 8012270:	682b      	ldr	r3, [r5, #0]
 8012272:	b903      	cbnz	r3, 8012276 <__sflush_r+0x7e>
 8012274:	6560      	str	r0, [r4, #84]	; 0x54
 8012276:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012278:	602f      	str	r7, [r5, #0]
 801227a:	2900      	cmp	r1, #0
 801227c:	d0c9      	beq.n	8012212 <__sflush_r+0x1a>
 801227e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012282:	4299      	cmp	r1, r3
 8012284:	d002      	beq.n	801228c <__sflush_r+0x94>
 8012286:	4628      	mov	r0, r5
 8012288:	f000 f994 	bl	80125b4 <_free_r>
 801228c:	2000      	movs	r0, #0
 801228e:	6360      	str	r0, [r4, #52]	; 0x34
 8012290:	e7c0      	b.n	8012214 <__sflush_r+0x1c>
 8012292:	2301      	movs	r3, #1
 8012294:	4628      	mov	r0, r5
 8012296:	47b0      	blx	r6
 8012298:	1c41      	adds	r1, r0, #1
 801229a:	d1c8      	bne.n	801222e <__sflush_r+0x36>
 801229c:	682b      	ldr	r3, [r5, #0]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d0c5      	beq.n	801222e <__sflush_r+0x36>
 80122a2:	2b1d      	cmp	r3, #29
 80122a4:	d001      	beq.n	80122aa <__sflush_r+0xb2>
 80122a6:	2b16      	cmp	r3, #22
 80122a8:	d101      	bne.n	80122ae <__sflush_r+0xb6>
 80122aa:	602f      	str	r7, [r5, #0]
 80122ac:	e7b1      	b.n	8012212 <__sflush_r+0x1a>
 80122ae:	89a3      	ldrh	r3, [r4, #12]
 80122b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80122b4:	81a3      	strh	r3, [r4, #12]
 80122b6:	e7ad      	b.n	8012214 <__sflush_r+0x1c>
 80122b8:	690f      	ldr	r7, [r1, #16]
 80122ba:	2f00      	cmp	r7, #0
 80122bc:	d0a9      	beq.n	8012212 <__sflush_r+0x1a>
 80122be:	0793      	lsls	r3, r2, #30
 80122c0:	bf18      	it	ne
 80122c2:	2300      	movne	r3, #0
 80122c4:	680e      	ldr	r6, [r1, #0]
 80122c6:	bf08      	it	eq
 80122c8:	694b      	ldreq	r3, [r1, #20]
 80122ca:	eba6 0807 	sub.w	r8, r6, r7
 80122ce:	600f      	str	r7, [r1, #0]
 80122d0:	608b      	str	r3, [r1, #8]
 80122d2:	f1b8 0f00 	cmp.w	r8, #0
 80122d6:	dd9c      	ble.n	8012212 <__sflush_r+0x1a>
 80122d8:	4643      	mov	r3, r8
 80122da:	463a      	mov	r2, r7
 80122dc:	6a21      	ldr	r1, [r4, #32]
 80122de:	4628      	mov	r0, r5
 80122e0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80122e2:	47b0      	blx	r6
 80122e4:	2800      	cmp	r0, #0
 80122e6:	dc06      	bgt.n	80122f6 <__sflush_r+0xfe>
 80122e8:	89a3      	ldrh	r3, [r4, #12]
 80122ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80122ee:	81a3      	strh	r3, [r4, #12]
 80122f0:	f04f 30ff 	mov.w	r0, #4294967295
 80122f4:	e78e      	b.n	8012214 <__sflush_r+0x1c>
 80122f6:	4407      	add	r7, r0
 80122f8:	eba8 0800 	sub.w	r8, r8, r0
 80122fc:	e7e9      	b.n	80122d2 <__sflush_r+0xda>
 80122fe:	bf00      	nop
 8012300:	20400001 	.word	0x20400001

08012304 <_fflush_r>:
 8012304:	b538      	push	{r3, r4, r5, lr}
 8012306:	690b      	ldr	r3, [r1, #16]
 8012308:	4605      	mov	r5, r0
 801230a:	460c      	mov	r4, r1
 801230c:	b1db      	cbz	r3, 8012346 <_fflush_r+0x42>
 801230e:	b118      	cbz	r0, 8012318 <_fflush_r+0x14>
 8012310:	6983      	ldr	r3, [r0, #24]
 8012312:	b90b      	cbnz	r3, 8012318 <_fflush_r+0x14>
 8012314:	f000 f860 	bl	80123d8 <__sinit>
 8012318:	4b0c      	ldr	r3, [pc, #48]	; (801234c <_fflush_r+0x48>)
 801231a:	429c      	cmp	r4, r3
 801231c:	d109      	bne.n	8012332 <_fflush_r+0x2e>
 801231e:	686c      	ldr	r4, [r5, #4]
 8012320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012324:	b17b      	cbz	r3, 8012346 <_fflush_r+0x42>
 8012326:	4621      	mov	r1, r4
 8012328:	4628      	mov	r0, r5
 801232a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801232e:	f7ff bf63 	b.w	80121f8 <__sflush_r>
 8012332:	4b07      	ldr	r3, [pc, #28]	; (8012350 <_fflush_r+0x4c>)
 8012334:	429c      	cmp	r4, r3
 8012336:	d101      	bne.n	801233c <_fflush_r+0x38>
 8012338:	68ac      	ldr	r4, [r5, #8]
 801233a:	e7f1      	b.n	8012320 <_fflush_r+0x1c>
 801233c:	4b05      	ldr	r3, [pc, #20]	; (8012354 <_fflush_r+0x50>)
 801233e:	429c      	cmp	r4, r3
 8012340:	bf08      	it	eq
 8012342:	68ec      	ldreq	r4, [r5, #12]
 8012344:	e7ec      	b.n	8012320 <_fflush_r+0x1c>
 8012346:	2000      	movs	r0, #0
 8012348:	bd38      	pop	{r3, r4, r5, pc}
 801234a:	bf00      	nop
 801234c:	080229d8 	.word	0x080229d8
 8012350:	080229f8 	.word	0x080229f8
 8012354:	080229b8 	.word	0x080229b8

08012358 <std>:
 8012358:	2300      	movs	r3, #0
 801235a:	b510      	push	{r4, lr}
 801235c:	4604      	mov	r4, r0
 801235e:	e9c0 3300 	strd	r3, r3, [r0]
 8012362:	6083      	str	r3, [r0, #8]
 8012364:	8181      	strh	r1, [r0, #12]
 8012366:	6643      	str	r3, [r0, #100]	; 0x64
 8012368:	81c2      	strh	r2, [r0, #14]
 801236a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801236e:	6183      	str	r3, [r0, #24]
 8012370:	4619      	mov	r1, r3
 8012372:	2208      	movs	r2, #8
 8012374:	305c      	adds	r0, #92	; 0x5c
 8012376:	f7ff fdfb 	bl	8011f70 <memset>
 801237a:	4b05      	ldr	r3, [pc, #20]	; (8012390 <std+0x38>)
 801237c:	6224      	str	r4, [r4, #32]
 801237e:	6263      	str	r3, [r4, #36]	; 0x24
 8012380:	4b04      	ldr	r3, [pc, #16]	; (8012394 <std+0x3c>)
 8012382:	62a3      	str	r3, [r4, #40]	; 0x28
 8012384:	4b04      	ldr	r3, [pc, #16]	; (8012398 <std+0x40>)
 8012386:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012388:	4b04      	ldr	r3, [pc, #16]	; (801239c <std+0x44>)
 801238a:	6323      	str	r3, [r4, #48]	; 0x30
 801238c:	bd10      	pop	{r4, pc}
 801238e:	bf00      	nop
 8012390:	08012cad 	.word	0x08012cad
 8012394:	08012ccf 	.word	0x08012ccf
 8012398:	08012d07 	.word	0x08012d07
 801239c:	08012d2b 	.word	0x08012d2b

080123a0 <_cleanup_r>:
 80123a0:	4901      	ldr	r1, [pc, #4]	; (80123a8 <_cleanup_r+0x8>)
 80123a2:	f000 b885 	b.w	80124b0 <_fwalk_reent>
 80123a6:	bf00      	nop
 80123a8:	08012305 	.word	0x08012305

080123ac <__sfmoreglue>:
 80123ac:	b570      	push	{r4, r5, r6, lr}
 80123ae:	2568      	movs	r5, #104	; 0x68
 80123b0:	1e4a      	subs	r2, r1, #1
 80123b2:	4355      	muls	r5, r2
 80123b4:	460e      	mov	r6, r1
 80123b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80123ba:	f000 f947 	bl	801264c <_malloc_r>
 80123be:	4604      	mov	r4, r0
 80123c0:	b140      	cbz	r0, 80123d4 <__sfmoreglue+0x28>
 80123c2:	2100      	movs	r1, #0
 80123c4:	e9c0 1600 	strd	r1, r6, [r0]
 80123c8:	300c      	adds	r0, #12
 80123ca:	60a0      	str	r0, [r4, #8]
 80123cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80123d0:	f7ff fdce 	bl	8011f70 <memset>
 80123d4:	4620      	mov	r0, r4
 80123d6:	bd70      	pop	{r4, r5, r6, pc}

080123d8 <__sinit>:
 80123d8:	6983      	ldr	r3, [r0, #24]
 80123da:	b510      	push	{r4, lr}
 80123dc:	4604      	mov	r4, r0
 80123de:	bb33      	cbnz	r3, 801242e <__sinit+0x56>
 80123e0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80123e4:	6503      	str	r3, [r0, #80]	; 0x50
 80123e6:	4b12      	ldr	r3, [pc, #72]	; (8012430 <__sinit+0x58>)
 80123e8:	4a12      	ldr	r2, [pc, #72]	; (8012434 <__sinit+0x5c>)
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	6282      	str	r2, [r0, #40]	; 0x28
 80123ee:	4298      	cmp	r0, r3
 80123f0:	bf04      	itt	eq
 80123f2:	2301      	moveq	r3, #1
 80123f4:	6183      	streq	r3, [r0, #24]
 80123f6:	f000 f81f 	bl	8012438 <__sfp>
 80123fa:	6060      	str	r0, [r4, #4]
 80123fc:	4620      	mov	r0, r4
 80123fe:	f000 f81b 	bl	8012438 <__sfp>
 8012402:	60a0      	str	r0, [r4, #8]
 8012404:	4620      	mov	r0, r4
 8012406:	f000 f817 	bl	8012438 <__sfp>
 801240a:	2200      	movs	r2, #0
 801240c:	60e0      	str	r0, [r4, #12]
 801240e:	2104      	movs	r1, #4
 8012410:	6860      	ldr	r0, [r4, #4]
 8012412:	f7ff ffa1 	bl	8012358 <std>
 8012416:	2201      	movs	r2, #1
 8012418:	2109      	movs	r1, #9
 801241a:	68a0      	ldr	r0, [r4, #8]
 801241c:	f7ff ff9c 	bl	8012358 <std>
 8012420:	2202      	movs	r2, #2
 8012422:	2112      	movs	r1, #18
 8012424:	68e0      	ldr	r0, [r4, #12]
 8012426:	f7ff ff97 	bl	8012358 <std>
 801242a:	2301      	movs	r3, #1
 801242c:	61a3      	str	r3, [r4, #24]
 801242e:	bd10      	pop	{r4, pc}
 8012430:	080229b4 	.word	0x080229b4
 8012434:	080123a1 	.word	0x080123a1

08012438 <__sfp>:
 8012438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801243a:	4b1b      	ldr	r3, [pc, #108]	; (80124a8 <__sfp+0x70>)
 801243c:	4607      	mov	r7, r0
 801243e:	681e      	ldr	r6, [r3, #0]
 8012440:	69b3      	ldr	r3, [r6, #24]
 8012442:	b913      	cbnz	r3, 801244a <__sfp+0x12>
 8012444:	4630      	mov	r0, r6
 8012446:	f7ff ffc7 	bl	80123d8 <__sinit>
 801244a:	3648      	adds	r6, #72	; 0x48
 801244c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012450:	3b01      	subs	r3, #1
 8012452:	d503      	bpl.n	801245c <__sfp+0x24>
 8012454:	6833      	ldr	r3, [r6, #0]
 8012456:	b133      	cbz	r3, 8012466 <__sfp+0x2e>
 8012458:	6836      	ldr	r6, [r6, #0]
 801245a:	e7f7      	b.n	801244c <__sfp+0x14>
 801245c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012460:	b16d      	cbz	r5, 801247e <__sfp+0x46>
 8012462:	3468      	adds	r4, #104	; 0x68
 8012464:	e7f4      	b.n	8012450 <__sfp+0x18>
 8012466:	2104      	movs	r1, #4
 8012468:	4638      	mov	r0, r7
 801246a:	f7ff ff9f 	bl	80123ac <__sfmoreglue>
 801246e:	6030      	str	r0, [r6, #0]
 8012470:	2800      	cmp	r0, #0
 8012472:	d1f1      	bne.n	8012458 <__sfp+0x20>
 8012474:	230c      	movs	r3, #12
 8012476:	4604      	mov	r4, r0
 8012478:	603b      	str	r3, [r7, #0]
 801247a:	4620      	mov	r0, r4
 801247c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801247e:	4b0b      	ldr	r3, [pc, #44]	; (80124ac <__sfp+0x74>)
 8012480:	6665      	str	r5, [r4, #100]	; 0x64
 8012482:	e9c4 5500 	strd	r5, r5, [r4]
 8012486:	60a5      	str	r5, [r4, #8]
 8012488:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801248c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8012490:	2208      	movs	r2, #8
 8012492:	4629      	mov	r1, r5
 8012494:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012498:	f7ff fd6a 	bl	8011f70 <memset>
 801249c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80124a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80124a4:	e7e9      	b.n	801247a <__sfp+0x42>
 80124a6:	bf00      	nop
 80124a8:	080229b4 	.word	0x080229b4
 80124ac:	ffff0001 	.word	0xffff0001

080124b0 <_fwalk_reent>:
 80124b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80124b4:	4680      	mov	r8, r0
 80124b6:	4689      	mov	r9, r1
 80124b8:	2600      	movs	r6, #0
 80124ba:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80124be:	b914      	cbnz	r4, 80124c6 <_fwalk_reent+0x16>
 80124c0:	4630      	mov	r0, r6
 80124c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124c6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80124ca:	3f01      	subs	r7, #1
 80124cc:	d501      	bpl.n	80124d2 <_fwalk_reent+0x22>
 80124ce:	6824      	ldr	r4, [r4, #0]
 80124d0:	e7f5      	b.n	80124be <_fwalk_reent+0xe>
 80124d2:	89ab      	ldrh	r3, [r5, #12]
 80124d4:	2b01      	cmp	r3, #1
 80124d6:	d907      	bls.n	80124e8 <_fwalk_reent+0x38>
 80124d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80124dc:	3301      	adds	r3, #1
 80124de:	d003      	beq.n	80124e8 <_fwalk_reent+0x38>
 80124e0:	4629      	mov	r1, r5
 80124e2:	4640      	mov	r0, r8
 80124e4:	47c8      	blx	r9
 80124e6:	4306      	orrs	r6, r0
 80124e8:	3568      	adds	r5, #104	; 0x68
 80124ea:	e7ee      	b.n	80124ca <_fwalk_reent+0x1a>

080124ec <__swhatbuf_r>:
 80124ec:	b570      	push	{r4, r5, r6, lr}
 80124ee:	460e      	mov	r6, r1
 80124f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124f4:	b096      	sub	sp, #88	; 0x58
 80124f6:	2900      	cmp	r1, #0
 80124f8:	4614      	mov	r4, r2
 80124fa:	461d      	mov	r5, r3
 80124fc:	da07      	bge.n	801250e <__swhatbuf_r+0x22>
 80124fe:	2300      	movs	r3, #0
 8012500:	602b      	str	r3, [r5, #0]
 8012502:	89b3      	ldrh	r3, [r6, #12]
 8012504:	061a      	lsls	r2, r3, #24
 8012506:	d410      	bmi.n	801252a <__swhatbuf_r+0x3e>
 8012508:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801250c:	e00e      	b.n	801252c <__swhatbuf_r+0x40>
 801250e:	466a      	mov	r2, sp
 8012510:	f000 fc32 	bl	8012d78 <_fstat_r>
 8012514:	2800      	cmp	r0, #0
 8012516:	dbf2      	blt.n	80124fe <__swhatbuf_r+0x12>
 8012518:	9a01      	ldr	r2, [sp, #4]
 801251a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801251e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012522:	425a      	negs	r2, r3
 8012524:	415a      	adcs	r2, r3
 8012526:	602a      	str	r2, [r5, #0]
 8012528:	e7ee      	b.n	8012508 <__swhatbuf_r+0x1c>
 801252a:	2340      	movs	r3, #64	; 0x40
 801252c:	2000      	movs	r0, #0
 801252e:	6023      	str	r3, [r4, #0]
 8012530:	b016      	add	sp, #88	; 0x58
 8012532:	bd70      	pop	{r4, r5, r6, pc}

08012534 <__smakebuf_r>:
 8012534:	898b      	ldrh	r3, [r1, #12]
 8012536:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012538:	079d      	lsls	r5, r3, #30
 801253a:	4606      	mov	r6, r0
 801253c:	460c      	mov	r4, r1
 801253e:	d507      	bpl.n	8012550 <__smakebuf_r+0x1c>
 8012540:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012544:	6023      	str	r3, [r4, #0]
 8012546:	6123      	str	r3, [r4, #16]
 8012548:	2301      	movs	r3, #1
 801254a:	6163      	str	r3, [r4, #20]
 801254c:	b002      	add	sp, #8
 801254e:	bd70      	pop	{r4, r5, r6, pc}
 8012550:	ab01      	add	r3, sp, #4
 8012552:	466a      	mov	r2, sp
 8012554:	f7ff ffca 	bl	80124ec <__swhatbuf_r>
 8012558:	9900      	ldr	r1, [sp, #0]
 801255a:	4605      	mov	r5, r0
 801255c:	4630      	mov	r0, r6
 801255e:	f000 f875 	bl	801264c <_malloc_r>
 8012562:	b948      	cbnz	r0, 8012578 <__smakebuf_r+0x44>
 8012564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012568:	059a      	lsls	r2, r3, #22
 801256a:	d4ef      	bmi.n	801254c <__smakebuf_r+0x18>
 801256c:	f023 0303 	bic.w	r3, r3, #3
 8012570:	f043 0302 	orr.w	r3, r3, #2
 8012574:	81a3      	strh	r3, [r4, #12]
 8012576:	e7e3      	b.n	8012540 <__smakebuf_r+0xc>
 8012578:	4b0d      	ldr	r3, [pc, #52]	; (80125b0 <__smakebuf_r+0x7c>)
 801257a:	62b3      	str	r3, [r6, #40]	; 0x28
 801257c:	89a3      	ldrh	r3, [r4, #12]
 801257e:	6020      	str	r0, [r4, #0]
 8012580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012584:	81a3      	strh	r3, [r4, #12]
 8012586:	9b00      	ldr	r3, [sp, #0]
 8012588:	6120      	str	r0, [r4, #16]
 801258a:	6163      	str	r3, [r4, #20]
 801258c:	9b01      	ldr	r3, [sp, #4]
 801258e:	b15b      	cbz	r3, 80125a8 <__smakebuf_r+0x74>
 8012590:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012594:	4630      	mov	r0, r6
 8012596:	f000 fc01 	bl	8012d9c <_isatty_r>
 801259a:	b128      	cbz	r0, 80125a8 <__smakebuf_r+0x74>
 801259c:	89a3      	ldrh	r3, [r4, #12]
 801259e:	f023 0303 	bic.w	r3, r3, #3
 80125a2:	f043 0301 	orr.w	r3, r3, #1
 80125a6:	81a3      	strh	r3, [r4, #12]
 80125a8:	89a3      	ldrh	r3, [r4, #12]
 80125aa:	431d      	orrs	r5, r3
 80125ac:	81a5      	strh	r5, [r4, #12]
 80125ae:	e7cd      	b.n	801254c <__smakebuf_r+0x18>
 80125b0:	080123a1 	.word	0x080123a1

080125b4 <_free_r>:
 80125b4:	b538      	push	{r3, r4, r5, lr}
 80125b6:	4605      	mov	r5, r0
 80125b8:	2900      	cmp	r1, #0
 80125ba:	d043      	beq.n	8012644 <_free_r+0x90>
 80125bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80125c0:	1f0c      	subs	r4, r1, #4
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	bfb8      	it	lt
 80125c6:	18e4      	addlt	r4, r4, r3
 80125c8:	f000 fc18 	bl	8012dfc <__malloc_lock>
 80125cc:	4a1e      	ldr	r2, [pc, #120]	; (8012648 <_free_r+0x94>)
 80125ce:	6813      	ldr	r3, [r2, #0]
 80125d0:	4610      	mov	r0, r2
 80125d2:	b933      	cbnz	r3, 80125e2 <_free_r+0x2e>
 80125d4:	6063      	str	r3, [r4, #4]
 80125d6:	6014      	str	r4, [r2, #0]
 80125d8:	4628      	mov	r0, r5
 80125da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80125de:	f000 bc0e 	b.w	8012dfe <__malloc_unlock>
 80125e2:	42a3      	cmp	r3, r4
 80125e4:	d90b      	bls.n	80125fe <_free_r+0x4a>
 80125e6:	6821      	ldr	r1, [r4, #0]
 80125e8:	1862      	adds	r2, r4, r1
 80125ea:	4293      	cmp	r3, r2
 80125ec:	bf01      	itttt	eq
 80125ee:	681a      	ldreq	r2, [r3, #0]
 80125f0:	685b      	ldreq	r3, [r3, #4]
 80125f2:	1852      	addeq	r2, r2, r1
 80125f4:	6022      	streq	r2, [r4, #0]
 80125f6:	6063      	str	r3, [r4, #4]
 80125f8:	6004      	str	r4, [r0, #0]
 80125fa:	e7ed      	b.n	80125d8 <_free_r+0x24>
 80125fc:	4613      	mov	r3, r2
 80125fe:	685a      	ldr	r2, [r3, #4]
 8012600:	b10a      	cbz	r2, 8012606 <_free_r+0x52>
 8012602:	42a2      	cmp	r2, r4
 8012604:	d9fa      	bls.n	80125fc <_free_r+0x48>
 8012606:	6819      	ldr	r1, [r3, #0]
 8012608:	1858      	adds	r0, r3, r1
 801260a:	42a0      	cmp	r0, r4
 801260c:	d10b      	bne.n	8012626 <_free_r+0x72>
 801260e:	6820      	ldr	r0, [r4, #0]
 8012610:	4401      	add	r1, r0
 8012612:	1858      	adds	r0, r3, r1
 8012614:	4282      	cmp	r2, r0
 8012616:	6019      	str	r1, [r3, #0]
 8012618:	d1de      	bne.n	80125d8 <_free_r+0x24>
 801261a:	6810      	ldr	r0, [r2, #0]
 801261c:	6852      	ldr	r2, [r2, #4]
 801261e:	4401      	add	r1, r0
 8012620:	6019      	str	r1, [r3, #0]
 8012622:	605a      	str	r2, [r3, #4]
 8012624:	e7d8      	b.n	80125d8 <_free_r+0x24>
 8012626:	d902      	bls.n	801262e <_free_r+0x7a>
 8012628:	230c      	movs	r3, #12
 801262a:	602b      	str	r3, [r5, #0]
 801262c:	e7d4      	b.n	80125d8 <_free_r+0x24>
 801262e:	6820      	ldr	r0, [r4, #0]
 8012630:	1821      	adds	r1, r4, r0
 8012632:	428a      	cmp	r2, r1
 8012634:	bf01      	itttt	eq
 8012636:	6811      	ldreq	r1, [r2, #0]
 8012638:	6852      	ldreq	r2, [r2, #4]
 801263a:	1809      	addeq	r1, r1, r0
 801263c:	6021      	streq	r1, [r4, #0]
 801263e:	6062      	str	r2, [r4, #4]
 8012640:	605c      	str	r4, [r3, #4]
 8012642:	e7c9      	b.n	80125d8 <_free_r+0x24>
 8012644:	bd38      	pop	{r3, r4, r5, pc}
 8012646:	bf00      	nop
 8012648:	200028f0 	.word	0x200028f0

0801264c <_malloc_r>:
 801264c:	b570      	push	{r4, r5, r6, lr}
 801264e:	1ccd      	adds	r5, r1, #3
 8012650:	f025 0503 	bic.w	r5, r5, #3
 8012654:	3508      	adds	r5, #8
 8012656:	2d0c      	cmp	r5, #12
 8012658:	bf38      	it	cc
 801265a:	250c      	movcc	r5, #12
 801265c:	2d00      	cmp	r5, #0
 801265e:	4606      	mov	r6, r0
 8012660:	db01      	blt.n	8012666 <_malloc_r+0x1a>
 8012662:	42a9      	cmp	r1, r5
 8012664:	d903      	bls.n	801266e <_malloc_r+0x22>
 8012666:	230c      	movs	r3, #12
 8012668:	6033      	str	r3, [r6, #0]
 801266a:	2000      	movs	r0, #0
 801266c:	bd70      	pop	{r4, r5, r6, pc}
 801266e:	f000 fbc5 	bl	8012dfc <__malloc_lock>
 8012672:	4a21      	ldr	r2, [pc, #132]	; (80126f8 <_malloc_r+0xac>)
 8012674:	6814      	ldr	r4, [r2, #0]
 8012676:	4621      	mov	r1, r4
 8012678:	b991      	cbnz	r1, 80126a0 <_malloc_r+0x54>
 801267a:	4c20      	ldr	r4, [pc, #128]	; (80126fc <_malloc_r+0xb0>)
 801267c:	6823      	ldr	r3, [r4, #0]
 801267e:	b91b      	cbnz	r3, 8012688 <_malloc_r+0x3c>
 8012680:	4630      	mov	r0, r6
 8012682:	f000 fb03 	bl	8012c8c <_sbrk_r>
 8012686:	6020      	str	r0, [r4, #0]
 8012688:	4629      	mov	r1, r5
 801268a:	4630      	mov	r0, r6
 801268c:	f000 fafe 	bl	8012c8c <_sbrk_r>
 8012690:	1c43      	adds	r3, r0, #1
 8012692:	d124      	bne.n	80126de <_malloc_r+0x92>
 8012694:	230c      	movs	r3, #12
 8012696:	4630      	mov	r0, r6
 8012698:	6033      	str	r3, [r6, #0]
 801269a:	f000 fbb0 	bl	8012dfe <__malloc_unlock>
 801269e:	e7e4      	b.n	801266a <_malloc_r+0x1e>
 80126a0:	680b      	ldr	r3, [r1, #0]
 80126a2:	1b5b      	subs	r3, r3, r5
 80126a4:	d418      	bmi.n	80126d8 <_malloc_r+0x8c>
 80126a6:	2b0b      	cmp	r3, #11
 80126a8:	d90f      	bls.n	80126ca <_malloc_r+0x7e>
 80126aa:	600b      	str	r3, [r1, #0]
 80126ac:	18cc      	adds	r4, r1, r3
 80126ae:	50cd      	str	r5, [r1, r3]
 80126b0:	4630      	mov	r0, r6
 80126b2:	f000 fba4 	bl	8012dfe <__malloc_unlock>
 80126b6:	f104 000b 	add.w	r0, r4, #11
 80126ba:	1d23      	adds	r3, r4, #4
 80126bc:	f020 0007 	bic.w	r0, r0, #7
 80126c0:	1ac3      	subs	r3, r0, r3
 80126c2:	d0d3      	beq.n	801266c <_malloc_r+0x20>
 80126c4:	425a      	negs	r2, r3
 80126c6:	50e2      	str	r2, [r4, r3]
 80126c8:	e7d0      	b.n	801266c <_malloc_r+0x20>
 80126ca:	684b      	ldr	r3, [r1, #4]
 80126cc:	428c      	cmp	r4, r1
 80126ce:	bf16      	itet	ne
 80126d0:	6063      	strne	r3, [r4, #4]
 80126d2:	6013      	streq	r3, [r2, #0]
 80126d4:	460c      	movne	r4, r1
 80126d6:	e7eb      	b.n	80126b0 <_malloc_r+0x64>
 80126d8:	460c      	mov	r4, r1
 80126da:	6849      	ldr	r1, [r1, #4]
 80126dc:	e7cc      	b.n	8012678 <_malloc_r+0x2c>
 80126de:	1cc4      	adds	r4, r0, #3
 80126e0:	f024 0403 	bic.w	r4, r4, #3
 80126e4:	42a0      	cmp	r0, r4
 80126e6:	d005      	beq.n	80126f4 <_malloc_r+0xa8>
 80126e8:	1a21      	subs	r1, r4, r0
 80126ea:	4630      	mov	r0, r6
 80126ec:	f000 face 	bl	8012c8c <_sbrk_r>
 80126f0:	3001      	adds	r0, #1
 80126f2:	d0cf      	beq.n	8012694 <_malloc_r+0x48>
 80126f4:	6025      	str	r5, [r4, #0]
 80126f6:	e7db      	b.n	80126b0 <_malloc_r+0x64>
 80126f8:	200028f0 	.word	0x200028f0
 80126fc:	200028f4 	.word	0x200028f4

08012700 <__sfputc_r>:
 8012700:	6893      	ldr	r3, [r2, #8]
 8012702:	b410      	push	{r4}
 8012704:	3b01      	subs	r3, #1
 8012706:	2b00      	cmp	r3, #0
 8012708:	6093      	str	r3, [r2, #8]
 801270a:	da07      	bge.n	801271c <__sfputc_r+0x1c>
 801270c:	6994      	ldr	r4, [r2, #24]
 801270e:	42a3      	cmp	r3, r4
 8012710:	db01      	blt.n	8012716 <__sfputc_r+0x16>
 8012712:	290a      	cmp	r1, #10
 8012714:	d102      	bne.n	801271c <__sfputc_r+0x1c>
 8012716:	bc10      	pop	{r4}
 8012718:	f7ff bcae 	b.w	8012078 <__swbuf_r>
 801271c:	6813      	ldr	r3, [r2, #0]
 801271e:	1c58      	adds	r0, r3, #1
 8012720:	6010      	str	r0, [r2, #0]
 8012722:	7019      	strb	r1, [r3, #0]
 8012724:	4608      	mov	r0, r1
 8012726:	bc10      	pop	{r4}
 8012728:	4770      	bx	lr

0801272a <__sfputs_r>:
 801272a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801272c:	4606      	mov	r6, r0
 801272e:	460f      	mov	r7, r1
 8012730:	4614      	mov	r4, r2
 8012732:	18d5      	adds	r5, r2, r3
 8012734:	42ac      	cmp	r4, r5
 8012736:	d101      	bne.n	801273c <__sfputs_r+0x12>
 8012738:	2000      	movs	r0, #0
 801273a:	e007      	b.n	801274c <__sfputs_r+0x22>
 801273c:	463a      	mov	r2, r7
 801273e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012742:	4630      	mov	r0, r6
 8012744:	f7ff ffdc 	bl	8012700 <__sfputc_r>
 8012748:	1c43      	adds	r3, r0, #1
 801274a:	d1f3      	bne.n	8012734 <__sfputs_r+0xa>
 801274c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012750 <_vfiprintf_r>:
 8012750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012754:	460c      	mov	r4, r1
 8012756:	b09d      	sub	sp, #116	; 0x74
 8012758:	4617      	mov	r7, r2
 801275a:	461d      	mov	r5, r3
 801275c:	4606      	mov	r6, r0
 801275e:	b118      	cbz	r0, 8012768 <_vfiprintf_r+0x18>
 8012760:	6983      	ldr	r3, [r0, #24]
 8012762:	b90b      	cbnz	r3, 8012768 <_vfiprintf_r+0x18>
 8012764:	f7ff fe38 	bl	80123d8 <__sinit>
 8012768:	4b7c      	ldr	r3, [pc, #496]	; (801295c <_vfiprintf_r+0x20c>)
 801276a:	429c      	cmp	r4, r3
 801276c:	d158      	bne.n	8012820 <_vfiprintf_r+0xd0>
 801276e:	6874      	ldr	r4, [r6, #4]
 8012770:	89a3      	ldrh	r3, [r4, #12]
 8012772:	0718      	lsls	r0, r3, #28
 8012774:	d55e      	bpl.n	8012834 <_vfiprintf_r+0xe4>
 8012776:	6923      	ldr	r3, [r4, #16]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d05b      	beq.n	8012834 <_vfiprintf_r+0xe4>
 801277c:	2300      	movs	r3, #0
 801277e:	9309      	str	r3, [sp, #36]	; 0x24
 8012780:	2320      	movs	r3, #32
 8012782:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012786:	2330      	movs	r3, #48	; 0x30
 8012788:	f04f 0b01 	mov.w	fp, #1
 801278c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012790:	9503      	str	r5, [sp, #12]
 8012792:	46b8      	mov	r8, r7
 8012794:	4645      	mov	r5, r8
 8012796:	f815 3b01 	ldrb.w	r3, [r5], #1
 801279a:	b10b      	cbz	r3, 80127a0 <_vfiprintf_r+0x50>
 801279c:	2b25      	cmp	r3, #37	; 0x25
 801279e:	d154      	bne.n	801284a <_vfiprintf_r+0xfa>
 80127a0:	ebb8 0a07 	subs.w	sl, r8, r7
 80127a4:	d00b      	beq.n	80127be <_vfiprintf_r+0x6e>
 80127a6:	4653      	mov	r3, sl
 80127a8:	463a      	mov	r2, r7
 80127aa:	4621      	mov	r1, r4
 80127ac:	4630      	mov	r0, r6
 80127ae:	f7ff ffbc 	bl	801272a <__sfputs_r>
 80127b2:	3001      	adds	r0, #1
 80127b4:	f000 80c2 	beq.w	801293c <_vfiprintf_r+0x1ec>
 80127b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127ba:	4453      	add	r3, sl
 80127bc:	9309      	str	r3, [sp, #36]	; 0x24
 80127be:	f898 3000 	ldrb.w	r3, [r8]
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	f000 80ba 	beq.w	801293c <_vfiprintf_r+0x1ec>
 80127c8:	2300      	movs	r3, #0
 80127ca:	f04f 32ff 	mov.w	r2, #4294967295
 80127ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80127d2:	9304      	str	r3, [sp, #16]
 80127d4:	9307      	str	r3, [sp, #28]
 80127d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80127da:	931a      	str	r3, [sp, #104]	; 0x68
 80127dc:	46a8      	mov	r8, r5
 80127de:	2205      	movs	r2, #5
 80127e0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80127e4:	485e      	ldr	r0, [pc, #376]	; (8012960 <_vfiprintf_r+0x210>)
 80127e6:	f000 fafb 	bl	8012de0 <memchr>
 80127ea:	9b04      	ldr	r3, [sp, #16]
 80127ec:	bb78      	cbnz	r0, 801284e <_vfiprintf_r+0xfe>
 80127ee:	06d9      	lsls	r1, r3, #27
 80127f0:	bf44      	itt	mi
 80127f2:	2220      	movmi	r2, #32
 80127f4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80127f8:	071a      	lsls	r2, r3, #28
 80127fa:	bf44      	itt	mi
 80127fc:	222b      	movmi	r2, #43	; 0x2b
 80127fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012802:	782a      	ldrb	r2, [r5, #0]
 8012804:	2a2a      	cmp	r2, #42	; 0x2a
 8012806:	d02a      	beq.n	801285e <_vfiprintf_r+0x10e>
 8012808:	46a8      	mov	r8, r5
 801280a:	2000      	movs	r0, #0
 801280c:	250a      	movs	r5, #10
 801280e:	9a07      	ldr	r2, [sp, #28]
 8012810:	4641      	mov	r1, r8
 8012812:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012816:	3b30      	subs	r3, #48	; 0x30
 8012818:	2b09      	cmp	r3, #9
 801281a:	d969      	bls.n	80128f0 <_vfiprintf_r+0x1a0>
 801281c:	b360      	cbz	r0, 8012878 <_vfiprintf_r+0x128>
 801281e:	e024      	b.n	801286a <_vfiprintf_r+0x11a>
 8012820:	4b50      	ldr	r3, [pc, #320]	; (8012964 <_vfiprintf_r+0x214>)
 8012822:	429c      	cmp	r4, r3
 8012824:	d101      	bne.n	801282a <_vfiprintf_r+0xda>
 8012826:	68b4      	ldr	r4, [r6, #8]
 8012828:	e7a2      	b.n	8012770 <_vfiprintf_r+0x20>
 801282a:	4b4f      	ldr	r3, [pc, #316]	; (8012968 <_vfiprintf_r+0x218>)
 801282c:	429c      	cmp	r4, r3
 801282e:	bf08      	it	eq
 8012830:	68f4      	ldreq	r4, [r6, #12]
 8012832:	e79d      	b.n	8012770 <_vfiprintf_r+0x20>
 8012834:	4621      	mov	r1, r4
 8012836:	4630      	mov	r0, r6
 8012838:	f7ff fc70 	bl	801211c <__swsetup_r>
 801283c:	2800      	cmp	r0, #0
 801283e:	d09d      	beq.n	801277c <_vfiprintf_r+0x2c>
 8012840:	f04f 30ff 	mov.w	r0, #4294967295
 8012844:	b01d      	add	sp, #116	; 0x74
 8012846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801284a:	46a8      	mov	r8, r5
 801284c:	e7a2      	b.n	8012794 <_vfiprintf_r+0x44>
 801284e:	4a44      	ldr	r2, [pc, #272]	; (8012960 <_vfiprintf_r+0x210>)
 8012850:	4645      	mov	r5, r8
 8012852:	1a80      	subs	r0, r0, r2
 8012854:	fa0b f000 	lsl.w	r0, fp, r0
 8012858:	4318      	orrs	r0, r3
 801285a:	9004      	str	r0, [sp, #16]
 801285c:	e7be      	b.n	80127dc <_vfiprintf_r+0x8c>
 801285e:	9a03      	ldr	r2, [sp, #12]
 8012860:	1d11      	adds	r1, r2, #4
 8012862:	6812      	ldr	r2, [r2, #0]
 8012864:	9103      	str	r1, [sp, #12]
 8012866:	2a00      	cmp	r2, #0
 8012868:	db01      	blt.n	801286e <_vfiprintf_r+0x11e>
 801286a:	9207      	str	r2, [sp, #28]
 801286c:	e004      	b.n	8012878 <_vfiprintf_r+0x128>
 801286e:	4252      	negs	r2, r2
 8012870:	f043 0302 	orr.w	r3, r3, #2
 8012874:	9207      	str	r2, [sp, #28]
 8012876:	9304      	str	r3, [sp, #16]
 8012878:	f898 3000 	ldrb.w	r3, [r8]
 801287c:	2b2e      	cmp	r3, #46	; 0x2e
 801287e:	d10e      	bne.n	801289e <_vfiprintf_r+0x14e>
 8012880:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012884:	2b2a      	cmp	r3, #42	; 0x2a
 8012886:	d138      	bne.n	80128fa <_vfiprintf_r+0x1aa>
 8012888:	9b03      	ldr	r3, [sp, #12]
 801288a:	f108 0802 	add.w	r8, r8, #2
 801288e:	1d1a      	adds	r2, r3, #4
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	9203      	str	r2, [sp, #12]
 8012894:	2b00      	cmp	r3, #0
 8012896:	bfb8      	it	lt
 8012898:	f04f 33ff 	movlt.w	r3, #4294967295
 801289c:	9305      	str	r3, [sp, #20]
 801289e:	4d33      	ldr	r5, [pc, #204]	; (801296c <_vfiprintf_r+0x21c>)
 80128a0:	2203      	movs	r2, #3
 80128a2:	f898 1000 	ldrb.w	r1, [r8]
 80128a6:	4628      	mov	r0, r5
 80128a8:	f000 fa9a 	bl	8012de0 <memchr>
 80128ac:	b140      	cbz	r0, 80128c0 <_vfiprintf_r+0x170>
 80128ae:	2340      	movs	r3, #64	; 0x40
 80128b0:	1b40      	subs	r0, r0, r5
 80128b2:	fa03 f000 	lsl.w	r0, r3, r0
 80128b6:	9b04      	ldr	r3, [sp, #16]
 80128b8:	f108 0801 	add.w	r8, r8, #1
 80128bc:	4303      	orrs	r3, r0
 80128be:	9304      	str	r3, [sp, #16]
 80128c0:	f898 1000 	ldrb.w	r1, [r8]
 80128c4:	2206      	movs	r2, #6
 80128c6:	482a      	ldr	r0, [pc, #168]	; (8012970 <_vfiprintf_r+0x220>)
 80128c8:	f108 0701 	add.w	r7, r8, #1
 80128cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80128d0:	f000 fa86 	bl	8012de0 <memchr>
 80128d4:	2800      	cmp	r0, #0
 80128d6:	d037      	beq.n	8012948 <_vfiprintf_r+0x1f8>
 80128d8:	4b26      	ldr	r3, [pc, #152]	; (8012974 <_vfiprintf_r+0x224>)
 80128da:	bb1b      	cbnz	r3, 8012924 <_vfiprintf_r+0x1d4>
 80128dc:	9b03      	ldr	r3, [sp, #12]
 80128de:	3307      	adds	r3, #7
 80128e0:	f023 0307 	bic.w	r3, r3, #7
 80128e4:	3308      	adds	r3, #8
 80128e6:	9303      	str	r3, [sp, #12]
 80128e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80128ea:	444b      	add	r3, r9
 80128ec:	9309      	str	r3, [sp, #36]	; 0x24
 80128ee:	e750      	b.n	8012792 <_vfiprintf_r+0x42>
 80128f0:	fb05 3202 	mla	r2, r5, r2, r3
 80128f4:	2001      	movs	r0, #1
 80128f6:	4688      	mov	r8, r1
 80128f8:	e78a      	b.n	8012810 <_vfiprintf_r+0xc0>
 80128fa:	2300      	movs	r3, #0
 80128fc:	250a      	movs	r5, #10
 80128fe:	4619      	mov	r1, r3
 8012900:	f108 0801 	add.w	r8, r8, #1
 8012904:	9305      	str	r3, [sp, #20]
 8012906:	4640      	mov	r0, r8
 8012908:	f810 2b01 	ldrb.w	r2, [r0], #1
 801290c:	3a30      	subs	r2, #48	; 0x30
 801290e:	2a09      	cmp	r2, #9
 8012910:	d903      	bls.n	801291a <_vfiprintf_r+0x1ca>
 8012912:	2b00      	cmp	r3, #0
 8012914:	d0c3      	beq.n	801289e <_vfiprintf_r+0x14e>
 8012916:	9105      	str	r1, [sp, #20]
 8012918:	e7c1      	b.n	801289e <_vfiprintf_r+0x14e>
 801291a:	fb05 2101 	mla	r1, r5, r1, r2
 801291e:	2301      	movs	r3, #1
 8012920:	4680      	mov	r8, r0
 8012922:	e7f0      	b.n	8012906 <_vfiprintf_r+0x1b6>
 8012924:	ab03      	add	r3, sp, #12
 8012926:	9300      	str	r3, [sp, #0]
 8012928:	4622      	mov	r2, r4
 801292a:	4b13      	ldr	r3, [pc, #76]	; (8012978 <_vfiprintf_r+0x228>)
 801292c:	a904      	add	r1, sp, #16
 801292e:	4630      	mov	r0, r6
 8012930:	f3af 8000 	nop.w
 8012934:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012938:	4681      	mov	r9, r0
 801293a:	d1d5      	bne.n	80128e8 <_vfiprintf_r+0x198>
 801293c:	89a3      	ldrh	r3, [r4, #12]
 801293e:	065b      	lsls	r3, r3, #25
 8012940:	f53f af7e 	bmi.w	8012840 <_vfiprintf_r+0xf0>
 8012944:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012946:	e77d      	b.n	8012844 <_vfiprintf_r+0xf4>
 8012948:	ab03      	add	r3, sp, #12
 801294a:	9300      	str	r3, [sp, #0]
 801294c:	4622      	mov	r2, r4
 801294e:	4b0a      	ldr	r3, [pc, #40]	; (8012978 <_vfiprintf_r+0x228>)
 8012950:	a904      	add	r1, sp, #16
 8012952:	4630      	mov	r0, r6
 8012954:	f000 f888 	bl	8012a68 <_printf_i>
 8012958:	e7ec      	b.n	8012934 <_vfiprintf_r+0x1e4>
 801295a:	bf00      	nop
 801295c:	080229d8 	.word	0x080229d8
 8012960:	08022a18 	.word	0x08022a18
 8012964:	080229f8 	.word	0x080229f8
 8012968:	080229b8 	.word	0x080229b8
 801296c:	08022a1e 	.word	0x08022a1e
 8012970:	08022a22 	.word	0x08022a22
 8012974:	00000000 	.word	0x00000000
 8012978:	0801272b 	.word	0x0801272b

0801297c <_printf_common>:
 801297c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012980:	4691      	mov	r9, r2
 8012982:	461f      	mov	r7, r3
 8012984:	688a      	ldr	r2, [r1, #8]
 8012986:	690b      	ldr	r3, [r1, #16]
 8012988:	4606      	mov	r6, r0
 801298a:	4293      	cmp	r3, r2
 801298c:	bfb8      	it	lt
 801298e:	4613      	movlt	r3, r2
 8012990:	f8c9 3000 	str.w	r3, [r9]
 8012994:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012998:	460c      	mov	r4, r1
 801299a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801299e:	b112      	cbz	r2, 80129a6 <_printf_common+0x2a>
 80129a0:	3301      	adds	r3, #1
 80129a2:	f8c9 3000 	str.w	r3, [r9]
 80129a6:	6823      	ldr	r3, [r4, #0]
 80129a8:	0699      	lsls	r1, r3, #26
 80129aa:	bf42      	ittt	mi
 80129ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 80129b0:	3302      	addmi	r3, #2
 80129b2:	f8c9 3000 	strmi.w	r3, [r9]
 80129b6:	6825      	ldr	r5, [r4, #0]
 80129b8:	f015 0506 	ands.w	r5, r5, #6
 80129bc:	d107      	bne.n	80129ce <_printf_common+0x52>
 80129be:	f104 0a19 	add.w	sl, r4, #25
 80129c2:	68e3      	ldr	r3, [r4, #12]
 80129c4:	f8d9 2000 	ldr.w	r2, [r9]
 80129c8:	1a9b      	subs	r3, r3, r2
 80129ca:	42ab      	cmp	r3, r5
 80129cc:	dc29      	bgt.n	8012a22 <_printf_common+0xa6>
 80129ce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80129d2:	6822      	ldr	r2, [r4, #0]
 80129d4:	3300      	adds	r3, #0
 80129d6:	bf18      	it	ne
 80129d8:	2301      	movne	r3, #1
 80129da:	0692      	lsls	r2, r2, #26
 80129dc:	d42e      	bmi.n	8012a3c <_printf_common+0xc0>
 80129de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80129e2:	4639      	mov	r1, r7
 80129e4:	4630      	mov	r0, r6
 80129e6:	47c0      	blx	r8
 80129e8:	3001      	adds	r0, #1
 80129ea:	d021      	beq.n	8012a30 <_printf_common+0xb4>
 80129ec:	6823      	ldr	r3, [r4, #0]
 80129ee:	68e5      	ldr	r5, [r4, #12]
 80129f0:	f003 0306 	and.w	r3, r3, #6
 80129f4:	2b04      	cmp	r3, #4
 80129f6:	bf18      	it	ne
 80129f8:	2500      	movne	r5, #0
 80129fa:	f8d9 2000 	ldr.w	r2, [r9]
 80129fe:	f04f 0900 	mov.w	r9, #0
 8012a02:	bf08      	it	eq
 8012a04:	1aad      	subeq	r5, r5, r2
 8012a06:	68a3      	ldr	r3, [r4, #8]
 8012a08:	6922      	ldr	r2, [r4, #16]
 8012a0a:	bf08      	it	eq
 8012a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012a10:	4293      	cmp	r3, r2
 8012a12:	bfc4      	itt	gt
 8012a14:	1a9b      	subgt	r3, r3, r2
 8012a16:	18ed      	addgt	r5, r5, r3
 8012a18:	341a      	adds	r4, #26
 8012a1a:	454d      	cmp	r5, r9
 8012a1c:	d11a      	bne.n	8012a54 <_printf_common+0xd8>
 8012a1e:	2000      	movs	r0, #0
 8012a20:	e008      	b.n	8012a34 <_printf_common+0xb8>
 8012a22:	2301      	movs	r3, #1
 8012a24:	4652      	mov	r2, sl
 8012a26:	4639      	mov	r1, r7
 8012a28:	4630      	mov	r0, r6
 8012a2a:	47c0      	blx	r8
 8012a2c:	3001      	adds	r0, #1
 8012a2e:	d103      	bne.n	8012a38 <_printf_common+0xbc>
 8012a30:	f04f 30ff 	mov.w	r0, #4294967295
 8012a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a38:	3501      	adds	r5, #1
 8012a3a:	e7c2      	b.n	80129c2 <_printf_common+0x46>
 8012a3c:	2030      	movs	r0, #48	; 0x30
 8012a3e:	18e1      	adds	r1, r4, r3
 8012a40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012a44:	1c5a      	adds	r2, r3, #1
 8012a46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012a4a:	4422      	add	r2, r4
 8012a4c:	3302      	adds	r3, #2
 8012a4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012a52:	e7c4      	b.n	80129de <_printf_common+0x62>
 8012a54:	2301      	movs	r3, #1
 8012a56:	4622      	mov	r2, r4
 8012a58:	4639      	mov	r1, r7
 8012a5a:	4630      	mov	r0, r6
 8012a5c:	47c0      	blx	r8
 8012a5e:	3001      	adds	r0, #1
 8012a60:	d0e6      	beq.n	8012a30 <_printf_common+0xb4>
 8012a62:	f109 0901 	add.w	r9, r9, #1
 8012a66:	e7d8      	b.n	8012a1a <_printf_common+0x9e>

08012a68 <_printf_i>:
 8012a68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012a6c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012a70:	460c      	mov	r4, r1
 8012a72:	7e09      	ldrb	r1, [r1, #24]
 8012a74:	b085      	sub	sp, #20
 8012a76:	296e      	cmp	r1, #110	; 0x6e
 8012a78:	4617      	mov	r7, r2
 8012a7a:	4606      	mov	r6, r0
 8012a7c:	4698      	mov	r8, r3
 8012a7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012a80:	f000 80b3 	beq.w	8012bea <_printf_i+0x182>
 8012a84:	d822      	bhi.n	8012acc <_printf_i+0x64>
 8012a86:	2963      	cmp	r1, #99	; 0x63
 8012a88:	d036      	beq.n	8012af8 <_printf_i+0x90>
 8012a8a:	d80a      	bhi.n	8012aa2 <_printf_i+0x3a>
 8012a8c:	2900      	cmp	r1, #0
 8012a8e:	f000 80b9 	beq.w	8012c04 <_printf_i+0x19c>
 8012a92:	2958      	cmp	r1, #88	; 0x58
 8012a94:	f000 8083 	beq.w	8012b9e <_printf_i+0x136>
 8012a98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012a9c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012aa0:	e032      	b.n	8012b08 <_printf_i+0xa0>
 8012aa2:	2964      	cmp	r1, #100	; 0x64
 8012aa4:	d001      	beq.n	8012aaa <_printf_i+0x42>
 8012aa6:	2969      	cmp	r1, #105	; 0x69
 8012aa8:	d1f6      	bne.n	8012a98 <_printf_i+0x30>
 8012aaa:	6820      	ldr	r0, [r4, #0]
 8012aac:	6813      	ldr	r3, [r2, #0]
 8012aae:	0605      	lsls	r5, r0, #24
 8012ab0:	f103 0104 	add.w	r1, r3, #4
 8012ab4:	d52a      	bpl.n	8012b0c <_printf_i+0xa4>
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	6011      	str	r1, [r2, #0]
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	da03      	bge.n	8012ac6 <_printf_i+0x5e>
 8012abe:	222d      	movs	r2, #45	; 0x2d
 8012ac0:	425b      	negs	r3, r3
 8012ac2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8012ac6:	486f      	ldr	r0, [pc, #444]	; (8012c84 <_printf_i+0x21c>)
 8012ac8:	220a      	movs	r2, #10
 8012aca:	e039      	b.n	8012b40 <_printf_i+0xd8>
 8012acc:	2973      	cmp	r1, #115	; 0x73
 8012ace:	f000 809d 	beq.w	8012c0c <_printf_i+0x1a4>
 8012ad2:	d808      	bhi.n	8012ae6 <_printf_i+0x7e>
 8012ad4:	296f      	cmp	r1, #111	; 0x6f
 8012ad6:	d020      	beq.n	8012b1a <_printf_i+0xb2>
 8012ad8:	2970      	cmp	r1, #112	; 0x70
 8012ada:	d1dd      	bne.n	8012a98 <_printf_i+0x30>
 8012adc:	6823      	ldr	r3, [r4, #0]
 8012ade:	f043 0320 	orr.w	r3, r3, #32
 8012ae2:	6023      	str	r3, [r4, #0]
 8012ae4:	e003      	b.n	8012aee <_printf_i+0x86>
 8012ae6:	2975      	cmp	r1, #117	; 0x75
 8012ae8:	d017      	beq.n	8012b1a <_printf_i+0xb2>
 8012aea:	2978      	cmp	r1, #120	; 0x78
 8012aec:	d1d4      	bne.n	8012a98 <_printf_i+0x30>
 8012aee:	2378      	movs	r3, #120	; 0x78
 8012af0:	4865      	ldr	r0, [pc, #404]	; (8012c88 <_printf_i+0x220>)
 8012af2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012af6:	e055      	b.n	8012ba4 <_printf_i+0x13c>
 8012af8:	6813      	ldr	r3, [r2, #0]
 8012afa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012afe:	1d19      	adds	r1, r3, #4
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	6011      	str	r1, [r2, #0]
 8012b04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012b08:	2301      	movs	r3, #1
 8012b0a:	e08c      	b.n	8012c26 <_printf_i+0x1be>
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012b12:	6011      	str	r1, [r2, #0]
 8012b14:	bf18      	it	ne
 8012b16:	b21b      	sxthne	r3, r3
 8012b18:	e7cf      	b.n	8012aba <_printf_i+0x52>
 8012b1a:	6813      	ldr	r3, [r2, #0]
 8012b1c:	6825      	ldr	r5, [r4, #0]
 8012b1e:	1d18      	adds	r0, r3, #4
 8012b20:	6010      	str	r0, [r2, #0]
 8012b22:	0628      	lsls	r0, r5, #24
 8012b24:	d501      	bpl.n	8012b2a <_printf_i+0xc2>
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	e002      	b.n	8012b30 <_printf_i+0xc8>
 8012b2a:	0668      	lsls	r0, r5, #25
 8012b2c:	d5fb      	bpl.n	8012b26 <_printf_i+0xbe>
 8012b2e:	881b      	ldrh	r3, [r3, #0]
 8012b30:	296f      	cmp	r1, #111	; 0x6f
 8012b32:	bf14      	ite	ne
 8012b34:	220a      	movne	r2, #10
 8012b36:	2208      	moveq	r2, #8
 8012b38:	4852      	ldr	r0, [pc, #328]	; (8012c84 <_printf_i+0x21c>)
 8012b3a:	2100      	movs	r1, #0
 8012b3c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012b40:	6865      	ldr	r5, [r4, #4]
 8012b42:	2d00      	cmp	r5, #0
 8012b44:	60a5      	str	r5, [r4, #8]
 8012b46:	f2c0 8095 	blt.w	8012c74 <_printf_i+0x20c>
 8012b4a:	6821      	ldr	r1, [r4, #0]
 8012b4c:	f021 0104 	bic.w	r1, r1, #4
 8012b50:	6021      	str	r1, [r4, #0]
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d13d      	bne.n	8012bd2 <_printf_i+0x16a>
 8012b56:	2d00      	cmp	r5, #0
 8012b58:	f040 808e 	bne.w	8012c78 <_printf_i+0x210>
 8012b5c:	4665      	mov	r5, ip
 8012b5e:	2a08      	cmp	r2, #8
 8012b60:	d10b      	bne.n	8012b7a <_printf_i+0x112>
 8012b62:	6823      	ldr	r3, [r4, #0]
 8012b64:	07db      	lsls	r3, r3, #31
 8012b66:	d508      	bpl.n	8012b7a <_printf_i+0x112>
 8012b68:	6923      	ldr	r3, [r4, #16]
 8012b6a:	6862      	ldr	r2, [r4, #4]
 8012b6c:	429a      	cmp	r2, r3
 8012b6e:	bfde      	ittt	le
 8012b70:	2330      	movle	r3, #48	; 0x30
 8012b72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012b76:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012b7a:	ebac 0305 	sub.w	r3, ip, r5
 8012b7e:	6123      	str	r3, [r4, #16]
 8012b80:	f8cd 8000 	str.w	r8, [sp]
 8012b84:	463b      	mov	r3, r7
 8012b86:	aa03      	add	r2, sp, #12
 8012b88:	4621      	mov	r1, r4
 8012b8a:	4630      	mov	r0, r6
 8012b8c:	f7ff fef6 	bl	801297c <_printf_common>
 8012b90:	3001      	adds	r0, #1
 8012b92:	d14d      	bne.n	8012c30 <_printf_i+0x1c8>
 8012b94:	f04f 30ff 	mov.w	r0, #4294967295
 8012b98:	b005      	add	sp, #20
 8012b9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b9e:	4839      	ldr	r0, [pc, #228]	; (8012c84 <_printf_i+0x21c>)
 8012ba0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012ba4:	6813      	ldr	r3, [r2, #0]
 8012ba6:	6821      	ldr	r1, [r4, #0]
 8012ba8:	1d1d      	adds	r5, r3, #4
 8012baa:	681b      	ldr	r3, [r3, #0]
 8012bac:	6015      	str	r5, [r2, #0]
 8012bae:	060a      	lsls	r2, r1, #24
 8012bb0:	d50b      	bpl.n	8012bca <_printf_i+0x162>
 8012bb2:	07ca      	lsls	r2, r1, #31
 8012bb4:	bf44      	itt	mi
 8012bb6:	f041 0120 	orrmi.w	r1, r1, #32
 8012bba:	6021      	strmi	r1, [r4, #0]
 8012bbc:	b91b      	cbnz	r3, 8012bc6 <_printf_i+0x15e>
 8012bbe:	6822      	ldr	r2, [r4, #0]
 8012bc0:	f022 0220 	bic.w	r2, r2, #32
 8012bc4:	6022      	str	r2, [r4, #0]
 8012bc6:	2210      	movs	r2, #16
 8012bc8:	e7b7      	b.n	8012b3a <_printf_i+0xd2>
 8012bca:	064d      	lsls	r5, r1, #25
 8012bcc:	bf48      	it	mi
 8012bce:	b29b      	uxthmi	r3, r3
 8012bd0:	e7ef      	b.n	8012bb2 <_printf_i+0x14a>
 8012bd2:	4665      	mov	r5, ip
 8012bd4:	fbb3 f1f2 	udiv	r1, r3, r2
 8012bd8:	fb02 3311 	mls	r3, r2, r1, r3
 8012bdc:	5cc3      	ldrb	r3, [r0, r3]
 8012bde:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012be2:	460b      	mov	r3, r1
 8012be4:	2900      	cmp	r1, #0
 8012be6:	d1f5      	bne.n	8012bd4 <_printf_i+0x16c>
 8012be8:	e7b9      	b.n	8012b5e <_printf_i+0xf6>
 8012bea:	6813      	ldr	r3, [r2, #0]
 8012bec:	6825      	ldr	r5, [r4, #0]
 8012bee:	1d18      	adds	r0, r3, #4
 8012bf0:	6961      	ldr	r1, [r4, #20]
 8012bf2:	6010      	str	r0, [r2, #0]
 8012bf4:	0628      	lsls	r0, r5, #24
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	d501      	bpl.n	8012bfe <_printf_i+0x196>
 8012bfa:	6019      	str	r1, [r3, #0]
 8012bfc:	e002      	b.n	8012c04 <_printf_i+0x19c>
 8012bfe:	066a      	lsls	r2, r5, #25
 8012c00:	d5fb      	bpl.n	8012bfa <_printf_i+0x192>
 8012c02:	8019      	strh	r1, [r3, #0]
 8012c04:	2300      	movs	r3, #0
 8012c06:	4665      	mov	r5, ip
 8012c08:	6123      	str	r3, [r4, #16]
 8012c0a:	e7b9      	b.n	8012b80 <_printf_i+0x118>
 8012c0c:	6813      	ldr	r3, [r2, #0]
 8012c0e:	1d19      	adds	r1, r3, #4
 8012c10:	6011      	str	r1, [r2, #0]
 8012c12:	681d      	ldr	r5, [r3, #0]
 8012c14:	6862      	ldr	r2, [r4, #4]
 8012c16:	2100      	movs	r1, #0
 8012c18:	4628      	mov	r0, r5
 8012c1a:	f000 f8e1 	bl	8012de0 <memchr>
 8012c1e:	b108      	cbz	r0, 8012c24 <_printf_i+0x1bc>
 8012c20:	1b40      	subs	r0, r0, r5
 8012c22:	6060      	str	r0, [r4, #4]
 8012c24:	6863      	ldr	r3, [r4, #4]
 8012c26:	6123      	str	r3, [r4, #16]
 8012c28:	2300      	movs	r3, #0
 8012c2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012c2e:	e7a7      	b.n	8012b80 <_printf_i+0x118>
 8012c30:	6923      	ldr	r3, [r4, #16]
 8012c32:	462a      	mov	r2, r5
 8012c34:	4639      	mov	r1, r7
 8012c36:	4630      	mov	r0, r6
 8012c38:	47c0      	blx	r8
 8012c3a:	3001      	adds	r0, #1
 8012c3c:	d0aa      	beq.n	8012b94 <_printf_i+0x12c>
 8012c3e:	6823      	ldr	r3, [r4, #0]
 8012c40:	079b      	lsls	r3, r3, #30
 8012c42:	d413      	bmi.n	8012c6c <_printf_i+0x204>
 8012c44:	68e0      	ldr	r0, [r4, #12]
 8012c46:	9b03      	ldr	r3, [sp, #12]
 8012c48:	4298      	cmp	r0, r3
 8012c4a:	bfb8      	it	lt
 8012c4c:	4618      	movlt	r0, r3
 8012c4e:	e7a3      	b.n	8012b98 <_printf_i+0x130>
 8012c50:	2301      	movs	r3, #1
 8012c52:	464a      	mov	r2, r9
 8012c54:	4639      	mov	r1, r7
 8012c56:	4630      	mov	r0, r6
 8012c58:	47c0      	blx	r8
 8012c5a:	3001      	adds	r0, #1
 8012c5c:	d09a      	beq.n	8012b94 <_printf_i+0x12c>
 8012c5e:	3501      	adds	r5, #1
 8012c60:	68e3      	ldr	r3, [r4, #12]
 8012c62:	9a03      	ldr	r2, [sp, #12]
 8012c64:	1a9b      	subs	r3, r3, r2
 8012c66:	42ab      	cmp	r3, r5
 8012c68:	dcf2      	bgt.n	8012c50 <_printf_i+0x1e8>
 8012c6a:	e7eb      	b.n	8012c44 <_printf_i+0x1dc>
 8012c6c:	2500      	movs	r5, #0
 8012c6e:	f104 0919 	add.w	r9, r4, #25
 8012c72:	e7f5      	b.n	8012c60 <_printf_i+0x1f8>
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d1ac      	bne.n	8012bd2 <_printf_i+0x16a>
 8012c78:	7803      	ldrb	r3, [r0, #0]
 8012c7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012c7e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012c82:	e76c      	b.n	8012b5e <_printf_i+0xf6>
 8012c84:	08022a29 	.word	0x08022a29
 8012c88:	08022a3a 	.word	0x08022a3a

08012c8c <_sbrk_r>:
 8012c8c:	b538      	push	{r3, r4, r5, lr}
 8012c8e:	2300      	movs	r3, #0
 8012c90:	4c05      	ldr	r4, [pc, #20]	; (8012ca8 <_sbrk_r+0x1c>)
 8012c92:	4605      	mov	r5, r0
 8012c94:	4608      	mov	r0, r1
 8012c96:	6023      	str	r3, [r4, #0]
 8012c98:	f7ef f892 	bl	8001dc0 <_sbrk>
 8012c9c:	1c43      	adds	r3, r0, #1
 8012c9e:	d102      	bne.n	8012ca6 <_sbrk_r+0x1a>
 8012ca0:	6823      	ldr	r3, [r4, #0]
 8012ca2:	b103      	cbz	r3, 8012ca6 <_sbrk_r+0x1a>
 8012ca4:	602b      	str	r3, [r5, #0]
 8012ca6:	bd38      	pop	{r3, r4, r5, pc}
 8012ca8:	20004e00 	.word	0x20004e00

08012cac <__sread>:
 8012cac:	b510      	push	{r4, lr}
 8012cae:	460c      	mov	r4, r1
 8012cb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012cb4:	f000 f8a4 	bl	8012e00 <_read_r>
 8012cb8:	2800      	cmp	r0, #0
 8012cba:	bfab      	itete	ge
 8012cbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012cbe:	89a3      	ldrhlt	r3, [r4, #12]
 8012cc0:	181b      	addge	r3, r3, r0
 8012cc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012cc6:	bfac      	ite	ge
 8012cc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8012cca:	81a3      	strhlt	r3, [r4, #12]
 8012ccc:	bd10      	pop	{r4, pc}

08012cce <__swrite>:
 8012cce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cd2:	461f      	mov	r7, r3
 8012cd4:	898b      	ldrh	r3, [r1, #12]
 8012cd6:	4605      	mov	r5, r0
 8012cd8:	05db      	lsls	r3, r3, #23
 8012cda:	460c      	mov	r4, r1
 8012cdc:	4616      	mov	r6, r2
 8012cde:	d505      	bpl.n	8012cec <__swrite+0x1e>
 8012ce0:	2302      	movs	r3, #2
 8012ce2:	2200      	movs	r2, #0
 8012ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ce8:	f000 f868 	bl	8012dbc <_lseek_r>
 8012cec:	89a3      	ldrh	r3, [r4, #12]
 8012cee:	4632      	mov	r2, r6
 8012cf0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012cf4:	81a3      	strh	r3, [r4, #12]
 8012cf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cfa:	463b      	mov	r3, r7
 8012cfc:	4628      	mov	r0, r5
 8012cfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d02:	f000 b817 	b.w	8012d34 <_write_r>

08012d06 <__sseek>:
 8012d06:	b510      	push	{r4, lr}
 8012d08:	460c      	mov	r4, r1
 8012d0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d0e:	f000 f855 	bl	8012dbc <_lseek_r>
 8012d12:	1c43      	adds	r3, r0, #1
 8012d14:	89a3      	ldrh	r3, [r4, #12]
 8012d16:	bf15      	itete	ne
 8012d18:	6560      	strne	r0, [r4, #84]	; 0x54
 8012d1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012d1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012d22:	81a3      	strheq	r3, [r4, #12]
 8012d24:	bf18      	it	ne
 8012d26:	81a3      	strhne	r3, [r4, #12]
 8012d28:	bd10      	pop	{r4, pc}

08012d2a <__sclose>:
 8012d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d2e:	f000 b813 	b.w	8012d58 <_close_r>
	...

08012d34 <_write_r>:
 8012d34:	b538      	push	{r3, r4, r5, lr}
 8012d36:	4605      	mov	r5, r0
 8012d38:	4608      	mov	r0, r1
 8012d3a:	4611      	mov	r1, r2
 8012d3c:	2200      	movs	r2, #0
 8012d3e:	4c05      	ldr	r4, [pc, #20]	; (8012d54 <_write_r+0x20>)
 8012d40:	6022      	str	r2, [r4, #0]
 8012d42:	461a      	mov	r2, r3
 8012d44:	f7ee ffef 	bl	8001d26 <_write>
 8012d48:	1c43      	adds	r3, r0, #1
 8012d4a:	d102      	bne.n	8012d52 <_write_r+0x1e>
 8012d4c:	6823      	ldr	r3, [r4, #0]
 8012d4e:	b103      	cbz	r3, 8012d52 <_write_r+0x1e>
 8012d50:	602b      	str	r3, [r5, #0]
 8012d52:	bd38      	pop	{r3, r4, r5, pc}
 8012d54:	20004e00 	.word	0x20004e00

08012d58 <_close_r>:
 8012d58:	b538      	push	{r3, r4, r5, lr}
 8012d5a:	2300      	movs	r3, #0
 8012d5c:	4c05      	ldr	r4, [pc, #20]	; (8012d74 <_close_r+0x1c>)
 8012d5e:	4605      	mov	r5, r0
 8012d60:	4608      	mov	r0, r1
 8012d62:	6023      	str	r3, [r4, #0]
 8012d64:	f7ee fffb 	bl	8001d5e <_close>
 8012d68:	1c43      	adds	r3, r0, #1
 8012d6a:	d102      	bne.n	8012d72 <_close_r+0x1a>
 8012d6c:	6823      	ldr	r3, [r4, #0]
 8012d6e:	b103      	cbz	r3, 8012d72 <_close_r+0x1a>
 8012d70:	602b      	str	r3, [r5, #0]
 8012d72:	bd38      	pop	{r3, r4, r5, pc}
 8012d74:	20004e00 	.word	0x20004e00

08012d78 <_fstat_r>:
 8012d78:	b538      	push	{r3, r4, r5, lr}
 8012d7a:	2300      	movs	r3, #0
 8012d7c:	4c06      	ldr	r4, [pc, #24]	; (8012d98 <_fstat_r+0x20>)
 8012d7e:	4605      	mov	r5, r0
 8012d80:	4608      	mov	r0, r1
 8012d82:	4611      	mov	r1, r2
 8012d84:	6023      	str	r3, [r4, #0]
 8012d86:	f7ee fff5 	bl	8001d74 <_fstat>
 8012d8a:	1c43      	adds	r3, r0, #1
 8012d8c:	d102      	bne.n	8012d94 <_fstat_r+0x1c>
 8012d8e:	6823      	ldr	r3, [r4, #0]
 8012d90:	b103      	cbz	r3, 8012d94 <_fstat_r+0x1c>
 8012d92:	602b      	str	r3, [r5, #0]
 8012d94:	bd38      	pop	{r3, r4, r5, pc}
 8012d96:	bf00      	nop
 8012d98:	20004e00 	.word	0x20004e00

08012d9c <_isatty_r>:
 8012d9c:	b538      	push	{r3, r4, r5, lr}
 8012d9e:	2300      	movs	r3, #0
 8012da0:	4c05      	ldr	r4, [pc, #20]	; (8012db8 <_isatty_r+0x1c>)
 8012da2:	4605      	mov	r5, r0
 8012da4:	4608      	mov	r0, r1
 8012da6:	6023      	str	r3, [r4, #0]
 8012da8:	f7ee fff3 	bl	8001d92 <_isatty>
 8012dac:	1c43      	adds	r3, r0, #1
 8012dae:	d102      	bne.n	8012db6 <_isatty_r+0x1a>
 8012db0:	6823      	ldr	r3, [r4, #0]
 8012db2:	b103      	cbz	r3, 8012db6 <_isatty_r+0x1a>
 8012db4:	602b      	str	r3, [r5, #0]
 8012db6:	bd38      	pop	{r3, r4, r5, pc}
 8012db8:	20004e00 	.word	0x20004e00

08012dbc <_lseek_r>:
 8012dbc:	b538      	push	{r3, r4, r5, lr}
 8012dbe:	4605      	mov	r5, r0
 8012dc0:	4608      	mov	r0, r1
 8012dc2:	4611      	mov	r1, r2
 8012dc4:	2200      	movs	r2, #0
 8012dc6:	4c05      	ldr	r4, [pc, #20]	; (8012ddc <_lseek_r+0x20>)
 8012dc8:	6022      	str	r2, [r4, #0]
 8012dca:	461a      	mov	r2, r3
 8012dcc:	f7ee ffeb 	bl	8001da6 <_lseek>
 8012dd0:	1c43      	adds	r3, r0, #1
 8012dd2:	d102      	bne.n	8012dda <_lseek_r+0x1e>
 8012dd4:	6823      	ldr	r3, [r4, #0]
 8012dd6:	b103      	cbz	r3, 8012dda <_lseek_r+0x1e>
 8012dd8:	602b      	str	r3, [r5, #0]
 8012dda:	bd38      	pop	{r3, r4, r5, pc}
 8012ddc:	20004e00 	.word	0x20004e00

08012de0 <memchr>:
 8012de0:	b510      	push	{r4, lr}
 8012de2:	b2c9      	uxtb	r1, r1
 8012de4:	4402      	add	r2, r0
 8012de6:	4290      	cmp	r0, r2
 8012de8:	4603      	mov	r3, r0
 8012dea:	d101      	bne.n	8012df0 <memchr+0x10>
 8012dec:	2300      	movs	r3, #0
 8012dee:	e003      	b.n	8012df8 <memchr+0x18>
 8012df0:	781c      	ldrb	r4, [r3, #0]
 8012df2:	3001      	adds	r0, #1
 8012df4:	428c      	cmp	r4, r1
 8012df6:	d1f6      	bne.n	8012de6 <memchr+0x6>
 8012df8:	4618      	mov	r0, r3
 8012dfa:	bd10      	pop	{r4, pc}

08012dfc <__malloc_lock>:
 8012dfc:	4770      	bx	lr

08012dfe <__malloc_unlock>:
 8012dfe:	4770      	bx	lr

08012e00 <_read_r>:
 8012e00:	b538      	push	{r3, r4, r5, lr}
 8012e02:	4605      	mov	r5, r0
 8012e04:	4608      	mov	r0, r1
 8012e06:	4611      	mov	r1, r2
 8012e08:	2200      	movs	r2, #0
 8012e0a:	4c05      	ldr	r4, [pc, #20]	; (8012e20 <_read_r+0x20>)
 8012e0c:	6022      	str	r2, [r4, #0]
 8012e0e:	461a      	mov	r2, r3
 8012e10:	f7ee ff6c 	bl	8001cec <_read>
 8012e14:	1c43      	adds	r3, r0, #1
 8012e16:	d102      	bne.n	8012e1e <_read_r+0x1e>
 8012e18:	6823      	ldr	r3, [r4, #0]
 8012e1a:	b103      	cbz	r3, 8012e1e <_read_r+0x1e>
 8012e1c:	602b      	str	r3, [r5, #0]
 8012e1e:	bd38      	pop	{r3, r4, r5, pc}
 8012e20:	20004e00 	.word	0x20004e00

08012e24 <cos>:
 8012e24:	b530      	push	{r4, r5, lr}
 8012e26:	4a18      	ldr	r2, [pc, #96]	; (8012e88 <cos+0x64>)
 8012e28:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012e2c:	4293      	cmp	r3, r2
 8012e2e:	b087      	sub	sp, #28
 8012e30:	dc04      	bgt.n	8012e3c <cos+0x18>
 8012e32:	2200      	movs	r2, #0
 8012e34:	2300      	movs	r3, #0
 8012e36:	f001 f96b 	bl	8014110 <__kernel_cos>
 8012e3a:	e006      	b.n	8012e4a <cos+0x26>
 8012e3c:	4a13      	ldr	r2, [pc, #76]	; (8012e8c <cos+0x68>)
 8012e3e:	4293      	cmp	r3, r2
 8012e40:	dd05      	ble.n	8012e4e <cos+0x2a>
 8012e42:	4602      	mov	r2, r0
 8012e44:	460b      	mov	r3, r1
 8012e46:	f7ed f9f7 	bl	8000238 <__aeabi_dsub>
 8012e4a:	b007      	add	sp, #28
 8012e4c:	bd30      	pop	{r4, r5, pc}
 8012e4e:	aa02      	add	r2, sp, #8
 8012e50:	f000 fec2 	bl	8013bd8 <__ieee754_rem_pio2>
 8012e54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e58:	f000 0403 	and.w	r4, r0, #3
 8012e5c:	2c01      	cmp	r4, #1
 8012e5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012e62:	d008      	beq.n	8012e76 <cos+0x52>
 8012e64:	2c02      	cmp	r4, #2
 8012e66:	d00c      	beq.n	8012e82 <cos+0x5e>
 8012e68:	2c00      	cmp	r4, #0
 8012e6a:	d0e4      	beq.n	8012e36 <cos+0x12>
 8012e6c:	2401      	movs	r4, #1
 8012e6e:	9400      	str	r4, [sp, #0]
 8012e70:	f001 fd56 	bl	8014920 <__kernel_sin>
 8012e74:	e7e9      	b.n	8012e4a <cos+0x26>
 8012e76:	9400      	str	r4, [sp, #0]
 8012e78:	f001 fd52 	bl	8014920 <__kernel_sin>
 8012e7c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8012e80:	e7e3      	b.n	8012e4a <cos+0x26>
 8012e82:	f001 f945 	bl	8014110 <__kernel_cos>
 8012e86:	e7f9      	b.n	8012e7c <cos+0x58>
 8012e88:	3fe921fb 	.word	0x3fe921fb
 8012e8c:	7fefffff 	.word	0x7fefffff

08012e90 <sin>:
 8012e90:	b530      	push	{r4, r5, lr}
 8012e92:	4a1a      	ldr	r2, [pc, #104]	; (8012efc <sin+0x6c>)
 8012e94:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012e98:	4293      	cmp	r3, r2
 8012e9a:	b087      	sub	sp, #28
 8012e9c:	dc06      	bgt.n	8012eac <sin+0x1c>
 8012e9e:	2300      	movs	r3, #0
 8012ea0:	2200      	movs	r2, #0
 8012ea2:	9300      	str	r3, [sp, #0]
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	f001 fd3b 	bl	8014920 <__kernel_sin>
 8012eaa:	e006      	b.n	8012eba <sin+0x2a>
 8012eac:	4a14      	ldr	r2, [pc, #80]	; (8012f00 <sin+0x70>)
 8012eae:	4293      	cmp	r3, r2
 8012eb0:	dd05      	ble.n	8012ebe <sin+0x2e>
 8012eb2:	4602      	mov	r2, r0
 8012eb4:	460b      	mov	r3, r1
 8012eb6:	f7ed f9bf 	bl	8000238 <__aeabi_dsub>
 8012eba:	b007      	add	sp, #28
 8012ebc:	bd30      	pop	{r4, r5, pc}
 8012ebe:	aa02      	add	r2, sp, #8
 8012ec0:	f000 fe8a 	bl	8013bd8 <__ieee754_rem_pio2>
 8012ec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012ec8:	f000 0403 	and.w	r4, r0, #3
 8012ecc:	2c01      	cmp	r4, #1
 8012ece:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012ed2:	d005      	beq.n	8012ee0 <sin+0x50>
 8012ed4:	2c02      	cmp	r4, #2
 8012ed6:	d006      	beq.n	8012ee6 <sin+0x56>
 8012ed8:	b964      	cbnz	r4, 8012ef4 <sin+0x64>
 8012eda:	2401      	movs	r4, #1
 8012edc:	9400      	str	r4, [sp, #0]
 8012ede:	e7e2      	b.n	8012ea6 <sin+0x16>
 8012ee0:	f001 f916 	bl	8014110 <__kernel_cos>
 8012ee4:	e7e9      	b.n	8012eba <sin+0x2a>
 8012ee6:	2401      	movs	r4, #1
 8012ee8:	9400      	str	r4, [sp, #0]
 8012eea:	f001 fd19 	bl	8014920 <__kernel_sin>
 8012eee:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8012ef2:	e7e2      	b.n	8012eba <sin+0x2a>
 8012ef4:	f001 f90c 	bl	8014110 <__kernel_cos>
 8012ef8:	e7f9      	b.n	8012eee <sin+0x5e>
 8012efa:	bf00      	nop
 8012efc:	3fe921fb 	.word	0x3fe921fb
 8012f00:	7fefffff 	.word	0x7fefffff

08012f04 <pow>:
 8012f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f08:	b08f      	sub	sp, #60	; 0x3c
 8012f0a:	461d      	mov	r5, r3
 8012f0c:	4680      	mov	r8, r0
 8012f0e:	4689      	mov	r9, r1
 8012f10:	4614      	mov	r4, r2
 8012f12:	f000 f955 	bl	80131c0 <__ieee754_pow>
 8012f16:	4fa1      	ldr	r7, [pc, #644]	; (801319c <pow+0x298>)
 8012f18:	e9cd 0100 	strd	r0, r1, [sp]
 8012f1c:	f997 3000 	ldrsb.w	r3, [r7]
 8012f20:	463e      	mov	r6, r7
 8012f22:	9302      	str	r3, [sp, #8]
 8012f24:	3301      	adds	r3, #1
 8012f26:	d05f      	beq.n	8012fe8 <pow+0xe4>
 8012f28:	4622      	mov	r2, r4
 8012f2a:	462b      	mov	r3, r5
 8012f2c:	4620      	mov	r0, r4
 8012f2e:	4629      	mov	r1, r5
 8012f30:	f7ed fdd4 	bl	8000adc <__aeabi_dcmpun>
 8012f34:	4682      	mov	sl, r0
 8012f36:	2800      	cmp	r0, #0
 8012f38:	d156      	bne.n	8012fe8 <pow+0xe4>
 8012f3a:	4642      	mov	r2, r8
 8012f3c:	464b      	mov	r3, r9
 8012f3e:	4640      	mov	r0, r8
 8012f40:	4649      	mov	r1, r9
 8012f42:	f7ed fdcb 	bl	8000adc <__aeabi_dcmpun>
 8012f46:	9003      	str	r0, [sp, #12]
 8012f48:	b1e8      	cbz	r0, 8012f86 <pow+0x82>
 8012f4a:	2200      	movs	r2, #0
 8012f4c:	2300      	movs	r3, #0
 8012f4e:	4620      	mov	r0, r4
 8012f50:	4629      	mov	r1, r5
 8012f52:	f7ed fd91 	bl	8000a78 <__aeabi_dcmpeq>
 8012f56:	2800      	cmp	r0, #0
 8012f58:	d046      	beq.n	8012fe8 <pow+0xe4>
 8012f5a:	2301      	movs	r3, #1
 8012f5c:	2200      	movs	r2, #0
 8012f5e:	9304      	str	r3, [sp, #16]
 8012f60:	4b8f      	ldr	r3, [pc, #572]	; (80131a0 <pow+0x29c>)
 8012f62:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8012f66:	9305      	str	r3, [sp, #20]
 8012f68:	4b8e      	ldr	r3, [pc, #568]	; (80131a4 <pow+0x2a0>)
 8012f6a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8012f6e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8012f72:	9b02      	ldr	r3, [sp, #8]
 8012f74:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8012f78:	2b02      	cmp	r3, #2
 8012f7a:	d031      	beq.n	8012fe0 <pow+0xdc>
 8012f7c:	a804      	add	r0, sp, #16
 8012f7e:	f001 fe13 	bl	8014ba8 <matherr>
 8012f82:	bb38      	cbnz	r0, 8012fd4 <pow+0xd0>
 8012f84:	e058      	b.n	8013038 <pow+0x134>
 8012f86:	f04f 0a00 	mov.w	sl, #0
 8012f8a:	f04f 0b00 	mov.w	fp, #0
 8012f8e:	4652      	mov	r2, sl
 8012f90:	465b      	mov	r3, fp
 8012f92:	4640      	mov	r0, r8
 8012f94:	4649      	mov	r1, r9
 8012f96:	f7ed fd6f 	bl	8000a78 <__aeabi_dcmpeq>
 8012f9a:	2800      	cmp	r0, #0
 8012f9c:	d051      	beq.n	8013042 <pow+0x13e>
 8012f9e:	4652      	mov	r2, sl
 8012fa0:	465b      	mov	r3, fp
 8012fa2:	4620      	mov	r0, r4
 8012fa4:	4629      	mov	r1, r5
 8012fa6:	f7ed fd67 	bl	8000a78 <__aeabi_dcmpeq>
 8012faa:	4606      	mov	r6, r0
 8012fac:	b308      	cbz	r0, 8012ff2 <pow+0xee>
 8012fae:	2301      	movs	r3, #1
 8012fb0:	9304      	str	r3, [sp, #16]
 8012fb2:	4b7b      	ldr	r3, [pc, #492]	; (80131a0 <pow+0x29c>)
 8012fb4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8012fb8:	9305      	str	r3, [sp, #20]
 8012fba:	9b03      	ldr	r3, [sp, #12]
 8012fbc:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8012fc0:	930c      	str	r3, [sp, #48]	; 0x30
 8012fc2:	9b02      	ldr	r3, [sp, #8]
 8012fc4:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	d0d7      	beq.n	8012f7c <pow+0x78>
 8012fcc:	2200      	movs	r2, #0
 8012fce:	4b75      	ldr	r3, [pc, #468]	; (80131a4 <pow+0x2a0>)
 8012fd0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8012fd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012fd6:	b11b      	cbz	r3, 8012fe0 <pow+0xdc>
 8012fd8:	f7fe ffa0 	bl	8011f1c <__errno>
 8012fdc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012fde:	6003      	str	r3, [r0, #0]
 8012fe0:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8012fe4:	e9cd 3400 	strd	r3, r4, [sp]
 8012fe8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012fec:	b00f      	add	sp, #60	; 0x3c
 8012fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ff2:	4620      	mov	r0, r4
 8012ff4:	4629      	mov	r1, r5
 8012ff6:	f001 fd4d 	bl	8014a94 <finite>
 8012ffa:	2800      	cmp	r0, #0
 8012ffc:	d0f4      	beq.n	8012fe8 <pow+0xe4>
 8012ffe:	4652      	mov	r2, sl
 8013000:	465b      	mov	r3, fp
 8013002:	4620      	mov	r0, r4
 8013004:	4629      	mov	r1, r5
 8013006:	f7ed fd41 	bl	8000a8c <__aeabi_dcmplt>
 801300a:	2800      	cmp	r0, #0
 801300c:	d0ec      	beq.n	8012fe8 <pow+0xe4>
 801300e:	2301      	movs	r3, #1
 8013010:	9304      	str	r3, [sp, #16]
 8013012:	4b63      	ldr	r3, [pc, #396]	; (80131a0 <pow+0x29c>)
 8013014:	960c      	str	r6, [sp, #48]	; 0x30
 8013016:	9305      	str	r3, [sp, #20]
 8013018:	f997 3000 	ldrsb.w	r3, [r7]
 801301c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8013020:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8013024:	b913      	cbnz	r3, 801302c <pow+0x128>
 8013026:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801302a:	e7a7      	b.n	8012f7c <pow+0x78>
 801302c:	2000      	movs	r0, #0
 801302e:	495e      	ldr	r1, [pc, #376]	; (80131a8 <pow+0x2a4>)
 8013030:	2b02      	cmp	r3, #2
 8013032:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013036:	d1a1      	bne.n	8012f7c <pow+0x78>
 8013038:	f7fe ff70 	bl	8011f1c <__errno>
 801303c:	2321      	movs	r3, #33	; 0x21
 801303e:	6003      	str	r3, [r0, #0]
 8013040:	e7c8      	b.n	8012fd4 <pow+0xd0>
 8013042:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013046:	f001 fd25 	bl	8014a94 <finite>
 801304a:	9002      	str	r0, [sp, #8]
 801304c:	2800      	cmp	r0, #0
 801304e:	d177      	bne.n	8013140 <pow+0x23c>
 8013050:	4640      	mov	r0, r8
 8013052:	4649      	mov	r1, r9
 8013054:	f001 fd1e 	bl	8014a94 <finite>
 8013058:	2800      	cmp	r0, #0
 801305a:	d071      	beq.n	8013140 <pow+0x23c>
 801305c:	4620      	mov	r0, r4
 801305e:	4629      	mov	r1, r5
 8013060:	f001 fd18 	bl	8014a94 <finite>
 8013064:	2800      	cmp	r0, #0
 8013066:	d06b      	beq.n	8013140 <pow+0x23c>
 8013068:	e9dd 2300 	ldrd	r2, r3, [sp]
 801306c:	4619      	mov	r1, r3
 801306e:	4610      	mov	r0, r2
 8013070:	f7ed fd34 	bl	8000adc <__aeabi_dcmpun>
 8013074:	f997 7000 	ldrsb.w	r7, [r7]
 8013078:	4b49      	ldr	r3, [pc, #292]	; (80131a0 <pow+0x29c>)
 801307a:	b1a0      	cbz	r0, 80130a6 <pow+0x1a2>
 801307c:	2201      	movs	r2, #1
 801307e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013082:	9b02      	ldr	r3, [sp, #8]
 8013084:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8013088:	930c      	str	r3, [sp, #48]	; 0x30
 801308a:	e9cd 4508 	strd	r4, r5, [sp, #32]
 801308e:	2f00      	cmp	r7, #0
 8013090:	d0c9      	beq.n	8013026 <pow+0x122>
 8013092:	4652      	mov	r2, sl
 8013094:	465b      	mov	r3, fp
 8013096:	4650      	mov	r0, sl
 8013098:	4659      	mov	r1, fp
 801309a:	f7ed fbaf 	bl	80007fc <__aeabi_ddiv>
 801309e:	2f02      	cmp	r7, #2
 80130a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80130a4:	e7c7      	b.n	8013036 <pow+0x132>
 80130a6:	2203      	movs	r2, #3
 80130a8:	900c      	str	r0, [sp, #48]	; 0x30
 80130aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80130ae:	4620      	mov	r0, r4
 80130b0:	4629      	mov	r1, r5
 80130b2:	2200      	movs	r2, #0
 80130b4:	4b3d      	ldr	r3, [pc, #244]	; (80131ac <pow+0x2a8>)
 80130b6:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80130ba:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80130be:	f7ed fa73 	bl	80005a8 <__aeabi_dmul>
 80130c2:	4604      	mov	r4, r0
 80130c4:	460d      	mov	r5, r1
 80130c6:	bb17      	cbnz	r7, 801310e <pow+0x20a>
 80130c8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80130cc:	4b38      	ldr	r3, [pc, #224]	; (80131b0 <pow+0x2ac>)
 80130ce:	4640      	mov	r0, r8
 80130d0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80130d4:	4649      	mov	r1, r9
 80130d6:	4652      	mov	r2, sl
 80130d8:	465b      	mov	r3, fp
 80130da:	f7ed fcd7 	bl	8000a8c <__aeabi_dcmplt>
 80130de:	2800      	cmp	r0, #0
 80130e0:	d054      	beq.n	801318c <pow+0x288>
 80130e2:	4620      	mov	r0, r4
 80130e4:	4629      	mov	r1, r5
 80130e6:	f001 fd67 	bl	8014bb8 <rint>
 80130ea:	4622      	mov	r2, r4
 80130ec:	462b      	mov	r3, r5
 80130ee:	f7ed fcc3 	bl	8000a78 <__aeabi_dcmpeq>
 80130f2:	b920      	cbnz	r0, 80130fe <pow+0x1fa>
 80130f4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80130f8:	4b2e      	ldr	r3, [pc, #184]	; (80131b4 <pow+0x2b0>)
 80130fa:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80130fe:	f996 3000 	ldrsb.w	r3, [r6]
 8013102:	2b02      	cmp	r3, #2
 8013104:	d142      	bne.n	801318c <pow+0x288>
 8013106:	f7fe ff09 	bl	8011f1c <__errno>
 801310a:	2322      	movs	r3, #34	; 0x22
 801310c:	e797      	b.n	801303e <pow+0x13a>
 801310e:	2200      	movs	r2, #0
 8013110:	4b29      	ldr	r3, [pc, #164]	; (80131b8 <pow+0x2b4>)
 8013112:	4640      	mov	r0, r8
 8013114:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013118:	4649      	mov	r1, r9
 801311a:	4652      	mov	r2, sl
 801311c:	465b      	mov	r3, fp
 801311e:	f7ed fcb5 	bl	8000a8c <__aeabi_dcmplt>
 8013122:	2800      	cmp	r0, #0
 8013124:	d0eb      	beq.n	80130fe <pow+0x1fa>
 8013126:	4620      	mov	r0, r4
 8013128:	4629      	mov	r1, r5
 801312a:	f001 fd45 	bl	8014bb8 <rint>
 801312e:	4622      	mov	r2, r4
 8013130:	462b      	mov	r3, r5
 8013132:	f7ed fca1 	bl	8000a78 <__aeabi_dcmpeq>
 8013136:	2800      	cmp	r0, #0
 8013138:	d1e1      	bne.n	80130fe <pow+0x1fa>
 801313a:	2200      	movs	r2, #0
 801313c:	4b1a      	ldr	r3, [pc, #104]	; (80131a8 <pow+0x2a4>)
 801313e:	e7dc      	b.n	80130fa <pow+0x1f6>
 8013140:	2200      	movs	r2, #0
 8013142:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013146:	2300      	movs	r3, #0
 8013148:	f7ed fc96 	bl	8000a78 <__aeabi_dcmpeq>
 801314c:	2800      	cmp	r0, #0
 801314e:	f43f af4b 	beq.w	8012fe8 <pow+0xe4>
 8013152:	4640      	mov	r0, r8
 8013154:	4649      	mov	r1, r9
 8013156:	f001 fc9d 	bl	8014a94 <finite>
 801315a:	2800      	cmp	r0, #0
 801315c:	f43f af44 	beq.w	8012fe8 <pow+0xe4>
 8013160:	4620      	mov	r0, r4
 8013162:	4629      	mov	r1, r5
 8013164:	f001 fc96 	bl	8014a94 <finite>
 8013168:	2800      	cmp	r0, #0
 801316a:	f43f af3d 	beq.w	8012fe8 <pow+0xe4>
 801316e:	2304      	movs	r3, #4
 8013170:	9304      	str	r3, [sp, #16]
 8013172:	4b0b      	ldr	r3, [pc, #44]	; (80131a0 <pow+0x29c>)
 8013174:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8013178:	9305      	str	r3, [sp, #20]
 801317a:	2300      	movs	r3, #0
 801317c:	2400      	movs	r4, #0
 801317e:	930c      	str	r3, [sp, #48]	; 0x30
 8013180:	2300      	movs	r3, #0
 8013182:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8013186:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 801318a:	e7b8      	b.n	80130fe <pow+0x1fa>
 801318c:	a804      	add	r0, sp, #16
 801318e:	f001 fd0b 	bl	8014ba8 <matherr>
 8013192:	2800      	cmp	r0, #0
 8013194:	f47f af1e 	bne.w	8012fd4 <pow+0xd0>
 8013198:	e7b5      	b.n	8013106 <pow+0x202>
 801319a:	bf00      	nop
 801319c:	200002bc 	.word	0x200002bc
 80131a0:	08022a4b 	.word	0x08022a4b
 80131a4:	3ff00000 	.word	0x3ff00000
 80131a8:	fff00000 	.word	0xfff00000
 80131ac:	3fe00000 	.word	0x3fe00000
 80131b0:	47efffff 	.word	0x47efffff
 80131b4:	c7efffff 	.word	0xc7efffff
 80131b8:	7ff00000 	.word	0x7ff00000
 80131bc:	00000000 	.word	0x00000000

080131c0 <__ieee754_pow>:
 80131c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131c4:	b091      	sub	sp, #68	; 0x44
 80131c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80131ca:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 80131ce:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80131d2:	ea55 0302 	orrs.w	r3, r5, r2
 80131d6:	4607      	mov	r7, r0
 80131d8:	4688      	mov	r8, r1
 80131da:	f000 84b7 	beq.w	8013b4c <__ieee754_pow+0x98c>
 80131de:	4b80      	ldr	r3, [pc, #512]	; (80133e0 <__ieee754_pow+0x220>)
 80131e0:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 80131e4:	429c      	cmp	r4, r3
 80131e6:	4689      	mov	r9, r1
 80131e8:	4682      	mov	sl, r0
 80131ea:	dc09      	bgt.n	8013200 <__ieee754_pow+0x40>
 80131ec:	d103      	bne.n	80131f6 <__ieee754_pow+0x36>
 80131ee:	b938      	cbnz	r0, 8013200 <__ieee754_pow+0x40>
 80131f0:	42a5      	cmp	r5, r4
 80131f2:	dc0d      	bgt.n	8013210 <__ieee754_pow+0x50>
 80131f4:	e001      	b.n	80131fa <__ieee754_pow+0x3a>
 80131f6:	429d      	cmp	r5, r3
 80131f8:	dc02      	bgt.n	8013200 <__ieee754_pow+0x40>
 80131fa:	429d      	cmp	r5, r3
 80131fc:	d10e      	bne.n	801321c <__ieee754_pow+0x5c>
 80131fe:	b16a      	cbz	r2, 801321c <__ieee754_pow+0x5c>
 8013200:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013204:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013208:	ea54 030a 	orrs.w	r3, r4, sl
 801320c:	f000 849e 	beq.w	8013b4c <__ieee754_pow+0x98c>
 8013210:	4874      	ldr	r0, [pc, #464]	; (80133e4 <__ieee754_pow+0x224>)
 8013212:	b011      	add	sp, #68	; 0x44
 8013214:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013218:	f001 bcc8 	b.w	8014bac <nan>
 801321c:	f1b9 0f00 	cmp.w	r9, #0
 8013220:	da53      	bge.n	80132ca <__ieee754_pow+0x10a>
 8013222:	4b71      	ldr	r3, [pc, #452]	; (80133e8 <__ieee754_pow+0x228>)
 8013224:	429d      	cmp	r5, r3
 8013226:	dc4e      	bgt.n	80132c6 <__ieee754_pow+0x106>
 8013228:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801322c:	429d      	cmp	r5, r3
 801322e:	dd4c      	ble.n	80132ca <__ieee754_pow+0x10a>
 8013230:	152b      	asrs	r3, r5, #20
 8013232:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013236:	2b14      	cmp	r3, #20
 8013238:	dd28      	ble.n	801328c <__ieee754_pow+0xcc>
 801323a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801323e:	fa22 f103 	lsr.w	r1, r2, r3
 8013242:	fa01 f303 	lsl.w	r3, r1, r3
 8013246:	4293      	cmp	r3, r2
 8013248:	d13f      	bne.n	80132ca <__ieee754_pow+0x10a>
 801324a:	f001 0101 	and.w	r1, r1, #1
 801324e:	f1c1 0302 	rsb	r3, r1, #2
 8013252:	9300      	str	r3, [sp, #0]
 8013254:	2a00      	cmp	r2, #0
 8013256:	d15c      	bne.n	8013312 <__ieee754_pow+0x152>
 8013258:	4b61      	ldr	r3, [pc, #388]	; (80133e0 <__ieee754_pow+0x220>)
 801325a:	429d      	cmp	r5, r3
 801325c:	d126      	bne.n	80132ac <__ieee754_pow+0xec>
 801325e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8013262:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8013266:	ea53 030a 	orrs.w	r3, r3, sl
 801326a:	f000 846f 	beq.w	8013b4c <__ieee754_pow+0x98c>
 801326e:	4b5f      	ldr	r3, [pc, #380]	; (80133ec <__ieee754_pow+0x22c>)
 8013270:	429c      	cmp	r4, r3
 8013272:	dd2c      	ble.n	80132ce <__ieee754_pow+0x10e>
 8013274:	2e00      	cmp	r6, #0
 8013276:	f280 846f 	bge.w	8013b58 <__ieee754_pow+0x998>
 801327a:	f04f 0b00 	mov.w	fp, #0
 801327e:	f04f 0c00 	mov.w	ip, #0
 8013282:	4658      	mov	r0, fp
 8013284:	4661      	mov	r1, ip
 8013286:	b011      	add	sp, #68	; 0x44
 8013288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801328c:	2a00      	cmp	r2, #0
 801328e:	d13e      	bne.n	801330e <__ieee754_pow+0x14e>
 8013290:	f1c3 0314 	rsb	r3, r3, #20
 8013294:	fa45 f103 	asr.w	r1, r5, r3
 8013298:	fa01 f303 	lsl.w	r3, r1, r3
 801329c:	42ab      	cmp	r3, r5
 801329e:	f040 8463 	bne.w	8013b68 <__ieee754_pow+0x9a8>
 80132a2:	f001 0101 	and.w	r1, r1, #1
 80132a6:	f1c1 0302 	rsb	r3, r1, #2
 80132aa:	9300      	str	r3, [sp, #0]
 80132ac:	4b50      	ldr	r3, [pc, #320]	; (80133f0 <__ieee754_pow+0x230>)
 80132ae:	429d      	cmp	r5, r3
 80132b0:	d114      	bne.n	80132dc <__ieee754_pow+0x11c>
 80132b2:	2e00      	cmp	r6, #0
 80132b4:	f280 8454 	bge.w	8013b60 <__ieee754_pow+0x9a0>
 80132b8:	463a      	mov	r2, r7
 80132ba:	4643      	mov	r3, r8
 80132bc:	2000      	movs	r0, #0
 80132be:	494c      	ldr	r1, [pc, #304]	; (80133f0 <__ieee754_pow+0x230>)
 80132c0:	f7ed fa9c 	bl	80007fc <__aeabi_ddiv>
 80132c4:	e013      	b.n	80132ee <__ieee754_pow+0x12e>
 80132c6:	2302      	movs	r3, #2
 80132c8:	e7c3      	b.n	8013252 <__ieee754_pow+0x92>
 80132ca:	2300      	movs	r3, #0
 80132cc:	e7c1      	b.n	8013252 <__ieee754_pow+0x92>
 80132ce:	2e00      	cmp	r6, #0
 80132d0:	dad3      	bge.n	801327a <__ieee754_pow+0xba>
 80132d2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80132d6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 80132da:	e7d2      	b.n	8013282 <__ieee754_pow+0xc2>
 80132dc:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 80132e0:	d108      	bne.n	80132f4 <__ieee754_pow+0x134>
 80132e2:	463a      	mov	r2, r7
 80132e4:	4643      	mov	r3, r8
 80132e6:	4638      	mov	r0, r7
 80132e8:	4641      	mov	r1, r8
 80132ea:	f7ed f95d 	bl	80005a8 <__aeabi_dmul>
 80132ee:	4683      	mov	fp, r0
 80132f0:	468c      	mov	ip, r1
 80132f2:	e7c6      	b.n	8013282 <__ieee754_pow+0xc2>
 80132f4:	4b3f      	ldr	r3, [pc, #252]	; (80133f4 <__ieee754_pow+0x234>)
 80132f6:	429e      	cmp	r6, r3
 80132f8:	d10b      	bne.n	8013312 <__ieee754_pow+0x152>
 80132fa:	f1b9 0f00 	cmp.w	r9, #0
 80132fe:	db08      	blt.n	8013312 <__ieee754_pow+0x152>
 8013300:	4638      	mov	r0, r7
 8013302:	4641      	mov	r1, r8
 8013304:	b011      	add	sp, #68	; 0x44
 8013306:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801330a:	f000 be55 	b.w	8013fb8 <__ieee754_sqrt>
 801330e:	2300      	movs	r3, #0
 8013310:	9300      	str	r3, [sp, #0]
 8013312:	4638      	mov	r0, r7
 8013314:	4641      	mov	r1, r8
 8013316:	f001 fbb9 	bl	8014a8c <fabs>
 801331a:	4683      	mov	fp, r0
 801331c:	468c      	mov	ip, r1
 801331e:	f1ba 0f00 	cmp.w	sl, #0
 8013322:	d12b      	bne.n	801337c <__ieee754_pow+0x1bc>
 8013324:	b124      	cbz	r4, 8013330 <__ieee754_pow+0x170>
 8013326:	4b32      	ldr	r3, [pc, #200]	; (80133f0 <__ieee754_pow+0x230>)
 8013328:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 801332c:	429a      	cmp	r2, r3
 801332e:	d125      	bne.n	801337c <__ieee754_pow+0x1bc>
 8013330:	2e00      	cmp	r6, #0
 8013332:	da07      	bge.n	8013344 <__ieee754_pow+0x184>
 8013334:	465a      	mov	r2, fp
 8013336:	4663      	mov	r3, ip
 8013338:	2000      	movs	r0, #0
 801333a:	492d      	ldr	r1, [pc, #180]	; (80133f0 <__ieee754_pow+0x230>)
 801333c:	f7ed fa5e 	bl	80007fc <__aeabi_ddiv>
 8013340:	4683      	mov	fp, r0
 8013342:	468c      	mov	ip, r1
 8013344:	f1b9 0f00 	cmp.w	r9, #0
 8013348:	da9b      	bge.n	8013282 <__ieee754_pow+0xc2>
 801334a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801334e:	9b00      	ldr	r3, [sp, #0]
 8013350:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013354:	4323      	orrs	r3, r4
 8013356:	d108      	bne.n	801336a <__ieee754_pow+0x1aa>
 8013358:	465a      	mov	r2, fp
 801335a:	4663      	mov	r3, ip
 801335c:	4658      	mov	r0, fp
 801335e:	4661      	mov	r1, ip
 8013360:	f7ec ff6a 	bl	8000238 <__aeabi_dsub>
 8013364:	4602      	mov	r2, r0
 8013366:	460b      	mov	r3, r1
 8013368:	e7aa      	b.n	80132c0 <__ieee754_pow+0x100>
 801336a:	9b00      	ldr	r3, [sp, #0]
 801336c:	2b01      	cmp	r3, #1
 801336e:	d188      	bne.n	8013282 <__ieee754_pow+0xc2>
 8013370:	4658      	mov	r0, fp
 8013372:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8013376:	4683      	mov	fp, r0
 8013378:	469c      	mov	ip, r3
 801337a:	e782      	b.n	8013282 <__ieee754_pow+0xc2>
 801337c:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8013380:	f109 33ff 	add.w	r3, r9, #4294967295
 8013384:	930d      	str	r3, [sp, #52]	; 0x34
 8013386:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013388:	9b00      	ldr	r3, [sp, #0]
 801338a:	4313      	orrs	r3, r2
 801338c:	d104      	bne.n	8013398 <__ieee754_pow+0x1d8>
 801338e:	463a      	mov	r2, r7
 8013390:	4643      	mov	r3, r8
 8013392:	4638      	mov	r0, r7
 8013394:	4641      	mov	r1, r8
 8013396:	e7e3      	b.n	8013360 <__ieee754_pow+0x1a0>
 8013398:	4b17      	ldr	r3, [pc, #92]	; (80133f8 <__ieee754_pow+0x238>)
 801339a:	429d      	cmp	r5, r3
 801339c:	f340 80fe 	ble.w	801359c <__ieee754_pow+0x3dc>
 80133a0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80133a4:	429d      	cmp	r5, r3
 80133a6:	dd0b      	ble.n	80133c0 <__ieee754_pow+0x200>
 80133a8:	4b10      	ldr	r3, [pc, #64]	; (80133ec <__ieee754_pow+0x22c>)
 80133aa:	429c      	cmp	r4, r3
 80133ac:	dc0e      	bgt.n	80133cc <__ieee754_pow+0x20c>
 80133ae:	2e00      	cmp	r6, #0
 80133b0:	f6bf af63 	bge.w	801327a <__ieee754_pow+0xba>
 80133b4:	a308      	add	r3, pc, #32	; (adr r3, 80133d8 <__ieee754_pow+0x218>)
 80133b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133ba:	4610      	mov	r0, r2
 80133bc:	4619      	mov	r1, r3
 80133be:	e794      	b.n	80132ea <__ieee754_pow+0x12a>
 80133c0:	4b0e      	ldr	r3, [pc, #56]	; (80133fc <__ieee754_pow+0x23c>)
 80133c2:	429c      	cmp	r4, r3
 80133c4:	ddf3      	ble.n	80133ae <__ieee754_pow+0x1ee>
 80133c6:	4b0a      	ldr	r3, [pc, #40]	; (80133f0 <__ieee754_pow+0x230>)
 80133c8:	429c      	cmp	r4, r3
 80133ca:	dd19      	ble.n	8013400 <__ieee754_pow+0x240>
 80133cc:	2e00      	cmp	r6, #0
 80133ce:	dcf1      	bgt.n	80133b4 <__ieee754_pow+0x1f4>
 80133d0:	e753      	b.n	801327a <__ieee754_pow+0xba>
 80133d2:	bf00      	nop
 80133d4:	f3af 8000 	nop.w
 80133d8:	8800759c 	.word	0x8800759c
 80133dc:	7e37e43c 	.word	0x7e37e43c
 80133e0:	7ff00000 	.word	0x7ff00000
 80133e4:	08022a1d 	.word	0x08022a1d
 80133e8:	433fffff 	.word	0x433fffff
 80133ec:	3fefffff 	.word	0x3fefffff
 80133f0:	3ff00000 	.word	0x3ff00000
 80133f4:	3fe00000 	.word	0x3fe00000
 80133f8:	41e00000 	.word	0x41e00000
 80133fc:	3feffffe 	.word	0x3feffffe
 8013400:	4661      	mov	r1, ip
 8013402:	2200      	movs	r2, #0
 8013404:	4b60      	ldr	r3, [pc, #384]	; (8013588 <__ieee754_pow+0x3c8>)
 8013406:	4658      	mov	r0, fp
 8013408:	f7ec ff16 	bl	8000238 <__aeabi_dsub>
 801340c:	a354      	add	r3, pc, #336	; (adr r3, 8013560 <__ieee754_pow+0x3a0>)
 801340e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013412:	4604      	mov	r4, r0
 8013414:	460d      	mov	r5, r1
 8013416:	f7ed f8c7 	bl	80005a8 <__aeabi_dmul>
 801341a:	a353      	add	r3, pc, #332	; (adr r3, 8013568 <__ieee754_pow+0x3a8>)
 801341c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013420:	4606      	mov	r6, r0
 8013422:	460f      	mov	r7, r1
 8013424:	4620      	mov	r0, r4
 8013426:	4629      	mov	r1, r5
 8013428:	f7ed f8be 	bl	80005a8 <__aeabi_dmul>
 801342c:	2200      	movs	r2, #0
 801342e:	4682      	mov	sl, r0
 8013430:	468b      	mov	fp, r1
 8013432:	4b56      	ldr	r3, [pc, #344]	; (801358c <__ieee754_pow+0x3cc>)
 8013434:	4620      	mov	r0, r4
 8013436:	4629      	mov	r1, r5
 8013438:	f7ed f8b6 	bl	80005a8 <__aeabi_dmul>
 801343c:	4602      	mov	r2, r0
 801343e:	460b      	mov	r3, r1
 8013440:	a14b      	add	r1, pc, #300	; (adr r1, 8013570 <__ieee754_pow+0x3b0>)
 8013442:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013446:	f7ec fef7 	bl	8000238 <__aeabi_dsub>
 801344a:	4622      	mov	r2, r4
 801344c:	462b      	mov	r3, r5
 801344e:	f7ed f8ab 	bl	80005a8 <__aeabi_dmul>
 8013452:	4602      	mov	r2, r0
 8013454:	460b      	mov	r3, r1
 8013456:	2000      	movs	r0, #0
 8013458:	494d      	ldr	r1, [pc, #308]	; (8013590 <__ieee754_pow+0x3d0>)
 801345a:	f7ec feed 	bl	8000238 <__aeabi_dsub>
 801345e:	4622      	mov	r2, r4
 8013460:	462b      	mov	r3, r5
 8013462:	4680      	mov	r8, r0
 8013464:	4689      	mov	r9, r1
 8013466:	4620      	mov	r0, r4
 8013468:	4629      	mov	r1, r5
 801346a:	f7ed f89d 	bl	80005a8 <__aeabi_dmul>
 801346e:	4602      	mov	r2, r0
 8013470:	460b      	mov	r3, r1
 8013472:	4640      	mov	r0, r8
 8013474:	4649      	mov	r1, r9
 8013476:	f7ed f897 	bl	80005a8 <__aeabi_dmul>
 801347a:	a33f      	add	r3, pc, #252	; (adr r3, 8013578 <__ieee754_pow+0x3b8>)
 801347c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013480:	f7ed f892 	bl	80005a8 <__aeabi_dmul>
 8013484:	4602      	mov	r2, r0
 8013486:	460b      	mov	r3, r1
 8013488:	4650      	mov	r0, sl
 801348a:	4659      	mov	r1, fp
 801348c:	f7ec fed4 	bl	8000238 <__aeabi_dsub>
 8013490:	4602      	mov	r2, r0
 8013492:	460b      	mov	r3, r1
 8013494:	4604      	mov	r4, r0
 8013496:	460d      	mov	r5, r1
 8013498:	4630      	mov	r0, r6
 801349a:	4639      	mov	r1, r7
 801349c:	f7ec fece 	bl	800023c <__adddf3>
 80134a0:	2000      	movs	r0, #0
 80134a2:	468b      	mov	fp, r1
 80134a4:	4682      	mov	sl, r0
 80134a6:	4632      	mov	r2, r6
 80134a8:	463b      	mov	r3, r7
 80134aa:	f7ec fec5 	bl	8000238 <__aeabi_dsub>
 80134ae:	4602      	mov	r2, r0
 80134b0:	460b      	mov	r3, r1
 80134b2:	4620      	mov	r0, r4
 80134b4:	4629      	mov	r1, r5
 80134b6:	f7ec febf 	bl	8000238 <__aeabi_dsub>
 80134ba:	9b00      	ldr	r3, [sp, #0]
 80134bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80134be:	3b01      	subs	r3, #1
 80134c0:	4313      	orrs	r3, r2
 80134c2:	f04f 0300 	mov.w	r3, #0
 80134c6:	bf0c      	ite	eq
 80134c8:	4c32      	ldreq	r4, [pc, #200]	; (8013594 <__ieee754_pow+0x3d4>)
 80134ca:	4c2f      	ldrne	r4, [pc, #188]	; (8013588 <__ieee754_pow+0x3c8>)
 80134cc:	4606      	mov	r6, r0
 80134ce:	e9cd 3400 	strd	r3, r4, [sp]
 80134d2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80134d6:	2400      	movs	r4, #0
 80134d8:	460f      	mov	r7, r1
 80134da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80134de:	4622      	mov	r2, r4
 80134e0:	462b      	mov	r3, r5
 80134e2:	f7ec fea9 	bl	8000238 <__aeabi_dsub>
 80134e6:	4652      	mov	r2, sl
 80134e8:	465b      	mov	r3, fp
 80134ea:	f7ed f85d 	bl	80005a8 <__aeabi_dmul>
 80134ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80134f2:	4680      	mov	r8, r0
 80134f4:	4689      	mov	r9, r1
 80134f6:	4630      	mov	r0, r6
 80134f8:	4639      	mov	r1, r7
 80134fa:	f7ed f855 	bl	80005a8 <__aeabi_dmul>
 80134fe:	4602      	mov	r2, r0
 8013500:	460b      	mov	r3, r1
 8013502:	4640      	mov	r0, r8
 8013504:	4649      	mov	r1, r9
 8013506:	f7ec fe99 	bl	800023c <__adddf3>
 801350a:	4622      	mov	r2, r4
 801350c:	462b      	mov	r3, r5
 801350e:	4680      	mov	r8, r0
 8013510:	4689      	mov	r9, r1
 8013512:	4650      	mov	r0, sl
 8013514:	4659      	mov	r1, fp
 8013516:	f7ed f847 	bl	80005a8 <__aeabi_dmul>
 801351a:	4604      	mov	r4, r0
 801351c:	460d      	mov	r5, r1
 801351e:	460b      	mov	r3, r1
 8013520:	4602      	mov	r2, r0
 8013522:	4649      	mov	r1, r9
 8013524:	4640      	mov	r0, r8
 8013526:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801352a:	f7ec fe87 	bl	800023c <__adddf3>
 801352e:	4b1a      	ldr	r3, [pc, #104]	; (8013598 <__ieee754_pow+0x3d8>)
 8013530:	4682      	mov	sl, r0
 8013532:	4299      	cmp	r1, r3
 8013534:	460f      	mov	r7, r1
 8013536:	460e      	mov	r6, r1
 8013538:	f340 82e1 	ble.w	8013afe <__ieee754_pow+0x93e>
 801353c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8013540:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8013544:	4303      	orrs	r3, r0
 8013546:	f000 81db 	beq.w	8013900 <__ieee754_pow+0x740>
 801354a:	a30d      	add	r3, pc, #52	; (adr r3, 8013580 <__ieee754_pow+0x3c0>)
 801354c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013550:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013554:	f7ed f828 	bl	80005a8 <__aeabi_dmul>
 8013558:	a309      	add	r3, pc, #36	; (adr r3, 8013580 <__ieee754_pow+0x3c0>)
 801355a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801355e:	e6c4      	b.n	80132ea <__ieee754_pow+0x12a>
 8013560:	60000000 	.word	0x60000000
 8013564:	3ff71547 	.word	0x3ff71547
 8013568:	f85ddf44 	.word	0xf85ddf44
 801356c:	3e54ae0b 	.word	0x3e54ae0b
 8013570:	55555555 	.word	0x55555555
 8013574:	3fd55555 	.word	0x3fd55555
 8013578:	652b82fe 	.word	0x652b82fe
 801357c:	3ff71547 	.word	0x3ff71547
 8013580:	8800759c 	.word	0x8800759c
 8013584:	7e37e43c 	.word	0x7e37e43c
 8013588:	3ff00000 	.word	0x3ff00000
 801358c:	3fd00000 	.word	0x3fd00000
 8013590:	3fe00000 	.word	0x3fe00000
 8013594:	bff00000 	.word	0xbff00000
 8013598:	408fffff 	.word	0x408fffff
 801359c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80135a0:	f04f 0200 	mov.w	r2, #0
 80135a4:	da08      	bge.n	80135b8 <__ieee754_pow+0x3f8>
 80135a6:	4658      	mov	r0, fp
 80135a8:	4bcd      	ldr	r3, [pc, #820]	; (80138e0 <__ieee754_pow+0x720>)
 80135aa:	4661      	mov	r1, ip
 80135ac:	f7ec fffc 	bl	80005a8 <__aeabi_dmul>
 80135b0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80135b4:	4683      	mov	fp, r0
 80135b6:	460c      	mov	r4, r1
 80135b8:	1523      	asrs	r3, r4, #20
 80135ba:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80135be:	4413      	add	r3, r2
 80135c0:	930c      	str	r3, [sp, #48]	; 0x30
 80135c2:	4bc8      	ldr	r3, [pc, #800]	; (80138e4 <__ieee754_pow+0x724>)
 80135c4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80135c8:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80135cc:	429c      	cmp	r4, r3
 80135ce:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80135d2:	dd08      	ble.n	80135e6 <__ieee754_pow+0x426>
 80135d4:	4bc4      	ldr	r3, [pc, #784]	; (80138e8 <__ieee754_pow+0x728>)
 80135d6:	429c      	cmp	r4, r3
 80135d8:	f340 815b 	ble.w	8013892 <__ieee754_pow+0x6d2>
 80135dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80135de:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80135e2:	3301      	adds	r3, #1
 80135e4:	930c      	str	r3, [sp, #48]	; 0x30
 80135e6:	f04f 0800 	mov.w	r8, #0
 80135ea:	4658      	mov	r0, fp
 80135ec:	4629      	mov	r1, r5
 80135ee:	4bbf      	ldr	r3, [pc, #764]	; (80138ec <__ieee754_pow+0x72c>)
 80135f0:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 80135f4:	444b      	add	r3, r9
 80135f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80135fa:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80135fe:	461a      	mov	r2, r3
 8013600:	4623      	mov	r3, r4
 8013602:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013606:	f7ec fe17 	bl	8000238 <__aeabi_dsub>
 801360a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801360e:	4606      	mov	r6, r0
 8013610:	460f      	mov	r7, r1
 8013612:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013616:	f7ec fe11 	bl	800023c <__adddf3>
 801361a:	4602      	mov	r2, r0
 801361c:	460b      	mov	r3, r1
 801361e:	2000      	movs	r0, #0
 8013620:	49b3      	ldr	r1, [pc, #716]	; (80138f0 <__ieee754_pow+0x730>)
 8013622:	f7ed f8eb 	bl	80007fc <__aeabi_ddiv>
 8013626:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801362a:	4602      	mov	r2, r0
 801362c:	460b      	mov	r3, r1
 801362e:	4630      	mov	r0, r6
 8013630:	4639      	mov	r1, r7
 8013632:	f7ec ffb9 	bl	80005a8 <__aeabi_dmul>
 8013636:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801363a:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 801363e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013642:	2300      	movs	r3, #0
 8013644:	2200      	movs	r2, #0
 8013646:	106d      	asrs	r5, r5, #1
 8013648:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801364c:	9304      	str	r3, [sp, #16]
 801364e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8013652:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8013656:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 801365a:	4650      	mov	r0, sl
 801365c:	4659      	mov	r1, fp
 801365e:	4614      	mov	r4, r2
 8013660:	461d      	mov	r5, r3
 8013662:	f7ec ffa1 	bl	80005a8 <__aeabi_dmul>
 8013666:	4602      	mov	r2, r0
 8013668:	460b      	mov	r3, r1
 801366a:	4630      	mov	r0, r6
 801366c:	4639      	mov	r1, r7
 801366e:	f7ec fde3 	bl	8000238 <__aeabi_dsub>
 8013672:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013676:	4606      	mov	r6, r0
 8013678:	460f      	mov	r7, r1
 801367a:	4620      	mov	r0, r4
 801367c:	4629      	mov	r1, r5
 801367e:	f7ec fddb 	bl	8000238 <__aeabi_dsub>
 8013682:	4602      	mov	r2, r0
 8013684:	460b      	mov	r3, r1
 8013686:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801368a:	f7ec fdd5 	bl	8000238 <__aeabi_dsub>
 801368e:	4652      	mov	r2, sl
 8013690:	465b      	mov	r3, fp
 8013692:	f7ec ff89 	bl	80005a8 <__aeabi_dmul>
 8013696:	4602      	mov	r2, r0
 8013698:	460b      	mov	r3, r1
 801369a:	4630      	mov	r0, r6
 801369c:	4639      	mov	r1, r7
 801369e:	f7ec fdcb 	bl	8000238 <__aeabi_dsub>
 80136a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80136a6:	f7ec ff7f 	bl	80005a8 <__aeabi_dmul>
 80136aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80136ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80136b2:	4610      	mov	r0, r2
 80136b4:	4619      	mov	r1, r3
 80136b6:	f7ec ff77 	bl	80005a8 <__aeabi_dmul>
 80136ba:	a377      	add	r3, pc, #476	; (adr r3, 8013898 <__ieee754_pow+0x6d8>)
 80136bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136c0:	4604      	mov	r4, r0
 80136c2:	460d      	mov	r5, r1
 80136c4:	f7ec ff70 	bl	80005a8 <__aeabi_dmul>
 80136c8:	a375      	add	r3, pc, #468	; (adr r3, 80138a0 <__ieee754_pow+0x6e0>)
 80136ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ce:	f7ec fdb5 	bl	800023c <__adddf3>
 80136d2:	4622      	mov	r2, r4
 80136d4:	462b      	mov	r3, r5
 80136d6:	f7ec ff67 	bl	80005a8 <__aeabi_dmul>
 80136da:	a373      	add	r3, pc, #460	; (adr r3, 80138a8 <__ieee754_pow+0x6e8>)
 80136dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136e0:	f7ec fdac 	bl	800023c <__adddf3>
 80136e4:	4622      	mov	r2, r4
 80136e6:	462b      	mov	r3, r5
 80136e8:	f7ec ff5e 	bl	80005a8 <__aeabi_dmul>
 80136ec:	a370      	add	r3, pc, #448	; (adr r3, 80138b0 <__ieee754_pow+0x6f0>)
 80136ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136f2:	f7ec fda3 	bl	800023c <__adddf3>
 80136f6:	4622      	mov	r2, r4
 80136f8:	462b      	mov	r3, r5
 80136fa:	f7ec ff55 	bl	80005a8 <__aeabi_dmul>
 80136fe:	a36e      	add	r3, pc, #440	; (adr r3, 80138b8 <__ieee754_pow+0x6f8>)
 8013700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013704:	f7ec fd9a 	bl	800023c <__adddf3>
 8013708:	4622      	mov	r2, r4
 801370a:	462b      	mov	r3, r5
 801370c:	f7ec ff4c 	bl	80005a8 <__aeabi_dmul>
 8013710:	a36b      	add	r3, pc, #428	; (adr r3, 80138c0 <__ieee754_pow+0x700>)
 8013712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013716:	f7ec fd91 	bl	800023c <__adddf3>
 801371a:	4622      	mov	r2, r4
 801371c:	4606      	mov	r6, r0
 801371e:	460f      	mov	r7, r1
 8013720:	462b      	mov	r3, r5
 8013722:	4620      	mov	r0, r4
 8013724:	4629      	mov	r1, r5
 8013726:	f7ec ff3f 	bl	80005a8 <__aeabi_dmul>
 801372a:	4602      	mov	r2, r0
 801372c:	460b      	mov	r3, r1
 801372e:	4630      	mov	r0, r6
 8013730:	4639      	mov	r1, r7
 8013732:	f7ec ff39 	bl	80005a8 <__aeabi_dmul>
 8013736:	4604      	mov	r4, r0
 8013738:	460d      	mov	r5, r1
 801373a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801373e:	4652      	mov	r2, sl
 8013740:	465b      	mov	r3, fp
 8013742:	f7ec fd7b 	bl	800023c <__adddf3>
 8013746:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801374a:	f7ec ff2d 	bl	80005a8 <__aeabi_dmul>
 801374e:	4622      	mov	r2, r4
 8013750:	462b      	mov	r3, r5
 8013752:	f7ec fd73 	bl	800023c <__adddf3>
 8013756:	4652      	mov	r2, sl
 8013758:	4606      	mov	r6, r0
 801375a:	460f      	mov	r7, r1
 801375c:	465b      	mov	r3, fp
 801375e:	4650      	mov	r0, sl
 8013760:	4659      	mov	r1, fp
 8013762:	f7ec ff21 	bl	80005a8 <__aeabi_dmul>
 8013766:	2200      	movs	r2, #0
 8013768:	4b62      	ldr	r3, [pc, #392]	; (80138f4 <__ieee754_pow+0x734>)
 801376a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801376e:	f7ec fd65 	bl	800023c <__adddf3>
 8013772:	4632      	mov	r2, r6
 8013774:	463b      	mov	r3, r7
 8013776:	f7ec fd61 	bl	800023c <__adddf3>
 801377a:	9804      	ldr	r0, [sp, #16]
 801377c:	460d      	mov	r5, r1
 801377e:	4604      	mov	r4, r0
 8013780:	4602      	mov	r2, r0
 8013782:	460b      	mov	r3, r1
 8013784:	4650      	mov	r0, sl
 8013786:	4659      	mov	r1, fp
 8013788:	f7ec ff0e 	bl	80005a8 <__aeabi_dmul>
 801378c:	2200      	movs	r2, #0
 801378e:	4682      	mov	sl, r0
 8013790:	468b      	mov	fp, r1
 8013792:	4b58      	ldr	r3, [pc, #352]	; (80138f4 <__ieee754_pow+0x734>)
 8013794:	4620      	mov	r0, r4
 8013796:	4629      	mov	r1, r5
 8013798:	f7ec fd4e 	bl	8000238 <__aeabi_dsub>
 801379c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80137a0:	f7ec fd4a 	bl	8000238 <__aeabi_dsub>
 80137a4:	4602      	mov	r2, r0
 80137a6:	460b      	mov	r3, r1
 80137a8:	4630      	mov	r0, r6
 80137aa:	4639      	mov	r1, r7
 80137ac:	f7ec fd44 	bl	8000238 <__aeabi_dsub>
 80137b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80137b4:	f7ec fef8 	bl	80005a8 <__aeabi_dmul>
 80137b8:	4622      	mov	r2, r4
 80137ba:	4606      	mov	r6, r0
 80137bc:	460f      	mov	r7, r1
 80137be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80137c2:	462b      	mov	r3, r5
 80137c4:	f7ec fef0 	bl	80005a8 <__aeabi_dmul>
 80137c8:	4602      	mov	r2, r0
 80137ca:	460b      	mov	r3, r1
 80137cc:	4630      	mov	r0, r6
 80137ce:	4639      	mov	r1, r7
 80137d0:	f7ec fd34 	bl	800023c <__adddf3>
 80137d4:	4606      	mov	r6, r0
 80137d6:	460f      	mov	r7, r1
 80137d8:	4602      	mov	r2, r0
 80137da:	460b      	mov	r3, r1
 80137dc:	4650      	mov	r0, sl
 80137de:	4659      	mov	r1, fp
 80137e0:	f7ec fd2c 	bl	800023c <__adddf3>
 80137e4:	a338      	add	r3, pc, #224	; (adr r3, 80138c8 <__ieee754_pow+0x708>)
 80137e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ea:	9804      	ldr	r0, [sp, #16]
 80137ec:	460d      	mov	r5, r1
 80137ee:	4604      	mov	r4, r0
 80137f0:	f7ec feda 	bl	80005a8 <__aeabi_dmul>
 80137f4:	4652      	mov	r2, sl
 80137f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80137fa:	465b      	mov	r3, fp
 80137fc:	4620      	mov	r0, r4
 80137fe:	4629      	mov	r1, r5
 8013800:	f7ec fd1a 	bl	8000238 <__aeabi_dsub>
 8013804:	4602      	mov	r2, r0
 8013806:	460b      	mov	r3, r1
 8013808:	4630      	mov	r0, r6
 801380a:	4639      	mov	r1, r7
 801380c:	f7ec fd14 	bl	8000238 <__aeabi_dsub>
 8013810:	a32f      	add	r3, pc, #188	; (adr r3, 80138d0 <__ieee754_pow+0x710>)
 8013812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013816:	f7ec fec7 	bl	80005a8 <__aeabi_dmul>
 801381a:	a32f      	add	r3, pc, #188	; (adr r3, 80138d8 <__ieee754_pow+0x718>)
 801381c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013820:	4606      	mov	r6, r0
 8013822:	460f      	mov	r7, r1
 8013824:	4620      	mov	r0, r4
 8013826:	4629      	mov	r1, r5
 8013828:	f7ec febe 	bl	80005a8 <__aeabi_dmul>
 801382c:	4602      	mov	r2, r0
 801382e:	460b      	mov	r3, r1
 8013830:	4630      	mov	r0, r6
 8013832:	4639      	mov	r1, r7
 8013834:	f7ec fd02 	bl	800023c <__adddf3>
 8013838:	4b2f      	ldr	r3, [pc, #188]	; (80138f8 <__ieee754_pow+0x738>)
 801383a:	444b      	add	r3, r9
 801383c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013840:	f7ec fcfc 	bl	800023c <__adddf3>
 8013844:	4604      	mov	r4, r0
 8013846:	980c      	ldr	r0, [sp, #48]	; 0x30
 8013848:	460d      	mov	r5, r1
 801384a:	f7ec fe43 	bl	80004d4 <__aeabi_i2d>
 801384e:	4606      	mov	r6, r0
 8013850:	460f      	mov	r7, r1
 8013852:	4b2a      	ldr	r3, [pc, #168]	; (80138fc <__ieee754_pow+0x73c>)
 8013854:	4622      	mov	r2, r4
 8013856:	444b      	add	r3, r9
 8013858:	e9d3 8900 	ldrd	r8, r9, [r3]
 801385c:	462b      	mov	r3, r5
 801385e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013862:	f7ec fceb 	bl	800023c <__adddf3>
 8013866:	4642      	mov	r2, r8
 8013868:	464b      	mov	r3, r9
 801386a:	f7ec fce7 	bl	800023c <__adddf3>
 801386e:	4632      	mov	r2, r6
 8013870:	463b      	mov	r3, r7
 8013872:	f7ec fce3 	bl	800023c <__adddf3>
 8013876:	9804      	ldr	r0, [sp, #16]
 8013878:	4632      	mov	r2, r6
 801387a:	463b      	mov	r3, r7
 801387c:	4682      	mov	sl, r0
 801387e:	468b      	mov	fp, r1
 8013880:	f7ec fcda 	bl	8000238 <__aeabi_dsub>
 8013884:	4642      	mov	r2, r8
 8013886:	464b      	mov	r3, r9
 8013888:	f7ec fcd6 	bl	8000238 <__aeabi_dsub>
 801388c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013890:	e60b      	b.n	80134aa <__ieee754_pow+0x2ea>
 8013892:	f04f 0801 	mov.w	r8, #1
 8013896:	e6a8      	b.n	80135ea <__ieee754_pow+0x42a>
 8013898:	4a454eef 	.word	0x4a454eef
 801389c:	3fca7e28 	.word	0x3fca7e28
 80138a0:	93c9db65 	.word	0x93c9db65
 80138a4:	3fcd864a 	.word	0x3fcd864a
 80138a8:	a91d4101 	.word	0xa91d4101
 80138ac:	3fd17460 	.word	0x3fd17460
 80138b0:	518f264d 	.word	0x518f264d
 80138b4:	3fd55555 	.word	0x3fd55555
 80138b8:	db6fabff 	.word	0xdb6fabff
 80138bc:	3fdb6db6 	.word	0x3fdb6db6
 80138c0:	33333303 	.word	0x33333303
 80138c4:	3fe33333 	.word	0x3fe33333
 80138c8:	e0000000 	.word	0xe0000000
 80138cc:	3feec709 	.word	0x3feec709
 80138d0:	dc3a03fd 	.word	0xdc3a03fd
 80138d4:	3feec709 	.word	0x3feec709
 80138d8:	145b01f5 	.word	0x145b01f5
 80138dc:	be3e2fe0 	.word	0xbe3e2fe0
 80138e0:	43400000 	.word	0x43400000
 80138e4:	0003988e 	.word	0x0003988e
 80138e8:	000bb679 	.word	0x000bb679
 80138ec:	08022a50 	.word	0x08022a50
 80138f0:	3ff00000 	.word	0x3ff00000
 80138f4:	40080000 	.word	0x40080000
 80138f8:	08022a70 	.word	0x08022a70
 80138fc:	08022a60 	.word	0x08022a60
 8013900:	a39b      	add	r3, pc, #620	; (adr r3, 8013b70 <__ieee754_pow+0x9b0>)
 8013902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013906:	4640      	mov	r0, r8
 8013908:	4649      	mov	r1, r9
 801390a:	f7ec fc97 	bl	800023c <__adddf3>
 801390e:	4622      	mov	r2, r4
 8013910:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013914:	462b      	mov	r3, r5
 8013916:	4650      	mov	r0, sl
 8013918:	4639      	mov	r1, r7
 801391a:	f7ec fc8d 	bl	8000238 <__aeabi_dsub>
 801391e:	4602      	mov	r2, r0
 8013920:	460b      	mov	r3, r1
 8013922:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013926:	f7ed f8cf 	bl	8000ac8 <__aeabi_dcmpgt>
 801392a:	2800      	cmp	r0, #0
 801392c:	f47f ae0d 	bne.w	801354a <__ieee754_pow+0x38a>
 8013930:	4aa3      	ldr	r2, [pc, #652]	; (8013bc0 <__ieee754_pow+0xa00>)
 8013932:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8013936:	4293      	cmp	r3, r2
 8013938:	f340 8103 	ble.w	8013b42 <__ieee754_pow+0x982>
 801393c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8013940:	2000      	movs	r0, #0
 8013942:	151b      	asrs	r3, r3, #20
 8013944:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8013948:	fa4a f303 	asr.w	r3, sl, r3
 801394c:	4433      	add	r3, r6
 801394e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8013952:	4f9c      	ldr	r7, [pc, #624]	; (8013bc4 <__ieee754_pow+0xa04>)
 8013954:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8013958:	4117      	asrs	r7, r2
 801395a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801395e:	ea23 0107 	bic.w	r1, r3, r7
 8013962:	f1c2 0214 	rsb	r2, r2, #20
 8013966:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801396a:	fa4a fa02 	asr.w	sl, sl, r2
 801396e:	2e00      	cmp	r6, #0
 8013970:	4602      	mov	r2, r0
 8013972:	460b      	mov	r3, r1
 8013974:	4620      	mov	r0, r4
 8013976:	4629      	mov	r1, r5
 8013978:	bfb8      	it	lt
 801397a:	f1ca 0a00 	rsblt	sl, sl, #0
 801397e:	f7ec fc5b 	bl	8000238 <__aeabi_dsub>
 8013982:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013986:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801398a:	4642      	mov	r2, r8
 801398c:	464b      	mov	r3, r9
 801398e:	f7ec fc55 	bl	800023c <__adddf3>
 8013992:	a379      	add	r3, pc, #484	; (adr r3, 8013b78 <__ieee754_pow+0x9b8>)
 8013994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013998:	2000      	movs	r0, #0
 801399a:	460d      	mov	r5, r1
 801399c:	4604      	mov	r4, r0
 801399e:	f7ec fe03 	bl	80005a8 <__aeabi_dmul>
 80139a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80139a6:	4606      	mov	r6, r0
 80139a8:	460f      	mov	r7, r1
 80139aa:	4620      	mov	r0, r4
 80139ac:	4629      	mov	r1, r5
 80139ae:	f7ec fc43 	bl	8000238 <__aeabi_dsub>
 80139b2:	4602      	mov	r2, r0
 80139b4:	460b      	mov	r3, r1
 80139b6:	4640      	mov	r0, r8
 80139b8:	4649      	mov	r1, r9
 80139ba:	f7ec fc3d 	bl	8000238 <__aeabi_dsub>
 80139be:	a370      	add	r3, pc, #448	; (adr r3, 8013b80 <__ieee754_pow+0x9c0>)
 80139c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139c4:	f7ec fdf0 	bl	80005a8 <__aeabi_dmul>
 80139c8:	a36f      	add	r3, pc, #444	; (adr r3, 8013b88 <__ieee754_pow+0x9c8>)
 80139ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139ce:	4680      	mov	r8, r0
 80139d0:	4689      	mov	r9, r1
 80139d2:	4620      	mov	r0, r4
 80139d4:	4629      	mov	r1, r5
 80139d6:	f7ec fde7 	bl	80005a8 <__aeabi_dmul>
 80139da:	4602      	mov	r2, r0
 80139dc:	460b      	mov	r3, r1
 80139de:	4640      	mov	r0, r8
 80139e0:	4649      	mov	r1, r9
 80139e2:	f7ec fc2b 	bl	800023c <__adddf3>
 80139e6:	4604      	mov	r4, r0
 80139e8:	460d      	mov	r5, r1
 80139ea:	4602      	mov	r2, r0
 80139ec:	460b      	mov	r3, r1
 80139ee:	4630      	mov	r0, r6
 80139f0:	4639      	mov	r1, r7
 80139f2:	f7ec fc23 	bl	800023c <__adddf3>
 80139f6:	4632      	mov	r2, r6
 80139f8:	463b      	mov	r3, r7
 80139fa:	4680      	mov	r8, r0
 80139fc:	4689      	mov	r9, r1
 80139fe:	f7ec fc1b 	bl	8000238 <__aeabi_dsub>
 8013a02:	4602      	mov	r2, r0
 8013a04:	460b      	mov	r3, r1
 8013a06:	4620      	mov	r0, r4
 8013a08:	4629      	mov	r1, r5
 8013a0a:	f7ec fc15 	bl	8000238 <__aeabi_dsub>
 8013a0e:	4642      	mov	r2, r8
 8013a10:	4606      	mov	r6, r0
 8013a12:	460f      	mov	r7, r1
 8013a14:	464b      	mov	r3, r9
 8013a16:	4640      	mov	r0, r8
 8013a18:	4649      	mov	r1, r9
 8013a1a:	f7ec fdc5 	bl	80005a8 <__aeabi_dmul>
 8013a1e:	a35c      	add	r3, pc, #368	; (adr r3, 8013b90 <__ieee754_pow+0x9d0>)
 8013a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a24:	4604      	mov	r4, r0
 8013a26:	460d      	mov	r5, r1
 8013a28:	f7ec fdbe 	bl	80005a8 <__aeabi_dmul>
 8013a2c:	a35a      	add	r3, pc, #360	; (adr r3, 8013b98 <__ieee754_pow+0x9d8>)
 8013a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a32:	f7ec fc01 	bl	8000238 <__aeabi_dsub>
 8013a36:	4622      	mov	r2, r4
 8013a38:	462b      	mov	r3, r5
 8013a3a:	f7ec fdb5 	bl	80005a8 <__aeabi_dmul>
 8013a3e:	a358      	add	r3, pc, #352	; (adr r3, 8013ba0 <__ieee754_pow+0x9e0>)
 8013a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a44:	f7ec fbfa 	bl	800023c <__adddf3>
 8013a48:	4622      	mov	r2, r4
 8013a4a:	462b      	mov	r3, r5
 8013a4c:	f7ec fdac 	bl	80005a8 <__aeabi_dmul>
 8013a50:	a355      	add	r3, pc, #340	; (adr r3, 8013ba8 <__ieee754_pow+0x9e8>)
 8013a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a56:	f7ec fbef 	bl	8000238 <__aeabi_dsub>
 8013a5a:	4622      	mov	r2, r4
 8013a5c:	462b      	mov	r3, r5
 8013a5e:	f7ec fda3 	bl	80005a8 <__aeabi_dmul>
 8013a62:	a353      	add	r3, pc, #332	; (adr r3, 8013bb0 <__ieee754_pow+0x9f0>)
 8013a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a68:	f7ec fbe8 	bl	800023c <__adddf3>
 8013a6c:	4622      	mov	r2, r4
 8013a6e:	462b      	mov	r3, r5
 8013a70:	f7ec fd9a 	bl	80005a8 <__aeabi_dmul>
 8013a74:	4602      	mov	r2, r0
 8013a76:	460b      	mov	r3, r1
 8013a78:	4640      	mov	r0, r8
 8013a7a:	4649      	mov	r1, r9
 8013a7c:	f7ec fbdc 	bl	8000238 <__aeabi_dsub>
 8013a80:	4604      	mov	r4, r0
 8013a82:	460d      	mov	r5, r1
 8013a84:	4602      	mov	r2, r0
 8013a86:	460b      	mov	r3, r1
 8013a88:	4640      	mov	r0, r8
 8013a8a:	4649      	mov	r1, r9
 8013a8c:	f7ec fd8c 	bl	80005a8 <__aeabi_dmul>
 8013a90:	2200      	movs	r2, #0
 8013a92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013a96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013a9a:	4620      	mov	r0, r4
 8013a9c:	4629      	mov	r1, r5
 8013a9e:	f7ec fbcb 	bl	8000238 <__aeabi_dsub>
 8013aa2:	4602      	mov	r2, r0
 8013aa4:	460b      	mov	r3, r1
 8013aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013aaa:	f7ec fea7 	bl	80007fc <__aeabi_ddiv>
 8013aae:	4632      	mov	r2, r6
 8013ab0:	4604      	mov	r4, r0
 8013ab2:	460d      	mov	r5, r1
 8013ab4:	463b      	mov	r3, r7
 8013ab6:	4640      	mov	r0, r8
 8013ab8:	4649      	mov	r1, r9
 8013aba:	f7ec fd75 	bl	80005a8 <__aeabi_dmul>
 8013abe:	4632      	mov	r2, r6
 8013ac0:	463b      	mov	r3, r7
 8013ac2:	f7ec fbbb 	bl	800023c <__adddf3>
 8013ac6:	4602      	mov	r2, r0
 8013ac8:	460b      	mov	r3, r1
 8013aca:	4620      	mov	r0, r4
 8013acc:	4629      	mov	r1, r5
 8013ace:	f7ec fbb3 	bl	8000238 <__aeabi_dsub>
 8013ad2:	4642      	mov	r2, r8
 8013ad4:	464b      	mov	r3, r9
 8013ad6:	f7ec fbaf 	bl	8000238 <__aeabi_dsub>
 8013ada:	4602      	mov	r2, r0
 8013adc:	460b      	mov	r3, r1
 8013ade:	2000      	movs	r0, #0
 8013ae0:	4939      	ldr	r1, [pc, #228]	; (8013bc8 <__ieee754_pow+0xa08>)
 8013ae2:	f7ec fba9 	bl	8000238 <__aeabi_dsub>
 8013ae6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8013aea:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8013aee:	da2b      	bge.n	8013b48 <__ieee754_pow+0x988>
 8013af0:	4652      	mov	r2, sl
 8013af2:	f001 f8ed 	bl	8014cd0 <scalbn>
 8013af6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013afa:	f7ff bbf6 	b.w	80132ea <__ieee754_pow+0x12a>
 8013afe:	4b33      	ldr	r3, [pc, #204]	; (8013bcc <__ieee754_pow+0xa0c>)
 8013b00:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8013b04:	429f      	cmp	r7, r3
 8013b06:	f77f af13 	ble.w	8013930 <__ieee754_pow+0x770>
 8013b0a:	4b31      	ldr	r3, [pc, #196]	; (8013bd0 <__ieee754_pow+0xa10>)
 8013b0c:	440b      	add	r3, r1
 8013b0e:	4303      	orrs	r3, r0
 8013b10:	d00b      	beq.n	8013b2a <__ieee754_pow+0x96a>
 8013b12:	a329      	add	r3, pc, #164	; (adr r3, 8013bb8 <__ieee754_pow+0x9f8>)
 8013b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013b1c:	f7ec fd44 	bl	80005a8 <__aeabi_dmul>
 8013b20:	a325      	add	r3, pc, #148	; (adr r3, 8013bb8 <__ieee754_pow+0x9f8>)
 8013b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b26:	f7ff bbe0 	b.w	80132ea <__ieee754_pow+0x12a>
 8013b2a:	4622      	mov	r2, r4
 8013b2c:	462b      	mov	r3, r5
 8013b2e:	f7ec fb83 	bl	8000238 <__aeabi_dsub>
 8013b32:	4642      	mov	r2, r8
 8013b34:	464b      	mov	r3, r9
 8013b36:	f7ec ffbd 	bl	8000ab4 <__aeabi_dcmpge>
 8013b3a:	2800      	cmp	r0, #0
 8013b3c:	f43f aef8 	beq.w	8013930 <__ieee754_pow+0x770>
 8013b40:	e7e7      	b.n	8013b12 <__ieee754_pow+0x952>
 8013b42:	f04f 0a00 	mov.w	sl, #0
 8013b46:	e71e      	b.n	8013986 <__ieee754_pow+0x7c6>
 8013b48:	4621      	mov	r1, r4
 8013b4a:	e7d4      	b.n	8013af6 <__ieee754_pow+0x936>
 8013b4c:	f04f 0b00 	mov.w	fp, #0
 8013b50:	f8df c074 	ldr.w	ip, [pc, #116]	; 8013bc8 <__ieee754_pow+0xa08>
 8013b54:	f7ff bb95 	b.w	8013282 <__ieee754_pow+0xc2>
 8013b58:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8013b5c:	f7ff bb91 	b.w	8013282 <__ieee754_pow+0xc2>
 8013b60:	4638      	mov	r0, r7
 8013b62:	4641      	mov	r1, r8
 8013b64:	f7ff bbc3 	b.w	80132ee <__ieee754_pow+0x12e>
 8013b68:	9200      	str	r2, [sp, #0]
 8013b6a:	f7ff bb9f 	b.w	80132ac <__ieee754_pow+0xec>
 8013b6e:	bf00      	nop
 8013b70:	652b82fe 	.word	0x652b82fe
 8013b74:	3c971547 	.word	0x3c971547
 8013b78:	00000000 	.word	0x00000000
 8013b7c:	3fe62e43 	.word	0x3fe62e43
 8013b80:	fefa39ef 	.word	0xfefa39ef
 8013b84:	3fe62e42 	.word	0x3fe62e42
 8013b88:	0ca86c39 	.word	0x0ca86c39
 8013b8c:	be205c61 	.word	0xbe205c61
 8013b90:	72bea4d0 	.word	0x72bea4d0
 8013b94:	3e663769 	.word	0x3e663769
 8013b98:	c5d26bf1 	.word	0xc5d26bf1
 8013b9c:	3ebbbd41 	.word	0x3ebbbd41
 8013ba0:	af25de2c 	.word	0xaf25de2c
 8013ba4:	3f11566a 	.word	0x3f11566a
 8013ba8:	16bebd93 	.word	0x16bebd93
 8013bac:	3f66c16c 	.word	0x3f66c16c
 8013bb0:	5555553e 	.word	0x5555553e
 8013bb4:	3fc55555 	.word	0x3fc55555
 8013bb8:	c2f8f359 	.word	0xc2f8f359
 8013bbc:	01a56e1f 	.word	0x01a56e1f
 8013bc0:	3fe00000 	.word	0x3fe00000
 8013bc4:	000fffff 	.word	0x000fffff
 8013bc8:	3ff00000 	.word	0x3ff00000
 8013bcc:	4090cbff 	.word	0x4090cbff
 8013bd0:	3f6f3400 	.word	0x3f6f3400
 8013bd4:	00000000 	.word	0x00000000

08013bd8 <__ieee754_rem_pio2>:
 8013bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bdc:	4614      	mov	r4, r2
 8013bde:	4ac2      	ldr	r2, [pc, #776]	; (8013ee8 <__ieee754_rem_pio2+0x310>)
 8013be0:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8013be4:	4592      	cmp	sl, r2
 8013be6:	b08d      	sub	sp, #52	; 0x34
 8013be8:	468b      	mov	fp, r1
 8013bea:	dc07      	bgt.n	8013bfc <__ieee754_rem_pio2+0x24>
 8013bec:	2200      	movs	r2, #0
 8013bee:	2300      	movs	r3, #0
 8013bf0:	e9c4 0100 	strd	r0, r1, [r4]
 8013bf4:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8013bf8:	2500      	movs	r5, #0
 8013bfa:	e023      	b.n	8013c44 <__ieee754_rem_pio2+0x6c>
 8013bfc:	4abb      	ldr	r2, [pc, #748]	; (8013eec <__ieee754_rem_pio2+0x314>)
 8013bfe:	4592      	cmp	sl, r2
 8013c00:	dc71      	bgt.n	8013ce6 <__ieee754_rem_pio2+0x10e>
 8013c02:	a3ab      	add	r3, pc, #684	; (adr r3, 8013eb0 <__ieee754_rem_pio2+0x2d8>)
 8013c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c08:	2900      	cmp	r1, #0
 8013c0a:	4db9      	ldr	r5, [pc, #740]	; (8013ef0 <__ieee754_rem_pio2+0x318>)
 8013c0c:	dd36      	ble.n	8013c7c <__ieee754_rem_pio2+0xa4>
 8013c0e:	f7ec fb13 	bl	8000238 <__aeabi_dsub>
 8013c12:	45aa      	cmp	sl, r5
 8013c14:	4606      	mov	r6, r0
 8013c16:	460f      	mov	r7, r1
 8013c18:	d018      	beq.n	8013c4c <__ieee754_rem_pio2+0x74>
 8013c1a:	a3a7      	add	r3, pc, #668	; (adr r3, 8013eb8 <__ieee754_rem_pio2+0x2e0>)
 8013c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c20:	f7ec fb0a 	bl	8000238 <__aeabi_dsub>
 8013c24:	4602      	mov	r2, r0
 8013c26:	460b      	mov	r3, r1
 8013c28:	4630      	mov	r0, r6
 8013c2a:	e9c4 2300 	strd	r2, r3, [r4]
 8013c2e:	4639      	mov	r1, r7
 8013c30:	f7ec fb02 	bl	8000238 <__aeabi_dsub>
 8013c34:	a3a0      	add	r3, pc, #640	; (adr r3, 8013eb8 <__ieee754_rem_pio2+0x2e0>)
 8013c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c3a:	f7ec fafd 	bl	8000238 <__aeabi_dsub>
 8013c3e:	2501      	movs	r5, #1
 8013c40:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013c44:	4628      	mov	r0, r5
 8013c46:	b00d      	add	sp, #52	; 0x34
 8013c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c4c:	a39c      	add	r3, pc, #624	; (adr r3, 8013ec0 <__ieee754_rem_pio2+0x2e8>)
 8013c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c52:	f7ec faf1 	bl	8000238 <__aeabi_dsub>
 8013c56:	a39c      	add	r3, pc, #624	; (adr r3, 8013ec8 <__ieee754_rem_pio2+0x2f0>)
 8013c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c5c:	4606      	mov	r6, r0
 8013c5e:	460f      	mov	r7, r1
 8013c60:	f7ec faea 	bl	8000238 <__aeabi_dsub>
 8013c64:	4602      	mov	r2, r0
 8013c66:	460b      	mov	r3, r1
 8013c68:	4630      	mov	r0, r6
 8013c6a:	e9c4 2300 	strd	r2, r3, [r4]
 8013c6e:	4639      	mov	r1, r7
 8013c70:	f7ec fae2 	bl	8000238 <__aeabi_dsub>
 8013c74:	a394      	add	r3, pc, #592	; (adr r3, 8013ec8 <__ieee754_rem_pio2+0x2f0>)
 8013c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c7a:	e7de      	b.n	8013c3a <__ieee754_rem_pio2+0x62>
 8013c7c:	f7ec fade 	bl	800023c <__adddf3>
 8013c80:	45aa      	cmp	sl, r5
 8013c82:	4606      	mov	r6, r0
 8013c84:	460f      	mov	r7, r1
 8013c86:	d016      	beq.n	8013cb6 <__ieee754_rem_pio2+0xde>
 8013c88:	a38b      	add	r3, pc, #556	; (adr r3, 8013eb8 <__ieee754_rem_pio2+0x2e0>)
 8013c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c8e:	f7ec fad5 	bl	800023c <__adddf3>
 8013c92:	4602      	mov	r2, r0
 8013c94:	460b      	mov	r3, r1
 8013c96:	4630      	mov	r0, r6
 8013c98:	e9c4 2300 	strd	r2, r3, [r4]
 8013c9c:	4639      	mov	r1, r7
 8013c9e:	f7ec facb 	bl	8000238 <__aeabi_dsub>
 8013ca2:	a385      	add	r3, pc, #532	; (adr r3, 8013eb8 <__ieee754_rem_pio2+0x2e0>)
 8013ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ca8:	f7ec fac8 	bl	800023c <__adddf3>
 8013cac:	f04f 35ff 	mov.w	r5, #4294967295
 8013cb0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013cb4:	e7c6      	b.n	8013c44 <__ieee754_rem_pio2+0x6c>
 8013cb6:	a382      	add	r3, pc, #520	; (adr r3, 8013ec0 <__ieee754_rem_pio2+0x2e8>)
 8013cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cbc:	f7ec fabe 	bl	800023c <__adddf3>
 8013cc0:	a381      	add	r3, pc, #516	; (adr r3, 8013ec8 <__ieee754_rem_pio2+0x2f0>)
 8013cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cc6:	4606      	mov	r6, r0
 8013cc8:	460f      	mov	r7, r1
 8013cca:	f7ec fab7 	bl	800023c <__adddf3>
 8013cce:	4602      	mov	r2, r0
 8013cd0:	460b      	mov	r3, r1
 8013cd2:	4630      	mov	r0, r6
 8013cd4:	e9c4 2300 	strd	r2, r3, [r4]
 8013cd8:	4639      	mov	r1, r7
 8013cda:	f7ec faad 	bl	8000238 <__aeabi_dsub>
 8013cde:	a37a      	add	r3, pc, #488	; (adr r3, 8013ec8 <__ieee754_rem_pio2+0x2f0>)
 8013ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ce4:	e7e0      	b.n	8013ca8 <__ieee754_rem_pio2+0xd0>
 8013ce6:	4a83      	ldr	r2, [pc, #524]	; (8013ef4 <__ieee754_rem_pio2+0x31c>)
 8013ce8:	4592      	cmp	sl, r2
 8013cea:	f300 80d2 	bgt.w	8013e92 <__ieee754_rem_pio2+0x2ba>
 8013cee:	f000 fecd 	bl	8014a8c <fabs>
 8013cf2:	a377      	add	r3, pc, #476	; (adr r3, 8013ed0 <__ieee754_rem_pio2+0x2f8>)
 8013cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cf8:	4606      	mov	r6, r0
 8013cfa:	460f      	mov	r7, r1
 8013cfc:	f7ec fc54 	bl	80005a8 <__aeabi_dmul>
 8013d00:	2200      	movs	r2, #0
 8013d02:	4b7d      	ldr	r3, [pc, #500]	; (8013ef8 <__ieee754_rem_pio2+0x320>)
 8013d04:	f7ec fa9a 	bl	800023c <__adddf3>
 8013d08:	f7ec fefe 	bl	8000b08 <__aeabi_d2iz>
 8013d0c:	4605      	mov	r5, r0
 8013d0e:	f7ec fbe1 	bl	80004d4 <__aeabi_i2d>
 8013d12:	a367      	add	r3, pc, #412	; (adr r3, 8013eb0 <__ieee754_rem_pio2+0x2d8>)
 8013d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013d1c:	f7ec fc44 	bl	80005a8 <__aeabi_dmul>
 8013d20:	4602      	mov	r2, r0
 8013d22:	460b      	mov	r3, r1
 8013d24:	4630      	mov	r0, r6
 8013d26:	4639      	mov	r1, r7
 8013d28:	f7ec fa86 	bl	8000238 <__aeabi_dsub>
 8013d2c:	a362      	add	r3, pc, #392	; (adr r3, 8013eb8 <__ieee754_rem_pio2+0x2e0>)
 8013d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d32:	4606      	mov	r6, r0
 8013d34:	460f      	mov	r7, r1
 8013d36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013d3a:	f7ec fc35 	bl	80005a8 <__aeabi_dmul>
 8013d3e:	2d1f      	cmp	r5, #31
 8013d40:	4680      	mov	r8, r0
 8013d42:	4689      	mov	r9, r1
 8013d44:	dc0e      	bgt.n	8013d64 <__ieee754_rem_pio2+0x18c>
 8013d46:	4b6d      	ldr	r3, [pc, #436]	; (8013efc <__ieee754_rem_pio2+0x324>)
 8013d48:	1e6a      	subs	r2, r5, #1
 8013d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013d4e:	4553      	cmp	r3, sl
 8013d50:	d008      	beq.n	8013d64 <__ieee754_rem_pio2+0x18c>
 8013d52:	4642      	mov	r2, r8
 8013d54:	464b      	mov	r3, r9
 8013d56:	4630      	mov	r0, r6
 8013d58:	4639      	mov	r1, r7
 8013d5a:	f7ec fa6d 	bl	8000238 <__aeabi_dsub>
 8013d5e:	e9c4 0100 	strd	r0, r1, [r4]
 8013d62:	e011      	b.n	8013d88 <__ieee754_rem_pio2+0x1b0>
 8013d64:	464b      	mov	r3, r9
 8013d66:	4642      	mov	r2, r8
 8013d68:	4630      	mov	r0, r6
 8013d6a:	4639      	mov	r1, r7
 8013d6c:	f7ec fa64 	bl	8000238 <__aeabi_dsub>
 8013d70:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8013d74:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013d78:	ebaa 0303 	sub.w	r3, sl, r3
 8013d7c:	2b10      	cmp	r3, #16
 8013d7e:	dc1f      	bgt.n	8013dc0 <__ieee754_rem_pio2+0x1e8>
 8013d80:	4602      	mov	r2, r0
 8013d82:	460b      	mov	r3, r1
 8013d84:	e9c4 2300 	strd	r2, r3, [r4]
 8013d88:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8013d8c:	4630      	mov	r0, r6
 8013d8e:	4653      	mov	r3, sl
 8013d90:	4639      	mov	r1, r7
 8013d92:	f7ec fa51 	bl	8000238 <__aeabi_dsub>
 8013d96:	4642      	mov	r2, r8
 8013d98:	464b      	mov	r3, r9
 8013d9a:	f7ec fa4d 	bl	8000238 <__aeabi_dsub>
 8013d9e:	4602      	mov	r2, r0
 8013da0:	460b      	mov	r3, r1
 8013da2:	f1bb 0f00 	cmp.w	fp, #0
 8013da6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8013daa:	f6bf af4b 	bge.w	8013c44 <__ieee754_rem_pio2+0x6c>
 8013dae:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8013db2:	e9c4 3001 	strd	r3, r0, [r4, #4]
 8013db6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8013dba:	60e1      	str	r1, [r4, #12]
 8013dbc:	426d      	negs	r5, r5
 8013dbe:	e741      	b.n	8013c44 <__ieee754_rem_pio2+0x6c>
 8013dc0:	a33f      	add	r3, pc, #252	; (adr r3, 8013ec0 <__ieee754_rem_pio2+0x2e8>)
 8013dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013dca:	f7ec fbed 	bl	80005a8 <__aeabi_dmul>
 8013dce:	4680      	mov	r8, r0
 8013dd0:	4689      	mov	r9, r1
 8013dd2:	4602      	mov	r2, r0
 8013dd4:	460b      	mov	r3, r1
 8013dd6:	4630      	mov	r0, r6
 8013dd8:	4639      	mov	r1, r7
 8013dda:	f7ec fa2d 	bl	8000238 <__aeabi_dsub>
 8013dde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013de2:	4602      	mov	r2, r0
 8013de4:	460b      	mov	r3, r1
 8013de6:	4630      	mov	r0, r6
 8013de8:	4639      	mov	r1, r7
 8013dea:	f7ec fa25 	bl	8000238 <__aeabi_dsub>
 8013dee:	4642      	mov	r2, r8
 8013df0:	464b      	mov	r3, r9
 8013df2:	f7ec fa21 	bl	8000238 <__aeabi_dsub>
 8013df6:	a334      	add	r3, pc, #208	; (adr r3, 8013ec8 <__ieee754_rem_pio2+0x2f0>)
 8013df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dfc:	4606      	mov	r6, r0
 8013dfe:	460f      	mov	r7, r1
 8013e00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013e04:	f7ec fbd0 	bl	80005a8 <__aeabi_dmul>
 8013e08:	4632      	mov	r2, r6
 8013e0a:	463b      	mov	r3, r7
 8013e0c:	f7ec fa14 	bl	8000238 <__aeabi_dsub>
 8013e10:	460b      	mov	r3, r1
 8013e12:	4602      	mov	r2, r0
 8013e14:	4680      	mov	r8, r0
 8013e16:	4689      	mov	r9, r1
 8013e18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e1c:	f7ec fa0c 	bl	8000238 <__aeabi_dsub>
 8013e20:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013e24:	ebaa 0a03 	sub.w	sl, sl, r3
 8013e28:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8013e2c:	dc06      	bgt.n	8013e3c <__ieee754_rem_pio2+0x264>
 8013e2e:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8013e32:	4602      	mov	r2, r0
 8013e34:	460b      	mov	r3, r1
 8013e36:	e9c4 2300 	strd	r2, r3, [r4]
 8013e3a:	e7a5      	b.n	8013d88 <__ieee754_rem_pio2+0x1b0>
 8013e3c:	a326      	add	r3, pc, #152	; (adr r3, 8013ed8 <__ieee754_rem_pio2+0x300>)
 8013e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013e46:	f7ec fbaf 	bl	80005a8 <__aeabi_dmul>
 8013e4a:	4680      	mov	r8, r0
 8013e4c:	4689      	mov	r9, r1
 8013e4e:	4602      	mov	r2, r0
 8013e50:	460b      	mov	r3, r1
 8013e52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e56:	f7ec f9ef 	bl	8000238 <__aeabi_dsub>
 8013e5a:	4602      	mov	r2, r0
 8013e5c:	460b      	mov	r3, r1
 8013e5e:	4606      	mov	r6, r0
 8013e60:	460f      	mov	r7, r1
 8013e62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e66:	f7ec f9e7 	bl	8000238 <__aeabi_dsub>
 8013e6a:	4642      	mov	r2, r8
 8013e6c:	464b      	mov	r3, r9
 8013e6e:	f7ec f9e3 	bl	8000238 <__aeabi_dsub>
 8013e72:	a31b      	add	r3, pc, #108	; (adr r3, 8013ee0 <__ieee754_rem_pio2+0x308>)
 8013e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e78:	4680      	mov	r8, r0
 8013e7a:	4689      	mov	r9, r1
 8013e7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013e80:	f7ec fb92 	bl	80005a8 <__aeabi_dmul>
 8013e84:	4642      	mov	r2, r8
 8013e86:	464b      	mov	r3, r9
 8013e88:	f7ec f9d6 	bl	8000238 <__aeabi_dsub>
 8013e8c:	4680      	mov	r8, r0
 8013e8e:	4689      	mov	r9, r1
 8013e90:	e75f      	b.n	8013d52 <__ieee754_rem_pio2+0x17a>
 8013e92:	4a1b      	ldr	r2, [pc, #108]	; (8013f00 <__ieee754_rem_pio2+0x328>)
 8013e94:	4592      	cmp	sl, r2
 8013e96:	dd35      	ble.n	8013f04 <__ieee754_rem_pio2+0x32c>
 8013e98:	4602      	mov	r2, r0
 8013e9a:	460b      	mov	r3, r1
 8013e9c:	f7ec f9cc 	bl	8000238 <__aeabi_dsub>
 8013ea0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013ea4:	e9c4 0100 	strd	r0, r1, [r4]
 8013ea8:	e6a6      	b.n	8013bf8 <__ieee754_rem_pio2+0x20>
 8013eaa:	bf00      	nop
 8013eac:	f3af 8000 	nop.w
 8013eb0:	54400000 	.word	0x54400000
 8013eb4:	3ff921fb 	.word	0x3ff921fb
 8013eb8:	1a626331 	.word	0x1a626331
 8013ebc:	3dd0b461 	.word	0x3dd0b461
 8013ec0:	1a600000 	.word	0x1a600000
 8013ec4:	3dd0b461 	.word	0x3dd0b461
 8013ec8:	2e037073 	.word	0x2e037073
 8013ecc:	3ba3198a 	.word	0x3ba3198a
 8013ed0:	6dc9c883 	.word	0x6dc9c883
 8013ed4:	3fe45f30 	.word	0x3fe45f30
 8013ed8:	2e000000 	.word	0x2e000000
 8013edc:	3ba3198a 	.word	0x3ba3198a
 8013ee0:	252049c1 	.word	0x252049c1
 8013ee4:	397b839a 	.word	0x397b839a
 8013ee8:	3fe921fb 	.word	0x3fe921fb
 8013eec:	4002d97b 	.word	0x4002d97b
 8013ef0:	3ff921fb 	.word	0x3ff921fb
 8013ef4:	413921fb 	.word	0x413921fb
 8013ef8:	3fe00000 	.word	0x3fe00000
 8013efc:	08022a80 	.word	0x08022a80
 8013f00:	7fefffff 	.word	0x7fefffff
 8013f04:	ea4f 552a 	mov.w	r5, sl, asr #20
 8013f08:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8013f0c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8013f10:	460f      	mov	r7, r1
 8013f12:	4606      	mov	r6, r0
 8013f14:	f7ec fdf8 	bl	8000b08 <__aeabi_d2iz>
 8013f18:	f7ec fadc 	bl	80004d4 <__aeabi_i2d>
 8013f1c:	4602      	mov	r2, r0
 8013f1e:	460b      	mov	r3, r1
 8013f20:	4630      	mov	r0, r6
 8013f22:	4639      	mov	r1, r7
 8013f24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013f28:	f7ec f986 	bl	8000238 <__aeabi_dsub>
 8013f2c:	2200      	movs	r2, #0
 8013f2e:	4b20      	ldr	r3, [pc, #128]	; (8013fb0 <__ieee754_rem_pio2+0x3d8>)
 8013f30:	f7ec fb3a 	bl	80005a8 <__aeabi_dmul>
 8013f34:	460f      	mov	r7, r1
 8013f36:	4606      	mov	r6, r0
 8013f38:	f7ec fde6 	bl	8000b08 <__aeabi_d2iz>
 8013f3c:	f7ec faca 	bl	80004d4 <__aeabi_i2d>
 8013f40:	4602      	mov	r2, r0
 8013f42:	460b      	mov	r3, r1
 8013f44:	4630      	mov	r0, r6
 8013f46:	4639      	mov	r1, r7
 8013f48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013f4c:	f7ec f974 	bl	8000238 <__aeabi_dsub>
 8013f50:	2200      	movs	r2, #0
 8013f52:	4b17      	ldr	r3, [pc, #92]	; (8013fb0 <__ieee754_rem_pio2+0x3d8>)
 8013f54:	f7ec fb28 	bl	80005a8 <__aeabi_dmul>
 8013f58:	f04f 0803 	mov.w	r8, #3
 8013f5c:	2600      	movs	r6, #0
 8013f5e:	2700      	movs	r7, #0
 8013f60:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013f64:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8013f68:	4632      	mov	r2, r6
 8013f6a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8013f6e:	463b      	mov	r3, r7
 8013f70:	f108 3aff 	add.w	sl, r8, #4294967295
 8013f74:	f7ec fd80 	bl	8000a78 <__aeabi_dcmpeq>
 8013f78:	b9b8      	cbnz	r0, 8013faa <__ieee754_rem_pio2+0x3d2>
 8013f7a:	4b0e      	ldr	r3, [pc, #56]	; (8013fb4 <__ieee754_rem_pio2+0x3dc>)
 8013f7c:	462a      	mov	r2, r5
 8013f7e:	9301      	str	r3, [sp, #4]
 8013f80:	2302      	movs	r3, #2
 8013f82:	4621      	mov	r1, r4
 8013f84:	9300      	str	r3, [sp, #0]
 8013f86:	a806      	add	r0, sp, #24
 8013f88:	4643      	mov	r3, r8
 8013f8a:	f000 f97f 	bl	801428c <__kernel_rem_pio2>
 8013f8e:	f1bb 0f00 	cmp.w	fp, #0
 8013f92:	4605      	mov	r5, r0
 8013f94:	f6bf ae56 	bge.w	8013c44 <__ieee754_rem_pio2+0x6c>
 8013f98:	6863      	ldr	r3, [r4, #4]
 8013f9a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013f9e:	6063      	str	r3, [r4, #4]
 8013fa0:	68e3      	ldr	r3, [r4, #12]
 8013fa2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013fa6:	60e3      	str	r3, [r4, #12]
 8013fa8:	e708      	b.n	8013dbc <__ieee754_rem_pio2+0x1e4>
 8013faa:	46d0      	mov	r8, sl
 8013fac:	e7dc      	b.n	8013f68 <__ieee754_rem_pio2+0x390>
 8013fae:	bf00      	nop
 8013fb0:	41700000 	.word	0x41700000
 8013fb4:	08022b00 	.word	0x08022b00

08013fb8 <__ieee754_sqrt>:
 8013fb8:	4b54      	ldr	r3, [pc, #336]	; (801410c <__ieee754_sqrt+0x154>)
 8013fba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fbe:	438b      	bics	r3, r1
 8013fc0:	4606      	mov	r6, r0
 8013fc2:	460d      	mov	r5, r1
 8013fc4:	460a      	mov	r2, r1
 8013fc6:	460c      	mov	r4, r1
 8013fc8:	d10f      	bne.n	8013fea <__ieee754_sqrt+0x32>
 8013fca:	4602      	mov	r2, r0
 8013fcc:	460b      	mov	r3, r1
 8013fce:	f7ec faeb 	bl	80005a8 <__aeabi_dmul>
 8013fd2:	4602      	mov	r2, r0
 8013fd4:	460b      	mov	r3, r1
 8013fd6:	4630      	mov	r0, r6
 8013fd8:	4629      	mov	r1, r5
 8013fda:	f7ec f92f 	bl	800023c <__adddf3>
 8013fde:	4606      	mov	r6, r0
 8013fe0:	460d      	mov	r5, r1
 8013fe2:	4630      	mov	r0, r6
 8013fe4:	4629      	mov	r1, r5
 8013fe6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013fea:	2900      	cmp	r1, #0
 8013fec:	4607      	mov	r7, r0
 8013fee:	4603      	mov	r3, r0
 8013ff0:	dc0e      	bgt.n	8014010 <__ieee754_sqrt+0x58>
 8013ff2:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8013ff6:	ea5c 0707 	orrs.w	r7, ip, r7
 8013ffa:	d0f2      	beq.n	8013fe2 <__ieee754_sqrt+0x2a>
 8013ffc:	b141      	cbz	r1, 8014010 <__ieee754_sqrt+0x58>
 8013ffe:	4602      	mov	r2, r0
 8014000:	460b      	mov	r3, r1
 8014002:	f7ec f919 	bl	8000238 <__aeabi_dsub>
 8014006:	4602      	mov	r2, r0
 8014008:	460b      	mov	r3, r1
 801400a:	f7ec fbf7 	bl	80007fc <__aeabi_ddiv>
 801400e:	e7e6      	b.n	8013fde <__ieee754_sqrt+0x26>
 8014010:	1512      	asrs	r2, r2, #20
 8014012:	d074      	beq.n	80140fe <__ieee754_sqrt+0x146>
 8014014:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8014018:	07d5      	lsls	r5, r2, #31
 801401a:	f04f 0500 	mov.w	r5, #0
 801401e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014022:	bf48      	it	mi
 8014024:	0fd9      	lsrmi	r1, r3, #31
 8014026:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 801402a:	bf44      	itt	mi
 801402c:	005b      	lslmi	r3, r3, #1
 801402e:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8014032:	1051      	asrs	r1, r2, #1
 8014034:	0fda      	lsrs	r2, r3, #31
 8014036:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 801403a:	4628      	mov	r0, r5
 801403c:	2216      	movs	r2, #22
 801403e:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8014042:	005b      	lsls	r3, r3, #1
 8014044:	1987      	adds	r7, r0, r6
 8014046:	42a7      	cmp	r7, r4
 8014048:	bfde      	ittt	le
 801404a:	19b8      	addle	r0, r7, r6
 801404c:	1be4      	suble	r4, r4, r7
 801404e:	19ad      	addle	r5, r5, r6
 8014050:	0fdf      	lsrs	r7, r3, #31
 8014052:	3a01      	subs	r2, #1
 8014054:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8014058:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801405c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8014060:	d1f0      	bne.n	8014044 <__ieee754_sqrt+0x8c>
 8014062:	f04f 0c20 	mov.w	ip, #32
 8014066:	4696      	mov	lr, r2
 8014068:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801406c:	4284      	cmp	r4, r0
 801406e:	eb06 070e 	add.w	r7, r6, lr
 8014072:	dc02      	bgt.n	801407a <__ieee754_sqrt+0xc2>
 8014074:	d112      	bne.n	801409c <__ieee754_sqrt+0xe4>
 8014076:	429f      	cmp	r7, r3
 8014078:	d810      	bhi.n	801409c <__ieee754_sqrt+0xe4>
 801407a:	2f00      	cmp	r7, #0
 801407c:	eb07 0e06 	add.w	lr, r7, r6
 8014080:	da42      	bge.n	8014108 <__ieee754_sqrt+0x150>
 8014082:	f1be 0f00 	cmp.w	lr, #0
 8014086:	db3f      	blt.n	8014108 <__ieee754_sqrt+0x150>
 8014088:	f100 0801 	add.w	r8, r0, #1
 801408c:	1a24      	subs	r4, r4, r0
 801408e:	4640      	mov	r0, r8
 8014090:	429f      	cmp	r7, r3
 8014092:	bf88      	it	hi
 8014094:	f104 34ff 	addhi.w	r4, r4, #4294967295
 8014098:	1bdb      	subs	r3, r3, r7
 801409a:	4432      	add	r2, r6
 801409c:	0064      	lsls	r4, r4, #1
 801409e:	f1bc 0c01 	subs.w	ip, ip, #1
 80140a2:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 80140a6:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80140aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80140ae:	d1dd      	bne.n	801406c <__ieee754_sqrt+0xb4>
 80140b0:	4323      	orrs	r3, r4
 80140b2:	d006      	beq.n	80140c2 <__ieee754_sqrt+0x10a>
 80140b4:	1c54      	adds	r4, r2, #1
 80140b6:	bf0b      	itete	eq
 80140b8:	4662      	moveq	r2, ip
 80140ba:	3201      	addne	r2, #1
 80140bc:	3501      	addeq	r5, #1
 80140be:	f022 0201 	bicne.w	r2, r2, #1
 80140c2:	106b      	asrs	r3, r5, #1
 80140c4:	0852      	lsrs	r2, r2, #1
 80140c6:	07e8      	lsls	r0, r5, #31
 80140c8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80140cc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80140d0:	bf48      	it	mi
 80140d2:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80140d6:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 80140da:	4616      	mov	r6, r2
 80140dc:	e781      	b.n	8013fe2 <__ieee754_sqrt+0x2a>
 80140de:	0adc      	lsrs	r4, r3, #11
 80140e0:	3915      	subs	r1, #21
 80140e2:	055b      	lsls	r3, r3, #21
 80140e4:	2c00      	cmp	r4, #0
 80140e6:	d0fa      	beq.n	80140de <__ieee754_sqrt+0x126>
 80140e8:	02e6      	lsls	r6, r4, #11
 80140ea:	d50a      	bpl.n	8014102 <__ieee754_sqrt+0x14a>
 80140ec:	f1c2 0020 	rsb	r0, r2, #32
 80140f0:	fa23 f000 	lsr.w	r0, r3, r0
 80140f4:	1e55      	subs	r5, r2, #1
 80140f6:	4093      	lsls	r3, r2
 80140f8:	4304      	orrs	r4, r0
 80140fa:	1b4a      	subs	r2, r1, r5
 80140fc:	e78a      	b.n	8014014 <__ieee754_sqrt+0x5c>
 80140fe:	4611      	mov	r1, r2
 8014100:	e7f0      	b.n	80140e4 <__ieee754_sqrt+0x12c>
 8014102:	0064      	lsls	r4, r4, #1
 8014104:	3201      	adds	r2, #1
 8014106:	e7ef      	b.n	80140e8 <__ieee754_sqrt+0x130>
 8014108:	4680      	mov	r8, r0
 801410a:	e7bf      	b.n	801408c <__ieee754_sqrt+0xd4>
 801410c:	7ff00000 	.word	0x7ff00000

08014110 <__kernel_cos>:
 8014110:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014114:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8014118:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 801411c:	4680      	mov	r8, r0
 801411e:	460f      	mov	r7, r1
 8014120:	e9cd 2300 	strd	r2, r3, [sp]
 8014124:	da04      	bge.n	8014130 <__kernel_cos+0x20>
 8014126:	f7ec fcef 	bl	8000b08 <__aeabi_d2iz>
 801412a:	2800      	cmp	r0, #0
 801412c:	f000 8086 	beq.w	801423c <__kernel_cos+0x12c>
 8014130:	4642      	mov	r2, r8
 8014132:	463b      	mov	r3, r7
 8014134:	4640      	mov	r0, r8
 8014136:	4639      	mov	r1, r7
 8014138:	f7ec fa36 	bl	80005a8 <__aeabi_dmul>
 801413c:	2200      	movs	r2, #0
 801413e:	4b4e      	ldr	r3, [pc, #312]	; (8014278 <__kernel_cos+0x168>)
 8014140:	4604      	mov	r4, r0
 8014142:	460d      	mov	r5, r1
 8014144:	f7ec fa30 	bl	80005a8 <__aeabi_dmul>
 8014148:	a33f      	add	r3, pc, #252	; (adr r3, 8014248 <__kernel_cos+0x138>)
 801414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801414e:	4682      	mov	sl, r0
 8014150:	468b      	mov	fp, r1
 8014152:	4620      	mov	r0, r4
 8014154:	4629      	mov	r1, r5
 8014156:	f7ec fa27 	bl	80005a8 <__aeabi_dmul>
 801415a:	a33d      	add	r3, pc, #244	; (adr r3, 8014250 <__kernel_cos+0x140>)
 801415c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014160:	f7ec f86c 	bl	800023c <__adddf3>
 8014164:	4622      	mov	r2, r4
 8014166:	462b      	mov	r3, r5
 8014168:	f7ec fa1e 	bl	80005a8 <__aeabi_dmul>
 801416c:	a33a      	add	r3, pc, #232	; (adr r3, 8014258 <__kernel_cos+0x148>)
 801416e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014172:	f7ec f861 	bl	8000238 <__aeabi_dsub>
 8014176:	4622      	mov	r2, r4
 8014178:	462b      	mov	r3, r5
 801417a:	f7ec fa15 	bl	80005a8 <__aeabi_dmul>
 801417e:	a338      	add	r3, pc, #224	; (adr r3, 8014260 <__kernel_cos+0x150>)
 8014180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014184:	f7ec f85a 	bl	800023c <__adddf3>
 8014188:	4622      	mov	r2, r4
 801418a:	462b      	mov	r3, r5
 801418c:	f7ec fa0c 	bl	80005a8 <__aeabi_dmul>
 8014190:	a335      	add	r3, pc, #212	; (adr r3, 8014268 <__kernel_cos+0x158>)
 8014192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014196:	f7ec f84f 	bl	8000238 <__aeabi_dsub>
 801419a:	4622      	mov	r2, r4
 801419c:	462b      	mov	r3, r5
 801419e:	f7ec fa03 	bl	80005a8 <__aeabi_dmul>
 80141a2:	a333      	add	r3, pc, #204	; (adr r3, 8014270 <__kernel_cos+0x160>)
 80141a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141a8:	f7ec f848 	bl	800023c <__adddf3>
 80141ac:	4622      	mov	r2, r4
 80141ae:	462b      	mov	r3, r5
 80141b0:	f7ec f9fa 	bl	80005a8 <__aeabi_dmul>
 80141b4:	4622      	mov	r2, r4
 80141b6:	462b      	mov	r3, r5
 80141b8:	f7ec f9f6 	bl	80005a8 <__aeabi_dmul>
 80141bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80141c0:	4604      	mov	r4, r0
 80141c2:	460d      	mov	r5, r1
 80141c4:	4640      	mov	r0, r8
 80141c6:	4639      	mov	r1, r7
 80141c8:	f7ec f9ee 	bl	80005a8 <__aeabi_dmul>
 80141cc:	460b      	mov	r3, r1
 80141ce:	4602      	mov	r2, r0
 80141d0:	4629      	mov	r1, r5
 80141d2:	4620      	mov	r0, r4
 80141d4:	f7ec f830 	bl	8000238 <__aeabi_dsub>
 80141d8:	4b28      	ldr	r3, [pc, #160]	; (801427c <__kernel_cos+0x16c>)
 80141da:	4680      	mov	r8, r0
 80141dc:	429e      	cmp	r6, r3
 80141de:	4689      	mov	r9, r1
 80141e0:	dc0e      	bgt.n	8014200 <__kernel_cos+0xf0>
 80141e2:	4602      	mov	r2, r0
 80141e4:	460b      	mov	r3, r1
 80141e6:	4650      	mov	r0, sl
 80141e8:	4659      	mov	r1, fp
 80141ea:	f7ec f825 	bl	8000238 <__aeabi_dsub>
 80141ee:	4602      	mov	r2, r0
 80141f0:	2000      	movs	r0, #0
 80141f2:	460b      	mov	r3, r1
 80141f4:	4922      	ldr	r1, [pc, #136]	; (8014280 <__kernel_cos+0x170>)
 80141f6:	f7ec f81f 	bl	8000238 <__aeabi_dsub>
 80141fa:	b003      	add	sp, #12
 80141fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014200:	2400      	movs	r4, #0
 8014202:	4b20      	ldr	r3, [pc, #128]	; (8014284 <__kernel_cos+0x174>)
 8014204:	4622      	mov	r2, r4
 8014206:	429e      	cmp	r6, r3
 8014208:	bfcc      	ite	gt
 801420a:	4d1f      	ldrgt	r5, [pc, #124]	; (8014288 <__kernel_cos+0x178>)
 801420c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8014210:	462b      	mov	r3, r5
 8014212:	2000      	movs	r0, #0
 8014214:	491a      	ldr	r1, [pc, #104]	; (8014280 <__kernel_cos+0x170>)
 8014216:	f7ec f80f 	bl	8000238 <__aeabi_dsub>
 801421a:	4622      	mov	r2, r4
 801421c:	4606      	mov	r6, r0
 801421e:	460f      	mov	r7, r1
 8014220:	462b      	mov	r3, r5
 8014222:	4650      	mov	r0, sl
 8014224:	4659      	mov	r1, fp
 8014226:	f7ec f807 	bl	8000238 <__aeabi_dsub>
 801422a:	4642      	mov	r2, r8
 801422c:	464b      	mov	r3, r9
 801422e:	f7ec f803 	bl	8000238 <__aeabi_dsub>
 8014232:	4602      	mov	r2, r0
 8014234:	460b      	mov	r3, r1
 8014236:	4630      	mov	r0, r6
 8014238:	4639      	mov	r1, r7
 801423a:	e7dc      	b.n	80141f6 <__kernel_cos+0xe6>
 801423c:	2000      	movs	r0, #0
 801423e:	4910      	ldr	r1, [pc, #64]	; (8014280 <__kernel_cos+0x170>)
 8014240:	e7db      	b.n	80141fa <__kernel_cos+0xea>
 8014242:	bf00      	nop
 8014244:	f3af 8000 	nop.w
 8014248:	be8838d4 	.word	0xbe8838d4
 801424c:	bda8fae9 	.word	0xbda8fae9
 8014250:	bdb4b1c4 	.word	0xbdb4b1c4
 8014254:	3e21ee9e 	.word	0x3e21ee9e
 8014258:	809c52ad 	.word	0x809c52ad
 801425c:	3e927e4f 	.word	0x3e927e4f
 8014260:	19cb1590 	.word	0x19cb1590
 8014264:	3efa01a0 	.word	0x3efa01a0
 8014268:	16c15177 	.word	0x16c15177
 801426c:	3f56c16c 	.word	0x3f56c16c
 8014270:	5555554c 	.word	0x5555554c
 8014274:	3fa55555 	.word	0x3fa55555
 8014278:	3fe00000 	.word	0x3fe00000
 801427c:	3fd33332 	.word	0x3fd33332
 8014280:	3ff00000 	.word	0x3ff00000
 8014284:	3fe90000 	.word	0x3fe90000
 8014288:	3fd20000 	.word	0x3fd20000

0801428c <__kernel_rem_pio2>:
 801428c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014290:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8014294:	9307      	str	r3, [sp, #28]
 8014296:	9104      	str	r1, [sp, #16]
 8014298:	4bbf      	ldr	r3, [pc, #764]	; (8014598 <__kernel_rem_pio2+0x30c>)
 801429a:	99a2      	ldr	r1, [sp, #648]	; 0x288
 801429c:	1ed4      	subs	r4, r2, #3
 801429e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80142a2:	2500      	movs	r5, #0
 80142a4:	9302      	str	r3, [sp, #8]
 80142a6:	9b07      	ldr	r3, [sp, #28]
 80142a8:	9008      	str	r0, [sp, #32]
 80142aa:	3b01      	subs	r3, #1
 80142ac:	9306      	str	r3, [sp, #24]
 80142ae:	2318      	movs	r3, #24
 80142b0:	fb94 f4f3 	sdiv	r4, r4, r3
 80142b4:	f06f 0317 	mvn.w	r3, #23
 80142b8:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80142bc:	fb04 3303 	mla	r3, r4, r3, r3
 80142c0:	eb03 0a02 	add.w	sl, r3, r2
 80142c4:	9a06      	ldr	r2, [sp, #24]
 80142c6:	9b02      	ldr	r3, [sp, #8]
 80142c8:	1aa7      	subs	r7, r4, r2
 80142ca:	eb03 0802 	add.w	r8, r3, r2
 80142ce:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80142d0:	2200      	movs	r2, #0
 80142d2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80142d6:	2300      	movs	r3, #0
 80142d8:	ae1e      	add	r6, sp, #120	; 0x78
 80142da:	4545      	cmp	r5, r8
 80142dc:	dd14      	ble.n	8014308 <__kernel_rem_pio2+0x7c>
 80142de:	2600      	movs	r6, #0
 80142e0:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 80142e4:	9b02      	ldr	r3, [sp, #8]
 80142e6:	429e      	cmp	r6, r3
 80142e8:	dc39      	bgt.n	801435e <__kernel_rem_pio2+0xd2>
 80142ea:	9b08      	ldr	r3, [sp, #32]
 80142ec:	f04f 0800 	mov.w	r8, #0
 80142f0:	3b08      	subs	r3, #8
 80142f2:	9300      	str	r3, [sp, #0]
 80142f4:	9b07      	ldr	r3, [sp, #28]
 80142f6:	f04f 0900 	mov.w	r9, #0
 80142fa:	199d      	adds	r5, r3, r6
 80142fc:	ab20      	add	r3, sp, #128	; 0x80
 80142fe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014302:	9305      	str	r3, [sp, #20]
 8014304:	2700      	movs	r7, #0
 8014306:	e023      	b.n	8014350 <__kernel_rem_pio2+0xc4>
 8014308:	42ef      	cmn	r7, r5
 801430a:	d40b      	bmi.n	8014324 <__kernel_rem_pio2+0x98>
 801430c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8014310:	e9cd 2300 	strd	r2, r3, [sp]
 8014314:	f7ec f8de 	bl	80004d4 <__aeabi_i2d>
 8014318:	e9dd 2300 	ldrd	r2, r3, [sp]
 801431c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 8014320:	3501      	adds	r5, #1
 8014322:	e7da      	b.n	80142da <__kernel_rem_pio2+0x4e>
 8014324:	4610      	mov	r0, r2
 8014326:	4619      	mov	r1, r3
 8014328:	e7f8      	b.n	801431c <__kernel_rem_pio2+0x90>
 801432a:	9905      	ldr	r1, [sp, #20]
 801432c:	9d00      	ldr	r5, [sp, #0]
 801432e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8014332:	9105      	str	r1, [sp, #20]
 8014334:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8014338:	9500      	str	r5, [sp, #0]
 801433a:	f7ec f935 	bl	80005a8 <__aeabi_dmul>
 801433e:	4602      	mov	r2, r0
 8014340:	460b      	mov	r3, r1
 8014342:	4640      	mov	r0, r8
 8014344:	4649      	mov	r1, r9
 8014346:	f7eb ff79 	bl	800023c <__adddf3>
 801434a:	4680      	mov	r8, r0
 801434c:	4689      	mov	r9, r1
 801434e:	3701      	adds	r7, #1
 8014350:	9b06      	ldr	r3, [sp, #24]
 8014352:	429f      	cmp	r7, r3
 8014354:	dde9      	ble.n	801432a <__kernel_rem_pio2+0x9e>
 8014356:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 801435a:	3601      	adds	r6, #1
 801435c:	e7c2      	b.n	80142e4 <__kernel_rem_pio2+0x58>
 801435e:	9b02      	ldr	r3, [sp, #8]
 8014360:	aa0c      	add	r2, sp, #48	; 0x30
 8014362:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014366:	930b      	str	r3, [sp, #44]	; 0x2c
 8014368:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 801436a:	9f02      	ldr	r7, [sp, #8]
 801436c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014370:	930a      	str	r3, [sp, #40]	; 0x28
 8014372:	2600      	movs	r6, #0
 8014374:	ab98      	add	r3, sp, #608	; 0x260
 8014376:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 801437a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801437e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014382:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8014386:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 801438a:	ab98      	add	r3, sp, #608	; 0x260
 801438c:	445b      	add	r3, fp
 801438e:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 8014392:	1bbb      	subs	r3, r7, r6
 8014394:	2b00      	cmp	r3, #0
 8014396:	dc71      	bgt.n	801447c <__kernel_rem_pio2+0x1f0>
 8014398:	4652      	mov	r2, sl
 801439a:	4640      	mov	r0, r8
 801439c:	4649      	mov	r1, r9
 801439e:	f000 fc97 	bl	8014cd0 <scalbn>
 80143a2:	2200      	movs	r2, #0
 80143a4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80143a8:	4604      	mov	r4, r0
 80143aa:	460d      	mov	r5, r1
 80143ac:	f7ec f8fc 	bl	80005a8 <__aeabi_dmul>
 80143b0:	f000 fb76 	bl	8014aa0 <floor>
 80143b4:	2200      	movs	r2, #0
 80143b6:	4b79      	ldr	r3, [pc, #484]	; (801459c <__kernel_rem_pio2+0x310>)
 80143b8:	f7ec f8f6 	bl	80005a8 <__aeabi_dmul>
 80143bc:	4602      	mov	r2, r0
 80143be:	460b      	mov	r3, r1
 80143c0:	4620      	mov	r0, r4
 80143c2:	4629      	mov	r1, r5
 80143c4:	f7eb ff38 	bl	8000238 <__aeabi_dsub>
 80143c8:	460d      	mov	r5, r1
 80143ca:	4604      	mov	r4, r0
 80143cc:	f7ec fb9c 	bl	8000b08 <__aeabi_d2iz>
 80143d0:	9005      	str	r0, [sp, #20]
 80143d2:	f7ec f87f 	bl	80004d4 <__aeabi_i2d>
 80143d6:	4602      	mov	r2, r0
 80143d8:	460b      	mov	r3, r1
 80143da:	4620      	mov	r0, r4
 80143dc:	4629      	mov	r1, r5
 80143de:	f7eb ff2b 	bl	8000238 <__aeabi_dsub>
 80143e2:	f1ba 0f00 	cmp.w	sl, #0
 80143e6:	4680      	mov	r8, r0
 80143e8:	4689      	mov	r9, r1
 80143ea:	dd6c      	ble.n	80144c6 <__kernel_rem_pio2+0x23a>
 80143ec:	1e7a      	subs	r2, r7, #1
 80143ee:	ab0c      	add	r3, sp, #48	; 0x30
 80143f0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80143f4:	f1ca 0118 	rsb	r1, sl, #24
 80143f8:	9c05      	ldr	r4, [sp, #20]
 80143fa:	fa40 f301 	asr.w	r3, r0, r1
 80143fe:	441c      	add	r4, r3
 8014400:	408b      	lsls	r3, r1
 8014402:	1ac0      	subs	r0, r0, r3
 8014404:	ab0c      	add	r3, sp, #48	; 0x30
 8014406:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 801440a:	f1ca 0317 	rsb	r3, sl, #23
 801440e:	9405      	str	r4, [sp, #20]
 8014410:	fa40 f303 	asr.w	r3, r0, r3
 8014414:	9300      	str	r3, [sp, #0]
 8014416:	9b00      	ldr	r3, [sp, #0]
 8014418:	2b00      	cmp	r3, #0
 801441a:	dd62      	ble.n	80144e2 <__kernel_rem_pio2+0x256>
 801441c:	2200      	movs	r2, #0
 801441e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8014422:	4614      	mov	r4, r2
 8014424:	9b05      	ldr	r3, [sp, #20]
 8014426:	3301      	adds	r3, #1
 8014428:	9305      	str	r3, [sp, #20]
 801442a:	4297      	cmp	r7, r2
 801442c:	f300 809f 	bgt.w	801456e <__kernel_rem_pio2+0x2e2>
 8014430:	f1ba 0f00 	cmp.w	sl, #0
 8014434:	dd07      	ble.n	8014446 <__kernel_rem_pio2+0x1ba>
 8014436:	f1ba 0f01 	cmp.w	sl, #1
 801443a:	f000 80bb 	beq.w	80145b4 <__kernel_rem_pio2+0x328>
 801443e:	f1ba 0f02 	cmp.w	sl, #2
 8014442:	f000 80c1 	beq.w	80145c8 <__kernel_rem_pio2+0x33c>
 8014446:	9b00      	ldr	r3, [sp, #0]
 8014448:	2b02      	cmp	r3, #2
 801444a:	d14a      	bne.n	80144e2 <__kernel_rem_pio2+0x256>
 801444c:	4642      	mov	r2, r8
 801444e:	464b      	mov	r3, r9
 8014450:	2000      	movs	r0, #0
 8014452:	4953      	ldr	r1, [pc, #332]	; (80145a0 <__kernel_rem_pio2+0x314>)
 8014454:	f7eb fef0 	bl	8000238 <__aeabi_dsub>
 8014458:	4680      	mov	r8, r0
 801445a:	4689      	mov	r9, r1
 801445c:	2c00      	cmp	r4, #0
 801445e:	d040      	beq.n	80144e2 <__kernel_rem_pio2+0x256>
 8014460:	4652      	mov	r2, sl
 8014462:	2000      	movs	r0, #0
 8014464:	494e      	ldr	r1, [pc, #312]	; (80145a0 <__kernel_rem_pio2+0x314>)
 8014466:	f000 fc33 	bl	8014cd0 <scalbn>
 801446a:	4602      	mov	r2, r0
 801446c:	460b      	mov	r3, r1
 801446e:	4640      	mov	r0, r8
 8014470:	4649      	mov	r1, r9
 8014472:	f7eb fee1 	bl	8000238 <__aeabi_dsub>
 8014476:	4680      	mov	r8, r0
 8014478:	4689      	mov	r9, r1
 801447a:	e032      	b.n	80144e2 <__kernel_rem_pio2+0x256>
 801447c:	2200      	movs	r2, #0
 801447e:	4b49      	ldr	r3, [pc, #292]	; (80145a4 <__kernel_rem_pio2+0x318>)
 8014480:	4640      	mov	r0, r8
 8014482:	4649      	mov	r1, r9
 8014484:	f7ec f890 	bl	80005a8 <__aeabi_dmul>
 8014488:	f7ec fb3e 	bl	8000b08 <__aeabi_d2iz>
 801448c:	f7ec f822 	bl	80004d4 <__aeabi_i2d>
 8014490:	2200      	movs	r2, #0
 8014492:	4b45      	ldr	r3, [pc, #276]	; (80145a8 <__kernel_rem_pio2+0x31c>)
 8014494:	e9cd 0100 	strd	r0, r1, [sp]
 8014498:	f7ec f886 	bl	80005a8 <__aeabi_dmul>
 801449c:	4602      	mov	r2, r0
 801449e:	460b      	mov	r3, r1
 80144a0:	4640      	mov	r0, r8
 80144a2:	4649      	mov	r1, r9
 80144a4:	f7eb fec8 	bl	8000238 <__aeabi_dsub>
 80144a8:	f7ec fb2e 	bl	8000b08 <__aeabi_d2iz>
 80144ac:	ab0c      	add	r3, sp, #48	; 0x30
 80144ae:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80144b2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80144b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80144ba:	f7eb febf 	bl	800023c <__adddf3>
 80144be:	3601      	adds	r6, #1
 80144c0:	4680      	mov	r8, r0
 80144c2:	4689      	mov	r9, r1
 80144c4:	e765      	b.n	8014392 <__kernel_rem_pio2+0x106>
 80144c6:	d105      	bne.n	80144d4 <__kernel_rem_pio2+0x248>
 80144c8:	1e7b      	subs	r3, r7, #1
 80144ca:	aa0c      	add	r2, sp, #48	; 0x30
 80144cc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80144d0:	15c3      	asrs	r3, r0, #23
 80144d2:	e79f      	b.n	8014414 <__kernel_rem_pio2+0x188>
 80144d4:	2200      	movs	r2, #0
 80144d6:	4b35      	ldr	r3, [pc, #212]	; (80145ac <__kernel_rem_pio2+0x320>)
 80144d8:	f7ec faec 	bl	8000ab4 <__aeabi_dcmpge>
 80144dc:	2800      	cmp	r0, #0
 80144de:	d143      	bne.n	8014568 <__kernel_rem_pio2+0x2dc>
 80144e0:	9000      	str	r0, [sp, #0]
 80144e2:	2200      	movs	r2, #0
 80144e4:	2300      	movs	r3, #0
 80144e6:	4640      	mov	r0, r8
 80144e8:	4649      	mov	r1, r9
 80144ea:	f7ec fac5 	bl	8000a78 <__aeabi_dcmpeq>
 80144ee:	2800      	cmp	r0, #0
 80144f0:	f000 80c3 	beq.w	801467a <__kernel_rem_pio2+0x3ee>
 80144f4:	1e7c      	subs	r4, r7, #1
 80144f6:	4623      	mov	r3, r4
 80144f8:	2200      	movs	r2, #0
 80144fa:	9902      	ldr	r1, [sp, #8]
 80144fc:	428b      	cmp	r3, r1
 80144fe:	da6a      	bge.n	80145d6 <__kernel_rem_pio2+0x34a>
 8014500:	2a00      	cmp	r2, #0
 8014502:	f000 8084 	beq.w	801460e <__kernel_rem_pio2+0x382>
 8014506:	ab0c      	add	r3, sp, #48	; 0x30
 8014508:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801450c:	f1aa 0a18 	sub.w	sl, sl, #24
 8014510:	2b00      	cmp	r3, #0
 8014512:	f000 80b0 	beq.w	8014676 <__kernel_rem_pio2+0x3ea>
 8014516:	4652      	mov	r2, sl
 8014518:	2000      	movs	r0, #0
 801451a:	4921      	ldr	r1, [pc, #132]	; (80145a0 <__kernel_rem_pio2+0x314>)
 801451c:	f000 fbd8 	bl	8014cd0 <scalbn>
 8014520:	4625      	mov	r5, r4
 8014522:	4606      	mov	r6, r0
 8014524:	460f      	mov	r7, r1
 8014526:	f04f 0a00 	mov.w	sl, #0
 801452a:	00e3      	lsls	r3, r4, #3
 801452c:	aa98      	add	r2, sp, #608	; 0x260
 801452e:	eb02 0803 	add.w	r8, r2, r3
 8014532:	f8df b070 	ldr.w	fp, [pc, #112]	; 80145a4 <__kernel_rem_pio2+0x318>
 8014536:	9306      	str	r3, [sp, #24]
 8014538:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 801453c:	2d00      	cmp	r5, #0
 801453e:	f280 80d2 	bge.w	80146e6 <__kernel_rem_pio2+0x45a>
 8014542:	2500      	movs	r5, #0
 8014544:	9a06      	ldr	r2, [sp, #24]
 8014546:	ab98      	add	r3, sp, #608	; 0x260
 8014548:	189e      	adds	r6, r3, r2
 801454a:	3ea8      	subs	r6, #168	; 0xa8
 801454c:	1b63      	subs	r3, r4, r5
 801454e:	2b00      	cmp	r3, #0
 8014550:	f2c0 80f9 	blt.w	8014746 <__kernel_rem_pio2+0x4ba>
 8014554:	f8df 9058 	ldr.w	r9, [pc, #88]	; 80145b0 <__kernel_rem_pio2+0x324>
 8014558:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 801455c:	f04f 0a00 	mov.w	sl, #0
 8014560:	f04f 0b00 	mov.w	fp, #0
 8014564:	2700      	movs	r7, #0
 8014566:	e0e2      	b.n	801472e <__kernel_rem_pio2+0x4a2>
 8014568:	2302      	movs	r3, #2
 801456a:	9300      	str	r3, [sp, #0]
 801456c:	e756      	b.n	801441c <__kernel_rem_pio2+0x190>
 801456e:	ab0c      	add	r3, sp, #48	; 0x30
 8014570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014574:	b94c      	cbnz	r4, 801458a <__kernel_rem_pio2+0x2fe>
 8014576:	b12b      	cbz	r3, 8014584 <__kernel_rem_pio2+0x2f8>
 8014578:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801457c:	a80c      	add	r0, sp, #48	; 0x30
 801457e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8014582:	2301      	movs	r3, #1
 8014584:	3201      	adds	r2, #1
 8014586:	461c      	mov	r4, r3
 8014588:	e74f      	b.n	801442a <__kernel_rem_pio2+0x19e>
 801458a:	1acb      	subs	r3, r1, r3
 801458c:	a80c      	add	r0, sp, #48	; 0x30
 801458e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8014592:	4623      	mov	r3, r4
 8014594:	e7f6      	b.n	8014584 <__kernel_rem_pio2+0x2f8>
 8014596:	bf00      	nop
 8014598:	08022c48 	.word	0x08022c48
 801459c:	40200000 	.word	0x40200000
 80145a0:	3ff00000 	.word	0x3ff00000
 80145a4:	3e700000 	.word	0x3e700000
 80145a8:	41700000 	.word	0x41700000
 80145ac:	3fe00000 	.word	0x3fe00000
 80145b0:	08022c00 	.word	0x08022c00
 80145b4:	1e7a      	subs	r2, r7, #1
 80145b6:	ab0c      	add	r3, sp, #48	; 0x30
 80145b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80145bc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80145c0:	a90c      	add	r1, sp, #48	; 0x30
 80145c2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80145c6:	e73e      	b.n	8014446 <__kernel_rem_pio2+0x1ba>
 80145c8:	1e7a      	subs	r2, r7, #1
 80145ca:	ab0c      	add	r3, sp, #48	; 0x30
 80145cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80145d0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80145d4:	e7f4      	b.n	80145c0 <__kernel_rem_pio2+0x334>
 80145d6:	a90c      	add	r1, sp, #48	; 0x30
 80145d8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80145dc:	3b01      	subs	r3, #1
 80145de:	430a      	orrs	r2, r1
 80145e0:	e78b      	b.n	80144fa <__kernel_rem_pio2+0x26e>
 80145e2:	3401      	adds	r4, #1
 80145e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80145e8:	2a00      	cmp	r2, #0
 80145ea:	d0fa      	beq.n	80145e2 <__kernel_rem_pio2+0x356>
 80145ec:	ab98      	add	r3, sp, #608	; 0x260
 80145ee:	449b      	add	fp, r3
 80145f0:	9b07      	ldr	r3, [sp, #28]
 80145f2:	1c7e      	adds	r6, r7, #1
 80145f4:	19dd      	adds	r5, r3, r7
 80145f6:	ab98      	add	r3, sp, #608	; 0x260
 80145f8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80145fc:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 8014600:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 8014604:	443c      	add	r4, r7
 8014606:	42b4      	cmp	r4, r6
 8014608:	da04      	bge.n	8014614 <__kernel_rem_pio2+0x388>
 801460a:	4627      	mov	r7, r4
 801460c:	e6b1      	b.n	8014372 <__kernel_rem_pio2+0xe6>
 801460e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014610:	2401      	movs	r4, #1
 8014612:	e7e7      	b.n	80145e4 <__kernel_rem_pio2+0x358>
 8014614:	f105 0308 	add.w	r3, r5, #8
 8014618:	9309      	str	r3, [sp, #36]	; 0x24
 801461a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801461c:	2700      	movs	r7, #0
 801461e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014622:	f7eb ff57 	bl	80004d4 <__aeabi_i2d>
 8014626:	f04f 0800 	mov.w	r8, #0
 801462a:	f04f 0900 	mov.w	r9, #0
 801462e:	9b08      	ldr	r3, [sp, #32]
 8014630:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8014634:	3b08      	subs	r3, #8
 8014636:	9300      	str	r3, [sp, #0]
 8014638:	f105 0310 	add.w	r3, r5, #16
 801463c:	9305      	str	r3, [sp, #20]
 801463e:	9b06      	ldr	r3, [sp, #24]
 8014640:	429f      	cmp	r7, r3
 8014642:	dd04      	ble.n	801464e <__kernel_rem_pio2+0x3c2>
 8014644:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8014648:	3601      	adds	r6, #1
 801464a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801464c:	e7db      	b.n	8014606 <__kernel_rem_pio2+0x37a>
 801464e:	9905      	ldr	r1, [sp, #20]
 8014650:	9d00      	ldr	r5, [sp, #0]
 8014652:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8014656:	9105      	str	r1, [sp, #20]
 8014658:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 801465c:	9500      	str	r5, [sp, #0]
 801465e:	f7eb ffa3 	bl	80005a8 <__aeabi_dmul>
 8014662:	4602      	mov	r2, r0
 8014664:	460b      	mov	r3, r1
 8014666:	4640      	mov	r0, r8
 8014668:	4649      	mov	r1, r9
 801466a:	f7eb fde7 	bl	800023c <__adddf3>
 801466e:	3701      	adds	r7, #1
 8014670:	4680      	mov	r8, r0
 8014672:	4689      	mov	r9, r1
 8014674:	e7e3      	b.n	801463e <__kernel_rem_pio2+0x3b2>
 8014676:	3c01      	subs	r4, #1
 8014678:	e745      	b.n	8014506 <__kernel_rem_pio2+0x27a>
 801467a:	f1ca 0200 	rsb	r2, sl, #0
 801467e:	4640      	mov	r0, r8
 8014680:	4649      	mov	r1, r9
 8014682:	f000 fb25 	bl	8014cd0 <scalbn>
 8014686:	2200      	movs	r2, #0
 8014688:	4ba3      	ldr	r3, [pc, #652]	; (8014918 <__kernel_rem_pio2+0x68c>)
 801468a:	4604      	mov	r4, r0
 801468c:	460d      	mov	r5, r1
 801468e:	f7ec fa11 	bl	8000ab4 <__aeabi_dcmpge>
 8014692:	b1f8      	cbz	r0, 80146d4 <__kernel_rem_pio2+0x448>
 8014694:	2200      	movs	r2, #0
 8014696:	4ba1      	ldr	r3, [pc, #644]	; (801491c <__kernel_rem_pio2+0x690>)
 8014698:	4620      	mov	r0, r4
 801469a:	4629      	mov	r1, r5
 801469c:	f7eb ff84 	bl	80005a8 <__aeabi_dmul>
 80146a0:	f7ec fa32 	bl	8000b08 <__aeabi_d2iz>
 80146a4:	4606      	mov	r6, r0
 80146a6:	f7eb ff15 	bl	80004d4 <__aeabi_i2d>
 80146aa:	2200      	movs	r2, #0
 80146ac:	4b9a      	ldr	r3, [pc, #616]	; (8014918 <__kernel_rem_pio2+0x68c>)
 80146ae:	f7eb ff7b 	bl	80005a8 <__aeabi_dmul>
 80146b2:	460b      	mov	r3, r1
 80146b4:	4602      	mov	r2, r0
 80146b6:	4629      	mov	r1, r5
 80146b8:	4620      	mov	r0, r4
 80146ba:	f7eb fdbd 	bl	8000238 <__aeabi_dsub>
 80146be:	f7ec fa23 	bl	8000b08 <__aeabi_d2iz>
 80146c2:	1c7c      	adds	r4, r7, #1
 80146c4:	ab0c      	add	r3, sp, #48	; 0x30
 80146c6:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80146ca:	f10a 0a18 	add.w	sl, sl, #24
 80146ce:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80146d2:	e720      	b.n	8014516 <__kernel_rem_pio2+0x28a>
 80146d4:	4620      	mov	r0, r4
 80146d6:	4629      	mov	r1, r5
 80146d8:	f7ec fa16 	bl	8000b08 <__aeabi_d2iz>
 80146dc:	ab0c      	add	r3, sp, #48	; 0x30
 80146de:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80146e2:	463c      	mov	r4, r7
 80146e4:	e717      	b.n	8014516 <__kernel_rem_pio2+0x28a>
 80146e6:	ab0c      	add	r3, sp, #48	; 0x30
 80146e8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80146ec:	f7eb fef2 	bl	80004d4 <__aeabi_i2d>
 80146f0:	4632      	mov	r2, r6
 80146f2:	463b      	mov	r3, r7
 80146f4:	f7eb ff58 	bl	80005a8 <__aeabi_dmul>
 80146f8:	4652      	mov	r2, sl
 80146fa:	e968 0102 	strd	r0, r1, [r8, #-8]!
 80146fe:	465b      	mov	r3, fp
 8014700:	4630      	mov	r0, r6
 8014702:	4639      	mov	r1, r7
 8014704:	f7eb ff50 	bl	80005a8 <__aeabi_dmul>
 8014708:	3d01      	subs	r5, #1
 801470a:	4606      	mov	r6, r0
 801470c:	460f      	mov	r7, r1
 801470e:	e715      	b.n	801453c <__kernel_rem_pio2+0x2b0>
 8014710:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 8014714:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8014718:	f7eb ff46 	bl	80005a8 <__aeabi_dmul>
 801471c:	4602      	mov	r2, r0
 801471e:	460b      	mov	r3, r1
 8014720:	4650      	mov	r0, sl
 8014722:	4659      	mov	r1, fp
 8014724:	f7eb fd8a 	bl	800023c <__adddf3>
 8014728:	4682      	mov	sl, r0
 801472a:	468b      	mov	fp, r1
 801472c:	3701      	adds	r7, #1
 801472e:	9b02      	ldr	r3, [sp, #8]
 8014730:	429f      	cmp	r7, r3
 8014732:	dc01      	bgt.n	8014738 <__kernel_rem_pio2+0x4ac>
 8014734:	42bd      	cmp	r5, r7
 8014736:	daeb      	bge.n	8014710 <__kernel_rem_pio2+0x484>
 8014738:	ab48      	add	r3, sp, #288	; 0x120
 801473a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801473e:	e9c3 ab00 	strd	sl, fp, [r3]
 8014742:	3501      	adds	r5, #1
 8014744:	e702      	b.n	801454c <__kernel_rem_pio2+0x2c0>
 8014746:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8014748:	2b03      	cmp	r3, #3
 801474a:	d86c      	bhi.n	8014826 <__kernel_rem_pio2+0x59a>
 801474c:	e8df f003 	tbb	[pc, r3]
 8014750:	022f2f59 	.word	0x022f2f59
 8014754:	9a06      	ldr	r2, [sp, #24]
 8014756:	ab48      	add	r3, sp, #288	; 0x120
 8014758:	189d      	adds	r5, r3, r2
 801475a:	46aa      	mov	sl, r5
 801475c:	46a3      	mov	fp, r4
 801475e:	f1bb 0f00 	cmp.w	fp, #0
 8014762:	f300 8087 	bgt.w	8014874 <__kernel_rem_pio2+0x5e8>
 8014766:	46a2      	mov	sl, r4
 8014768:	f1ba 0f01 	cmp.w	sl, #1
 801476c:	f300 809f 	bgt.w	80148ae <__kernel_rem_pio2+0x622>
 8014770:	2700      	movs	r7, #0
 8014772:	463e      	mov	r6, r7
 8014774:	9d06      	ldr	r5, [sp, #24]
 8014776:	ab48      	add	r3, sp, #288	; 0x120
 8014778:	3508      	adds	r5, #8
 801477a:	441d      	add	r5, r3
 801477c:	2c01      	cmp	r4, #1
 801477e:	f300 80b3 	bgt.w	80148e8 <__kernel_rem_pio2+0x65c>
 8014782:	9b00      	ldr	r3, [sp, #0]
 8014784:	9d48      	ldr	r5, [sp, #288]	; 0x120
 8014786:	9849      	ldr	r0, [sp, #292]	; 0x124
 8014788:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 801478a:	994b      	ldr	r1, [sp, #300]	; 0x12c
 801478c:	2b00      	cmp	r3, #0
 801478e:	f040 80b5 	bne.w	80148fc <__kernel_rem_pio2+0x670>
 8014792:	4603      	mov	r3, r0
 8014794:	462a      	mov	r2, r5
 8014796:	9804      	ldr	r0, [sp, #16]
 8014798:	e9c0 2300 	strd	r2, r3, [r0]
 801479c:	4622      	mov	r2, r4
 801479e:	460b      	mov	r3, r1
 80147a0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80147a4:	463a      	mov	r2, r7
 80147a6:	4633      	mov	r3, r6
 80147a8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80147ac:	e03b      	b.n	8014826 <__kernel_rem_pio2+0x59a>
 80147ae:	f04f 0c00 	mov.w	ip, #0
 80147b2:	4626      	mov	r6, r4
 80147b4:	4667      	mov	r7, ip
 80147b6:	9d06      	ldr	r5, [sp, #24]
 80147b8:	ab48      	add	r3, sp, #288	; 0x120
 80147ba:	3508      	adds	r5, #8
 80147bc:	441d      	add	r5, r3
 80147be:	2e00      	cmp	r6, #0
 80147c0:	da42      	bge.n	8014848 <__kernel_rem_pio2+0x5bc>
 80147c2:	9b00      	ldr	r3, [sp, #0]
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d049      	beq.n	801485c <__kernel_rem_pio2+0x5d0>
 80147c8:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 80147cc:	4662      	mov	r2, ip
 80147ce:	460b      	mov	r3, r1
 80147d0:	9904      	ldr	r1, [sp, #16]
 80147d2:	2601      	movs	r6, #1
 80147d4:	e9c1 2300 	strd	r2, r3, [r1]
 80147d8:	a948      	add	r1, sp, #288	; 0x120
 80147da:	463b      	mov	r3, r7
 80147dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80147e0:	f7eb fd2a 	bl	8000238 <__aeabi_dsub>
 80147e4:	4684      	mov	ip, r0
 80147e6:	460f      	mov	r7, r1
 80147e8:	ad48      	add	r5, sp, #288	; 0x120
 80147ea:	42b4      	cmp	r4, r6
 80147ec:	da38      	bge.n	8014860 <__kernel_rem_pio2+0x5d4>
 80147ee:	9b00      	ldr	r3, [sp, #0]
 80147f0:	b10b      	cbz	r3, 80147f6 <__kernel_rem_pio2+0x56a>
 80147f2:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80147f6:	4662      	mov	r2, ip
 80147f8:	463b      	mov	r3, r7
 80147fa:	9904      	ldr	r1, [sp, #16]
 80147fc:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8014800:	e011      	b.n	8014826 <__kernel_rem_pio2+0x59a>
 8014802:	2700      	movs	r7, #0
 8014804:	463d      	mov	r5, r7
 8014806:	9b06      	ldr	r3, [sp, #24]
 8014808:	aa98      	add	r2, sp, #608	; 0x260
 801480a:	4413      	add	r3, r2
 801480c:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 8014810:	2c00      	cmp	r4, #0
 8014812:	da0f      	bge.n	8014834 <__kernel_rem_pio2+0x5a8>
 8014814:	9b00      	ldr	r3, [sp, #0]
 8014816:	b10b      	cbz	r3, 801481c <__kernel_rem_pio2+0x590>
 8014818:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 801481c:	463a      	mov	r2, r7
 801481e:	462b      	mov	r3, r5
 8014820:	9904      	ldr	r1, [sp, #16]
 8014822:	e9c1 2300 	strd	r2, r3, [r1]
 8014826:	9b05      	ldr	r3, [sp, #20]
 8014828:	f003 0007 	and.w	r0, r3, #7
 801482c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8014830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014834:	4638      	mov	r0, r7
 8014836:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801483a:	4629      	mov	r1, r5
 801483c:	f7eb fcfe 	bl	800023c <__adddf3>
 8014840:	3c01      	subs	r4, #1
 8014842:	4607      	mov	r7, r0
 8014844:	460d      	mov	r5, r1
 8014846:	e7e3      	b.n	8014810 <__kernel_rem_pio2+0x584>
 8014848:	4660      	mov	r0, ip
 801484a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801484e:	4639      	mov	r1, r7
 8014850:	f7eb fcf4 	bl	800023c <__adddf3>
 8014854:	3e01      	subs	r6, #1
 8014856:	4684      	mov	ip, r0
 8014858:	460f      	mov	r7, r1
 801485a:	e7b0      	b.n	80147be <__kernel_rem_pio2+0x532>
 801485c:	4639      	mov	r1, r7
 801485e:	e7b5      	b.n	80147cc <__kernel_rem_pio2+0x540>
 8014860:	4660      	mov	r0, ip
 8014862:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8014866:	4639      	mov	r1, r7
 8014868:	f7eb fce8 	bl	800023c <__adddf3>
 801486c:	3601      	adds	r6, #1
 801486e:	4684      	mov	ip, r0
 8014870:	460f      	mov	r7, r1
 8014872:	e7ba      	b.n	80147ea <__kernel_rem_pio2+0x55e>
 8014874:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 8014878:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 801487c:	4640      	mov	r0, r8
 801487e:	4649      	mov	r1, r9
 8014880:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014884:	f7eb fcda 	bl	800023c <__adddf3>
 8014888:	4602      	mov	r2, r0
 801488a:	460b      	mov	r3, r1
 801488c:	4606      	mov	r6, r0
 801488e:	460f      	mov	r7, r1
 8014890:	4640      	mov	r0, r8
 8014892:	4649      	mov	r1, r9
 8014894:	f7eb fcd0 	bl	8000238 <__aeabi_dsub>
 8014898:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801489c:	f7eb fcce 	bl	800023c <__adddf3>
 80148a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80148a4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80148a8:	e9ca 6700 	strd	r6, r7, [sl]
 80148ac:	e757      	b.n	801475e <__kernel_rem_pio2+0x4d2>
 80148ae:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 80148b2:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 80148b6:	4630      	mov	r0, r6
 80148b8:	4639      	mov	r1, r7
 80148ba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80148be:	f7eb fcbd 	bl	800023c <__adddf3>
 80148c2:	4602      	mov	r2, r0
 80148c4:	460b      	mov	r3, r1
 80148c6:	4680      	mov	r8, r0
 80148c8:	4689      	mov	r9, r1
 80148ca:	4630      	mov	r0, r6
 80148cc:	4639      	mov	r1, r7
 80148ce:	f7eb fcb3 	bl	8000238 <__aeabi_dsub>
 80148d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80148d6:	f7eb fcb1 	bl	800023c <__adddf3>
 80148da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80148de:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80148e2:	e9c5 8900 	strd	r8, r9, [r5]
 80148e6:	e73f      	b.n	8014768 <__kernel_rem_pio2+0x4dc>
 80148e8:	4638      	mov	r0, r7
 80148ea:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80148ee:	4631      	mov	r1, r6
 80148f0:	f7eb fca4 	bl	800023c <__adddf3>
 80148f4:	3c01      	subs	r4, #1
 80148f6:	4607      	mov	r7, r0
 80148f8:	460e      	mov	r6, r1
 80148fa:	e73f      	b.n	801477c <__kernel_rem_pio2+0x4f0>
 80148fc:	9b04      	ldr	r3, [sp, #16]
 80148fe:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8014902:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8014906:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 801490a:	601d      	str	r5, [r3, #0]
 801490c:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8014910:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8014914:	615e      	str	r6, [r3, #20]
 8014916:	e786      	b.n	8014826 <__kernel_rem_pio2+0x59a>
 8014918:	41700000 	.word	0x41700000
 801491c:	3e700000 	.word	0x3e700000

08014920 <__kernel_sin>:
 8014920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014924:	b086      	sub	sp, #24
 8014926:	e9cd 2300 	strd	r2, r3, [sp]
 801492a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801492e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8014932:	4682      	mov	sl, r0
 8014934:	460c      	mov	r4, r1
 8014936:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8014938:	da03      	bge.n	8014942 <__kernel_sin+0x22>
 801493a:	f7ec f8e5 	bl	8000b08 <__aeabi_d2iz>
 801493e:	2800      	cmp	r0, #0
 8014940:	d050      	beq.n	80149e4 <__kernel_sin+0xc4>
 8014942:	4652      	mov	r2, sl
 8014944:	4623      	mov	r3, r4
 8014946:	4650      	mov	r0, sl
 8014948:	4621      	mov	r1, r4
 801494a:	f7eb fe2d 	bl	80005a8 <__aeabi_dmul>
 801494e:	4606      	mov	r6, r0
 8014950:	460f      	mov	r7, r1
 8014952:	4602      	mov	r2, r0
 8014954:	460b      	mov	r3, r1
 8014956:	4650      	mov	r0, sl
 8014958:	4621      	mov	r1, r4
 801495a:	f7eb fe25 	bl	80005a8 <__aeabi_dmul>
 801495e:	a33e      	add	r3, pc, #248	; (adr r3, 8014a58 <__kernel_sin+0x138>)
 8014960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014964:	4680      	mov	r8, r0
 8014966:	4689      	mov	r9, r1
 8014968:	4630      	mov	r0, r6
 801496a:	4639      	mov	r1, r7
 801496c:	f7eb fe1c 	bl	80005a8 <__aeabi_dmul>
 8014970:	a33b      	add	r3, pc, #236	; (adr r3, 8014a60 <__kernel_sin+0x140>)
 8014972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014976:	f7eb fc5f 	bl	8000238 <__aeabi_dsub>
 801497a:	4632      	mov	r2, r6
 801497c:	463b      	mov	r3, r7
 801497e:	f7eb fe13 	bl	80005a8 <__aeabi_dmul>
 8014982:	a339      	add	r3, pc, #228	; (adr r3, 8014a68 <__kernel_sin+0x148>)
 8014984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014988:	f7eb fc58 	bl	800023c <__adddf3>
 801498c:	4632      	mov	r2, r6
 801498e:	463b      	mov	r3, r7
 8014990:	f7eb fe0a 	bl	80005a8 <__aeabi_dmul>
 8014994:	a336      	add	r3, pc, #216	; (adr r3, 8014a70 <__kernel_sin+0x150>)
 8014996:	e9d3 2300 	ldrd	r2, r3, [r3]
 801499a:	f7eb fc4d 	bl	8000238 <__aeabi_dsub>
 801499e:	4632      	mov	r2, r6
 80149a0:	463b      	mov	r3, r7
 80149a2:	f7eb fe01 	bl	80005a8 <__aeabi_dmul>
 80149a6:	a334      	add	r3, pc, #208	; (adr r3, 8014a78 <__kernel_sin+0x158>)
 80149a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149ac:	f7eb fc46 	bl	800023c <__adddf3>
 80149b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80149b4:	b9dd      	cbnz	r5, 80149ee <__kernel_sin+0xce>
 80149b6:	4602      	mov	r2, r0
 80149b8:	460b      	mov	r3, r1
 80149ba:	4630      	mov	r0, r6
 80149bc:	4639      	mov	r1, r7
 80149be:	f7eb fdf3 	bl	80005a8 <__aeabi_dmul>
 80149c2:	a32f      	add	r3, pc, #188	; (adr r3, 8014a80 <__kernel_sin+0x160>)
 80149c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149c8:	f7eb fc36 	bl	8000238 <__aeabi_dsub>
 80149cc:	4642      	mov	r2, r8
 80149ce:	464b      	mov	r3, r9
 80149d0:	f7eb fdea 	bl	80005a8 <__aeabi_dmul>
 80149d4:	4602      	mov	r2, r0
 80149d6:	460b      	mov	r3, r1
 80149d8:	4650      	mov	r0, sl
 80149da:	4621      	mov	r1, r4
 80149dc:	f7eb fc2e 	bl	800023c <__adddf3>
 80149e0:	4682      	mov	sl, r0
 80149e2:	460c      	mov	r4, r1
 80149e4:	4650      	mov	r0, sl
 80149e6:	4621      	mov	r1, r4
 80149e8:	b006      	add	sp, #24
 80149ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80149ee:	2200      	movs	r2, #0
 80149f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80149f4:	4b24      	ldr	r3, [pc, #144]	; (8014a88 <__kernel_sin+0x168>)
 80149f6:	f7eb fdd7 	bl	80005a8 <__aeabi_dmul>
 80149fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80149fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014a02:	4640      	mov	r0, r8
 8014a04:	4649      	mov	r1, r9
 8014a06:	f7eb fdcf 	bl	80005a8 <__aeabi_dmul>
 8014a0a:	4602      	mov	r2, r0
 8014a0c:	460b      	mov	r3, r1
 8014a0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014a12:	f7eb fc11 	bl	8000238 <__aeabi_dsub>
 8014a16:	4632      	mov	r2, r6
 8014a18:	463b      	mov	r3, r7
 8014a1a:	f7eb fdc5 	bl	80005a8 <__aeabi_dmul>
 8014a1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a22:	f7eb fc09 	bl	8000238 <__aeabi_dsub>
 8014a26:	a316      	add	r3, pc, #88	; (adr r3, 8014a80 <__kernel_sin+0x160>)
 8014a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a2c:	4606      	mov	r6, r0
 8014a2e:	460f      	mov	r7, r1
 8014a30:	4640      	mov	r0, r8
 8014a32:	4649      	mov	r1, r9
 8014a34:	f7eb fdb8 	bl	80005a8 <__aeabi_dmul>
 8014a38:	4602      	mov	r2, r0
 8014a3a:	460b      	mov	r3, r1
 8014a3c:	4630      	mov	r0, r6
 8014a3e:	4639      	mov	r1, r7
 8014a40:	f7eb fbfc 	bl	800023c <__adddf3>
 8014a44:	4602      	mov	r2, r0
 8014a46:	460b      	mov	r3, r1
 8014a48:	4650      	mov	r0, sl
 8014a4a:	4621      	mov	r1, r4
 8014a4c:	f7eb fbf4 	bl	8000238 <__aeabi_dsub>
 8014a50:	e7c6      	b.n	80149e0 <__kernel_sin+0xc0>
 8014a52:	bf00      	nop
 8014a54:	f3af 8000 	nop.w
 8014a58:	5acfd57c 	.word	0x5acfd57c
 8014a5c:	3de5d93a 	.word	0x3de5d93a
 8014a60:	8a2b9ceb 	.word	0x8a2b9ceb
 8014a64:	3e5ae5e6 	.word	0x3e5ae5e6
 8014a68:	57b1fe7d 	.word	0x57b1fe7d
 8014a6c:	3ec71de3 	.word	0x3ec71de3
 8014a70:	19c161d5 	.word	0x19c161d5
 8014a74:	3f2a01a0 	.word	0x3f2a01a0
 8014a78:	1110f8a6 	.word	0x1110f8a6
 8014a7c:	3f811111 	.word	0x3f811111
 8014a80:	55555549 	.word	0x55555549
 8014a84:	3fc55555 	.word	0x3fc55555
 8014a88:	3fe00000 	.word	0x3fe00000

08014a8c <fabs>:
 8014a8c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014a90:	4619      	mov	r1, r3
 8014a92:	4770      	bx	lr

08014a94 <finite>:
 8014a94:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8014a98:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8014a9c:	0fc0      	lsrs	r0, r0, #31
 8014a9e:	4770      	bx	lr

08014aa0 <floor>:
 8014aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014aa4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8014aa8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8014aac:	2e13      	cmp	r6, #19
 8014aae:	4607      	mov	r7, r0
 8014ab0:	460b      	mov	r3, r1
 8014ab2:	460c      	mov	r4, r1
 8014ab4:	4605      	mov	r5, r0
 8014ab6:	dc35      	bgt.n	8014b24 <floor+0x84>
 8014ab8:	2e00      	cmp	r6, #0
 8014aba:	da16      	bge.n	8014aea <floor+0x4a>
 8014abc:	a336      	add	r3, pc, #216	; (adr r3, 8014b98 <floor+0xf8>)
 8014abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ac2:	f7eb fbbb 	bl	800023c <__adddf3>
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	2300      	movs	r3, #0
 8014aca:	f7eb fffd 	bl	8000ac8 <__aeabi_dcmpgt>
 8014ace:	b148      	cbz	r0, 8014ae4 <floor+0x44>
 8014ad0:	2c00      	cmp	r4, #0
 8014ad2:	da5b      	bge.n	8014b8c <floor+0xec>
 8014ad4:	2500      	movs	r5, #0
 8014ad6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8014ada:	4a31      	ldr	r2, [pc, #196]	; (8014ba0 <floor+0x100>)
 8014adc:	433b      	orrs	r3, r7
 8014ade:	42ab      	cmp	r3, r5
 8014ae0:	bf18      	it	ne
 8014ae2:	4614      	movne	r4, r2
 8014ae4:	4623      	mov	r3, r4
 8014ae6:	462f      	mov	r7, r5
 8014ae8:	e026      	b.n	8014b38 <floor+0x98>
 8014aea:	4a2e      	ldr	r2, [pc, #184]	; (8014ba4 <floor+0x104>)
 8014aec:	fa42 f806 	asr.w	r8, r2, r6
 8014af0:	ea01 0208 	and.w	r2, r1, r8
 8014af4:	4302      	orrs	r2, r0
 8014af6:	d01f      	beq.n	8014b38 <floor+0x98>
 8014af8:	a327      	add	r3, pc, #156	; (adr r3, 8014b98 <floor+0xf8>)
 8014afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014afe:	f7eb fb9d 	bl	800023c <__adddf3>
 8014b02:	2200      	movs	r2, #0
 8014b04:	2300      	movs	r3, #0
 8014b06:	f7eb ffdf 	bl	8000ac8 <__aeabi_dcmpgt>
 8014b0a:	2800      	cmp	r0, #0
 8014b0c:	d0ea      	beq.n	8014ae4 <floor+0x44>
 8014b0e:	2c00      	cmp	r4, #0
 8014b10:	bfbe      	ittt	lt
 8014b12:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8014b16:	fa43 f606 	asrlt.w	r6, r3, r6
 8014b1a:	19a4      	addlt	r4, r4, r6
 8014b1c:	ea24 0408 	bic.w	r4, r4, r8
 8014b20:	2500      	movs	r5, #0
 8014b22:	e7df      	b.n	8014ae4 <floor+0x44>
 8014b24:	2e33      	cmp	r6, #51	; 0x33
 8014b26:	dd0b      	ble.n	8014b40 <floor+0xa0>
 8014b28:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8014b2c:	d104      	bne.n	8014b38 <floor+0x98>
 8014b2e:	4602      	mov	r2, r0
 8014b30:	f7eb fb84 	bl	800023c <__adddf3>
 8014b34:	4607      	mov	r7, r0
 8014b36:	460b      	mov	r3, r1
 8014b38:	4638      	mov	r0, r7
 8014b3a:	4619      	mov	r1, r3
 8014b3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014b40:	f04f 32ff 	mov.w	r2, #4294967295
 8014b44:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8014b48:	fa22 f808 	lsr.w	r8, r2, r8
 8014b4c:	ea18 0f00 	tst.w	r8, r0
 8014b50:	d0f2      	beq.n	8014b38 <floor+0x98>
 8014b52:	a311      	add	r3, pc, #68	; (adr r3, 8014b98 <floor+0xf8>)
 8014b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b58:	f7eb fb70 	bl	800023c <__adddf3>
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	2300      	movs	r3, #0
 8014b60:	f7eb ffb2 	bl	8000ac8 <__aeabi_dcmpgt>
 8014b64:	2800      	cmp	r0, #0
 8014b66:	d0bd      	beq.n	8014ae4 <floor+0x44>
 8014b68:	2c00      	cmp	r4, #0
 8014b6a:	da02      	bge.n	8014b72 <floor+0xd2>
 8014b6c:	2e14      	cmp	r6, #20
 8014b6e:	d103      	bne.n	8014b78 <floor+0xd8>
 8014b70:	3401      	adds	r4, #1
 8014b72:	ea25 0508 	bic.w	r5, r5, r8
 8014b76:	e7b5      	b.n	8014ae4 <floor+0x44>
 8014b78:	2301      	movs	r3, #1
 8014b7a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8014b7e:	fa03 f606 	lsl.w	r6, r3, r6
 8014b82:	4435      	add	r5, r6
 8014b84:	42bd      	cmp	r5, r7
 8014b86:	bf38      	it	cc
 8014b88:	18e4      	addcc	r4, r4, r3
 8014b8a:	e7f2      	b.n	8014b72 <floor+0xd2>
 8014b8c:	2500      	movs	r5, #0
 8014b8e:	462c      	mov	r4, r5
 8014b90:	e7a8      	b.n	8014ae4 <floor+0x44>
 8014b92:	bf00      	nop
 8014b94:	f3af 8000 	nop.w
 8014b98:	8800759c 	.word	0x8800759c
 8014b9c:	7e37e43c 	.word	0x7e37e43c
 8014ba0:	bff00000 	.word	0xbff00000
 8014ba4:	000fffff 	.word	0x000fffff

08014ba8 <matherr>:
 8014ba8:	2000      	movs	r0, #0
 8014baa:	4770      	bx	lr

08014bac <nan>:
 8014bac:	2000      	movs	r0, #0
 8014bae:	4901      	ldr	r1, [pc, #4]	; (8014bb4 <nan+0x8>)
 8014bb0:	4770      	bx	lr
 8014bb2:	bf00      	nop
 8014bb4:	7ff80000 	.word	0x7ff80000

08014bb8 <rint>:
 8014bb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014bba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014bbe:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8014bc2:	f1bc 0f13 	cmp.w	ip, #19
 8014bc6:	4604      	mov	r4, r0
 8014bc8:	460d      	mov	r5, r1
 8014bca:	460b      	mov	r3, r1
 8014bcc:	4606      	mov	r6, r0
 8014bce:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8014bd2:	dc5a      	bgt.n	8014c8a <rint+0xd2>
 8014bd4:	f1bc 0f00 	cmp.w	ip, #0
 8014bd8:	da2b      	bge.n	8014c32 <rint+0x7a>
 8014bda:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8014bde:	4302      	orrs	r2, r0
 8014be0:	d023      	beq.n	8014c2a <rint+0x72>
 8014be2:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8014be6:	4302      	orrs	r2, r0
 8014be8:	4256      	negs	r6, r2
 8014bea:	4316      	orrs	r6, r2
 8014bec:	0c4b      	lsrs	r3, r1, #17
 8014bee:	0b36      	lsrs	r6, r6, #12
 8014bf0:	4934      	ldr	r1, [pc, #208]	; (8014cc4 <rint+0x10c>)
 8014bf2:	045b      	lsls	r3, r3, #17
 8014bf4:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8014bf8:	ea46 0503 	orr.w	r5, r6, r3
 8014bfc:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8014c00:	4602      	mov	r2, r0
 8014c02:	462b      	mov	r3, r5
 8014c04:	e9d1 4500 	ldrd	r4, r5, [r1]
 8014c08:	4620      	mov	r0, r4
 8014c0a:	4629      	mov	r1, r5
 8014c0c:	f7eb fb16 	bl	800023c <__adddf3>
 8014c10:	e9cd 0100 	strd	r0, r1, [sp]
 8014c14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014c18:	462b      	mov	r3, r5
 8014c1a:	4622      	mov	r2, r4
 8014c1c:	f7eb fb0c 	bl	8000238 <__aeabi_dsub>
 8014c20:	4604      	mov	r4, r0
 8014c22:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014c26:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 8014c2a:	4620      	mov	r0, r4
 8014c2c:	4629      	mov	r1, r5
 8014c2e:	b003      	add	sp, #12
 8014c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014c32:	4a25      	ldr	r2, [pc, #148]	; (8014cc8 <rint+0x110>)
 8014c34:	fa42 f20c 	asr.w	r2, r2, ip
 8014c38:	4011      	ands	r1, r2
 8014c3a:	4301      	orrs	r1, r0
 8014c3c:	d0f5      	beq.n	8014c2a <rint+0x72>
 8014c3e:	0852      	lsrs	r2, r2, #1
 8014c40:	ea05 0102 	and.w	r1, r5, r2
 8014c44:	ea50 0601 	orrs.w	r6, r0, r1
 8014c48:	d00c      	beq.n	8014c64 <rint+0xac>
 8014c4a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8014c4e:	f1bc 0f13 	cmp.w	ip, #19
 8014c52:	bf0c      	ite	eq
 8014c54:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8014c58:	2600      	movne	r6, #0
 8014c5a:	ea25 0202 	bic.w	r2, r5, r2
 8014c5e:	fa43 f30c 	asr.w	r3, r3, ip
 8014c62:	4313      	orrs	r3, r2
 8014c64:	4917      	ldr	r1, [pc, #92]	; (8014cc4 <rint+0x10c>)
 8014c66:	4632      	mov	r2, r6
 8014c68:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8014c6c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8014c70:	4620      	mov	r0, r4
 8014c72:	4629      	mov	r1, r5
 8014c74:	f7eb fae2 	bl	800023c <__adddf3>
 8014c78:	e9cd 0100 	strd	r0, r1, [sp]
 8014c7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014c80:	4622      	mov	r2, r4
 8014c82:	462b      	mov	r3, r5
 8014c84:	f7eb fad8 	bl	8000238 <__aeabi_dsub>
 8014c88:	e008      	b.n	8014c9c <rint+0xe4>
 8014c8a:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8014c8e:	dd08      	ble.n	8014ca2 <rint+0xea>
 8014c90:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8014c94:	d1c9      	bne.n	8014c2a <rint+0x72>
 8014c96:	4602      	mov	r2, r0
 8014c98:	f7eb fad0 	bl	800023c <__adddf3>
 8014c9c:	4604      	mov	r4, r0
 8014c9e:	460d      	mov	r5, r1
 8014ca0:	e7c3      	b.n	8014c2a <rint+0x72>
 8014ca2:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8014ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8014caa:	40ca      	lsrs	r2, r1
 8014cac:	4210      	tst	r0, r2
 8014cae:	d0bc      	beq.n	8014c2a <rint+0x72>
 8014cb0:	0852      	lsrs	r2, r2, #1
 8014cb2:	4210      	tst	r0, r2
 8014cb4:	bf1f      	itttt	ne
 8014cb6:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 8014cba:	ea20 0202 	bicne.w	r2, r0, r2
 8014cbe:	410e      	asrne	r6, r1
 8014cc0:	4316      	orrne	r6, r2
 8014cc2:	e7cf      	b.n	8014c64 <rint+0xac>
 8014cc4:	08022c58 	.word	0x08022c58
 8014cc8:	000fffff 	.word	0x000fffff
 8014ccc:	00000000 	.word	0x00000000

08014cd0 <scalbn>:
 8014cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cd2:	4616      	mov	r6, r2
 8014cd4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014cd8:	4604      	mov	r4, r0
 8014cda:	460d      	mov	r5, r1
 8014cdc:	460b      	mov	r3, r1
 8014cde:	b982      	cbnz	r2, 8014d02 <scalbn+0x32>
 8014ce0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014ce4:	4303      	orrs	r3, r0
 8014ce6:	d034      	beq.n	8014d52 <scalbn+0x82>
 8014ce8:	4b2d      	ldr	r3, [pc, #180]	; (8014da0 <scalbn+0xd0>)
 8014cea:	2200      	movs	r2, #0
 8014cec:	f7eb fc5c 	bl	80005a8 <__aeabi_dmul>
 8014cf0:	4b2c      	ldr	r3, [pc, #176]	; (8014da4 <scalbn+0xd4>)
 8014cf2:	4604      	mov	r4, r0
 8014cf4:	429e      	cmp	r6, r3
 8014cf6:	460d      	mov	r5, r1
 8014cf8:	da0d      	bge.n	8014d16 <scalbn+0x46>
 8014cfa:	a325      	add	r3, pc, #148	; (adr r3, 8014d90 <scalbn+0xc0>)
 8014cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d00:	e01c      	b.n	8014d3c <scalbn+0x6c>
 8014d02:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8014d06:	42ba      	cmp	r2, r7
 8014d08:	d109      	bne.n	8014d1e <scalbn+0x4e>
 8014d0a:	4602      	mov	r2, r0
 8014d0c:	f7eb fa96 	bl	800023c <__adddf3>
 8014d10:	4604      	mov	r4, r0
 8014d12:	460d      	mov	r5, r1
 8014d14:	e01d      	b.n	8014d52 <scalbn+0x82>
 8014d16:	460b      	mov	r3, r1
 8014d18:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014d1c:	3a36      	subs	r2, #54	; 0x36
 8014d1e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014d22:	4432      	add	r2, r6
 8014d24:	428a      	cmp	r2, r1
 8014d26:	dd0c      	ble.n	8014d42 <scalbn+0x72>
 8014d28:	4622      	mov	r2, r4
 8014d2a:	462b      	mov	r3, r5
 8014d2c:	a11a      	add	r1, pc, #104	; (adr r1, 8014d98 <scalbn+0xc8>)
 8014d2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d32:	f000 f83b 	bl	8014dac <copysign>
 8014d36:	a318      	add	r3, pc, #96	; (adr r3, 8014d98 <scalbn+0xc8>)
 8014d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d3c:	f7eb fc34 	bl	80005a8 <__aeabi_dmul>
 8014d40:	e7e6      	b.n	8014d10 <scalbn+0x40>
 8014d42:	2a00      	cmp	r2, #0
 8014d44:	dd08      	ble.n	8014d58 <scalbn+0x88>
 8014d46:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014d4a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014d4e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014d52:	4620      	mov	r0, r4
 8014d54:	4629      	mov	r1, r5
 8014d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014d58:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014d5c:	da0b      	bge.n	8014d76 <scalbn+0xa6>
 8014d5e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014d62:	429e      	cmp	r6, r3
 8014d64:	4622      	mov	r2, r4
 8014d66:	462b      	mov	r3, r5
 8014d68:	dce0      	bgt.n	8014d2c <scalbn+0x5c>
 8014d6a:	a109      	add	r1, pc, #36	; (adr r1, 8014d90 <scalbn+0xc0>)
 8014d6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d70:	f000 f81c 	bl	8014dac <copysign>
 8014d74:	e7c1      	b.n	8014cfa <scalbn+0x2a>
 8014d76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014d7a:	3236      	adds	r2, #54	; 0x36
 8014d7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014d80:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014d84:	4620      	mov	r0, r4
 8014d86:	4629      	mov	r1, r5
 8014d88:	2200      	movs	r2, #0
 8014d8a:	4b07      	ldr	r3, [pc, #28]	; (8014da8 <scalbn+0xd8>)
 8014d8c:	e7d6      	b.n	8014d3c <scalbn+0x6c>
 8014d8e:	bf00      	nop
 8014d90:	c2f8f359 	.word	0xc2f8f359
 8014d94:	01a56e1f 	.word	0x01a56e1f
 8014d98:	8800759c 	.word	0x8800759c
 8014d9c:	7e37e43c 	.word	0x7e37e43c
 8014da0:	43500000 	.word	0x43500000
 8014da4:	ffff3cb0 	.word	0xffff3cb0
 8014da8:	3c900000 	.word	0x3c900000

08014dac <copysign>:
 8014dac:	b530      	push	{r4, r5, lr}
 8014dae:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8014db2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014db6:	ea42 0503 	orr.w	r5, r2, r3
 8014dba:	4629      	mov	r1, r5
 8014dbc:	bd30      	pop	{r4, r5, pc}
	...

08014dc0 <_init>:
 8014dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014dc2:	bf00      	nop
 8014dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014dc6:	bc08      	pop	{r3}
 8014dc8:	469e      	mov	lr, r3
 8014dca:	4770      	bx	lr

08014dcc <_fini>:
 8014dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014dce:	bf00      	nop
 8014dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014dd2:	bc08      	pop	{r3}
 8014dd4:	469e      	mov	lr, r3
 8014dd6:	4770      	bx	lr
