

================================================================
== Vitis HLS Report for 'runTestAfterInit_Block_entry1012_proc'
================================================================
* Date:           Tue Sep 27 15:13:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.956 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  20.000 ns|  20.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.95>
ST_1 : Operation 3 [1/1] (3.63ns)   --->   "%p_read_22 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 3 'read' 'p_read_22' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %p_read_22"   --->   Operation 4 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln547 = trunc i8 %p_read_22" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 5 'trunc' 'trunc_ln547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln547_1 = trunc i8 %p_read_22" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 6 'trunc' 'trunc_ln547_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 7 'getelementptr' 'n_regions_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 8 'load' 'n_regions_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 9 [1/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 9 'load' 'n_regions_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i8 %p_read_22"   --->   Operation 10 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i6 %trunc_ln547"   --->   Operation 11 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i26 %mrv_1, i4 %trunc_ln547_1"   --->   Operation 12 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i26 %mrv_2, i8 %n_regions_V_load"   --->   Operation 13 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln587 = ret i26 %mrv_3"   --->   Operation 14 'ret' 'ret_ln587' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_22        (read         ) [ 001]
zext_ln587       (zext         ) [ 000]
trunc_ln547      (trunc        ) [ 001]
trunc_ln547_1    (trunc        ) [ 001]
n_regions_V_addr (getelementptr) [ 001]
n_regions_V_load (load         ) [ 000]
mrv              (insertvalue  ) [ 000]
mrv_1            (insertvalue  ) [ 000]
mrv_2            (insertvalue  ) [ 000]
mrv_3            (insertvalue  ) [ 000]
ret_ln587        (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_regions_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="p_read_22_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="8" slack="0"/>
<pin id="12" dir="0" index="1" bw="8" slack="0"/>
<pin id="13" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="n_regions_V_addr_gep_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="8" slack="0"/>
<pin id="18" dir="0" index="1" bw="1" slack="0"/>
<pin id="19" dir="0" index="2" bw="8" slack="0"/>
<pin id="20" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="n_regions_V_addr/1 "/>
</bind>
</comp>

<comp id="23" class="1004" name="grp_access_fu_23">
<pin_list>
<pin id="24" dir="0" index="0" bw="6" slack="0"/>
<pin id="25" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="26" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="27" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_regions_V_load/1 "/>
</bind>
</comp>

<comp id="29" class="1004" name="zext_ln587_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="8" slack="0"/>
<pin id="31" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="trunc_ln547_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln547/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="trunc_ln547_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln547_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="mrv_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="26" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="1"/>
<pin id="45" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="mrv_1_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="26" slack="0"/>
<pin id="49" dir="0" index="1" bw="6" slack="1"/>
<pin id="50" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mrv_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="26" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="1"/>
<pin id="55" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="mrv_3_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="26" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="1" index="2" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="63" class="1005" name="p_read_22_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="1"/>
<pin id="65" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_22 "/>
</bind>
</comp>

<comp id="68" class="1005" name="trunc_ln547_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="1"/>
<pin id="70" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln547 "/>
</bind>
</comp>

<comp id="73" class="1005" name="trunc_ln547_1_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="1"/>
<pin id="75" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln547_1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="n_regions_V_addr_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="1"/>
<pin id="80" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="4" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="0" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="6" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="28"><net_src comp="16" pin="3"/><net_sink comp="23" pin=0"/></net>

<net id="32"><net_src comp="10" pin="2"/><net_sink comp="29" pin=0"/></net>

<net id="33"><net_src comp="29" pin="1"/><net_sink comp="16" pin=2"/></net>

<net id="37"><net_src comp="10" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="10" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="42" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="56"><net_src comp="47" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="52" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="23" pin="3"/><net_sink comp="57" pin=1"/></net>

<net id="66"><net_src comp="10" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="67"><net_src comp="63" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="71"><net_src comp="34" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="76"><net_src comp="38" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="81"><net_src comp="16" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="23" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: runTestAfterInit_Block_entry1012_proc : p_read | {1 }
	Port: runTestAfterInit_Block_entry1012_proc : n_regions_V | {1 2 }
  - Chain level:
	State 1
		n_regions_V_addr : 1
		n_regions_V_load : 2
	State 2
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		ret_ln587 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   | p_read_22_read_fu_10 |
|----------|----------------------|
|   zext   |   zext_ln587_fu_29   |
|----------|----------------------|
|   trunc  |   trunc_ln547_fu_34  |
|          |  trunc_ln547_1_fu_38 |
|----------|----------------------|
|          |       mrv_fu_42      |
|insertvalue|      mrv_1_fu_47     |
|          |      mrv_2_fu_52     |
|          |      mrv_3_fu_57     |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|n_regions_V_addr_reg_78|    6   |
|    p_read_22_reg_63   |    8   |
|  trunc_ln547_1_reg_73 |    4   |
|   trunc_ln547_reg_68  |    6   |
+-----------------------+--------+
|         Total         |   24   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_23 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   24   |    9   |
+-----------+--------+--------+--------+
