sample_generator_v1_0_M_AXIS.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/67ba/hdl/sample_generator_v1_0_M_AXIS.vhd,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
sample_generator_v1_0_S_AXIS.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/67ba/hdl/sample_generator_v1_0_S_AXIS.vhd,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
sample_generator_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/67ba/hdl/sample_generator_v1_0.vhd,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_sample_generator_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.vhd,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_axi_dma_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.vhdl,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_processing_system7_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_xbar_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_rst_ps7_0_100M_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_2/sim/design_1_rst_ps7_0_100M_2.vhd,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_axi_smc_1_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1_sim_netlist.vhdl,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
design_1_auto_pc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl,incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog"incdir="../../../../project_3.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
