Warnings, critical warnings and errors from synthesis and implementation

Created: 2024-08-20 16:53:38

----SYNTHESIS----
WARNING: [Synth 8-3848] Net y_pad_right in module/entity top_vga does not have driver. [rtl/top_vga.sv:109]
WARNING: [Synth 8-689] width (10) of port connection 'y_ball' does not match port width (11) of module 'ball_controller' [rtl/logic/top_logic.sv:35]
WARNING: [Synth 8-689] width (11) of port connection 'y_ball' does not match port width (10) of module 'top_logic' [fpga/rtl/top_vga_basys3.sv:129]
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met

----IMPLEMENTATION----
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PS2Clk expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PS2Data expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PS2Clk expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PS2Data expects both input and output buffering but the buffers are incomplete.
