#Start recording tcl command: 9/1/2025 20:35:03
#Project Location: C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab1-fpga-7-seg-display/fpga/lab1_ll; Project name: lab1_ll
prj_create -name "lab1_ll" -impl "impl_1" -dev iCE40UP5K-SG48I -performance "High-Performance_1.2V" -synthesis "lse"
prj_save 
prj_add_source "C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab1-fpga-7-seg-display/fpga/lab1_ll/source/impl_1/lab1_ll.sv"
#Stop recording: 9/1/2025 21:05:08
