==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7k160tfbg484-2'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'adpcm.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'abs' into 'quantl' (adpcm.c:614) automatically.
@I [XFORM-602] Inlining function 'filtep' into 'encode' (adpcm.c:290) automatically.
@I [XFORM-602] Inlining function 'quantl' into 'encode' (adpcm.c:297) automatically.
@I [XFORM-602] Inlining function 'logscl' into 'encode' (adpcm.c:304) automatically.
@I [XFORM-602] Inlining function 'scalel' into 'encode' (adpcm.c:308) automatically.
@I [XFORM-602] Inlining function 'uppol2' into 'encode' (adpcm.c:321) automatically.
@I [XFORM-602] Inlining function 'uppol1' into 'encode' (adpcm.c:325) automatically.
@I [XFORM-602] Inlining function 'abs' into 'encode' (adpcm.c:358) automatically.
@I [XFORM-602] Inlining function 'logsch' into 'encode' (adpcm.c:365) automatically.
@I [XFORM-102] Automatically partitioning small array 'qq2_code2_table' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'wh_code_table' completely based on array size.
@I [XFORM-101] Partitioning array 'qq2_code2_table' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'wh_code_table' in dimension 1 completely.
@I [XFORM-602] Inlining function 'abs' into 'quantl' (adpcm.c:614) automatically.
@I [XFORM-602] Inlining function 'filtez' into 'encode' (adpcm.c:287) automatically.
@I [XFORM-602] Inlining function 'filtep' into 'encode' (adpcm.c:290) automatically.
@I [XFORM-602] Inlining function 'quantl' into 'encode' (adpcm.c:297) automatically.
@I [XFORM-602] Inlining function 'logscl' into 'encode' (adpcm.c:304) automatically.
@I [XFORM-602] Inlining function 'scalel' into 'encode' (adpcm.c:308) automatically.
@I [XFORM-602] Inlining function 'uppol2' into 'encode' (adpcm.c:321) automatically.
@I [XFORM-602] Inlining function 'uppol1' into 'encode' (adpcm.c:325) automatically.
@I [XFORM-602] Inlining function 'abs' into 'encode' (adpcm.c:358) automatically.
@I [XFORM-602] Inlining function 'logsch' into 'encode' (adpcm.c:365) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (adpcm.c:623:3) to (adpcm.c:586:8) in function 'encode'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (adpcm.c:395:3) in function 'encode'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 1.84206 seconds; current memory usage: 67.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'encode' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'encode_upzero' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.053537 seconds; current memory usage: 68.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'encode_upzero' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.022476 seconds; current memory usage: 68.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'encode' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.386856 seconds; current memory usage: 69.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'encode' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.166743 seconds; current memory usage: 71.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'encode_upzero' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'encode_mul_32s_32s_64_3': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'encode_upzero'.
@I [HLS-111] Elapsed time: 0.25831 seconds; current memory usage: 72.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'encode' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'encode/xin1' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'encode/xin2' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'encode' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global array 'tqmf' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'h' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'xl' will not be exposed as RTL port.
@W [RTGEN-101] Register 'xh' is power-on initialization.
@W [RTGEN-101] Global scalar 'xh' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'delay_bpl' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'delay_dltx' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'szl' will not be exposed as RTL port.
@W [RTGEN-101] Register 'rlt1' is power-on initialization.
@W [RTGEN-101] Global scalar 'rlt1' will not be exposed as RTL port.
@W [RTGEN-101] Register 'al1' is power-on initialization.
@W [RTGEN-101] Global scalar 'al1' will not be exposed as RTL port.
@W [RTGEN-101] Register 'rlt2' is power-on initialization.
@W [RTGEN-101] Global scalar 'rlt2' will not be exposed as RTL port.
@W [RTGEN-101] Register 'al2' is power-on initialization.
@W [RTGEN-101] Global scalar 'al2' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'spl' will not be exposed as RTL port.
@W [RTGEN-101] Register 'sl' is power-on initialization.
@W [RTGEN-101] Global scalar 'sl' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'el' will not be exposed as RTL port.
@W [RTGEN-101] Register 'detl' is power-on initialization.
@W [RTGEN-101] Global scalar 'detl' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'decis_levl' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'quant26bt_pos' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'quant26bt_neg' will not be exposed as RTL port.
@W [RTGEN-101] Register 'il' is power-on initialization.
@W [RTGEN-101] Global scalar 'il' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'qq4_code4_table' will not be exposed as RTL port.
@W [RTGEN-101] Register 'dlt' is power-on initialization.
@W [RTGEN-101] Global scalar 'dlt' will not be exposed as RTL port.
@W [RTGEN-101] Register 'nbl' is power-on initialization.
@W [RTGEN-101] Global scalar 'nbl' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'wl_code_table' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'ilb_table' will not be exposed as RTL port.
@W [RTGEN-101] Register 'plt' is power-on initialization.
@W [RTGEN-101] Global scalar 'plt' will not be exposed as RTL port.
@W [RTGEN-101] Register 'plt1' is power-on initialization.
@W [RTGEN-101] Global scalar 'plt1' will not be exposed as RTL port.
@W [RTGEN-101] Register 'plt2' is power-on initialization.
@W [RTGEN-101] Global scalar 'plt2' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'rlt' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'delay_bph' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'delay_dhx' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'szh' will not be exposed as RTL port.
@W [RTGEN-101] Register 'rh1' is power-on initialization.
@W [RTGEN-101] Global scalar 'rh1' will not be exposed as RTL port.
@W [RTGEN-101] Register 'ah1' is power-on initialization.
@W [RTGEN-101] Global scalar 'ah1' will not be exposed as RTL port.
@W [RTGEN-101] Register 'rh2' is power-on initialization.
@W [RTGEN-101] Global scalar 'rh2' will not be exposed as RTL port.
@W [RTGEN-101] Register 'ah2' is power-on initialization.
@W [RTGEN-101] Global scalar 'ah2' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'sph' will not be exposed as RTL port.
@W [RTGEN-101] Register 'sh' is power-on initialization.
@W [RTGEN-101] Global scalar 'sh' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'eh' will not be exposed as RTL port.
@W [RTGEN-101] Register 'ih' is power-on initialization.
@W [RTGEN-101] Global scalar 'ih' will not be exposed as RTL port.
@W [RTGEN-101] Register 'deth' is power-on initialization.
@W [RTGEN-101] Global scalar 'deth' will not be exposed as RTL port.
@W [RTGEN-101] Register 'dh' is power-on initialization.
@W [RTGEN-101] Global scalar 'dh' will not be exposed as RTL port.
@W [RTGEN-101] Register 'nbh' is power-on initialization.
@W [RTGEN-101] Global scalar 'nbh' will not be exposed as RTL port.
@W [RTGEN-101] Register 'ph' is power-on initialization.
@W [RTGEN-101] Global scalar 'ph' will not be exposed as RTL port.
@W [RTGEN-101] Register 'ph1' is power-on initialization.
@W [RTGEN-101] Global scalar 'ph1' will not be exposed as RTL port.
@W [RTGEN-101] Register 'ph2' is power-on initialization.
@W [RTGEN-101] Global scalar 'ph2' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'yh' will not be exposed as RTL port.
@I [RTGEN-100] Generating core module 'encode_mul_32s_32s_47_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'encode_mul_32s_32s_64_3': 12 instance(s).
@I [RTGEN-100] Generating core module 'encode_mux_4to1_sel2_32_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'encode'.
@I [HLS-111] Elapsed time: 0.193787 seconds; current memory usage: 76 MB.
@I [RTMG-282] Generating pipelined core: 'encode_mul_32s_32s_64_3_Mul3S_0'
@I [RTMG-282] Generating pipelined core: 'encode_mul_32s_32s_47_3_Mul3S_1'
@I [RTMG-278] Implementing memory 'encode_tqmf_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'encode_h_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'encode_delay_bpl_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'encode_delay_dltx_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'encode_decis_levl_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'encode_quant26bt_pos_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'encode_quant26bt_neg_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'encode_qq4_code4_table_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'encode_wl_code_table_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'encode_ilb_table_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'encode'.
@I [WVHDL-304] Generating RTL VHDL for 'encode'.
@I [WVLOG-307] Generating RTL Verilog for 'encode'.
@I [HLS-112] Total elapsed time: 6.591 seconds; peak memory usage: 76 MB.
@I [LIC-101] Checked in feature [ap_opencl]
