pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).

Xilinx Platform Studio
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file /home/rihuber/reconos/tools/makefiles/eapr/make_bits.tcl
WARNING:EDK - Option "CORE_STATE" in
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/dcr_timebase_v1
   _00_b/data/dcr_timebase_v2_1_0.mpd line 10  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK - Option "CORE_STATE" in
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/hw_task_v1_01_b
   /data/hw_task_v2_1_0.mpd line 15  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK - IPNAME:microblaze INSTANCE:microblaze_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 24 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK - IPNAME:dcr_v29 INSTANCE:dcr -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 50 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!
WARNING:EDK - IPNAME:mdm INSTANCE:mdm_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 213 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK - IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 226 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK - IPNAME:plbv46_dcr_bridge INSTANCE:plbv46_dcr_bridge_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 259 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!
gmake[2]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static'
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6vlx240tff1156-1   -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6vlx240tff1156-1 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.3 - psf2Edward EDK_MS3.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/dcr_timebase_v1
   _00_b/data/dcr_timebase_v2_1_0.mpd line 10  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/hw_task_v1_01_b
   /data/hw_task_v2_1_0.mpd line 15  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:3449 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 24 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3450 - IPNAME:dcr_v29 INSTANCE:dcr -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 50 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:mdm INSTANCE:mdm_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 213 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 226 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3450 - IPNAME:plbv46_dcr_bridge INSTANCE:plbv46_dcr_bridge_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 259 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 24 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3450 - IPNAME:dcr_v29 INSTANCE:dcr -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 50 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:mdm INSTANCE:mdm_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 213 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 226 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3450 - IPNAME:plbv46_dcr_bridge INSTANCE:plbv46_dcr_bridge_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 259 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!

Checking platform configuration ...
IPNAME:dcr_v29 INSTANCE:dcr -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 50 - 1
master(s) : 2 slave(s)
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 55 - 3
master(s) : 7 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 62 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 69 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v7.30.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/common_v1_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/common_v1_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/lldma_v2_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/lldma_v2_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/standalone_v3_00_a/src'
gmake[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/standalone_v3_00_a/src/profile'
gmake[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/standalone_v3_00_a/src/profile'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/standalone_v3_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/mpmc_v4_01_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/mpmc_v4_01_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/gpio_v3_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/gpio_v3_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartns550_v2_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartns550_v2_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartlite_v2_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartlite_v2_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/intc_v2_01_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/intc_v2_01_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/tmrctr_v2_01_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/tmrctr_v2_01_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/cpu_v1_13_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/cpu_v1_13_a/src'

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v7.30.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/common_v1_00_a/src'
Compiling common
make[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/common_v1_00_a/src'
make[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/common_v1_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/common_v1_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/lldma_v2_00_a/src'
Compiling lldma
make[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/lldma_v2_00_a/src'
make[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/lldma_v2_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/lldma_v2_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/standalone_v3_00_a/src'
Compiling standalone
gmake[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/standalone_v3_00_a/src/profile'
gmake[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/standalone_v3_00_a/src/profile'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/standalone_v3_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/mpmc_v4_01_a/src'
Compiling mpmc
make[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/mpmc_v4_01_a/src'
make[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/mpmc_v4_01_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/mpmc_v4_01_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/gpio_v3_00_a/src'
Compiling gpio
make[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/gpio_v3_00_a/src'
make[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/gpio_v3_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/gpio_v3_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartns550_v2_00_a/src'
Compiling uartns550
make[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartns550_v2_00_a/src'
make[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartns550_v2_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartns550_v2_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartlite_v2_00_a/src'
Compiling uartlite
make[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartlite_v2_00_a/src'
make[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartlite_v2_00_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/uartlite_v2_00_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/intc_v2_01_a/src'
Compiling intc
make[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/intc_v2_01_a/src'
make[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/intc_v2_01_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/intc_v2_01_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/tmrctr_v2_01_a/src'
Compiling tmrctr
make[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/tmrctr_v2_01_a/src'
make[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/tmrctr_v2_01_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/tmrctr_v2_01_a/src'
gmake[3]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/cpu_v1_13_a/src'
Compiling cpu
make[4]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/cpu_v1_13_a/src'
make[4]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/cpu_v1_13_a/src'
gmake[3]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static/microblaze_0/libsrc/cpu_v1_13_a/src'
Running execs_generate.
gmake[2]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static'
gmake[2]: Entering directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static'
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8181@lunghin.ee.ethz.ch'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '81861@lunghin.ee.ethz.ch'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - No license file was found.
          Please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your license support version '2011.12' for XPS expires
   in 15 days after which you will not qualify for Xilinx software updates or
   new releases.


Parse /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/dcr_timebase_v1
   _00_b/data/dcr_timebase_v2_1_0.mpd line 10  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/hw_task_v1_01_b
   /data/hw_task_v2_1_0.mpd line 15  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:3449 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 24 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3450 - IPNAME:dcr_v29 INSTANCE:dcr -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 50 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:mdm INSTANCE:mdm_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 213 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 226 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3450 - IPNAME:plbv46_dcr_bridge INSTANCE:plbv46_dcr_bridge_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 259 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 24 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3450 - IPNAME:dcr_v29 INSTANCE:dcr -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 50 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:mdm INSTANCE:mdm_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 213 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3449 - IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 226 -
   Superseded core for architecture 'virtex6lx'!
WARNING:EDK:3450 - IPNAME:plbv46_dcr_bridge INSTANCE:plbv46_dcr_bridge_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 259 -
   Pre-Production version not verified on hardware for architecture 'virtex6lx'!

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR3_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value
   to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value
   to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value
   to 4

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   osif_0:task_clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0b0000000000-0b0000000011) osif_0	mb_plb->plbv46_dcr_bridge_0->dcr
  (0b0010000000-0b0010000011) dcr_timebase_0	mb_plb->plbv46_dcr_bridge_0->dcr
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xb0000000-0xbfffffff) DDR3_SDRAM	mb_plb
  (0xb0000000-0xbfffffff) DDR3_SDRAM	microblaze_0_DXCL
  (0xb0000000-0xbfffffff) DDR3_SDRAM	microblaze_0_IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 147 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 151 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:dcr_v29 INSTANCE:dcr -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/dcr_v29_v9_00_a
   /data/dcr_v29_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_DCR_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_0
   0_a/data/xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_0
   0_a/data/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_0
   0_a/data/xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 356 - tool is overriding PARAMETER C_SPLB0_MID_WIDTH
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_dcr_bridge INSTANCE:plbv46_dcr_bridge_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/plbv46_dcr_brid
   ge_v9_00_a/data/plbv46_dcr_bridge_v2_1_0.mpd line 69 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_dcr_bridge INSTANCE:plbv46_dcr_bridge_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/plbv46_dcr_brid
   ge_v9_00_a/data/plbv46_dcr_bridge_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_dcr_bridge INSTANCE:plbv46_dcr_bridge_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/plbv46_dcr_brid
   ge_v9_00_a/data/plbv46_dcr_bridge_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_osif INSTANCE:osif_0 -
   /home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_
   a/data/xps_osif_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64

Checking platform address map ...

Checking platform configuration ...
IPNAME:dcr_v29 INSTANCE:dcr -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 50 - 1
master(s) : 2 slave(s)
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 55 - 3
master(s) : 7 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 62 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 69 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/m
   dm_v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_30_b
   /data/microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 446 - tcl is overriding PARAMETER C_PIM2_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 756 - tcl is overriding PARAMETER C_NCK_PER_CLK value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 775 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 776 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 777 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 778 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 779 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 780 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 781 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 782 - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 783 - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 813 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 814 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 815 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 816 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 817 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 818 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 841 - tcl is overriding PARAMETER C_ZQCS_REPEAT_CNT
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value
   to 0x00f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value
   to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value
   to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value
   to 0x01c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value
   to 0x02b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value
   to 0x02c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value
   to 0x037
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value
   to 0x038
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value
   to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value
   to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value
   to 0x053
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value
   to 0x054
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value
   to 0x063
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value
   to 0x064
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value
   to 0x06f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value
   to 0x070
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value
   to 0x081
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value
   to 0x082
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value
   to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10
   value to 0x08f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10
   value to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11
   value to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11
   value to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12
   value to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12
   value to 0x0d3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13
   value to 0x0d4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13
   value to 0x0ec
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14
   value to 0x0ed
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14
   value to 0x106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 874 - tcl is overriding PARAMETER C_BASEADDR_CTRL16
   value to 0x108
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 875 - tcl is overriding PARAMETER C_HIGHADDR_CTRL16
   value to 0x110
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_22
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_21
   value to 0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_20
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1F
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1E
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D
   value to 0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C
   value to 0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B
   value to 0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111111111010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hw_task INSTANCE:hw_task_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 292 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 94 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 177 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 24 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dcr - /home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs
line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_plb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 55 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 69 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 76 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 85 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:lmb_bram -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 94 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 101 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:leds_8bit -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 113 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 126 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 177 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mdm_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 213 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 226 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_intc_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 239 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dcr_timebase_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 249 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_dcr_bridge_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 259 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_timer_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 268 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:osif_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 279 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_task_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 292 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 62 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/ilmb_wrap
per/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 69 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/dlmb_wrap
per/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 126 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ddr3_sdram_wrapper.ucf -sd ..
ddr3_sdram_wrapper.ngc ../ddr3_sdram_wrapper.ngc

Reading NGO file
"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/ddr3_sdra
m_wrapper/ddr3_sdram_wrapper.ngc" ...

Applying constraints in "ddr3_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 177 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/clock_gen
erator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 239 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/xps_intc_
0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hw_task_0_wrapper INSTANCE:hw_task_0 -
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/system.mhs line 292 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. hw_task_0_wrapper.ngc
../hw_task_0_wrapper.ngc

Reading NGO file
"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/hw_task_0
_wrapper/hw_task_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hw_task_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../hw_task_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 378.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 12.3 - ngcbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/synthesis/system.ngc"
...
Loading design module "../implementation/rs232_uart_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/ddr3_sdram_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/dcr_timebase_0_wrapper.ngc"...
Loading design module "../implementation/plbv46_dcr_bridge_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/osif_0_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/dcr_wrapper.ngc"...
Loading design module "../implementation/hw_task_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/12.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation 

Using Flow File:
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/fpga.flw 
Using Option File(s): 
 /home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/xflow.opt
 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/system.ng
c" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/implementation/system.ng
c" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'osif_0/osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'osif_0/osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'osif_0/osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver
WARNING:NgdBuild:452 - logical net 'N82' has no driver
WARNING:NgdBuild:452 - logical net 'N83' has no driver
WARNING:NgdBuild:452 - logical net 'N84' has no driver
WARNING:NgdBuild:452 - logical net 'N85' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 105

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to NGDBUILD completion:   26 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8181@lunghin.ee.ethz.ch'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'81861@lunghin.ee.ethz.ch'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2011.12' for ISE expires in
15 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 33 secs 
Total CPU  time at the beginning of Placer: 1 mins 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6257078a) REAL time: 1 mins 52 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6257078a) REAL time: 1 mins 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:db28661) REAL time: 1 mins 54 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:db28661) REAL time: 1 mins 54 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

.....


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 1 in use    |   4 center BUFIOs available, 3 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 1/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    8   |    0   |   210 |     8 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 3/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   25   |    0   |   641 |    25 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 7 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" driven by "BUFIODQS_X1Y12"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt"
LOC = "BUFIODQS_X1Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" driven by "BUFIODQS_X2Y15"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_bufio_cpt"
LOC = "BUFIODQS_X2Y15" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" driven by "BUFIODQS_X2Y12"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt"
LOC = "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" driven by "BUFIODQS_X2Y14"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_bufio_cpt"
LOC = "BUFIODQS_X2Y14" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" driven by "BUFR_X1Y6"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync"
LOC = "BUFR_X1Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" RANGE =
CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" RANGE =
CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:b2866cd9) REAL time: 2 mins 26 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:b2866cd9) REAL time: 2 mins 26 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:b2866cd9) REAL time: 2 mins 26 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:b2866cd9) REAL time: 2 mins 27 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b2866cd9) REAL time: 2 mins 28 secs 

Phase 10.8  Global Placement
..........................................................................................................................................................................
.............................................................................................................................................................................................................
.....................................................................................
....................................................
Phase 10.8  Global Placement (Checksum:4a59dac3) REAL time: 3 mins 54 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4a59dac3) REAL time: 3 mins 55 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:734e632) REAL time: 4 mins 12 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:734e632) REAL time: 4 mins 13 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:dab87964) REAL time: 4 mins 14 secs 

Total REAL time to Placer completion: 4 mins 17 secs 
Total CPU  time to Placer completion: 4 mins 16 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   30
Slice Logic Utilization:
  Number of Slice Registers:                 9,442 out of 301,440    3%
    Number used as Flip Flops:               9,404
    Number used as Latches:                      2
    Number used as Latch-thrus:                 32
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      8,804 out of 150,720    5%
    Number used as logic:                    7,739 out of 150,720    5%
      Number using O6 output only:           5,997
      Number using O5 output only:             238
      Number using O5 and O6:                1,504
      Number used as ROM:                        0
    Number used as Memory:                     523 out of  58,400    1%
      Number used as Dual Port RAM:            288
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                276
      Number used as Single Port RAM:            0
      Number used as Shift Register:           235
        Number using O6 output only:           230
        Number using O5 output only:             1
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:    542
      Number with same-slice register load:    500
      Number with same-slice carry load:        36
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 3,830 out of  37,680   10%
  Number of LUT Flip Flop pairs used:       11,577
    Number with an unused Flip Flop:         3,352 out of  11,577   28%
    Number with an unused LUT:               2,773 out of  11,577   23%
    Number of fully used LUT-FF pairs:       5,452 out of  11,577   47%
    Number of unique control sets:             517
    Number of slice register sites lost
      to control set restrictions:           1,983 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     600   13%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              9
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 27 out of     416    6%
    Number using RAMB36E1 only:                 27
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                33 out of     720    4%
    Number used as ILOGICE1s:                    0
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11%
    Number used as OLOGICE1s:                    9
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFOs:                               0 out of      36    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            3 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.58

Peak Memory Usage:  1195 MB
Total REAL time to MAP completion:  4 mins 32 secs 
Total CPU time to MAP completion:   4 mins 32 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - par M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/12.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8181@lunghin.ee.ethz.ch'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '81861@lunghin.ee.ethz.ch'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2011.12' for ISE expires in 15 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.09 2010-09-15".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 9,442 out of 301,440    3%
    Number used as Flip Flops:               9,404
    Number used as Latches:                      2
    Number used as Latch-thrus:                 32
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      8,804 out of 150,720    5%
    Number used as logic:                    7,739 out of 150,720    5%
      Number using O6 output only:           5,997
      Number using O5 output only:             238
      Number using O5 and O6:                1,504
      Number used as ROM:                        0
    Number used as Memory:                     523 out of  58,400    1%
      Number used as Dual Port RAM:            288
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                276
      Number used as Single Port RAM:            0
      Number used as Shift Register:           235
        Number using O6 output only:           230
        Number using O5 output only:             1
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:    542
      Number with same-slice register load:    500
      Number with same-slice carry load:        36
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 3,830 out of  37,680   10%
  Number of LUT Flip Flop pairs used:       11,577
    Number with an unused Flip Flop:         3,352 out of  11,577   28%
    Number with an unused LUT:               2,773 out of  11,577   23%
    Number of fully used LUT-FF pairs:       5,452 out of  11,577   47%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     600   13%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              9
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 27 out of     416    6%
    Number using RAMB36E1 only:                 27
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                33 out of     720    4%
    Number used as ILOGICE1s:                    0
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11%
    Number used as OLOGICE1s:                    9
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            3 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 37 secs 
Finished initial Timing Analysis.  REAL time: 37 secs 

WARNING:Par:288 - The signal osif_0_OSIF_burstAddr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal osif_0_OSIF_burstAddr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal osif_0_OSIF_burstAddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 66913 unrouted;      REAL time: 45 secs 

Phase  2  : 54959 unrouted;      REAL time: 54 secs 

Phase  3  : 17496 unrouted;      REAL time: 1 mins 58 secs 

Phase  4  : 17494 unrouted; (Setup:0, Hold:6635, Component Switching Limit:0)     REAL time: 2 mins 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6162, Component Switching Limit:0)     REAL time: 2 mins 34 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6162, Component Switching Limit:0)     REAL time: 2 mins 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6162, Component Switching Limit:0)     REAL time: 2 mins 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6162, Component Switching Limit:0)     REAL time: 2 mins 34 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 36 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 44 secs 
Total REAL time to Router completion: 2 mins 44 secs 
Total CPU time to Router completion: 2 mins 49 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 1772 |  0.355     |  1.941      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y1| No   | 1413 |  0.369     |  1.949      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |BUFGCTRL_X0Y31| No   |   62 |  0.248     |  1.838      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|    f_0/clk_rsync<1> |  Regional Clk|Yes   |   94 |  0.195     |  1.050      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|    f_0/clk_rsync<0> |  Regional Clk|Yes   |  252 |  0.075     |  0.913      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |  106 |  0.164     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   18 |  2.775     |  3.717      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.753      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<3> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<2> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<0> |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<1> |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    6 |  0.153     |  1.414      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.233      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_186_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    2 |  0.000     |  0.548      |
+---------------------+--------------+------+------+------------+-------------+
|hw_task_0/hw_task_0/ |              |      |      |            |             |
|        busy_local_G |         Local|      |    1 |  0.000     |  0.359      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.068ns|     4.932ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.001ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.471ns|     9.058ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.025ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.932ns|            0|            0|            0|       557563|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.932ns|          N/A|            0|            0|        36069|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.058ns|          N/A|            0|            0|       521494|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 28 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 56 secs 
Total CPU time to PAR completion: 3 mins 1 secs 

Peak Memory Usage:  1089 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 30
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/12.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
--------------------------------------------------------------------------------
Release 12.3 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.09 2010-09-15, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 557563 paths, 0 nets, and 47329 connections

Design statistics:
   Minimum period:   9.058ns (Maximum frequency: 110.400MHz)


Analysis completed Thu Dec 15 16:06:35 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 44 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.3 - Bitgen M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/12.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Thu Dec 15 16:06:51 2011


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_0' at 'RAMB36_X1Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_1' at 'RAMB36_X1Y21' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hw_task_0/hw_task_0/busy_local_G is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal <osif_0_OSIF_burstAddr<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <osif_0_OSIF_burstAddr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <osif_0_OSIF_burstAddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 30 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8181@lunghin.ee.ethz.ch'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'81861@lunghin.ee.ethz.ch'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2011.12' for ISE expires in
15 days after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
gmake[2]: Leaving directory `/home/rihuber/reconos/projects/sort_demo/hw/edk-static'
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
