// Seed: 846618120
`timescale 1ps / 1ps
`define pp_7 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6
);
  defparam id_7.id_8 = id_0;
endmodule
