// Seed: 3560188264
module module_0;
  wire id_1;
  final $signed(61);
  ;
  logic [-1 : 1] id_2;
  assign module_2.id_0 = 0;
  wire id_3;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input wand id_3,
    input wand id_4,
    output wire id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    input uwire id_12
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output wor id_1,
    input wand id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri0 id_5
);
  wire id_7 = id_5, id_8;
  module_0 modCall_1 ();
endmodule
