Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jun  7 17:39:43 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.270        0.000                      0                  583        0.161        0.000                      0                  583        4.500        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.270        0.000                      0                  583        0.161        0.000                      0                  583        4.500        0.000                       0                   266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 u_dbg/U_RX/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/shift_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.410ns (26.230%)  route 3.966ns (73.770%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.696     5.298    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  u_dbg/U_RX/data_o_reg[5]/Q
                         net (fo=6, routed)           1.077     6.831    u_dbg/U_RX/rx_data[5]
    SLICE_X4Y119         LUT4 (Prop_lut4_I0_O)        0.150     6.981 r  u_dbg/U_RX/cmd_status_rdy_i_2/O
                         net (fo=2, routed)           0.951     7.932    u_dbg/U_RX/cmd_status_rdy_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.354     8.286 r  u_dbg/U_RX/shift[3]_i_3/O
                         net (fo=7, routed)           0.449     8.735    u_dbg/U_RX/shift[3]_i_3_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.326     9.061 f  u_dbg/U_RX/shift[31]_i_3/O
                         net (fo=1, routed)           0.555     9.616    u_dbg/U_RX/shift[31]_i_3_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I4_O)        0.124     9.740 r  u_dbg/U_RX/shift[31]_i_1/O
                         net (fo=36, routed)          0.933    10.674    u_dbg/U_RX_n_1
    SLICE_X9Y113         FDRE                                         r  u_dbg/shift_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.503    14.925    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X9Y113         FDRE                                         r  u_dbg/shift_reg[22]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y113         FDRE (Setup_fdre_C_CE)      -0.205    14.944    u_dbg/shift_reg[22]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 u_dbg/U_RX/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/shift_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.410ns (26.230%)  route 3.966ns (73.770%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.696     5.298    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  u_dbg/U_RX/data_o_reg[5]/Q
                         net (fo=6, routed)           1.077     6.831    u_dbg/U_RX/rx_data[5]
    SLICE_X4Y119         LUT4 (Prop_lut4_I0_O)        0.150     6.981 r  u_dbg/U_RX/cmd_status_rdy_i_2/O
                         net (fo=2, routed)           0.951     7.932    u_dbg/U_RX/cmd_status_rdy_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.354     8.286 r  u_dbg/U_RX/shift[3]_i_3/O
                         net (fo=7, routed)           0.449     8.735    u_dbg/U_RX/shift[3]_i_3_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.326     9.061 f  u_dbg/U_RX/shift[31]_i_3/O
                         net (fo=1, routed)           0.555     9.616    u_dbg/U_RX/shift[31]_i_3_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I4_O)        0.124     9.740 r  u_dbg/U_RX/shift[31]_i_1/O
                         net (fo=36, routed)          0.933    10.674    u_dbg/U_RX_n_1
    SLICE_X9Y113         FDRE                                         r  u_dbg/shift_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.503    14.925    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X9Y113         FDRE                                         r  u_dbg/shift_reg[23]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y113         FDRE (Setup_fdre_C_CE)      -0.205    14.944    u_dbg/shift_reg[23]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 u_rst/rst_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/U_TX/shift_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.890ns (17.131%)  route 4.305ns (82.869%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.707     5.309    u_rst/clk100mhz_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  u_rst/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  u_rst/rst_o_reg/Q
                         net (fo=164, routed)         2.193     8.020    u_dbg/U_TX/rst
    SLICE_X7Y116         LUT6 (Prop_lut6_I0_O)        0.124     8.144 r  u_dbg/U_TX/clk_cnt[9]_i_1/O
                         net (fo=12, routed)          1.101     9.245    u_dbg/U_TX/clk_cnt[9]_i_1_n_0
    SLICE_X3Y115         LUT6 (Prop_lut6_I0_O)        0.124     9.369 r  u_dbg/U_TX/shift[7]_i_1/O
                         net (fo=10, routed)          0.483     9.851    u_dbg/U_TX/shift[7]_i_1_n_0
    SLICE_X4Y116         LUT2 (Prop_lut2_I1_O)        0.124     9.975 r  u_dbg/U_TX/shift[0]_i_1/O
                         net (fo=1, routed)           0.529    10.504    u_dbg/U_TX/shift[0]_i_1_n_0
    SLICE_X5Y116         FDSE                                         r  u_dbg/U_TX/shift_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.580    15.002    u_dbg/U_TX/clk100mhz_IBUF_BUFG
    SLICE_X5Y116         FDSE                                         r  u_dbg/U_TX/shift_reg[0]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y116         FDSE (Setup_fdse_C_S)       -0.429    14.814    u_dbg/U_TX/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 u_dbg/U_RX/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/cmd_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.419ns (26.470%)  route 3.942ns (73.530%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.696     5.298    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  u_dbg/U_RX/data_o_reg[0]/Q
                         net (fo=15, routed)          0.905     6.659    u_dbg/U_RX/rx_data[0]
    SLICE_X5Y117         LUT2 (Prop_lut2_I1_O)        0.150     6.809 f  u_dbg/U_RX/cmd_is_write_i_4/O
                         net (fo=2, routed)           0.640     7.449    u_dbg/U_RX/cmd_is_write_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.332     7.781 f  u_dbg/U_RX/FSM_sequential_p_state[1]_i_9/O
                         net (fo=3, routed)           0.816     8.596    u_dbg/U_RX/FSM_sequential_p_state[1]_i_9_n_0
    SLICE_X5Y116         LUT5 (Prop_lut5_I4_O)        0.149     8.745 r  u_dbg/U_RX/cmd_addr[31]_i_2/O
                         net (fo=2, routed)           0.581     9.326    u_dbg/U_RX/cmd_addr[31]_i_2_n_0
    SLICE_X6Y117         LUT6 (Prop_lut6_I1_O)        0.332     9.658 r  u_dbg/U_RX/cmd_addr[31]_i_1/O
                         net (fo=32, routed)          1.001    10.659    u_dbg/U_RX_n_2
    SLICE_X12Y112        FDRE                                         r  u_dbg/cmd_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.504    14.926    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  u_dbg/cmd_addr_reg[17]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X12Y112        FDRE (Setup_fdre_C_CE)      -0.169    14.981    u_dbg/cmd_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 u_dbg/U_RX/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/timing_cfg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.376ns (26.969%)  route 3.726ns (73.031%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.696     5.298    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  u_dbg/U_RX/data_o_reg[0]/Q
                         net (fo=15, routed)          0.905     6.659    u_dbg/U_RX/rx_data[0]
    SLICE_X5Y117         LUT2 (Prop_lut2_I1_O)        0.150     6.809 f  u_dbg/U_RX/cmd_is_write_i_4/O
                         net (fo=2, routed)           0.640     7.449    u_dbg/U_RX/cmd_is_write_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.332     7.781 f  u_dbg/U_RX/FSM_sequential_p_state[1]_i_9/O
                         net (fo=3, routed)           0.562     8.342    u_dbg/U_RX/FSM_sequential_p_state[1]_i_9_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.116     8.458 r  u_dbg/U_RX/timing_cfg[31]_i_2/O
                         net (fo=3, routed)           0.592     9.050    u_dbg/U_RX/timing_cfg[31]_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I1_O)        0.322     9.372 r  u_dbg/U_RX/timing_cfg[31]_i_1/O
                         net (fo=32, routed)          1.028    10.401    u_dbg/U_RX_n_4
    SLICE_X11Y110        FDRE                                         r  u_dbg/timing_cfg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.509    14.931    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  u_dbg/timing_cfg_reg[24]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y110        FDRE (Setup_fdre_C_CE)      -0.407    14.748    u_dbg/timing_cfg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 u_dbg/U_RX/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/timing_cfg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.376ns (26.969%)  route 3.726ns (73.031%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.696     5.298    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  u_dbg/U_RX/data_o_reg[0]/Q
                         net (fo=15, routed)          0.905     6.659    u_dbg/U_RX/rx_data[0]
    SLICE_X5Y117         LUT2 (Prop_lut2_I1_O)        0.150     6.809 f  u_dbg/U_RX/cmd_is_write_i_4/O
                         net (fo=2, routed)           0.640     7.449    u_dbg/U_RX/cmd_is_write_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.332     7.781 f  u_dbg/U_RX/FSM_sequential_p_state[1]_i_9/O
                         net (fo=3, routed)           0.562     8.342    u_dbg/U_RX/FSM_sequential_p_state[1]_i_9_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.116     8.458 r  u_dbg/U_RX/timing_cfg[31]_i_2/O
                         net (fo=3, routed)           0.592     9.050    u_dbg/U_RX/timing_cfg[31]_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I1_O)        0.322     9.372 r  u_dbg/U_RX/timing_cfg[31]_i_1/O
                         net (fo=32, routed)          1.028    10.401    u_dbg/U_RX_n_4
    SLICE_X11Y110        FDRE                                         r  u_dbg/timing_cfg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.509    14.931    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  u_dbg/timing_cfg_reg[25]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y110        FDRE (Setup_fdre_C_CE)      -0.407    14.748    u_dbg/timing_cfg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 u_dbg/U_RX/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/timing_cfg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.376ns (26.969%)  route 3.726ns (73.031%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.696     5.298    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  u_dbg/U_RX/data_o_reg[0]/Q
                         net (fo=15, routed)          0.905     6.659    u_dbg/U_RX/rx_data[0]
    SLICE_X5Y117         LUT2 (Prop_lut2_I1_O)        0.150     6.809 f  u_dbg/U_RX/cmd_is_write_i_4/O
                         net (fo=2, routed)           0.640     7.449    u_dbg/U_RX/cmd_is_write_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.332     7.781 f  u_dbg/U_RX/FSM_sequential_p_state[1]_i_9/O
                         net (fo=3, routed)           0.562     8.342    u_dbg/U_RX/FSM_sequential_p_state[1]_i_9_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.116     8.458 r  u_dbg/U_RX/timing_cfg[31]_i_2/O
                         net (fo=3, routed)           0.592     9.050    u_dbg/U_RX/timing_cfg[31]_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I1_O)        0.322     9.372 r  u_dbg/U_RX/timing_cfg[31]_i_1/O
                         net (fo=32, routed)          1.028    10.401    u_dbg/U_RX_n_4
    SLICE_X11Y110        FDRE                                         r  u_dbg/timing_cfg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.509    14.931    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  u_dbg/timing_cfg_reg[26]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y110        FDRE (Setup_fdre_C_CE)      -0.407    14.748    u_dbg/timing_cfg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 u_dbg/U_RX/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/timing_cfg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.376ns (26.969%)  route 3.726ns (73.031%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.696     5.298    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  u_dbg/U_RX/data_o_reg[0]/Q
                         net (fo=15, routed)          0.905     6.659    u_dbg/U_RX/rx_data[0]
    SLICE_X5Y117         LUT2 (Prop_lut2_I1_O)        0.150     6.809 f  u_dbg/U_RX/cmd_is_write_i_4/O
                         net (fo=2, routed)           0.640     7.449    u_dbg/U_RX/cmd_is_write_i_4_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.332     7.781 f  u_dbg/U_RX/FSM_sequential_p_state[1]_i_9/O
                         net (fo=3, routed)           0.562     8.342    u_dbg/U_RX/FSM_sequential_p_state[1]_i_9_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.116     8.458 r  u_dbg/U_RX/timing_cfg[31]_i_2/O
                         net (fo=3, routed)           0.592     9.050    u_dbg/U_RX/timing_cfg[31]_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I1_O)        0.322     9.372 r  u_dbg/U_RX/timing_cfg[31]_i_1/O
                         net (fo=32, routed)          1.028    10.401    u_dbg/U_RX_n_4
    SLICE_X11Y110        FDRE                                         r  u_dbg/timing_cfg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.509    14.931    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  u_dbg/timing_cfg_reg[27]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y110        FDRE (Setup_fdre_C_CE)      -0.407    14.748    u_dbg/timing_cfg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 u_dbg/U_RX/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/shift_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.410ns (26.636%)  route 3.884ns (73.364%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.696     5.298    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  u_dbg/U_RX/data_o_reg[5]/Q
                         net (fo=6, routed)           1.077     6.831    u_dbg/U_RX/rx_data[5]
    SLICE_X4Y119         LUT4 (Prop_lut4_I0_O)        0.150     6.981 r  u_dbg/U_RX/cmd_status_rdy_i_2/O
                         net (fo=2, routed)           0.951     7.932    u_dbg/U_RX/cmd_status_rdy_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.354     8.286 r  u_dbg/U_RX/shift[3]_i_3/O
                         net (fo=7, routed)           0.449     8.735    u_dbg/U_RX/shift[3]_i_3_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.326     9.061 f  u_dbg/U_RX/shift[31]_i_3/O
                         net (fo=1, routed)           0.555     9.616    u_dbg/U_RX/shift[31]_i_3_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I4_O)        0.124     9.740 r  u_dbg/U_RX/shift[31]_i_1/O
                         net (fo=36, routed)          0.851    10.592    u_dbg/U_RX_n_1
    SLICE_X9Y112         FDRE                                         r  u_dbg/shift_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.504    14.926    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  u_dbg/shift_reg[20]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X9Y112         FDRE (Setup_fdre_C_CE)      -0.205    14.945    u_dbg/shift_reg[20]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 u_dbg/U_RX/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/shift_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.410ns (26.636%)  route 3.884ns (73.364%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.696     5.298    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  u_dbg/U_RX/data_o_reg[5]/Q
                         net (fo=6, routed)           1.077     6.831    u_dbg/U_RX/rx_data[5]
    SLICE_X4Y119         LUT4 (Prop_lut4_I0_O)        0.150     6.981 r  u_dbg/U_RX/cmd_status_rdy_i_2/O
                         net (fo=2, routed)           0.951     7.932    u_dbg/U_RX/cmd_status_rdy_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.354     8.286 r  u_dbg/U_RX/shift[3]_i_3/O
                         net (fo=7, routed)           0.449     8.735    u_dbg/U_RX/shift[3]_i_3_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.326     9.061 f  u_dbg/U_RX/shift[31]_i_3/O
                         net (fo=1, routed)           0.555     9.616    u_dbg/U_RX/shift[31]_i_3_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I4_O)        0.124     9.740 r  u_dbg/U_RX/shift[31]_i_1/O
                         net (fo=36, routed)          0.851    10.592    u_dbg/U_RX_n_1
    SLICE_X9Y112         FDRE                                         r  u_dbg/shift_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.504    14.926    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  u_dbg/shift_reg[21]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X9Y112         FDRE (Setup_fdre_C_CE)      -0.205    14.945    u_dbg/shift_reg[21]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  4.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_dbg/U_RX/rx_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/U_RX/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.589     1.508    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  u_dbg/U_RX/rx_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_dbg/U_RX/rx_shift_reg[5]/Q
                         net (fo=2, routed)           0.125     1.775    u_dbg/U_RX/rx_shift[5]
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.857     2.023    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[5]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.070     1.613    u_dbg/U_RX/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_dbg/U_RX/rx_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/U_RX/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.413%)  route 0.128ns (47.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.589     1.508    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  u_dbg/U_RX/rx_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_dbg/U_RX/rx_shift_reg[6]/Q
                         net (fo=2, routed)           0.128     1.777    u_dbg/U_RX/rx_shift[6]
    SLICE_X4Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.857     2.023    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[6]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.072     1.615    u_dbg/U_RX/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_dbg/U_RX/rx_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/U_RX/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.590     1.509    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  u_dbg/U_RX/rx_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_dbg/U_RX/rx_shift_reg[7]/Q
                         net (fo=2, routed)           0.128     1.778    u_dbg/U_RX/rx_shift[7]
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.857     2.023    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_dbg/U_RX/data_o_reg[7]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.072     1.615    u_dbg/U_RX/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_dbg/shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/timing_cfg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.276%)  route 0.134ns (48.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.565     1.484    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X9Y114         FDRE                                         r  u_dbg/shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_dbg/shift_reg[16]/Q
                         net (fo=3, routed)           0.134     1.759    u_dbg/in10[20]
    SLICE_X11Y114        FDRE                                         r  u_dbg/timing_cfg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.835     2.000    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X11Y114        FDRE                                         r  u_dbg/timing_cfg_reg[16]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X11Y114        FDRE (Hold_fdre_C_D)         0.070     1.590    u_dbg/timing_cfg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_dbg/shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/cmd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.832%)  route 0.136ns (49.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.564     1.483    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  u_dbg/shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  u_dbg/shift_reg[10]/Q
                         net (fo=3, routed)           0.136     1.761    u_dbg/in10[14]
    SLICE_X11Y115        FDRE                                         r  u_dbg/cmd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.834     1.999    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X11Y115        FDRE                                         r  u_dbg/cmd_addr_reg[10]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.070     1.589    u_dbg/cmd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_dbg/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/U_TX/shift_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.593     1.512    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  u_dbg/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_dbg/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.094     1.748    u_dbg/U_TX/shift_reg[7]_0[4]
    SLICE_X5Y113         LUT5 (Prop_lut5_I1_O)        0.045     1.793 r  u_dbg/U_TX/shift[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    u_dbg/U_TX/shift[5]_i_1__0_n_0
    SLICE_X5Y113         FDSE                                         r  u_dbg/U_TX/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.862     2.028    u_dbg/U_TX/clk100mhz_IBUF_BUFG
    SLICE_X5Y113         FDSE                                         r  u_dbg/U_TX/shift_reg[5]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y113         FDSE (Hold_fdse_C_D)         0.092     1.619    u_dbg/U_TX/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_dbg/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/U_TX/shift_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.593     1.512    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  u_dbg/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_dbg/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.096     1.750    u_dbg/U_TX/shift_reg[7]_0[6]
    SLICE_X5Y113         LUT5 (Prop_lut5_I1_O)        0.045     1.795 r  u_dbg/U_TX/shift[7]_i_2/O
                         net (fo=1, routed)           0.000     1.795    u_dbg/U_TX/shift[7]_i_2_n_0
    SLICE_X5Y113         FDSE                                         r  u_dbg/U_TX/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.862     2.028    u_dbg/U_TX/clk100mhz_IBUF_BUFG
    SLICE_X5Y113         FDSE                                         r  u_dbg/U_TX/shift_reg[7]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y113         FDSE (Hold_fdse_C_D)         0.092     1.619    u_dbg/U_TX/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_dbg/shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/timing_cfg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.173%)  route 0.140ns (49.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.565     1.484    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X9Y114         FDRE                                         r  u_dbg/shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_dbg/shift_reg[18]/Q
                         net (fo=3, routed)           0.140     1.765    u_dbg/in10[22]
    SLICE_X10Y114        FDRE                                         r  u_dbg/timing_cfg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.835     2.000    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X10Y114        FDRE                                         r  u_dbg/timing_cfg_reg[18]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.063     1.583    u_dbg/timing_cfg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_dbg/tx_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/tx_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.935%)  route 0.135ns (42.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.567     1.486    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  u_dbg/tx_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  u_dbg/tx_cnt_reg[3]/Q
                         net (fo=32, routed)          0.135     1.762    u_dbg/tx_cnt_reg_n_0_[3]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  u_dbg/tx_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    u_dbg/tx_cnt[1]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  u_dbg/tx_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.838     2.003    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  u_dbg/tx_cnt_reg[1]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X8Y111         FDRE (Hold_fdre_C_D)         0.121     1.620    u_dbg/tx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_dbg/shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dbg/cmd_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.565     1.484    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X9Y114         FDRE                                         r  u_dbg/shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_dbg/shift_reg[12]/Q
                         net (fo=3, routed)           0.122     1.747    u_dbg/in10[16]
    SLICE_X8Y115         FDRE                                         r  u_dbg/cmd_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.834     1.999    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X8Y115         FDRE                                         r  u_dbg/cmd_addr_reg[12]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.059     1.557    u_dbg/cmd_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115    u_dbg/FSM_sequential_tx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y114    u_dbg/cmd_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y115   u_dbg/cmd_addr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y115   u_dbg/cmd_addr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y115    u_dbg/cmd_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y115    u_dbg/FSM_sequential_tx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y115    u_dbg/FSM_sequential_tx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y117    u_dbg/FSM_sequential_p_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y115    u_dbg/FSM_sequential_tx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y115    u_dbg/FSM_sequential_tx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    u_dbg/FSM_sequential_tx_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_dbg/debug_leds_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 4.048ns (48.310%)  route 4.331ns (51.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.707     5.309    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  u_dbg/debug_leds_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  u_dbg/debug_leds_o_reg[0]/Q
                         net (fo=1, routed)           4.331    10.158    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.688 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.688    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dbg/debug_leds_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 4.029ns (49.782%)  route 4.064ns (50.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.707     5.309    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  u_dbg/debug_leds_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  u_dbg/debug_leds_o_reg[1]/Q
                         net (fo=1, routed)           4.064     9.891    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.402 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.402    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dbg/debug_leds_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 4.030ns (51.721%)  route 3.762ns (48.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.706     5.308    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  u_dbg/debug_leds_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  u_dbg/debug_leds_o_reg[2]/Q
                         net (fo=1, routed)           3.762     9.527    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.101 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.101    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dbg/debug_leds_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 4.033ns (52.894%)  route 3.592ns (47.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.706     5.308    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  u_dbg/debug_leds_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  u_dbg/debug_leds_o_reg[3]/Q
                         net (fo=1, routed)           3.592     9.356    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.933 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.933    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dbg/U_TX/tx_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.016ns  (logic 4.041ns (57.594%)  route 2.975ns (42.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.698     5.300    u_dbg/U_TX/clk100mhz_IBUF_BUFG
    SLICE_X2Y118         FDSE                                         r  u_dbg/U_TX/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDSE (Prop_fdse_C_Q)         0.518     5.818 r  u_dbg/U_TX/tx_o_reg/Q
                         net (fo=1, routed)           2.975     8.793    uart_tx_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    12.316 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.316    uart_tx_o
    D10                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_dbg/U_TX/tx_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.387ns (61.845%)  route 0.856ns (38.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.591     1.510    u_dbg/U_TX/clk100mhz_IBUF_BUFG
    SLICE_X2Y118         FDSE                                         r  u_dbg/U_TX/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  u_dbg/U_TX/tx_o_reg/Q
                         net (fo=1, routed)           0.856     2.530    uart_tx_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.754 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.754    uart_tx_o
    D10                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dbg/debug_leds_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.418ns (54.846%)  route 1.168ns (45.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.596     1.515    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  u_dbg/debug_leds_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_dbg/debug_leds_o_reg[3]/Q
                         net (fo=1, routed)           1.168     2.824    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.102 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.102    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dbg/debug_leds_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.416ns (53.690%)  route 1.221ns (46.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.596     1.515    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  u_dbg/debug_leds_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_dbg/debug_leds_o_reg[2]/Q
                         net (fo=1, routed)           1.221     2.878    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.152 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.152    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dbg/debug_leds_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.376ns (47.657%)  route 1.511ns (52.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.596     1.515    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  u_dbg/debug_leds_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  u_dbg/debug_leds_o_reg[1]/Q
                         net (fo=1, routed)           1.511     3.190    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.402 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.402    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dbg/debug_leds_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.999ns  (logic 1.395ns (46.494%)  route 1.605ns (53.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.596     1.515    u_dbg/clk100mhz_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  u_dbg/debug_leds_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  u_dbg/debug_leds_o_reg[0]/Q
                         net (fo=1, routed)           1.605     3.284    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.515 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.515    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            u_dbg/U_RX/rx_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.140ns  (logic 1.526ns (36.873%)  route 2.613ns (63.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           2.613     4.140    u_dbg/U_RX/uart_rx_i_IBUF
    SLICE_X1Y120         FDRE                                         r  u_dbg/U_RX/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.578     5.000    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  u_dbg/U_RX/rx_d1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            u_dbg/U_RX/rx_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.294ns (21.227%)  route 1.090ns (78.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           1.090     1.384    u_dbg/U_RX/uart_rx_i_IBUF
    SLICE_X1Y120         FDRE                                         r  u_dbg/U_RX/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.025    u_dbg/U_RX/clk100mhz_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  u_dbg/U_RX/rx_d1_reg/C





