{"position": "Computer Engineer", "company": "Intel Corporation", "profiles": ["Experience Performance Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) Portland OR Computer Engineer Intel Corporation January 2008  \u2013  December 2013  (6 years) Portland, Oregon Area RTL DFT Validation, FEV, Software Engineering Performance Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) Portland OR Performance Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) Portland OR Computer Engineer Intel Corporation January 2008  \u2013  December 2013  (6 years) Portland, Oregon Area RTL DFT Validation, FEV, Software Engineering Computer Engineer Intel Corporation January 2008  \u2013  December 2013  (6 years) Portland, Oregon Area RTL DFT Validation, FEV, Software Engineering Skills Perl Computer Architecture Hardware Architecture Java C++ DFT System Verification Simulations Verilog Python Skills  Perl Computer Architecture Hardware Architecture Java C++ DFT System Verification Simulations Verilog Python Perl Computer Architecture Hardware Architecture Java C++ DFT System Verification Simulations Verilog Python Perl Computer Architecture Hardware Architecture Java C++ DFT System Verification Simulations Verilog Python Education Georgia Tech Master of Science (MS),  Computer Engineering 2003  \u2013 2007 Clayton State University Associate's degree,  Computer Science 2001  \u2013 2003 Georgia Tech Master of Science (MS),  Computer Engineering 2003  \u2013 2007 Georgia Tech Master of Science (MS),  Computer Engineering 2003  \u2013 2007 Georgia Tech Master of Science (MS),  Computer Engineering 2003  \u2013 2007 Clayton State University Associate's degree,  Computer Science 2001  \u2013 2003 Clayton State University Associate's degree,  Computer Science 2001  \u2013 2003 Clayton State University Associate's degree,  Computer Science 2001  \u2013 2003 Honors & Awards Additional Honors & Awards - Attended school on full scholarship, usually made the Dean's List \n- Several work related awards Additional Honors & Awards - Attended school on full scholarship, usually made the Dean's List \n- Several work related awards Additional Honors & Awards - Attended school on full scholarship, usually made the Dean's List \n- Several work related awards Additional Honors & Awards - Attended school on full scholarship, usually made the Dean's List \n- Several work related awards ", "Summary I am a software engineer with ability and experience in SW design, programming and debug for low level systems (bare metal and real time like), development for Windows and for Linux/Unix mostly in C/C++ and Python. I have experience in system engineering, integration and programming for Emulation and Hybrid simulation/emulation systems. Summary I am a software engineer with ability and experience in SW design, programming and debug for low level systems (bare metal and real time like), development for Windows and for Linux/Unix mostly in C/C++ and Python. I have experience in system engineering, integration and programming for Emulation and Hybrid simulation/emulation systems. I am a software engineer with ability and experience in SW design, programming and debug for low level systems (bare metal and real time like), development for Windows and for Linux/Unix mostly in C/C++ and Python. I have experience in system engineering, integration and programming for Emulation and Hybrid simulation/emulation systems. I am a software engineer with ability and experience in SW design, programming and debug for low level systems (bare metal and real time like), development for Windows and for Linux/Unix mostly in C/C++ and Python. I have experience in system engineering, integration and programming for Emulation and Hybrid simulation/emulation systems. Experience Software Engineer for Hybrid Emulation Intel Corporation February 2012  \u2013 Present (3 years 7 months) Haifa Developing a wide variety of software solutions in different abstraction levels for creating emulation of future Intel platforms. Developing and integrating Hybrid (Emulation/SW simulation) systems for system validation and debug. The system includes implementation of micro architectural features in SW and process communication and synchronization. Job also included developing emulation components peripheral for test running and automation communication. Computer Engineer Intel Corporation September 2006  \u2013  February 2012  (5 years 6 months) Haifa Test content development for Electrical and Circuit marginality validation: \nDeveloping infrastructure to be able to run \"bare metal\" tests written in C/C++ code instead of assembly (which was the common practice). Test content included: \n1. DDR functional and test feature based tests for marginality testing of DDR2 and DDR3. Developed and optimized fast transactions tests with dynamic data patterns and was a part of a team that developed search algorithms for failing data patterns on the DDR. \n2. PCIe functional tests: create multi-thread based tests for PCIe concurrency with new features such as VTd (developed infrastructure for creating the VTd mapping). \nDeveloped SW infrastructures for fast test generation from base components and infrastructure for real time communication with \"bare metal\" (OS less) tests. \n3. Developed CPU stress tests for power consumption fluctuations (\"power virus\"). \n4. Development of scripts for debug that use DFT/DFX features for Electrical Validation purposes. Test Development Engineer Intel Corporation August 2005  \u2013  September 2006  (1 year 2 months) Haifa [Student] Developing tests for platform functionality. Test communication and functionality for general components on the boards and for specific test chips and cards that are present on the platform. \nRequired driver communication, HW access and JTag features. Software Engineer for Hybrid Emulation Intel Corporation February 2012  \u2013 Present (3 years 7 months) Haifa Developing a wide variety of software solutions in different abstraction levels for creating emulation of future Intel platforms. Developing and integrating Hybrid (Emulation/SW simulation) systems for system validation and debug. The system includes implementation of micro architectural features in SW and process communication and synchronization. Job also included developing emulation components peripheral for test running and automation communication. Software Engineer for Hybrid Emulation Intel Corporation February 2012  \u2013 Present (3 years 7 months) Haifa Developing a wide variety of software solutions in different abstraction levels for creating emulation of future Intel platforms. Developing and integrating Hybrid (Emulation/SW simulation) systems for system validation and debug. The system includes implementation of micro architectural features in SW and process communication and synchronization. Job also included developing emulation components peripheral for test running and automation communication. Computer Engineer Intel Corporation September 2006  \u2013  February 2012  (5 years 6 months) Haifa Test content development for Electrical and Circuit marginality validation: \nDeveloping infrastructure to be able to run \"bare metal\" tests written in C/C++ code instead of assembly (which was the common practice). Test content included: \n1. DDR functional and test feature based tests for marginality testing of DDR2 and DDR3. Developed and optimized fast transactions tests with dynamic data patterns and was a part of a team that developed search algorithms for failing data patterns on the DDR. \n2. PCIe functional tests: create multi-thread based tests for PCIe concurrency with new features such as VTd (developed infrastructure for creating the VTd mapping). \nDeveloped SW infrastructures for fast test generation from base components and infrastructure for real time communication with \"bare metal\" (OS less) tests. \n3. Developed CPU stress tests for power consumption fluctuations (\"power virus\"). \n4. Development of scripts for debug that use DFT/DFX features for Electrical Validation purposes. Computer Engineer Intel Corporation September 2006  \u2013  February 2012  (5 years 6 months) Haifa Test content development for Electrical and Circuit marginality validation: \nDeveloping infrastructure to be able to run \"bare metal\" tests written in C/C++ code instead of assembly (which was the common practice). Test content included: \n1. DDR functional and test feature based tests for marginality testing of DDR2 and DDR3. Developed and optimized fast transactions tests with dynamic data patterns and was a part of a team that developed search algorithms for failing data patterns on the DDR. \n2. PCIe functional tests: create multi-thread based tests for PCIe concurrency with new features such as VTd (developed infrastructure for creating the VTd mapping). \nDeveloped SW infrastructures for fast test generation from base components and infrastructure for real time communication with \"bare metal\" (OS less) tests. \n3. Developed CPU stress tests for power consumption fluctuations (\"power virus\"). \n4. Development of scripts for debug that use DFT/DFX features for Electrical Validation purposes. Test Development Engineer Intel Corporation August 2005  \u2013  September 2006  (1 year 2 months) Haifa [Student] Developing tests for platform functionality. Test communication and functionality for general components on the boards and for specific test chips and cards that are present on the platform. \nRequired driver communication, HW access and JTag features. Test Development Engineer Intel Corporation August 2005  \u2013  September 2006  (1 year 2 months) Haifa [Student] Developing tests for platform functionality. Test communication and functionality for general components on the boards and for specific test chips and cards that are present on the platform. \nRequired driver communication, HW access and JTag features. Languages English Full professional proficiency Hebrew Native or bilingual proficiency Russian Elementary proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Russian Elementary proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Russian Elementary proficiency Full professional proficiency Native or bilingual proficiency Elementary proficiency Skills Computer Architecture C++ Software Engineering Perl Debugging Object Oriented Design C Embedded Systems Software Development OOP SoC Software Design C# Linux Python System Architecture Semiconductors Embedded Software Visual Studio Unix See 5+ \u00a0 \u00a0 See less Skills  Computer Architecture C++ Software Engineering Perl Debugging Object Oriented Design C Embedded Systems Software Development OOP SoC Software Design C# Linux Python System Architecture Semiconductors Embedded Software Visual Studio Unix See 5+ \u00a0 \u00a0 See less Computer Architecture C++ Software Engineering Perl Debugging Object Oriented Design C Embedded Systems Software Development OOP SoC Software Design C# Linux Python System Architecture Semiconductors Embedded Software Visual Studio Unix See 5+ \u00a0 \u00a0 See less Computer Architecture C++ Software Engineering Perl Debugging Object Oriented Design C Embedded Systems Software Development OOP SoC Software Design C# Linux Python System Architecture Semiconductors Embedded Software Visual Studio Unix See 5+ \u00a0 \u00a0 See less Education University of Haifa MSc,  Computer Science 2009  \u2013 2014 Technion-Machon Technologi Le' Israel BSc,  Computer Engineering 2003  \u2013 2007 University of Haifa MSc,  Computer Science 2009  \u2013 2014 University of Haifa MSc,  Computer Science 2009  \u2013 2014 University of Haifa MSc,  Computer Science 2009  \u2013 2014 Technion-Machon Technologi Le' Israel BSc,  Computer Engineering 2003  \u2013 2007 Technion-Machon Technologi Le' Israel BSc,  Computer Engineering 2003  \u2013 2007 Technion-Machon Technologi Le' Israel BSc,  Computer Engineering 2003  \u2013 2007 ", "Experience Computer Engineer / Pentester Blue & Red Team Pen Testing January 2011  \u2013  January 2015  (4 years 1 month) \u2022 Perform and/or Lead Penetration Testing, Security Vulnerability Testing. \n\u2022 Exploitation development lead in developing malware agent(s) to bypass both network and local intrusion detection/prevention security countermeasures.  \n\u2022 Interface with customers at various levels setup penetration tests and present results.  \n\u2022 Penetration test skills include: Leading penetration event and team of hackers, interfacing with customer to setup boundary/test plan, network scanning, vulnerability identification, vulnerability exploitation (via metasploit or any other means available), gaining access, covering tracks, report findings to customers, aid customers in implementing solutions that mitigate findings, retesting solutions suggested to customers, reporting findings in a detailed report for customer.  \n\u2022Lead pen-testing teams with as many as 15 group members for various high visibility tests. \n\u2022Results from pen-testing events (both lead and participated in) have had direct impact on systems. \n\u2022Various clearances \n\u2022Certifications: \nCertified Information Systems Auditor ( CISA ) \nCertified Ethical Hacker ( C|EH ) \nCertified Expert Penetration Tester ( CEPT ) \nCertified Penetration Tester ( CPT ) Undergraduate/Graduate Researcher W.M. Keck Center for 3D Innovation at the University of Texas at El Paso January 2008  \u2013  July 2011  (3 years 7 months) El Paso, Texas Area \u2022Designed and implemented various hardware/software to aid automation of creating 3D electronics. \n\u2022Designed and implemented C++ programs to calibrate machinery to create flexible electronics/3D electronics. \n\u2022Created process to create flexible/3D electronics. \n\u2022Troubleshoot/debugging mechanical, hardware and software issues. Computer Engineer Intel Corporation May 2009  \u2013  August 2009  (4 months) \u2022 Troubleshoot and created Intel platforms (pre consumer release) to add to testing network  \n\u2022 Created ASP.Net/C# webpage, allowing users to create dynamic test grids for platforms  \n\u2022 Troubleshoot and resolved bugs for Installer & Tools group  \n\u2022 Gathered testing data for software releases and created charts to track bug information. Graphic Designer University of Texas at El Paso 2005  \u2013  2009  (4 years) Computer Engineer Intel Corporation May 2008  \u2013  August 2008  (4 months) \u2022 Added simulation features in software saving hours in testing phase of software  \n\u2022 Documented 5000+ line program, allowing better understanding by customers and engineers  \n\u2022 Created scripts to automate testing tasks Intern Eaton Corporation 2008  \u2013  2008  (less than a year) Computer Engineer / Pentester Blue & Red Team Pen Testing January 2011  \u2013  January 2015  (4 years 1 month) \u2022 Perform and/or Lead Penetration Testing, Security Vulnerability Testing. \n\u2022 Exploitation development lead in developing malware agent(s) to bypass both network and local intrusion detection/prevention security countermeasures.  \n\u2022 Interface with customers at various levels setup penetration tests and present results.  \n\u2022 Penetration test skills include: Leading penetration event and team of hackers, interfacing with customer to setup boundary/test plan, network scanning, vulnerability identification, vulnerability exploitation (via metasploit or any other means available), gaining access, covering tracks, report findings to customers, aid customers in implementing solutions that mitigate findings, retesting solutions suggested to customers, reporting findings in a detailed report for customer.  \n\u2022Lead pen-testing teams with as many as 15 group members for various high visibility tests. \n\u2022Results from pen-testing events (both lead and participated in) have had direct impact on systems. \n\u2022Various clearances \n\u2022Certifications: \nCertified Information Systems Auditor ( CISA ) \nCertified Ethical Hacker ( C|EH ) \nCertified Expert Penetration Tester ( CEPT ) \nCertified Penetration Tester ( CPT ) Computer Engineer / Pentester Blue & Red Team Pen Testing January 2011  \u2013  January 2015  (4 years 1 month) \u2022 Perform and/or Lead Penetration Testing, Security Vulnerability Testing. \n\u2022 Exploitation development lead in developing malware agent(s) to bypass both network and local intrusion detection/prevention security countermeasures.  \n\u2022 Interface with customers at various levels setup penetration tests and present results.  \n\u2022 Penetration test skills include: Leading penetration event and team of hackers, interfacing with customer to setup boundary/test plan, network scanning, vulnerability identification, vulnerability exploitation (via metasploit or any other means available), gaining access, covering tracks, report findings to customers, aid customers in implementing solutions that mitigate findings, retesting solutions suggested to customers, reporting findings in a detailed report for customer.  \n\u2022Lead pen-testing teams with as many as 15 group members for various high visibility tests. \n\u2022Results from pen-testing events (both lead and participated in) have had direct impact on systems. \n\u2022Various clearances \n\u2022Certifications: \nCertified Information Systems Auditor ( CISA ) \nCertified Ethical Hacker ( C|EH ) \nCertified Expert Penetration Tester ( CEPT ) \nCertified Penetration Tester ( CPT ) Undergraduate/Graduate Researcher W.M. Keck Center for 3D Innovation at the University of Texas at El Paso January 2008  \u2013  July 2011  (3 years 7 months) El Paso, Texas Area \u2022Designed and implemented various hardware/software to aid automation of creating 3D electronics. \n\u2022Designed and implemented C++ programs to calibrate machinery to create flexible electronics/3D electronics. \n\u2022Created process to create flexible/3D electronics. \n\u2022Troubleshoot/debugging mechanical, hardware and software issues. Undergraduate/Graduate Researcher W.M. Keck Center for 3D Innovation at the University of Texas at El Paso January 2008  \u2013  July 2011  (3 years 7 months) El Paso, Texas Area \u2022Designed and implemented various hardware/software to aid automation of creating 3D electronics. \n\u2022Designed and implemented C++ programs to calibrate machinery to create flexible electronics/3D electronics. \n\u2022Created process to create flexible/3D electronics. \n\u2022Troubleshoot/debugging mechanical, hardware and software issues. Computer Engineer Intel Corporation May 2009  \u2013  August 2009  (4 months) \u2022 Troubleshoot and created Intel platforms (pre consumer release) to add to testing network  \n\u2022 Created ASP.Net/C# webpage, allowing users to create dynamic test grids for platforms  \n\u2022 Troubleshoot and resolved bugs for Installer & Tools group  \n\u2022 Gathered testing data for software releases and created charts to track bug information. Computer Engineer Intel Corporation May 2009  \u2013  August 2009  (4 months) \u2022 Troubleshoot and created Intel platforms (pre consumer release) to add to testing network  \n\u2022 Created ASP.Net/C# webpage, allowing users to create dynamic test grids for platforms  \n\u2022 Troubleshoot and resolved bugs for Installer & Tools group  \n\u2022 Gathered testing data for software releases and created charts to track bug information. Graphic Designer University of Texas at El Paso 2005  \u2013  2009  (4 years) Graphic Designer University of Texas at El Paso 2005  \u2013  2009  (4 years) Computer Engineer Intel Corporation May 2008  \u2013  August 2008  (4 months) \u2022 Added simulation features in software saving hours in testing phase of software  \n\u2022 Documented 5000+ line program, allowing better understanding by customers and engineers  \n\u2022 Created scripts to automate testing tasks Computer Engineer Intel Corporation May 2008  \u2013  August 2008  (4 months) \u2022 Added simulation features in software saving hours in testing phase of software  \n\u2022 Documented 5000+ line program, allowing better understanding by customers and engineers  \n\u2022 Created scripts to automate testing tasks Intern Eaton Corporation 2008  \u2013  2008  (less than a year) Intern Eaton Corporation 2008  \u2013  2008  (less than a year) Languages Spanish Professional working proficiency English Full professional proficiency Spanish Professional working proficiency English Full professional proficiency Spanish Professional working proficiency English Full professional proficiency Professional working proficiency Full professional proficiency Skills Penetration Testing CISA Certified Expert... Software Development Vulnerability Scanning Nmap Backtrack Wireshark C C++ Java Linux Compliance Testing Active TS/SCI Clearance Metasploit Public Speaking Customer Service Certified Penetration... Information Assurance CEH Windows Photoshop Testing Networking Troubleshooting Malware Analysis Hardware Computer Security Network Security DIACAP Vulnerability Assessment Cryptography Information Security IPS Integration Firewalls Vulnerability Management CISSP Intrusion Detection See 24+ \u00a0 \u00a0 See less Skills  Penetration Testing CISA Certified Expert... Software Development Vulnerability Scanning Nmap Backtrack Wireshark C C++ Java Linux Compliance Testing Active TS/SCI Clearance Metasploit Public Speaking Customer Service Certified Penetration... Information Assurance CEH Windows Photoshop Testing Networking Troubleshooting Malware Analysis Hardware Computer Security Network Security DIACAP Vulnerability Assessment Cryptography Information Security IPS Integration Firewalls Vulnerability Management CISSP Intrusion Detection See 24+ \u00a0 \u00a0 See less Penetration Testing CISA Certified Expert... Software Development Vulnerability Scanning Nmap Backtrack Wireshark C C++ Java Linux Compliance Testing Active TS/SCI Clearance Metasploit Public Speaking Customer Service Certified Penetration... Information Assurance CEH Windows Photoshop Testing Networking Troubleshooting Malware Analysis Hardware Computer Security Network Security DIACAP Vulnerability Assessment Cryptography Information Security IPS Integration Firewalls Vulnerability Management CISSP Intrusion Detection See 24+ \u00a0 \u00a0 See less Penetration Testing CISA Certified Expert... Software Development Vulnerability Scanning Nmap Backtrack Wireshark C C++ Java Linux Compliance Testing Active TS/SCI Clearance Metasploit Public Speaking Customer Service Certified Penetration... Information Assurance CEH Windows Photoshop Testing Networking Troubleshooting Malware Analysis Hardware Computer Security Network Security DIACAP Vulnerability Assessment Cryptography Information Security IPS Integration Firewalls Vulnerability Management CISSP Intrusion Detection See 24+ \u00a0 \u00a0 See less Education The University of Texas at El Paso Bachelor of Science (BS),  Electrical and Computer Engineering 2003  \u2013 2011 The University of Texas at El Paso Master of Engineering (M.Eng.),  Computer Engineering 2003  \u2013 2011 The University of Texas at El Paso Bachelor of Science (BS),  Electrical and Computer Engineering 2003  \u2013 2011 The University of Texas at El Paso Bachelor of Science (BS),  Electrical and Computer Engineering 2003  \u2013 2011 The University of Texas at El Paso Bachelor of Science (BS),  Electrical and Computer Engineering 2003  \u2013 2011 The University of Texas at El Paso Master of Engineering (M.Eng.),  Computer Engineering 2003  \u2013 2011 The University of Texas at El Paso Master of Engineering (M.Eng.),  Computer Engineering 2003  \u2013 2011 The University of Texas at El Paso Master of Engineering (M.Eng.),  Computer Engineering 2003  \u2013 2011 ", "Experience Computer Engineer Intel Corporation Computer Engineer Intel Corporation Computer Engineer Intel Corporation ", "Summary I am a computer engineer currently working at Intel in the Portland, Oregon area. \n \nCurrently, my work focuses mainly on RTL development and board design to further our pathfinding efforts. With regards to RTL development, my work focuses on the design and implementation of hardware architectures for new features and concepts for SSD controllers. I see these architectures through from the initial idea and design to implementation and testing on an FPGA platform. In my board development role, I work with several team members in creating boards that fulfill the prototyping and testing needs of the team. In addition, I do some performance modeling using SystemC in order to test assumptions and assess viability of proposed technologies and architectures. \n \nThrough a combination of work in both academics and industry I have useful experience in rapid prototyping, systems design, bare-metal programming, digital hardware design, analog electronics design, and electronics assembly. \n \nMy personal interests include hardware design, computer security, analog design, computer aided science (in particular, computational biology and chemistry), computer architecture and micro-architecture design, and systems programming. Summary I am a computer engineer currently working at Intel in the Portland, Oregon area. \n \nCurrently, my work focuses mainly on RTL development and board design to further our pathfinding efforts. With regards to RTL development, my work focuses on the design and implementation of hardware architectures for new features and concepts for SSD controllers. I see these architectures through from the initial idea and design to implementation and testing on an FPGA platform. In my board development role, I work with several team members in creating boards that fulfill the prototyping and testing needs of the team. In addition, I do some performance modeling using SystemC in order to test assumptions and assess viability of proposed technologies and architectures. \n \nThrough a combination of work in both academics and industry I have useful experience in rapid prototyping, systems design, bare-metal programming, digital hardware design, analog electronics design, and electronics assembly. \n \nMy personal interests include hardware design, computer security, analog design, computer aided science (in particular, computational biology and chemistry), computer architecture and micro-architecture design, and systems programming. I am a computer engineer currently working at Intel in the Portland, Oregon area. \n \nCurrently, my work focuses mainly on RTL development and board design to further our pathfinding efforts. With regards to RTL development, my work focuses on the design and implementation of hardware architectures for new features and concepts for SSD controllers. I see these architectures through from the initial idea and design to implementation and testing on an FPGA platform. In my board development role, I work with several team members in creating boards that fulfill the prototyping and testing needs of the team. In addition, I do some performance modeling using SystemC in order to test assumptions and assess viability of proposed technologies and architectures. \n \nThrough a combination of work in both academics and industry I have useful experience in rapid prototyping, systems design, bare-metal programming, digital hardware design, analog electronics design, and electronics assembly. \n \nMy personal interests include hardware design, computer security, analog design, computer aided science (in particular, computational biology and chemistry), computer architecture and micro-architecture design, and systems programming. I am a computer engineer currently working at Intel in the Portland, Oregon area. \n \nCurrently, my work focuses mainly on RTL development and board design to further our pathfinding efforts. With regards to RTL development, my work focuses on the design and implementation of hardware architectures for new features and concepts for SSD controllers. I see these architectures through from the initial idea and design to implementation and testing on an FPGA platform. In my board development role, I work with several team members in creating boards that fulfill the prototyping and testing needs of the team. In addition, I do some performance modeling using SystemC in order to test assumptions and assess viability of proposed technologies and architectures. \n \nThrough a combination of work in both academics and industry I have useful experience in rapid prototyping, systems design, bare-metal programming, digital hardware design, analog electronics design, and electronics assembly. \n \nMy personal interests include hardware design, computer security, analog design, computer aided science (in particular, computational biology and chemistry), computer architecture and micro-architecture design, and systems programming. Experience Computer Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Portland, Oregon Area Design, development, and testing of new features and architectures for future SSD controllers on FPGA prototyping platforms. System C performance modeling for pathfinding with new non-volatile memory technologies. Undergraduate Teaching Assistant University of Virginia January 2014  \u2013  May 2014  (5 months) Charlottesville, Virginia Area Grading exams and leading a lab section for UVA's Computer Architecture and Design class Undergraduate Technical Intern Intel Corporation May 2013  \u2013  August 2013  (4 months) Portland, Oregon Area Development and implementation of a new feature in an SSD prototyping platform to determine whether that feature would result in latency improvements for commands. Architecture of the hardware to enable this feature was designed and implemented over the course of 3 months and tested in simulation.  Engineering Intern University of Virginia May 2011  \u2013  April 2013  (2 years) UVa Pathology Department Designing and building a prototype system to automate 3D cell culture. The project's scope spans the incubation enclosure and associated environmental control systems for temperature, gas composition, and air flow and filtration; automated robotics for sterile fluid handling; sterile storage of liquid media for cell culture including associated control systems for maintaining fluid storage temperature and preheater temperature; automated robotics for agitating cells in media; GUI and computer side software to allow easy control and monitoring of entire system. Intern University of Virginia Health System May 2010  \u2013  August 2010  (4 months) UVa Hospital - Jordan Hall Worked as an intern in a Biochem & Molecular Genetics lab. I aided researchers there by culturing batches of e-coli in order to extract and purify proteins. These proteins were then used to create antibodies with fluorescent tags that allowed the proteins to be observed during cell division. Intern University of Virginia Health System May 2009  \u2013  July 2009  (3 months) UVa Hospital - Jordan Hall Worked as an intern in a Biochem & Molecular Genetics lab. Learned how to transform bacteria with plasmids and then culture them so that I could help replenish lab plasmid stocks. I also learned how to check to make sure that the transformation was successful and that the desired plasmid was replicated. Computer Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Portland, Oregon Area Design, development, and testing of new features and architectures for future SSD controllers on FPGA prototyping platforms. System C performance modeling for pathfinding with new non-volatile memory technologies. Computer Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Portland, Oregon Area Design, development, and testing of new features and architectures for future SSD controllers on FPGA prototyping platforms. System C performance modeling for pathfinding with new non-volatile memory technologies. Undergraduate Teaching Assistant University of Virginia January 2014  \u2013  May 2014  (5 months) Charlottesville, Virginia Area Grading exams and leading a lab section for UVA's Computer Architecture and Design class Undergraduate Teaching Assistant University of Virginia January 2014  \u2013  May 2014  (5 months) Charlottesville, Virginia Area Grading exams and leading a lab section for UVA's Computer Architecture and Design class Undergraduate Technical Intern Intel Corporation May 2013  \u2013  August 2013  (4 months) Portland, Oregon Area Development and implementation of a new feature in an SSD prototyping platform to determine whether that feature would result in latency improvements for commands. Architecture of the hardware to enable this feature was designed and implemented over the course of 3 months and tested in simulation.  Undergraduate Technical Intern Intel Corporation May 2013  \u2013  August 2013  (4 months) Portland, Oregon Area Development and implementation of a new feature in an SSD prototyping platform to determine whether that feature would result in latency improvements for commands. Architecture of the hardware to enable this feature was designed and implemented over the course of 3 months and tested in simulation.  Engineering Intern University of Virginia May 2011  \u2013  April 2013  (2 years) UVa Pathology Department Designing and building a prototype system to automate 3D cell culture. The project's scope spans the incubation enclosure and associated environmental control systems for temperature, gas composition, and air flow and filtration; automated robotics for sterile fluid handling; sterile storage of liquid media for cell culture including associated control systems for maintaining fluid storage temperature and preheater temperature; automated robotics for agitating cells in media; GUI and computer side software to allow easy control and monitoring of entire system. Engineering Intern University of Virginia May 2011  \u2013  April 2013  (2 years) UVa Pathology Department Designing and building a prototype system to automate 3D cell culture. The project's scope spans the incubation enclosure and associated environmental control systems for temperature, gas composition, and air flow and filtration; automated robotics for sterile fluid handling; sterile storage of liquid media for cell culture including associated control systems for maintaining fluid storage temperature and preheater temperature; automated robotics for agitating cells in media; GUI and computer side software to allow easy control and monitoring of entire system. Intern University of Virginia Health System May 2010  \u2013  August 2010  (4 months) UVa Hospital - Jordan Hall Worked as an intern in a Biochem & Molecular Genetics lab. I aided researchers there by culturing batches of e-coli in order to extract and purify proteins. These proteins were then used to create antibodies with fluorescent tags that allowed the proteins to be observed during cell division. Intern University of Virginia Health System May 2010  \u2013  August 2010  (4 months) UVa Hospital - Jordan Hall Worked as an intern in a Biochem & Molecular Genetics lab. I aided researchers there by culturing batches of e-coli in order to extract and purify proteins. These proteins were then used to create antibodies with fluorescent tags that allowed the proteins to be observed during cell division. Intern University of Virginia Health System May 2009  \u2013  July 2009  (3 months) UVa Hospital - Jordan Hall Worked as an intern in a Biochem & Molecular Genetics lab. Learned how to transform bacteria with plasmids and then culture them so that I could help replenish lab plasmid stocks. I also learned how to check to make sure that the transformation was successful and that the desired plasmid was replicated. Intern University of Virginia Health System May 2009  \u2013  July 2009  (3 months) UVa Hospital - Jordan Hall Worked as an intern in a Biochem & Molecular Genetics lab. Learned how to transform bacteria with plasmids and then culture them so that I could help replenish lab plasmid stocks. I also learned how to check to make sure that the transformation was successful and that the desired plasmid was replicated. Skills RTL design Verilog FPGA ModelSim Unix SystemC C++ Embedded Systems Databases C# C Algorithms Circuit Design PCB layout design Rapid Prototyping Java XML Cadence Virtuoso Visual Studio Research VHDL .NET HTML CSS Cell Culture Teaching Public Speaking MySQL Circuit Analysis Soldering Cadence Spectre Photography See 17+ \u00a0 \u00a0 See less Skills  RTL design Verilog FPGA ModelSim Unix SystemC C++ Embedded Systems Databases C# C Algorithms Circuit Design PCB layout design Rapid Prototyping Java XML Cadence Virtuoso Visual Studio Research VHDL .NET HTML CSS Cell Culture Teaching Public Speaking MySQL Circuit Analysis Soldering Cadence Spectre Photography See 17+ \u00a0 \u00a0 See less RTL design Verilog FPGA ModelSim Unix SystemC C++ Embedded Systems Databases C# C Algorithms Circuit Design PCB layout design Rapid Prototyping Java XML Cadence Virtuoso Visual Studio Research VHDL .NET HTML CSS Cell Culture Teaching Public Speaking MySQL Circuit Analysis Soldering Cadence Spectre Photography See 17+ \u00a0 \u00a0 See less RTL design Verilog FPGA ModelSim Unix SystemC C++ Embedded Systems Databases C# C Algorithms Circuit Design PCB layout design Rapid Prototyping Java XML Cadence Virtuoso Visual Studio Research VHDL .NET HTML CSS Cell Culture Teaching Public Speaking MySQL Circuit Analysis Soldering Cadence Spectre Photography See 17+ \u00a0 \u00a0 See less Education University of Virginia Bachelor of Science (BS),  Computer Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Photography Club (Darkroom and Equipment Manager) ,  IEEE ,  Technology Leaders Program University of Virginia Bachelor of Science (BS),  Electrical Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Photography Club (Darkroom and Equipment Manager) ,  IEEE ,  Technology Leaders Program University of Virginia Bachelor of Science (BS),  Computer Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Photography Club (Darkroom and Equipment Manager) ,  IEEE ,  Technology Leaders Program University of Virginia Bachelor of Science (BS),  Computer Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Photography Club (Darkroom and Equipment Manager) ,  IEEE ,  Technology Leaders Program University of Virginia Bachelor of Science (BS),  Computer Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Photography Club (Darkroom and Equipment Manager) ,  IEEE ,  Technology Leaders Program University of Virginia Bachelor of Science (BS),  Electrical Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Photography Club (Darkroom and Equipment Manager) ,  IEEE ,  Technology Leaders Program University of Virginia Bachelor of Science (BS),  Electrical Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Photography Club (Darkroom and Equipment Manager) ,  IEEE ,  Technology Leaders Program University of Virginia Bachelor of Science (BS),  Electrical Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Photography Club (Darkroom and Equipment Manager) ,  IEEE ,  Technology Leaders Program ", "Experience computer engineer Intel Corporation computer engineer Intel Corporation computer engineer Intel Corporation ", "Experience Computer Engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) Computer Engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) Computer Engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) Skills Debugging Verilog Computer Architecture Perl ASIC Microprocessors Embedded Systems SoC Semiconductors C++ C x86 Assembly Skills  Debugging Verilog Computer Architecture Perl ASIC Microprocessors Embedded Systems SoC Semiconductors C++ C x86 Assembly Debugging Verilog Computer Architecture Perl ASIC Microprocessors Embedded Systems SoC Semiconductors C++ C x86 Assembly Debugging Verilog Computer Architecture Perl ASIC Microprocessors Embedded Systems SoC Semiconductors C++ C x86 Assembly Education Purdue University Bachelor,  Computer Science 2000  \u2013 2004 Purdue University Bachelor,  Computer Science 2000  \u2013 2004 Purdue University Bachelor,  Computer Science 2000  \u2013 2004 Purdue University Bachelor,  Computer Science 2000  \u2013 2004 ", "Experience Mini Computer Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Mini Computer Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Mini Computer Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Skills Microsoft Office Microsoft Excel Microsoft Word PowerPoint Customer Service English Windows Research Outlook Photoshop Teaching HTML Java C++ J2EE Application... Windows 7 J2ME J2SE C Object Oriented Design Android Linux JavaScript OOP OpenGL PHP Visual Basic OS X DirectX Computer Architecture Win32 API Software Engineering Software Design SQL Programming XML Visual Studio Intel Data Structures Distributed Systems See 25+ \u00a0 \u00a0 See less Skills  Microsoft Office Microsoft Excel Microsoft Word PowerPoint Customer Service English Windows Research Outlook Photoshop Teaching HTML Java C++ J2EE Application... Windows 7 J2ME J2SE C Object Oriented Design Android Linux JavaScript OOP OpenGL PHP Visual Basic OS X DirectX Computer Architecture Win32 API Software Engineering Software Design SQL Programming XML Visual Studio Intel Data Structures Distributed Systems See 25+ \u00a0 \u00a0 See less Microsoft Office Microsoft Excel Microsoft Word PowerPoint Customer Service English Windows Research Outlook Photoshop Teaching HTML Java C++ J2EE Application... Windows 7 J2ME J2SE C Object Oriented Design Android Linux JavaScript OOP OpenGL PHP Visual Basic OS X DirectX Computer Architecture Win32 API Software Engineering Software Design SQL Programming XML Visual Studio Intel Data Structures Distributed Systems See 25+ \u00a0 \u00a0 See less Microsoft Office Microsoft Excel Microsoft Word PowerPoint Customer Service English Windows Research Outlook Photoshop Teaching HTML Java C++ J2EE Application... Windows 7 J2ME J2SE C Object Oriented Design Android Linux JavaScript OOP OpenGL PHP Visual Basic OS X DirectX Computer Architecture Win32 API Software Engineering Software Design SQL Programming XML Visual Studio Intel Data Structures Distributed Systems See 25+ \u00a0 \u00a0 See less Education The University of Lahore Master of Computer Applications (M.C.A.) , A+ 2012  \u2013 2016 Govt Community High Schoo;l Matric,  Computer Science , A+ 2011  \u2013 2013 GCU computer science,  computer science 2005  \u2013 2009 University of California, Berkeley The University of Lahore Master of Computer Applications (M.C.A.) , A+ 2012  \u2013 2016 The University of Lahore Master of Computer Applications (M.C.A.) , A+ 2012  \u2013 2016 The University of Lahore Master of Computer Applications (M.C.A.) , A+ 2012  \u2013 2016 Govt Community High Schoo;l Matric,  Computer Science , A+ 2011  \u2013 2013 Govt Community High Schoo;l Matric,  Computer Science , A+ 2011  \u2013 2013 Govt Community High Schoo;l Matric,  Computer Science , A+ 2011  \u2013 2013 GCU computer science,  computer science 2005  \u2013 2009 GCU computer science,  computer science 2005  \u2013 2009 GCU computer science,  computer science 2005  \u2013 2009 University of California, Berkeley University of California, Berkeley University of California, Berkeley ", "Experience Electric & Computer Engineer Intel Corporation September 2010  \u2013 Present (5 years) Electric & Computer Engineer Intel Corporation September 2010  \u2013 Present (5 years) Electric & Computer Engineer Intel Corporation September 2010  \u2013 Present (5 years) Languages English Full professional proficiency Hebrew Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Education Ben Gurion University Bachelor of Science (BSc),  Electrical & Computer Engineering , 91 2006  \u2013 2010 Ben Gurion University Bachelor of Science (BSc),  Electrical & Computer Engineering , 91 2006  \u2013 2010 Ben Gurion University Bachelor of Science (BSc),  Electrical & Computer Engineering , 91 2006  \u2013 2010 Ben Gurion University Bachelor of Science (BSc),  Electrical & Computer Engineering , 91 2006  \u2013 2010 ", "Experience Computer Engineer Intel Corporation Computer Engineer Intel Corporation Computer Engineer Intel Corporation ", "Experience Computer Engineer Intel Corporation October 2005  \u2013 Present (9 years 11 months) Computer Technician Seabreeze Amusement Park June 2003  \u2013  June 2004  (1 year 1 month) Computer Engineer Intel Corporation October 2005  \u2013 Present (9 years 11 months) Computer Engineer Intel Corporation October 2005  \u2013 Present (9 years 11 months) Computer Technician Seabreeze Amusement Park June 2003  \u2013  June 2004  (1 year 1 month) Computer Technician Seabreeze Amusement Park June 2003  \u2013  June 2004  (1 year 1 month) Skills Verilog Debugging Computer Architecture VHDL SoC C Software Engineering Perl Semiconductors Firmware C++ RTL design Hardware Architecture Microprocessors Skills  Verilog Debugging Computer Architecture VHDL SoC C Software Engineering Perl Semiconductors Firmware C++ RTL design Hardware Architecture Microprocessors Verilog Debugging Computer Architecture VHDL SoC C Software Engineering Perl Semiconductors Firmware C++ RTL design Hardware Architecture Microprocessors Verilog Debugging Computer Architecture VHDL SoC C Software Engineering Perl Semiconductors Firmware C++ RTL design Hardware Architecture Microprocessors Education Rochester Institute of Technology Master of Science (M.S.),  Computer Engineering 2000  \u2013 2005 Rochester Institute of Technology Master of Science (M.S.),  Computer Engineering 2000  \u2013 2005 Rochester Institute of Technology Master of Science (M.S.),  Computer Engineering 2000  \u2013 2005 Rochester Institute of Technology Master of Science (M.S.),  Computer Engineering 2000  \u2013 2005 ", "Experience Computer Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Worked as a member of a team developing a manageability product for enterprise and small businesses. Liason NCO Israel Defense Forces February 2006  \u2013  February 2009  (3 years 1 month) Acted as the head of the permits office at the Coordinator of Government Activities in the Territories (COGAT). \nLater promoted to be head of supervision and control over the Operations Directorate in the Civil Administration, a branch of COGAT. Computer Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Worked as a member of a team developing a manageability product for enterprise and small businesses. Computer Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Worked as a member of a team developing a manageability product for enterprise and small businesses. Liason NCO Israel Defense Forces February 2006  \u2013  February 2009  (3 years 1 month) Acted as the head of the permits office at the Coordinator of Government Activities in the Territories (COGAT). \nLater promoted to be head of supervision and control over the Operations Directorate in the Civil Administration, a branch of COGAT. Liason NCO Israel Defense Forces February 2006  \u2013  February 2009  (3 years 1 month) Acted as the head of the permits office at the Coordinator of Government Activities in the Territories (COGAT). \nLater promoted to be head of supervision and control over the Operations Directorate in the Civil Administration, a branch of COGAT. Languages Hebrew English Hebrew English Hebrew English Skills Algorithms Software Engineering Software Development C/C++ Java Computer Hardware Physics Computer Science Programming Object Oriented Design JavaScript Python C++ C Linux Computer Architecture Matlab Android System Administration InstallShield C# See 6+ \u00a0 \u00a0 See less Skills  Algorithms Software Engineering Software Development C/C++ Java Computer Hardware Physics Computer Science Programming Object Oriented Design JavaScript Python C++ C Linux Computer Architecture Matlab Android System Administration InstallShield C# See 6+ \u00a0 \u00a0 See less Algorithms Software Engineering Software Development C/C++ Java Computer Hardware Physics Computer Science Programming Object Oriented Design JavaScript Python C++ C Linux Computer Architecture Matlab Android System Administration InstallShield C# See 6+ \u00a0 \u00a0 See less Algorithms Software Engineering Software Development C/C++ Java Computer Hardware Physics Computer Science Programming Object Oriented Design JavaScript Python C++ C Linux Computer Architecture Matlab Android System Administration InstallShield C# See 6+ \u00a0 \u00a0 See less Education The Hebrew University Bachelor of Science (BSc),  Computer Engineering 2011  \u2013 2014 Ziv and Marks 1999  \u2013 2005 The Hebrew University Bachelor of Science (BSc),  Computer Engineering 2011  \u2013 2014 The Hebrew University Bachelor of Science (BSc),  Computer Engineering 2011  \u2013 2014 The Hebrew University Bachelor of Science (BSc),  Computer Engineering 2011  \u2013 2014 Ziv and Marks 1999  \u2013 2005 Ziv and Marks 1999  \u2013 2005 Ziv and Marks 1999  \u2013 2005 ", "Experience Computer Engineer Intel Corporation October 2009  \u2013 Present (5 years 11 months) Developed CAD solutions in multiple domains - Timing verification, BIOS, Design Computer Engineer Intel Corporation October 2009  \u2013 Present (5 years 11 months) Developed CAD solutions in multiple domains - Timing verification, BIOS, Design Computer Engineer Intel Corporation October 2009  \u2013 Present (5 years 11 months) Developed CAD solutions in multiple domains - Timing verification, BIOS, Design Skills C++ C Python Perl TCL Computer Architecture Verilog VHDL PHP Embedded Systems VLSI SoC RTL design SystemVerilog Semiconductors Hardware Architecture Microprocessors Embedded Software EDA IC See 5+ \u00a0 \u00a0 See less Skills  C++ C Python Perl TCL Computer Architecture Verilog VHDL PHP Embedded Systems VLSI SoC RTL design SystemVerilog Semiconductors Hardware Architecture Microprocessors Embedded Software EDA IC See 5+ \u00a0 \u00a0 See less C++ C Python Perl TCL Computer Architecture Verilog VHDL PHP Embedded Systems VLSI SoC RTL design SystemVerilog Semiconductors Hardware Architecture Microprocessors Embedded Software EDA IC See 5+ \u00a0 \u00a0 See less C++ C Python Perl TCL Computer Architecture Verilog VHDL PHP Embedded Systems VLSI SoC RTL design SystemVerilog Semiconductors Hardware Architecture Microprocessors Embedded Software EDA IC See 5+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology BS,  Computer Engineering 2007  \u2013 2011 Technion - Israel Institute of Technology BS,  Computer Engineering 2007  \u2013 2011 Technion - Israel Institute of Technology BS,  Computer Engineering 2007  \u2013 2011 Technion - Israel Institute of Technology BS,  Computer Engineering 2007  \u2013 2011 ", "Experience Computer Engineer Intel Corporation November 2011  \u2013 Present (3 years 10 months) Yash Consultant Computer Hardware November 2011  \u2013  February 2012  (4 months) Computer Engineer Intel Corporation November 2011  \u2013 Present (3 years 10 months) Computer Engineer Intel Corporation November 2011  \u2013 Present (3 years 10 months) Yash Consultant Computer Hardware November 2011  \u2013  February 2012  (4 months) Yash Consultant Computer Hardware November 2011  \u2013  February 2012  (4 months) Languages Gujarati Hindi English Gujarati Hindi English Gujarati Hindi English Skills Penal Board Wiremen Skills  Penal Board Wiremen Penal Board Wiremen Penal Board Wiremen Education Arpan High School 2009  \u2013 2010 Gujarat College 2009  \u2013 2010 Arpan High School 2009  \u2013 2010 Arpan High School 2009  \u2013 2010 Arpan High School 2009  \u2013 2010 Gujarat College 2009  \u2013 2010 Gujarat College 2009  \u2013 2010 Gujarat College 2009  \u2013 2010 ", "Experience Computer Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Computer Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Computer Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Languages English Hebrew English Hebrew English Hebrew Skills C C++ Matlab Programming OOP VHDL Microsoft Office Excel Linux Assembly Windows SystemVerilog Specman Perl Skills  C C++ Matlab Programming OOP VHDL Microsoft Office Excel Linux Assembly Windows SystemVerilog Specman Perl C C++ Matlab Programming OOP VHDL Microsoft Office Excel Linux Assembly Windows SystemVerilog Specman Perl C C++ Matlab Programming OOP VHDL Microsoft Office Excel Linux Assembly Windows SystemVerilog Specman Perl Education Bar-Ilan University Master of Business Administration (MBA) 2012  \u2013 2014 Bar-Ilan University Computer engineering 2009  \u2013 2013 Bar-Ilan University Master of Business Administration (MBA) 2012  \u2013 2014 Bar-Ilan University Master of Business Administration (MBA) 2012  \u2013 2014 Bar-Ilan University Master of Business Administration (MBA) 2012  \u2013 2014 Bar-Ilan University Computer engineering 2009  \u2013 2013 Bar-Ilan University Computer engineering 2009  \u2013 2013 Bar-Ilan University Computer engineering 2009  \u2013 2013 ", "Experience Electrical/Computer Engineer Intel Corporation Electrical/Computer Engineer Intel Corporation Electrical/Computer Engineer Intel Corporation ", "Experience Computer Engineer Intel Corporation Computer Engineer Intel Corporation Computer Engineer Intel Corporation ", "Summary An experienced computer engineer with involvement in all phases of electronic component design. Specializing in logic verification using advanced tools and methods including e, C++, SystemVerilog, and OVM. Key contributor to over eight successful products. Summary An experienced computer engineer with involvement in all phases of electronic component design. Specializing in logic verification using advanced tools and methods including e, C++, SystemVerilog, and OVM. Key contributor to over eight successful products. An experienced computer engineer with involvement in all phases of electronic component design. Specializing in logic verification using advanced tools and methods including e, C++, SystemVerilog, and OVM. Key contributor to over eight successful products. An experienced computer engineer with involvement in all phases of electronic component design. Specializing in logic verification using advanced tools and methods including e, C++, SystemVerilog, and OVM. Key contributor to over eight successful products. Experience Computer Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Fort Collins, Colorado Area Involved in all phases of pre-silicon validation of RTL designs including strategy, planning, and execution. Develop verification tools such as monitors, checkers, and BFMs. Proponent of advanced verification methodologies and reuse. Hardware Engineer Hewlett-Packard June 1996  \u2013  July 2007  (11 years 2 months) Fort Collins, Colorado Logic verification of RTL for I/O adapter ASICs. Development of test bench environments, tools, test plans, and coverage. RTL debug, coverage analysis, and code reviews. Engineering Intern IBM January 1994  \u2013  July 1994  (7 months) Rochester, MN Validation of a wireless data entry peripheral for the AS/400. Computer Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Fort Collins, Colorado Area Involved in all phases of pre-silicon validation of RTL designs including strategy, planning, and execution. Develop verification tools such as monitors, checkers, and BFMs. Proponent of advanced verification methodologies and reuse. Computer Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Fort Collins, Colorado Area Involved in all phases of pre-silicon validation of RTL designs including strategy, planning, and execution. Develop verification tools such as monitors, checkers, and BFMs. Proponent of advanced verification methodologies and reuse. Hardware Engineer Hewlett-Packard June 1996  \u2013  July 2007  (11 years 2 months) Fort Collins, Colorado Logic verification of RTL for I/O adapter ASICs. Development of test bench environments, tools, test plans, and coverage. RTL debug, coverage analysis, and code reviews. Hardware Engineer Hewlett-Packard June 1996  \u2013  July 2007  (11 years 2 months) Fort Collins, Colorado Logic verification of RTL for I/O adapter ASICs. Development of test bench environments, tools, test plans, and coverage. RTL debug, coverage analysis, and code reviews. Engineering Intern IBM January 1994  \u2013  July 1994  (7 months) Rochester, MN Validation of a wireless data entry peripheral for the AS/400. Engineering Intern IBM January 1994  \u2013  July 1994  (7 months) Rochester, MN Validation of a wireless data entry peripheral for the AS/400. Languages English Native or bilingual proficiency Spanish Professional working proficiency English Native or bilingual proficiency Spanish Professional working proficiency English Native or bilingual proficiency Spanish Professional working proficiency Native or bilingual proficiency Professional working proficiency Skills Hardware Architecture Debugging Functional Verification C++ Perl Unix Shell Scripting RTL Debug Microprocessors Specman SystemVerilog Open Verification... Verdi Git Skills  Hardware Architecture Debugging Functional Verification C++ Perl Unix Shell Scripting RTL Debug Microprocessors Specman SystemVerilog Open Verification... Verdi Git Hardware Architecture Debugging Functional Verification C++ Perl Unix Shell Scripting RTL Debug Microprocessors Specman SystemVerilog Open Verification... Verdi Git Hardware Architecture Debugging Functional Verification C++ Perl Unix Shell Scripting RTL Debug Microprocessors Specman SystemVerilog Open Verification... Verdi Git Education Colorado State University M.S.,  Computer Engineering 2002  \u2013 2005 VLSI design, system design, and FPGA applications University of Utah B.S.,  Electrical Engineering 1992  \u2013 1996 Minors in computer science and Spanish Colorado State University M.S.,  Computer Engineering 2002  \u2013 2005 VLSI design, system design, and FPGA applications Colorado State University M.S.,  Computer Engineering 2002  \u2013 2005 VLSI design, system design, and FPGA applications Colorado State University M.S.,  Computer Engineering 2002  \u2013 2005 VLSI design, system design, and FPGA applications University of Utah B.S.,  Electrical Engineering 1992  \u2013 1996 Minors in computer science and Spanish University of Utah B.S.,  Electrical Engineering 1992  \u2013 1996 Minors in computer science and Spanish University of Utah B.S.,  Electrical Engineering 1992  \u2013 1996 Minors in computer science and Spanish ", "Experience computer engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) computer engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) computer engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Education Technion - Israel Institute of Technology 2010  \u2013 2014 Technion - Israel Institute of Technology 2010  \u2013 2014 Technion - Israel Institute of Technology 2010  \u2013 2014 Technion - Israel Institute of Technology 2010  \u2013 2014 ", "Experience Bios Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Computer Engineer Intel Corporation February 2008  \u2013  July 2014  (6 years 6 months) Bios Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bios Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Computer Engineer Intel Corporation February 2008  \u2013  July 2014  (6 years 6 months) Computer Engineer Intel Corporation February 2008  \u2013  July 2014  (6 years 6 months) Skills Assembly Language Computer Hardware Software Development C++ Language Validation Bios ACPI Skills  Assembly Language Computer Hardware Software Development C++ Language Validation Bios ACPI Assembly Language Computer Hardware Software Development C++ Language Validation Bios ACPI Assembly Language Computer Hardware Software Development C++ Language Validation Bios ACPI Education Georgia Institute of Technology BS,  Computer Engineering 1998  \u2013 2002 Georgia Institute of Technology BS,  Computer Engineering 1998  \u2013 2002 Georgia Institute of Technology BS,  Computer Engineering 1998  \u2013 2002 Georgia Institute of Technology BS,  Computer Engineering 1998  \u2013 2002 ", "Experience Sr. Computer Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro Oregon Managing the deployment of new Computing and Network implementations for Assembly/Test Development manufacturing environments in Oregon. IT Storage/BaR and Engagement Manager Intel Corporation November 2011  \u2013  June 2013  (1 year 8 months) Data Centers and Hosting Group Managing a team of Storage and Systems Engineers responsible for global storage infrastructure supporting Office computing environment as well factory BaR environments. IT Factory Automation Infrastructure Manager Intel - AFO March 2009  \u2013  November 2011  (2 years 9 months) Manage a team of engineers responsible for the maintaining of automation Windows, UNIX, VMS, AMHS, Database systems environments and projects  \nManaging team through process changes and changes to the teams charter while still consistently exceeding Corporate and FSM MFT scores  \nDemonstrated ability to use ever more challenging business climates to encourage team to think of new ways to do more with less while improving the work environment and providing new opportunities for the employees while continuing to seek out ways to maintain employee WLB \nAct as the customer liaison to Intel's largest SORT floor, acting as a partner with SORT to ensure their Automation needs were met on a timeline that allowed Intel's process deployment to meet schedule. \nData Center Champion, working with Corporate Services and the factory to re-vamp the AFO data center infrastructure to be in line with Intel business continuity objectives. Fab20 Information Systems Manager Intel - F20 January 2005  \u2013  March 2009  (4 years 3 months) Manage a team of engineers responsible for the maintaining of Fab20 automation Windows, UNIX, VMS, AMHS, Database systems environments and projects as well as managing of the Fab20 ASH team that is responsible for the oncall support of automation applications and middleware. \nManaging team through multiple reorganizations due to loss of headcount and/or changes to the teams charter while still consistently exceeding Corporate and FSM MFT scores  \nDemonstrated ability to use ever more challenging business climates to encourage team to think of new ways to do more with less while improving the work environment and providing new opportunities for the employees. Examples include: The formation of the 200mm DB oncall team, addition of MOM 2005 and middleware support to the ASH team charter, re-organization of the ASH oncall structure, combining of UNIX and Windows HW support, re-writing of the Fab20 WP document \nSharing of UNIX oncall rotation with LTD UNIX team. Windows Group Team Lead/Sr. Systems Administrator Intel Corporation April 1996  \u2013  July 2005  (9 years 4 months) Managed the transfer and hardening of the Windows systems environment from LTD to FSM for Fab20 \n860 Process CE owner for Windows environment \nVirtual Factory Windows Focus Team member/chair \nManaged the fab20 Windows 2000 migration project \nManaged the FSM/LTD Active Directory design team. Managing of this team involved gathering representatives from FSM, LTD and IT to determine a design spec and to get that design approved through the appropriate FSM, LTD and IT technical and management approval forums and to create the associated documentation and support structures and to then implement the design. \nWork with VF partners to determine cost effective architectures for the Windows 2000 migrations. My key contributions to this were the elimination of the Applications/Web cluster and the elimination of the RTS Admin server which saved Intel over $1,000,000 \nManaged the migration the Fab20 paging environment from Metrocall to Arch wireless. \nTrain/mentor Windows team members Windows Systems administrator Intel - Fab5/15 January 1995  \u2013  January 1998  (3 years 1 month) Work together with the virtual factory to determine Windows HW/SW architecture for the factory environment \nBuilding the F15 Windows server and client environment \nEngineered the F15 \"Factory PC\" \nOwner of Wiings deployment in F15 \nAssist peers in LTD and VF to deploy Windows client solutions \nPartner with IT to transfer ownership of office PC's from factory support to Site IT \nPartner with IT in the deployment of the NT4 Domains in Fab15 \nPartner with Site IT to redesign Fab15 Office and Windows server network. \nWork with F15 applications engineers to design proper deployment solutions for their Windows applications; Intel - Fab5 \nFASTech \nProvide support for Fab5 station controllers \nDeveloped TCP/IP solution for Fab5 Office environment \nCreated \"Network on a disk\" build solution for Fab5 station controllers \nPartner with IT on testing of new office client platforms \nInterview/train other FASTechs Factory Automation Support Technician Intel Corporation March 1992  \u2013  January 1995  (2 years 11 months) Fab5 Provide first line support for factory automation owned clients critical for factory function. Act as intermediary between factory customers and Automation engineering, troubleshooting issues to their core function to determine proper escalation path, providing details illustrating direction for engineering to investigate. Continue to evaluate and improve tools used to replicate clients and support the factory customers. Mechanical Engineering Technician Intel Corporation October 1990  \u2013  March 1992  (1 year 6 months) Hawthorne Farms Perform maintenance and repairs on surface mount motherboard manufacturing equipment as well as assist in the buildout and support of systems manufacturing automated conveyor systems. Work with vendors to develop new more efficient movement methodolgies while focusing on ways to improve ergonomics of manufacturing personel.  \n \nBuild and repair High Volume Manufacturing office PC's. Sr. Computer Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro Oregon Managing the deployment of new Computing and Network implementations for Assembly/Test Development manufacturing environments in Oregon. Sr. Computer Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro Oregon Managing the deployment of new Computing and Network implementations for Assembly/Test Development manufacturing environments in Oregon. IT Storage/BaR and Engagement Manager Intel Corporation November 2011  \u2013  June 2013  (1 year 8 months) Data Centers and Hosting Group Managing a team of Storage and Systems Engineers responsible for global storage infrastructure supporting Office computing environment as well factory BaR environments. IT Storage/BaR and Engagement Manager Intel Corporation November 2011  \u2013  June 2013  (1 year 8 months) Data Centers and Hosting Group Managing a team of Storage and Systems Engineers responsible for global storage infrastructure supporting Office computing environment as well factory BaR environments. IT Factory Automation Infrastructure Manager Intel - AFO March 2009  \u2013  November 2011  (2 years 9 months) Manage a team of engineers responsible for the maintaining of automation Windows, UNIX, VMS, AMHS, Database systems environments and projects  \nManaging team through process changes and changes to the teams charter while still consistently exceeding Corporate and FSM MFT scores  \nDemonstrated ability to use ever more challenging business climates to encourage team to think of new ways to do more with less while improving the work environment and providing new opportunities for the employees while continuing to seek out ways to maintain employee WLB \nAct as the customer liaison to Intel's largest SORT floor, acting as a partner with SORT to ensure their Automation needs were met on a timeline that allowed Intel's process deployment to meet schedule. \nData Center Champion, working with Corporate Services and the factory to re-vamp the AFO data center infrastructure to be in line with Intel business continuity objectives. IT Factory Automation Infrastructure Manager Intel - AFO March 2009  \u2013  November 2011  (2 years 9 months) Manage a team of engineers responsible for the maintaining of automation Windows, UNIX, VMS, AMHS, Database systems environments and projects  \nManaging team through process changes and changes to the teams charter while still consistently exceeding Corporate and FSM MFT scores  \nDemonstrated ability to use ever more challenging business climates to encourage team to think of new ways to do more with less while improving the work environment and providing new opportunities for the employees while continuing to seek out ways to maintain employee WLB \nAct as the customer liaison to Intel's largest SORT floor, acting as a partner with SORT to ensure their Automation needs were met on a timeline that allowed Intel's process deployment to meet schedule. \nData Center Champion, working with Corporate Services and the factory to re-vamp the AFO data center infrastructure to be in line with Intel business continuity objectives. Fab20 Information Systems Manager Intel - F20 January 2005  \u2013  March 2009  (4 years 3 months) Manage a team of engineers responsible for the maintaining of Fab20 automation Windows, UNIX, VMS, AMHS, Database systems environments and projects as well as managing of the Fab20 ASH team that is responsible for the oncall support of automation applications and middleware. \nManaging team through multiple reorganizations due to loss of headcount and/or changes to the teams charter while still consistently exceeding Corporate and FSM MFT scores  \nDemonstrated ability to use ever more challenging business climates to encourage team to think of new ways to do more with less while improving the work environment and providing new opportunities for the employees. Examples include: The formation of the 200mm DB oncall team, addition of MOM 2005 and middleware support to the ASH team charter, re-organization of the ASH oncall structure, combining of UNIX and Windows HW support, re-writing of the Fab20 WP document \nSharing of UNIX oncall rotation with LTD UNIX team. Fab20 Information Systems Manager Intel - F20 January 2005  \u2013  March 2009  (4 years 3 months) Manage a team of engineers responsible for the maintaining of Fab20 automation Windows, UNIX, VMS, AMHS, Database systems environments and projects as well as managing of the Fab20 ASH team that is responsible for the oncall support of automation applications and middleware. \nManaging team through multiple reorganizations due to loss of headcount and/or changes to the teams charter while still consistently exceeding Corporate and FSM MFT scores  \nDemonstrated ability to use ever more challenging business climates to encourage team to think of new ways to do more with less while improving the work environment and providing new opportunities for the employees. Examples include: The formation of the 200mm DB oncall team, addition of MOM 2005 and middleware support to the ASH team charter, re-organization of the ASH oncall structure, combining of UNIX and Windows HW support, re-writing of the Fab20 WP document \nSharing of UNIX oncall rotation with LTD UNIX team. Windows Group Team Lead/Sr. Systems Administrator Intel Corporation April 1996  \u2013  July 2005  (9 years 4 months) Managed the transfer and hardening of the Windows systems environment from LTD to FSM for Fab20 \n860 Process CE owner for Windows environment \nVirtual Factory Windows Focus Team member/chair \nManaged the fab20 Windows 2000 migration project \nManaged the FSM/LTD Active Directory design team. Managing of this team involved gathering representatives from FSM, LTD and IT to determine a design spec and to get that design approved through the appropriate FSM, LTD and IT technical and management approval forums and to create the associated documentation and support structures and to then implement the design. \nWork with VF partners to determine cost effective architectures for the Windows 2000 migrations. My key contributions to this were the elimination of the Applications/Web cluster and the elimination of the RTS Admin server which saved Intel over $1,000,000 \nManaged the migration the Fab20 paging environment from Metrocall to Arch wireless. \nTrain/mentor Windows team members Windows Group Team Lead/Sr. Systems Administrator Intel Corporation April 1996  \u2013  July 2005  (9 years 4 months) Managed the transfer and hardening of the Windows systems environment from LTD to FSM for Fab20 \n860 Process CE owner for Windows environment \nVirtual Factory Windows Focus Team member/chair \nManaged the fab20 Windows 2000 migration project \nManaged the FSM/LTD Active Directory design team. Managing of this team involved gathering representatives from FSM, LTD and IT to determine a design spec and to get that design approved through the appropriate FSM, LTD and IT technical and management approval forums and to create the associated documentation and support structures and to then implement the design. \nWork with VF partners to determine cost effective architectures for the Windows 2000 migrations. My key contributions to this were the elimination of the Applications/Web cluster and the elimination of the RTS Admin server which saved Intel over $1,000,000 \nManaged the migration the Fab20 paging environment from Metrocall to Arch wireless. \nTrain/mentor Windows team members Windows Systems administrator Intel - Fab5/15 January 1995  \u2013  January 1998  (3 years 1 month) Work together with the virtual factory to determine Windows HW/SW architecture for the factory environment \nBuilding the F15 Windows server and client environment \nEngineered the F15 \"Factory PC\" \nOwner of Wiings deployment in F15 \nAssist peers in LTD and VF to deploy Windows client solutions \nPartner with IT to transfer ownership of office PC's from factory support to Site IT \nPartner with IT in the deployment of the NT4 Domains in Fab15 \nPartner with Site IT to redesign Fab15 Office and Windows server network. \nWork with F15 applications engineers to design proper deployment solutions for their Windows applications; Intel - Fab5 \nFASTech \nProvide support for Fab5 station controllers \nDeveloped TCP/IP solution for Fab5 Office environment \nCreated \"Network on a disk\" build solution for Fab5 station controllers \nPartner with IT on testing of new office client platforms \nInterview/train other FASTechs Windows Systems administrator Intel - Fab5/15 January 1995  \u2013  January 1998  (3 years 1 month) Work together with the virtual factory to determine Windows HW/SW architecture for the factory environment \nBuilding the F15 Windows server and client environment \nEngineered the F15 \"Factory PC\" \nOwner of Wiings deployment in F15 \nAssist peers in LTD and VF to deploy Windows client solutions \nPartner with IT to transfer ownership of office PC's from factory support to Site IT \nPartner with IT in the deployment of the NT4 Domains in Fab15 \nPartner with Site IT to redesign Fab15 Office and Windows server network. \nWork with F15 applications engineers to design proper deployment solutions for their Windows applications; Intel - Fab5 \nFASTech \nProvide support for Fab5 station controllers \nDeveloped TCP/IP solution for Fab5 Office environment \nCreated \"Network on a disk\" build solution for Fab5 station controllers \nPartner with IT on testing of new office client platforms \nInterview/train other FASTechs Factory Automation Support Technician Intel Corporation March 1992  \u2013  January 1995  (2 years 11 months) Fab5 Provide first line support for factory automation owned clients critical for factory function. Act as intermediary between factory customers and Automation engineering, troubleshooting issues to their core function to determine proper escalation path, providing details illustrating direction for engineering to investigate. Continue to evaluate and improve tools used to replicate clients and support the factory customers. Factory Automation Support Technician Intel Corporation March 1992  \u2013  January 1995  (2 years 11 months) Fab5 Provide first line support for factory automation owned clients critical for factory function. Act as intermediary between factory customers and Automation engineering, troubleshooting issues to their core function to determine proper escalation path, providing details illustrating direction for engineering to investigate. Continue to evaluate and improve tools used to replicate clients and support the factory customers. Mechanical Engineering Technician Intel Corporation October 1990  \u2013  March 1992  (1 year 6 months) Hawthorne Farms Perform maintenance and repairs on surface mount motherboard manufacturing equipment as well as assist in the buildout and support of systems manufacturing automated conveyor systems. Work with vendors to develop new more efficient movement methodolgies while focusing on ways to improve ergonomics of manufacturing personel.  \n \nBuild and repair High Volume Manufacturing office PC's. Mechanical Engineering Technician Intel Corporation October 1990  \u2013  March 1992  (1 year 6 months) Hawthorne Farms Perform maintenance and repairs on surface mount motherboard manufacturing equipment as well as assist in the buildout and support of systems manufacturing automated conveyor systems. Work with vendors to develop new more efficient movement methodolgies while focusing on ways to improve ergonomics of manufacturing personel.  \n \nBuild and repair High Volume Manufacturing office PC's. Skills Data Center Storage Storage Area Networks Storage Architecture Backup & Restore Computer Hardware Microsoft Office SharePoint Semiconductors Lean Manufacturing Material Handling... Infrastructure Information Systems Servers Active Directory Windows Server TCP/IP Disaster Recovery Management Software Documentation Testing Networking Integration Linux Unix See 10+ \u00a0 \u00a0 See less Skills  Data Center Storage Storage Area Networks Storage Architecture Backup & Restore Computer Hardware Microsoft Office SharePoint Semiconductors Lean Manufacturing Material Handling... Infrastructure Information Systems Servers Active Directory Windows Server TCP/IP Disaster Recovery Management Software Documentation Testing Networking Integration Linux Unix See 10+ \u00a0 \u00a0 See less Data Center Storage Storage Area Networks Storage Architecture Backup & Restore Computer Hardware Microsoft Office SharePoint Semiconductors Lean Manufacturing Material Handling... Infrastructure Information Systems Servers Active Directory Windows Server TCP/IP Disaster Recovery Management Software Documentation Testing Networking Integration Linux Unix See 10+ \u00a0 \u00a0 See less Data Center Storage Storage Area Networks Storage Architecture Backup & Restore Computer Hardware Microsoft Office SharePoint Semiconductors Lean Manufacturing Material Handling... Infrastructure Information Systems Servers Active Directory Windows Server TCP/IP Disaster Recovery Management Software Documentation Testing Networking Integration Linux Unix See 10+ \u00a0 \u00a0 See less Education University of Phoenix BS,  Information Technology 2000  \u2013 2004 GPA: 3.8 University of Phoenix BS,  Information Technology 2000  \u2013 2004 GPA: 3.8 University of Phoenix BS,  Information Technology 2000  \u2013 2004 GPA: 3.8 University of Phoenix BS,  Information Technology 2000  \u2013 2004 GPA: 3.8 ", "Experience Computer Engineer Intel Corporation Software QA Engineer The Toro Company 2006  \u2013  2007  (1 year) Computer Engineer Intel Corporation Computer Engineer Intel Corporation Software QA Engineer The Toro Company 2006  \u2013  2007  (1 year) Software QA Engineer The Toro Company 2006  \u2013  2007  (1 year) Education Computer Education Institute 1997  \u2013 2000 Computer Education Institute 1997  \u2013 2000 Computer Education Institute 1997  \u2013 2000 Computer Education Institute 1997  \u2013 2000 ", "Experience computer engineer Intel Corporation computer engineer Intel Corporation computer engineer Intel Corporation ", "Experience COMPUTER ENGINEER Intel Corporation COMPUTER ENGINEER Intel Corporation COMPUTER ENGINEER Intel Corporation "]}