ARM GAS  /tmp/ccrtaPnk.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"esc_irq.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.EXTILine0_Config,"ax",%progbits
  20              		.align	1
  21              		.global	EXTILine0_Config
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	EXTILine0_Config:
  27              	.LFB123:
  28              		.file 1 "Lib/soes_hal_bsp/src/esc_irq.c"
   1:Lib/soes_hal_bsp/src/esc_irq.c **** #include "esc_irq.h"
   2:Lib/soes_hal_bsp/src/esc_irq.c **** #include <stdint.h>
   3:Lib/soes_hal_bsp/src/esc_irq.c **** #include "stm32f4xx_conf.h"
   4:Lib/soes_hal_bsp/src/esc_irq.c **** 
   5:Lib/soes_hal_bsp/src/esc_irq.c **** 
   6:Lib/soes_hal_bsp/src/esc_irq.c **** void EXTILine0_Config(void)
   7:Lib/soes_hal_bsp/src/esc_irq.c **** {
  29              		.loc 1 7 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 30B5     		push	{r4, r5, lr}
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 87B0     		sub	sp, sp, #28
  39              		.cfi_def_cfa_offset 40
   8:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitTypeDef   EXTI_InitStructure;
  40              		.loc 1 8 5 view .LVU1
   9:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitTypeDef   GPIO_InitStructure;
  41              		.loc 1 9 5 view .LVU2
  10:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitTypeDef   NVIC_InitStructure;
  42              		.loc 1 10 5 view .LVU3
  11:Lib/soes_hal_bsp/src/esc_irq.c **** 
  12:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable GPIOA clock */
  13:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
  43              		.loc 1 13 5 view .LVU4
  44 0004 0121     		movs	r1, #1
  45 0006 0846     		mov	r0, r1
ARM GAS  /tmp/ccrtaPnk.s 			page 2


  46 0008 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
  47              	.LVL0:
  14:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable SYSCFG clock */
  15:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
  48              		.loc 1 15 5 view .LVU5
  49 000c 0121     		movs	r1, #1
  50 000e 4FF48040 		mov	r0, #16384
  51 0012 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  52              	.LVL1:
  16:Lib/soes_hal_bsp/src/esc_irq.c **** 
  17:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure PA0 pin as input floating */
  18:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
  53              		.loc 1 18 5 view .LVU6
  54              		.loc 1 18 34 is_stmt 0 view .LVU7
  55 0016 0024     		movs	r4, #0
  56 0018 8DF80C40 		strb	r4, [sp, #12]
  19:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
  57              		.loc 1 19 5 is_stmt 1 view .LVU8
  58              		.loc 1 19 34 is_stmt 0 view .LVU9
  59 001c 8DF80F40 		strb	r4, [sp, #15]
  20:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
  60              		.loc 1 20 5 is_stmt 1 view .LVU10
  61              		.loc 1 20 33 is_stmt 0 view .LVU11
  62 0020 0125     		movs	r5, #1
  63 0022 0295     		str	r5, [sp, #8]
  21:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_Init(GPIOA, &GPIO_InitStructure);
  64              		.loc 1 21 5 is_stmt 1 view .LVU12
  65 0024 02A9     		add	r1, sp, #8
  66 0026 1248     		ldr	r0, .L3
  67 0028 FFF7FEFF 		bl	GPIO_Init
  68              	.LVL2:
  22:Lib/soes_hal_bsp/src/esc_irq.c **** 
  23:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Connect EXTI Line0 to PA0 pin */
  24:Lib/soes_hal_bsp/src/esc_irq.c ****     SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource0);
  69              		.loc 1 24 5 view .LVU13
  70 002c 2146     		mov	r1, r4
  71 002e 2046     		mov	r0, r4
  72 0030 FFF7FEFF 		bl	SYSCFG_EXTILineConfig
  73              	.LVL3:
  25:Lib/soes_hal_bsp/src/esc_irq.c **** 
  26:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure EXTI Line0 */
  27:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Line = EXTI_Line0;
  74              		.loc 1 27 5 view .LVU14
  75              		.loc 1 27 34 is_stmt 0 view .LVU15
  76 0034 0495     		str	r5, [sp, #16]
  28:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
  77              		.loc 1 28 5 is_stmt 1 view .LVU16
  78              		.loc 1 28 34 is_stmt 0 view .LVU17
  79 0036 8DF81440 		strb	r4, [sp, #20]
  29:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;  
  80              		.loc 1 29 5 is_stmt 1 view .LVU18
  81              		.loc 1 29 37 is_stmt 0 view .LVU19
  82 003a 0C23     		movs	r3, #12
  83 003c 8DF81530 		strb	r3, [sp, #21]
  30:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_LineCmd = ENABLE;
  84              		.loc 1 30 5 is_stmt 1 view .LVU20
  85              		.loc 1 30 37 is_stmt 0 view .LVU21
ARM GAS  /tmp/ccrtaPnk.s 			page 3


  86 0040 8DF81650 		strb	r5, [sp, #22]
  31:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_Init(&EXTI_InitStructure);
  87              		.loc 1 31 5 is_stmt 1 view .LVU22
  88 0044 04A8     		add	r0, sp, #16
  89 0046 FFF7FEFF 		bl	EXTI_Init
  90              	.LVL4:
  32:Lib/soes_hal_bsp/src/esc_irq.c **** 
  33:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable and set EXTI Line0 Interrupt to the lowest priority */
  34:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1); 
  91              		.loc 1 34 5 view .LVU23
  92 004a 4FF4C060 		mov	r0, #1536
  93 004e FFF7FEFF 		bl	NVIC_PriorityGroupConfig
  94              	.LVL5:
  35:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
  95              		.loc 1 35 5 view .LVU24
  96              		.loc 1 35 40 is_stmt 0 view .LVU25
  97 0052 0623     		movs	r3, #6
  98 0054 8DF80430 		strb	r3, [sp, #4]
  36:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
  99              		.loc 1 36 5 is_stmt 1 view .LVU26
 100              		.loc 1 36 58 is_stmt 0 view .LVU27
 101 0058 0F23     		movs	r3, #15
 102 005a 8DF80530 		strb	r3, [sp, #5]
  37:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 103              		.loc 1 37 5 is_stmt 1 view .LVU28
 104              		.loc 1 37 51 is_stmt 0 view .LVU29
 105 005e 8DF80630 		strb	r3, [sp, #6]
  38:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 106              		.loc 1 38 5 is_stmt 1 view .LVU30
 107              		.loc 1 38 43 is_stmt 0 view .LVU31
 108 0062 8DF80750 		strb	r5, [sp, #7]
  39:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_Init(&NVIC_InitStructure);
 109              		.loc 1 39 5 is_stmt 1 view .LVU32
 110 0066 01A8     		add	r0, sp, #4
 111 0068 FFF7FEFF 		bl	NVIC_Init
 112              	.LVL6:
  40:Lib/soes_hal_bsp/src/esc_irq.c **** }
 113              		.loc 1 40 1 is_stmt 0 view .LVU33
 114 006c 07B0     		add	sp, sp, #28
 115              		.cfi_def_cfa_offset 12
 116              		@ sp needed
 117 006e 30BD     		pop	{r4, r5, pc}
 118              	.L4:
 119              		.align	2
 120              	.L3:
 121 0070 00000240 		.word	1073872896
 122              		.cfi_endproc
 123              	.LFE123:
 125              		.section	.text.EXTILine0_Disable,"ax",%progbits
 126              		.align	1
 127              		.global	EXTILine0_Disable
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 132              	EXTILine0_Disable:
 133              	.LFB124:
  41:Lib/soes_hal_bsp/src/esc_irq.c **** 
ARM GAS  /tmp/ccrtaPnk.s 			page 4


  42:Lib/soes_hal_bsp/src/esc_irq.c **** void EXTILine0_Disable(void)
  43:Lib/soes_hal_bsp/src/esc_irq.c **** {
 134              		.loc 1 43 1 is_stmt 1 view -0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 16
 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138 0000 10B5     		push	{r4, lr}
 139              		.cfi_def_cfa_offset 8
 140              		.cfi_offset 4, -8
 141              		.cfi_offset 14, -4
 142 0002 84B0     		sub	sp, sp, #16
 143              		.cfi_def_cfa_offset 24
  44:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitTypeDef   EXTI_InitStructure;
 144              		.loc 1 44 5 view .LVU35
  45:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitTypeDef   NVIC_InitStructure;
 145              		.loc 1 45 5 view .LVU36
  46:Lib/soes_hal_bsp/src/esc_irq.c **** 
  47:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable SYSCFG clock */
  48:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 146              		.loc 1 48 5 view .LVU37
 147 0004 0121     		movs	r1, #1
 148 0006 4FF48040 		mov	r0, #16384
 149 000a FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 150              	.LVL7:
  49:Lib/soes_hal_bsp/src/esc_irq.c **** 
  50:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure EXTI Line1 */
  51:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Line = EXTI_Line0;
 151              		.loc 1 51 5 view .LVU38
 152              		.loc 1 51 34 is_stmt 0 view .LVU39
 153 000e 0123     		movs	r3, #1
 154 0010 0293     		str	r3, [sp, #8]
  52:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 155              		.loc 1 52 5 is_stmt 1 view .LVU40
 156              		.loc 1 52 34 is_stmt 0 view .LVU41
 157 0012 0024     		movs	r4, #0
 158 0014 8DF80C40 		strb	r4, [sp, #12]
  53:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;  
 159              		.loc 1 53 5 is_stmt 1 view .LVU42
 160              		.loc 1 53 37 is_stmt 0 view .LVU43
 161 0018 0C23     		movs	r3, #12
 162 001a 8DF80D30 		strb	r3, [sp, #13]
  54:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_LineCmd = DISABLE;
 163              		.loc 1 54 5 is_stmt 1 view .LVU44
 164              		.loc 1 54 37 is_stmt 0 view .LVU45
 165 001e 8DF80E40 		strb	r4, [sp, #14]
  55:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_Init(&EXTI_InitStructure);
 166              		.loc 1 55 5 is_stmt 1 view .LVU46
 167 0022 02A8     		add	r0, sp, #8
 168 0024 FFF7FEFF 		bl	EXTI_Init
 169              	.LVL8:
  56:Lib/soes_hal_bsp/src/esc_irq.c **** 
  57:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable and set EXTI Line1 Interrupt to the lowest priority */
  58:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1); 
 170              		.loc 1 58 5 view .LVU47
 171 0028 4FF4C060 		mov	r0, #1536
 172 002c FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 173              	.LVL9:
ARM GAS  /tmp/ccrtaPnk.s 			page 5


  59:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
 174              		.loc 1 59 5 view .LVU48
 175              		.loc 1 59 40 is_stmt 0 view .LVU49
 176 0030 0623     		movs	r3, #6
 177 0032 8DF80430 		strb	r3, [sp, #4]
  60:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 178              		.loc 1 60 5 is_stmt 1 view .LVU50
 179              		.loc 1 60 58 is_stmt 0 view .LVU51
 180 0036 0F23     		movs	r3, #15
 181 0038 8DF80530 		strb	r3, [sp, #5]
  61:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 182              		.loc 1 61 5 is_stmt 1 view .LVU52
 183              		.loc 1 61 51 is_stmt 0 view .LVU53
 184 003c 8DF80630 		strb	r3, [sp, #6]
  62:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
 185              		.loc 1 62 5 is_stmt 1 view .LVU54
 186              		.loc 1 62 43 is_stmt 0 view .LVU55
 187 0040 8DF80740 		strb	r4, [sp, #7]
  63:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_Init(&NVIC_InitStructure);
 188              		.loc 1 63 5 is_stmt 1 view .LVU56
 189 0044 01A8     		add	r0, sp, #4
 190 0046 FFF7FEFF 		bl	NVIC_Init
 191              	.LVL10:
  64:Lib/soes_hal_bsp/src/esc_irq.c **** }
 192              		.loc 1 64 1 is_stmt 0 view .LVU57
 193 004a 04B0     		add	sp, sp, #16
 194              		.cfi_def_cfa_offset 8
 195              		@ sp needed
 196 004c 10BD     		pop	{r4, pc}
 197              		.cfi_endproc
 198              	.LFE124:
 200              		.section	.text.EXTILine8_Config,"ax",%progbits
 201              		.align	1
 202              		.global	EXTILine8_Config
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 207              	EXTILine8_Config:
 208              	.LFB125:
  65:Lib/soes_hal_bsp/src/esc_irq.c **** 
  66:Lib/soes_hal_bsp/src/esc_irq.c **** void EXTILine8_Config(void)
  67:Lib/soes_hal_bsp/src/esc_irq.c **** {
 209              		.loc 1 67 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 24
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213 0000 30B5     		push	{r4, r5, lr}
 214              		.cfi_def_cfa_offset 12
 215              		.cfi_offset 4, -12
 216              		.cfi_offset 5, -8
 217              		.cfi_offset 14, -4
 218 0002 87B0     		sub	sp, sp, #28
 219              		.cfi_def_cfa_offset 40
  68:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitTypeDef   EXTI_InitStructure;
 220              		.loc 1 68 5 view .LVU59
  69:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitTypeDef   GPIO_InitStructure;
 221              		.loc 1 69 5 view .LVU60
ARM GAS  /tmp/ccrtaPnk.s 			page 6


  70:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitTypeDef   NVIC_InitStructure;
 222              		.loc 1 70 5 view .LVU61
  71:Lib/soes_hal_bsp/src/esc_irq.c **** 
  72:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable GPIOA clock */
  73:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 223              		.loc 1 73 5 view .LVU62
 224 0004 0121     		movs	r1, #1
 225 0006 0846     		mov	r0, r1
 226 0008 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 227              	.LVL11:
  74:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable SYSCFG clock */
  75:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 228              		.loc 1 75 5 view .LVU63
 229 000c 0121     		movs	r1, #1
 230 000e 4FF48040 		mov	r0, #16384
 231 0012 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 232              	.LVL12:
  76:Lib/soes_hal_bsp/src/esc_irq.c **** 
  77:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure PA8 pin as input floating */
  78:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 233              		.loc 1 78 5 view .LVU64
 234              		.loc 1 78 34 is_stmt 0 view .LVU65
 235 0016 0024     		movs	r4, #0
 236 0018 8DF80C40 		strb	r4, [sp, #12]
  79:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 237              		.loc 1 79 5 is_stmt 1 view .LVU66
 238              		.loc 1 79 34 is_stmt 0 view .LVU67
 239 001c 8DF80F40 		strb	r4, [sp, #15]
  80:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 240              		.loc 1 80 5 is_stmt 1 view .LVU68
 241              		.loc 1 80 33 is_stmt 0 view .LVU69
 242 0020 4FF48075 		mov	r5, #256
 243 0024 0295     		str	r5, [sp, #8]
  81:Lib/soes_hal_bsp/src/esc_irq.c ****     GPIO_Init(GPIOA, &GPIO_InitStructure);
 244              		.loc 1 81 5 is_stmt 1 view .LVU70
 245 0026 02A9     		add	r1, sp, #8
 246 0028 1448     		ldr	r0, .L9
 247 002a FFF7FEFF 		bl	GPIO_Init
 248              	.LVL13:
  82:Lib/soes_hal_bsp/src/esc_irq.c **** 
  83:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Connect EXTI Line5 to PA8 pin */
  84:Lib/soes_hal_bsp/src/esc_irq.c ****     SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource8);
 249              		.loc 1 84 5 view .LVU71
 250 002e 0821     		movs	r1, #8
 251 0030 2046     		mov	r0, r4
 252 0032 FFF7FEFF 		bl	SYSCFG_EXTILineConfig
 253              	.LVL14:
  85:Lib/soes_hal_bsp/src/esc_irq.c **** 
  86:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure EXTI Line3 */
  87:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Line = EXTI_Line8;
 254              		.loc 1 87 5 view .LVU72
 255              		.loc 1 87 34 is_stmt 0 view .LVU73
 256 0036 0495     		str	r5, [sp, #16]
  88:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 257              		.loc 1 88 5 is_stmt 1 view .LVU74
 258              		.loc 1 88 34 is_stmt 0 view .LVU75
 259 0038 8DF81440 		strb	r4, [sp, #20]
ARM GAS  /tmp/ccrtaPnk.s 			page 7


  89:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;  
 260              		.loc 1 89 5 is_stmt 1 view .LVU76
 261              		.loc 1 89 37 is_stmt 0 view .LVU77
 262 003c 0C23     		movs	r3, #12
 263 003e 8DF81530 		strb	r3, [sp, #21]
  90:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 264              		.loc 1 90 5 is_stmt 1 view .LVU78
 265              		.loc 1 90 37 is_stmt 0 view .LVU79
 266 0042 0124     		movs	r4, #1
 267 0044 8DF81640 		strb	r4, [sp, #22]
  91:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_Init(&EXTI_InitStructure);
 268              		.loc 1 91 5 is_stmt 1 view .LVU80
 269 0048 04A8     		add	r0, sp, #16
 270 004a FFF7FEFF 		bl	EXTI_Init
 271              	.LVL15:
  92:Lib/soes_hal_bsp/src/esc_irq.c **** 
  93:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_ClearITPendingBit(EXTI_Line8);     //清除中断标志位
 272              		.loc 1 93 5 view .LVU81
 273 004e 2846     		mov	r0, r5
 274 0050 FFF7FEFF 		bl	EXTI_ClearITPendingBit
 275              	.LVL16:
  94:Lib/soes_hal_bsp/src/esc_irq.c **** 
  95:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable and set EXTI Line3 Interrupt to the lowest priority */
  96:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1); 
 276              		.loc 1 96 5 view .LVU82
 277 0054 4FF4C060 		mov	r0, #1536
 278 0058 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 279              	.LVL17:
  97:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 280              		.loc 1 97 5 view .LVU83
 281              		.loc 1 97 40 is_stmt 0 view .LVU84
 282 005c 1723     		movs	r3, #23
 283 005e 8DF80430 		strb	r3, [sp, #4]
  98:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 284              		.loc 1 98 5 is_stmt 1 view .LVU85
 285              		.loc 1 98 58 is_stmt 0 view .LVU86
 286 0062 0F23     		movs	r3, #15
 287 0064 8DF80530 		strb	r3, [sp, #5]
  99:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 288              		.loc 1 99 5 is_stmt 1 view .LVU87
 289              		.loc 1 99 51 is_stmt 0 view .LVU88
 290 0068 8DF80630 		strb	r3, [sp, #6]
 100:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 291              		.loc 1 100 5 is_stmt 1 view .LVU89
 292              		.loc 1 100 43 is_stmt 0 view .LVU90
 293 006c 8DF80740 		strb	r4, [sp, #7]
 101:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_Init(&NVIC_InitStructure);
 294              		.loc 1 101 5 is_stmt 1 view .LVU91
 295 0070 01A8     		add	r0, sp, #4
 296 0072 FFF7FEFF 		bl	NVIC_Init
 297              	.LVL18:
 102:Lib/soes_hal_bsp/src/esc_irq.c **** }
 298              		.loc 1 102 1 is_stmt 0 view .LVU92
 299 0076 07B0     		add	sp, sp, #28
 300              		.cfi_def_cfa_offset 12
 301              		@ sp needed
 302 0078 30BD     		pop	{r4, r5, pc}
ARM GAS  /tmp/ccrtaPnk.s 			page 8


 303              	.L10:
 304 007a 00BF     		.align	2
 305              	.L9:
 306 007c 00000240 		.word	1073872896
 307              		.cfi_endproc
 308              	.LFE125:
 310              		.section	.text.EXTILine8_Disable,"ax",%progbits
 311              		.align	1
 312              		.global	EXTILine8_Disable
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 317              	EXTILine8_Disable:
 318              	.LFB126:
 103:Lib/soes_hal_bsp/src/esc_irq.c **** 
 104:Lib/soes_hal_bsp/src/esc_irq.c **** void EXTILine8_Disable(void)
 105:Lib/soes_hal_bsp/src/esc_irq.c **** {
 319              		.loc 1 105 1 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 16
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323 0000 30B5     		push	{r4, r5, lr}
 324              		.cfi_def_cfa_offset 12
 325              		.cfi_offset 4, -12
 326              		.cfi_offset 5, -8
 327              		.cfi_offset 14, -4
 328 0002 85B0     		sub	sp, sp, #20
 329              		.cfi_def_cfa_offset 32
 106:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitTypeDef   EXTI_InitStructure;
 330              		.loc 1 106 5 view .LVU94
 107:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitTypeDef   NVIC_InitStructure;
 331              		.loc 1 107 5 view .LVU95
 108:Lib/soes_hal_bsp/src/esc_irq.c **** 
 109:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable SYSCFG clock */
 110:Lib/soes_hal_bsp/src/esc_irq.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 332              		.loc 1 110 5 view .LVU96
 333 0004 0121     		movs	r1, #1
 334 0006 4FF48040 		mov	r0, #16384
 335 000a FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 336              	.LVL19:
 111:Lib/soes_hal_bsp/src/esc_irq.c **** 
 112:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Configure EXTI Line3 */
 113:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Line = EXTI_Line8;
 337              		.loc 1 113 5 view .LVU97
 338              		.loc 1 113 34 is_stmt 0 view .LVU98
 339 000e 4FF48075 		mov	r5, #256
 340 0012 0295     		str	r5, [sp, #8]
 114:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 341              		.loc 1 114 5 is_stmt 1 view .LVU99
 342              		.loc 1 114 34 is_stmt 0 view .LVU100
 343 0014 0024     		movs	r4, #0
 344 0016 8DF80C40 		strb	r4, [sp, #12]
 115:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
 345              		.loc 1 115 5 is_stmt 1 view .LVU101
 346              		.loc 1 115 37 is_stmt 0 view .LVU102
 347 001a 0C23     		movs	r3, #12
 348 001c 8DF80D30 		strb	r3, [sp, #13]
ARM GAS  /tmp/ccrtaPnk.s 			page 9


 116:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_InitStructure.EXTI_LineCmd = DISABLE;
 349              		.loc 1 116 5 is_stmt 1 view .LVU103
 350              		.loc 1 116 37 is_stmt 0 view .LVU104
 351 0020 8DF80E40 		strb	r4, [sp, #14]
 117:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_Init(&EXTI_InitStructure);
 352              		.loc 1 117 5 is_stmt 1 view .LVU105
 353 0024 02A8     		add	r0, sp, #8
 354 0026 FFF7FEFF 		bl	EXTI_Init
 355              	.LVL20:
 118:Lib/soes_hal_bsp/src/esc_irq.c **** 
 119:Lib/soes_hal_bsp/src/esc_irq.c ****     EXTI_ClearITPendingBit(EXTI_Line8);     //清除中断标志位
 356              		.loc 1 119 5 view .LVU106
 357 002a 2846     		mov	r0, r5
 358 002c FFF7FEFF 		bl	EXTI_ClearITPendingBit
 359              	.LVL21:
 120:Lib/soes_hal_bsp/src/esc_irq.c **** 
 121:Lib/soes_hal_bsp/src/esc_irq.c ****     /* Enable and set EXTI Line3 Interrupt to the lowest priority */
 122:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1); 
 360              		.loc 1 122 5 view .LVU107
 361 0030 4FF4C060 		mov	r0, #1536
 362 0034 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 363              	.LVL22:
 123:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 364              		.loc 1 123 5 view .LVU108
 365              		.loc 1 123 40 is_stmt 0 view .LVU109
 366 0038 1723     		movs	r3, #23
 367 003a 8DF80430 		strb	r3, [sp, #4]
 124:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 368              		.loc 1 124 5 is_stmt 1 view .LVU110
 369              		.loc 1 124 58 is_stmt 0 view .LVU111
 370 003e 0F23     		movs	r3, #15
 371 0040 8DF80530 		strb	r3, [sp, #5]
 125:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 372              		.loc 1 125 5 is_stmt 1 view .LVU112
 373              		.loc 1 125 51 is_stmt 0 view .LVU113
 374 0044 8DF80630 		strb	r3, [sp, #6]
 126:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
 375              		.loc 1 126 5 is_stmt 1 view .LVU114
 376              		.loc 1 126 43 is_stmt 0 view .LVU115
 377 0048 8DF80740 		strb	r4, [sp, #7]
 127:Lib/soes_hal_bsp/src/esc_irq.c ****     NVIC_Init(&NVIC_InitStructure);
 378              		.loc 1 127 5 is_stmt 1 view .LVU116
 379 004c 01A8     		add	r0, sp, #4
 380 004e FFF7FEFF 		bl	NVIC_Init
 381              	.LVL23:
 128:Lib/soes_hal_bsp/src/esc_irq.c **** }
 382              		.loc 1 128 1 is_stmt 0 view .LVU117
 383 0052 05B0     		add	sp, sp, #20
 384              		.cfi_def_cfa_offset 12
 385              		@ sp needed
 386 0054 30BD     		pop	{r4, r5, pc}
 387              		.cfi_endproc
 388              	.LFE126:
 390              		.text
 391              	.Letext0:
 392              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 393              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccrtaPnk.s 			page 10


 394              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 395              		.file 5 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h"
 396              		.file 6 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h"
 397              		.file 7 "Drivers/STM32F4xx_StdPeriph_Driver/inc/misc.h"
 398              		.file 8 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
 399              		.file 9 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h"
ARM GAS  /tmp/ccrtaPnk.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 esc_irq.c
     /tmp/ccrtaPnk.s:20     .text.EXTILine0_Config:0000000000000000 $t
     /tmp/ccrtaPnk.s:26     .text.EXTILine0_Config:0000000000000000 EXTILine0_Config
     /tmp/ccrtaPnk.s:121    .text.EXTILine0_Config:0000000000000070 $d
     /tmp/ccrtaPnk.s:126    .text.EXTILine0_Disable:0000000000000000 $t
     /tmp/ccrtaPnk.s:132    .text.EXTILine0_Disable:0000000000000000 EXTILine0_Disable
     /tmp/ccrtaPnk.s:201    .text.EXTILine8_Config:0000000000000000 $t
     /tmp/ccrtaPnk.s:207    .text.EXTILine8_Config:0000000000000000 EXTILine8_Config
     /tmp/ccrtaPnk.s:306    .text.EXTILine8_Config:000000000000007c $d
     /tmp/ccrtaPnk.s:311    .text.EXTILine8_Disable:0000000000000000 $t
     /tmp/ccrtaPnk.s:317    .text.EXTILine8_Disable:0000000000000000 EXTILine8_Disable

UNDEFINED SYMBOLS
RCC_AHB1PeriphClockCmd
RCC_APB2PeriphClockCmd
GPIO_Init
SYSCFG_EXTILineConfig
EXTI_Init
NVIC_PriorityGroupConfig
NVIC_Init
EXTI_ClearITPendingBit
