Running: G:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o G:/Sandboxes/Xilinx/calculator/pcores/vga_v1_00_a/devl/projnav/vga_test_isim_beh.exe -prj G:/Sandboxes/Xilinx/calculator/pcores/vga_v1_00_a/devl/projnav/vga_test_beh.prj work.vga_test work.glbl 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"G:/Sandboxes/Xilinx/calculator/pcores/vga_v1_00_a/devl/projnav/../../hdl/verilog/user_logic.v\" into library work
Analyzing Verilog file \"G:/Sandboxes/Xilinx/calculator/pcores/vga_v1_00_a/devl/projnav/vga_test.v\" into library work
Analyzing Verilog file \"G:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "G:/Sandboxes/Xilinx/calculator/pcores/vga_v1_00_a/devl/projnav/vga_test.v" Line 49: Size mismatch in connection of port <video>. Formal port size is 6-bit while actual signal size is 7-bit.
Completed static elaboration
Compiling module user_logic
Compiling module vga_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable G:/Sandboxes/Xilinx/calculator/pcores/vga_v1_00_a/devl/projnav/vga_test_isim_beh.exe
Fuse Memory Usage: 17648 KB
Fuse CPU Usage: 202 ms
