Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu May 31 12:48:32 2018
| Host         : DESKTOP-8T38IV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: SW[10] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[13] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[14] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[10]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[13]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[14]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[15]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[16]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[19]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[20]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[21]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[22]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[23]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[3]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[4]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[5]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[6]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[9]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[9]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[0]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[10]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[11]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[12]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[13]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[14]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[15]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[16]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[17]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[18]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[19]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[1]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[20]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[21]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[22]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[23]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[24]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[25]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[2]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[3]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[4]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[5]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[6]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[7]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[8]/C (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[13]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[14]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[15]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[16]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[17]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[18]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 778 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.610        0.000                      0                  123        0.226        0.000                      0                  123        3.000        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 25.000}     50.000          20.000          
  clkout0    {0.000 19.853}     39.706          25.185          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                     47.845        0.000                       0                     3  
  clkout0          34.610        0.000                      0                  123        0.226        0.000                      0                  123       19.353        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pixel_clock/pll_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   pixel_clock/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       34.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.813%)  route 3.573ns (81.187%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 38.439 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.800    -0.740    u_vga_contoller/CLK_OUT1
    SLICE_X9Y25          FDRE                                         r  u_vga_contoller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  u_vga_contoller/hcounter_reg[9]/Q
                         net (fo=14, routed)          0.712     0.428    u_vga_contoller/connect_h_count[9]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.552 f  u_vga_contoller/hcounter[10]_i_5/O
                         net (fo=1, routed)           0.634     1.187    u_vga_contoller/hcounter[10]_i_5_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.311 f  u_vga_contoller/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.248     2.558    u_vga_contoller/hcounter[10]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     2.682 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.979     3.662    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.754    38.439    u_vga_contoller/CLK_OUT1
    SLICE_X2Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[3]/C
                         clock pessimism              0.568    39.007    
                         clock uncertainty           -0.211    38.796    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.272    u_vga_contoller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.813%)  route 3.573ns (81.187%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 38.439 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.800    -0.740    u_vga_contoller/CLK_OUT1
    SLICE_X9Y25          FDRE                                         r  u_vga_contoller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  u_vga_contoller/hcounter_reg[9]/Q
                         net (fo=14, routed)          0.712     0.428    u_vga_contoller/connect_h_count[9]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.552 f  u_vga_contoller/hcounter[10]_i_5/O
                         net (fo=1, routed)           0.634     1.187    u_vga_contoller/hcounter[10]_i_5_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.311 f  u_vga_contoller/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.248     2.558    u_vga_contoller/hcounter[10]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     2.682 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.979     3.662    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.754    38.439    u_vga_contoller/CLK_OUT1
    SLICE_X2Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[8]/C
                         clock pessimism              0.568    39.007    
                         clock uncertainty           -0.211    38.796    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.272    u_vga_contoller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.813%)  route 3.573ns (81.187%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 38.439 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.800    -0.740    u_vga_contoller/CLK_OUT1
    SLICE_X9Y25          FDRE                                         r  u_vga_contoller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  u_vga_contoller/hcounter_reg[9]/Q
                         net (fo=14, routed)          0.712     0.428    u_vga_contoller/connect_h_count[9]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.552 f  u_vga_contoller/hcounter[10]_i_5/O
                         net (fo=1, routed)           0.634     1.187    u_vga_contoller/hcounter[10]_i_5_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.311 f  u_vga_contoller/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.248     2.558    u_vga_contoller/hcounter[10]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     2.682 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.979     3.662    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.754    38.439    u_vga_contoller/CLK_OUT1
    SLICE_X2Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[9]/C
                         clock pessimism              0.568    39.007    
                         clock uncertainty           -0.211    38.796    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    38.272    u_vga_contoller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.705ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.813%)  route 3.573ns (81.187%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 38.439 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.800    -0.740    u_vga_contoller/CLK_OUT1
    SLICE_X9Y25          FDRE                                         r  u_vga_contoller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  u_vga_contoller/hcounter_reg[9]/Q
                         net (fo=14, routed)          0.712     0.428    u_vga_contoller/connect_h_count[9]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.552 f  u_vga_contoller/hcounter[10]_i_5/O
                         net (fo=1, routed)           0.634     1.187    u_vga_contoller/hcounter[10]_i_5_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.311 f  u_vga_contoller/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.248     2.558    u_vga_contoller/hcounter[10]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     2.682 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.979     3.662    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.754    38.439    u_vga_contoller/CLK_OUT1
    SLICE_X3Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[10]/C
                         clock pessimism              0.568    39.007    
                         clock uncertainty           -0.211    38.796    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    38.367    u_vga_contoller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                 34.705    

Slack (MET) :             34.705ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.813%)  route 3.573ns (81.187%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 38.439 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.800    -0.740    u_vga_contoller/CLK_OUT1
    SLICE_X9Y25          FDRE                                         r  u_vga_contoller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  u_vga_contoller/hcounter_reg[9]/Q
                         net (fo=14, routed)          0.712     0.428    u_vga_contoller/connect_h_count[9]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.552 f  u_vga_contoller/hcounter[10]_i_5/O
                         net (fo=1, routed)           0.634     1.187    u_vga_contoller/hcounter[10]_i_5_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.311 f  u_vga_contoller/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.248     2.558    u_vga_contoller/hcounter[10]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     2.682 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.979     3.662    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.754    38.439    u_vga_contoller/CLK_OUT1
    SLICE_X3Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[5]/C
                         clock pessimism              0.568    39.007    
                         clock uncertainty           -0.211    38.796    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    38.367    u_vga_contoller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                 34.705    

Slack (MET) :             34.705ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.813%)  route 3.573ns (81.187%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 38.439 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.800    -0.740    u_vga_contoller/CLK_OUT1
    SLICE_X9Y25          FDRE                                         r  u_vga_contoller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  u_vga_contoller/hcounter_reg[9]/Q
                         net (fo=14, routed)          0.712     0.428    u_vga_contoller/connect_h_count[9]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     0.552 f  u_vga_contoller/hcounter[10]_i_5/O
                         net (fo=1, routed)           0.634     1.187    u_vga_contoller/hcounter[10]_i_5_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.311 f  u_vga_contoller/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.248     2.558    u_vga_contoller/hcounter[10]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     2.682 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.979     3.662    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.754    38.439    u_vga_contoller/CLK_OUT1
    SLICE_X3Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[6]/C
                         clock pessimism              0.568    39.007    
                         clock uncertainty           -0.211    38.796    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    38.367    u_vga_contoller/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                 34.705    

Slack (MET) :             34.784ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.140ns (45.152%)  route 2.600ns (54.848%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.359 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.801    -0.739    u_tick_gen/CLK_OUT1
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDCE (Prop_fdce_C_Q)         0.419    -0.320 r  u_tick_gen/counter_reg_reg[2]/Q
                         net (fo=4, routed)           1.260     0.940    u_tick_gen/Q[1]
    SLICE_X20Y28         LUT4 (Prop_lut4_I2_O)        0.299     1.239 r  u_tick_gen/counter_reg1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.239    u_tick_gen/counter_reg1_carry_i_7_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.789 r  u_tick_gen/counter_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.789    u_tick_gen/counter_reg1_carry_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.903 r  u_tick_gen/counter_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    u_tick_gen/counter_reg1_carry__0_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.017 r  u_tick_gen/counter_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.017    u_tick_gen/counter_reg1_carry__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.288 r  u_tick_gen/counter_reg1_carry__2/CO[0]
                         net (fo=26, routed)          1.340     3.628    u_tick_gen/counter_reg1
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.373     4.001 r  u_tick_gen/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.001    u_tick_gen/counter_reg[1]_i_1_n_0
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.674    38.359    u_tick_gen/CLK_OUT1
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[1]/C
                         clock pessimism              0.608    38.967    
                         clock uncertainty           -0.211    38.756    
    SLICE_X18Y26         FDCE (Setup_fdce_C_D)        0.029    38.785    u_tick_gen/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                 34.784    

Slack (MET) :             34.793ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 2.140ns (45.221%)  route 2.592ns (54.779%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.359 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.801    -0.739    u_tick_gen/CLK_OUT1
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDCE (Prop_fdce_C_Q)         0.419    -0.320 r  u_tick_gen/counter_reg_reg[2]/Q
                         net (fo=4, routed)           1.260     0.940    u_tick_gen/Q[1]
    SLICE_X20Y28         LUT4 (Prop_lut4_I2_O)        0.299     1.239 r  u_tick_gen/counter_reg1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.239    u_tick_gen/counter_reg1_carry_i_7_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.789 r  u_tick_gen/counter_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.789    u_tick_gen/counter_reg1_carry_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.903 r  u_tick_gen/counter_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    u_tick_gen/counter_reg1_carry__0_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.017 r  u_tick_gen/counter_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.017    u_tick_gen/counter_reg1_carry__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.288 r  u_tick_gen/counter_reg1_carry__2/CO[0]
                         net (fo=26, routed)          1.333     3.621    u_tick_gen/counter_reg1
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.373     3.994 r  u_tick_gen/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.994    u_tick_gen/counter_reg[3]_i_1_n_0
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.674    38.359    u_tick_gen/CLK_OUT1
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[3]/C
                         clock pessimism              0.608    38.967    
                         clock uncertainty           -0.211    38.756    
    SLICE_X18Y26         FDCE (Setup_fdce_C_D)        0.031    38.787    u_tick_gen/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                 34.793    

Slack (MET) :             34.802ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.168ns (45.474%)  route 2.600ns (54.526%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.359 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.801    -0.739    u_tick_gen/CLK_OUT1
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDCE (Prop_fdce_C_Q)         0.419    -0.320 r  u_tick_gen/counter_reg_reg[2]/Q
                         net (fo=4, routed)           1.260     0.940    u_tick_gen/Q[1]
    SLICE_X20Y28         LUT4 (Prop_lut4_I2_O)        0.299     1.239 r  u_tick_gen/counter_reg1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.239    u_tick_gen/counter_reg1_carry_i_7_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.789 r  u_tick_gen/counter_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.789    u_tick_gen/counter_reg1_carry_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.903 r  u_tick_gen/counter_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    u_tick_gen/counter_reg1_carry__0_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.017 r  u_tick_gen/counter_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.017    u_tick_gen/counter_reg1_carry__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.288 r  u_tick_gen/counter_reg1_carry__2/CO[0]
                         net (fo=26, routed)          1.340     3.628    u_tick_gen/counter_reg1
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.401     4.029 r  u_tick_gen/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.029    u_tick_gen/counter_reg[2]_i_1_n_0
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.674    38.359    u_tick_gen/CLK_OUT1
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[2]/C
                         clock pessimism              0.608    38.967    
                         clock uncertainty           -0.211    38.756    
    SLICE_X18Y26         FDCE (Setup_fdce_C_D)        0.075    38.831    u_tick_gen/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                 34.802    

Slack (MET) :             34.809ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_tick_gen/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 2.168ns (45.543%)  route 2.592ns (54.457%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.359 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.801    -0.739    u_tick_gen/CLK_OUT1
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDCE (Prop_fdce_C_Q)         0.419    -0.320 r  u_tick_gen/counter_reg_reg[2]/Q
                         net (fo=4, routed)           1.260     0.940    u_tick_gen/Q[1]
    SLICE_X20Y28         LUT4 (Prop_lut4_I2_O)        0.299     1.239 r  u_tick_gen/counter_reg1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.239    u_tick_gen/counter_reg1_carry_i_7_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.789 r  u_tick_gen/counter_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.789    u_tick_gen/counter_reg1_carry_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.903 r  u_tick_gen/counter_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.903    u_tick_gen/counter_reg1_carry__0_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.017 r  u_tick_gen/counter_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.017    u_tick_gen/counter_reg1_carry__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.288 r  u_tick_gen/counter_reg1_carry__2/CO[0]
                         net (fo=26, routed)          1.333     3.621    u_tick_gen/counter_reg1
    SLICE_X18Y26         LUT3 (Prop_lut3_I2_O)        0.401     4.022 r  u_tick_gen/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.022    u_tick_gen/counter_reg[4]_i_1_n_0
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          1.674    38.359    u_tick_gen/CLK_OUT1
    SLICE_X18Y26         FDCE                                         r  u_tick_gen/counter_reg_reg[4]/C
                         clock pessimism              0.608    38.967    
                         clock uncertainty           -0.211    38.756    
    SLICE_X18Y26         FDCE (Setup_fdce_C_D)        0.075    38.831    u_tick_gen/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                                 34.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.628    -0.536    u_vga_contoller/CLK_OUT1
    SLICE_X10Y25         FDRE                                         r  u_vga_contoller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.148    -0.388 r  u_vga_contoller/hcounter_reg[1]/Q
                         net (fo=13, routed)          0.101    -0.287    u_vga_contoller/connect_h_count[1]
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.098    -0.189 r  u_vga_contoller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    u_vga_contoller/plusOp__0[5]
    SLICE_X10Y25         FDRE                                         r  u_vga_contoller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.773    u_vga_contoller/CLK_OUT1
    SLICE_X10Y25         FDRE                                         r  u_vga_contoller/hcounter_reg[5]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.121    -0.415    u_vga_contoller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.719%)  route 0.199ns (51.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.657    -0.507    u_vga_contoller/CLK_OUT1
    SLICE_X1Y25          FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  u_vga_contoller/vcounter_reg[1]/Q
                         net (fo=13, routed)          0.199    -0.167    u_vga_contoller/connect_v_count[1]
    SLICE_X1Y24          LUT3 (Prop_lut3_I2_O)        0.048    -0.119 r  u_vga_contoller/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    u_vga_contoller/vcounter[2]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.931    -0.742    u_vga_contoller/CLK_OUT1
    SLICE_X1Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[2]/C
                         clock pessimism              0.272    -0.471    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105    -0.366    u_vga_contoller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.657    -0.507    u_vga_contoller/CLK_OUT1
    SLICE_X2Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  u_vga_contoller/vcounter_reg[3]/Q
                         net (fo=18, routed)          0.175    -0.167    u_vga_contoller/connect_v_count[3]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.043    -0.124 r  u_vga_contoller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    u_vga_contoller/plusOp__1[3]
    SLICE_X2Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.931    -0.742    u_vga_contoller/CLK_OUT1
    SLICE_X2Y24          FDRE                                         r  u_vga_contoller/vcounter_reg[3]/C
                         clock pessimism              0.236    -0.507    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.133    -0.374    u_vga_contoller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_player_tick_gen/counter_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_player_tick_gen/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.628%)  route 0.174ns (48.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.628    -0.536    u_player_tick_gen/CLK_OUT1
    SLICE_X29Y28         FDCE                                         r  u_player_tick_gen/counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.395 f  u_player_tick_gen/counter_reg_reg[19]/Q
                         net (fo=23, routed)          0.174    -0.220    u_player_tick_gen/counter_reg_reg_n_0_[19]
    SLICE_X29Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.175 r  u_player_tick_gen/counter_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    u_player_tick_gen/counter_reg[14]_i_1__0_n_0
    SLICE_X29Y27         FDCE                                         r  u_player_tick_gen/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.773    u_player_tick_gen/CLK_OUT1
    SLICE_X29Y27         FDCE                                         r  u_player_tick_gen/counter_reg_reg[14]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092    -0.431    u_player_tick_gen/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_player_tick_gen/counter_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_player_tick_gen/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.485%)  route 0.175ns (48.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.628    -0.536    u_player_tick_gen/CLK_OUT1
    SLICE_X29Y28         FDCE                                         r  u_player_tick_gen/counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.395 f  u_player_tick_gen/counter_reg_reg[19]/Q
                         net (fo=23, routed)          0.175    -0.219    u_player_tick_gen/counter_reg_reg_n_0_[19]
    SLICE_X29Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.174 r  u_player_tick_gen/counter_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    u_player_tick_gen/counter_reg[13]_i_1__0_n_0
    SLICE_X29Y27         FDCE                                         r  u_player_tick_gen/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.773    u_player_tick_gen/CLK_OUT1
    SLICE_X29Y27         FDCE                                         r  u_player_tick_gen/counter_reg_reg[13]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.091    -0.432    u_player_tick_gen/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.657    -0.507    u_vga_contoller/CLK_OUT1
    SLICE_X1Y25          FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  u_vga_contoller/vcounter_reg[1]/Q
                         net (fo=13, routed)          0.193    -0.173    u_vga_contoller/connect_v_count[1]
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.042    -0.131 r  u_vga_contoller/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    u_vga_contoller/plusOp__1[1]
    SLICE_X1Y25          FDRE                                         r  u_vga_contoller/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.931    -0.742    u_vga_contoller/CLK_OUT1
    SLICE_X1Y25          FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
                         clock pessimism              0.236    -0.507    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105    -0.402    u_vga_contoller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.628    -0.536    u_vga_contoller/CLK_OUT1
    SLICE_X8Y25          FDRE                                         r  u_vga_contoller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  u_vga_contoller/hcounter_reg[2]/Q
                         net (fo=12, routed)          0.197    -0.174    u_vga_contoller/connect_h_count[2]
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.043    -0.131 r  u_vga_contoller/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    u_vga_contoller/plusOp__0[2]
    SLICE_X8Y25          FDRE                                         r  u_vga_contoller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.773    u_vga_contoller/CLK_OUT1
    SLICE_X8Y25          FDRE                                         r  u_vga_contoller/hcounter_reg[2]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.133    -0.403    u_vga_contoller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (49.961%)  route 0.190ns (50.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.628    -0.536    u_vga_contoller/CLK_OUT1
    SLICE_X9Y24          FDRE                                         r  u_vga_contoller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_vga_contoller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.190    -0.204    u_vga_contoller/connect_h_count[7]
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.049    -0.155 r  u_vga_contoller/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_vga_contoller/plusOp__0[8]
    SLICE_X9Y24          FDRE                                         r  u_vga_contoller/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.773    u_vga_contoller/CLK_OUT1
    SLICE_X9Y24          FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.107    -0.429    u_vga_contoller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.914%)  route 0.200ns (49.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.628    -0.536    u_vga_contoller/CLK_OUT1
    SLICE_X8Y24          FDRE                                         r  u_vga_contoller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  u_vga_contoller/hcounter_reg[10]/Q
                         net (fo=15, routed)          0.200    -0.172    u_vga_contoller/connect_h_count[10]
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.043    -0.129 r  u_vga_contoller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    u_vga_contoller/plusOp__0[10]
    SLICE_X8Y24          FDRE                                         r  u_vga_contoller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.773    u_vga_contoller/CLK_OUT1
    SLICE_X8Y24          FDRE                                         r  u_vga_contoller/hcounter_reg[10]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.133    -0.403    u_vga_contoller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_player_tick_gen/counter_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_player_tick_gen/counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.836%)  route 0.180ns (49.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.628    -0.536    u_player_tick_gen/CLK_OUT1
    SLICE_X29Y28         FDCE                                         r  u_player_tick_gen/counter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.395 f  u_player_tick_gen/counter_reg_reg[20]/Q
                         net (fo=23, routed)          0.180    -0.215    u_player_tick_gen/counter_reg_reg_n_0_[20]
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.045    -0.170 r  u_player_tick_gen/counter_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    u_player_tick_gen/counter_reg[18]_i_1__0_n_0
    SLICE_X29Y28         FDCE                                         r  u_player_tick_gen/counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=90, routed)          0.901    -0.772    u_player_tick_gen/CLK_OUT1
    SLICE_X29Y28         FDCE                                         r  u_player_tick_gen/counter_reg_reg[18]/C
                         clock pessimism              0.237    -0.536    
    SLICE_X29Y28         FDCE (Hold_fdce_C_D)         0.092    -0.444    u_player_tick_gen/counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 19.853 }
Period(ns):         39.706
Sources:            { pixel_clock/pll_base_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.706      37.551     BUFGCTRL_X0Y16   pixel_clock/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.706      38.457     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X18Y26     u_tick_gen/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X18Y27     u_tick_gen/counter_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X18Y27     u_tick_gen/counter_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X18Y27     u_tick_gen/counter_reg_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X18Y27     u_tick_gen/counter_reg_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X18Y28     u_tick_gen/counter_reg_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X2Y54      u_tick_gen_displays/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X2Y56      u_tick_gen_displays/counter_reg_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.706      173.654    MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y54      u_tick_gen_displays/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y56      u_tick_gen_displays/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y56      u_tick_gen_displays/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y54      u_tick_gen_displays/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y54      u_tick_gen_displays/counter_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y54      u_tick_gen_displays/counter_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y55      u_tick_gen_displays/counter_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X29Y24     u_player_tick_gen/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X26Y26     u_player_tick_gen/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X27Y26     u_player_tick_gen/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X18Y26     u_tick_gen/counter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X18Y27     u_tick_gen/counter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X18Y27     u_tick_gen/counter_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X18Y27     u_tick_gen/counter_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X18Y27     u_tick_gen/counter_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X18Y28     u_tick_gen/counter_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y54      u_tick_gen_displays/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y56      u_tick_gen_displays/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y56      u_tick_gen_displays/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y57      u_tick_gen_displays/counter_reg_reg[12]/C



