//D filpflop design  
module flipflop(input D,input clk,
    output reg Q,output Q_not);
always @(posedge clk) begin
    Q<=D;  
end
assign Q_not = ~Q;
endmodule
