{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465403287298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465403287299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 18:27:40 2016 " "Processing started: Wed Jun 08 18:27:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465403287299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465403287299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_cyclone3 -c de0_cyclone3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_cyclone3 -c de0_cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465403287299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1465403287969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cyclone3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file de0_cyclone3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 de0_cyclone3 " "Found entity 1: de0_cyclone3" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmv_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmv_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmv_controller " "Found entity 1: cmv_controller" {  } { { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lvds_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_decoder " "Found entity 1: lvds_decoder" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lvds_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tb_lvds_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lvds_decoder " "Found entity 1: tb_lvds_decoder" {  } { { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/tb_lvds_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/reverse_bit_order_vector.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/reverse_bit_order_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_bit_order_vector " "Found design unit 1: reverse_bit_order_vector" {  } { { "../src/design/reverse_bit_order_vector.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/reverse_bit_order_vector.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reverse_bit_order_vector-body " "Found design unit 2: reverse_bit_order_vector-body" {  } { { "../src/design/reverse_bit_order_vector.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/reverse_bit_order_vector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_out_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_out_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_out_map-lvds_out_map_a " "Found design unit 1: lvds_out_map-lvds_out_map_a" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288899 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_out_map " "Found entity 1: lvds_out_map" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_in_map-lvds_in_map_a " "Found design unit 1: lvds_in_map-lvds_in_map_a" {  } { { "../src/design/lvds_in_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288905 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_in_map " "Found entity 1: lvds_in_map" {  } { { "../src/design/lvds_in_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "nios/nios/synthesis/nios.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288932 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/nios/synthesis/nios.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288937 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288943 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288948 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288953 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288959 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_width_adapter-rtl " "Found design unit 1: nios_width_adapter-rtl" {  } { { "nios/nios/synthesis/nios_width_adapter.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288964 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_width_adapter " "Found entity 1: nios_width_adapter" {  } { { "nios/nios/synthesis/nios_width_adapter.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_width_adapter_001-rtl " "Found design unit 1: nios_width_adapter_001-rtl" {  } { { "nios/nios/synthesis/nios_width_adapter_001.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288969 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_width_adapter_001 " "Found entity 1: nios_width_adapter_001" {  } { { "nios/nios/synthesis/nios_width_adapter_001.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_instruction_master_translator-rtl " "Found design unit 1: nios_cpu_instruction_master_translator-rtl" {  } { { "nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288974 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_instruction_master_translator " "Found entity 1: nios_cpu_instruction_master_translator" {  } { { "nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_data_master_translator-rtl " "Found design unit 1: nios_cpu_data_master_translator-rtl" {  } { { "nios/nios/synthesis/nios_cpu_data_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288979 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_data_master_translator " "Found entity 1: nios_cpu_data_master_translator" {  } { { "nios/nios/synthesis/nios_cpu_data_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_onchip_memory_s1_translator-rtl " "Found design unit 1: nios_onchip_memory_s1_translator-rtl" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288984 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory_s1_translator " "Found entity 1: nios_onchip_memory_s1_translator" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: nios_cpu_jtag_debug_module_translator-rtl" {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288991 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_debug_module_translator " "Found entity 1: nios_cpu_jtag_debug_module_translator" {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288999 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: nios_jtag_uart_avalon_jtag_slave_translator" {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403288999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403288999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_data_clk_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_data_clk_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_data_clk_s1_translator-rtl " "Found design unit 1: nios_data_clk_s1_translator-rtl" {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289008 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_data_clk_s1_translator " "Found entity 1: nios_data_clk_s1_translator" {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_data_ctr_s1_translator-rtl " "Found design unit 1: nios_data_ctr_s1_translator-rtl" {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289015 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_data_ctr_s1_translator " "Found entity 1: nios_data_ctr_s1_translator" {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_spi_spi_control_port_translator-rtl " "Found design unit 1: nios_spi_spi_control_port_translator-rtl" {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289023 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_spi_spi_control_port_translator " "Found entity 1: nios_spi_spi_control_port_translator" {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_uart_s1_translator-rtl " "Found design unit 1: nios_uart_s1_translator-rtl" {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289030 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_uart_s1_translator " "Found entity 1: nios_uart_s1_translator" {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sdram_controller_s1_translator-rtl " "Found design unit 1: nios_sdram_controller_s1_translator-rtl" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289038 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_s1_translator " "Found entity 1: nios_sdram_controller_s1_translator" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_rst_controller-rtl " "Found design unit 1: nios_rst_controller-rtl" {  } { { "nios/nios/synthesis/nios_rst_controller.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289046 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_rst_controller " "Found entity 1: nios_rst_controller" {  } { { "nios/nios/synthesis/nios_rst_controller.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/nios_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios/synthesis/nios_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_rst_controller_001-rtl " "Found design unit 1: nios_rst_controller_001-rtl" {  } { { "nios/nios/synthesis/nios_rst_controller_001.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289052 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_rst_controller_001 " "Found entity 1: nios_rst_controller_001" {  } { { "nios/nios/synthesis/nios_rst_controller_001.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios/nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289083 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux_001 " "Found entity 1: nios_rsp_xbar_mux_001" {  } { { "nios/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux " "Found entity 1: nios_rsp_xbar_mux" {  } { { "nios/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux_002 " "Found entity 1: nios_rsp_xbar_demux_002" {  } { { "nios/nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_mux " "Found entity 1: nios_cmd_xbar_mux" {  } { { "nios/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux_001 " "Found entity 1: nios_cmd_xbar_demux_001" {  } { { "nios/nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux " "Found entity 1: nios_cmd_xbar_demux" {  } { { "nios/nios/synthesis/submodules/nios_cmd_xbar_demux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289151 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289151 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289151 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289151 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289151 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289151 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_009.sv(48) " "Verilog HDL Declaration information at nios_id_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_id_router_009.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_009.sv(49) " "Verilog HDL Declaration information at nios_id_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_id_router_009.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios/synthesis/submodules/nios_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_009_default_decode " "Found entity 1: nios_id_router_009_default_decode" {  } { { "nios/nios/synthesis/submodules/nios_id_router_009.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289158 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_009 " "Found entity 2: nios_id_router_009" {  } { { "nios/nios/synthesis/submodules/nios_id_router_009.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios/synthesis/submodules/nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_002_default_decode " "Found entity 1: nios_id_router_002_default_decode" {  } { { "nios/nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289164 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_002 " "Found entity 2: nios_id_router_002" {  } { { "nios/nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router.sv(48) " "Verilog HDL Declaration information at nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router.sv(49) " "Verilog HDL Declaration information at nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios/synthesis/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_default_decode " "Found entity 1: nios_id_router_default_decode" {  } { { "nios/nios/synthesis/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289170 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router " "Found entity 2: nios_id_router" {  } { { "nios/nios/synthesis/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios/synthesis/submodules/nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_001_default_decode " "Found entity 1: nios_addr_router_001_default_decode" {  } { { "nios/nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289176 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router_001 " "Found entity 2: nios_addr_router_001" {  } { { "nios/nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router.sv(48) " "Verilog HDL Declaration information at nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router.sv(49) " "Verilog HDL Declaration information at nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios/synthesis/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465403289180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios/synthesis/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_default_decode " "Found entity 1: nios_addr_router_default_decode" {  } { { "nios/nios/synthesis/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289182 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router " "Found entity 2: nios_addr_router" {  } { { "nios/nios/synthesis/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_spi " "Found entity 1: nios_spi" {  } { { "nios/nios/synthesis/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios/synthesis/submodules/nios_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_input_efifo_module " "Found entity 1: nios_sdram_controller_input_efifo_module" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289235 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sdram_controller " "Found entity 2: nios_sdram_controller" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_sdram_controller_test_component.v(234) " "Verilog HDL warning at nios_sdram_controller_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1465403289242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_sdram_controller_test_component.v(235) " "Verilog HDL warning at nios_sdram_controller_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1465403289243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_test_component_ram_module " "Found entity 1: nios_sdram_controller_test_component_ram_module" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289244 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sdram_controller_test_component " "Found entity 2: nios_sdram_controller_test_component" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/nios/synthesis/submodules/nios_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_uart_tx " "Found entity 1: nios_uart_tx" {  } { { "nios/nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289255 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_uart_rx_stimulus_source " "Found entity 2: nios_uart_rx_stimulus_source" {  } { { "nios/nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289255 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_uart_rx " "Found entity 3: nios_uart_rx" {  } { { "nios/nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289255 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_uart_regs " "Found entity 4: nios_uart_regs" {  } { { "nios/nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289255 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_uart " "Found entity 5: nios_uart" {  } { { "nios/nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/nios/synthesis/submodules/nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_sim_scfifo_w " "Found entity 1: nios_jtag_uart_sim_scfifo_w" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289267 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_scfifo_w " "Found entity 2: nios_jtag_uart_scfifo_w" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289267 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_sim_scfifo_r " "Found entity 3: nios_jtag_uart_sim_scfifo_r" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289267 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_scfifo_r " "Found entity 4: nios_jtag_uart_scfifo_r" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289267 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart " "Found entity 5: nios_jtag_uart" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory " "Found entity 1: nios_onchip_memory" {  } { { "nios/nios/synthesis/submodules/nios_onchip_memory.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_data_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_data_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_data_clk " "Found entity 1: nios_data_clk" {  } { { "nios/nios/synthesis/submodules/nios_data_clk.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_data_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/nios/synthesis/submodules/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_register_bank_a_module " "Found entity 1: nios_CPU_register_bank_a_module" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_CPU_register_bank_b_module " "Found entity 2: nios_CPU_register_bank_b_module" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_CPU_nios2_oci_debug " "Found entity 3: nios_CPU_nios2_oci_debug" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_CPU_ociram_sp_ram_module " "Found entity 4: nios_CPU_ociram_sp_ram_module" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_CPU_nios2_ocimem " "Found entity 5: nios_CPU_nios2_ocimem" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_CPU_nios2_avalon_reg " "Found entity 6: nios_CPU_nios2_avalon_reg" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_CPU_nios2_oci_break " "Found entity 7: nios_CPU_nios2_oci_break" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_CPU_nios2_oci_xbrk " "Found entity 8: nios_CPU_nios2_oci_xbrk" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_CPU_nios2_oci_dbrk " "Found entity 9: nios_CPU_nios2_oci_dbrk" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_CPU_nios2_oci_itrace " "Found entity 10: nios_CPU_nios2_oci_itrace" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_CPU_nios2_oci_td_mode " "Found entity 11: nios_CPU_nios2_oci_td_mode" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_CPU_nios2_oci_dtrace " "Found entity 12: nios_CPU_nios2_oci_dtrace" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_CPU_nios2_oci_compute_tm_count " "Found entity 13: nios_CPU_nios2_oci_compute_tm_count" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_CPU_nios2_oci_fifowp_inc " "Found entity 14: nios_CPU_nios2_oci_fifowp_inc" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_CPU_nios2_oci_fifocount_inc " "Found entity 15: nios_CPU_nios2_oci_fifocount_inc" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_CPU_nios2_oci_fifo " "Found entity 16: nios_CPU_nios2_oci_fifo" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_CPU_nios2_oci_pib " "Found entity 17: nios_CPU_nios2_oci_pib" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_CPU_nios2_oci_im " "Found entity 18: nios_CPU_nios2_oci_im" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_CPU_nios2_performance_monitors " "Found entity 19: nios_CPU_nios2_performance_monitors" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_CPU_nios2_oci " "Found entity 20: nios_CPU_nios2_oci" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_CPU " "Found entity 21: nios_CPU" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_jtag_debug_module_sysclk " "Found entity 1: nios_CPU_jtag_debug_module_sysclk" {  } { { "nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_jtag_debug_module_tck " "Found entity 1: nios_CPU_jtag_debug_module_tck" {  } { { "nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_jtag_debug_module_wrapper " "Found entity 1: nios_CPU_jtag_debug_module_wrapper" {  } { { "nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_oci_test_bench " "Found entity 1: nios_CPU_oci_test_bench" {  } { { "nios/nios/synthesis/submodules/nios_CPU_oci_test_bench.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_test_bench " "Found entity 1: nios_CPU_test_bench" {  } { { "nios/nios/synthesis/submodules/nios_CPU_test_bench.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios/synthesis/submodules/nios_data_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios/synthesis/submodules/nios_data_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_data_ctr " "Found entity 1: nios_data_ctr" {  } { { "nios/nios/synthesis/submodules/nios_data_ctr.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_data_ctr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289359 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altlvds_rx0/altlvds_rx0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altlvds_rx0/altlvds_rx0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altlvds_rx0-SYN " "Found design unit 1: altlvds_rx0-SYN" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289367 ""} { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0 " "Found entity 1: altlvds_rx0" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403289367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403289367 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_spi.v(401) " "Verilog HDL or VHDL warning at nios_spi.v(401): conditional expression evaluates to a constant" {  } { { "nios/nios/synthesis/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_spi.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1465403289433 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sdram_controller.v(316) " "Verilog HDL or VHDL warning at nios_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1465403289434 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sdram_controller.v(326) " "Verilog HDL or VHDL warning at nios_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1465403289434 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sdram_controller.v(336) " "Verilog HDL or VHDL warning at nios_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1465403289434 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sdram_controller.v(680) " "Verilog HDL or VHDL warning at nios_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1465403289438 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_CPU.v(1567) " "Verilog HDL or VHDL warning at nios_CPU.v(1567): conditional expression evaluates to a constant" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1465403289453 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_CPU.v(1569) " "Verilog HDL or VHDL warning at nios_CPU.v(1569): conditional expression evaluates to a constant" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1465403289453 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_CPU.v(1725) " "Verilog HDL or VHDL warning at nios_CPU.v(1725): conditional expression evaluates to a constant" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1465403289454 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_CPU.v(2553) " "Verilog HDL or VHDL warning at nios_CPU.v(2553): conditional expression evaluates to a constant" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1465403289459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_cyclone3 " "Elaborating entity \"de0_cyclone3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465403289820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmv_controller cmv_controller:cmv_controller_inst " "Elaborating entity \"cmv_controller\" for hierarchy \"cmv_controller:cmv_controller_inst\"" {  } { { "de0_cyclone3.bdf" "cmv_controller_inst" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios cmv_controller:cmv_controller_inst\|nios:inst_nios " "Elaborating entity \"nios\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\"" {  } { { "cmv_controller.bdf" "inst_nios" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { -72 872 1224 544 "inst_nios" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_data_ctr cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_ctr:data_ctr " "Elaborating entity \"nios_data_ctr\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_ctr:data_ctr\"" {  } { { "nios/nios/synthesis/nios.vhd" "data_ctr" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu " "Elaborating entity \"nios_CPU\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\"" {  } { { "nios/nios/synthesis/nios.vhd" "cpu" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_test_bench cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_test_bench:the_nios_CPU_test_bench " "Elaborating entity \"nios_CPU_test_bench\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_test_bench:the_nios_CPU_test_bench\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_test_bench" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_register_bank_a_module cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a " "Elaborating entity \"nios_CPU_register_bank_a_module\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "nios_CPU_register_bank_a" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_altsyncram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403289998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403289999 ""}  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403289999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hqf1 " "Found entity 1: altsyncram_hqf1" {  } { { "db/altsyncram_hqf1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_hqf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403290122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403290122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hqf1 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hqf1:auto_generated " "Elaborating entity \"altsyncram_hqf1\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_register_bank_b_module cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b " "Elaborating entity \"nios_CPU_register_bank_b_module\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "nios_CPU_register_bank_b" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_altsyncram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290223 ""}  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403290223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqf1 " "Found entity 1: altsyncram_iqf1" {  } { { "db/altsyncram_iqf1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_iqf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403290343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403290343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqf1 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iqf1:auto_generated " "Elaborating entity \"altsyncram_iqf1\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci " "Elaborating entity \"nios_CPU_nios2_oci\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_debug cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug " "Elaborating entity \"nios_CPU_nios2_oci_debug\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_debug" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_altera_std_synchronizer" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403290462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290462 ""}  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403290462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_ocimem cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem " "Elaborating entity \"nios_CPU_nios2_ocimem\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_ocimem" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_ociram_sp_ram_module cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram " "Elaborating entity \"nios_CPU_ociram_sp_ram_module\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "nios_CPU_ociram_sp_ram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_altsyncram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290501 ""}  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403290501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l771 " "Found entity 1: altsyncram_l771" {  } { { "db/altsyncram_l771.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_l771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403290626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403290626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l771 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l771:auto_generated " "Elaborating entity \"altsyncram_l771\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l771:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_avalon_reg cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg " "Elaborating entity \"nios_CPU_nios2_avalon_reg\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_avalon_reg" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_break cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_break:the_nios_CPU_nios2_oci_break " "Elaborating entity \"nios_CPU_nios2_oci_break\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_break:the_nios_CPU_nios2_oci_break\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_break" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_xbrk cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_xbrk:the_nios_CPU_nios2_oci_xbrk " "Elaborating entity \"nios_CPU_nios2_oci_xbrk\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_xbrk:the_nios_CPU_nios2_oci_xbrk\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_xbrk" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_dbrk cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dbrk:the_nios_CPU_nios2_oci_dbrk " "Elaborating entity \"nios_CPU_nios2_oci_dbrk\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dbrk:the_nios_CPU_nios2_oci_dbrk\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_dbrk" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_itrace cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_itrace:the_nios_CPU_nios2_oci_itrace " "Elaborating entity \"nios_CPU_nios2_oci_itrace\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_itrace:the_nios_CPU_nios2_oci_itrace\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_itrace" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_dtrace cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dtrace:the_nios_CPU_nios2_oci_dtrace " "Elaborating entity \"nios_CPU_nios2_oci_dtrace\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dtrace:the_nios_CPU_nios2_oci_dtrace\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_dtrace" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_td_mode cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dtrace:the_nios_CPU_nios2_oci_dtrace\|nios_CPU_nios2_oci_td_mode:nios_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_CPU_nios2_oci_td_mode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dtrace:the_nios_CPU_nios2_oci_dtrace\|nios_CPU_nios2_oci_td_mode:nios_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "nios_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_fifo cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo " "Elaborating entity \"nios_CPU_nios2_oci_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_compute_tm_count cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_compute_tm_count:nios_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_CPU_nios2_oci_compute_tm_count\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_compute_tm_count:nios_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "nios_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_fifowp_inc cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_fifowp_inc:nios_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_CPU_nios2_oci_fifowp_inc\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_fifowp_inc:nios_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "nios_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_fifocount_inc cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_fifocount_inc:nios_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_CPU_nios2_oci_fifocount_inc\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_fifocount_inc:nios_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "nios_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_oci_test_bench cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_oci_test_bench:the_nios_CPU_oci_test_bench " "Elaborating entity \"nios_CPU_oci_test_bench\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_oci_test_bench:the_nios_CPU_oci_test_bench\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_oci_test_bench" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_pib cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_pib:the_nios_CPU_nios2_oci_pib " "Elaborating entity \"nios_CPU_nios2_oci_pib\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_pib:the_nios_CPU_nios2_oci_pib\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_pib" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_im cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_im:the_nios_CPU_nios2_oci_im " "Elaborating entity \"nios_CPU_nios2_oci_im\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_im:the_nios_CPU_nios2_oci_im\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_im" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_jtag_debug_module_wrapper cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper " "Elaborating entity \"nios_CPU_jtag_debug_module_wrapper\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "the_nios_CPU_jtag_debug_module_wrapper" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_jtag_debug_module_tck cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck " "Elaborating entity \"nios_CPU_jtag_debug_module_tck\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" "the_nios_CPU_jtag_debug_module_tck" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_jtag_debug_module_sysclk cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk " "Elaborating entity \"nios_CPU_jtag_debug_module_sysclk\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" "the_nios_CPU_jtag_debug_module_sysclk" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" "nios_CPU_jtag_debug_module_phy" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\"" {  } { { "nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290916 ""}  } { { "nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403290916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_data_clk cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_clk:data_clk " "Elaborating entity \"nios_data_clk\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_clk:data_clk\"" {  } { { "nios/nios/synthesis/nios.vhd" "data_clk" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory " "Elaborating entity \"nios_onchip_memory\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory\"" {  } { { "nios/nios/synthesis/nios.vhd" "onchip_memory" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios/nios/synthesis/submodules/nios_onchip_memory.v" "the_altsyncram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios/nios/synthesis/submodules/nios_onchip_memory.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403290950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory.hex " "Parameter \"init_file\" = \"nios_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403290951 ""}  } { { "nios/nios/synthesis/submodules/nios_onchip_memory.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403290951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhc1 " "Found entity 1: altsyncram_fhc1" {  } { { "db/altsyncram_fhc1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_fhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403291068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403291068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhc1 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_fhc1:auto_generated " "Elaborating entity \"altsyncram_fhc1\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_fhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart " "Elaborating entity \"nios_jtag_uart\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\"" {  } { { "nios/nios/synthesis/nios.vhd" "jtag_uart" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_scfifo_w cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w " "Elaborating entity \"nios_jtag_uart_scfifo_w\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\"" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "the_nios_jtag_uart_scfifo_w" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "wfifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291231 ""}  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403291231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403291339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403291339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403291365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403291365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403291388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403291388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403291498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403291498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403291622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403291622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403291738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403291738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403291853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403291853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_scfifo_r cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r " "Elaborating entity \"nios_jtag_uart_scfifo_r\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r\"" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "the_nios_jtag_uart_scfifo_r" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403291874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "nios_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403292107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292108 ""}  } { { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403292108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart " "Elaborating entity \"nios_uart\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart\"" {  } { { "nios/nios/synthesis/nios.vhd" "uart" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_tx cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart\|nios_uart_tx:the_nios_uart_tx " "Elaborating entity \"nios_uart_tx\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart\|nios_uart_tx:the_nios_uart_tx\"" {  } { { "nios/nios/synthesis/submodules/nios_uart.v" "the_nios_uart_tx" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_rx cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx " "Elaborating entity \"nios_uart_rx\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\"" {  } { { "nios/nios/synthesis/submodules/nios_uart.v" "the_nios_uart_rx" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_rx_stimulus_source cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|nios_uart_rx_stimulus_source:the_nios_uart_rx_stimulus_source " "Elaborating entity \"nios_uart_rx_stimulus_source\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|nios_uart_rx_stimulus_source:the_nios_uart_rx_stimulus_source\"" {  } { { "nios/nios/synthesis/submodules/nios_uart.v" "the_nios_uart_rx_stimulus_source" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_regs cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart\|nios_uart_regs:the_nios_uart_regs " "Elaborating entity \"nios_uart_regs\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart:uart\|nios_uart_regs:the_nios_uart_regs\"" {  } { { "nios/nios/synthesis/submodules/nios_uart.v" "the_nios_uart_regs" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sdram_controller cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller:sdram_controller " "Elaborating entity \"nios_sdram_controller\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller:sdram_controller\"" {  } { { "nios/nios/synthesis/nios.vhd" "sdram_controller" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sdram_controller_input_efifo_module cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller:sdram_controller\|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module " "Elaborating entity \"nios_sdram_controller_input_efifo_module\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller:sdram_controller\|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module\"" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "the_nios_sdram_controller_input_efifo_module" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_spi cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_spi:spi " "Elaborating entity \"nios_spi\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_spi:spi\"" {  } { { "nios/nios/synthesis/nios.vhd" "spi" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_instruction_master_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"nios_cpu_instruction_master_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "cpu_instruction_master_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292186 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292189 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292189 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292190 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292190 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292190 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_data_master_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"nios_cpu_data_master_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "cpu_data_master_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292206 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_data_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292209 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_data_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292210 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_data_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292210 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_data_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292210 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_data_master_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292210 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios/nios/synthesis/nios_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory_s1_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"nios_onchip_memory_s1_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "onchip_memory_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292229 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292231 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292231 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292232 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292232 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292232 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292232 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292232 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292232 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292232 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292233 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292233 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_debug_module_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"nios_cpu_jtag_debug_module_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292247 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292250 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292250 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292250 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292250 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292250 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292250 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292251 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292251 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292251 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292251 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292251 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_avalon_jtag_slave_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"nios_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292265 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292268 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292269 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292269 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292269 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292269 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292269 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292269 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292270 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292270 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292270 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292270 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292270 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_data_clk_s1_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_clk_s1_translator:data_clk_s1_translator " "Elaborating entity \"nios_data_clk_s1_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_clk_s1_translator:data_clk_s1_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "data_clk_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292287 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_data_clk_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292290 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_data_clk_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292290 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_data_clk_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292290 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_data_clk_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292290 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_data_clk_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292291 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_data_clk_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292291 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_data_clk_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292291 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_data_clk_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292291 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_data_clk_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292291 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_data_clk_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292291 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_data_clk_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292291 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_data_clk_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292292 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_data_clk_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_data_clk_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292292 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_clk_s1_translator:data_clk_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_clk_s1_translator:data_clk_s1_translator\|altera_merlin_slave_translator:data_clk_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_clk_s1_translator:data_clk_s1_translator\|altera_merlin_slave_translator:data_clk_s1_translator\"" {  } { { "nios/nios/synthesis/nios_data_clk_s1_translator.vhd" "data_clk_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_clk_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_data_ctr_s1_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_ctr_s1_translator:data_ctr_s1_translator " "Elaborating entity \"nios_data_ctr_s1_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_data_ctr_s1_translator:data_ctr_s1_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "data_ctr_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292309 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_data_ctr_s1_translator.vhd(53) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292312 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_data_ctr_s1_translator.vhd(54) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292313 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_data_ctr_s1_translator.vhd(55) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292313 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_data_ctr_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292313 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_data_ctr_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292313 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_data_ctr_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292313 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_data_ctr_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292313 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_data_ctr_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292313 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_data_ctr_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292314 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_data_ctr_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292314 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_data_ctr_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292314 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_data_ctr_s1_translator.vhd(67) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292314 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_data_ctr_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292314 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_data_ctr_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292314 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_data_ctr_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292315 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_data_ctr_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_data_ctr_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_data_ctr_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292315 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_data_ctr_s1_translator:data_ctr_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_spi_spi_control_port_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_spi_spi_control_port_translator:spi_spi_control_port_translator " "Elaborating entity \"nios_spi_spi_control_port_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_spi_spi_control_port_translator:spi_spi_control_port_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "spi_spi_control_port_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292353 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_spi_spi_control_port_translator.vhd(57) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292358 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_spi_spi_control_port_translator.vhd(58) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292358 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_spi_spi_control_port_translator.vhd(59) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292358 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_spi_spi_control_port_translator.vhd(60) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292358 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_spi_spi_control_port_translator.vhd(61) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292358 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_spi_spi_control_port_translator.vhd(62) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292358 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_spi_spi_control_port_translator.vhd(63) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292359 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_spi_spi_control_port_translator.vhd(64) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292359 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_spi_spi_control_port_translator.vhd(68) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292359 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_spi_spi_control_port_translator.vhd(69) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292359 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_spi_spi_control_port_translator.vhd(72) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292359 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_spi_spi_control_port_translator.vhd(74) " "VHDL Signal Declaration warning at nios_spi_spi_control_port_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292359 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_spi_spi_control_port_translator:spi_spi_control_port_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_spi_spi_control_port_translator:spi_spi_control_port_translator\|altera_merlin_slave_translator:spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_spi_spi_control_port_translator:spi_spi_control_port_translator\|altera_merlin_slave_translator:spi_spi_control_port_translator\"" {  } { { "nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" "spi_spi_control_port_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_spi_spi_control_port_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_s1_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart_s1_translator:uart_s1_translator " "Elaborating entity \"nios_uart_s1_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_uart_s1_translator:uart_s1_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "uart_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292379 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292382 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292382 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292383 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292383 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292383 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292383 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292383 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292383 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292383 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292383 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292384 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sdram_controller_s1_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator:sdram_controller_s1_translator " "Elaborating entity \"nios_sdram_controller_s1_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator:sdram_controller_s1_translator\"" {  } { { "nios/nios/synthesis/nios.vhd" "sdram_controller_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292398 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_sdram_controller_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292401 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_sdram_controller_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292401 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_sdram_controller_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292402 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_sdram_controller_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292402 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_sdram_controller_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292402 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_sdram_controller_s1_translator.vhd(65) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292402 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_sdram_controller_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292402 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_sdram_controller_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292402 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_sdram_controller_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292402 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_sdram_controller_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292403 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_sdram_controller_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292403 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator:sdram_controller_s1_translator\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator:sdram_controller_s1_translator\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" "sdram_controller_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cmv_controller:cmv_controller_inst\|nios:inst_nios\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/nios/synthesis/nios.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 3461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cmv_controller:cmv_controller_inst\|nios:inst_nios\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/nios/synthesis/nios.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/nios/synthesis/nios.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 3625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292438 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292445 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/nios/synthesis/nios.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292471 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292474 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292474 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292475 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292475 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292475 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292475 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/nios/synthesis/nios.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 4759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292751 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292755 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/nios/synthesis/nios.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292778 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292781 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292781 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292781 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292781 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292781 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292781 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios/nios/synthesis/nios.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 4885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292801 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292803 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292803 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292803 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292803 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292803 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292803 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292804 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292804 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_addr_router:addr_router " "Elaborating entity \"nios_addr_router\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_addr_router:addr_router\"" {  } { { "nios/nios/synthesis/nios.vhd" "addr_router" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 4928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_default_decode cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode\"" {  } { { "nios/nios/synthesis/submodules/nios_addr_router.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_addr_router_001:addr_router_001 " "Elaborating entity \"nios_addr_router_001\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_addr_router_001:addr_router_001\"" {  } { { "nios/nios/synthesis/nios.vhd" "addr_router_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 4945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001_default_decode cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_001_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios/nios/synthesis/submodules/nios_addr_router_001.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router:id_router " "Elaborating entity \"nios_id_router\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router:id_router\"" {  } { { "nios/nios/synthesis/nios.vhd" "id_router" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_default_decode cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode\"" {  } { { "nios/nios/synthesis/submodules/nios_id_router.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router_002:id_router_002 " "Elaborating entity \"nios_id_router_002\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router_002:id_router_002\"" {  } { { "nios/nios/synthesis/nios.vhd" "id_router_002" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 4996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002_default_decode cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_002_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode\"" {  } { { "nios/nios/synthesis/submodules/nios_id_router_002.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_009 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router_009:id_router_009 " "Elaborating entity \"nios_id_router_009\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router_009:id_router_009\"" {  } { { "nios/nios/synthesis/nios.vhd" "id_router_009" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_009_default_decode cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router_009:id_router_009\|nios_id_router_009_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_009_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_id_router_009:id_router_009\|nios_id_router_009_default_decode:the_default_decode\"" {  } { { "nios/nios/synthesis/submodules/nios_id_router_009.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_id_router_009.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cmv_controller:cmv_controller_inst\|nios:inst_nios\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios/nios/synthesis/nios.vhd" "burst_adapter" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only cmv_controller:cmv_controller_inst\|nios:inst_nios\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rst_controller cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller:rst_controller " "Elaborating entity \"nios_rst_controller\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller:rst_controller\"" {  } { { "nios/nios/synthesis/nios.vhd" "rst_controller" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios/nios/synthesis/nios_rst_controller.vhd" "rst_controller" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rst_controller_001 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_rst_controller_001\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller_001:rst_controller_001\"" {  } { { "nios/nios/synthesis/nios.vhd" "rst_controller_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292983 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at nios_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/nios/synthesis/nios_rst_controller_001.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465403292985 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios/nios/synthesis/nios_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403292990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_cmd_xbar_demux\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios/nios/synthesis/nios.vhd" "cmd_xbar_demux" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux_001 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_cmd_xbar_demux_001\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios/nios/synthesis/nios.vhd" "cmd_xbar_demux_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_mux cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_cmd_xbar_mux\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios/nios/synthesis/nios.vhd" "cmd_xbar_mux" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" "arb" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_demux_002 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_rsp_xbar_demux_002\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios/nios/synthesis/nios.vhd" "rsp_xbar_demux_002" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_rsp_xbar_mux\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios/nios/synthesis/nios.vhd" "rsp_xbar_mux" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" "arb" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux_001 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_rsp_xbar_mux_001\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios/nios/synthesis/nios.vhd" "rsp_xbar_mux_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_width_adapter cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_width_adapter:width_adapter " "Elaborating entity \"nios_width_adapter\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_width_adapter:width_adapter\"" {  } { { "nios/nios/synthesis/nios.vhd" "width_adapter" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios/nios/synthesis/nios_width_adapter.vhd" "width_adapter" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_width_adapter_001 cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_width_adapter_001:width_adapter_001 " "Elaborating entity \"nios_width_adapter_001\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_width_adapter_001:width_adapter_001\"" {  } { { "nios/nios/synthesis/nios.vhd" "width_adapter_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios/nios/synthesis/nios_width_adapter_001.vhd" "width_adapter_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293190 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1465403293195 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465403293195 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465403293195 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1465403293195 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst7|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/nios/synthesis/nios.vhd" "irq_mapper" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.vhd" 5792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 cmv_controller:cmv_controller_inst\|altpll0:inst_altpll " "Elaborating entity \"altpll0\" for hierarchy \"cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\"" {  } { { "cmv_controller.bdf" "inst_altpll" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { -168 296 544 16 "inst_altpll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\"" {  } { { "altpll0/altpll0.vhd" "altpll_component" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\"" {  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -139 " "Parameter \"clk1_phase_shift\" = \"-139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293292 ""}  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403293292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403293414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403293414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_decoder cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder " "Elaborating entity \"lvds_decoder\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\"" {  } { { "cmv_controller.bdf" "inst_lvds_decoder" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0 cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0 " "Elaborating entity \"altlvds_rx0\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\"" {  } { { "lvds_decoder.bdf" "inst_altlvds_rx0" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "ALTLVDS_RX_component" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403293579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 10000 " "Parameter \"inclock_period\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 200 " "Parameter \"input_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altlvds_rx0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altlvds_rx0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 17 " "Parameter \"number_of_channels\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode SOURCE_SYNCHRONOUS " "Parameter \"pll_operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift OFF " "Parameter \"use_no_phase_shift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293580 ""}  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465403293579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altlvds_rx0_lvds_rx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/altlvds_rx0_lvds_rx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in " "Found entity 1: altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403293702 ""} { "Info" "ISGN_ENTITY_NAME" "2 altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe " "Found entity 2: altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403293702 ""} { "Info" "ISGN_ENTITY_NAME" "3 altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr " "Found entity 3: altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403293702 ""} { "Info" "ISGN_ENTITY_NAME" "4 altlvds_rx0_lvds_rx1_altlvds_rx0_cntr " "Found entity 4: altlvds_rx0_lvds_rx1_altlvds_rx0_cntr" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403293702 ""} { "Info" "ISGN_ENTITY_NAME" "5 altlvds_rx0_lvds_rx1_altlvds_rx0_mux " "Found entity 5: altlvds_rx0_lvds_rx1_altlvds_rx0_mux" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403293702 ""} { "Info" "ISGN_ENTITY_NAME" "6 altlvds_rx0_lvds_rx1 " "Found entity 6: altlvds_rx0_lvds_rx1" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465403293702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465403293702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1 cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated " "Elaborating entity \"altlvds_rx0_lvds_rx1\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "ddio_in" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe:h_dffpipe " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe:h_dffpipe\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "h_dffpipe" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_cntr cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_cntr:bitslip_cntr " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_cntr\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_cntr:bitslip_cntr\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "bitslip_cntr" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_cntr:bitslip_cntr\|altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr:cmpr105 " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_cntr:bitslip_cntr\|altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr:cmpr105\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "cmpr105" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_mux cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_mux:h_mux101a " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_mux\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_mux:h_mux101a\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "h_mux101a" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403293982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_out_map cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|lvds_out_map:inst_out_map " "Elaborating entity \"lvds_out_map\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|lvds_out_map:inst_out_map\"" {  } { { "lvds_decoder.bdf" "inst_out_map" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { 0 976 1232 336 "inst_out_map" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403294180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_in_map cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|lvds_in_map:inst_lvds_in_map " "Elaborating entity \"lvds_in_map\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|lvds_in_map:inst_lvds_in_map\"" {  } { { "lvds_decoder.bdf" "inst_lvds_in_map" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { 64 280 536 144 "inst_lvds_in_map" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403294186 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296008 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296009 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296009 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296009 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296009 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296010 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296032 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296032 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296032 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296032 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296032 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296033 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296054 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296054 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296054 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296054 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296055 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296055 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296076 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296076 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296076 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296076 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296077 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296077 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296098 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296098 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296098 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296099 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296099 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296099 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296124 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296124 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296124 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296125 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296125 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296125 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296147 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296147 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296148 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296148 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296148 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296148 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296170 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296170 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296170 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296170 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296171 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1465403296171 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"cmv_controller:cmv_controller_inst\|nios:inst_nios\|nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios/nios/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465403301337 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1465403301337 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1465403308053 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 440 -1 0 } } { "nios/nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 44 -1 0 } } { "nios/nios/synthesis/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_spi.v" 242 -1 0 } } { "nios/nios/synthesis/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_spi.v" 131 -1 0 } } { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 354 -1 0 } } { "nios/nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios/nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 60 -1 0 } } { "nios/nios/synthesis/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_spi.v" 252 -1 0 } } { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios/nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 348 -1 0 } } { "nios/nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 3740 -1 0 } } { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 3167 -1 0 } } { "nios/nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_jtag_uart.v" 393 -1 0 } } { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 4133 -1 0 } } { "nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 42 -1 0 } } { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios/nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "nios/nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_uart.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1465403308595 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1465403308596 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 744 192 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465403314979 "|de0_cyclone3|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CMV_SYS_RES_N VCC " "Pin \"CMV_SYS_RES_N\" is stuck at VCC" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 568 758 96 "CMV_SYS_RES_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465403314979 "|de0_cyclone3|CMV_SYS_RES_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465403314979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403315728 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "305 " "305 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465403319039 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1465403319263 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1465403319263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465403319401 "|de0_cyclone3|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465403319401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403319666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.map.smsg " "Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465403320961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465403322509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465403322509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3544 " "Implemented 3544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465403323393 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465403323393 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1465403323393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3339 " "Implemented 3339 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465403323393 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1465403323393 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1465403323393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465403323393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465403323627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 18:28:43 2016 " "Processing ended: Wed Jun 08 18:28:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465403323627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465403323627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465403323627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465403323627 ""}
