

================================================================
== Vitis HLS Report for 'Context_layer_Pipeline_l_k2'
================================================================
* Date:           Tue Sep  5 09:21:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_k2    |       15|       15|         5|          1|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k2 = alloca i32 1"   --->   Operation 8 'alloca' 'k2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%v84_V = alloca i32 1"   --->   Operation 9 'alloca' 'v84_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v84_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'v84_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v84_V_2 = alloca i32 1"   --->   Operation 11 'alloca' 'v84_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v84_V_3 = alloca i32 1"   --->   Operation 12 'alloca' 'v84_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v84_V_4 = alloca i32 1"   --->   Operation 13 'alloca' 'v84_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v84_V_5 = alloca i32 1"   --->   Operation 14 'alloca' 'v84_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v84_V_6 = alloca i32 1"   --->   Operation 15 'alloca' 'v84_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v84_V_7 = alloca i32 1"   --->   Operation 16 'alloca' 'v84_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v84_V_8 = alloca i32 1"   --->   Operation 17 'alloca' 'v84_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v84_V_9 = alloca i32 1"   --->   Operation 18 'alloca' 'v84_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v84_V_10 = alloca i32 1"   --->   Operation 19 'alloca' 'v84_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v84_V_11 = alloca i32 1"   --->   Operation 20 'alloca' 'v84_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v84_V_12 = alloca i32 1"   --->   Operation 21 'alloca' 'v84_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v84_V_13 = alloca i32 1"   --->   Operation 22 'alloca' 'v84_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v84_V_14 = alloca i32 1"   --->   Operation 23 'alloca' 'v84_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v84_V_15 = alloca i32 1"   --->   Operation 24 'alloca' 'v84_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln170_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln170"   --->   Operation 25 'read' 'zext_ln170_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty"   --->   Operation 26 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_41 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty_109"   --->   Operation 27 'read' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v68_0_0_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_0_0_load"   --->   Operation 28 'read' 'v68_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%v68_0_1_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_0_1_load"   --->   Operation 29 'read' 'v68_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v68_0_2_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_0_2_load"   --->   Operation 30 'read' 'v68_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v68_0_3_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_0_3_load"   --->   Operation 31 'read' 'v68_0_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v68_1_0_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_1_0_load"   --->   Operation 32 'read' 'v68_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v68_1_1_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_1_1_load"   --->   Operation 33 'read' 'v68_1_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v68_1_2_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_1_2_load"   --->   Operation 34 'read' 'v68_1_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v68_1_3_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_1_3_load"   --->   Operation 35 'read' 'v68_1_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v68_2_0_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_2_0_load"   --->   Operation 36 'read' 'v68_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v68_2_1_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_2_1_load"   --->   Operation 37 'read' 'v68_2_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v68_2_2_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_2_2_load"   --->   Operation 38 'read' 'v68_2_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v68_2_3_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_2_3_load"   --->   Operation 39 'read' 'v68_2_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v68_3_0_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_3_0_load"   --->   Operation 40 'read' 'v68_3_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v68_3_1_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_3_1_load"   --->   Operation 41 'read' 'v68_3_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v68_3_2_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_3_2_load"   --->   Operation 42 'read' 'v68_3_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v68_3_3_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v68_3_3_load"   --->   Operation 43 'read' 'v68_3_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %tmp_41"   --->   Operation 44 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln170_cast = zext i5 %zext_ln170_read"   --->   Operation 45 'zext' 'zext_ln170_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_3_3_load_read, i24 %v84_V_15"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_3_2_load_read, i24 %v84_V_14"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_3_1_load_read, i24 %v84_V_13"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_3_0_load_read, i24 %v84_V_12"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_2_3_load_read, i24 %v84_V_11"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_2_2_load_read, i24 %v84_V_10"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_2_1_load_read, i24 %v84_V_9"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_2_0_load_read, i24 %v84_V_8"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_1_3_load_read, i24 %v84_V_7"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_1_2_load_read, i24 %v84_V_6"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_1_1_load_read, i24 %v84_V_5"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_1_0_load_read, i24 %v84_V_4"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_0_3_load_read, i24 %v84_V_3"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_0_2_load_read, i24 %v84_V_2"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_0_1_load_read, i24 %v84_V_1"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v68_0_0_load_read, i24 %v84_V"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k2"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body29"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%k2_1 = load i4 %k2" [kernel.cpp:171]   --->   Operation 64 'load' 'k2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln171 = icmp_eq  i4 %k2_1, i4 12" [kernel.cpp:171]   --->   Operation 65 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.73ns)   --->   "%add_ln171 = add i4 %k2_1, i4 1" [kernel.cpp:171]   --->   Operation 66 'add' 'add_ln171' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.body29.split, void %for.inc58.exitStub" [kernel.cpp:171]   --->   Operation 67 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%k2_cast = zext i4 %k2_1" [kernel.cpp:171]   --->   Operation 68 'zext' 'k2_cast' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.82ns)   --->   "%empty_415 = add i6 %tmp, i6 %k2_cast" [kernel.cpp:171]   --->   Operation 69 'add' 'empty_415' <Predicate = (!icmp_ln171)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast1 = zext i6 %empty_415" [kernel.cpp:171]   --->   Operation 70 'zext' 'p_cast1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%v66_0_addr = getelementptr i24 %v66_0, i64 0, i64 %p_cast1" [kernel.cpp:171]   --->   Operation 71 'getelementptr' 'v66_0_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%v66_1_addr = getelementptr i24 %v66_1, i64 0, i64 %p_cast1" [kernel.cpp:171]   --->   Operation 72 'getelementptr' 'v66_1_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%v66_2_addr = getelementptr i24 %v66_2, i64 0, i64 %p_cast1" [kernel.cpp:171]   --->   Operation 73 'getelementptr' 'v66_2_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%v66_3_addr = getelementptr i24 %v66_3, i64 0, i64 %p_cast1" [kernel.cpp:171]   --->   Operation 74 'getelementptr' 'v66_3_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %k2_1, i4 0" [kernel.cpp:178]   --->   Operation 75 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.91ns)   --->   "%add_ln178 = add i8 %tmp_s, i8 %zext_ln170_cast" [kernel.cpp:178]   --->   Operation 76 'add' 'add_ln178' <Predicate = (!icmp_ln171)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i8 %add_ln178" [kernel.cpp:178]   --->   Operation 77 'zext' 'zext_ln178' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%v67_0_addr = getelementptr i24 %v67_0, i64 0, i64 %zext_ln178" [kernel.cpp:178]   --->   Operation 78 'getelementptr' 'v67_0_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%v67_1_addr = getelementptr i24 %v67_1, i64 0, i64 %zext_ln178" [kernel.cpp:178]   --->   Operation 79 'getelementptr' 'v67_1_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%v67_2_addr = getelementptr i24 %v67_2, i64 0, i64 %zext_ln178" [kernel.cpp:178]   --->   Operation 80 'getelementptr' 'v67_2_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%v67_3_addr = getelementptr i24 %v67_3, i64 0, i64 %zext_ln178" [kernel.cpp:178]   --->   Operation 81 'getelementptr' 'v67_3_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (2.32ns)   --->   "%v79_V = load i6 %v66_0_addr" [kernel.cpp:177]   --->   Operation 82 'load' 'v79_V' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%v80_V = load i8 %v67_0_addr" [kernel.cpp:178]   --->   Operation 83 'load' 'v80_V' <Predicate = (!icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_1 : Operation 84 [2/2] (3.25ns)   --->   "%v80_V_1 = load i8 %v67_1_addr" [kernel.cpp:178]   --->   Operation 84 'load' 'v80_V_1' <Predicate = (!icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%v80_V_2 = load i8 %v67_2_addr" [kernel.cpp:178]   --->   Operation 85 'load' 'v80_V_2' <Predicate = (!icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_1 : Operation 86 [2/2] (3.25ns)   --->   "%v80_V_3 = load i8 %v67_3_addr" [kernel.cpp:178]   --->   Operation 86 'load' 'v80_V_3' <Predicate = (!icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_1 : Operation 87 [2/2] (2.32ns)   --->   "%v79_V_1 = load i6 %v66_1_addr" [kernel.cpp:177]   --->   Operation 87 'load' 'v79_V_1' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_1 : Operation 88 [2/2] (2.32ns)   --->   "%v79_V_2 = load i6 %v66_2_addr" [kernel.cpp:177]   --->   Operation 88 'load' 'v79_V_2' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_1 : Operation 89 [2/2] (2.32ns)   --->   "%v79_V_3 = load i6 %v66_3_addr" [kernel.cpp:177]   --->   Operation 89 'load' 'v79_V_3' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_1 : Operation 90 [1/1] (1.30ns)   --->   "%icmp_ln171_1 = icmp_eq  i4 %add_ln171, i4 12" [kernel.cpp:171]   --->   Operation 90 'icmp' 'icmp_ln171_1' <Predicate = (!icmp_ln171)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171_1, void %ifFalse, void %ifTrue" [kernel.cpp:171]   --->   Operation 91 'br' 'br_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln171 = store i4 %add_ln171, i4 %k2" [kernel.cpp:171]   --->   Operation 92 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 93 [1/2] (2.32ns)   --->   "%v79_V = load i6 %v66_0_addr" [kernel.cpp:177]   --->   Operation 93 'load' 'v79_V' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%v80_V = load i8 %v67_0_addr" [kernel.cpp:178]   --->   Operation 94 'load' 'v80_V' <Predicate = (!icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%v80_V_1 = load i8 %v67_1_addr" [kernel.cpp:178]   --->   Operation 95 'load' 'v80_V_1' <Predicate = (!icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%v80_V_2 = load i8 %v67_2_addr" [kernel.cpp:178]   --->   Operation 96 'load' 'v80_V_2' <Predicate = (!icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%v80_V_3 = load i8 %v67_3_addr" [kernel.cpp:178]   --->   Operation 97 'load' 'v80_V_3' <Predicate = (!icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 98 [1/2] (2.32ns)   --->   "%v79_V_1 = load i6 %v66_1_addr" [kernel.cpp:177]   --->   Operation 98 'load' 'v79_V_1' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 99 [1/2] (2.32ns)   --->   "%v79_V_2 = load i6 %v66_2_addr" [kernel.cpp:177]   --->   Operation 99 'load' 'v79_V_2' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%v79_V_3 = load i6 %v66_3_addr" [kernel.cpp:177]   --->   Operation 100 'load' 'v79_V_3' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%v81_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v79_V, i16 0"   --->   Operation 101 'bitconcatenate' 'v81_7' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%v82_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v80_V, i16 0"   --->   Operation 102 'bitconcatenate' 'v82_1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i40 %v81_7"   --->   Operation 103 'sext' 'sext_ln1316' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i40 %v82_1"   --->   Operation 104 'sext' 'sext_ln1319' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (6.91ns)   --->   "%r_V_810 = mul i72 %sext_ln1319, i72 %sext_ln1316"   --->   Operation 105 'mul' 'r_V_810' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%v82_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v80_V_1, i16 0"   --->   Operation 106 'bitconcatenate' 'v82_3' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1319_45 = sext i40 %v82_3"   --->   Operation 107 'sext' 'sext_ln1319_45' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (6.91ns)   --->   "%r_V_811 = mul i72 %sext_ln1319_45, i72 %sext_ln1316"   --->   Operation 108 'mul' 'r_V_811' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%v82_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v80_V_2, i16 0"   --->   Operation 109 'bitconcatenate' 'v82_5' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1319_46 = sext i40 %v82_5"   --->   Operation 110 'sext' 'sext_ln1319_46' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (6.91ns)   --->   "%r_V_812 = mul i72 %sext_ln1319_46, i72 %sext_ln1316"   --->   Operation 111 'mul' 'r_V_812' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%v82_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v80_V_3, i16 0"   --->   Operation 112 'bitconcatenate' 'v82_7' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1319_47 = sext i40 %v82_7"   --->   Operation 113 'sext' 'sext_ln1319_47' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (6.91ns)   --->   "%r_V_813 = mul i72 %sext_ln1319_47, i72 %sext_ln1316"   --->   Operation 114 'mul' 'r_V_813' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%v81_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v79_V_1, i16 0"   --->   Operation 115 'bitconcatenate' 'v81_8' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1316_45 = sext i40 %v81_8"   --->   Operation 116 'sext' 'sext_ln1316_45' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (6.91ns)   --->   "%r_V_815 = mul i72 %sext_ln1316_45, i72 %sext_ln1319"   --->   Operation 117 'mul' 'r_V_815' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [2/2] (6.91ns)   --->   "%r_V_816 = mul i72 %sext_ln1316_45, i72 %sext_ln1319_45"   --->   Operation 118 'mul' 'r_V_816' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [2/2] (6.91ns)   --->   "%r_V_817 = mul i72 %sext_ln1316_45, i72 %sext_ln1319_46"   --->   Operation 119 'mul' 'r_V_817' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [2/2] (6.91ns)   --->   "%r_V_818 = mul i72 %sext_ln1316_45, i72 %sext_ln1319_47"   --->   Operation 120 'mul' 'r_V_818' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%v81 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v79_V_2, i16 0"   --->   Operation 121 'bitconcatenate' 'v81' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1316_46 = sext i40 %v81"   --->   Operation 122 'sext' 'sext_ln1316_46' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (6.91ns)   --->   "%r_V_820 = mul i72 %sext_ln1316_46, i72 %sext_ln1319"   --->   Operation 123 'mul' 'r_V_820' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [2/2] (6.91ns)   --->   "%r_V_821 = mul i72 %sext_ln1316_46, i72 %sext_ln1319_45"   --->   Operation 124 'mul' 'r_V_821' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [2/2] (6.91ns)   --->   "%r_V_822 = mul i72 %sext_ln1316_46, i72 %sext_ln1319_46"   --->   Operation 125 'mul' 'r_V_822' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [2/2] (6.91ns)   --->   "%r_V_823 = mul i72 %sext_ln1316_46, i72 %sext_ln1319_47"   --->   Operation 126 'mul' 'r_V_823' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%v81_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v79_V_3, i16 0"   --->   Operation 127 'bitconcatenate' 'v81_9' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1316_47 = sext i40 %v81_9"   --->   Operation 128 'sext' 'sext_ln1316_47' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (6.91ns)   --->   "%r_V_825 = mul i72 %sext_ln1316_47, i72 %sext_ln1319"   --->   Operation 129 'mul' 'r_V_825' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [2/2] (6.91ns)   --->   "%r_V_826 = mul i72 %sext_ln1316_47, i72 %sext_ln1319_45"   --->   Operation 130 'mul' 'r_V_826' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [2/2] (6.91ns)   --->   "%r_V_827 = mul i72 %sext_ln1316_47, i72 %sext_ln1319_46"   --->   Operation 131 'mul' 'r_V_827' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [2/2] (6.91ns)   --->   "%r_V_828 = mul i72 %sext_ln1316_47, i72 %sext_ln1319_47"   --->   Operation 132 'mul' 'r_V_828' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%v68_3_3_addr = getelementptr i24 %v68_3_3, i64 0, i64 %p_cast"   --->   Operation 133 'getelementptr' 'v68_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%v68_3_2_addr = getelementptr i24 %v68_3_2, i64 0, i64 %p_cast"   --->   Operation 134 'getelementptr' 'v68_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%v68_3_1_addr = getelementptr i24 %v68_3_1, i64 0, i64 %p_cast"   --->   Operation 135 'getelementptr' 'v68_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%v68_3_0_addr = getelementptr i24 %v68_3_0, i64 0, i64 %p_cast"   --->   Operation 136 'getelementptr' 'v68_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%v68_2_3_addr = getelementptr i24 %v68_2_3, i64 0, i64 %p_cast"   --->   Operation 137 'getelementptr' 'v68_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%v68_2_2_addr = getelementptr i24 %v68_2_2, i64 0, i64 %p_cast"   --->   Operation 138 'getelementptr' 'v68_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%v68_2_1_addr = getelementptr i24 %v68_2_1, i64 0, i64 %p_cast"   --->   Operation 139 'getelementptr' 'v68_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%v68_2_0_addr = getelementptr i24 %v68_2_0, i64 0, i64 %p_cast"   --->   Operation 140 'getelementptr' 'v68_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%v68_1_3_addr = getelementptr i24 %v68_1_3, i64 0, i64 %p_cast"   --->   Operation 141 'getelementptr' 'v68_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%v68_1_2_addr = getelementptr i24 %v68_1_2, i64 0, i64 %p_cast"   --->   Operation 142 'getelementptr' 'v68_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%v68_1_1_addr = getelementptr i24 %v68_1_1, i64 0, i64 %p_cast"   --->   Operation 143 'getelementptr' 'v68_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%v68_1_0_addr = getelementptr i24 %v68_1_0, i64 0, i64 %p_cast"   --->   Operation 144 'getelementptr' 'v68_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%v68_0_3_addr = getelementptr i24 %v68_0_3, i64 0, i64 %p_cast"   --->   Operation 145 'getelementptr' 'v68_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%v68_0_2_addr = getelementptr i24 %v68_0_2, i64 0, i64 %p_cast"   --->   Operation 146 'getelementptr' 'v68_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%v68_0_1_addr = getelementptr i24 %v68_0_1, i64 0, i64 %p_cast"   --->   Operation 147 'getelementptr' 'v68_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%v68_0_0_addr = getelementptr i24 %v68_0_0, i64 0, i64 %p_cast"   --->   Operation 148 'getelementptr' 'v68_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%empty_414 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 149 'speclooptripcount' 'empty_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/2] (6.91ns)   --->   "%r_V_810 = mul i72 %sext_ln1319, i72 %sext_ln1316"   --->   Operation 150 'mul' 'r_V_810' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%v85 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_810, i32 48, i32 71"   --->   Operation 151 'partselect' 'v85' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 152 [1/2] (6.91ns)   --->   "%r_V_811 = mul i72 %sext_ln1319_45, i72 %sext_ln1316"   --->   Operation 152 'mul' 'r_V_811' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%v85_1 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_811, i32 48, i32 71"   --->   Operation 153 'partselect' 'v85_1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 154 [1/2] (6.91ns)   --->   "%r_V_812 = mul i72 %sext_ln1319_46, i72 %sext_ln1316"   --->   Operation 154 'mul' 'r_V_812' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%v85_2 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_812, i32 48, i32 71"   --->   Operation 155 'partselect' 'v85_2' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 156 [1/2] (6.91ns)   --->   "%r_V_813 = mul i72 %sext_ln1319_47, i72 %sext_ln1316"   --->   Operation 156 'mul' 'r_V_813' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%v85_3 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_813, i32 48, i32 71"   --->   Operation 157 'partselect' 'v85_3' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 158 [1/2] (6.91ns)   --->   "%r_V_815 = mul i72 %sext_ln1316_45, i72 %sext_ln1319"   --->   Operation 158 'mul' 'r_V_815' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%v85_4 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_815, i32 48, i32 71"   --->   Operation 159 'partselect' 'v85_4' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 160 [1/2] (6.91ns)   --->   "%r_V_816 = mul i72 %sext_ln1316_45, i72 %sext_ln1319_45"   --->   Operation 160 'mul' 'r_V_816' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%v85_5 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_816, i32 48, i32 71"   --->   Operation 161 'partselect' 'v85_5' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 162 [1/2] (6.91ns)   --->   "%r_V_817 = mul i72 %sext_ln1316_45, i72 %sext_ln1319_46"   --->   Operation 162 'mul' 'r_V_817' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%v85_6 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_817, i32 48, i32 71"   --->   Operation 163 'partselect' 'v85_6' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 164 [1/2] (6.91ns)   --->   "%r_V_818 = mul i72 %sext_ln1316_45, i72 %sext_ln1319_47"   --->   Operation 164 'mul' 'r_V_818' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%v85_7 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_818, i32 48, i32 71"   --->   Operation 165 'partselect' 'v85_7' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 166 [1/2] (6.91ns)   --->   "%r_V_820 = mul i72 %sext_ln1316_46, i72 %sext_ln1319"   --->   Operation 166 'mul' 'r_V_820' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%v85_8 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_820, i32 48, i32 71"   --->   Operation 167 'partselect' 'v85_8' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 168 [1/2] (6.91ns)   --->   "%r_V_821 = mul i72 %sext_ln1316_46, i72 %sext_ln1319_45"   --->   Operation 168 'mul' 'r_V_821' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%v85_9 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_821, i32 48, i32 71"   --->   Operation 169 'partselect' 'v85_9' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 170 [1/2] (6.91ns)   --->   "%r_V_822 = mul i72 %sext_ln1316_46, i72 %sext_ln1319_46"   --->   Operation 170 'mul' 'r_V_822' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%v85_10 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_822, i32 48, i32 71"   --->   Operation 171 'partselect' 'v85_10' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 172 [1/2] (6.91ns)   --->   "%r_V_823 = mul i72 %sext_ln1316_46, i72 %sext_ln1319_47"   --->   Operation 172 'mul' 'r_V_823' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%v85_11 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_823, i32 48, i32 71"   --->   Operation 173 'partselect' 'v85_11' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 174 [1/2] (6.91ns)   --->   "%r_V_825 = mul i72 %sext_ln1316_47, i72 %sext_ln1319"   --->   Operation 174 'mul' 'r_V_825' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%v85_12 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_825, i32 48, i32 71"   --->   Operation 175 'partselect' 'v85_12' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 176 [1/2] (6.91ns)   --->   "%r_V_826 = mul i72 %sext_ln1316_47, i72 %sext_ln1319_45"   --->   Operation 176 'mul' 'r_V_826' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%v85_13 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_826, i32 48, i32 71"   --->   Operation 177 'partselect' 'v85_13' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 178 [1/2] (6.91ns)   --->   "%r_V_827 = mul i72 %sext_ln1316_47, i72 %sext_ln1319_46"   --->   Operation 178 'mul' 'r_V_827' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%v85_14 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_827, i32 48, i32 71"   --->   Operation 179 'partselect' 'v85_14' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 180 [1/2] (6.91ns)   --->   "%r_V_828 = mul i72 %sext_ln1316_47, i72 %sext_ln1319_47"   --->   Operation 180 'mul' 'r_V_828' <Predicate = (!icmp_ln171)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%v85_15 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_828, i32 48, i32 71"   --->   Operation 181 'partselect' 'v85_15' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 250 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.56>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%v84_V_load = load i24 %v84_V"   --->   Operation 182 'load' 'v84_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%v84_V_1_load = load i24 %v84_V_1"   --->   Operation 183 'load' 'v84_V_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%v84_V_2_load = load i24 %v84_V_2"   --->   Operation 184 'load' 'v84_V_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%v84_V_3_load = load i24 %v84_V_3"   --->   Operation 185 'load' 'v84_V_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%v84_V_4_load = load i24 %v84_V_4"   --->   Operation 186 'load' 'v84_V_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%v84_V_5_load = load i24 %v84_V_5"   --->   Operation 187 'load' 'v84_V_5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%v84_V_6_load = load i24 %v84_V_6"   --->   Operation 188 'load' 'v84_V_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%v84_V_7_load = load i24 %v84_V_7"   --->   Operation 189 'load' 'v84_V_7_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%v84_V_8_load = load i24 %v84_V_8"   --->   Operation 190 'load' 'v84_V_8_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%v84_V_9_load = load i24 %v84_V_9"   --->   Operation 191 'load' 'v84_V_9_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%v84_V_10_load = load i24 %v84_V_10"   --->   Operation 192 'load' 'v84_V_10_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%v84_V_11_load = load i24 %v84_V_11"   --->   Operation 193 'load' 'v84_V_11_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%v84_V_12_load = load i24 %v84_V_12"   --->   Operation 194 'load' 'v84_V_12_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%v84_V_13_load = load i24 %v84_V_13"   --->   Operation 195 'load' 'v84_V_13_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%v84_V_14_load = load i24 %v84_V_14"   --->   Operation 196 'load' 'v84_V_14_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%v84_V_15_load = load i24 %v84_V_15"   --->   Operation 197 'load' 'v84_V_15_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [kernel.cpp:172]   --->   Operation 198 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [kernel.cpp:171]   --->   Operation 199 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (2.31ns)   --->   "%v86_V = add i24 %v85, i24 %v84_V_load"   --->   Operation 200 'add' 'v86_V' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (2.31ns)   --->   "%v86_V_1 = add i24 %v85_1, i24 %v84_V_1_load"   --->   Operation 201 'add' 'v86_V_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (2.31ns)   --->   "%v86_V_2 = add i24 %v85_2, i24 %v84_V_2_load"   --->   Operation 202 'add' 'v86_V_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (2.31ns)   --->   "%v86_V_3 = add i24 %v85_3, i24 %v84_V_3_load"   --->   Operation 203 'add' 'v86_V_3' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (2.31ns)   --->   "%v86_V_4 = add i24 %v85_4, i24 %v84_V_4_load"   --->   Operation 204 'add' 'v86_V_4' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (2.31ns)   --->   "%v86_V_5 = add i24 %v85_5, i24 %v84_V_5_load"   --->   Operation 205 'add' 'v86_V_5' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (2.31ns)   --->   "%v86_V_6 = add i24 %v85_6, i24 %v84_V_6_load"   --->   Operation 206 'add' 'v86_V_6' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (2.31ns)   --->   "%v86_V_7 = add i24 %v85_7, i24 %v84_V_7_load"   --->   Operation 207 'add' 'v86_V_7' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (2.31ns)   --->   "%v86_V_8 = add i24 %v85_8, i24 %v84_V_8_load"   --->   Operation 208 'add' 'v86_V_8' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (2.31ns)   --->   "%v86_V_9 = add i24 %v85_9, i24 %v84_V_9_load"   --->   Operation 209 'add' 'v86_V_9' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (2.31ns)   --->   "%v86_V_10 = add i24 %v85_10, i24 %v84_V_10_load"   --->   Operation 210 'add' 'v86_V_10' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (2.31ns)   --->   "%v86_V_11 = add i24 %v85_11, i24 %v84_V_11_load"   --->   Operation 211 'add' 'v86_V_11' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (2.31ns)   --->   "%v86_V_12 = add i24 %v85_12, i24 %v84_V_12_load"   --->   Operation 212 'add' 'v86_V_12' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (2.31ns)   --->   "%v86_V_13 = add i24 %v85_13, i24 %v84_V_13_load"   --->   Operation 213 'add' 'v86_V_13' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (2.31ns)   --->   "%v86_V_14 = add i24 %v85_14, i24 %v84_V_14_load"   --->   Operation 214 'add' 'v86_V_14' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (2.31ns)   --->   "%v86_V_15 = add i24 %v85_15, i24 %v84_V_15_load"   --->   Operation 215 'add' 'v86_V_15' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V, i6 %v68_0_0_addr" [kernel.cpp:185]   --->   Operation 216 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_1, i6 %v68_0_1_addr" [kernel.cpp:185]   --->   Operation 217 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_2, i6 %v68_0_2_addr" [kernel.cpp:185]   --->   Operation 218 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_3, i6 %v68_0_3_addr" [kernel.cpp:185]   --->   Operation 219 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_4, i6 %v68_1_0_addr" [kernel.cpp:185]   --->   Operation 220 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_5, i6 %v68_1_1_addr" [kernel.cpp:185]   --->   Operation 221 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_6, i6 %v68_1_2_addr" [kernel.cpp:185]   --->   Operation 222 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_7, i6 %v68_1_3_addr" [kernel.cpp:185]   --->   Operation 223 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_8, i6 %v68_2_0_addr" [kernel.cpp:185]   --->   Operation 224 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_9, i6 %v68_2_1_addr" [kernel.cpp:185]   --->   Operation 225 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_10, i6 %v68_2_2_addr" [kernel.cpp:185]   --->   Operation 226 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_11, i6 %v68_2_3_addr" [kernel.cpp:185]   --->   Operation 227 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_12, i6 %v68_3_0_addr" [kernel.cpp:185]   --->   Operation 228 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_13, i6 %v68_3_1_addr" [kernel.cpp:185]   --->   Operation 229 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_14, i6 %v68_3_2_addr" [kernel.cpp:185]   --->   Operation 230 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 231 [1/1] (3.25ns)   --->   "%store_ln185 = store i24 %v86_V_15, i6 %v68_3_3_addr" [kernel.cpp:185]   --->   Operation 231 'store' 'store_ln185' <Predicate = (icmp_ln171_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 232 'br' 'br_ln0' <Predicate = (icmp_ln171_1)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_15, i24 %v84_V_15"   --->   Operation 233 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 234 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_14, i24 %v84_V_14"   --->   Operation 234 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 235 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_13, i24 %v84_V_13"   --->   Operation 235 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_12, i24 %v84_V_12"   --->   Operation 236 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 237 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_11, i24 %v84_V_11"   --->   Operation 237 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_10, i24 %v84_V_10"   --->   Operation 238 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 239 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_9, i24 %v84_V_9"   --->   Operation 239 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 240 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_8, i24 %v84_V_8"   --->   Operation 240 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 241 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_7, i24 %v84_V_7"   --->   Operation 241 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 242 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_6, i24 %v84_V_6"   --->   Operation 242 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 243 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_5, i24 %v84_V_5"   --->   Operation 243 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_4, i24 %v84_V_4"   --->   Operation 244 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 245 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_3, i24 %v84_V_3"   --->   Operation 245 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 246 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_2, i24 %v84_V_2"   --->   Operation 246 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 247 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V_1, i24 %v84_V_1"   --->   Operation 247 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 248 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v86_V, i24 %v84_V"   --->   Operation 248 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body29"   --->   Operation 249 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	'alloca' operation ('k2') [44]  (0 ns)
	'load' operation ('k2', kernel.cpp:171) on local variable 'k2' [101]  (0 ns)
	'add' operation ('add_ln178', kernel.cpp:178) [147]  (1.92 ns)
	'getelementptr' operation ('v67_0_addr', kernel.cpp:178) [149]  (0 ns)
	'load' operation ('v80.V', kernel.cpp:178) on array 'v67_0' [156]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v80.V', kernel.cpp:178) on array 'v67_0' [156]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [161]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [161]  (6.91 ns)

 <State 5>: 5.57ns
The critical path consists of the following:
	'load' operation ('v84_V_load') on local variable 'v84.V' [123]  (0 ns)
	'add' operation ('v86.V') [163]  (2.31 ns)
	'store' operation ('store_ln185', kernel.cpp:185) of variable 'v86.V' on array 'v68_0_0' [230]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
