Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 12:03:10 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/FIR_new/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (127)
6. checking no_output_delay (123)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (127)
--------------------------------
 There are 127 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (123)
---------------------------------
 There are 123 ports with no output delay specified. (HIGH)

data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[1]
rdata[2]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.002        0.000                      0                  106        0.142        0.000                      0                  106        2.050        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axie_clk  {0.000 2.550}        5.100           196.078         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axie_clk            0.002        0.000                      0                  106        0.142        0.000                      0                  106        2.050        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axie_clk                    
(none)                      axie_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axie_clk
  To Clock:  axie_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            D_bram_ready_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.833ns (36.941%)  route 3.129ns (63.059%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.657     5.853    a[1]
                                                                      r  D_bram_ready_counter_reg[3]_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629     6.482 r  D_bram_ready_counter_reg[3]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     7.111    adder[3]
                                                                      r  D_bram_ready_counter[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.418 r  D_bram_ready_counter[3]_i_2/O
                         net (fo=1, unplaced)         0.000     7.418    D_bram_ready_counter[3]_i_2_n_0
                         FDCE                                         r  D_bram_ready_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDCE                                         r  D_bram_ready_counter_reg[3]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDCE (Setup_fdce_C_D)        0.044     7.420    D_bram_ready_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            addr_pointer_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.833ns (36.941%)  route 3.129ns (63.059%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.657     5.853    a[1]
                                                                      r  D_bram_ready_counter_reg[3]_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629     6.482 r  D_bram_ready_counter_reg[3]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     7.111    adder[3]
                                                                      r  addr_pointer[3]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307     7.418 r  addr_pointer[3]_i_2/O
                         net (fo=1, unplaced)         0.000     7.418    addr_pointer[3]_i_2_n_0
                         FDPE                                         r  addr_pointer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDPE                                         r  addr_pointer_reg[3]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDPE (Setup_fdpe_C_D)        0.044     7.420    addr_pointer_reg[3]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            acc_temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 2.593ns (52.789%)  route 2.319ns (47.211%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.467     5.663    a[1]
                                                                      r  acc_temp[3]_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.787 r  acc_temp[3]_i_8/O
                         net (fo=1, unplaced)         0.000     5.787    acc_temp[3]_i_8_n_0
                                                                      r  acc_temp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.320 r  acc_temp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.329    acc_temp_reg[3]_i_1_n_0
                                                                      r  acc_temp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.446 r  acc_temp_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.446    acc_temp_reg[7]_i_1_n_0
                                                                      r  acc_temp_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  acc_temp_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.563    acc_temp_reg[11]_i_1_n_0
                                                                      r  acc_temp_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.680 r  acc_temp_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.680    acc_temp_reg[15]_i_1_n_0
                                                                      r  acc_temp_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  acc_temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.797    acc_temp_reg[19]_i_1_n_0
                                                                      r  acc_temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.914    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  acc_temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.031    acc_temp_reg[27]_i_1_n_0
                                                                      r  acc_temp_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.368 r  acc_temp_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.368    acc_temp_reg[31]_i_1_n_6
                         FDCE                                         r  acc_temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[29]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDCE (Setup_fdce_C_D)        0.076     7.452    acc_temp_reg[29]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            acc_temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 2.587ns (52.731%)  route 2.319ns (47.269%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.467     5.663    a[1]
                                                                      r  acc_temp[3]_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.787 r  acc_temp[3]_i_8/O
                         net (fo=1, unplaced)         0.000     5.787    acc_temp[3]_i_8_n_0
                                                                      r  acc_temp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.320 r  acc_temp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.329    acc_temp_reg[3]_i_1_n_0
                                                                      r  acc_temp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.446 r  acc_temp_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.446    acc_temp_reg[7]_i_1_n_0
                                                                      r  acc_temp_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  acc_temp_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.563    acc_temp_reg[11]_i_1_n_0
                                                                      r  acc_temp_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.680 r  acc_temp_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.680    acc_temp_reg[15]_i_1_n_0
                                                                      r  acc_temp_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  acc_temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.797    acc_temp_reg[19]_i_1_n_0
                                                                      r  acc_temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.914    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  acc_temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.031    acc_temp_reg[27]_i_1_n_0
                                                                      r  acc_temp_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.362 r  acc_temp_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.362    acc_temp_reg[31]_i_1_n_4
                         FDCE                                         r  acc_temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[31]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDCE (Setup_fdce_C_D)        0.076     7.452    acc_temp_reg[31]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            acc_temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.512ns (51.998%)  route 2.319ns (48.002%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.467     5.663    a[1]
                                                                      r  acc_temp[3]_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.787 r  acc_temp[3]_i_8/O
                         net (fo=1, unplaced)         0.000     5.787    acc_temp[3]_i_8_n_0
                                                                      r  acc_temp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.320 r  acc_temp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.329    acc_temp_reg[3]_i_1_n_0
                                                                      r  acc_temp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.446 r  acc_temp_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.446    acc_temp_reg[7]_i_1_n_0
                                                                      r  acc_temp_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  acc_temp_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.563    acc_temp_reg[11]_i_1_n_0
                                                                      r  acc_temp_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.680 r  acc_temp_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.680    acc_temp_reg[15]_i_1_n_0
                                                                      r  acc_temp_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  acc_temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.797    acc_temp_reg[19]_i_1_n_0
                                                                      r  acc_temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.914    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  acc_temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.031    acc_temp_reg[27]_i_1_n_0
                                                                      r  acc_temp_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.287 r  acc_temp_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.287    acc_temp_reg[31]_i_1_n_5
                         FDCE                                         r  acc_temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[30]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDCE (Setup_fdce_C_D)        0.076     7.452    acc_temp_reg[30]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            acc_temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 2.488ns (51.758%)  route 2.319ns (48.242%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.467     5.663    a[1]
                                                                      r  acc_temp[3]_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.787 r  acc_temp[3]_i_8/O
                         net (fo=1, unplaced)         0.000     5.787    acc_temp[3]_i_8_n_0
                                                                      r  acc_temp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.320 r  acc_temp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.329    acc_temp_reg[3]_i_1_n_0
                                                                      r  acc_temp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.446 r  acc_temp_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.446    acc_temp_reg[7]_i_1_n_0
                                                                      r  acc_temp_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  acc_temp_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.563    acc_temp_reg[11]_i_1_n_0
                                                                      r  acc_temp_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.680 r  acc_temp_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.680    acc_temp_reg[15]_i_1_n_0
                                                                      r  acc_temp_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  acc_temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.797    acc_temp_reg[19]_i_1_n_0
                                                                      r  acc_temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.914    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  acc_temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.031    acc_temp_reg[27]_i_1_n_0
                                                                      r  acc_temp_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.263 r  acc_temp_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.263    acc_temp_reg[31]_i_1_n_7
                         FDCE                                         r  acc_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[28]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDCE (Setup_fdce_C_D)        0.076     7.452    acc_temp_reg[28]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            acc_temp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 2.476ns (51.637%)  route 2.319ns (48.363%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.467     5.663    a[1]
                                                                      r  acc_temp[3]_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.787 r  acc_temp[3]_i_8/O
                         net (fo=1, unplaced)         0.000     5.787    acc_temp[3]_i_8_n_0
                                                                      r  acc_temp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.320 r  acc_temp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.329    acc_temp_reg[3]_i_1_n_0
                                                                      r  acc_temp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.446 r  acc_temp_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.446    acc_temp_reg[7]_i_1_n_0
                                                                      r  acc_temp_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  acc_temp_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.563    acc_temp_reg[11]_i_1_n_0
                                                                      r  acc_temp_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.680 r  acc_temp_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.680    acc_temp_reg[15]_i_1_n_0
                                                                      r  acc_temp_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  acc_temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.797    acc_temp_reg[19]_i_1_n_0
                                                                      r  acc_temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.914    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.251 r  acc_temp_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.251    acc_temp_reg[27]_i_1_n_6
                         FDCE                                         r  acc_temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[25]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDCE (Setup_fdce_C_D)        0.076     7.452    acc_temp_reg[25]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            acc_temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 2.470ns (51.577%)  route 2.319ns (48.423%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.467     5.663    a[1]
                                                                      r  acc_temp[3]_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.787 r  acc_temp[3]_i_8/O
                         net (fo=1, unplaced)         0.000     5.787    acc_temp[3]_i_8_n_0
                                                                      r  acc_temp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.320 r  acc_temp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.329    acc_temp_reg[3]_i_1_n_0
                                                                      r  acc_temp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.446 r  acc_temp_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.446    acc_temp_reg[7]_i_1_n_0
                                                                      r  acc_temp_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  acc_temp_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.563    acc_temp_reg[11]_i_1_n_0
                                                                      r  acc_temp_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.680 r  acc_temp_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.680    acc_temp_reg[15]_i_1_n_0
                                                                      r  acc_temp_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  acc_temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.797    acc_temp_reg[19]_i_1_n_0
                                                                      r  acc_temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.914    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.245 r  acc_temp_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.245    acc_temp_reg[27]_i_1_n_4
                         FDCE                                         r  acc_temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[27]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDCE (Setup_fdce_C_D)        0.076     7.452    acc_temp_reg[27]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            D_bram_ready_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.764ns (37.318%)  route 2.963ns (62.682%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.657     5.853    a[1]
                                                                      r  D_bram_ready_counter_reg[3]_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566     6.419 r  D_bram_ready_counter_reg[3]_i_3/O[2]
                         net (fo=2, unplaced)         0.463     6.882    adder[2]
                                                                      r  D_bram_ready_counter[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301     7.183 r  D_bram_ready_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     7.183    D_bram_ready_counter[2]_i_1_n_0
                         FDCE                                         r  D_bram_ready_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDCE                                         r  D_bram_ready_counter_reg[2]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDCE (Setup_fdce_C_D)        0.044     7.420    D_bram_ready_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            addr_pointer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (axie_clk rise@5.100ns - axie_clk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.764ns (37.318%)  route 2.963ns (62.682%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.228 - 5.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.903     3.837    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_pointer[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.132 f  addr_pointer[3]_i_5/O
                         net (fo=8, unplaced)         0.940     5.072    addr_pointer[3]_i_5_n_0
                                                                      f  D_bram_ready_counter[3]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  D_bram_ready_counter[3]_i_5/O
                         net (fo=3, unplaced)         0.657     5.853    a[1]
                                                                      r  D_bram_ready_counter_reg[3]_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566     6.419 r  D_bram_ready_counter_reg[3]_i_3/O[2]
                         net (fo=2, unplaced)         0.463     6.882    adder[2]
                                                                      r  addr_pointer[2]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301     7.183 r  addr_pointer[2]_i_1/O
                         net (fo=1, unplaced)         0.000     7.183    addr_pointer[2]_i_1_n_0
                         FDCE                                         r  addr_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      5.100     5.100 r  
                                                      0.000     5.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     7.228    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_pointer_reg[2]/C
                         clock pessimism              0.184     7.411    
                         clock uncertainty           -0.035     7.376    
                         FDCE (Setup_fdce_C_D)        0.044     7.420    addr_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 addr_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            addr_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  addr_pointer_reg[0]/Q
                         net (fo=4, unplaced)         0.141     0.966    addr_pointer_reg_n_0_[0]
                                                                      r  addr_data[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.064 r  addr_data[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    addr_data[0]_i_1_n_0
                         FDCE                                         r  addr_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_data_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    addr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 addr_pointer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            addr_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  addr_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  addr_pointer_reg[1]/Q
                         net (fo=4, unplaced)         0.141     0.966    addr_pointer_reg_n_0_[1]
                                                                      r  addr_data[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.064 r  addr_data[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    addr_data[1]_i_1_n_0
                         FDCE                                         r  addr_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_data_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    addr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 sm_tlast_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            sm_tlast_reg/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tlast_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    sm_tlast_OBUF
                                                                      r  sm_tlast_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  sm_tlast_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    sm_tlast_i_1_n_0
                         FDCE                                         r  sm_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tlast_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 addr_coef_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            addr_coef_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_coef_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  addr_coef_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    addr_coef_reg_n_0_[3]
                                                                      r  addr_coef[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.068 r  addr_coef[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    addr_coef[0]_i_1_n_0
                         FDCE                                         r  addr_coef_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_coef_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    addr_coef_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 addr_coef_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            addr_coef_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_coef_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  addr_coef_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    addr_coef_reg_n_0_[3]
                                                                      r  addr_coef[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.068 r  addr_coef[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    addr_coef[1]_i_1_n_0
                         FDCE                                         r  addr_coef_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_coef_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    addr_coef_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sm_tlast_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            ss_tready_reg/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  sm_tlast_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    sm_tlast_OBUF
                                                                      f  ss_tready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.068 r  ss_tready_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    ss_tready0
                         FDCE                                         r  ss_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_tready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ss_tready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 addr_10_fg_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            FSM_sequential_SS_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.092%)  route 0.163ns (39.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_10_fg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  addr_10_fg_reg/Q
                         net (fo=37, unplaced)        0.163     0.987    sel
                                                                      f  FSM_sequential_SS_curr_state[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.085 r  FSM_sequential_SS_curr_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.085    FSM_sequential_SS_curr_state[1]_i_1_n_0
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    FSM_sequential_SS_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            addr_coef_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.248ns (59.050%)  route 0.172ns (40.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.172     0.997    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      r  addr_coef[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.098 r  addr_coef[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.098    addr_coef[2]_i_1_n_0
                         FDCE                                         r  addr_coef_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_coef_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    addr_coef_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            addr_coef_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.248ns (59.050%)  route 0.172ns (40.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.172     0.997    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      f  addr_coef[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.098 r  addr_coef[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.098    addr_coef[3]_i_2_n_0
                         FDCE                                         r  addr_coef_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_coef_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    addr_coef_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 addr_10_fg_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            sm_trans_done_reg/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             axie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axie_clk rise@0.000ns - axie_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.147ns (46.024%)  route 0.172ns (53.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_10_fg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  addr_10_fg_reg/Q
                         net (fo=37, unplaced)        0.172     0.997    sel
                         FDCE                                         r  sm_trans_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_trans_done_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    sm_trans_done_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axie_clk
Waveform(ns):       { 0.000 2.550 }
Period(ns):         5.100
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.100       2.945                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.100       4.100                D_bram_ready_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.100       4.100                D_bram_ready_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.100       4.100                D_bram_ready_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.100       4.100                D_bram_ready_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.100       4.100                D_bram_ready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.100       4.100                FSM_sequential_SS_curr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.100       4.100                FSM_sequential_SS_curr_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.100       4.100                acc_temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.100       4.100                acc_temp_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.550       2.050                D_bram_ready_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.137 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.572    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.137 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.572    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.137 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.572    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.137 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.572    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.137 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.572    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      f  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      f  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_Di_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.137 r  tap_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.572    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      f  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      f  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_Di_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.137 r  tap_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.572    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      f  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      f  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_Di_OBUF[13]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.137 r  tap_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.572    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      f  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      f  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_Di_OBUF[15]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.137 r  tap_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.572    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.978ns (60.536%)  route 2.593ns (39.464%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      f  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      f  awready_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  awready_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    awready_OBUF_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.486 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.013    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_Di_OBUF[17]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.137 r  tap_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.937    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.572 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.572    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[1]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     0.581 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.069    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    awaddr_IBUF[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     0.581 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.069    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[7]
                                                                      r  awready_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  awready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[19]
                            (input port)
  Destination:            data_Di[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[19] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[19]
                                                                      r  ss_tdata_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[19]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[19]
                                                                      r  data_Di_OBUF[19]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  data_Di_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[19]
                                                                      r  data_Di_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[19]
                                                                      r  data_Di[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[1]
                            (input port)
  Destination:            data_Di[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[1]
                                                                      r  ss_tdata_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[1]
                                                                      r  data_Di_OBUF[1]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  data_Di_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[1]
                                                                      r  data_Di_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[1]
                                                                      r  data_Di[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axie_clk
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 3.555ns (58.544%)  route 2.518ns (41.456%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  ap_state_reg[1]/Q
                         net (fo=14, unplaced)        0.792     3.726    ap_state_reg_n_0_[1]
                                                                      f  data_A_OBUF[5]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.045 f  data_A_OBUF[5]_inst_i_2/O
                         net (fo=4, unplaced)         0.926     4.971    data_A_OBUF[5]_inst_i_2_n_0
                                                                      f  data_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.095 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.895    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.530 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.530    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 3.555ns (58.544%)  route 2.518ns (41.456%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  ap_state_reg[1]/Q
                         net (fo=14, unplaced)        0.792     3.726    ap_state_reg_n_0_[1]
                                                                      f  data_A_OBUF[5]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.045 f  data_A_OBUF[5]_inst_i_2/O
                         net (fo=4, unplaced)         0.926     4.971    data_A_OBUF[5]_inst_i_2_n_0
                                                                      f  data_A_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.095 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.895    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.530 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.530    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 3.555ns (58.544%)  route 2.518ns (41.456%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  ap_state_reg[1]/Q
                         net (fo=14, unplaced)        0.792     3.726    ap_state_reg_n_0_[1]
                                                                      f  data_A_OBUF[5]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.045 f  data_A_OBUF[5]_inst_i_2/O
                         net (fo=4, unplaced)         0.926     4.971    data_A_OBUF[5]_inst_i_2_n_0
                                                                      f  data_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.095 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.895    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.530 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.530    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 3.555ns (58.544%)  route 2.518ns (41.456%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  ap_state_reg[1]/Q
                         net (fo=14, unplaced)        0.792     3.726    ap_state_reg_n_0_[1]
                                                                      f  data_A_OBUF[5]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.045 f  data_A_OBUF[5]_inst_i_2/O
                         net (fo=4, unplaced)         0.926     4.971    data_A_OBUF[5]_inst_i_2_n_0
                                                                      f  data_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.095 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.895    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.530 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.530    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 3.555ns (60.077%)  route 2.363ns (39.923%))
  Logic Levels:           3  (LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.567     3.501    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=79, unplaced)        0.996     4.792    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_EN_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     4.940 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.740    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.375 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     8.375    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.531ns (59.915%)  route 2.363ns (40.085%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.567     3.501    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=79, unplaced)        0.996     4.792    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.916 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.716    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.351 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.351    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.531ns (59.915%)  route 2.363ns (40.085%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.567     3.501    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=79, unplaced)        0.996     4.792    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.916 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.716    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.351 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.351    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.531ns (59.915%)  route 2.363ns (40.085%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.567     3.501    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=79, unplaced)        0.996     4.792    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.916 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.716    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.351 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.351    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_SS_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.531ns (59.915%)  route 2.363ns (40.085%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_SS_curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.567     3.501    FSM_sequential_SS_curr_state_reg_n_0_[0]
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.796 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=79, unplaced)        0.996     4.792    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.916 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.716    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.351 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.351    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coef_get_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.339ns  (logic 3.531ns (66.143%)  route 1.808ns (33.857%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_get_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  coef_get_reg/Q
                         net (fo=2, unplaced)         0.481     3.415    coef_get_reg_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.295     3.710 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     4.237    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.361 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.161    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.796 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.796    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rvalid_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tlast_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tlast_reg/Q
                         net (fo=5, unplaced)         0.337     1.162    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            ss_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_tready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ss_tready_reg/Q
                         net (fo=2, unplaced)         0.337     1.162    ss_tready_OBUF
                                                                      r  ss_tready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  ss_tready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    ss_tready
                                                                      r  ss_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.399ns (74.076%)  route 0.490ns (25.924%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  ap_state_reg[2]/Q
                         net (fo=14, unplaced)        0.153     0.977    ap_state_reg_n_0_[2]
                                                                      f  data_EN_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.078 r  data_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.415    data_EN_OBUF
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.566 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.566    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.399ns (74.076%)  route 0.490ns (25.924%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  ap_state_reg[2]/Q
                         net (fo=14, unplaced)        0.153     0.977    ap_state_reg_n_0_[2]
                                                                      f  data_WE_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.078 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     1.415    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.566 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.566    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            data_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.399ns (74.076%)  route 0.490ns (25.924%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  ap_state_reg[2]/Q
                         net (fo=14, unplaced)        0.153     0.977    ap_state_reg_n_0_[2]
                                                                      f  data_WE_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.078 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     1.415    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.566 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.566    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            data_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.399ns (74.076%)  route 0.490ns (25.924%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  ap_state_reg[2]/Q
                         net (fo=14, unplaced)        0.153     0.977    ap_state_reg_n_0_[2]
                                                                      f  data_WE_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.078 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     1.415    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.566 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.566    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            data_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.399ns (74.076%)  route 0.490ns (25.924%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  ap_state_reg[2]/Q
                         net (fo=14, unplaced)        0.153     0.977    ap_state_reg_n_0_[2]
                                                                      f  data_WE_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.078 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     1.415    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.566 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.566    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_trans_done_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.396ns (73.673%)  route 0.499ns (26.327%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_trans_done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  sm_trans_done_reg/Q
                         net (fo=35, unplaced)        0.162     0.986    sm_trans_done
                                                                      f  sm_tdata_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.084 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.422    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.573 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.573    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_trans_done_reg/C
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.396ns (73.673%)  route 0.499ns (26.327%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_trans_done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  sm_trans_done_reg/Q
                         net (fo=35, unplaced)        0.162     0.986    sm_trans_done
                                                                      f  sm_tdata_OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.084 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.422    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.573 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.573    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axie_clk

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.991ns  (logic 8.699ns (79.143%)  route 2.292ns (20.857%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  acc_temp_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    acc_temp_reg[19]_i_10_n_0
                                                                      r  acc_temp_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  acc_temp_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    acc_temp_reg[23]_i_10_n_0
                                                                      r  acc_temp_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  acc_temp_reg[27]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    acc_temp_reg[27]_i_10_n_4
                                                                      r  acc_temp[27]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  acc_temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    acc_temp[27]_i_2_n_0
                                                                      r  acc_temp_reg[27]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  acc_temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    acc_temp_reg[27]_i_1_n_0
                                                                      r  acc_temp_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.991 r  acc_temp_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.991    acc_temp_reg[31]_i_1_n_6
                         FDCE                                         r  acc_temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.985ns  (logic 8.693ns (79.131%)  route 2.292ns (20.869%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  acc_temp_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    acc_temp_reg[19]_i_10_n_0
                                                                      r  acc_temp_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  acc_temp_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    acc_temp_reg[23]_i_10_n_0
                                                                      r  acc_temp_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  acc_temp_reg[27]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    acc_temp_reg[27]_i_10_n_4
                                                                      r  acc_temp[27]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  acc_temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    acc_temp[27]_i_2_n_0
                                                                      r  acc_temp_reg[27]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  acc_temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    acc_temp_reg[27]_i_1_n_0
                                                                      r  acc_temp_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.985 r  acc_temp_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.985    acc_temp_reg[31]_i_1_n_4
                         FDCE                                         r  acc_temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.910ns  (logic 8.618ns (78.988%)  route 2.292ns (21.012%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  acc_temp_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    acc_temp_reg[19]_i_10_n_0
                                                                      r  acc_temp_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  acc_temp_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    acc_temp_reg[23]_i_10_n_0
                                                                      r  acc_temp_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  acc_temp_reg[27]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    acc_temp_reg[27]_i_10_n_4
                                                                      r  acc_temp[27]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  acc_temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    acc_temp[27]_i_2_n_0
                                                                      r  acc_temp_reg[27]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  acc_temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    acc_temp_reg[27]_i_1_n_0
                                                                      r  acc_temp_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.910 r  acc_temp_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.910    acc_temp_reg[31]_i_1_n_5
                         FDCE                                         r  acc_temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.886ns  (logic 8.594ns (78.942%)  route 2.292ns (21.058%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  acc_temp_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    acc_temp_reg[19]_i_10_n_0
                                                                      r  acc_temp_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  acc_temp_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    acc_temp_reg[23]_i_10_n_0
                                                                      r  acc_temp_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  acc_temp_reg[27]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    acc_temp_reg[27]_i_10_n_4
                                                                      r  acc_temp[27]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  acc_temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    acc_temp[27]_i_2_n_0
                                                                      r  acc_temp_reg[27]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  acc_temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    acc_temp_reg[27]_i_1_n_0
                                                                      r  acc_temp_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.886 r  acc_temp_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.886    acc_temp_reg[31]_i_1_n_7
                         FDCE                                         r  acc_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.874ns  (logic 8.582ns (78.918%)  route 2.292ns (21.082%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  acc_temp_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    acc_temp_reg[19]_i_10_n_0
                                                                      r  acc_temp_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  acc_temp_reg[23]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    acc_temp_reg[23]_i_10_n_4
                                                                      r  acc_temp[23]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  acc_temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    acc_temp[23]_i_2_n_0
                                                                      r  acc_temp_reg[23]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.874 r  acc_temp_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.874    acc_temp_reg[27]_i_1_n_6
                         FDCE                                         r  acc_temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.868ns  (logic 8.576ns (78.907%)  route 2.292ns (21.093%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  acc_temp_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    acc_temp_reg[19]_i_10_n_0
                                                                      r  acc_temp_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  acc_temp_reg[23]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    acc_temp_reg[23]_i_10_n_4
                                                                      r  acc_temp[23]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  acc_temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    acc_temp[23]_i_2_n_0
                                                                      r  acc_temp_reg[23]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.868 r  acc_temp_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.868    acc_temp_reg[27]_i_1_n_4
                         FDCE                                         r  acc_temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.793ns  (logic 8.501ns (78.760%)  route 2.292ns (21.240%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  acc_temp_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    acc_temp_reg[19]_i_10_n_0
                                                                      r  acc_temp_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  acc_temp_reg[23]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    acc_temp_reg[23]_i_10_n_4
                                                                      r  acc_temp[23]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  acc_temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    acc_temp[23]_i_2_n_0
                                                                      r  acc_temp_reg[23]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.793 r  acc_temp_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.793    acc_temp_reg[27]_i_1_n_5
                         FDCE                                         r  acc_temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.769ns  (logic 8.477ns (78.713%)  route 2.292ns (21.287%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  acc_temp_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    acc_temp_reg[19]_i_10_n_0
                                                                      r  acc_temp_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  acc_temp_reg[23]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    acc_temp_reg[23]_i_10_n_4
                                                                      r  acc_temp[23]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  acc_temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    acc_temp[23]_i_2_n_0
                                                                      r  acc_temp_reg[23]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  acc_temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    acc_temp_reg[23]_i_1_n_0
                                                                      r  acc_temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.769 r  acc_temp_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.769    acc_temp_reg[27]_i_1_n_7
                         FDCE                                         r  acc_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.644ns  (logic 8.361ns (78.547%)  route 2.283ns (21.453%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  acc_temp_reg[19]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.576    acc_temp_reg[19]_i_10_n_4
                                                                      r  acc_temp[19]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     9.878 r  acc_temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000     9.878    acc_temp[19]_i_2_n_0
                                                                      r  acc_temp_reg[19]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.307 r  acc_temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.307    acc_temp_reg[19]_i_1_n_0
                                                                      r  acc_temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.644 r  acc_temp_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.644    acc_temp_reg[23]_i_1_n_6
                         FDCE                                         r  acc_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_temp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.638ns  (logic 8.355ns (78.535%)  route 2.283ns (21.465%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  b2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  b2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    b2__0_n_106
                                                                      r  b2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  b2__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    b2__1_n_105
                                                                      r  acc_temp[19]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  acc_temp[19]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    acc_temp[19]_i_13_n_0
                                                                      r  acc_temp_reg[19]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  acc_temp_reg[19]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.576    acc_temp_reg[19]_i_10_n_4
                                                                      r  acc_temp[19]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     9.878 r  acc_temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000     9.878    acc_temp[19]_i_2_n_0
                                                                      r  acc_temp_reg[19]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.307 r  acc_temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.307    acc_temp_reg[19]_i_1_n_0
                                                                      r  acc_temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.638 r  acc_temp_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.638    acc_temp_reg[23]_i_1_n_4
                         FDCE                                         r  acc_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_temp_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            FSM_sequential_SS_curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tvalid_IBUF
                                                                      r  FSM_sequential_SS_curr_state[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  FSM_sequential_SS_curr_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    FSM_sequential_SS_curr_state[0]_i_1_n_0
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[0]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            FSM_sequential_SS_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tvalid_IBUF
                                                                      r  FSM_sequential_SS_curr_state[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  FSM_sequential_SS_curr_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    FSM_sequential_SS_curr_state[1]_i_1_n_0
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_SS_curr_state_reg[1]/C

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            coef_get_reg/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awaddr_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      f  coef_get_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.045     0.583 r  coef_get_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    coef_get_i_1_n_0
                         FDCE                                         r  coef_get_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_get_reg/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    araddr_IBUF[7]
                                                                      r  rvalid_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.583 r  rvalid_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    rvalid_i_1_n_0
                         FDCE                                         r  rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C

Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            sm_tlast_reg/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tlast_IBUF
                                                                      r  sm_tlast_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  sm_tlast_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    sm_tlast_i_1_n_0
                         FDCE                                         r  sm_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_reg/C

Slack:                    inf
  Source:                 wdata[2]
                            (input port)
  Destination:            ap_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.290ns (35.911%)  route 0.518ns (64.089%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    wdata[2]
                                                                      r  wdata_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[2]
                                                                      r  ap_state[2]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 f  ap_state[2]_i_3/O
                         net (fo=2, unplaced)         0.181     0.764    ap_state[2]_i_3_n_0
                                                                      f  ap_state[1]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.809 r  ap_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.809    ap_state[1]_i_1_n_0
                         FDCE                                         r  ap_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_state_reg[1]/C

Slack:                    inf
  Source:                 wdata[2]
                            (input port)
  Destination:            ap_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.290ns (35.911%)  route 0.518ns (64.089%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    wdata[2]
                                                                      r  wdata_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[2]
                                                                      r  ap_state[2]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 f  ap_state[2]_i_3/O
                         net (fo=2, unplaced)         0.181     0.764    ap_state[2]_i_3_n_0
                                                                      f  ap_state[2]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.809 r  ap_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.809    ap_state[2]_i_1_n_0
                         FDPE                                         r  ap_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_state_reg[2]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            D_bram_ready_counter_reg[0]/CLR
                            (removal check against rising-edge clock axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.245ns (25.949%)  route 0.700ns (74.051%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_SS_curr_state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  FSM_sequential_SS_curr_state[1]_i_2/O
                         net (fo=59, unplaced)        0.363     0.946    FSM_sequential_SS_curr_state[1]_i_2_n_0
                         FDCE                                         f  D_bram_ready_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  D_bram_ready_counter_reg[0]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            D_bram_ready_counter_reg[1]/CLR
                            (removal check against rising-edge clock axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.245ns (25.949%)  route 0.700ns (74.051%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_SS_curr_state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  FSM_sequential_SS_curr_state[1]_i_2/O
                         net (fo=59, unplaced)        0.363     0.946    FSM_sequential_SS_curr_state[1]_i_2_n_0
                         FDCE                                         f  D_bram_ready_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  D_bram_ready_counter_reg[1]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            D_bram_ready_counter_reg[2]/CLR
                            (removal check against rising-edge clock axie_clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.245ns (25.949%)  route 0.700ns (74.051%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_SS_curr_state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  FSM_sequential_SS_curr_state[1]_i_2/O
                         net (fo=59, unplaced)        0.363     0.946    FSM_sequential_SS_curr_state[1]_i_2_n_0
                         FDCE                                         f  D_bram_ready_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axie_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=59, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  D_bram_ready_counter_reg[2]/C





