\hypertarget{classOzoneCPU}{
\section{クラス テンプレート OzoneCPU$<$ Impl $>$}
\label{classOzoneCPU}\index{OzoneCPU@{OzoneCPU}}
}


{\ttfamily \#include $<$cpu.hh$>$}OzoneCPU$<$ Impl $>$に対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2cm]{classOzoneCPU}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structOzoneCPU_1_1CommStruct}{CommStruct}
\item 
class \hyperlink{classOzoneCPU_1_1DerivOzoneCPU}{DerivOzoneCPU}
\item 
class \hyperlink{classOzoneCPU_1_1OzoneTC}{OzoneTC}
\item 
struct \hyperlink{structOzoneCPU_1_1TickEvent}{TickEvent}
\end{DoxyCompactItemize}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \{ \hyperlink{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb}{Running}, 
\hyperlink{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19}{Idle}, 
\hyperlink{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba2c25b24188e2b53c8706769167a82779}{SwitchedOut}
 \}
\item 
typedef \hyperlink{structOzoneThreadState}{OzoneThreadState}$<$ Impl $>$ \hyperlink{classOzoneCPU_ad0869a9831e79c51005b1444fa0a9127}{ImplState}
\item 
typedef Impl::Params \hyperlink{classOzoneCPU_a818e103eae798a24a06a0a34631849ea}{Params}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classOzoneCPU_a873dd91783f9efb4a590aded1f70d6b0}{tick} ()
\item 
void \hyperlink{classOzoneCPU_ae674290a26ecbd622c5160e38e8a4fe9}{wakeup} ()
\item 
void \hyperlink{classOzoneCPU_ab009616bac40c9b920ed54fccca517a9}{zero\_\-fill\_\-64} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr)
\item 
\hyperlink{classOzoneCPU_ae0d0d26a28681a61d08286e5dfb85cb6}{OzoneCPU} (\hyperlink{classOzoneCPU_a818e103eae798a24a06a0a34631849ea}{Params} $\ast$params)
\item 
virtual \hyperlink{classOzoneCPU_a10f4512b7ceb84d889fc0057ecd2df6a}{$\sim$OzoneCPU} ()
\item 
void \hyperlink{classOzoneCPU_a02fd73d861ef2e4aabb38c0c9ff82947}{init} ()
\item 
\hyperlink{classBaseCPU_1_1BaseCPU}{BaseCPU} $\ast$ \hyperlink{classOzoneCPU_a4f35ce7d5cb2ec57504bc2c2bc03c879}{getCpuPtr} ()
\item 
void \hyperlink{classOzoneCPU_a05f299b443f8cc73a93d61572edc0218}{switchOut} ()
\item 
void \hyperlink{classOzoneCPU_a530eaaf1e3da16d4de8ec649914c8512}{signalSwitched} ()
\item 
void \hyperlink{classOzoneCPU_ac82d2b8d331b2e8e6854a95d2917dfa2}{takeOverFrom} (\hyperlink{classBaseCPU_1_1BaseCPU}{BaseCPU} $\ast$oldCPU)
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classOzoneCPU_a7e2d118d430dcbebd896ba39811ef03b}{dbg\_\-vtophys} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr)
\item 
virtual \hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classOzoneCPU_ac022175ac3b2a7117d4c6c283f1ac278}{totalInstructions} () const 
\item 
virtual void \hyperlink{classOzoneCPU_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
virtual void \hyperlink{classOzoneCPU_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\item 
void \hyperlink{classOzoneCPU_a2d698ff909513b48a1263f8a5440e067}{demapPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
void \hyperlink{classOzoneCPU_ac8a36d45a839b07f50b73f1eee119615}{demapInstPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
void \hyperlink{classOzoneCPU_a26789603cc94992d18f8ddedfff96acf}{demapDataPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
{\footnotesize template$<$class T $>$ }\\\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classOzoneCPU_a114fc97babb72af291378f2d42f0b445}{read} (\hyperlink{classRequest}{Request} $\ast$req, T \&data, int load\_\-idx)
\item 
{\footnotesize template$<$class T $>$ }\\\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classOzoneCPU_aa934cdc9883884b14ba62daa03c2c171}{write} (\hyperlink{classRequest}{Request} $\ast$req, T \&data, int store\_\-idx)
\item 
void \hyperlink{classOzoneCPU_a24cd8db837a73b879041bf33da7b2064}{squashFromTC} ()
\item 
void \hyperlink{classOzoneCPU_a80587b4fe043bbe1995536cb3b361588}{dumpInsts} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classOzoneCPU_a5f42e07ae335dff417664e91518c7f1e}{hwrei} ()
\item 
bool \hyperlink{classOzoneCPU_a461205960be9d52e9beda48a77e9c600}{simPalCheck} (int palFunc)
\item 
void \hyperlink{classOzoneCPU_a45387b6e4a00dd0948cb94c3abfa06f3}{processInterrupts} ()
\item 
void \hyperlink{classOzoneCPU_afb9b1cbbf52b94f9a2da780a3cc4586b}{syscall} (uint64\_\-t \&callnum)
\item 
\hyperlink{classThreadContext}{ThreadContext} $\ast$ \hyperlink{classOzoneCPU_ad33756f3e96ee445dca8d69b1dd8709c}{tcBase} ()
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classOzoneCPU_1_1OzoneTC}{OzoneTC} \hyperlink{classOzoneCPU_a5daecabb7030478be0d16e7de1eed266}{ozoneTC}
\item 
\hyperlink{classThreadContext}{ThreadContext} $\ast$ \hyperlink{classOzoneCPU_a4455a4759e69e5ebe68ae7298cbcc37d}{tc}
\item 
\hyperlink{classThreadContext}{ThreadContext} $\ast$ \hyperlink{classOzoneCPU_ad1f4c9549fcd6bc1f9da3973e6abd4e5}{checkerTC}
\item 
int \hyperlink{classOzoneCPU_a19e374b98940ff65bd4d9d17f198738c}{instcount}
\item 
std::set$<$ \hyperlink{inst__seq_8hh_a258d93d98edaedee089435c19ea2ea2e}{InstSeqNum} $>$ \hyperlink{classOzoneCPU_a106a511a9cd554b128e50e5ed3bb601f}{snList}
\item 
std::set$<$ \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} $>$ \hyperlink{classOzoneCPU_a286f0c8474a26561e538e1c80bcfcacd}{lockAddrList}
\item 
\hyperlink{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{classOzoneCPU_a6cdf6e6db875a442f3ab6db542bd2bb5}{\_\-status}
\item 
int \hyperlink{classOzoneCPU_a823cf9753f27fd4c4fcca316a570c304}{switchCount}
\item 
bool \hyperlink{classOzoneCPU_a60dc78ede18ae1c296442fd0d1cde61b}{interval\_\-stats}
\item 
TheISA::TLB $\ast$ \hyperlink{classOzoneCPU_abcb37ddc11515555d8484702697bc4bb}{itb}
\item 
TheISA::TLB $\ast$ \hyperlink{classOzoneCPU_ad2fd039621f87592c4b344d4f8948e78}{dtb}
\begin{DoxyCompactList}\small\item\em choose inline that I chose dtb,itb is Data and Instructino TLB. \item\end{DoxyCompactList}\item 
\hyperlink{classSystem}{System} $\ast$ \hyperlink{classOzoneCPU_af27ccd765f13a4b7bd119dc7579e2746}{system}
\begin{DoxyCompactList}\small\item\em initialize section \item\end{DoxyCompactList}\item 
\hyperlink{classFrontEnd}{FrontEnd} $\ast$ \hyperlink{classOzoneCPU_a67c762418bb2017cb2dce5a0c94f0788}{frontEnd}
\item 
\hyperlink{classBackEnd}{BackEnd} $\ast$ \hyperlink{classOzoneCPU_af59b0af2f4e41305c729ac6e36fd7803}{backEnd}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classOzoneCPU_a1431f3f73435dd9b1c68e7e3a303ada0}{numInst}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classOzoneCPU_add074e8bdc5b62781b8ef02d666dc6b1}{startNumInst}
\item 
\hyperlink{inst__seq_8hh_a258d93d98edaedee089435c19ea2ea2e}{InstSeqNum} \hyperlink{classOzoneCPU_a5f72a799d8b189b4fccda3cde457145e}{globalSeqNum}
\item 
\hyperlink{classTimeBuffer}{TimeBuffer}$<$ \hyperlink{structOzoneCPU_1_1CommStruct}{CommStruct} $>$ \hyperlink{classOzoneCPU_a56544a9a5a169c4823c2adbb5e1d9e93}{comm}
\item 
bool \hyperlink{classOzoneCPU_a58989cf25fa8791be696b307e8ee430d}{decoupledFrontEnd}
\item 
bool \hyperlink{classOzoneCPU_aa062c7f3423632ca66107fdbb9d38131}{lockFlag}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classOzoneCPU_abb746a633705067014bd46e175928a51}{quiesceCycles}
\item 
\hyperlink{classChecker}{Checker}$<$ \hyperlink{classOzoneCPU_a028ce10889c5f6450239d9e9a7347976}{DynInstPtr} $>$ $\ast$ \hyperlink{classOzoneCPU_af07b45c0b87d6672f4066d2c189013f9}{checker}
\end{DoxyCompactItemize}
\subsection*{Private 型}
\begin{DoxyCompactItemize}
\item 
typedef Impl::FrontEnd \hyperlink{classOzoneCPU_abe8e1d8243582d5024a1076f6091d9fe}{FrontEnd}
\item 
typedef Impl::BackEnd \hyperlink{classOzoneCPU_a3de526baa0cbb2b55bf669a6f7bf81cc}{BackEnd}
\item 
typedef Impl::DynInst \hyperlink{classOzoneCPU_ab741745c86a14c765b999c11167636d9}{DynInst}
\item 
typedef Impl::DynInstPtr \hyperlink{classOzoneCPU_a028ce10889c5f6450239d9e9a7347976}{DynInstPtr}
\item 
typedef TheISA::FloatReg \hyperlink{classOzoneCPU_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg}
\item 
typedef TheISA::FloatRegBits \hyperlink{classOzoneCPU_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits}
\item 
typedef TheISA::MiscReg \hyperlink{classOzoneCPU_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg}
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classOzoneCPU_a5bc22ffa39321290ee497bef49ba9523}{scheduleTickEvent} (int delay)
\begin{DoxyCompactList}\small\item\em Schedule tick event, regardless of its current state. \item\end{DoxyCompactList}\item 
void \hyperlink{classOzoneCPU_ad819e7898bd94721d107a35fde764390}{unscheduleTickEvent} ()
\begin{DoxyCompactList}\small\item\em Unschedule tick event, regardless of its current state. \item\end{DoxyCompactList}\item 
\hyperlink{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{classOzoneCPU_a2ad9e92a82d6f783b3061584729c2f4a}{status} () const 
\item 
void \hyperlink{classOzoneCPU_acdf331c877974ed8697216475a21998d}{setStatus} (\hyperlink{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} new\_\-status)
\item 
virtual void \hyperlink{classOzoneCPU_a1fc25b2b1267600be79d406c2da0f465}{activateContext} (int thread\_\-num, int delay)
\item 
virtual void \hyperlink{classOzoneCPU_ad5581eb9bb3abf5f320e3a7d43485601}{suspendContext} (int thread\_\-num)
\item 
virtual void \hyperlink{classOzoneCPU_a24e82fbf299a24c7cb6e2dd33f14e94d}{deallocateContext} (int thread\_\-num, int delay)
\item 
virtual void \hyperlink{classOzoneCPU_a2b63d5ec5d5563f38d63ab0ac6f937f3}{haltContext} (int thread\_\-num)
\item 
virtual void \hyperlink{classOzoneCPU_a4dc637449366fcdfc4e764cdf12d9b11}{regStats} ()
\item 
virtual void \hyperlink{classOzoneCPU_a65880e61108132689a1bd769b9187fb7}{resetStats} ()
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structOzoneThreadState}{OzoneThreadState}$<$ Impl $>$ \hyperlink{classOzoneCPU_a46c1be14c8c6673c367ce5c278305858}{thread}
\item 
\hyperlink{structOzoneCPU_1_1TickEvent}{TickEvent} \hyperlink{classOzoneCPU_aa36b8e894416f0ec98f701ab08f2ac22}{tickEvent}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classOzoneCPU_a9c78b70028e5df92b15a6fd9c56e5acf}{numLoad}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classOzoneCPU_abc2dac603f413be8cd5f63b5c0b2d48d}{startNumLoad}
\item 
\hyperlink{classStats_1_1Average}{Stats::Average} \hyperlink{classOzoneCPU_a40be38a691cf502b6ba46aaefd86dc77}{notIdleFraction}
\item 
\hyperlink{classStats_1_1Formula}{Stats::Formula} \hyperlink{classOzoneCPU_a591131fa4ec30e59631a01f16393430e}{idleFraction}
\end{DoxyCompactItemize}


\subsection{説明}
\subsubsection*{template$<$class Impl$>$ class OzoneCPU$<$ Impl $>$}

Light weight out of order CPU model that approximates an out of order CPU. It is separated into a front end and a back end, with the template parameter Impl describing the classes used for each. The goal is to be able to specify through the Impl the class to use for the front end and back end, with different classes used to model different levels of detail. 

\subsection{型定義}
\hypertarget{classOzoneCPU_a3de526baa0cbb2b55bf669a6f7bf81cc}{
\index{OzoneCPU@{OzoneCPU}!BackEnd@{BackEnd}}
\index{BackEnd@{BackEnd}!OzoneCPU@{OzoneCPU}}
\subsubsection[{BackEnd}]{\setlength{\rightskip}{0pt plus 5cm}typedef Impl::BackEnd {\bf BackEnd}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_a3de526baa0cbb2b55bf669a6f7bf81cc}
\hypertarget{classOzoneCPU_ab741745c86a14c765b999c11167636d9}{
\index{OzoneCPU@{OzoneCPU}!DynInst@{DynInst}}
\index{DynInst@{DynInst}!OzoneCPU@{OzoneCPU}}
\subsubsection[{DynInst}]{\setlength{\rightskip}{0pt plus 5cm}typedef Impl::DynInst {\bf DynInst}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_ab741745c86a14c765b999c11167636d9}
\hypertarget{classOzoneCPU_a028ce10889c5f6450239d9e9a7347976}{
\index{OzoneCPU@{OzoneCPU}!DynInstPtr@{DynInstPtr}}
\index{DynInstPtr@{DynInstPtr}!OzoneCPU@{OzoneCPU}}
\subsubsection[{DynInstPtr}]{\setlength{\rightskip}{0pt plus 5cm}typedef Impl::DynInstPtr {\bf DynInstPtr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_a028ce10889c5f6450239d9e9a7347976}
\hypertarget{classOzoneCPU_a75484259f1855aabc8d74c6eb1cfe186}{
\index{OzoneCPU@{OzoneCPU}!FloatReg@{FloatReg}}
\index{FloatReg@{FloatReg}!OzoneCPU@{OzoneCPU}}
\subsubsection[{FloatReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatReg {\bf FloatReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_a75484259f1855aabc8d74c6eb1cfe186}
\hypertarget{classOzoneCPU_aab5eeae86499f9bfe15ef79360eccc64}{
\index{OzoneCPU@{OzoneCPU}!FloatRegBits@{FloatRegBits}}
\index{FloatRegBits@{FloatRegBits}!OzoneCPU@{OzoneCPU}}
\subsubsection[{FloatRegBits}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatRegBits {\bf FloatRegBits}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_aab5eeae86499f9bfe15ef79360eccc64}
\hypertarget{classOzoneCPU_abe8e1d8243582d5024a1076f6091d9fe}{
\index{OzoneCPU@{OzoneCPU}!FrontEnd@{FrontEnd}}
\index{FrontEnd@{FrontEnd}!OzoneCPU@{OzoneCPU}}
\subsubsection[{FrontEnd}]{\setlength{\rightskip}{0pt plus 5cm}typedef Impl::FrontEnd {\bf FrontEnd}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_abe8e1d8243582d5024a1076f6091d9fe}
\hypertarget{classOzoneCPU_ad0869a9831e79c51005b1444fa0a9127}{
\index{OzoneCPU@{OzoneCPU}!ImplState@{ImplState}}
\index{ImplState@{ImplState}!OzoneCPU@{OzoneCPU}}
\subsubsection[{ImplState}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf OzoneThreadState}$<$Impl$>$ {\bf ImplState}}}
\label{classOzoneCPU_ad0869a9831e79c51005b1444fa0a9127}
\hypertarget{classOzoneCPU_aaf5f073a387db0556d1db4bcc45428bc}{
\index{OzoneCPU@{OzoneCPU}!MiscReg@{MiscReg}}
\index{MiscReg@{MiscReg}!OzoneCPU@{OzoneCPU}}
\subsubsection[{MiscReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::MiscReg {\bf MiscReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_aaf5f073a387db0556d1db4bcc45428bc}
\hypertarget{classOzoneCPU_a818e103eae798a24a06a0a34631849ea}{
\index{OzoneCPU@{OzoneCPU}!Params@{Params}}
\index{Params@{Params}!OzoneCPU@{OzoneCPU}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef Impl::Params {\bf Params}}}
\label{classOzoneCPU_a818e103eae798a24a06a0a34631849ea}


\subsection{列挙型}
\hypertarget{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}{
\index{OzoneCPU@{OzoneCPU}!Status@{Status}}
\index{Status@{Status}!OzoneCPU@{OzoneCPU}}
\subsubsection[{Status}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Status}}}
\label{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{Running@{Running}!OzoneCPU@{OzoneCPU}}\index{OzoneCPU@{OzoneCPU}!Running@{Running}}\item[{\em 
\hypertarget{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb}{
Running}
\label{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb}
}]\index{Idle@{Idle}!OzoneCPU@{OzoneCPU}}\index{OzoneCPU@{OzoneCPU}!Idle@{Idle}}\item[{\em 
\hypertarget{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19}{
Idle}
\label{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19}
}]\index{SwitchedOut@{SwitchedOut}!OzoneCPU@{OzoneCPU}}\index{OzoneCPU@{OzoneCPU}!SwitchedOut@{SwitchedOut}}\item[{\em 
\hypertarget{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba2c25b24188e2b53c8706769167a82779}{
SwitchedOut}
\label{classOzoneCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba2c25b24188e2b53c8706769167a82779}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
271                 {
272         Running,
273         Idle,
274         SwitchedOut
275     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classOzoneCPU_ae0d0d26a28681a61d08286e5dfb85cb6}{
\index{OzoneCPU@{OzoneCPU}!OzoneCPU@{OzoneCPU}}
\index{OzoneCPU@{OzoneCPU}!OzoneCPU@{OzoneCPU}}
\subsubsection[{OzoneCPU}]{\setlength{\rightskip}{0pt plus 5cm}{\bf OzoneCPU} ({\bf Params} $\ast$ {\em params})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_ae0d0d26a28681a61d08286e5dfb85cb6}



\begin{DoxyCode}
87     : BaseCPU(p), thread(this, 0, p->workload[0], 0), tickEvent(this,
88             p->width),
89 #ifndef NDEBUG
90       instcount(0),
91 #endif
92       comm(5, 5)
93 {
94     frontEnd = new FrontEnd(p);
95     backEnd = new BackEnd(p);
96 
97     _status = Idle;
98 
99     if (p->checker) {
100         BaseCPU *temp_checker = p->checker;
101         checker = dynamic_cast<Checker<DynInstPtr> *>(temp_checker);
102         checker->setSystem(p->system);
103         checkerTC = new CheckerThreadContext<OzoneTC>(&ozoneTC, checker);
104         thread.tc = checkerTC;
105         tc = checkerTC;
106     } else {
107         // If checker is not being used, then the xcProxy points
108         // directly to the CPU's ExecContext.
109         checker = NULL;
110         thread.tc = &ozoneTC;
111         tc = &ozoneTC;
112     }
113 
114     ozoneTC.cpu = this;
115     ozoneTC.thread = &thread;
116 
117     thread.noSquashFromTC = false;
118 
119     itb = p->itb;
120     dtb = p->dtb;
121 
122     if (FullSystem) {
123         // Setup thread state stuff.
124         thread.cpu = this;
125         thread.setTid(0);
126 
127         thread.quiesceEvent = new EndQuiesceEvent(tc);
128 
129         system = p->system;
130         physmem = p->system->physmem;
131 
132         if (p->profile) {
133             thread.profile = new FunctionProfile(p->system->kernelSymtab);
134             // @todo: This might be better as an ThreadContext instead of
135             // OzoneTC
136             Callback *cb =
137                 new MakeCallback<OzoneTC,
138                 &OzoneTC::dumpFuncProfile>(&ozoneTC);
139             registerExitCallback(cb);
140         }
141 
142         // let's fill with a dummy node for now so we don't get a segfault
143         // on the first cycle when there's no node available.
144         static ProfileNode dummyNode;
145         thread.profileNode = &dummyNode;
146         thread.profilePC = 3;
147     } else {
148         thread.cpu = this;
149     }
150 
151     numInst = 0;
152     startNumInst = 0;
153 
154     threadContexts.push_back(tc);
155 
156     frontEnd->setCPU(this);
157     backEnd->setCPU(this);
158 
159     frontEnd->setTC(tc);
160     backEnd->setTC(tc);
161 
162     frontEnd->setThreadState(&thread);
163     backEnd->setThreadState(&thread);
164 
165     frontEnd->setCommBuffer(&comm);
166     backEnd->setCommBuffer(&comm);
167 
168     frontEnd->setBackEnd(backEnd);
169     backEnd->setFrontEnd(frontEnd);
170 
171     globalSeqNum = 1;
172 
173     lockFlag = 0;
174 
175     // Setup rename table, initializing all values to ready.
176     for (int i = 0; i < TheISA::TotalNumRegs; ++i) {
177         thread.renameTable[i] = new DynInst(this);
178         thread.renameTable[i]->setResultReady();
179     }
180 
181     frontEnd->renameTable.copyFrom(thread.renameTable);
182     backEnd->renameTable.copyFrom(thread.renameTable);
183 
184     thread.connectMemPorts(tc);
185 
186     DPRINTF(OzoneCPU, "OzoneCPU: Created Ozone cpu object.\n");
187 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a10f4512b7ceb84d889fc0057ecd2df6a}{
\index{OzoneCPU@{OzoneCPU}!$\sim$OzoneCPU@{$\sim$OzoneCPU}}
\index{$\sim$OzoneCPU@{$\sim$OzoneCPU}!OzoneCPU@{OzoneCPU}}
\subsubsection[{$\sim$OzoneCPU}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf OzoneCPU} ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classOzoneCPU_a10f4512b7ceb84d889fc0057ecd2df6a}



\begin{DoxyCode}
191 {
192 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classOzoneCPU_a1fc25b2b1267600be79d406c2da0f465}{
\index{OzoneCPU@{OzoneCPU}!activateContext@{activateContext}}
\index{activateContext@{activateContext}!OzoneCPU@{OzoneCPU}}
\subsubsection[{activateContext}]{\setlength{\rightskip}{0pt plus 5cm}void activateContext (int {\em thread\_\-num}, \/  int {\em delay})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private, virtual\mbox{]}}}}
\label{classOzoneCPU_a1fc25b2b1267600be79d406c2da0f465}



\begin{DoxyCode}
284 {
285     // Eventually change this in SMT.
286     assert(thread_num == 0);
287 
288     assert(_status == Idle);
289     notIdleFraction = 1;
290     scheduleTickEvent(delay);
291     _status = Running;
292     if (thread.quiesceEvent && thread.quiesceEvent->scheduled())
293         thread.quiesceEvent->deschedule();
294     thread.setStatus(ThreadContext::Active);
295     frontEnd->wakeFromQuiesce();
296 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a7e2d118d430dcbebd896ba39811ef03b}{
\index{OzoneCPU@{OzoneCPU}!dbg\_\-vtophys@{dbg\_\-vtophys}}
\index{dbg\_\-vtophys@{dbg\_\-vtophys}!OzoneCPU@{OzoneCPU}}
\subsubsection[{dbg\_\-vtophys}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} dbg\_\-vtophys ({\bf Addr} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a7e2d118d430dcbebd896ba39811ef03b}



\begin{DoxyCode}
440 {
441     return vtophys(tc, addr);
442 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a24e82fbf299a24c7cb6e2dd33f14e94d}{
\index{OzoneCPU@{OzoneCPU}!deallocateContext@{deallocateContext}}
\index{deallocateContext@{deallocateContext}!OzoneCPU@{OzoneCPU}}
\subsubsection[{deallocateContext}]{\setlength{\rightskip}{0pt plus 5cm}void deallocateContext (int {\em thread\_\-num}, \/  int {\em delay})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private, virtual\mbox{]}}}}
\label{classOzoneCPU_a24e82fbf299a24c7cb6e2dd33f14e94d}



\begin{DoxyCode}
315 {
316     // for now, these are equivalent
317     suspendContext(thread_num);
318 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a26789603cc94992d18f8ddedfff96acf}{
\index{OzoneCPU@{OzoneCPU}!demapDataPage@{demapDataPage}}
\index{demapDataPage@{demapDataPage}!OzoneCPU@{OzoneCPU}}
\subsubsection[{demapDataPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapDataPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a26789603cc94992d18f8ddedfff96acf}



\begin{DoxyCode}
367     {
368         cpu->dtb->demap(vaddr, asn);
369     }
\end{DoxyCode}
\hypertarget{classOzoneCPU_ac8a36d45a839b07f50b73f1eee119615}{
\index{OzoneCPU@{OzoneCPU}!demapInstPage@{demapInstPage}}
\index{demapInstPage@{demapInstPage}!OzoneCPU@{OzoneCPU}}
\subsubsection[{demapInstPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapInstPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_ac8a36d45a839b07f50b73f1eee119615}



\begin{DoxyCode}
362     {
363         cpu->itb->demap(vaddr, asn);
364     }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a2d698ff909513b48a1263f8a5440e067}{
\index{OzoneCPU@{OzoneCPU}!demapPage@{demapPage}}
\index{demapPage@{demapPage}!OzoneCPU@{OzoneCPU}}
\subsubsection[{demapPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a2d698ff909513b48a1263f8a5440e067}



\begin{DoxyCode}
356     {
357         cpu->itb->demap(vaddr, asn);
358         cpu->dtb->demap(vaddr, asn);
359     }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a80587b4fe043bbe1995536cb3b361588}{
\index{OzoneCPU@{OzoneCPU}!dumpInsts@{dumpInsts}}
\index{dumpInsts@{dumpInsts}!OzoneCPU@{OzoneCPU}}
\subsubsection[{dumpInsts}]{\setlength{\rightskip}{0pt plus 5cm}void dumpInsts ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a80587b4fe043bbe1995536cb3b361588}



\begin{DoxyCode}
388 { frontEnd->dumpInsts(); }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a4f35ce7d5cb2ec57504bc2c2bc03c879}{
\index{OzoneCPU@{OzoneCPU}!getCpuPtr@{getCpuPtr}}
\index{getCpuPtr@{getCpuPtr}!OzoneCPU@{OzoneCPU}}
\subsubsection[{getCpuPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseCPU}$\ast$ getCpuPtr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a4f35ce7d5cb2ec57504bc2c2bc03c879}



\begin{DoxyCode}
299 { return this; }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a2b63d5ec5d5563f38d63ab0ac6f937f3}{
\index{OzoneCPU@{OzoneCPU}!haltContext@{haltContext}}
\index{haltContext@{haltContext}!OzoneCPU@{OzoneCPU}}
\subsubsection[{haltContext}]{\setlength{\rightskip}{0pt plus 5cm}void haltContext (int {\em thread\_\-num})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private, virtual\mbox{]}}}}
\label{classOzoneCPU_a2b63d5ec5d5563f38d63ab0ac6f937f3}



\begin{DoxyCode}
323 {
324     // for now, these are equivalent
325     suspendContext(thread_num);
326 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a5f42e07ae335dff417664e91518c7f1e}{
\index{OzoneCPU@{OzoneCPU}!hwrei@{hwrei}}
\index{hwrei@{hwrei}!OzoneCPU@{OzoneCPU}}
\subsubsection[{hwrei}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} hwrei ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a5f42e07ae335dff417664e91518c7f1e}



\begin{DoxyCode}
513 {
514     // Need to move this to ISA code
515     // May also need to make this per thread
516 
517     lockFlag = false;
518     lockAddrList.clear();
519     thread.kernelStats->hwrei();
520 
521     // FIXME: XXX check for interrupts? XXX
522     return NoFault;
523 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a02fd73d861ef2e4aabb38c0c9ff82947}{
\index{OzoneCPU@{OzoneCPU}!init@{init}}
\index{init@{init}!OzoneCPU@{OzoneCPU}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}void init ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a02fd73d861ef2e4aabb38c0c9ff82947}



\begin{DoxyCode}
378 {
379     BaseCPU::init();
380 
381     // Mark this as in syscall so it won't need to squash
382     thread.noSquashFromTC = true;
383     if (FullSystem) {
384         for (int i = 0; i < threadContexts.size(); ++i) {
385             ThreadContext *tc = threadContexts[i];
386 
387             // initialize CPU, including PC
388             TheISA::initCPU(tc, tc->contextId());
389         }
390     }
391     frontEnd->renameTable.copyFrom(thread.renameTable);
392     backEnd->renameTable.copyFrom(thread.renameTable);
393 
394     thread.noSquashFromTC = false;
395 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a45387b6e4a00dd0948cb94c3abfa06f3}{
\index{OzoneCPU@{OzoneCPU}!processInterrupts@{processInterrupts}}
\index{processInterrupts@{processInterrupts}!OzoneCPU@{OzoneCPU}}
\subsubsection[{processInterrupts}]{\setlength{\rightskip}{0pt plus 5cm}void processInterrupts ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a45387b6e4a00dd0948cb94c3abfa06f3}



\begin{DoxyCode}
528 {
529     // Check for interrupts here.  For now can copy the code that
530     // exists within isa_fullsys_traits.hh.  Also assume that thread 0
531     // is the one that handles the interrupts.
532 
533     // Check if there are any outstanding interrupts
534     //Handle the interrupts
535     Fault interrupt = this->interrupts->getInterrupt(thread.getTC());
536 
537     if (interrupt != NoFault) {
538         this->interrupts->updateIntrInfo(thread.getTC());
539         interrupt->invoke(thread.getTC());
540     }
541 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a114fc97babb72af291378f2d42f0b445}{
\index{OzoneCPU@{OzoneCPU}!read@{read}}
\index{read@{read}!OzoneCPU@{OzoneCPU}}
\subsubsection[{read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} read ({\bf Request} $\ast$ {\em req}, \/  T \& {\em data}, \/  int {\em load\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a114fc97babb72af291378f2d42f0b445}
CPU read function, forwards read to \hyperlink{classLSQ}{LSQ}. 


\begin{DoxyCode}
374     {
375         return backEnd->read(req, data, load_idx);
376     }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a4dc637449366fcdfc4e764cdf12d9b11}{
\index{OzoneCPU@{OzoneCPU}!regStats@{regStats}}
\index{regStats@{regStats}!OzoneCPU@{OzoneCPU}}
\subsubsection[{regStats}]{\setlength{\rightskip}{0pt plus 5cm}void regStats ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private, virtual\mbox{]}}}}
\label{classOzoneCPU_a4dc637449366fcdfc4e764cdf12d9b11}



\begin{DoxyCode}
331 {
332     using namespace Stats;
333 
334     BaseCPU::regStats();
335 
336     thread.numInsts
337         .name(name() + ".num_insts")
338         .desc("Number of instructions executed")
339         ;
340 
341     thread.numMemRefs
342         .name(name() + ".num_refs")
343         .desc("Number of memory references")
344         ;
345 
346     notIdleFraction
347         .name(name() + ".not_idle_fraction")
348         .desc("Percentage of non-idle cycles")
349         ;
350 
351     idleFraction
352         .name(name() + ".idle_fraction")
353         .desc("Percentage of idle cycles")
354         ;
355 
356     quiesceCycles
357         .name(name() + ".quiesce_cycles")
358         .desc("Number of cycles spent in quiesce")
359         ;
360 
361     idleFraction = constant(1.0) - notIdleFraction;
362 
363     frontEnd->regStats();
364     backEnd->regStats();
365 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a65880e61108132689a1bd769b9187fb7}{
\index{OzoneCPU@{OzoneCPU}!resetStats@{resetStats}}
\index{resetStats@{resetStats}!OzoneCPU@{OzoneCPU}}
\subsubsection[{resetStats}]{\setlength{\rightskip}{0pt plus 5cm}void resetStats ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private, virtual\mbox{]}}}}
\label{classOzoneCPU_a65880e61108132689a1bd769b9187fb7}



\begin{DoxyCode}
370 {
371 //    startNumInst = numInst;
372     notIdleFraction = (_status != Idle);
373 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a5bc22ffa39321290ee497bef49ba9523}{
\index{OzoneCPU@{OzoneCPU}!scheduleTickEvent@{scheduleTickEvent}}
\index{scheduleTickEvent@{scheduleTickEvent}!OzoneCPU@{OzoneCPU}}
\subsubsection[{scheduleTickEvent}]{\setlength{\rightskip}{0pt plus 5cm}void scheduleTickEvent (int {\em delay})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{classOzoneCPU_a5bc22ffa39321290ee497bef49ba9523}


Schedule tick event, regardless of its current state. 


\begin{DoxyCode}
256     {
257         if (tickEvent.squashed())
258             tickEvent.reschedule(curTick() + ticks(delay));
259         else if (!tickEvent.scheduled())
260             tickEvent.schedule(curTick() + ticks(delay));
261     }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a53e036786d17361be4c7320d39c99b84}{
\index{OzoneCPU@{OzoneCPU}!serialize@{serialize}}
\index{serialize@{serialize}!OzoneCPU@{OzoneCPU}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classOzoneCPU_a53e036786d17361be4c7320d39c99b84}



\begin{DoxyCode}
400 {
401     BaseCPU::serialize(os);
402     SERIALIZE_ENUM(_status);
403     nameOut(os, csprintf("%s.tc", name()));
404     ozoneTC.serialize(os);
405     nameOut(os, csprintf("%s.tickEvent", name()));
406     tickEvent.serialize(os);
407 
408     // Use SimpleThread's ability to checkpoint to make it easier to
409     // write out the registers.  Also make this static so it doesn't
410     // get instantiated multiple times (causes a panic in statistics).
411     static SimpleThread temp;
412 
413     nameOut(os, csprintf("%s.xc.0", name()));
414     temp.copyTC(thread.getTC());
415     temp.serialize(os);
416 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_acdf331c877974ed8697216475a21998d}{
\index{OzoneCPU@{OzoneCPU}!setStatus@{setStatus}}
\index{setStatus@{setStatus}!OzoneCPU@{OzoneCPU}}
\subsubsection[{setStatus}]{\setlength{\rightskip}{0pt plus 5cm}void setStatus ({\bf Status} {\em new\_\-status})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{classOzoneCPU_acdf331c877974ed8697216475a21998d}



\begin{DoxyCode}
321 { _status = new_status; }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a530eaaf1e3da16d4de8ec649914c8512}{
\index{OzoneCPU@{OzoneCPU}!signalSwitched@{signalSwitched}}
\index{signalSwitched@{signalSwitched}!OzoneCPU@{OzoneCPU}}
\subsubsection[{signalSwitched}]{\setlength{\rightskip}{0pt plus 5cm}void signalSwitched ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a530eaaf1e3da16d4de8ec649914c8512}



\begin{DoxyCode}
208 {
209     // Only complete the switchout when both the front end and back
210     // end have signalled they are ready to switch.
211     if (++switchCount == 2) {
212         backEnd->doSwitchOut();
213         frontEnd->doSwitchOut();
214 
215         if (checker)
216             checker->switchOut();
217 
218         _status = SwitchedOut;
219 #ifndef NDEBUG
220         // Loop through all registers
221         for (int i = 0; i < AlphaISA::TotalNumRegs; ++i) {
222             assert(thread.renameTable[i] == frontEnd->renameTable[i]);
223 
224             assert(thread.renameTable[i] == backEnd->renameTable[i]);
225 
226             DPRINTF(OzoneCPU, "Checking if register %i matches.\n", i);
227         }
228 #endif
229 
230         if (tickEvent.scheduled())
231             tickEvent.squash();
232     }
233     assert(switchCount <= 2);
234 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a461205960be9d52e9beda48a77e9c600}{
\index{OzoneCPU@{OzoneCPU}!simPalCheck@{simPalCheck}}
\index{simPalCheck@{simPalCheck}!OzoneCPU@{OzoneCPU}}
\subsubsection[{simPalCheck}]{\setlength{\rightskip}{0pt plus 5cm}bool simPalCheck (int {\em palFunc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a461205960be9d52e9beda48a77e9c600}



\begin{DoxyCode}
546 {
547     // Need to move this to ISA code
548     // May also need to make this per thread
549     thread.kernelStats->callpal(palFunc, tc);
550 
551     switch (palFunc) {
552       case PAL::halt:
553         haltContext(thread.threadId());
554         if (--System::numSystemsRunning == 0)
555             exitSimLoop("all cpus halted");
556         break;
557 
558       case PAL::bpt:
559       case PAL::bugchk:
560         if (system->breakpoint())
561             return false;
562         break;
563     }
564 
565     return true;
566 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a24cd8db837a73b879041bf33da7b2064}{
\index{OzoneCPU@{OzoneCPU}!squashFromTC@{squashFromTC}}
\index{squashFromTC@{squashFromTC}!OzoneCPU@{OzoneCPU}}
\subsubsection[{squashFromTC}]{\setlength{\rightskip}{0pt plus 5cm}void squashFromTC ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a24cd8db837a73b879041bf33da7b2064}



\begin{DoxyCode}
482 {
483     thread.noSquashFromTC = true;
484     backEnd->generateTCEvent();
485 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a2ad9e92a82d6f783b3061584729c2f4a}{
\index{OzoneCPU@{OzoneCPU}!status@{status}}
\index{status@{status}!OzoneCPU@{OzoneCPU}}
\subsubsection[{status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Status} status () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{classOzoneCPU_a2ad9e92a82d6f783b3061584729c2f4a}



\begin{DoxyCode}
320 { return _status; }
\end{DoxyCode}
\hypertarget{classOzoneCPU_ad5581eb9bb3abf5f320e3a7d43485601}{
\index{OzoneCPU@{OzoneCPU}!suspendContext@{suspendContext}}
\index{suspendContext@{suspendContext}!OzoneCPU@{OzoneCPU}}
\subsubsection[{suspendContext}]{\setlength{\rightskip}{0pt plus 5cm}void suspendContext (int {\em thread\_\-num})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private, virtual\mbox{]}}}}
\label{classOzoneCPU_ad5581eb9bb3abf5f320e3a7d43485601}



\begin{DoxyCode}
301 {
302     // Eventually change this in SMT.
303     assert(thread_num == 0);
304     // @todo: Figure out how to initially set the status properly so
305     // this is running.
306 //    assert(_status == Running);
307     notIdleFraction = 0;
308     unscheduleTickEvent();
309     _status = Idle;
310 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a05f299b443f8cc73a93d61572edc0218}{
\index{OzoneCPU@{OzoneCPU}!switchOut@{switchOut}}
\index{switchOut@{switchOut}!OzoneCPU@{OzoneCPU}}
\subsubsection[{switchOut}]{\setlength{\rightskip}{0pt plus 5cm}void switchOut ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a05f299b443f8cc73a93d61572edc0218}



\begin{DoxyCode}
197 {
198     BaseCPU::switchOut();
199     switchCount = 0;
200     // Front end needs state from back end, so switch out the back end first.
201     backEnd->switchOut();
202     frontEnd->switchOut();
203 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_afb9b1cbbf52b94f9a2da780a3cc4586b}{
\index{OzoneCPU@{OzoneCPU}!syscall@{syscall}}
\index{syscall@{syscall}!OzoneCPU@{OzoneCPU}}
\subsubsection[{syscall}]{\setlength{\rightskip}{0pt plus 5cm}void syscall (uint64\_\-t \& {\em callnum})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_afb9b1cbbf52b94f9a2da780a3cc4586b}



\begin{DoxyCode}
490 {
491     // Not sure this copy is needed, depending on how the TC proxy is made.
492     thread.renameTable.copyFrom(backEnd->renameTable);
493 
494     thread.noSquashFromTC = true;
495 
496     thread.funcExeInst++;
497 
498     DPRINTF(OzoneCPU, "FuncExeInst: %i\n", thread.funcExeInst);
499 
500     thread.process->syscall(callnum, tc);
501 
502     thread.funcExeInst--;
503 
504     thread.noSquashFromTC = false;
505 
506     frontEnd->renameTable.copyFrom(thread.renameTable);
507     backEnd->renameTable.copyFrom(thread.renameTable);
508 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_ac82d2b8d331b2e8e6854a95d2917dfa2}{
\index{OzoneCPU@{OzoneCPU}!takeOverFrom@{takeOverFrom}}
\index{takeOverFrom@{takeOverFrom}!OzoneCPU@{OzoneCPU}}
\subsubsection[{takeOverFrom}]{\setlength{\rightskip}{0pt plus 5cm}void takeOverFrom ({\bf BaseCPU} $\ast$ {\em oldCPU})}}
\label{classOzoneCPU_ac82d2b8d331b2e8e6854a95d2917dfa2}
\hypertarget{classOzoneCPU_ad33756f3e96ee445dca8d69b1dd8709c}{
\index{OzoneCPU@{OzoneCPU}!tcBase@{tcBase}}
\index{tcBase@{tcBase}!OzoneCPU@{OzoneCPU}}
\subsubsection[{tcBase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadContext}$\ast$ tcBase ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_ad33756f3e96ee445dca8d69b1dd8709c}



\begin{DoxyCode}
395 { return tc; }
\end{DoxyCode}
\hypertarget{classOzoneCPU_a873dd91783f9efb4a590aded1f70d6b0}{
\index{OzoneCPU@{OzoneCPU}!tick@{tick}}
\index{tick@{tick}!OzoneCPU@{OzoneCPU}}
\subsubsection[{tick}]{\setlength{\rightskip}{0pt plus 5cm}void tick ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_a873dd91783f9efb4a590aded1f70d6b0}



\begin{DoxyCode}
460 {
461     DPRINTF(OzoneCPU, "\n\nOzoneCPU: Ticking cpu.\n");
462 
463     _status = Running;
464     thread.renameTable[ZeroReg]->setIntResult(0);
465     thread.renameTable[ZeroReg+TheISA::FP_Reg_Base]->
466         setDoubleResult(0.0);
467 
468     comm.advance();
469     frontEnd->tick();
470     backEnd->tick();
471 
472     // check for instruction-count-based events
473     comInstEventQueue[0]->serviceEvents(numInst);
474 
475     if (!tickEvent.scheduled() && _status == Running)
476         tickEvent.schedule(curTick() + ticks(1));
477 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_ac022175ac3b2a7117d4c6c283f1ac278}{
\index{OzoneCPU@{OzoneCPU}!totalInstructions@{totalInstructions}}
\index{totalInstructions@{totalInstructions}!OzoneCPU@{OzoneCPU}}
\subsubsection[{totalInstructions}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf Counter} totalInstructions () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classOzoneCPU_ac022175ac3b2a7117d4c6c283f1ac278}



\begin{DoxyCode}
338     {
339         return numInst - startNumInst;
340     }
\end{DoxyCode}
\hypertarget{classOzoneCPU_ad819e7898bd94721d107a35fde764390}{
\index{OzoneCPU@{OzoneCPU}!unscheduleTickEvent@{unscheduleTickEvent}}
\index{unscheduleTickEvent@{unscheduleTickEvent}!OzoneCPU@{OzoneCPU}}
\subsubsection[{unscheduleTickEvent}]{\setlength{\rightskip}{0pt plus 5cm}void unscheduleTickEvent ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{classOzoneCPU_ad819e7898bd94721d107a35fde764390}


Unschedule tick event, regardless of its current state. 


\begin{DoxyCode}
265     {
266         if (tickEvent.scheduled())
267             tickEvent.squash();
268     }
\end{DoxyCode}
\hypertarget{classOzoneCPU_af22e5d6d660b97db37003ac61ac4ee49}{
\index{OzoneCPU@{OzoneCPU}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!OzoneCPU@{OzoneCPU}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classOzoneCPU_af22e5d6d660b97db37003ac61ac4ee49}



\begin{DoxyCode}
421 {
422     BaseCPU::unserialize(cp, section);
423     UNSERIALIZE_ENUM(_status);
424     ozoneTC.unserialize(cp, csprintf("%s.tc", section));
425     tickEvent.unserialize(cp, csprintf("%s.tickEvent", section));
426 
427     // Use SimpleThread's ability to checkpoint to make it easier to
428     // read in the registers.  Also make this static so it doesn't
429     // get instantiated multiple times (causes a panic in statistics).
430     static SimpleThread temp;
431 
432     temp.copyTC(thread.getTC());
433     temp.unserialize(cp, csprintf("%s.xc.0", section));
434     thread.getTC()->copyArchRegs(temp.getTC());
435 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_ae674290a26ecbd622c5160e38e8a4fe9}{
\index{OzoneCPU@{OzoneCPU}!wakeup@{wakeup}}
\index{wakeup@{wakeup}!OzoneCPU@{OzoneCPU}}
\subsubsection[{wakeup}]{\setlength{\rightskip}{0pt plus 5cm}void wakeup ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_ae674290a26ecbd622c5160e38e8a4fe9}


\hyperlink{classBaseCPU_a75101f8aee74078c8c3c1d1f3617f7cc}{BaseCPU}を再定義しています。


\begin{DoxyCode}
447 {
448     if (_status == Idle) {
449         DPRINTF(IPI,"Suspended Processor awoke\n");
450         // Hack for now.  Otherwise might have to go through the tc, or
451         // I need to figure out what's the right thing to call.
452         activateContext(thread.threadId(), 1);
453     }
454 }
\end{DoxyCode}
\hypertarget{classOzoneCPU_aa934cdc9883884b14ba62daa03c2c171}{
\index{OzoneCPU@{OzoneCPU}!write@{write}}
\index{write@{write}!OzoneCPU@{OzoneCPU}}
\subsubsection[{write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} write ({\bf Request} $\ast$ {\em req}, \/  T \& {\em data}, \/  int {\em store\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_aa934cdc9883884b14ba62daa03c2c171}
CPU write function, forwards write to \hyperlink{classLSQ}{LSQ}. 


\begin{DoxyCode}
381     {
382         return backEnd->write(req, data, store_idx);
383     }
\end{DoxyCode}
\hypertarget{classOzoneCPU_ab009616bac40c9b920ed54fccca517a9}{
\index{OzoneCPU@{OzoneCPU}!zero\_\-fill\_\-64@{zero\_\-fill\_\-64}}
\index{zero\_\-fill\_\-64@{zero\_\-fill\_\-64}!OzoneCPU@{OzoneCPU}}
\subsubsection[{zero\_\-fill\_\-64}]{\setlength{\rightskip}{0pt plus 5cm}void zero\_\-fill\_\-64 ({\bf Addr} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classOzoneCPU_ab009616bac40c9b920ed54fccca517a9}



\begin{DoxyCode}
282                                  {
283         static int warned = 0;
284         if (!warned) {
285             warn ("WH64 is not implemented");
286             warned = 1;
287         }
288     };
\end{DoxyCode}


\subsection{変数}
\hypertarget{classOzoneCPU_a6cdf6e6db875a442f3ab6db542bd2bb5}{
\index{OzoneCPU@{OzoneCPU}!\_\-status@{\_\-status}}
\index{\_\-status@{\_\-status}!OzoneCPU@{OzoneCPU}}
\subsubsection[{\_\-status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Status} {\bf \_\-status}}}
\label{classOzoneCPU_a6cdf6e6db875a442f3ab6db542bd2bb5}
\hypertarget{classOzoneCPU_af59b0af2f4e41305c729ac6e36fd7803}{
\index{OzoneCPU@{OzoneCPU}!backEnd@{backEnd}}
\index{backEnd@{backEnd}!OzoneCPU@{OzoneCPU}}
\subsubsection[{backEnd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BackEnd}$\ast$ {\bf backEnd}}}
\label{classOzoneCPU_af59b0af2f4e41305c729ac6e36fd7803}
\hypertarget{classOzoneCPU_af07b45c0b87d6672f4066d2c189013f9}{
\index{OzoneCPU@{OzoneCPU}!checker@{checker}}
\index{checker@{checker}!OzoneCPU@{OzoneCPU}}
\subsubsection[{checker}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Checker}$<${\bf DynInstPtr}$>$$\ast$ {\bf checker}}}
\label{classOzoneCPU_af07b45c0b87d6672f4066d2c189013f9}


\hyperlink{classBaseCPU_ad79de7771e2fdfe4aa9ba3d4f7e6972c}{BaseCPU}を再定義しています。\hypertarget{classOzoneCPU_ad1f4c9549fcd6bc1f9da3973e6abd4e5}{
\index{OzoneCPU@{OzoneCPU}!checkerTC@{checkerTC}}
\index{checkerTC@{checkerTC}!OzoneCPU@{OzoneCPU}}
\subsubsection[{checkerTC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadContext}$\ast$ {\bf checkerTC}}}
\label{classOzoneCPU_ad1f4c9549fcd6bc1f9da3973e6abd4e5}
\hypertarget{classOzoneCPU_a56544a9a5a169c4823c2adbb5e1d9e93}{
\index{OzoneCPU@{OzoneCPU}!comm@{comm}}
\index{comm@{comm}!OzoneCPU@{OzoneCPU}}
\subsubsection[{comm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf TimeBuffer}$<${\bf CommStruct}$>$ {\bf comm}}}
\label{classOzoneCPU_a56544a9a5a169c4823c2adbb5e1d9e93}
\hypertarget{classOzoneCPU_a58989cf25fa8791be696b307e8ee430d}{
\index{OzoneCPU@{OzoneCPU}!decoupledFrontEnd@{decoupledFrontEnd}}
\index{decoupledFrontEnd@{decoupledFrontEnd}!OzoneCPU@{OzoneCPU}}
\subsubsection[{decoupledFrontEnd}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf decoupledFrontEnd}}}
\label{classOzoneCPU_a58989cf25fa8791be696b307e8ee430d}
\hypertarget{classOzoneCPU_ad2fd039621f87592c4b344d4f8948e78}{
\index{OzoneCPU@{OzoneCPU}!dtb@{dtb}}
\index{dtb@{dtb}!OzoneCPU@{OzoneCPU}}
\subsubsection[{dtb}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::TLB$\ast$ {\bf dtb}}}
\label{classOzoneCPU_ad2fd039621f87592c4b344d4f8948e78}


choose inline that I chose dtb,itb is Data and Instructino TLB. 

\hyperlink{classBaseCPU_a6be3ef152e982fb57e224c4a32a431b7}{BaseCPU}を再定義しています。\hypertarget{classOzoneCPU_a67c762418bb2017cb2dce5a0c94f0788}{
\index{OzoneCPU@{OzoneCPU}!frontEnd@{frontEnd}}
\index{frontEnd@{frontEnd}!OzoneCPU@{OzoneCPU}}
\subsubsection[{frontEnd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FrontEnd}$\ast$ {\bf frontEnd}}}
\label{classOzoneCPU_a67c762418bb2017cb2dce5a0c94f0788}
\hypertarget{classOzoneCPU_a5f72a799d8b189b4fccda3cde457145e}{
\index{OzoneCPU@{OzoneCPU}!globalSeqNum@{globalSeqNum}}
\index{globalSeqNum@{globalSeqNum}!OzoneCPU@{OzoneCPU}}
\subsubsection[{globalSeqNum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf InstSeqNum} {\bf globalSeqNum}}}
\label{classOzoneCPU_a5f72a799d8b189b4fccda3cde457145e}
\hypertarget{classOzoneCPU_a591131fa4ec30e59631a01f16393430e}{
\index{OzoneCPU@{OzoneCPU}!idleFraction@{idleFraction}}
\index{idleFraction@{idleFraction}!OzoneCPU@{OzoneCPU}}
\subsubsection[{idleFraction}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Formula} {\bf idleFraction}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_a591131fa4ec30e59631a01f16393430e}
\hypertarget{classOzoneCPU_a19e374b98940ff65bd4d9d17f198738c}{
\index{OzoneCPU@{OzoneCPU}!instcount@{instcount}}
\index{instcount@{instcount}!OzoneCPU@{OzoneCPU}}
\subsubsection[{instcount}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf instcount}}}
\label{classOzoneCPU_a19e374b98940ff65bd4d9d17f198738c}
Count of total number of dynamic instructions in flight. \hypertarget{classOzoneCPU_a60dc78ede18ae1c296442fd0d1cde61b}{
\index{OzoneCPU@{OzoneCPU}!interval\_\-stats@{interval\_\-stats}}
\index{interval\_\-stats@{interval\_\-stats}!OzoneCPU@{OzoneCPU}}
\subsubsection[{interval\_\-stats}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf interval\_\-stats}}}
\label{classOzoneCPU_a60dc78ede18ae1c296442fd0d1cde61b}
\hypertarget{classOzoneCPU_abcb37ddc11515555d8484702697bc4bb}{
\index{OzoneCPU@{OzoneCPU}!itb@{itb}}
\index{itb@{itb}!OzoneCPU@{OzoneCPU}}
\subsubsection[{itb}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::TLB$\ast$ {\bf itb}}}
\label{classOzoneCPU_abcb37ddc11515555d8484702697bc4bb}


\hyperlink{classBaseCPU_a05093b507c1f741f2150103b12ac7056}{BaseCPU}を再定義しています。\hypertarget{classOzoneCPU_a286f0c8474a26561e538e1c80bcfcacd}{
\index{OzoneCPU@{OzoneCPU}!lockAddrList@{lockAddrList}}
\index{lockAddrList@{lockAddrList}!OzoneCPU@{OzoneCPU}}
\subsubsection[{lockAddrList}]{\setlength{\rightskip}{0pt plus 5cm}std::set$<${\bf Addr}$>$ {\bf lockAddrList}}}
\label{classOzoneCPU_a286f0c8474a26561e538e1c80bcfcacd}
\hypertarget{classOzoneCPU_aa062c7f3423632ca66107fdbb9d38131}{
\index{OzoneCPU@{OzoneCPU}!lockFlag@{lockFlag}}
\index{lockFlag@{lockFlag}!OzoneCPU@{OzoneCPU}}
\subsubsection[{lockFlag}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf lockFlag}}}
\label{classOzoneCPU_aa062c7f3423632ca66107fdbb9d38131}
\hypertarget{classOzoneCPU_a40be38a691cf502b6ba46aaefd86dc77}{
\index{OzoneCPU@{OzoneCPU}!notIdleFraction@{notIdleFraction}}
\index{notIdleFraction@{notIdleFraction}!OzoneCPU@{OzoneCPU}}
\subsubsection[{notIdleFraction}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Average} {\bf notIdleFraction}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_a40be38a691cf502b6ba46aaefd86dc77}
\hypertarget{classOzoneCPU_a1431f3f73435dd9b1c68e7e3a303ada0}{
\index{OzoneCPU@{OzoneCPU}!numInst@{numInst}}
\index{numInst@{numInst}!OzoneCPU@{OzoneCPU}}
\subsubsection[{numInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf numInst}}}
\label{classOzoneCPU_a1431f3f73435dd9b1c68e7e3a303ada0}
\hypertarget{classOzoneCPU_a9c78b70028e5df92b15a6fd9c56e5acf}{
\index{OzoneCPU@{OzoneCPU}!numLoad@{numLoad}}
\index{numLoad@{numLoad}!OzoneCPU@{OzoneCPU}}
\subsubsection[{numLoad}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf numLoad}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_a9c78b70028e5df92b15a6fd9c56e5acf}
\hypertarget{classOzoneCPU_a5daecabb7030478be0d16e7de1eed266}{
\index{OzoneCPU@{OzoneCPU}!ozoneTC@{ozoneTC}}
\index{ozoneTC@{ozoneTC}!OzoneCPU@{OzoneCPU}}
\subsubsection[{ozoneTC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf OzoneTC} {\bf ozoneTC}}}
\label{classOzoneCPU_a5daecabb7030478be0d16e7de1eed266}
\hypertarget{classOzoneCPU_abb746a633705067014bd46e175928a51}{
\index{OzoneCPU@{OzoneCPU}!quiesceCycles@{quiesceCycles}}
\index{quiesceCycles@{quiesceCycles}!OzoneCPU@{OzoneCPU}}
\subsubsection[{quiesceCycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf quiesceCycles}}}
\label{classOzoneCPU_abb746a633705067014bd46e175928a51}
\hypertarget{classOzoneCPU_a106a511a9cd554b128e50e5ed3bb601f}{
\index{OzoneCPU@{OzoneCPU}!snList@{snList}}
\index{snList@{snList}!OzoneCPU@{OzoneCPU}}
\subsubsection[{snList}]{\setlength{\rightskip}{0pt plus 5cm}std::set$<${\bf InstSeqNum}$>$ {\bf snList}}}
\label{classOzoneCPU_a106a511a9cd554b128e50e5ed3bb601f}
\hypertarget{classOzoneCPU_add074e8bdc5b62781b8ef02d666dc6b1}{
\index{OzoneCPU@{OzoneCPU}!startNumInst@{startNumInst}}
\index{startNumInst@{startNumInst}!OzoneCPU@{OzoneCPU}}
\subsubsection[{startNumInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf startNumInst}}}
\label{classOzoneCPU_add074e8bdc5b62781b8ef02d666dc6b1}
\hypertarget{classOzoneCPU_abc2dac603f413be8cd5f63b5c0b2d48d}{
\index{OzoneCPU@{OzoneCPU}!startNumLoad@{startNumLoad}}
\index{startNumLoad@{startNumLoad}!OzoneCPU@{OzoneCPU}}
\subsubsection[{startNumLoad}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf startNumLoad}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_abc2dac603f413be8cd5f63b5c0b2d48d}
\hypertarget{classOzoneCPU_a823cf9753f27fd4c4fcca316a570c304}{
\index{OzoneCPU@{OzoneCPU}!switchCount@{switchCount}}
\index{switchCount@{switchCount}!OzoneCPU@{OzoneCPU}}
\subsubsection[{switchCount}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf switchCount}}}
\label{classOzoneCPU_a823cf9753f27fd4c4fcca316a570c304}
\hypertarget{classOzoneCPU_af27ccd765f13a4b7bd119dc7579e2746}{
\index{OzoneCPU@{OzoneCPU}!system@{system}}
\index{system@{system}!OzoneCPU@{OzoneCPU}}
\subsubsection[{system}]{\setlength{\rightskip}{0pt plus 5cm}{\bf System}$\ast$ {\bf system}}}
\label{classOzoneCPU_af27ccd765f13a4b7bd119dc7579e2746}


initialize section 

\hyperlink{classBaseCPU_ab737471139f5a296e5b26e8a0e1b0744}{BaseCPU}を再定義しています。\hypertarget{classOzoneCPU_a4455a4759e69e5ebe68ae7298cbcc37d}{
\index{OzoneCPU@{OzoneCPU}!tc@{tc}}
\index{tc@{tc}!OzoneCPU@{OzoneCPU}}
\subsubsection[{tc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadContext}$\ast$ {\bf tc}}}
\label{classOzoneCPU_a4455a4759e69e5ebe68ae7298cbcc37d}
\hypertarget{classOzoneCPU_a46c1be14c8c6673c367ce5c278305858}{
\index{OzoneCPU@{OzoneCPU}!thread@{thread}}
\index{thread@{thread}!OzoneCPU@{OzoneCPU}}
\subsubsection[{thread}]{\setlength{\rightskip}{0pt plus 5cm}{\bf OzoneThreadState}$<$Impl$>$ {\bf thread}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_a46c1be14c8c6673c367ce5c278305858}
\hypertarget{classOzoneCPU_aa36b8e894416f0ec98f701ab08f2ac22}{
\index{OzoneCPU@{OzoneCPU}!tickEvent@{tickEvent}}
\index{tickEvent@{tickEvent}!OzoneCPU@{OzoneCPU}}
\subsubsection[{tickEvent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf TickEvent} {\bf tickEvent}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classOzoneCPU_aa36b8e894416f0ec98f701ab08f2ac22}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/ozone/\hyperlink{ozone_2cpu_8hh}{cpu.hh}\item 
cpu/ozone/\hyperlink{ozone_2cpu__impl_8hh}{cpu\_\-impl.hh}\end{DoxyCompactItemize}
