<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pci › pci-ar71xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci-ar71xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Atheros AR71xx PCI host controller driver</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008-2011 Gabor Juhos &lt;juhosg@openwrt.org&gt;</span>
<span class="cm"> *  Copyright (C) 2008 Imre Kaloz &lt;kaloz@openwrt.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Parts of this file are based on Atheros&#39; 2.6.15 BSP</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License version 2 as published</span>
<span class="cm"> *  by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/resource.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/pci_regs.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cp">#include &lt;asm/mach-ath79/ar71xx_regs.h&gt;</span>
<span class="cp">#include &lt;asm/mach-ath79/ath79.h&gt;</span>
<span class="cp">#include &lt;asm/mach-ath79/pci.h&gt;</span>

<span class="cp">#define AR71XX_PCI_MEM_BASE	0x10000000</span>
<span class="cp">#define AR71XX_PCI_MEM_SIZE	0x08000000</span>

<span class="cp">#define AR71XX_PCI_WIN0_OFFS		0x10000000</span>
<span class="cp">#define AR71XX_PCI_WIN1_OFFS		0x11000000</span>
<span class="cp">#define AR71XX_PCI_WIN2_OFFS		0x12000000</span>
<span class="cp">#define AR71XX_PCI_WIN3_OFFS		0x13000000</span>
<span class="cp">#define AR71XX_PCI_WIN4_OFFS		0x14000000</span>
<span class="cp">#define AR71XX_PCI_WIN5_OFFS		0x15000000</span>
<span class="cp">#define AR71XX_PCI_WIN6_OFFS		0x16000000</span>
<span class="cp">#define AR71XX_PCI_WIN7_OFFS		0x07000000</span>

<span class="cp">#define AR71XX_PCI_CFG_BASE		\</span>
<span class="cp">	(AR71XX_PCI_MEM_BASE + AR71XX_PCI_WIN7_OFFS + 0x10000)</span>
<span class="cp">#define AR71XX_PCI_CFG_SIZE		0x100</span>

<span class="cp">#define AR71XX_PCI_REG_CRP_AD_CBE	0x00</span>
<span class="cp">#define AR71XX_PCI_REG_CRP_WRDATA	0x04</span>
<span class="cp">#define AR71XX_PCI_REG_CRP_RDDATA	0x08</span>
<span class="cp">#define AR71XX_PCI_REG_CFG_AD		0x0c</span>
<span class="cp">#define AR71XX_PCI_REG_CFG_CBE		0x10</span>
<span class="cp">#define AR71XX_PCI_REG_CFG_WRDATA	0x14</span>
<span class="cp">#define AR71XX_PCI_REG_CFG_RDDATA	0x18</span>
<span class="cp">#define AR71XX_PCI_REG_PCI_ERR		0x1c</span>
<span class="cp">#define AR71XX_PCI_REG_PCI_ERR_ADDR	0x20</span>
<span class="cp">#define AR71XX_PCI_REG_AHB_ERR		0x24</span>
<span class="cp">#define AR71XX_PCI_REG_AHB_ERR_ADDR	0x28</span>

<span class="cp">#define AR71XX_PCI_CRP_CMD_WRITE	0x00010000</span>
<span class="cp">#define AR71XX_PCI_CRP_CMD_READ		0x00000000</span>
<span class="cp">#define AR71XX_PCI_CFG_CMD_READ		0x0000000a</span>
<span class="cp">#define AR71XX_PCI_CFG_CMD_WRITE	0x0000000b</span>

<span class="cp">#define AR71XX_PCI_INT_CORE		BIT(4)</span>
<span class="cp">#define AR71XX_PCI_INT_DEV2		BIT(2)</span>
<span class="cp">#define AR71XX_PCI_INT_DEV1		BIT(1)</span>
<span class="cp">#define AR71XX_PCI_INT_DEV0		BIT(0)</span>

<span class="cp">#define AR71XX_PCI_IRQ_COUNT		5</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">ar71xx_pci_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ar71xx_pcicfg_base</span><span class="p">;</span>

<span class="cm">/* Byte lane enable bits */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">ar71xx_pci_ble_table</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x0</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0xe</span><span class="p">,</span> <span class="mh">0xd</span><span class="p">,</span> <span class="mh">0xb</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0xc</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0xf</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">ar71xx_pci_read_mask</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">ar71xx_pci_get_ble</span><span class="p">(</span><span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">local</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">t</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">ar71xx_pci_ble_table</span><span class="p">[</span><span class="n">size</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">][</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">];</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="mh">0xf</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">&lt;&lt;=</span> <span class="p">(</span><span class="n">local</span><span class="p">)</span> <span class="o">?</span> <span class="mi">20</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">t</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">ar71xx_pci_bus_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				      <span class="kt">int</span> <span class="n">where</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* type 0 */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		      <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* type 1 */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">|</span>
		      <span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ar71xx_pci_check_error</span><span class="p">(</span><span class="kt">int</span> <span class="n">quiet</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ar71xx_pcicfg_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pci_err</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ahb_err</span><span class="p">;</span>

	<span class="n">pci_err</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_PCI_ERR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">quiet</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">addr</span><span class="p">;</span>

			<span class="n">addr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_PCI_ERR_ADDR</span><span class="p">);</span>
			<span class="n">pr_crit</span><span class="p">(</span><span class="s">&quot;ar71xx: %s bus error %d at addr 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="s">&quot;PCI&quot;</span><span class="p">,</span> <span class="n">pci_err</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* clear PCI error status */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">pci_err</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_PCI_ERR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ahb_err</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_AHB_ERR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ahb_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">quiet</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">addr</span><span class="p">;</span>

			<span class="n">addr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_AHB_ERR_ADDR</span><span class="p">);</span>
			<span class="n">pr_crit</span><span class="p">(</span><span class="s">&quot;ar71xx: %s bus error %d at addr 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="s">&quot;AHB&quot;</span><span class="p">,</span> <span class="n">ahb_err</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* clear AHB error status */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ahb_err</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_AHB_ERR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">ahb_err</span> <span class="o">|</span> <span class="n">pci_err</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ar71xx_pci_local_write</span><span class="p">(</span><span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ar71xx_pcicfg_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ad_cbe</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">value</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">));</span>

	<span class="n">ad_cbe</span> <span class="o">=</span> <span class="n">AR71XX_PCI_CRP_CMD_WRITE</span> <span class="o">|</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">ad_cbe</span> <span class="o">|=</span> <span class="n">ar71xx_pci_get_ble</span><span class="p">(</span><span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ad_cbe</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_CRP_AD_CBE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_CRP_WRDATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ar71xx_pci_set_cfgaddr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
					 <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ar71xx_pcicfg_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">addr</span> <span class="o">=</span> <span class="n">ar71xx_pci_bus_addr</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_CFG_AD</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">cmd</span> <span class="o">|</span> <span class="n">ar71xx_pci_get_ble</span><span class="p">(</span><span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
		     <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_CFG_CBE</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ar71xx_pci_check_error</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ar71xx_pci_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ar71xx_pcicfg_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
	<span class="n">data</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ar71xx_pci_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">ar71xx_pci_set_cfgaddr</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
				     <span class="n">AR71XX_PCI_CFG_CMD_READ</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_CFG_RDDATA</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ar71xx_pci_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="n">ar71xx_pci_read_mask</span><span class="p">[</span><span class="n">size</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">];</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ar71xx_pci_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				   <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ar71xx_pcicfg_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">value</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ar71xx_pci_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">ar71xx_pci_set_cfgaddr</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
				     <span class="n">AR71XX_PCI_CFG_CMD_WRITE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_PCI_REG_CFG_WRDATA</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ar71xx_pci_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">ar71xx_pci_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span>	<span class="o">=</span> <span class="n">ar71xx_pci_read_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>	<span class="o">=</span> <span class="n">ar71xx_pci_write_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">ar71xx_pci_io_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;PCI IO space&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">ar71xx_pci_mem_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;PCI memory space&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">AR71XX_PCI_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="n">AR71XX_PCI_MEM_BASE</span> <span class="o">+</span> <span class="n">AR71XX_PCI_MEM_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_MEM</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="n">ar71xx_pci_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pci_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ar71xx_pci_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ar71xx_pci_mem_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ar71xx_pci_io_resource</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar71xx_pci_irq_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ath79_reset_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pending</span><span class="p">;</span>

	<span class="n">pending</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">AR71XX_PCI_INT_DEV0</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_PCI_IRQ</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">AR71XX_PCI_INT_DEV1</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_PCI_IRQ</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">AR71XX_PCI_INT_DEV2</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_PCI_IRQ</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">AR71XX_PCI_INT_CORE</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_PCI_IRQ</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>

	<span class="k">else</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar71xx_pci_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ATH79_PCI_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ath79_reset_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">t</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_ENABLE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">t</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_ENABLE</span><span class="p">);</span>

	<span class="cm">/* flush write */</span>
	<span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar71xx_pci_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ATH79_PCI_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ath79_reset_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">t</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_ENABLE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">t</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_ENABLE</span><span class="p">);</span>

	<span class="cm">/* flush write */</span>
	<span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ar71xx_pci_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;AR71XX PCI&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">ar71xx_pci_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">ar71xx_pci_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">ar71xx_pci_irq_mask</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">ar71xx_pci_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ath79_reset_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_ENABLE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_PCI_INT_STATUS</span><span class="p">);</span>

	<span class="n">BUILD_BUG_ON</span><span class="p">(</span><span class="n">ATH79_PCI_IRQ_COUNT</span> <span class="o">&lt;</span> <span class="n">AR71XX_PCI_IRQ_COUNT</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">ATH79_PCI_IRQ_BASE</span><span class="p">;</span>
	     <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ATH79_PCI_IRQ_BASE</span> <span class="o">+</span> <span class="n">AR71XX_PCI_IRQ_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ar71xx_pci_irq_chip</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_IP2</span><span class="p">,</span> <span class="n">ar71xx_pci_irq_handler</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">ar71xx_pci_reset</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ddr_base</span> <span class="o">=</span> <span class="n">ath79_ddr_base</span><span class="p">;</span>

	<span class="n">ath79_device_reset_set</span><span class="p">(</span><span class="n">AR71XX_RESET_PCI_BUS</span> <span class="o">|</span> <span class="n">AR71XX_RESET_PCI_CORE</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="n">ath79_device_reset_clear</span><span class="p">(</span><span class="n">AR71XX_RESET_PCI_BUS</span> <span class="o">|</span> <span class="n">AR71XX_RESET_PCI_CORE</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">AR71XX_PCI_WIN0_OFFS</span><span class="p">,</span> <span class="n">ddr_base</span> <span class="o">+</span> <span class="n">AR71XX_DDR_REG_PCI_WIN0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">AR71XX_PCI_WIN1_OFFS</span><span class="p">,</span> <span class="n">ddr_base</span> <span class="o">+</span> <span class="n">AR71XX_DDR_REG_PCI_WIN1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">AR71XX_PCI_WIN2_OFFS</span><span class="p">,</span> <span class="n">ddr_base</span> <span class="o">+</span> <span class="n">AR71XX_DDR_REG_PCI_WIN2</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">AR71XX_PCI_WIN3_OFFS</span><span class="p">,</span> <span class="n">ddr_base</span> <span class="o">+</span> <span class="n">AR71XX_DDR_REG_PCI_WIN3</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">AR71XX_PCI_WIN4_OFFS</span><span class="p">,</span> <span class="n">ddr_base</span> <span class="o">+</span> <span class="n">AR71XX_DDR_REG_PCI_WIN4</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">AR71XX_PCI_WIN5_OFFS</span><span class="p">,</span> <span class="n">ddr_base</span> <span class="o">+</span> <span class="n">AR71XX_DDR_REG_PCI_WIN5</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">AR71XX_PCI_WIN6_OFFS</span><span class="p">,</span> <span class="n">ddr_base</span> <span class="o">+</span> <span class="n">AR71XX_DDR_REG_PCI_WIN6</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">AR71XX_PCI_WIN7_OFFS</span><span class="p">,</span> <span class="n">ddr_base</span> <span class="o">+</span> <span class="n">AR71XX_DDR_REG_PCI_WIN7</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">__init</span> <span class="kt">int</span> <span class="nf">ar71xx_pcibios_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">t</span><span class="p">;</span>

	<span class="n">ar71xx_pcicfg_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">AR71XX_PCI_CFG_BASE</span><span class="p">,</span> <span class="n">AR71XX_PCI_CFG_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ar71xx_pcicfg_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">ar71xx_pci_reset</span><span class="p">();</span>

	<span class="cm">/* setup COMMAND register */</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">PCI_COMMAND_MEMORY</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MASTER</span> <span class="o">|</span> <span class="n">PCI_COMMAND_INVALIDATE</span>
	  <span class="o">|</span> <span class="n">PCI_COMMAND_PARITY</span> <span class="o">|</span> <span class="n">PCI_COMMAND_SERR</span> <span class="o">|</span> <span class="n">PCI_COMMAND_FAST_BACK</span><span class="p">;</span>
	<span class="n">ar71xx_pci_local_write</span><span class="p">(</span><span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>

	<span class="cm">/* clear bus errors */</span>
	<span class="n">ar71xx_pci_check_error</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">ar71xx_pci_irq_init</span><span class="p">();</span>

	<span class="n">register_pci_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ar71xx_pci_controller</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
