m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA/18.0
<<<<<<< Updated upstream
Z1 !s110 1701082934
!i10b 1
Z2 !s108 1701082934.000000
Z3 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/faculty/arch/Project/Arch-Project/Processor.vhdl|
Z4 !s107 D:/faculty/arch/Project/Arch-Project/Processor.vhdl|
Z5 =======
R1
!i10b 1
R2
R3
R4
R0
<<<<<<< Updated upstream
Z6 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R5
Z7 !s107 E:/Arch-Project/memory-elements/register.vhdl|
Z8 8E:/Arch-Project/memory-elements/memory.vhdl
R0
<<<<<<< Updated upstream
R1
!i10b 1
R2
R3
R4
R5
R1
!i10b 1
R2
R3
R4
R0
<<<<<<< Updated upstream
Z9 w1701098097
R0
<<<<<<< Updated upstream
Z10 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
DEx4 work 6 genreg 0 22 93FiE?cGCnTQYNE@47?MQ3
l21
L17
VDOE[oWSfJU;d]RFY]Pk:W0
!s100 2`kbcQKQILnk0Oc;Y^NKO1
Z11 OV;C;10.5b;63
R5
Z12 DEx4 work 9 memory_tb 0 22 _3[a2zno]9SMmAz1Ok4B13
l37
L10
Z13 VQ:4b??gG8Z_9ol0W]o@LW2
Z14 !s100 ZP@Y[S;GHhH`>TZcoKM^?0
Z15 FE:/Arch-Project/alu/mux.vhd
R0
<<<<<<< Updated upstream
R9
R0
Abehavioral
Z16 !s110 1701098100
R5
Atb_arch
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/Arch-Project/memory-elements/register.vhdl|
R7
Z18 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
<<<<<<< Updated upstream
!s110 1701238377
!i10b 1
!s108 1701238377.000000
R17
R7
R5
Z19 !s110 1701091358
!i10b 1
Z20 !s108 1701091358.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/faculty/arch/Project/Arch-Project/memory-elements/memory_testbench.vhdl|
Z22 !s107 D:/faculty/arch/Project/Arch-Project/memory-elements/memory_testbench.vhdl|
R0
<<<<<<< Updated upstream
Z23 dE:/Arch-Project
Z24 8E:/Arch-Project/memory-elements/register.vhdl
FE:/Arch-Project/memory-elements/register.vhdl
R5
Z25 8D:/faculty/arch/Project/Arch-Project/stages/memory-circuit.vhdl
Z26 FD:/faculty/arch/Project/Arch-Project/stages/memory-circuit.vhdl
l0
L5
VF5bn>35iMa2n:^OTa<5mL3
!s100 1hO;Zc^Y<MBK4CnfHSH]U1
R15
32
R16
!i10b 1
Z27 !s108 1701098100.000000
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/faculty/arch/Project/Arch-Project/stages/memory-circuit.vhdl|
Z29 !s107 D:/faculty/arch/Project/Arch-Project/stages/memory-circuit.vhdl|
!i113 1
Z30 !s107 E:/Arch-Project/alu/mux.vhd|
Z31 o-work work -2002 -explicit
Amemory_stage_architecture
R6
R18
Z32 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
DEx4 work 12 memory_stage 0 22 F5bn>35iMa2n:^OTa<5mL3
l53
L30
V;]z:4j2RWH]IL2[ll20ZI1
!s100 TKT?RJZLYc7KbL<G^YEKi0
R15
32
R16
!i10b 1
R27
R28
R29
!i113 1
R30
R31
<<<<<<< Updated upstream
Z33 tExplicit 1 CvgOpt 0
R0
>>>>>>> Stashed changes
!i113 1
R31
R9
R0
>>>>>>> Stashed changes
R18
R32
R10
DEx4 work 9 processor 0 22 CFg>mgA6QR1KSiZVnYhmG0
l21
L20
VfFSV?V;_@zmKUPK3Yz0g30
!s100 HG4mgYzT7AXN<eM`PL[Pe2
R11
32
R0
>>>>>>> Stashed changes
!i113 1
R31
R9
R0
Aarch
>>>>>>> Stashed changes
l0
L6
VCFg>mgA6QR1KSiZVnYhmG0
!s100 Bn0Jf^h4WlB?U_Rm4Y@N00
R11
32
R0
>>>>>>> Stashed changes
32
R19
!i10b 1
R20
R21
R22
!i113 1
R31
R0
>>>>>>> Stashed changes
R18
R6
R32
R0
>>>>>>> Stashed changes
!i113 1
R31
R0
>>>>>>> Stashed changes
l0
L7
V93FiE?cGCnTQYNE@47?MQ3
!s100 I`3A995Z`RVRP:oKahBd?2
R11
32
R0
>>>>>>> Stashed changes
R18
R6
R32
R10
R0
Egenericmux
Z34 w1701237770
R6
R18
R32
R10
R23
Z35 8E:/Arch-Project/alu/mux.vhd
R15
l0
L6
VdK`n@JMC3hH_>diQcWG4`2
!s100 FAJ;;DYSE8OODM85Y9A133
R11
32
Z36 !s110 1701238268
!i10b 1
Z37 !s108 1701238268.000000
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/Arch-Project/alu/mux.vhd|
R30
!i113 1
R31
R33
Abehavioral
R6
R18
R32
R10
DEx4 work 10 genericmux 0 22 dK`n@JMC3hH_>diQcWG4`2
l32
L18
VCXC<]c`OJe7UN<4oRH@ah2
!s100 Y79N@QU1JR;;A_Pi1:AUN1
R11
32
R36
!i10b 1
R37
R38
R30
!i113 1
R31
Egenreg
Z39 w1701264327
Z40 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R18
R6
R32
R10
Z41 dD:/faculty/arch/Project/Arch-Project
Z42 8D:/faculty/arch/Project/Arch-Project/memory-elements/register.vhdl
Z43 FD:/faculty/arch/Project/Arch-Project/memory-elements/register.vhdl
l0
L7
V[EJDlCee[;2AlF@eMSf]z1
!s100 MG68j<S?`K9[S4hA9SbfY3
R11
32
Z44 !s110 1701266588
!i10b 1
Z45 !s108 1701266588.000000
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/faculty/arch/Project/Arch-Project/memory-elements/register.vhdl|
Z47 !s107 D:/faculty/arch/Project/Arch-Project/memory-elements/register.vhdl|
!i113 1
R31
R33
Abehavioral
R40
R18
R6
R32
R10
DEx4 work 6 genreg 0 22 [EJDlCee[;2AlF@eMSf]z1
l23
L19
VFUNK=_<XSiL63Mbh^[WNz0
!s100 dR:^L:eh=j`h=[h2=bd7O3
R11
32
R44
!i10b 1
R45
R46
R47
!i113 1
R31
R33
Ememory
Z48 w1701240976
R40
R32
R10
R41
Z49 8D:/faculty/arch/Project/Arch-Project/memory-elements/memory.vhdl
Z50 FD:/faculty/arch/Project/Arch-Project/memory-elements/memory.vhdl
l0
L5
V0Q:nGLBRmUJ91o1^DoIM>3
!s100 m_l0QQgbDc8L9cABlTUZZ3
R11
32
R44
!i10b 1
R45
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/faculty/arch/Project/Arch-Project/memory-elements/memory.vhdl|
Z52 !s107 D:/faculty/arch/Project/Arch-Project/memory-elements/memory.vhdl|
!i113 1
R31
R33
Amemory_architecture
R40
R32
R10
DEx4 work 6 memory 0 22 0Q:nGLBRmUJ91o1^DoIM>3
l29
L25
VTnH>=CRMH7R8^0<h84SfM1
!s100 `n9zA?[zzj@?CZ5H_I1Sg3
R11
32
R44
!i10b 1
R45
R51
R52
!i113 1
R31
R33
Ememory_stage
Z53 w1701266584
R40
R32
R10
R41
R25
R26
l0
L5
VTlkg2HCzTSX7fXa4X:WQJ1
!s100 c]FzWzV[=EZa;5gV<?S:F3
R11
32
R44
!i10b 1
R45
R28
R29
!i113 1
R31
R33
Amemory_stage_architecture
R40
R32
R10
DEx4 work 12 memory_stage 0 22 Tlkg2HCzTSX7fXa4X:WQJ1
l91
L39
VRHQQfTM6cTT2cJ^7ziZnU3
!s100 04S3V^E^;7J<ShGL2FOOY2
R11
32
R44
!i10b 1
R45
R28
R29
!i113 1
R31
R33
Ememory_tb
Z54 w1701091355
Z55 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R6
R18
R32
R10
R41
Z56 8D:/faculty/arch/Project/Arch-Project/memory-elements/memory_testbench.vhdl
Z57 FD:/faculty/arch/Project/Arch-Project/memory-elements/memory_testbench.vhdl
l0
L7
Z58 V_3[a2zno]9SMmAz1Ok4B13
Z59 !s100 nz2CJR>i9g:8WGK=48<2S1
R11
32
Z60 !s110 1701255464
!i10b 1
Z61 !s108 1701255464.000000
R21
R22
!i113 1
R31
R33
Atb_arch
R55
R6
R18
R32
R10
R12
l37
L10
R13
R14
R11
32
R60
!i10b 1
R61
R21
R22
!i113 1
R31
R33
Ememory_tb
R54
R55
R6
R18
R32
R10
R41
R56
R57
l0
L7
R58
R59
R11
32
R44
!i10b 1
R45
R21
R22
!i113 1
R31
R33
Atb_arch
R55
R6
R18
R32
R10
R12
l37
L10
R13
R14
R11
32
R44
!i10b 1
R45
R21
R22
!i113 1
R31
R33
En_bit_adder
R34
R6
R18
R32
R10
R23
Z62 8E:/Arch-Project/alu/n-bit-adder.vhd
Z63 FE:/Arch-Project/alu/n-bit-adder.vhd
l0
L8
VTSZ66dL1SnjU1GhZYk>iK2
!s100 cMUfJ`o>@d=T?lPGP3hbb1
R11
32
R36
!i10b 1
R37
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/Arch-Project/alu/n-bit-adder.vhd|
Z65 !s107 E:/Arch-Project/alu/n-bit-adder.vhd|
!i113 1
R31
R9
Astructural
R6
R18
R32
R10
DEx4 work 11 n_bit_adder 0 22 TSZ66dL1SnjU1GhZYk>iK2
l22
L17
V4CPN6>zb44[CYFY;0jDjV1
!s100 aDjff=M0Eg:>PT;>PZzNa3
R11
32
R36
!i10b 1
R37
R64
R65
!i113 1
R31
R9
Eone_bit_adder
R34
R6
R18
R32
R10
R23
Z66 8E:/Arch-Project/alu/one-bit-adder.vhd
Z67 FE:/Arch-Project/alu/one-bit-adder.vhd
l0
L7
Vm?1MEB?RDFfMD`5m9iT`F2
!s100 WQZiS?M;zRicfG7e7>diE1
R11
32
R36
!i10b 1
R37
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/Arch-Project/alu/one-bit-adder.vhd|
Z69 !s107 E:/Arch-Project/alu/one-bit-adder.vhd|
!i113 1
R31
R9
Astructural
R6
R18
R32
R10
DEx4 work 13 one_bit_adder 0 22 m?1MEB?RDFfMD`5m9iT`F2
l14
L13
V5aQSd]OjE:mj8B7@XY6dd1
!s100 R7WOI?NHinHFJR=D_OG;c2
R11
32
R36
!i10b 1
R37
R68
R69
!i113 1
R31
R9
Eprocessor
Z70 w1701077801
R7
R8
R18
R32
R10
Z71 8D:/faculty/arch/Project/Arch-Project/Processor.vhdl
Z72 FD:/faculty/arch/Project/Arch-Project/Processor.vhdl
R0
Eprocessor
R70
R6
R18
R32
R10
R41
R71
R72
R5
Eregfile
Z73 w1701240960
R40
R18
R6
R32
R10
R41
Z74 8D:/faculty/arch/Project/Arch-Project/memory-elements/register-file.vhdl
Z75 FD:/faculty/arch/Project/Arch-Project/memory-elements/register-file.vhdl
l0
L6
Vm?Z7i>I90HNC75TK<aWdk2
!s100 og>oEkzOP;fCg]1ZVFZCD3
R11
32
R44
!i10b 1
R45
Z76 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/faculty/arch/Project/Arch-Project/memory-elements/register-file.vhdl|
Z77 !s107 D:/faculty/arch/Project/Arch-Project/memory-elements/register-file.vhdl|
!i113 1
R31
R33
Abehavioral
R40
R18
R6
R32
R10
DEx4 work 7 regfile 0 22 m?Z7i>I90HNC75TK<aWdk2
l23
L18
V;XcBnN`Z=Wb8S4]agNnjQ2
!s100 =>g6=T8]mDcZ5MVIj=ecR1
R11
32
R44
!i10b 1
R45
R76
R77
!i113 1
R31
R33
Esignextend
R73
R6
R18
R32
R10
R41
Z78 8D:/faculty/arch/Project/Arch-Project/alu/sign-extend.vhd
Z79 FD:/faculty/arch/Project/Arch-Project/alu/sign-extend.vhd
l0
L6
VoMKB]mZ9]F]6HnZ9Re@Th0
!s100 =A=Va:YT3MQ7@dhVNBNPT2
R11
32
R44
!i10b 1
R45
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/faculty/arch/Project/Arch-Project/alu/sign-extend.vhd|
Z81 !s107 D:/faculty/arch/Project/Arch-Project/alu/sign-extend.vhd|
!i113 1
R31
R33
Abehavioral
R6
R18
R32
R10
Z82 DEx4 work 10 signextend 0 22 oMKB]mZ9]F]6HnZ9Re@Th0
l18
L17
Z83 VR4?:ZBBIXQAS9Q7>VSkan2
Z84 !s100 hAnW_:`DM7MF[3Nma53z62
R11
32
R44
!i10b 1
R45
R80
R81
!i113 1
R31
R33
Etestbench_genericmux
R34
R6
R18
R32
R10
R23
8E:/Arch-Project/alu/muxtestbench.vhd
Z85 FE:/Arch-Project/alu/muxtestbench.vhd
l0
L7
VW`PNkTjXD3AIokd1`iJWZ2
!s100 RC0<CaF_@W:>aN4H=DDj02
R11
32
R36
!i10b 1
R37
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/Arch-Project/alu/muxtestbench.vhd|
Z87 !s107 E:/Arch-Project/alu/muxtestbench.vhd|
!i113 1
R31
R9
Atest
R25
R6
R18
R32
R10
DEx4 work 20 testbench_genericmux 0 22 W`PNkTjXD3AIokd1`iJWZ2
l20
L10
V^FI<<P233ff[R0<;1zolh2
!s100 W6d3M6`8a;`9ROkTl33EK3
R11
32
R36
!i10b 1
R37
R86
R87
!i113 1
R31
R9
