; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_avg_pool2d_cat_relu_29(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, ptr addrspace(1) %13, ptr addrspace(1) %14, ptr addrspace(1) %15, i32 %16) local_unnamed_addr !dbg !7 {
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %19 = shl i32 %18, 9, !dbg !11
  %20 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %21 = shl i32 %20, 1, !dbg !12
  %22 = and i32 %21, 510, !dbg !12
  %23 = or disjoint i32 %19, %22, !dbg !13
  %24 = or disjoint i32 %23, 1, !dbg !13
  %.frozen = freeze i32 %23, !dbg !14
  %25 = sdiv i32 %.frozen, 32, !dbg !14
  %26 = mul i32 %25, 32, !dbg !15
  %.decomposed = sub i32 %.frozen, %26, !dbg !15
  %27 = srem i32 %24, 32, !dbg !15
  %28 = sdiv i32 %23, 1024, !dbg !16
  %29 = srem i32 %28, 108, !dbg !17
  %30 = shl nsw i32 %.decomposed, 1, !dbg !18
  %31 = shl nsw i32 %27, 1, !dbg !18
  %32 = shl i32 %25, 7, !dbg !19
  %33 = add i32 %30, %32, !dbg !20
  %34 = add i32 %32, %31, !dbg !20
  %35 = sext i32 %33 to i64, !dbg !21
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !21
  %37 = sext i32 %34 to i64, !dbg !21
  %38 = getelementptr float, ptr addrspace(1) %0, i64 %37, !dbg !21
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 true) #3, !dbg !22
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %38, i1 true) #3, !dbg !22
  %41 = or disjoint i32 %33, 1, !dbg !23
  %42 = or disjoint i32 %34, 1, !dbg !23
  %43 = sext i32 %41 to i64, !dbg !24
  %44 = getelementptr float, ptr addrspace(1) %0, i64 %43, !dbg !24
  %45 = sext i32 %42 to i64, !dbg !24
  %46 = getelementptr float, ptr addrspace(1) %0, i64 %45, !dbg !24
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !25
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 true) #3, !dbg !25
  %49 = add i32 %33, 64, !dbg !26
  %50 = add i32 %34, 64, !dbg !26
  %51 = sext i32 %49 to i64, !dbg !27
  %52 = getelementptr float, ptr addrspace(1) %0, i64 %51, !dbg !27
  %53 = sext i32 %50 to i64, !dbg !27
  %54 = getelementptr float, ptr addrspace(1) %0, i64 %53, !dbg !27
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %52, i1 true) #3, !dbg !28
  %56 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %54, i1 true) #3, !dbg !28
  %57 = add i32 %33, 65, !dbg !29
  %58 = add i32 %34, 65, !dbg !29
  %59 = sext i32 %57 to i64, !dbg !30
  %60 = getelementptr float, ptr addrspace(1) %0, i64 %59, !dbg !30
  %61 = sext i32 %58 to i64, !dbg !30
  %62 = getelementptr float, ptr addrspace(1) %0, i64 %61, !dbg !30
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %60, i1 true) #3, !dbg !31
  %64 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %62, i1 true) #3, !dbg !31
  %65 = sext i32 %29 to i64, !dbg !32
  %66 = getelementptr float, ptr addrspace(1) %1, i64 %65, !dbg !32
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %66, i1 true) #3, !dbg !33
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %66, i1 true) #3, !dbg !33
  %69 = getelementptr float, ptr addrspace(1) %2, i64 %65, !dbg !34
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %69, i1 true) #3, !dbg !35
  %71 = bitcast i32 %70 to float, !dbg !35
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %69, i1 true) #3, !dbg !35
  %73 = bitcast i32 %72 to float, !dbg !35
  %74 = getelementptr float, ptr addrspace(1) %3, i64 %65, !dbg !36
  %75 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %74, i1 true) #3, !dbg !37
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %74, i1 true) #3, !dbg !37
  %77 = getelementptr float, ptr addrspace(1) %4, i64 %65, !dbg !38
  %78 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 true) #3, !dbg !39
  %79 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 true) #3, !dbg !39
  %80 = fadd float %71, 0x3EE4F8B580000000, !dbg !40
  %81 = fadd float %73, 0x3EE4F8B580000000, !dbg !40
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %.not.i = icmp eq i32 %82, 0, !dbg !41
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !41
  %.not1.i = icmp eq i32 %83, 0, !dbg !41
  br i1 %.not.i, label %89, label %84, !dbg !41

84:                                               ; preds = %17
  br i1 %.not1.i, label %87, label %85, !dbg !41

85:                                               ; preds = %84
  %86 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %80) #3, !dbg !41
  br label %__nv_sqrtf.exit, !dbg !41

87:                                               ; preds = %84
  %88 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %80) #3, !dbg !41
  br label %__nv_sqrtf.exit, !dbg !41

89:                                               ; preds = %17
  br i1 %.not1.i, label %92, label %90, !dbg !41

90:                                               ; preds = %89
  %91 = tail call float @llvm.nvvm.sqrt.rn.f(float %80) #3, !dbg !41
  br label %__nv_sqrtf.exit, !dbg !41

92:                                               ; preds = %89
  %93 = tail call float @llvm.nvvm.sqrt.approx.f(float %80) #3, !dbg !41
  br label %__nv_sqrtf.exit, !dbg !41

__nv_sqrtf.exit:                                  ; preds = %85, %87, %90, %92
  %.0.i = phi float [ %86, %85 ], [ %88, %87 ], [ %91, %90 ], [ %93, %92 ], !dbg !41
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %.not.i1 = icmp eq i32 %94, 0, !dbg !41
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !41
  %.not1.i4 = icmp eq i32 %95, 0, !dbg !41
  br i1 %.not.i1, label %101, label %96, !dbg !41

96:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %99, label %97, !dbg !41

97:                                               ; preds = %96
  %98 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %81) #3, !dbg !41
  br label %__nv_sqrtf.exit5, !dbg !41

99:                                               ; preds = %96
  %100 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %81) #3, !dbg !41
  br label %__nv_sqrtf.exit5, !dbg !41

101:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %104, label %102, !dbg !41

102:                                              ; preds = %101
  %103 = tail call float @llvm.nvvm.sqrt.rn.f(float %81) #3, !dbg !41
  br label %__nv_sqrtf.exit5, !dbg !41

104:                                              ; preds = %101
  %105 = tail call float @llvm.nvvm.sqrt.approx.f(float %81) #3, !dbg !41
  br label %__nv_sqrtf.exit5, !dbg !41

__nv_sqrtf.exit5:                                 ; preds = %97, %99, %102, %104
  %.0.i3 = phi float [ %98, %97 ], [ %100, %99 ], [ %103, %102 ], [ %105, %104 ], !dbg !41
  %106 = bitcast i32 %48 to float, !dbg !25
  %107 = bitcast i32 %40 to float, !dbg !22
  %108 = fadd float %107, %106, !dbg !42
  %109 = bitcast i32 %56 to float, !dbg !28
  %110 = fadd float %108, %109, !dbg !43
  %111 = bitcast i32 %64 to float, !dbg !31
  %112 = fadd float %110, %111, !dbg !44
  %113 = fmul float %112, 2.500000e-01, !dbg !45
  %114 = bitcast i32 %68 to float, !dbg !33
  %115 = fsub float %113, %114, !dbg !46
  %116 = bitcast i32 %47 to float, !dbg !25
  %117 = bitcast i32 %39 to float, !dbg !22
  %118 = fadd float %117, %116, !dbg !42
  %119 = bitcast i32 %55 to float, !dbg !28
  %120 = fadd float %118, %119, !dbg !43
  %121 = bitcast i32 %63 to float, !dbg !31
  %122 = fadd float %120, %121, !dbg !44
  %123 = fmul float %122, 2.500000e-01, !dbg !45
  %124 = bitcast i32 %67 to float, !dbg !33
  %125 = fsub float %123, %124, !dbg !46
  %126 = bitcast i32 %79 to float, !dbg !39
  %127 = bitcast i32 %78 to float, !dbg !39
  %128 = bitcast i32 %76 to float, !dbg !37
  %129 = bitcast i32 %75 to float, !dbg !37
  %.frozen6 = freeze i32 %23, !dbg !47
  %130 = sdiv i32 %.frozen6, 110592, !dbg !47
  %131 = mul i32 %130, 110592, !dbg !48
  %.decomposed7 = sub i32 %.frozen6, %131, !dbg !48
  %132 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !49
  %133 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !49
  %134 = fmul float %125, %132, !dbg !50
  %135 = fmul float %115, %133, !dbg !50
  %136 = fmul float %134, %129, !dbg !51
  %137 = fmul float %135, %128, !dbg !51
  %138 = fadd float %136, %127, !dbg !52
  %139 = fadd float %137, %126, !dbg !52
  %140 = fcmp olt float %138, 0.000000e+00, !dbg !53
  %141 = fcmp olt float %139, 0.000000e+00, !dbg !53
  %142 = select i1 %140, float 0.000000e+00, float %138, !dbg !57
  %143 = select i1 %141, float 0.000000e+00, float %139, !dbg !57
  %144 = sext i32 %23 to i64, !dbg !58
  %145 = getelementptr float, ptr addrspace(1) %5, i64 %144, !dbg !58
  %146 = bitcast float %123 to i32, !dbg !59
  %147 = bitcast float %113 to i32, !dbg !59
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %145, i1 true) #3, !dbg !59
  %148 = getelementptr float, ptr addrspace(1) %6, i64 %144, !dbg !60
  %149 = bitcast float %142 to i32, !dbg !61
  %150 = bitcast float %143 to i32, !dbg !61
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %149, i32 %150, ptr addrspace(1) %148, i1 true) #3, !dbg !61
  %151 = mul i32 %130, 208896, !dbg !62
  %152 = add i32 %151, %.decomposed7, !dbg !63
  %153 = sext i32 %152 to i64, !dbg !64
  %154 = getelementptr float, ptr addrspace(1) %7, i64 %153, !dbg !64
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %154, i1 true) #3, !dbg !65
  %155 = mul i32 %130, 221184, !dbg !66
  %156 = add i32 %155, %.decomposed7, !dbg !67
  %157 = sext i32 %156 to i64, !dbg !68
  %158 = getelementptr float, ptr addrspace(1) %8, i64 %157, !dbg !68
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %158, i1 true) #3, !dbg !69
  %159 = mul i32 %130, 233472, !dbg !70
  %160 = add i32 %159, %.decomposed7, !dbg !71
  %161 = sext i32 %160 to i64, !dbg !72
  %162 = getelementptr float, ptr addrspace(1) %9, i64 %161, !dbg !72
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %162, i1 true) #3, !dbg !73
  %163 = mul i32 %130, 245760, !dbg !74
  %164 = add i32 %163, %.decomposed7, !dbg !75
  %165 = sext i32 %164 to i64, !dbg !76
  %166 = getelementptr float, ptr addrspace(1) %10, i64 %165, !dbg !76
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %166, i1 true) #3, !dbg !77
  %167 = mul i32 %130, 258048, !dbg !78
  %168 = add i32 %167, %.decomposed7, !dbg !79
  %169 = sext i32 %168 to i64, !dbg !80
  %170 = getelementptr float, ptr addrspace(1) %11, i64 %169, !dbg !80
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %170, i1 true) #3, !dbg !81
  %171 = mul i32 %130, 270336, !dbg !82
  %172 = add i32 %171, %.decomposed7, !dbg !83
  %173 = sext i32 %172 to i64, !dbg !84
  %174 = getelementptr float, ptr addrspace(1) %12, i64 %173, !dbg !84
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %174, i1 true) #3, !dbg !85
  %175 = mul i32 %130, 282624, !dbg !86
  %176 = add i32 %175, %.decomposed7, !dbg !87
  %177 = sext i32 %176 to i64, !dbg !88
  %178 = getelementptr float, ptr addrspace(1) %13, i64 %177, !dbg !88
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %178, i1 true) #3, !dbg !89
  %179 = mul i32 %130, 294912, !dbg !90
  %180 = add i32 %179, %.decomposed7, !dbg !91
  %181 = sext i32 %180 to i64, !dbg !92
  %182 = getelementptr float, ptr addrspace(1) %14, i64 %181, !dbg !92
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %182, i1 true) #3, !dbg !93
  %183 = mul i32 %130, 307200, !dbg !94
  %184 = add i32 %183, %.decomposed7, !dbg !95
  %185 = sext i32 %184 to i64, !dbg !96
  %186 = getelementptr float, ptr addrspace(1) %15, i64 %185, !dbg !96
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %186, i1 true) #3, !dbg !97
  ret void, !dbg !98
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "caswtr6w63e7bhpfwjfqon3eo6p577iamam7nc3jzishzazsho3s.py", directory: "inductor_cache/as")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_avg_pool2d_cat_relu_29, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_avg_pool2d_cat_relu_29, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_avg_pool2d_cat_relu_29", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_avg_pool2d_cat_relu_29", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 24, column: 19, scope: !7)
!16 = !DILocation(line: 27, column: 21, scope: !7)
!17 = !DILocation(line: 27, column: 29, scope: !7)
!18 = !DILocation(line: 30, column: 32, scope: !7)
!19 = !DILocation(line: 30, column: 41, scope: !7)
!20 = !DILocation(line: 30, column: 37, scope: !7)
!21 = !DILocation(line: 30, column: 30, scope: !7)
!22 = !DILocation(line: 30, column: 46, scope: !7)
!23 = !DILocation(line: 31, column: 41, scope: !7)
!24 = !DILocation(line: 31, column: 30, scope: !7)
!25 = !DILocation(line: 31, column: 50, scope: !7)
!26 = !DILocation(line: 32, column: 42, scope: !7)
!27 = !DILocation(line: 32, column: 30, scope: !7)
!28 = !DILocation(line: 32, column: 51, scope: !7)
!29 = !DILocation(line: 33, column: 42, scope: !7)
!30 = !DILocation(line: 33, column: 30, scope: !7)
!31 = !DILocation(line: 33, column: 51, scope: !7)
!32 = !DILocation(line: 34, column: 30, scope: !7)
!33 = !DILocation(line: 34, column: 35, scope: !7)
!34 = !DILocation(line: 35, column: 31, scope: !7)
!35 = !DILocation(line: 35, column: 36, scope: !7)
!36 = !DILocation(line: 36, column: 31, scope: !7)
!37 = !DILocation(line: 36, column: 36, scope: !7)
!38 = !DILocation(line: 37, column: 31, scope: !7)
!39 = !DILocation(line: 37, column: 36, scope: !7)
!40 = !DILocation(line: 45, column: 20, scope: !7)
!41 = !DILocation(line: 46, column: 27, scope: !7)
!42 = !DILocation(line: 38, column: 18, scope: !7)
!43 = !DILocation(line: 39, column: 18, scope: !7)
!44 = !DILocation(line: 40, column: 18, scope: !7)
!45 = !DILocation(line: 42, column: 18, scope: !7)
!46 = !DILocation(line: 43, column: 19, scope: !7)
!47 = !DILocation(line: 28, column: 19, scope: !7)
!48 = !DILocation(line: 29, column: 19, scope: !7)
!49 = !DILocation(line: 48, column: 20, scope: !7)
!50 = !DILocation(line: 51, column: 20, scope: !7)
!51 = !DILocation(line: 52, column: 20, scope: !7)
!52 = !DILocation(line: 53, column: 20, scope: !7)
!53 = !DILocation(line: 118, column: 15, scope: !54, inlinedAt: !56)
!54 = distinct !DILexicalBlockFile(scope: !7, file: !55, discriminator: 0)
!55 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!56 = !DILocation(line: 55, column: 42, scope: !7)
!57 = !DILocation(line: 121, column: 29, scope: !54, inlinedAt: !56)
!58 = !DILocation(line: 56, column: 25, scope: !7)
!59 = !DILocation(line: 56, column: 36, scope: !7)
!60 = !DILocation(line: 57, column: 25, scope: !7)
!61 = !DILocation(line: 57, column: 37, scope: !7)
!62 = !DILocation(line: 58, column: 37, scope: !7)
!63 = !DILocation(line: 58, column: 30, scope: !7)
!64 = !DILocation(line: 58, column: 25, scope: !7)
!65 = !DILocation(line: 58, column: 48, scope: !7)
!66 = !DILocation(line: 59, column: 37, scope: !7)
!67 = !DILocation(line: 59, column: 30, scope: !7)
!68 = !DILocation(line: 59, column: 25, scope: !7)
!69 = !DILocation(line: 59, column: 48, scope: !7)
!70 = !DILocation(line: 60, column: 37, scope: !7)
!71 = !DILocation(line: 60, column: 30, scope: !7)
!72 = !DILocation(line: 60, column: 25, scope: !7)
!73 = !DILocation(line: 60, column: 48, scope: !7)
!74 = !DILocation(line: 61, column: 37, scope: !7)
!75 = !DILocation(line: 61, column: 30, scope: !7)
!76 = !DILocation(line: 61, column: 25, scope: !7)
!77 = !DILocation(line: 61, column: 48, scope: !7)
!78 = !DILocation(line: 62, column: 37, scope: !7)
!79 = !DILocation(line: 62, column: 30, scope: !7)
!80 = !DILocation(line: 62, column: 25, scope: !7)
!81 = !DILocation(line: 62, column: 48, scope: !7)
!82 = !DILocation(line: 63, column: 37, scope: !7)
!83 = !DILocation(line: 63, column: 30, scope: !7)
!84 = !DILocation(line: 63, column: 25, scope: !7)
!85 = !DILocation(line: 63, column: 48, scope: !7)
!86 = !DILocation(line: 64, column: 37, scope: !7)
!87 = !DILocation(line: 64, column: 30, scope: !7)
!88 = !DILocation(line: 64, column: 25, scope: !7)
!89 = !DILocation(line: 64, column: 48, scope: !7)
!90 = !DILocation(line: 65, column: 37, scope: !7)
!91 = !DILocation(line: 65, column: 30, scope: !7)
!92 = !DILocation(line: 65, column: 25, scope: !7)
!93 = !DILocation(line: 65, column: 48, scope: !7)
!94 = !DILocation(line: 66, column: 38, scope: !7)
!95 = !DILocation(line: 66, column: 31, scope: !7)
!96 = !DILocation(line: 66, column: 26, scope: !7)
!97 = !DILocation(line: 66, column: 49, scope: !7)
!98 = !DILocation(line: 66, column: 4, scope: !7)
