# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 1/Carry adder/carry_select_adder.v}
