0.6
2019.1
May 24 2019
15:06:07
C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/ALU_DivisorLab2/ALU_DivisorLab2.sim/sim_1/behav/xsim/glbl.v,1650944965,verilog,,,,glbl,,,,,,,,
C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/BCDtoSSeg.v,1650944965,verilog,,C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/alu.v,,BCDtoSSeg,,,,,,,,
C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/alu.v,1650989818,verilog,,C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/display.v,,alu,,,,,,,,
C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/display.v,1650989789,verilog,,C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/divisor.v,,display,,,,,,,,
C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/divisor.v,1651036807,verilog,,C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/sh_l.v,,divisor,,,,,,,,
C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/sh_l.v,1650944965,verilog,,C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/sh_r.v,,sh_l,,,,,,,,
C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/sh_r.v,1650944965,verilog,,C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/zero.v,,sh_r,,,,,,,,
C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/Modulos/zero.v,1650944965,verilog,,C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/TestBench/testbench.v,,zero,,,,,,,,
C:/Users/SERGIO/Documents/Digital2Lab/Lab2-Digital-II/TestBench/testbench.v,1650989840,verilog,,,,testbench,,,,,,,,
