#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun  8 00:05:58 2025
# Process ID         : 1206802
# Current directory  : /home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1
# Command line       : vivado -log fifo_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fifo_test.tcl -notrace
# Log file           : /home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/fifo_test.vdi
# Journal file       : /home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/vivado.jou
# Running On         : imad-B660M-DS3H-AX-DDR4
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13600KF
# CPU Frequency      : 5100.000 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 33475 MB
# Swap memory        : 68719 MB
# Total Virtual      : 102194 MB
# Available Virtual  : 94457 MB
#-----------------------------------------------------------
source fifo_test.tcl -notrace
Command: link_design -top fifo_test -part xczu2cg-sfvc784-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/fifo_ip/fifo_ip.dcp' for cell 'fifo_ip_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_rfifo'
INFO: [Project 1-454] Reading design checkpoint '/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_wfifo'
INFO: [Project 1-454] Reading design checkpoint '/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2307.348 ; gain = 0.000 ; free physical = 17632 ; free virtual = 88920
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_rfifo UUID: 9e5b830a-17ea-5718-9875-340086521570 
INFO: [Chipscope 16-324] Core: ila_wfifo UUID: dc944ede-918d-5374-8186-c639b92514a0 
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/fifo_ip/fifo_ip.xdc] for cell 'fifo_ip_inst/U0'
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/fifo_ip/fifo_ip.xdc] for cell 'fifo_ip_inst/U0'
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_rfifo/U0'
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_rfifo/U0'
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_wfifo/U0'
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_wfifo/U0'
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_rfifo/U0'
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_rfifo/U0'
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_wfifo/U0'
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_wfifo/U0'
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.srcs/constrs_1/new/fifo.xdc]
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.srcs/constrs_1/new/fifo.xdc]
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/fifo_ip/fifo_ip_clocks.xdc] for cell 'fifo_ip_inst/U0'
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/fifo_ip/fifo_ip_clocks.xdc] for cell 'fifo_ip_inst/U0'
Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/udemy/vhdl_projects/fifo_test/fifo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'pll_inst/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.387 ; gain = 0.000 ; free physical = 17139 ; free virtual = 88428
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3071.387 ; gain = 1654.039 ; free physical = 17139 ; free virtual = 88428
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3119.395 ; gain = 48.008 ; free physical = 17052 ; free virtual = 88340

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1caf71c46

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3119.395 ; gain = 0.000 ; free physical = 17050 ; free virtual = 88338

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = c564d2717ebaedbe.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3413.129 ; gain = 0.000 ; free physical = 16755 ; free virtual = 88047
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:11]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/.Xil/Vivado-1206802-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3413.129 ; gain = 0.000 ; free physical = 16771 ; free virtual = 88063
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 12b2fa9e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16771 ; free virtual = 88063
Phase 1.1 Core Generation And Design Setup | Checksum: 12b2fa9e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16771 ; free virtual = 88063

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 12b2fa9e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16771 ; free virtual = 88063
Phase 1 Initialization | Checksum: 12b2fa9e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16771 ; free virtual = 88063

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 12b2fa9e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16771 ; free virtual = 88063

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 12b2fa9e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16771 ; free virtual = 88063
Phase 2 Timer Update And Timing Data Collection | Checksum: 12b2fa9e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16771 ; free virtual = 88063

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 26 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 62 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_wfifo/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c71a1d1b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16773 ; free virtual = 88065
Retarget | Checksum: 1c71a1d1b
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 35 cells
INFO: [Opt 31-1021] In phase Retarget, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 21e6fad8f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16773 ; free virtual = 88065
Constant propagation | Checksum: 21e6fad8f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3413.129 ; gain = 0.000 ; free physical = 16773 ; free virtual = 88065
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3413.129 ; gain = 0.000 ; free physical = 16773 ; free virtual = 88065
Phase 5 Sweep | Checksum: 15e1c68bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3413.129 ; gain = 25.781 ; free physical = 16773 ; free virtual = 88065
Sweep | Checksum: 15e1c68bf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 93 cells
INFO: [Opt 31-1021] In phase Sweep, 1280 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 15e1c68bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3445.145 ; gain = 57.797 ; free physical = 16773 ; free virtual = 88065
BUFG optimization | Checksum: 15e1c68bf
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15e1c68bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3445.145 ; gain = 57.797 ; free physical = 16773 ; free virtual = 88065
Shift Register Optimization | Checksum: 15e1c68bf
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 15e1c68bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3445.145 ; gain = 57.797 ; free physical = 16773 ; free virtual = 88065
Post Processing Netlist | Checksum: 15e1c68bf
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c47f648e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3445.145 ; gain = 57.797 ; free physical = 16772 ; free virtual = 88064

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3445.145 ; gain = 0.000 ; free physical = 16772 ; free virtual = 88064
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c47f648e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3445.145 ; gain = 57.797 ; free physical = 16772 ; free virtual = 88064
Phase 9 Finalization | Checksum: 1c47f648e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3445.145 ; gain = 57.797 ; free physical = 16772 ; free virtual = 88064
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              35  |                                             90  |
|  Constant propagation         |               0  |              32  |                                             58  |
|  Sweep                        |               0  |              93  |                                           1280  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c47f648e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3445.145 ; gain = 57.797 ; free physical = 16772 ; free virtual = 88064

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1cdc237d0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16666 ; free virtual = 87958
Ending Power Optimization Task | Checksum: 1cdc237d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3715.129 ; gain = 269.984 ; free physical = 16666 ; free virtual = 87958

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cdc237d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16666 ; free virtual = 87958

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16666 ; free virtual = 87958
Ending Netlist Obfuscation Task | Checksum: 1dd3fd91d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16666 ; free virtual = 87958
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3715.129 ; gain = 643.742 ; free physical = 16666 ; free virtual = 87958
INFO: [Vivado 12-24828] Executing command : report_drc -file fifo_test_drc_opted.rpt -pb fifo_test_drc_opted.pb -rpx fifo_test_drc_opted.rpx
Command: report_drc -file fifo_test_drc_opted.rpt -pb fifo_test_drc_opted.pb -rpx fifo_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/fifo_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16624 ; free virtual = 87916
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16624 ; free virtual = 87916
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16623 ; free virtual = 87915
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16621 ; free virtual = 87914
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16621 ; free virtual = 87914
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16621 ; free virtual = 87917
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16621 ; free virtual = 87917
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/fifo_test_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16575 ; free virtual = 87868
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17804b255

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16575 ; free virtual = 87868
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.129 ; gain = 0.000 ; free physical = 16575 ; free virtual = 87868

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14fac0609

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4287.188 ; gain = 572.059 ; free physical = 16029 ; free virtual = 87323

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21865333a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4319.203 ; gain = 604.074 ; free physical = 16029 ; free virtual = 87322

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21865333a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4319.203 ; gain = 604.074 ; free physical = 16029 ; free virtual = 87322
Phase 1 Placer Initialization | Checksum: 21865333a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4319.203 ; gain = 604.074 ; free physical = 16029 ; free virtual = 87322

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1c33ba4e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4319.203 ; gain = 604.074 ; free physical = 16032 ; free virtual = 87326

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1c33ba4e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4319.203 ; gain = 604.074 ; free physical = 16032 ; free virtual = 87326

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1c33ba4e5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4479.188 ; gain = 764.059 ; free physical = 15728 ; free virtual = 87021

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1fbcec5d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4511.203 ; gain = 796.074 ; free physical = 15728 ; free virtual = 87022

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1fbcec5d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4511.203 ; gain = 796.074 ; free physical = 15728 ; free virtual = 87022
Phase 2.1.1 Partition Driven Placement | Checksum: 1fbcec5d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4511.203 ; gain = 796.074 ; free physical = 15728 ; free virtual = 87022
Phase 2.1 Floorplanning | Checksum: 1b1491dfb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4511.203 ; gain = 796.074 ; free physical = 15728 ; free virtual = 87022

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b1491dfb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4511.203 ; gain = 796.074 ; free physical = 15728 ; free virtual = 87022

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b1491dfb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4511.203 ; gain = 796.074 ; free physical = 15728 ; free virtual = 87022

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2a3bdcd45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 4526.203 ; gain = 811.074 ; free physical = 15737 ; free virtual = 87030

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2a3bdcd45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15737 ; free virtual = 87030

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 156 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 72 nets or LUTs. Breaked 0 LUT, combined 72 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4534.203 ; gain = 0.000 ; free physical = 15735 ; free virtual = 87029

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             72  |                    72  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             72  |                    72  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 26fe61069

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15735 ; free virtual = 87029
Phase 2.5 Global Place Phase2 | Checksum: 1b721c8e2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15731 ; free virtual = 87025
Phase 2 Global Placement | Checksum: 1b721c8e2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15731 ; free virtual = 87025

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 195e5d76a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15726 ; free virtual = 87020

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15652460e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15725 ; free virtual = 87019

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 15a68e174

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15718 ; free virtual = 87012

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1d459532e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15718 ; free virtual = 87012
Phase 3.3.2 Slice Area Swap | Checksum: 1d459532e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15718 ; free virtual = 87012
Phase 3.3 Small Shape DP | Checksum: 1dfb4bd63

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15718 ; free virtual = 87012

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1280bf481

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15718 ; free virtual = 87012

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1973a46b7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15709 ; free virtual = 87002

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1e7949ad4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15709 ; free virtual = 87002
Phase 3 Detail Placement | Checksum: 1e7949ad4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15709 ; free virtual = 87002

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24f16dc99

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.888 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b4134232

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4534.203 ; gain = 0.000 ; free physical = 15711 ; free virtual = 87005
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c3ac1e89

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4534.203 ; gain = 0.000 ; free physical = 15711 ; free virtual = 87005
Phase 4.1.1.1 BUFG Insertion | Checksum: 24f16dc99

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15711 ; free virtual = 87005

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.888. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a3ab2484

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15711 ; free virtual = 87005

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15711 ; free virtual = 87005
Phase 4.1 Post Commit Optimization | Checksum: 1a3ab2484

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 4534.203 ; gain = 819.074 ; free physical = 15711 ; free virtual = 87005
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15673 ; free virtual = 86967

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23c099269

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4554.188 ; gain = 839.059 ; free physical = 15673 ; free virtual = 86967

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23c099269

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4554.188 ; gain = 839.059 ; free physical = 15673 ; free virtual = 86967
Phase 4.3 Placer Reporting | Checksum: 23c099269

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4554.188 ; gain = 839.059 ; free physical = 15673 ; free virtual = 86967

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15673 ; free virtual = 86967

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4554.188 ; gain = 839.059 ; free physical = 15673 ; free virtual = 86967
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29207d94b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4554.188 ; gain = 839.059 ; free physical = 15673 ; free virtual = 86967
Ending Placer Task | Checksum: 24ccdac88

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4554.188 ; gain = 839.059 ; free physical = 15673 ; free virtual = 86967
98 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:24 . Memory (MB): peak = 4554.188 ; gain = 839.059 ; free physical = 15673 ; free virtual = 86967
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fifo_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15630 ; free virtual = 86924
INFO: [Vivado 12-24828] Executing command : report_utilization -file fifo_test_utilization_placed.rpt -pb fifo_test_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file fifo_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15588 ; free virtual = 86882
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15587 ; free virtual = 86882
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15587 ; free virtual = 86887
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15587 ; free virtual = 86887
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15587 ; free virtual = 86887
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15587 ; free virtual = 86887
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15587 ; free virtual = 86890
Write Physdb Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15587 ; free virtual = 86890
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/fifo_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15604 ; free virtual = 86900
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 14.888 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15604 ; free virtual = 86901
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15600 ; free virtual = 86902
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15600 ; free virtual = 86902
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15600 ; free virtual = 86902
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15600 ; free virtual = 86902
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15596 ; free virtual = 86901
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15596 ; free virtual = 86901
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/fifo_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a192d94f ConstDB: 0 ShapeSum: b4307d74 RouteDB: f70a55c5
Nodegraph reading from file.  Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15580 ; free virtual = 86878
Post Restoration Checksum: NetGraph: 635add09 | NumContArr: d8a10587 | Constraints: dfcc52d2 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2de712fff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15583 ; free virtual = 86883

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2de712fff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15583 ; free virtual = 86883

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2de712fff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15583 ; free virtual = 86883

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 3044d98fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 217d7888b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.246 | TNS=0.000  | WHS=-0.017 | THS=-0.168 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 23f3696bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.246 | TNS=0.000  | WHS=-0.064 | THS=-0.609 |

Phase 2.5 Update Timing for Bus Skew | Checksum: 23f3696bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00286071 %
  Global Horizontal Routing Utilization  = 0.000656685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4878
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4144
  Number of Partially Routed Nets     = 734
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20e9c4cc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 20e9c4cc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b01ccfa1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883
Phase 4 Initial Routing | Checksum: 1df8d1989

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 742
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.851 | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 15856b309

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1605298bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883
Phase 5 Rip-up And Reroute | Checksum: 1605298bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 231299049

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 231299049

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883
Phase 6 Delay and Skew Optimization | Checksum: 231299049

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.851 | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 3045cfc01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883
Phase 7 Post Hold Fix | Checksum: 3045cfc01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.468123 %
  Global Horizontal Routing Utilization  = 0.597173 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 3045cfc01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 3045cfc01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3045cfc01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 3045cfc01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 3045cfc01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.851 | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 3045cfc01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883
Total Elapsed time in route_design: 3.74 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 203e2ad5b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 203e2ad5b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.188 ; gain = 0.000 ; free physical = 15584 ; free virtual = 86883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file fifo_test_drc_routed.rpt -pb fifo_test_drc_routed.pb -rpx fifo_test_drc_routed.rpx
Command: report_drc -file fifo_test_drc_routed.rpt -pb fifo_test_drc_routed.pb -rpx fifo_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/fifo_test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fifo_test_methodology_drc_routed.rpt -pb fifo_test_methodology_drc_routed.pb -rpx fifo_test_methodology_drc_routed.rpx
Command: report_methodology -file fifo_test_methodology_drc_routed.rpt -pb fifo_test_methodology_drc_routed.pb -rpx fifo_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/fifo_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fifo_test_timing_summary_routed.rpt -pb fifo_test_timing_summary_routed.pb -rpx fifo_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fifo_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file fifo_test_route_status.rpt -pb fifo_test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fifo_test_bus_skew_routed.rpt -pb fifo_test_bus_skew_routed.pb -rpx fifo_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file fifo_test_power_routed.rpt -pb fifo_test_power_summary_routed.pb -rpx fifo_test_power_routed.rpx
Command: report_power -file fifo_test_power_routed.rpt -pb fifo_test_power_summary_routed.pb -rpx fifo_test_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
141 Infos, 3 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fifo_test_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4602.211 ; gain = 48.023 ; free physical = 15569 ; free virtual = 86873
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4602.211 ; gain = 0.000 ; free physical = 15569 ; free virtual = 86874
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4602.211 ; gain = 0.000 ; free physical = 15569 ; free virtual = 86879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.211 ; gain = 0.000 ; free physical = 15569 ; free virtual = 86879
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4602.211 ; gain = 0.000 ; free physical = 15569 ; free virtual = 86879
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4602.211 ; gain = 0.000 ; free physical = 15569 ; free virtual = 86879
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.211 ; gain = 0.000 ; free physical = 15569 ; free virtual = 86883
Write Physdb Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4602.211 ; gain = 0.000 ; free physical = 15569 ; free virtual = 86883
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/fifo_test/fifo_test.runs/impl_1/fifo_test_routed.dcp' has been generated.
Command: write_bitstream -force fifo_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fifo_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 3 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4602.211 ; gain = 0.000 ; free physical = 15581 ; free virtual = 86897
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 00:07:10 2025...
