// Seed: 1613412765
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  inout wire _id_1;
  always #1 $unsigned(25);
  ;
  module_0 modCall_1 ();
  assign id_7 = id_3[id_1 : ""];
endmodule
module module_2 (
    output wire id_0,
    input supply1 id_1,
    input tri1 id_2
);
  generate
    assign id_0 = 1;
  endgenerate
  module_0 modCall_1 ();
endmodule
