
*** Running vivado
    with args -log mfp_nexys4_ddr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mfp_nexys4_ddr.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mfp_nexys4_ddr.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.ipdefs/ece540_ip_repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rew/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top mfp_nexys4_ddr -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24036 
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce with formal parameter declaration list [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1392.980 ; gain = 8.922 ; free physical = 2993 ; free virtual = 8243
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/boards/nexys4_ddr/mfp_nexys4_ddr.v:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.runs/synth_2/.Xil/Vivado-24002-rew-desktop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.runs/synth_2/.Xil/Vivado-24002-rew-desktop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/rew/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/home/rew/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/rew/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/rew/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'mfp_sys' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_sys.v:10]
INFO: [Synth 8-6157] synthesizing module 'm14k_top' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_top.v:73]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpu.v:75]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_core' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_core.v:75]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_nogate' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_buf' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_buf' (4#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_nogate' (5#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:76]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (6#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (7#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (8#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_register' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (9#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (9#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (9#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (9#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:67]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (10#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:67]
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (10#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (11#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux8.v:70]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux8.v:100]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (12#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux8.v:70]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (12#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (12#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (12#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized6' (12#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized5' (12#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized5' (12#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_eicoffset_stub' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_eicoffset_stub' (13#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_16b' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_4b' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_4b' (14#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_16b' (15#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_srs1' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_srs1' (16#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (16#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (17#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (18#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4' (19#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_prid' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_prid.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_prid' (20#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_prid.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized8' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (20#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (20#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (20#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (20#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (20#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (20#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (20#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux1hot_3.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (21#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux1hot_3.v:63]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (21#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (21#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (21#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (21#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (21#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (21#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux1hot_24.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (22#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux1hot_24.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (23#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized11' (23#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized9' (23#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized9' (23#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_sps_stub' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_sps_stub' (24#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized10' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized12' (24#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized10' (24#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized10' (24#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc_top' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_pc_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_4' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux1hot_4.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux1hot_4.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b1 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized8' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized6' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized6' (25#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc' (26#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc__parameterized0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b0 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (26#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized12' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (26#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (26#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (26#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (27#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_pc_top.v:77]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (28#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_root_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (29#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_srs1.v:76]
WARNING: [Synth 8-3848] Net cause_s in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:623]
WARNING: [Synth 8-3848] Net cpz in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:354]
WARNING: [Synth 8-3848] Net cpz_mmutype in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:357]
WARNING: [Synth 8-3848] Net cpz_srsctl_pss2css_m in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:358]
WARNING: [Synth 8-3848] Net delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:366]
WARNING: [Synth 8-3848] Net eic_present in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:367]
WARNING: [Synth 8-3848] Net eiss in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:368]
WARNING: [Synth 8-3848] Net hot_delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:369]
WARNING: [Synth 8-3848] Net mfcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:371]
WARNING: [Synth 8-3848] Net mtcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:372]
WARNING: [Synth 8-3848] Net srsctl_css2pss_w in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:375]
WARNING: [Synth 8-3848] Net srsctl_ess2css_w in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:376]
WARNING: [Synth 8-3848] Net srsctl_ld in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:377]
WARNING: [Synth 8-3848] Net srsctl_rd in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:378]
WARNING: [Synth 8-3848] Net srsctl_vec2css_w in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:379]
WARNING: [Synth 8-3848] Net srsdisable in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:380]
WARNING: [Synth 8-3848] Net srsmap2_ld in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:383]
WARNING: [Synth 8-3848] Net srsmap2_rd in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:384]
WARNING: [Synth 8-3848] Net srsmap_ld in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:385]
WARNING: [Synth 8-3848] Net srsmap_rd in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:386]
WARNING: [Synth 8-3848] Net vectornumber in module/entity m14k_cpz_guest_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:387]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (30#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz_guest_stub.v:76]
WARNING: [Synth 8-3848] Net pc0_ctl_ec1 in module/entity m14k_cpz does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:1205]
WARNING: [Synth 8-3848] Net pc1_ctl_ec1 in module/entity m14k_cpz does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:1206]
WARNING: [Synth 8-3848] Net g_eic_mode in module/entity m14k_cpz does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:636]
WARNING: [Synth 8-3848] Net mpc_tlb_i_side in module/entity m14k_cpz does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:652]
WARNING: [Synth 8-3848] Net mpc_tlb_d_side in module/entity m14k_cpz does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:651]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (31#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cdmm_ctl' (32#1) [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cdmm_ctl.v:75]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net CP1_gprs_0 in module/entity m14k_cp1_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cp1_stub.v:210]
WARNING: [Synth 8-3848] Net CP1_gpr_0 in module/entity m14k_cp1_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cp1_stub.v:211]
WARNING: [Synth 8-3848] Net CP1_kills_1 in module/entity m14k_cp1_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cp1_stub.v:215]
WARNING: [Synth 8-3848] Net CP1_kill_1 in module/entity m14k_cp1_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cp1_stub.v:216]
WARNING: [Synth 8-3848] Net CP1_fr32_0 in module/entity m14k_cp1_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cp1_stub.v:221]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux4.v:91]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter SPECIAL bound to: 6'b000000 
	Parameter SPECIAL2 bound to: 6'b011100 
	Parameter MADD bound to: 6'b000000 
	Parameter MADDU bound to: 6'b000001 
	Parameter MUL bound to: 6'b000010 
	Parameter MSUB bound to: 6'b000100 
	Parameter MSUBU bound to: 6'b000101 
	Parameter MFHI bound to: 6'b010000 
	Parameter MTHI bound to: 6'b010001 
	Parameter MFLO bound to: 6'b010010 
	Parameter MTLO bound to: 6'b010011 
	Parameter MULT bound to: 6'b011000 
	Parameter MULTU bound to: 6'b011001 
	Parameter DIV bound to: 6'b011010 
	Parameter DIVU bound to: 6'b011011 
	Parameter IDLE bound to: 4'b0000 
	Parameter MOVE_TO bound to: 4'b0001 
	Parameter DIV_DIVI_SIGN bound to: 4'b0011 
	Parameter DIV_LOOP bound to: 4'b1000 
	Parameter DIV_QUOT_SIGN bound to: 4'b1001 
	Parameter DIV_REM_SIGN bound to: 4'b1010 
	Parameter MULT_LOOP_1ST bound to: 4'b0101 
	Parameter MULT_LOOP bound to: 4'b1011 
	Parameter MULT_ACC1 bound to: 4'b1100 
	Parameter MULT_ACC2 bound to: 4'b1101 
	Parameter WAIT_HILO bound to: 4'b1110 
	Parameter CMD_MUL_DIR bound to: 5 - type: integer 
	Parameter CMD_MUL_ADD bound to: 4 - type: integer 
	Parameter CMD_MUL_SUB bound to: 3 - type: integer 
	Parameter CMD_MOVE_TO_HI bound to: 2 - type: integer 
	Parameter CMD_MOVE_TO_LO bound to: 1 - type: integer 
	Parameter CMD_SIGNED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_mdl_ctl.v:539]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-3848] Net mpc_g_exc_e in module/entity m14k_mpc does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_mpc.v:1564]
WARNING: [Synth 8-3848] Net prefx_e in module/entity m14k_mpc does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_mpc.v:873]
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_rf_rngc.v:277]
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_rf_rngc.v:277]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter JW bound to: 28 - type: integer 
	Parameter M14K_TLB_JTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_JTLB_VPN2 bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_CMASK bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_CMASKE bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_INIT bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_G bound to: 40 - type: integer 
	Parameter M14K_TLB_JTLB_GID bound to: 43 - type: integer 
	Parameter M14K_TLB_JTLB_ENHIINV bound to: 44 - type: integer 
	Parameter M14K_TLB_JTLB_MSB bound to: 44 - type: integer 
	Parameter AW bound to: 8 - type: integer 
	Parameter GW bound to: 3 - type: integer 
	Parameter DW bound to: 27 - type: integer 
	Parameter VW bound to: 21 - type: integer 
	Parameter CM bound to: 10 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter PW bound to: 20 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net guest_mode in module/entity m14k_tlb does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_tlb.v:264]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WSWIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MEMIDX bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter MEMIDX bound to: 16 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter DATA_MSB bound to: 31 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOCK_START bound to: 1 - type: integer 
	Parameter RD_HOLD bound to: 2 - type: integer 
	Parameter FLUSH_SB bound to: 3 - type: integer 
	Parameter UNLOCK bound to: 4 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter dummy_width bound to: 5 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter OLD bound to: 0 - type: integer 
	Parameter NEW bound to: 1 - type: integer 
	Parameter SHIFTING_NEW bound to: 2 - type: integer 
	Parameter CM_OLD bound to: 1 - type: integer 
	Parameter CM_NEW bound to: 2 - type: integer 
	Parameter CM_SHIFTING_NEW bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt_tck.v:884]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt_async_snd.v:240]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt_async_snd.v:240]
	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt_async_snd.v:240]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter CHANNEL bound to: 1 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net TC_CRMax in module/entity m14k_ejt does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt.v:506]
WARNING: [Synth 8-3848] Net TC_CRMin in module/entity m14k_ejt does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt.v:507]
WARNING: [Synth 8-3848] Net TC_ProbeWidth in module/entity m14k_ejt does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt.v:514]
WARNING: [Synth 8-3848] Net TC_DataBits in module/entity m14k_ejt does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt.v:511]
WARNING: [Synth 8-3848] Net TC_ProbeTrigIn in module/entity m14k_ejt does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt.v:512]
WARNING: [Synth 8-3848] Net TC_ChipTrigIn in module/entity m14k_ejt does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_ejt.v:509]
WARNING: [Synth 8-3848] Net CP1_inst31_0 in module/entity m14k_core does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_core.v:1451]
WARNING: [Synth 8-3848] Net cpz_g_iap_um in module/entity m14k_core does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_core.v:564]
WARNING: [Synth 8-3848] Net dcc_g_intkill_w in module/entity m14k_core does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_core.v:752]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 1 - type: integer 
	Parameter TESTTEST bound to: 1 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter M14K_MAX_DC_WS bound to: 10 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 3 - type: integer 
	Parameter TESTTEST bound to: 10 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net CP1_excs_1 in module/entity m14k_cop1_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cop1_stub.v:135]
WARNING: [Synth 8-3848] Net CP1_exc_1 in module/entity m14k_cop1_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cop1_stub.v:136]
WARNING: [Synth 8-3848] Net CP1_exccode_1 in module/entity m14k_cop1_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cop1_stub.v:137]
WARNING: [Synth 8-3848] Net CP1_ufrpresent in module/entity m14k_cop1_stub does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cop1_stub.v:140]
WARNING: [Synth 8-3848] Net gscanout in module/entity m14k_cpu does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpu.v:586]
WARNING: [Synth 8-3848] Net CP1_inst32_0 in module/entity m14k_cpu does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpu.v:282]
	Parameter clock_frequency bound to: 50000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter clock_cycles_in_symbol bound to: 434 - type: integer 
WARNING: [Synth 8-5788] Register byte_data_reg in module mfp_uart_receiver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_uart_receiver.v:85]
	Parameter WAITING_S bound to: 5'b00000 
	Parameter GET_TYPE bound to: 5'b00001 
	Parameter GET_COUNT_7_4 bound to: 5'b00010 
	Parameter GET_COUNT_3_0 bound to: 5'b00011 
	Parameter GET_ADDRESS_31_28 bound to: 5'b00100 
	Parameter GET_ADDRESS_27_24 bound to: 5'b00101 
	Parameter GET_ADDRESS_23_20 bound to: 5'b00110 
	Parameter GET_ADDRESS_19_16 bound to: 5'b00111 
	Parameter GET_ADDRESS_15_12 bound to: 5'b01000 
	Parameter GET_ADDRESS_11_08 bound to: 5'b01001 
	Parameter GET_ADDRESS_07_04 bound to: 5'b01010 
	Parameter GET_ADDRESS_03_00 bound to: 5'b01011 
	Parameter GET_BYTE_7_4 bound to: 5'b01100 
	Parameter GET_BYTE_3_0 bound to: 5'b01101 
	Parameter CHECK_SUM_7_4 bound to: 5'b01110 
	Parameter CHECK_SUM_3_0 bound to: 5'b01111 
	Parameter CR bound to: 5'b10000 
	Parameter LF bound to: 5'b10001 
	Parameter CHAR_LF bound to: 8'b00001010 
	Parameter CHAR_CR bound to: 8'b00001101 
	Parameter CHAR_0 bound to: 8'b00110000 
	Parameter CHAR_3 bound to: 8'b00110011 
	Parameter CHAR_7 bound to: 8'b00110111 
	Parameter CHAR_9 bound to: 8'b00111001 
	Parameter CHAR_A bound to: 8'b01000001 
	Parameter CHAR_F bound to: 8'b01000110 
	Parameter CHAR_S bound to: 8'b01010011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_srec_parser.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_srec_parser.v:217]
WARNING: [Synth 8-5788] Register checksum_reg in module mfp_srec_parser is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_srec_parser.v:221]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ram_b0.txt'; please make sure the file is added to project and has read permission, ignoring [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/ram_b0.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ram_b1.txt'; please make sure the file is added to project and has read permission, ignoring [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/ram_b1.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ram_b2.txt'; please make sure the file is added to project and has read permission, ignoring [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/ram_b2.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ram_b3.txt'; please make sure the file is added to project and has read permission, ignoring [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/ram_b3.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'HADDR_d_reg' and it is trimmed from '32' to '10' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/mfp_ahb_b_ram.v:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ram_p0.txt'; please make sure the file is added to project and has read permission, ignoring [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/ram_p0.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ram_p1.txt'; please make sure the file is added to project and has read permission, ignoring [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/ram_p1.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ram_p2.txt'; please make sure the file is added to project and has read permission, ignoring [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/ram_p2.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ram_p3.txt'; please make sure the file is added to project and has read permission, ignoring [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/ram_p3.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'HADDR_d_reg' and it is trimmed from '32' to '18' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/mfp_ahb_p_ram.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_ahb_gpio.v:53]
WARNING: [Synth 8-5788] Register IO_BotCtrl_reg in module mfp_ahb_gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_ahb_gpio.v:58]
WARNING: [Synth 8-5788] Register IO_INT_ACK_reg in module mfp_ahb_gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_ahb_gpio.v:61]
	Parameter ARST_LVL bound to: 1'b0 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/verilog/i2c_master_top.v:164]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/verilog/i2c_master_top.v:192]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/verilog/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/verilog/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/verilog/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/verilog/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/verilog/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/verilog/i2c_master_byte_ctrl.v:230]
WARNING: [Synth 8-6014] Unused sequential element HTRANS_d_reg was removed.  [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/new/mfp_ahb_i2c.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/mfp_ahb_seven_seg_ctrl.v:56]
	Parameter seg_a bound to: 7'b0111111 
	Parameter seg_b bound to: 7'b1011111 
	Parameter seg_c bound to: 7'b1101111 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1111011 
	Parameter seg_f bound to: 7'b1111101 
	Parameter seg_g bound to: 7'b1111110 
	Parameter upH bound to: 7'b1001000 
	Parameter upL bound to: 7'b1110001 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1111001 
	Parameter lor bound to: 7'b1111010 
	Parameter blank bound to: 7'b1111111 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/mfp_ahb_sevensegtimer.v:75]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/mfp_ahb_sevensegtimer.v:75]
WARNING: [Synth 8-5788] Register SEG7_4_reg in module mfp_ahb_seven_seg_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/mfp_ahb_seven_seg_ctrl.v:63]
WARNING: [Synth 8-5788] Register SEG3_0_reg in module mfp_ahb_seven_seg_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/mfp_ahb_seven_seg_ctrl.v:67]
WARNING: [Synth 8-5788] Register SEG_DP_reg in module mfp_ahb_seven_seg_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/mfp_ahb_seven_seg_ctrl.v:71]
WARNING: [Synth 8-3848] Net gscanin in module/entity mfp_sys does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_sys.v:128]
WARNING: [Synth 8-3848] Net BistIn in module/entity mfp_sys does not have driver. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_sys.v:148]
	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/debounce.v:127]
	Parameter HORIZ_PIXELS bound to: 1024 - type: integer 
	Parameter HCNT_MAX bound to: 1327 - type: integer 
	Parameter HSYNC_START bound to: 1053 - type: integer 
	Parameter HSYNC_END bound to: 1189 - type: integer 
	Parameter VERT_PIXELS bound to: 768 - type: integer 
	Parameter VCNT_MAX bound to: 805 - type: integer 
	Parameter VSYNC_START bound to: 773 - type: integer 
	Parameter VSYNC_END bound to: 779 - type: integer 
	Parameter width bound to: 9 - type: integer 
	Parameter divisor bound to: 3 - type: integer 
WARNING: [Synth 8-689] width (7) of port connection 'quotient' does not match port width (9) of module 'integer_divide_lut' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/boards/nexys4_ddr/mfp_nexys4_ddr.v:167]
	Parameter wc_back_key bound to: 2'b00 
	Parameter wc_line_key bound to: 2'b01 
	Parameter wc_obs_key bound to: 2'b10 
	Parameter wc_res_key bound to: 2'b11 
	Parameter icon_trans_key bound to: 2'b00 
	Parameter icon1 bound to: 2'b01 
	Parameter icon2 bound to: 2'b10 
	Parameter icon3 bound to: 2'b11 
	Parameter white bound to: 12'b111111111111 
	Parameter green bound to: 12'b000011110000 
	Parameter black bound to: 12'b000000000000 
	Parameter red bound to: 12'b111100000000 
	Parameter blue bound to: 12'b000000001111 
	Parameter yellow bound to: 12'b111111110000 
	Parameter violet bound to: 12'b111100001111 
	Parameter teal bound to: 12'b000011111111 
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/new/colorizer.v:39]
	Parameter tile bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/rew/icon.mem' is read successfully [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/new/icon.v:70]
INFO: [Synth 8-3876] $readmem data file '/home/rew/icon_diag.mem' is read successfully [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/new/icon.v:71]
	Parameter width bound to: 12 - type: integer 
	Parameter divisor bound to: 3 - type: integer 
WARNING: [Synth 8-689] width (9) of port connection 'quotient' does not match port width (12) of module 'integer_divide_lut__parameterized0' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/new/icon.v:39]
INFO: [Synth 8-226] default block is never used [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/new/icon.v:88]
WARNING: [Synth 8-3331] design icon has unconnected port pix_row[11]
WARNING: [Synth 8-3331] design icon has unconnected port pix_col[11]
WARNING: [Synth 8-3331] design icon has unconnected port pix_col[10]
WARNING: [Synth 8-3331] design icon has unconnected port pix_col[0]
WARNING: [Synth 8-3331] design icon has unconnected port LocX_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port LocY_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[6]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[5]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[4]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[3]
WARNING: [Synth 8-3331] design ahb_mux has unconnected port HCLK
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[63]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[62]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[61]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[55]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[54]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[53]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[47]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[46]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[45]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[39]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[38]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[37]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[31]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[30]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[29]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[23]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[22]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[21]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[15]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[14]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[13]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[7]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[6]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[5]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[31]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[30]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[29]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[28]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[27]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[26]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[25]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[24]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[23]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[22]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[21]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[20]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[19]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[18]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[17]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[16]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[15]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[14]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[13]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[12]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[11]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[10]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[9]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HRDATA[8]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HTRANS[1]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[23]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[22]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[21]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[20]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[19]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[18]
WARNING: [Synth 8-3331] design mfp_ahb_i2c has unconnected port HWDATA[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1614.801 ; gain = 230.742 ; free physical = 2849 ; free virtual = 8095
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:g_eic_mode to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_i_side to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_d_side to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[2] to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[1] to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[0] to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin tlbarray:guest_mode to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_tlb.v:526]
WARNING: [Synth 8-3295] tying undriven pin mpc:cpz_g_iap_um to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/m14k_core.v:2963]
WARNING: [Synth 8-3295] tying undriven pin top:gscanin[0] to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_sys.v:197]
WARNING: [Synth 8-3295] tying undriven pin top:BistIn[0] to constant 0 [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_sys.v:197]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1614.801 ; gain = 230.742 ; free physical = 2901 ; free virtual = 8149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1614.801 ; gain = 230.742 ; free physical = 2901 ; free virtual = 8149
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/ip/rojobot31_0/rojobot31_0/rojobot31_0_in_context.xdc] for cell 'rojobot31_0'
Finished Parsing XDC File [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/ip/rojobot31_0/rojobot31_0/rojobot31_0_in_context.xdc] for cell 'rojobot31_0'
Parsing XDC File [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269]
Finished Parsing XDC File [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2011.637 ; gain = 0.000 ; free physical = 2527 ; free virtual = 7774
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2011.637 ; gain = 0.000 ; free physical = 2527 ; free virtual = 7774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2011.637 ; gain = 0.000 ; free physical = 2527 ; free virtual = 7774
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2011.637 ; gain = 0.000 ; free physical = 2527 ; free virtual = 7774
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2011.637 ; gain = 627.578 ; free physical = 2699 ; free virtual = 7947
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_srec_parser.v:217]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_srec_parser.v:92]
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "address" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_progress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IO_LED" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IO_BotCtrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IO_INT_ACK" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_dat_o0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SEG_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SEG7_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SEG3_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SEG_DP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trst_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trst_delay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pixel_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icon" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_diag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_diag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_diag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_diag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_latchn.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2011.637 ; gain = 627.578 ; free physical = 1428 ; free virtual = 6685
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mfp_sys/top/cpu/core/clock_gate/buff_fclk' (m14k_clock_buf) to 'mfp_sys/top/cpu/core/clock_gate/buff_gclk'
INFO: [Synth 8-223] decloning instance 'mfp_sys/top/cpu/core/clock_gate/buff_fclk' (m14k_clock_buf) to 'mfp_sys/top/cpu/core/clock_gate/buff_gtlbclk'
INFO: [Synth 8-223] decloning instance 'mfp_sys/top/cpu/core/clock_gate/buff_fclk' (m14k_clock_buf) to 'mfp_sys/top/cpu/core/clock_gate/r_buff_gtlbclk'
INFO: [Synth 8-223] decloning instance 'mfp_sys/top/cpu/core/clock_gate/buff_fclk' (m14k_clock_buf) to 'mfp_sys/top/cpu/core/clock_gate/buff_grfclk'
INFO: [Synth 8-223] decloning instance 'mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_int_pf_phase1_reg' (mvp_register) to 'mfp_sys/top/cpu/core/mpc/mpc_exc/_int_pref_phase1_reg'
INFO: [Synth 8-223] decloning instance 'mfp_sys/top/cpu/core/mmu/tlbarray/_tag_rd_str_3_0_' (mvp_register__parameterized10) to 'mfp_sys/top/cpu/core/mmu/tlbarray/_rd_str0_3_0_'
INFO: [Synth 8-223] decloning instance 'mfp_sys/top/cpu/core/icc/_enable_ireq' (mvp_register) to 'mfp_sys/top/cpu/core/icc/_ld_mtag_reg'
INFO: [Synth 8-223] decloning instance 'mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tck/_halt' (mvp_register) to 'mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tck/_wait_mode_r1'

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |m14k_core__GB0      |           1|     28211|
|2     |m14k_core__GB1      |           1|     21361|
|3     |m14k_core__GB2      |           1|     19291|
|4     |m14k_cpu__GC0       |           1|       114|
|5     |m14k_top__GC0       |           1|       458|
|6     |mfp_sys__GC0        |           1|      4203|
|7     |mfp_nexys4_ddr__GC0 |           1|      7701|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   3 Input     32 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 11    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
	   4 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     21 Bit         XORs := 16    
	   2 Input      2 Bit         XORs := 3     
	   3 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 42    
+---XORs : 
	                2 Bit    Wide XORs := 3     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               98 Bit    Registers := 1     
	               67 Bit    Registers := 8     
	               56 Bit    Registers := 8     
	               51 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               45 Bit    Registers := 16    
	               44 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 5     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 125   
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 5     
	               27 Bit    Registers := 33    
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 22    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 75    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 80    
	                3 Bit    Registers := 30    
	                2 Bit    Registers := 47    
	                1 Bit    Registers := 949   
+---RAMs : 
	             512K Bit         RAMs := 4     
	               4K Bit         RAMs := 28    
	               2K Bit         RAMs := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 181   
	   4 Input     32 Bit        Muxes := 17    
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 8     
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 11    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 9     
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 9     
	   7 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 9     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 14    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 83    
	   4 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 23    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 47    
	   5 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 130   
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 62    
	   3 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 84    
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	  18 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 502   
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mfp_nexys4_ddr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized1__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module mvp_cregister__parameterized1__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mvp_cregister__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module mvp_cregister__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module mvp_cregister__parameterized1__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mvp_mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_register__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module mvp_register__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux2__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_register__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized1__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized1__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module mvp_cregister__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module mvp_cregister__parameterized1__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_mux4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_cregister__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_cregister__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_cregister__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module mvp_cregister__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_mux4__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module mvp_register__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_cpz_pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mvp_cregister__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module mvp_cregister__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_mux4__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module mvp_register__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_cpz_pc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module mvp_cregister__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module mvp_cregister__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_cpz_pc_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module mvp_cregister__parameterized1__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_cpz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 69    
Module mvp_mux2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mvp_mux2__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module mvp_mux2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux4__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mvp_mux4__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mvp_mux4__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mvp_mux4__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_edp_add_simple 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
Module mvp_register__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux2__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module m14k_edp_clz 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
Module mvp_mux2__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m14k_alu_shft_32bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module mvp_mux2__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m14k_alu_shft_32bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module mvp_register__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_edp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
Module mvp_register__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module mvp_cregister__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_mdl_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module mvp_cregister__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_mdl_add_simple 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module mvp_register__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_mdl_dp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
Module mvp_cregister__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_mpc_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module mvp_cregister__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
Module mvp_cregister__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
Module mvp_cregister__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_mux2__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_cregister__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module mvp_cregister__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module mvp_register__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_mpc_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 44    
Module mvp_cregister__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized13__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_mpc_exc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module mvp_register__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized21__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized21__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_register__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module mvp_register__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized21__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module mvp_register__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_register__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module mvp_cregister__parameterized1__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized25__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_register__parameterized10__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_register__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module mvp_register__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_register__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mvp_register__parameterized12__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized10__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized1__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_icc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
Module mvp_register__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized20__7 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__15 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__14 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__6 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__13 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__12 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__5 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__11 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__10 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__4 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__9 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__8 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__11 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__23 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__22 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__10 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__21 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__20 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__9 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__19 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__18 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__8 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__17 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__16 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__15 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__31 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__30 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__14 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__29 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__28 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__13 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__27 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__26 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__12 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__25 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__24 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__3 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__5 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__4 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__3 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__7 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__6 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module m14k_tlb_jtlb16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_cregister__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_cregister__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module mvp_cregister__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module mvp_cregister__parameterized1__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_tlb_cpy 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mvp_cregister__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized14__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized23__5 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized23__6 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized23__7 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_tlb_utlb 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module m14k_tlb_itlb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mvp_cregister__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized23__2 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized23__3 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized23__4 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_tlb_utlb__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module m14k_tlb_dtlb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mvp_register__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_tlb_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mvp_register__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized14__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_mux2__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
Module mvp_register__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module mvp_mux2__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
Module mvp_register__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_register__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_mmuc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mvp_cregister__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module m14k_clockxnorgate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module mvp_register_s 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module mvp_mux2__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module mvp_register__480 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_c 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister_s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_c__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_c__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__482 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_c__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__484 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__486 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_c__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__488 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__490 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__522 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__521 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__520 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized31__7 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_register__519 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__518 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__517 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__474 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__476 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_register__477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__478 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 1     
Module mvp_register__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
Module mvp_register__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__492 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__468 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__470 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module mvp_register__471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__472 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__466 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized29__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module mvp_register__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_ejt_async_snd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mvp_register_c 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__494 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register_s__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__495 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_s__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_s__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__496 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_s__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__497 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_ejt_tck 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	  18 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module mvp_cregister__parameterized31__4 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_cregister__parameterized31__5 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_register__464 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module mvp_cregister__parameterized1__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__460 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__462 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized31__1 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_register__parameterized10__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_ejt_async_snd__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module m14k_ejt_tap_pcsam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module mvp_cregister__parameterized31__2 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_cregister__parameterized31__3 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_register__463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized27__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module mvp_cregister__parameterized1__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__516 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__515 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__514 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized31__6 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_register__parameterized10__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_ejt_async_snd__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module m14k_ejt_tap_dasam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module mvp_register__454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__452 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized29__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module mvp_register__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__450 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized29__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module mvp_register__parameterized10__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_ejt_async_snd__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mvp_mux4__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_mux4__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__456 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__458 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_ejt_tap_fdc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
Module mvp_register__498 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__499 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__501 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__502 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__503 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__504 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__505 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__506 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__507 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__508 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__509 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__510 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__511 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__512 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__513 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__523 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module mvp_cregister__parameterized1__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_ejt_area 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mvp_cregister__parameterized1__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module m14k_ejt_gate 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
Module mvp_cregister__parameterized3__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized14__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_ejt_ibrk 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized14__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_ejt_ibrk__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized14__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module mvp_cregister__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_ejt_dbrk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module m14k_ejt_brk21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module mvp_register__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module mvp_cregister__parameterized26__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module mvp_register__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mvp_cregister__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module mvp_cregister__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mvp_cregister__parameterized26__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_mux4__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized29__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module mvp_register__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized14__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized8__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_biu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 16    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	   4 Input      1 Bit        Muxes := 2     
Module mvp_register__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mvp_mux2__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module mvp_mux2__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mvp_mux2__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mvp_mux2__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mvp_mux2__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mvp_register__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__parameterized5__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module mvp_register__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__parameterized5__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_register__parameterized10__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_cregister__parameterized1__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized26__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized26__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_register__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_register__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized25__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_cregister__parameterized25__3 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_cregister__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized26__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized26__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized25__4 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_cregister__parameterized26__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized1__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized27__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module mvp_cregister__parameterized27__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module mvp_cregister__parameterized14__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_dcc_fb 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
Module mvp_register__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_cregister__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mvp_cregister__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_register__parameterized10__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_mux2__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_register__parameterized10__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized10__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_dcc_parity_stub 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module m14k_dcc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 17    
Module mvp_register__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_register__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_cdmm_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m14k_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module RAMB4K_S16__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S16__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S16__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S16__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S16__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S16__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S16__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S8__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4K_S2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module mvp_register__524 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__525 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized3__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_udi_custom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
Module mfp_uart_receiver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mfp_srec_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module mfp_srec_parser_to_ahb_lite_bridge 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ram_b0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ram_b1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ram_b2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ram_b3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module mfp_ahb_b_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module ram_p0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module ram_p1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module ram_p2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module ram_p3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module mfp_ahb_p_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module mfp_ahb_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module mfp_ahb_i2c 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mfp_ahb_seven_seg_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module ahb_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module mfp_ahb 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mfp_ahb_withloader 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mfp_ejtag_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 22    
Module dtg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module colorizer 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 3     
Module icon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'siu/intsync/_siu_eicgid_pre_7_0_/q_reg' and it is trimmed from '8' to '3' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_register.v:89]
INFO: [Synth 8-4471] merging register '_icc_parerr_data_pi/q_reg[0:0]' into '_icc_parerr_tag_pi/q_reg[0:0]' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/mvp_cregister.v:103]
INFO: [Synth 8-5544] ROM "checksum" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "address" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "in_progress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mfp_ahb_p_ram/HTRANS_d_reg[1:0]' into 'mfp_ahb_b_ram/HTRANS_d_reg[1:0]' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/mfp_ahb_p_ram.v:38]
INFO: [Synth 8-4471] merging register 'mfp_ahb_p_ram/HWRITE_d_reg' into 'mfp_ahb_b_ram/HWRITE_d_reg' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/memories/mfp_ahb_p_ram.v:36]
INFO: [Synth 8-4471] merging register 'mfp_ahb_gpio/HTRANS_d_reg[1:0]' into 'mfp_ahb_b_ram/HTRANS_d_reg[1:0]' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_ahb_gpio.v:43]
INFO: [Synth 8-4471] merging register 'mfp_ahb_gpio/HWRITE_d_reg' into 'mfp_ahb_b_ram/HWRITE_d_reg' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_ahb_gpio.v:41]
INFO: [Synth 8-4471] merging register 'mfp_ahb_gpio/HADDR_d_reg[3:0]' into 'i2c/HADDR_d_reg[3:0]' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_ahb_gpio.v:40]
INFO: [Synth 8-4471] merging register 'i2c/HWRITE_d_reg' into 'mfp_ahb_b_ram/HWRITE_d_reg' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/new/mfp_ahb_i2c.v:52]
INFO: [Synth 8-4471] merging register 'i2c/HADDR_d_reg[3:0]' into 'mfp_ahb_seven_seg_ctrl/HADDR_d_reg[3:0]' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/system/mfp_ahb_gpio.v:40]
INFO: [Synth 8-4471] merging register 'mfp_ahb_seven_seg_ctrl/HTRANS_d_reg[1:0]' into 'mfp_ahb_b_ram/HTRANS_d_reg[1:0]' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/mfp_ahb_seven_seg_ctrl.v:41]
INFO: [Synth 8-4471] merging register 'mfp_ahb_seven_seg_ctrl/HWRITE_d_reg' into 'mfp_ahb_b_ram/HWRITE_d_reg' [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/simplebot/mfp_ahb_seven_seg_ctrl.v:39]
Why this net has no driver: _order_recur <const0>
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounce/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "debounce/db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce/shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dtg/pixel_row" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'icache/tagram/ram__tag_inst1/DO_reg' and it is trimmed from '16' to '8' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/RAMB4K_S16.v:83]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "icache/tagram/ram__tag_inst1/mem_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'icache/tagram/ram__tag_inst3/DO_reg' and it is trimmed from '16' to '8' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/RAMB4K_S16.v:83]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "icache/tagram/ram__tag_inst3/mem_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-6014] Unused sequential element icache/wsram/i_wsram___inst0/mem_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/tagram/ram__tag_inst1/DO_reg' and it is trimmed from '16' to '8' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/RAMB4K_S16.v:83]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "dcache/tagram/ram__tag_inst1/mem_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/tagram/ram__tag_inst3/DO_reg' and it is trimmed from '16' to '8' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/RAMB4K_S16.v:83]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "dcache/tagram/ram__tag_inst3/mem_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/wsram/d_wsram___inst0/DO_reg' and it is trimmed from '2' to '1' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/RAMB4K_S2.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/wsram/d_wsram___inst1/DO_reg' and it is trimmed from '2' to '1' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/RAMB4K_S2.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/wsram/d_wsram___inst2/DO_reg' and it is trimmed from '2' to '1' bits. [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/core/RAMB4K_S2.v:84]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_status32_reg_4_1_/cregister/cregister/q_reg[2]' (FDE) to 'corei_1/cpz/cpz_pc/_cpz_g_status_reg_4_1_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_cpz_g_status_reg_4_1_/cregister/cregister/q_reg[1]' (FDE) to 'corei_1/cpz/cpz_pc/_cpz_g_status_reg_4_1_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_cpz_g_status_reg_4_1_/cregister/cregister/q_reg[2]' (FDE) to 'corei_1/cpz/cpz_pc/_cpz_g_status_reg_4_1_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_cpz_g_status_reg_4_1_/cregister/cregister/q_reg[3]' (FDE) to 'corei_1/cpz/cpz_pc/_cpz_g_status_reg_4_1_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/cpz_pc/\_cpz_g_status_reg_4_1_/cregister/cregister/q_reg[0] )
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[0]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[1]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[2]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_mpc_g_auexc_x_reg/q_reg[0]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_mpc_r_auexc_x_reg/q_reg[0]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[3]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[4]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[5]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[6]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[7]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[8]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[9]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[10]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[11]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[12]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[13]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[14]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[15]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[16]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[17]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[18]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[19]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_badva_pm_31_11_/cregister/cregister/q_reg[20]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[0]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[3]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[4]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[2]' (FDE) to 'corei_1/cpz/cpz_pc/_g_cause_s_pm_4_0_/cregister/cregister/q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/cpz_pc/\_g_cause_s_pm_4_0_/cregister/cregister/q_reg[1] )
INFO: [Synth 8-3886] merging instance 'corei_1/mpc/mpc_ctl/_pf_nosquash_reg/q_reg[0]' (FD) to 'corei_1/mpc/mpc_exc/_hold_pf_phase1_nosquash_i/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[255]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[254]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[253]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[252]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[251]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[250]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[249]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[248]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[247]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[246]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[245]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[244]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[243]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[242]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[241]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[240]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[239]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[238]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[237]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[236]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[235]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[234]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[233]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[232]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[231]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[230]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[229]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[228]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[227]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[226]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[225]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[224]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[223]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[222]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[221]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[220]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[219]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[218]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[217]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[216]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[215]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[214]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[213]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[212]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[211]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[210]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[209]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[208]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[207]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[206]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[205]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[204]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[203]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[202]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[201]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[200]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[199]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[198]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[197]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[196]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[195]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[194]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[193]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[192]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[191]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[190]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[189]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_1/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[188]' (FD) to 'corei_1/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_1/cpz/cpz_pc/\alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/cpz_pc/\alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cacheerr_reg_31_0_/cregister/cregister/q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cdmmbase_31_0_/cregister/cregister/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/\siu/_SI_GTimerInt/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/mpc/\mpc_ctl/_css_for_mdu_3_0_/cregister/cregister/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_int_pend_ed_7_0_int_vector_ed_5_0_int_offset_ed_17_1_int_ss_ed_3_0_int_gid_ed_2_0/cregister/cregister/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cpz_ufr/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_status_25_0_/cregister/register_inst/q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/mpc/\mpc_ctl/_raw_selcp1from_w/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/mpc/\mpc_ctl/_dec_dsp_valid_m/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/mpc/\mpc_ctl/_hold_dest_m2_w_4_0_/cregister/cregister/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cpz_at_epi_en/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_atpro_gm_i/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_at_pro_en_reg/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/mpc/\mpc_ctl/_mpc_iret_on_e_reg/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/mpc/\mpc_ctl/_mpc_iret_m/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cpz_gm_e/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/mpc/\mpc_ctl/_get_saved_sp/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cp0_iret_w/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cpz_gm_e/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cpz_gm_w/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlb_itlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlb_itlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries0to3/\tlbentry0/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries0to3/\tlbentry3/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries0to3/\tlbentry2/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries0to3/\tlbentry1/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries12to15/\tlbentry0/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries12to15/\tlbentry3/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries12to15/\tlbentry2/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries12to15/\tlbentry1/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries8to11/\tlbentry0/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries8to11/\tlbentry3/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries8to11/\tlbentry2/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries8to11/\tlbentry1/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries4to7/\tlbentry0/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries4to7/\tlbentry3/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries4to7/\tlbentry2/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlbarray/tlb0to15 /tlbentries4to7/\tlbentry1/_jtlb1entry_pipe_out/cregister/cregister/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlb_dtlb/utlbentry0/dataregister/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlb_dtlb/utlbentry3/dataregister/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlb_dtlb/utlbentry2/dataregister/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/mmu/\tlb_dtlb/utlbentry1/dataregister/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/icc/\_icc_parerr_tag_pi/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/icc/\_isp_data_parerr_pi/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/icc/\_precise_ibe_d/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/icc/\_icc_umips_16bit_needed/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2/icc/\_icc_dwstb_reg/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_2/mmu/\tlb_itlb/utlbentry1/_gid_match/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_3/ejt/\ejt_tap/ejt_tck /\_scan_flop_out_33_0_/cregister/cregister/q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_3/dcc/fb/\_dmiss_replinf_5_0_/cregister/cregister/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_3/biu/\_dcc_ev_kill_reg/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_3/dcc/\_dcc_parerr_ev_reg/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_3/biu/\_HBURST_2_0_/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_3/dcc/\_cp2_storeissued_m_legit/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/mpc/\mpc_ctl/_mpc_macro_m/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/cpz_pc/\alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_1/cpz/\_cdmmbase_31_0_/cregister/cregister/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_errctl_11_8_/cregister/cregister/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_config7_hci_udi_present_reg_ic_present_reg_dc_present_reg_ic_ssize_reg_1_0_dc_ssize_reg_1_0_ic_nsets_reg_2_0_dc_nsets_reg_2_0/cregister/cregister/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_1/cpz/\_config7_hci_udi_present_reg_ic_present_reg_dc_present_reg_ic_ssize_reg_1_0_dc_ssize_reg_1_0_ic_nsets_reg_2_0_dc_nsets_reg_2_0/cregister/cregister/q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cdmmbase_31_0_/cregister/cregister/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_1/cpz/\_cpz_taglo_0_0_/q_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (gate_clockgate_hclk/_len/q_reg[0]) is unused and will be removed from module m14k_biu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:50 ; elapsed = 00:07:02 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 1030 ; free virtual = 6177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|integer_divide_lut | p_0_out    | 512x9         | LUT            | 
|integer_divide_lut | p_0_out    | 4096x12       | LUT            | 
|integer_divide_lut | p_0_out    | 4096x12       | LUT            | 
|mfp_nexys4_ddr     | p_0_out    | 512x9         | Block RAM      | 
+-------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_b0:     | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_b1:     | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_b2:     | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_b3:     | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_p0:     | ram_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|ram_p1:     | ram_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|ram_p2:     | ram_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|ram_p3:     | ram_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+--------------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                           | Inference | Size (Depth x Width) | Primitives      | 
+---------------+--------------------------------------+-----------+----------------------+-----------------+
|mfp_nexys4_ddr | dcache/wsram/d_wsram___inst0/mem_reg | Implied   | 128 x 1              | RAM128X1S x 1   | 
|mfp_nexys4_ddr | dcache/wsram/d_wsram___inst1/mem_reg | Implied   | 128 x 1              | RAM128X1S x 1   | 
|mfp_nexys4_ddr | dcache/wsram/d_wsram___inst2/mem_reg | Implied   | 128 x 1              | RAM128X1S x 1   | 
+---------------+--------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cpui_4/tagrami_0/icache/tagram/ram__tag_inst0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/tagrami_1/icache/tagram/ram__tag_inst1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/tagrami_2/icache/tagram/ram__tag_inst2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/tagrami_3/icache/tagram/ram__tag_inst3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_4/icache/dataram/ram__data_inst0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_5/icache/dataram/ram__data_inst1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_6/icache/dataram/ram__data_inst2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_7/icache/dataram/ram__data_inst3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_8/icache/dataram/ram__data_inst4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_9/icache/dataram/ram__data_inst5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_10/icache/dataram/ram__data_inst6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_11/icache/dataram/ram__data_inst7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/tagrami_13/dcache/tagram/ram__tag_inst0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/tagrami_14/dcache/tagram/ram__tag_inst1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/tagrami_15/dcache/tagram/ram__tag_inst2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/tagrami_16/dcache/tagram/ram__tag_inst3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_17/dcache/dataram/ram__data_inst0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_18/dcache/dataram/ram__data_inst1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_19/dcache/dataram/ram__data_inst2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_20/dcache/dataram/ram__data_inst3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_21/dcache/dataram/ram__data_inst4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_22/dcache/dataram/ram__data_inst5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_23/dcache/dataram/ram__data_inst6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpui_4/i_24/dcache/dataram/ram__data_inst7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_18/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_19/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_20/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_21/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_22/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_22/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_22/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_22/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_22/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_22/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_22/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_22/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_23/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_23/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_23/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_23/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_23/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_23/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_23/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_23/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_24/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_24/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_24/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_24/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_24/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_24/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_24/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_24/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_25/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_25/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_25/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_25/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_25/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_25/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_25/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sysi_6/i_25/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_30/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |m14k_core__GB0      |           1|     15267|
|2     |m14k_core__GB1      |           1|     15335|
|3     |m14k_core__GB2      |           1|     12647|
|4     |m14k_cpu__GC0       |           1|        93|
|5     |m14k_top__GC0       |           1|       439|
|6     |mfp_sys__GC0        |           1|      2306|
|7     |mfp_nexys4_ddr__GC0 |           1|      1429|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_out1' to pin 'clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_out2' to pin 'clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_out3' to pin 'clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:56 ; elapsed = 00:07:08 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 954 ; free virtual = 6097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:59 ; elapsed = 00:07:11 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 945 ; free virtual = 6091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S16: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4K_S8:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_b0:     | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_b1:     | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_b2:     | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_b3:     | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_p0:     | ram_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|ram_p1:     | ram_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|ram_p2:     | ram_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|ram_p3:     | ram_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------+--------------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                           | Inference | Size (Depth x Width) | Primitives      | 
+---------------+--------------------------------------+-----------+----------------------+-----------------+
|mfp_nexys4_ddr | dcache/wsram/d_wsram___inst0/mem_reg | Implied   | 128 x 1              | RAM128X1S x 1   | 
|mfp_nexys4_ddr | dcache/wsram/d_wsram___inst1/mem_reg | Implied   | 128 x 1              | RAM128X1S x 1   | 
|mfp_nexys4_ddr | dcache/wsram/d_wsram___inst2/mem_reg | Implied   | 128 x 1              | RAM128X1S x 1   | 
+---------------+--------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |m14k_core__GB0      |           1|     15267|
|2     |m14k_core__GB1      |           1|     15335|
|3     |m14k_core__GB2      |           1|     12647|
|4     |m14k_cpu__GC0       |           1|        93|
|5     |m14k_top__GC0       |           1|       439|
|6     |mfp_sys__GC0        |           1|      2306|
|7     |mfp_nexys4_ddr__GC0 |           1|      1429|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/tagram/ram__tag_inst0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/icache/dataram/ram__data_inst7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:11 ; elapsed = 00:07:24 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 965 ; free virtual = 6111
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/we_mask [3] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/we_mask [2] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/we_mask [1] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/we_mask [0] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6030] Inout pin 'JA[3]' is read and/or written without using tristate logic. Proper direction of connection may be wrongly inferred. Please use specific direction to avoid any incorrect logic issue [/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hardware/boards/nexys4_ddr/mfp_nexys4_ddr.v:17]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:13 ; elapsed = 00:07:25 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 962 ; free virtual = 6108
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:13 ; elapsed = 00:07:25 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 962 ; free virtual = 6107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:17 ; elapsed = 00:07:29 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 958 ; free virtual = 6101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:17 ; elapsed = 00:07:29 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 958 ; free virtual = 6101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:18 ; elapsed = 00:07:30 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 955 ; free virtual = 6098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:18 ; elapsed = 00:07:30 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 955 ; free virtual = 6098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mfp_nexys4_ddr | mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[8] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mfp_nexys4_ddr | mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[8] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mfp_nexys4_ddr | mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_data_ack_sync2/q_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mfp_nexys4_ddr | mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_data_ack_sync2/q_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mfp_nexys4_ddr | mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/txfifo_async_snd/_data_ack_sync2/q_reg[0]              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |rojobot31_0   |         1|
|3     |world_map     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz_0   |     1|
|2     |rojobot31_0 |     1|
|3     |world_map   |     1|
|4     |BUFG        |     1|
|5     |CARRY4      |   174|
|6     |LUT1        |    94|
|7     |LUT2        |   653|
|8     |LUT3        |  1310|
|9     |LUT4        |  1571|
|10    |LUT5        |  2692|
|11    |LUT6        |  5041|
|12    |MUXF7       |   278|
|13    |MUXF8       |     2|
|14    |RAM128X1S   |     3|
|15    |RAMB18E1    |    24|
|16    |RAMB18E1_1  |     4|
|17    |RAMB18E1_2  |     1|
|18    |RAMB36E1    |    32|
|19    |RAMB36E1_1  |    32|
|20    |SRL16E      |     9|
|21    |FDCE        |   229|
|22    |FDPE        |    51|
|23    |FDRE        |  8577|
|24    |FDSE        |    43|
|25    |IBUF        |    28|
|26    |IOBUF       |     2|
|27    |OBUF        |    48|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                                                     |Module                                     |Cells |
+------+---------------------------------------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                                                          |                                           | 20953|
|2     |  color                                                                                      |colorizer                                  |     3|
|3     |  debounce                                                                                   |debounce                                   |   183|
|4     |  dtg                                                                                        |dtg                                        |   196|
|5     |  icon                                                                                       |icon                                       |    39|
|6     |    div                                                                                      |integer_divide_lut__parameterized0         |    22|
|7     |  mfp_sys                                                                                    |mfp_sys                                    | 20396|
|8     |    mfp_ahb_withloader                                                                       |mfp_ahb_withloader                         |  1265|
|9     |      mfp_ahb                                                                                |mfp_ahb                                    |   746|
|10    |        i2c                                                                                  |mfp_ahb_i2c                                |   346|
|11    |          i2c                                                                                |i2c_master_top                             |   345|
|12    |            byte_controller                                                                  |i2c_master_byte_ctrl                       |   267|
|13    |              bit_controller                                                                 |i2c_master_bit_ctrl                        |   210|
|14    |        mfp_ahb_b_ram                                                                        |mfp_ahb_b_ram                              |    47|
|15    |          ram_b0                                                                             |ram_b0                                     |     8|
|16    |          ram_b1                                                                             |ram_b1                                     |     2|
|17    |          ram_b2                                                                             |ram_b2                                     |     2|
|18    |          ram_b3                                                                             |ram_b3                                     |     2|
|19    |        mfp_ahb_gpio                                                                         |mfp_ahb_gpio                               |    62|
|20    |        mfp_ahb_p_ram                                                                        |mfp_ahb_p_ram                              |   167|
|21    |          ram_p0                                                                             |ram_p0                                     |    16|
|22    |          ram_p1                                                                             |ram_p1                                     |    24|
|23    |          ram_p2                                                                             |ram_p2                                     |    24|
|24    |          ram_p3                                                                             |ram_p3                                     |    24|
|25    |        mfp_ahb_seven_seg_ctrl                                                               |mfp_ahb_seven_seg_ctrl                     |   116|
|26    |          mfp_ahb_sevensegtimer                                                              |mfp_ahb_sevensegtimer                      |    60|
|27    |            counter16                                                                        |counter                                    |    21|
|28    |            counterSel                                                                       |counter__parameterized0                    |    39|
|29    |      mfp_srec_parser                                                                        |mfp_srec_parser                            |   329|
|30    |      mfp_srec_parser_to_ahb_lite_bridge                                                     |mfp_srec_parser_to_ahb_lite_bridge         |    64|
|31    |      mfp_uart_receiver                                                                      |mfp_uart_receiver                          |   126|
|32    |    mfp_ejtag_reset                                                                          |mfp_ejtag_reset                            |    12|
|33    |    top                                                                                      |m14k_top                                   | 19119|
|34    |      cpu                                                                                    |m14k_cpu                                   | 18813|
|35    |        core                                                                                 |m14k_core                                  | 18714|
|36    |          biu                                                                                |m14k_biu                                   |  1456|
|37    |            _HADDR_31_0_                                                                     |mvp_cregister_wide__parameterized2_1266    |   258|
|38    |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1392     |   258|
|39    |                cregister                                                                    |mvp_cregister__parameterized3_1393         |   258|
|40    |            _HBURST_2_0_                                                                     |mvp_cregister__parameterized14_1267        |     1|
|41    |            _HSIZE_2_0_                                                                      |mvp_cregister__parameterized14_1268        |     2|
|42    |            _HTRANS_1_0_                                                                     |mvp_cregister__parameterized8_1269         |     6|
|43    |            _HWDATA_31_0_                                                                    |mvp_cregister_wide__parameterized2_1270    |    45|
|44    |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1390     |    45|
|45    |                cregister                                                                    |mvp_cregister__parameterized3_1391         |    45|
|46    |            _HWRITE                                                                          |mvp_cregister__parameterized1_1271         |     3|
|47    |            _addr_atomic_rd_reg                                                              |mvp_register_1272                          |     1|
|48    |            _addr_atomic_wr_reg                                                              |mvp_register_1273                          |     1|
|49    |            _addr_reg_3_2_                                                                   |mvp_cregister__parameterized8_1274         |     6|
|50    |            _biu_be_ej_3_0_                                                                  |mvp_cregister_wide__parameterized0_1275    |     9|
|51    |              cregister                                                                      |mvp_cregister_ngc__parameterized0_1388     |     9|
|52    |                cregister                                                                    |mvp_cregister__parameterized0_1389         |     9|
|53    |            _biu_eaaccess                                                                    |mvp_cregister__parameterized1_1276         |    39|
|54    |            _daddr_reg_35_0_                                                                 |mvp_cregister_wide__parameterized23_1277   |    36|
|55    |              cregister                                                                      |mvp_cregister_ngc__parameterized26_1386    |    36|
|56    |                cregister                                                                    |mvp_cregister__parameterized29_1387        |    36|
|57    |            _daddr_w_37_0_                                                                   |mvp_cregister_wide__parameterized6         |    53|
|58    |              cregister                                                                      |mvp_cregister_ngc__parameterized6          |    53|
|59    |                cregister                                                                    |mvp_cregister__parameterized7              |    53|
|60    |            _dburst_prev                                                                     |mvp_register_1278                          |     1|
|61    |            _dcached_reg                                                                     |mvp_register_1279                          |     1|
|62    |            _dcc_ev_force_move_reg                                                           |mvp_register_1280                          |     7|
|63    |            _dcc_exaddr_sel_reg                                                              |mvp_register_1281                          |     1|
|64    |            _dreq_a_st0_reg                                                                  |mvp_cregister__parameterized1_1282         |     1|
|65    |            _dreq_d_st0_reg                                                                  |mvp_cregister__parameterized1_1283         |     1|
|66    |            _dreq_d_st2_reg                                                                  |mvp_cregister__parameterized1_1284         |     3|
|67    |            _dreq_d_st3_reg                                                                  |mvp_cregister__parameterized1_1285         |     2|
|68    |            _dreq_st0_reg                                                                    |mvp_cregister__parameterized1_1286         |     6|
|69    |            _dreq_st1_reg                                                                    |mvp_cregister__parameterized1_1287         |     2|
|70    |            _dreq_st2_reg                                                                    |mvp_cregister__parameterized1_1288         |     4|
|71    |            _dreq_st3_reg                                                                    |mvp_cregister__parameterized1_1289         |     1|
|72    |            _dreq_val_reg                                                                    |mvp_register_1290                          |     2|
|73    |            _dtrans_nxt_reg                                                                  |mvp_cregister__parameterized1_1291         |     1|
|74    |            _dword_nxt_reg_1_0_                                                              |mvp_cregister__parameterized8_1292         |     2|
|75    |            _ea_ireq                                                                         |mvp_cregister__parameterized1_1293         |     1|
|76    |            _ea_read                                                                         |mvp_cregister__parameterized1_1294         |    11|
|77    |            _early_idle                                                                      |mvp_cregister__parameterized1_1295         |     2|
|78    |            _flush_front                                                                     |mvp_register_1296                          |     2|
|79    |            _flush_wrb_reg                                                                   |mvp_register_1297                          |     1|
|80    |            _greset_reg                                                                      |mvp_cregister__parameterized1_1298         |     5|
|81    |            _haddr_3_2_reg_1_0_                                                              |mvp_cregister__parameterized8_1299         |     2|
|82    |            _haddr_3_2_reg_reg_1_0_                                                          |mvp_cregister__parameterized8_1300         |     2|
|83    |            _hrdata_reg_31_0_                                                                |mvp_cregister_wide__parameterized2_1301    |    32|
|84    |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1384     |    32|
|85    |                cregister                                                                    |mvp_cregister__parameterized3_1385         |    32|
|86    |            _hready_reg                                                                      |mvp_cregister__parameterized1_1302         |     2|
|87    |            _htrans_idle_reg                                                                 |mvp_cregister__parameterized1_1303         |     3|
|88    |            _iburst_prev                                                                     |mvp_register_1304                          |     1|
|89    |            _ireq_a_st0_reg                                                                  |mvp_cregister__parameterized1_1305         |     1|
|90    |            _ireq_a_st3_reg                                                                  |mvp_cregister__parameterized1_1306         |     2|
|91    |            _ireq_d_st0_reg                                                                  |mvp_cregister__parameterized1_1307         |     3|
|92    |            _ireq_d_st3_reg                                                                  |mvp_cregister__parameterized1_1308         |     1|
|93    |            _ireq_st0_reg                                                                    |mvp_cregister__parameterized1_1309         |    10|
|94    |            _ireq_st1_reg                                                                    |mvp_cregister__parameterized1_1310         |     2|
|95    |            _ireq_st2_reg                                                                    |mvp_cregister__parameterized1_1311         |     3|
|96    |            _ireq_st3_reg                                                                    |mvp_cregister__parameterized1_1312         |     1|
|97    |            _ireq_val_reg                                                                    |mvp_register_1313                          |     1|
|98    |            _itrans_nxt_reg                                                                  |mvp_cregister__parameterized1_1314         |     1|
|99    |            _iword_nxt_reg_1_0_                                                              |mvp_cregister__parameterized8_1315         |     2|
|100   |            _last_addr                                                                       |mvp_cregister__parameterized1_1316         |     1|
|101   |            _lock_hold                                                                       |mvp_cregister__parameterized1_1317         |     1|
|102   |            _raw_ld_wr_buf_data_reg_15_0_                                                    |mvp_cregister_wide__parameterized20_1318   |    17|
|103   |              cregister                                                                      |mvp_cregister_ngc__parameterized23_1382    |    17|
|104   |                cregister                                                                    |mvp_cregister__parameterized26_1383        |    17|
|105   |            _rd_pend_reg                                                                     |mvp_cregister__parameterized1_1319         |     1|
|106   |            _read_lock_hold                                                                  |mvp_register_1320                          |     1|
|107   |            _split_wr_w0                                                                     |mvp_cregister__parameterized1_1321         |     1|
|108   |            _split_wr_w1                                                                     |mvp_cregister__parameterized1_1322         |     3|
|109   |            _split_wr_w2                                                                     |mvp_cregister__parameterized1_1323         |     4|
|110   |            _split_wr_w3                                                                     |mvp_cregister__parameterized1_1324         |     5|
|111   |            _st_alloc_pairn                                                                  |mvp_cregister__parameterized1_1325         |     4|
|112   |            _st_hit_wrb_reg                                                                  |mvp_cregister__parameterized1_1326         |     1|
|113   |            _sync_core                                                                       |mvp_register_1327                          |     1|
|114   |            _sync_hold                                                                       |mvp_register_1328                          |     1|
|115   |            _sync_reg                                                                        |mvp_register_1329                          |     2|
|116   |            _sync_retain                                                                     |mvp_cregister__parameterized1_1330         |     2|
|117   |            _uncached_store_reg                                                              |mvp_register_1331                          |     1|
|118   |            _wr_buf_addr_match_reg                                                           |mvp_register_1332                          |     1|
|119   |            _wr_buf_b2eb_reg_31_0_                                                           |mvp_cregister_wide__parameterized2_1333    |    32|
|120   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1380     |    32|
|121   |                cregister                                                                    |mvp_cregister__parameterized3_1381         |    32|
|122   |            _wr_buf_b_reg_127_0_                                                             |mvp_cregister_wide__parameterized22        |   128|
|123   |              cregister                                                                      |mvp_cregister_ngc__parameterized25_1378    |   128|
|124   |                cregister                                                                    |mvp_cregister__parameterized28_1379        |   128|
|125   |            _wr_buf_f_127_0_                                                                 |mvp_cregister_wide__parameterized22_1334   |   248|
|126   |              cregister                                                                      |mvp_cregister_ngc__parameterized25         |   248|
|127   |                cregister                                                                    |mvp_cregister__parameterized28             |   248|
|128   |            _wr_buf_tag_b_reg_31_0_                                                          |mvp_cregister_wide__parameterized2_1335    |    32|
|129   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1376     |    32|
|130   |                cregister                                                                    |mvp_cregister__parameterized3_1377         |    32|
|131   |            _wr_buf_tag_f_reg_31_0_                                                          |mvp_cregister_wide__parameterized2_1336    |    66|
|132   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1374     |    66|
|133   |                cregister                                                                    |mvp_cregister__parameterized3_1375         |    66|
|134   |            _wr_buf_vld_b_reg_15_0_                                                          |mvp_cregister_wide__parameterized20_1337   |    35|
|135   |              cregister                                                                      |mvp_cregister_ngc__parameterized23_1372    |    35|
|136   |                cregister                                                                    |mvp_cregister__parameterized26_1373        |    35|
|137   |            _wr_buf_vld_f_reg_15_0_                                                          |mvp_cregister_wide__parameterized20_1338   |    73|
|138   |              cregister                                                                      |mvp_cregister_ngc__parameterized23_1370    |    73|
|139   |                cregister                                                                    |mvp_cregister__parameterized26_1371        |    73|
|140   |            _wrb_htrans_nxt_reg                                                              |mvp_cregister__parameterized1_1339         |     1|
|141   |            _wrb_wd_cnt_1_0_                                                                 |mvp_cregister__parameterized8_1340         |   153|
|142   |            _wreq_d_done_sync_qf                                                             |mvp_cregister__parameterized1_1341         |     1|
|143   |            _wreq_sta0_reg                                                                   |mvp_cregister__parameterized1_1342         |     3|
|144   |            _wreq_sta1_reg                                                                   |mvp_cregister__parameterized1_1343         |     1|
|145   |            _wreq_sta2_reg                                                                   |mvp_cregister__parameterized1_1344         |     1|
|146   |            _wreq_sta3_reg                                                                   |mvp_cregister__parameterized1_1345         |     2|
|147   |            _wreq_stas0_reg                                                                  |mvp_cregister__parameterized1_1346         |     2|
|148   |            _wreq_stas1_reg                                                                  |mvp_cregister__parameterized1_1347         |     2|
|149   |            _wreq_stas2_reg                                                                  |mvp_cregister__parameterized1_1348         |     4|
|150   |            _wreq_stas3_reg                                                                  |mvp_cregister__parameterized1_1349         |     3|
|151   |            _wreq_std0_reg                                                                   |mvp_cregister__parameterized1_1350         |     3|
|152   |            _wreq_std1_reg                                                                   |mvp_cregister__parameterized1_1351         |     1|
|153   |            _wreq_std2_reg                                                                   |mvp_cregister__parameterized1_1352         |     1|
|154   |            _wreq_std3_reg                                                                   |mvp_cregister__parameterized1_1353         |     2|
|155   |            _wreq_std_d_0_reg                                                                |mvp_cregister__parameterized1_1354         |     1|
|156   |            _wreq_std_d_1_reg                                                                |mvp_cregister__parameterized1_1355         |     1|
|157   |            _wreq_std_d_2_reg                                                                |mvp_cregister__parameterized1_1356         |     2|
|158   |            _wreq_std_d_3_reg                                                                |mvp_cregister__parameterized1_1357         |     1|
|159   |            _wreq_stds0_reg                                                                  |mvp_cregister__parameterized1_1358         |     8|
|160   |            _wreq_stds1_reg                                                                  |mvp_cregister__parameterized1_1359         |     3|
|161   |            _wreq_stds2_reg                                                                  |mvp_cregister__parameterized1_1360         |     2|
|162   |            _wreq_stds3_reg                                                                  |mvp_cregister__parameterized1_1361         |     2|
|163   |            _wreq_stds_d_0_reg                                                               |mvp_cregister__parameterized1_1362         |     1|
|164   |            _wreq_stds_d_1_reg                                                               |mvp_cregister__parameterized1_1363         |     1|
|165   |            _wreq_stds_d_2_reg                                                               |mvp_cregister__parameterized1_1364         |     1|
|166   |            _wreq_stds_d_3_reg                                                               |mvp_cregister__parameterized1_1365         |     2|
|167   |            _wtmagicl_prev                                                                   |mvp_cregister__parameterized1_1366         |     1|
|168   |            _wtmagicl_prev_reg                                                               |mvp_cregister__parameterized1_1367         |     1|
|169   |            _wtmagicl_raw                                                                    |mvp_cregister__parameterized1_1368         |     1|
|170   |            _ww                                                                              |mvp_cregister__parameterized1_1369         |     1|
|171   |          cdmm                                                                               |m14k_cdmm                                  |    67|
|172   |            cdmm_ctl                                                                         |m14k_cdmm_ctl                              |    67|
|173   |              _cdmm_rdata_xx_31_0_                                                           |mvp_cregister_wide__parameterized2_1262    |    64|
|174   |                cregister                                                                    |mvp_cregister_ngc__parameterized2_1264     |    64|
|175   |                  cregister                                                                  |mvp_cregister__parameterized3_1265         |    64|
|176   |              _cdmm_sel                                                                      |mvp_register_1263                          |     1|
|177   |          cpz                                                                                |m14k_cpz                                   |  1514|
|178   |            _arch_llbit                                                                      |mvp_register_1053                          |     1|
|179   |            _badva_31_0_                                                                     |mvp_cregister_wide__parameterized2_1054    |    32|
|180   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1260     |    32|
|181   |                cregister                                                                    |mvp_cregister__parameterized3_1261         |    32|
|182   |            _badva_s_31_0_                                                                   |mvp_cregister_wide__parameterized2_1055    |    13|
|183   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1258     |    13|
|184   |                cregister                                                                    |mvp_cregister__parameterized3_1259         |    13|
|185   |            _bds_x                                                                           |mvp_cregister__parameterized1_1056         |     1|
|186   |            _cause_14_0_                                                                     |mvp_ucregister_wide__parameterized0        |    14|
|187   |              cregister                                                                      |mvp_register_ngc__parameterized0           |    14|
|188   |                register_inst                                                                |mvp_register__parameterized2               |    14|
|189   |            _cause_h_11_0_                                                                   |mvp_ucregister_wide__parameterized1        |     7|
|190   |              cregister                                                                      |mvp_register_ngc__parameterized1           |     7|
|191   |                register_inst                                                                |mvp_register__parameterized3               |     7|
|192   |            _cdexc_type_h_6_0_                                                               |mvp_ucregister_wide__parameterized4        |     1|
|193   |              cregister                                                                      |mvp_register_ngc__parameterized4           |     1|
|194   |                register_inst                                                                |mvp_register__parameterized6               |     1|
|195   |            _cdmmbase_31_0_                                                                  |mvp_cregister_wide__parameterized2_1057    |    32|
|196   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1256     |    32|
|197   |                cregister                                                                    |mvp_cregister__parameterized3_1257         |    32|
|198   |            _cntxt_31_23_                                                                    |mvp_cregister_wide__parameterized1_1058    |     9|
|199   |              cregister                                                                      |mvp_cregister_ngc__parameterized1_1254     |     9|
|200   |                cregister                                                                    |mvp_cregister__parameterized2_1255         |     9|
|201   |            _compare_31_0_                                                                   |mvp_cregister_wide__parameterized2_1059    |    46|
|202   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1252     |    46|
|203   |                cregister                                                                    |mvp_cregister__parameterized3_1253         |    46|
|204   |            _config0w_9_0_                                                                   |mvp_cregister_wide__parameterized5_1060    |    14|
|205   |              cregister                                                                      |mvp_cregister_ngc__parameterized5_1250     |    14|
|206   |                cregister                                                                    |mvp_cregister__parameterized6_1251         |    14|
|207   |            _config1w_13_0_                                                                  |mvp_cregister_wide__parameterized9_1061    |    47|
|208   |              cregister                                                                      |mvp_cregister_ngc__parameterized9_1248     |    47|
|209   |                cregister                                                                    |mvp_cregister__parameterized11_1249        |    47|
|210   |            _count_inc                                                                       |mvp_register_1062                          |     2|
|211   |            _countb0_7_0_                                                                    |mvp_cregister_wide__parameterized3_1063    |    15|
|212   |              cregister                                                                      |mvp_cregister_ngc__parameterized3_1246     |    15|
|213   |                cregister                                                                    |mvp_cregister__parameterized4_1247         |    15|
|214   |            _countb1_7_0_                                                                    |mvp_cregister_wide__parameterized3_1064    |    15|
|215   |              cregister                                                                      |mvp_cregister_ngc__parameterized3_1244     |    15|
|216   |                cregister                                                                    |mvp_cregister__parameterized4_1245         |    15|
|217   |            _countb2_7_0_                                                                    |mvp_cregister_wide__parameterized3_1065    |    16|
|218   |              cregister                                                                      |mvp_cregister_ngc__parameterized3_1242     |    16|
|219   |                cregister                                                                    |mvp_cregister__parameterized4_1243         |    16|
|220   |            _countb3_7_0_                                                                    |mvp_cregister_wide__parameterized3_1066    |    14|
|221   |              cregister                                                                      |mvp_cregister_ngc__parameterized3_1240     |    14|
|222   |                cregister                                                                    |mvp_cregister__parameterized4_1241         |    14|
|223   |            _cpz_datalo_31_0_                                                                |mvp_cregister_wide__parameterized2_1067    |    32|
|224   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1238     |    32|
|225   |                cregister                                                                    |mvp_cregister__parameterized3_1239         |    32|
|226   |            _cpz_fdcint                                                                      |mvp_register_1068                          |     1|
|227   |            _cpz_halt                                                                        |mvp_register_1069                          |     1|
|228   |            _cpz_hwrena_29_cpz_hwrena_3_0                                                    |mvp_cregister_wide__parameterized4_1070    |     7|
|229   |              cregister                                                                      |mvp_cregister_ngc__parameterized4_1236     |     7|
|230   |                cregister                                                                    |mvp_cregister__parameterized5_1237         |     7|
|231   |            _cpz_mmutype                                                                     |mvp_register_1071                          |     3|
|232   |            _cpz_out_31_0_                                                                   |mvp_mux1hot_24                             |   327|
|233   |            _cpz_setdbep                                                                     |mvp_register_1072                          |     2|
|234   |            _cpz_setibep                                                                     |mvp_register_1073                          |     2|
|235   |            _cpz_taglo_17_10_                                                                |mvp_cregister_wide__parameterized3_1074    |     8|
|236   |              cregister                                                                      |mvp_cregister_ngc__parameterized3_1234     |     8|
|237   |                cregister                                                                    |mvp_cregister__parameterized4_1235         |     8|
|238   |            _cpz_taglo_1_1_                                                                  |mvp_cregister__parameterized1_1075         |     1|
|239   |            _cpz_taglo_25_18_                                                                |mvp_cregister_wide__parameterized3_1076    |     8|
|240   |              cregister                                                                      |mvp_cregister_ngc__parameterized3_1232     |     8|
|241   |                cregister                                                                    |mvp_cregister__parameterized4_1233         |     8|
|242   |            _cpz_taglo_2_2_                                                                  |mvp_cregister__parameterized1_1077         |     1|
|243   |            _cpz_taglo_3_3_                                                                  |mvp_cregister__parameterized1_1078         |     2|
|244   |            _cpz_taglo_9_4_                                                                  |mvp_cregister_wide_1079                    |     6|
|245   |              cregister                                                                      |mvp_cregister_ngc_1230                     |     6|
|246   |                cregister                                                                    |mvp_cregister_1231                         |     6|
|247   |            _cpz_timerint                                                                    |mvp_register_1080                          |     1|
|248   |            _dcc_dcopld_md                                                                   |mvp_register_1081                          |     3|
|249   |            _debug_27_0_                                                                     |mvp_ucregister_wide__parameterized2_1082   |    26|
|250   |              cregister                                                                      |mvp_register_ngc__parameterized2_1228      |    26|
|251   |                register_inst                                                                |mvp_register__parameterized4_1229          |    26|
|252   |            _depc_31_0_                                                                      |mvp_cregister_wide__parameterized2_1083    |    32|
|253   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1226     |    32|
|254   |                cregister                                                                    |mvp_cregister__parameterized3_1227         |    32|
|255   |            _desave_31_0_                                                                    |mvp_cregister_wide__parameterized2_1084    |    32|
|256   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1224     |    32|
|257   |                cregister                                                                    |mvp_cregister__parameterized3_1225         |    32|
|258   |            _desave_kscratch_31_0_                                                           |mvp_mux4_1085                              |     1|
|259   |            _dexc_type_h_4_0_                                                                |mvp_ucregister_wide__parameterized3_1086   |     5|
|260   |              cregister                                                                      |mvp_register_ngc__parameterized3_1222      |     5|
|261   |                register_inst                                                                |mvp_register__parameterized5_1223          |     5|
|262   |            _ebase_29_12_                                                                    |mvp_cregister_wide__parameterized8_1087    |    18|
|263   |              cregister                                                                      |mvp_cregister_ngc__parameterized8_1220     |    18|
|264   |                cregister                                                                    |mvp_cregister__parameterized10_1221        |    18|
|265   |            _epc_31_0_                                                                       |mvp_cregister_wide__parameterized2_1088    |    32|
|266   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1218     |    32|
|267   |                cregister                                                                    |mvp_cregister__parameterized3_1219         |    32|
|268   |            _epc_m_31_0_                                                                     |mvp_cregister_wide__parameterized2_1089    |    32|
|269   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1216     |    32|
|270   |                cregister                                                                    |mvp_cregister__parameterized3_1217         |    32|
|271   |            _epc_w_31_0_                                                                     |mvp_cregister_wide__parameterized2_1090    |    32|
|272   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1214     |    32|
|273   |                cregister                                                                    |mvp_cregister__parameterized3_1215         |    32|
|274   |            _errctl_11_8_                                                                    |mvp_cregister_wide__parameterized0_1091    |     8|
|275   |              cregister                                                                      |mvp_cregister_ngc__parameterized0_1212     |     8|
|276   |                cregister                                                                    |mvp_cregister__parameterized0_1213         |     8|
|277   |            _errctl_3_0_                                                                     |mvp_cregister_wide__parameterized0_1092    |     4|
|278   |              cregister                                                                      |mvp_cregister_ngc__parameterized0_1210     |     4|
|279   |                cregister                                                                    |mvp_cregister__parameterized0_1211         |     4|
|280   |            _errctl_7_4_                                                                     |mvp_cregister_wide__parameterized0_1093    |     4|
|281   |              cregister                                                                      |mvp_cregister_ngc__parameterized0_1208     |     4|
|282   |                cregister                                                                    |mvp_cregister__parameterized0_1209         |     4|
|283   |            _errpc_31_0_                                                                     |mvp_cregister_wide__parameterized2_1094    |    32|
|284   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1206     |    32|
|285   |                cregister                                                                    |mvp_cregister__parameterized3_1207         |    32|
|286   |            _hold_compare_ld                                                                 |mvp_cregister__parameterized1_1095         |     1|
|287   |            _hold_count_ld                                                                   |mvp_cregister__parameterized1_1096         |     3|
|288   |            _hwrena32_31_0_                                                                  |mvp_mux4_1097                              |     2|
|289   |            _icc_icopld_d                                                                    |mvp_register_1098                          |     2|
|290   |            _ie_pipe_out_5_0_                                                                |mvp_cregister_wide_1099                    |    10|
|291   |              cregister                                                                      |mvp_cregister_ngc_1204                     |    10|
|292   |                cregister                                                                    |mvp_cregister_1205                         |    10|
|293   |            _intctl_17_8_                                                                    |mvp_cregister_wide__parameterized5_1100    |    10|
|294   |              cregister                                                                      |mvp_cregister_ngc__parameterized5_1202     |    10|
|295   |                cregister                                                                    |mvp_cregister__parameterized6_1203         |    10|
|296   |            _intctl_4_0_                                                                     |mvp_cregister_wide__parameterized4_1101    |     9|
|297   |              cregister                                                                      |mvp_cregister_ngc__parameterized4_1200     |     9|
|298   |                cregister                                                                    |mvp_cregister__parameterized5_1201         |     9|
|299   |            _ll_w                                                                            |mvp_cregister__parameterized1_1102         |     2|
|300   |            _lladdr_27_0_                                                                    |mvp_cregister_wide__parameterized10        |    28|
|301   |              cregister                                                                      |mvp_cregister_ngc__parameterized10_1198    |    28|
|302   |                cregister                                                                    |mvp_cregister__parameterized12_1199        |    28|
|303   |            _lladdr_s_27_0_                                                                  |mvp_cregister_wide__parameterized10_1103   |    28|
|304   |              cregister                                                                      |mvp_cregister_ngc__parameterized10         |    28|
|305   |                cregister                                                                    |mvp_cregister__parameterized12             |    28|
|306   |            _m_pipe_out_3_0_                                                                 |mvp_cregister_wide__parameterized0_1104    |     6|
|307   |              cregister                                                                      |mvp_cregister_ngc__parameterized0_1196     |     6|
|308   |                cregister                                                                    |mvp_cregister__parameterized0_1197         |     6|
|309   |            _mpc_nonseq_ed                                                                   |mvp_cregister__parameterized1_1105         |     1|
|310   |            _nestepc_31_0_                                                                   |mvp_cregister_wide__parameterized2_1106    |    32|
|311   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1194     |    32|
|312   |                cregister                                                                    |mvp_cregister__parameterized3_1195         |    32|
|313   |            _r_doze                                                                          |mvp_register_1107                          |     1|
|314   |            _r_nest_erl                                                                      |mvp_cregister__parameterized1_1108         |     1|
|315   |            _r_nest_exl                                                                      |mvp_cregister__parameterized1_1109         |     1|
|316   |            _raw_cpz_goodnight                                                               |mvp_register_1110                          |     3|
|317   |            _status_25_0_                                                                    |mvp_ucregister_wide                        |    39|
|318   |              cregister                                                                      |mvp_register_ngc                           |    39|
|319   |                register_inst                                                                |mvp_register__parameterized1               |    39|
|320   |            _status_cond_reg                                                                 |mvp_register_1111                          |     1|
|321   |            _status_int_srs_view_ipl_31_0_                                                   |mvp_mux8                                   |     3|
|322   |            _userlocal_31_0_                                                                 |mvp_cregister_wide__parameterized2_1112    |    32|
|323   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1192     |    32|
|324   |                cregister                                                                    |mvp_cregister__parameterized3_1193         |    32|
|325   |            _view_ipl_9_0_                                                                   |mvp_cregister_wide__parameterized5_1113    |    10|
|326   |              cregister                                                                      |mvp_cregister_ngc__parameterized5_1190     |    10|
|327   |                cregister                                                                    |mvp_cregister__parameterized6_1191         |    10|
|328   |            _view_ripl_1_0_                                                                  |mvp_cregister__parameterized8_1114         |     2|
|329   |            _wakeup_reg                                                                      |mvp_register_1115                          |     1|
|330   |            cpz_pc                                                                           |m14k_cpz_pc_top                            |   344|
|331   |              _badva_pm_31_11_                                                               |mvp_cregister_wide__parameterized12_1116   |    30|
|332   |                cregister                                                                    |mvp_cregister_ngc__parameterized12_1188    |    30|
|333   |                  cregister                                                                  |mvp_cregister__parameterized15_1189        |    30|
|334   |              _br_m                                                                          |mvp_cregister__parameterized1_1117         |     1|
|335   |              _br_w                                                                          |mvp_cregister__parameterized1_1118         |     1|
|336   |              _br_w_qual                                                                     |mvp_register_1119                          |     1|
|337   |              _cause_s_pm_4_0_                                                               |mvp_cregister_wide__parameterized4_1120    |     6|
|338   |                cregister                                                                    |mvp_cregister_ngc__parameterized4_1186     |     6|
|339   |                  cregister                                                                  |mvp_cregister__parameterized5_1187         |     6|
|340   |              _cpz_cause_pci                                                                 |mvp_register_1121                          |     1|
|341   |              _dqual_49                                                                      |mvp_register_1122                          |     1|
|342   |              _iqual_49                                                                      |mvp_register_1123                          |     1|
|343   |              _jimm_m                                                                        |mvp_cregister__parameterized1_1124         |     1|
|344   |              _jimm_w                                                                        |mvp_cregister__parameterized1_1125         |     1|
|345   |              _jimm_w_qual                                                                   |mvp_register_1126                          |     1|
|346   |              _jreg31_m                                                                      |mvp_cregister__parameterized1_1127         |     1|
|347   |              _jreg31_w                                                                      |mvp_cregister__parameterized1_1128         |     1|
|348   |              _jreg31_w_qual                                                                 |mvp_register_1129                          |     1|
|349   |              _jreg31non_m                                                                   |mvp_cregister__parameterized1_1130         |     1|
|350   |              _jreg31non_w                                                                   |mvp_cregister__parameterized1_1131         |     1|
|351   |              _jreg31non_w_qual                                                              |mvp_register_1132                          |     1|
|352   |              _ld_w                                                                          |mvp_cregister__parameterized1_1133         |     1|
|353   |              _ld_w_qual                                                                     |mvp_register_1134                          |     1|
|354   |              _mmu_asid_pm_7_0_                                                              |mvp_cregister_wide__parameterized3_1135    |    11|
|355   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1184     |    11|
|356   |                  cregister                                                                  |mvp_cregister__parameterized4_1185         |    11|
|357   |              _mpc_ret_w                                                                     |mvp_cregister__parameterized1_1136         |     2|
|358   |              _muldiv_m                                                                      |mvp_cregister__parameterized1_1137         |     1|
|359   |              _muldiv_w                                                                      |mvp_cregister__parameterized1_1138         |     1|
|360   |              _muldiv_w_qual                                                                 |mvp_register_1139                          |     1|
|361   |              _nop_w_qual                                                                    |mvp_register_1140                          |     1|
|362   |              _pc_atomic_disqualify_d                                                        |mvp_cregister__parameterized1_1141         |     1|
|363   |              _pc_cnt0_evt5_idd                                                              |mvp_register_1142                          |     1|
|364   |              _pc_cnt0_evt7_idd                                                              |mvp_register_1143                          |     1|
|365   |              _pc_cnt0_evt8_mdd                                                              |mvp_register_1144                          |     1|
|366   |              _pc_cnt1_evt5_idd                                                              |mvp_register_1145                          |     1|
|367   |              _pc_cnt1_evt7_idd                                                              |mvp_register_1146                          |     1|
|368   |              _pc_cnt1_evt8_mdd                                                              |mvp_register_1147                          |     1|
|369   |              _sc_w                                                                          |mvp_cregister__parameterized1_1148         |     1|
|370   |              _sc_w_qual                                                                     |mvp_register_1149                          |     1|
|371   |              _scfail_m                                                                      |mvp_cregister__parameterized1_1150         |     1|
|372   |              _scfail_w                                                                      |mvp_cregister__parameterized1_1151         |     1|
|373   |              _scfail_w_qual                                                                 |mvp_register_1152                          |     1|
|374   |              _st_w                                                                          |mvp_cregister__parameterized1_1153         |     1|
|375   |              _st_w_qual                                                                     |mvp_register_1154                          |     1|
|376   |              _status32_reg_4_1_                                                             |mvp_cregister_wide__parameterized0_1155    |     5|
|377   |                cregister                                                                    |mvp_cregister_ngc__parameterized0_1182     |     5|
|378   |                  cregister                                                                  |mvp_cregister__parameterized0_1183         |     5|
|379   |              _ucld_w                                                                        |mvp_cregister__parameterized1_1156         |     1|
|380   |              _ucld_w_qual                                                                   |mvp_register_1157                          |     1|
|381   |              _ucst_w                                                                        |mvp_cregister__parameterized1_1158         |     1|
|382   |              _ucst_w_qual                                                                   |mvp_register_1159                          |     1|
|383   |              alu_cp0_pc0                                                                    |m14k_cpz_pc                                |   136|
|384   |                _any_tc_enabled                                                              |mvp_register_1167                          |     1|
|385   |                _cntgate                                                                     |mvp_cregister__parameterized1_1168         |     1|
|386   |                _pc_cnt_evt_reg_255_0_                                                       |mvp_ucregister_wide__parameterized5_1169   |    39|
|387   |                  cregister                                                                  |mvp_register_ngc__parameterized5_1180      |    39|
|388   |                    register_inst                                                            |mvp_register__parameterized7_1181          |    39|
|389   |                _pc_cnt_reg_31_0_                                                            |mvp_cregister_wide__parameterized2_1170    |    54|
|390   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_1178     |    54|
|391   |                    cregister                                                                |mvp_cregister__parameterized3_1179         |    54|
|392   |                _pc_ctl_evt_reg_7_0_                                                         |mvp_ucregister_wide__parameterized6_1171   |    17|
|393   |                  cregister                                                                  |mvp_register_ngc__parameterized6_1176      |    17|
|394   |                    register_inst                                                            |mvp_register__parameterized8_1177          |    17|
|395   |                _pc_ctl_rega_10_0_                                                           |mvp_cregister_wide__parameterized11_1172   |    15|
|396   |                  cregister                                                                  |mvp_cregister_ngc__parameterized11_1174    |    15|
|397   |                    cregister                                                                |mvp_cregister__parameterized13_1175        |    15|
|398   |                _pc_en_mask_xx                                                               |mvp_register_1173                          |     1|
|399   |              alu_cp0_pc1                                                                    |m14k_cpz_pc__parameterized0                |   113|
|400   |                _any_tc_enabled                                                              |mvp_register_1160                          |     1|
|401   |                _cntgate                                                                     |mvp_cregister__parameterized1_1161         |     1|
|402   |                _pc_cnt_evt_reg_255_0_                                                       |mvp_ucregister_wide__parameterized5        |    24|
|403   |                  cregister                                                                  |mvp_register_ngc__parameterized5           |    24|
|404   |                    register_inst                                                            |mvp_register__parameterized7               |    24|
|405   |                _pc_cnt_reg_31_0_                                                            |mvp_cregister_wide__parameterized2_1162    |    32|
|406   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_1165     |    32|
|407   |                    cregister                                                                |mvp_cregister__parameterized3_1166         |    32|
|408   |                _pc_ctl_evt_reg_7_0_                                                         |mvp_ucregister_wide__parameterized6        |    19|
|409   |                  cregister                                                                  |mvp_register_ngc__parameterized6           |    19|
|410   |                    register_inst                                                            |mvp_register__parameterized8               |    19|
|411   |                _pc_ctl_rega_10_0_                                                           |mvp_cregister_wide__parameterized11        |    20|
|412   |                  cregister                                                                  |mvp_cregister_ngc__parameterized11         |    20|
|413   |                    cregister                                                                |mvp_cregister__parameterized13             |    20|
|414   |                _pc_ctl_regb_2_0_                                                            |mvp_cregister__parameterized14_1163        |     7|
|415   |                _pc_en_mask_xx                                                               |mvp_register_1164                          |     1|
|416   |          dcc                                                                                |m14k_dcc                                   |  2245|
|417   |            _advance_m_reg                                                                   |mvp_register_815                           |     1|
|418   |            _block_hit_fb_reg                                                                |mvp_register_816                           |     1|
|419   |            _block_hit_way_reg_3_0_                                                          |mvp_register__parameterized10_817          |     6|
|420   |            _cache_hit_reg                                                                   |mvp_register_818                           |     6|
|421   |            _cacheread_m                                                                     |mvp_register_819                           |   207|
|422   |            _cachewrite_m                                                                    |mvp_register_820                           |     3|
|423   |            _dcc_copsync_m                                                                   |mvp_register_821                           |     1|
|424   |            _dcc_data_raw_31_0_                                                              |mvp_mux2_822                               |    32|
|425   |            _dcc_ddata_m_reg_31_0_                                                           |mvp_register__parameterized0_823           |    32|
|426   |            _dcc_dmiss_m_ev_reg                                                              |mvp_register_824                           |    31|
|427   |            _dcc_dval_m_19_2_                                                                |mvp_cregister_wide__parameterized8         |    41|
|428   |              cregister                                                                      |mvp_cregister_ngc__parameterized8_1051     |    41|
|429   |                cregister                                                                    |mvp_cregister__parameterized10_1052        |    41|
|430   |            _dcc_ev                                                                          |mvp_register_825                           |     8|
|431   |            _dcc_lscacheread_m                                                               |mvp_register_826                           |     1|
|432   |            _dcc_newdaddr                                                                    |mvp_register_827                           |     1|
|433   |            _dcc_pm_dcmiss_pc                                                                |mvp_register_828                           |     1|
|434   |            _dcc_tagaddr_reg_13_4_                                                           |mvp_register__parameterized14_829          |    14|
|435   |            _dcc_trstb_reg                                                                   |mvp_register_830                           |     5|
|436   |            _dcc_twstb_reg                                                                   |mvp_register_831                           |     1|
|437   |            _dcc_wsrstb_reg                                                                  |mvp_register_832                           |     2|
|438   |            _dccop_m_reg                                                                     |mvp_register_833                           |     2|
|439   |            _dccop_w                                                                         |mvp_register_834                           |     8|
|440   |            _dccop_w_ev                                                                      |mvp_register_835                           |     2|
|441   |            _dcop_access_m_reg                                                               |mvp_register_836                           |    27|
|442   |            _dcop_d_dsp_write_pend                                                           |mvp_register_837                           |     1|
|443   |            _dcop_done                                                                       |mvp_register_838                           |    10|
|444   |            _dcop_fill_pending                                                               |mvp_register_839                           |     1|
|445   |            _dcop_hit_nolru_reg                                                              |mvp_register_840                           |     1|
|446   |            _dcop_lock_write_reg                                                             |mvp_register_841                           |     1|
|447   |            _dcop_pref_hit                                                                   |mvp_register_842                           |     7|
|448   |            _dcop_pref_hit_reg                                                               |mvp_register_843                           |     1|
|449   |            _dcop_read_reg_reg                                                               |mvp_register_844                           |     2|
|450   |            _dcop_ready_reg                                                                  |mvp_register_845                           |     2|
|451   |            _dcop_wrafterws_ev                                                               |mvp_register_846                           |     1|
|452   |            _dcop_write_reg                                                                  |mvp_register_847                           |     3|
|453   |            _dcop_ws_valid                                                                   |mvp_register_848                           |     1|
|454   |            _dcop_wway_reg_3_0_                                                              |mvp_register__parameterized10_849          |    17|
|455   |            _dstore_m_reg                                                                    |mvp_register_850                           |     2|
|456   |            _dstore_presc_m_reg                                                              |mvp_register_851                           |     2|
|457   |            _dsync_m_reg                                                                     |mvp_register_852                           |     3|
|458   |            _ej_dvastrobe_sync                                                               |mvp_register_853                           |     2|
|459   |            _ej_loadstore_md                                                                 |mvp_register_854                           |     5|
|460   |            _ev_dirty_start_reg                                                              |mvp_register_855                           |     1|
|461   |            _ev_dirtyway_reg                                                                 |mvp_register_856                           |    50|
|462   |            _ev_dirtyway_reg_reg                                                             |mvp_register_857                           |    12|
|463   |            _ev_fbhit_fill_reg                                                               |mvp_register_858                           |     3|
|464   |            _ev_fbhit_justfilled                                                             |mvp_register_859                           |     1|
|465   |            _ev_fbhit_reg                                                                    |mvp_register_860                           |     1|
|466   |            _ev_fbhit_sel_pre_reg                                                            |mvp_register_861                           |     1|
|467   |            _ev_fbhitb_reg                                                                   |mvp_register_862                           |     1|
|468   |            _ev_fbmatch_b_reg                                                                |mvp_register_863                           |     1|
|469   |            _ev_hitback_fb                                                                   |mvp_register_864                           |     5|
|470   |            _ev_rdreq_seen                                                                   |mvp_cregister__parameterized1_865          |     5|
|471   |            _ev_sb_hit_reg_3_0_                                                              |mvp_register__parameterized10_866          |     9|
|472   |            _ev_tagaddr_reg_13_4_                                                            |mvp_register__parameterized14_867          |    20|
|473   |            _ev_way_on_reg                                                                   |mvp_register_868                           |     4|
|474   |            _ev_way_reg_3_0_                                                                 |mvp_register__parameterized10_869          |    11|
|475   |            _ev_word_0_0_                                                                    |mvp_cregister__parameterized1_870          |     4|
|476   |            _ev_word_1_1_                                                                    |mvp_cregister__parameterized1_871          |     3|
|477   |            _ev_word_reg_1_0_                                                                |mvp_register__parameterized13_872          |    10|
|478   |            _fandl_read_reg                                                                  |mvp_register_873                           |     1|
|479   |            _fb_fill_mark_dirty                                                              |mvp_register_874                           |     1|
|480   |            _fb_wb_idx_match_reg                                                             |mvp_register_875                           |     6|
|481   |            _fill_cop_data_31_0_                                                             |mvp_mux2_876                               |    32|
|482   |            _fxexc_e_reg                                                                     |mvp_register_877                           |     1|
|483   |            _held_hit_reg                                                                    |mvp_register_878                           |     1|
|484   |            _hold_dmiss_n                                                                    |mvp_register_879                           |     2|
|485   |            _idx_match_fb_b_reg                                                              |mvp_register_880                           |     1|
|486   |            _idx_match_fb_repl_reg                                                           |mvp_register_881                           |     1|
|487   |            _imm_cop_prefndg_reg                                                             |mvp_register_882                           |     2|
|488   |            _kill_sc_m                                                                       |mvp_register_883                           |    16|
|489   |            _killable_m_reg                                                                  |mvp_register_884                           |     2|
|490   |            _killedmiss_w                                                                    |mvp_cregister__parameterized1_885          |     3|
|491   |            _lsbe_md_3_0_                                                                    |mvp_register__parameterized10_886          |     8|
|492   |            _mmu_rawdtexc_reg                                                                |mvp_cregister__parameterized1_887          |     1|
|493   |            _new_addr_sync                                                                   |mvp_register_888                           |     2|
|494   |            _no_way_reg                                                                      |mvp_register_889                           |     1|
|495   |            _other_req                                                                       |mvp_register_890                           |     1|
|496   |            _pdva_load                                                                       |mvp_cregister__parameterized1_891          |     1|
|497   |            _pre_flush_sb                                                                    |mvp_register_892                           |     1|
|498   |            _prefetch                                                                        |mvp_cregister__parameterized1_893          |     4|
|499   |            _prefnudge_reg                                                                   |mvp_cregister__parameterized1_894          |     1|
|500   |            _raw_dccop_m                                                                     |mvp_cregister__parameterized1_895          |     3|
|501   |            _raw_dcop_access_m                                                               |mvp_register_896                           |     7|
|502   |            _raw_dcop_read_reg                                                               |mvp_register_897                           |    10|
|503   |            _raw_dstore_pre_m                                                                |mvp_register_898                           |     1|
|504   |            _raw_dsync_m                                                                     |mvp_register_899                           |     7|
|505   |            _rd_req_enable                                                                   |mvp_register_900                           |    45|
|506   |            _rdreq_sync                                                                      |mvp_register_901                           |     2|
|507   |            _repl_way_reg_3_0_                                                               |mvp_register__parameterized10_902          |     5|
|508   |            _repl_wway_reg_3_0_                                                              |mvp_ucregister_wide__parameterized15       |     6|
|509   |              cregister                                                                      |mvp_register_ngc__parameterized15          |     6|
|510   |                register_inst                                                                |mvp_register__parameterized10_1050         |     6|
|511   |            _req_out_reg                                                                     |mvp_register_903                           |    11|
|512   |            _sb_valid_bits_3_0_                                                              |mvp_cregister_wide__parameterized0_904     |    11|
|513   |              cregister                                                                      |mvp_cregister_ngc__parameterized0_1048     |    11|
|514   |                cregister                                                                    |mvp_cregister__parameterized0_1049         |    11|
|515   |            _st_alloc_rd_sent                                                                |mvp_cregister__parameterized1_905          |     1|
|516   |            _stalled_m                                                                       |mvp_register_906                           |     1|
|517   |            _store_alloc_flush_reg                                                           |mvp_cregister__parameterized1_907          |     1|
|518   |            _store_alloc_hit_fb                                                              |mvp_cregister__parameterized1_908          |     1|
|519   |            _store_allocate_reg                                                              |mvp_register_909                           |     2|
|520   |            _store_way_reg_3_0_                                                              |mvp_register__parameterized10_910          |     5|
|521   |            _storebuff_data_reg_31_0_                                                        |mvp_cregister_wide__parameterized2_911     |    64|
|522   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_1046     |    64|
|523   |                cregister                                                                    |mvp_cregister__parameterized3_1047         |    64|
|524   |            _storebuff_idx_19_2_                                                             |mvp_cregister_wide__parameterized8_912     |    35|
|525   |              cregister                                                                      |mvp_cregister_ngc__parameterized8          |    35|
|526   |                cregister                                                                    |mvp_cregister__parameterized10             |    35|
|527   |            _storebuff_tag_31_10_                                                            |mvp_cregister_wide__parameterized19_913    |    24|
|528   |              cregister                                                                      |mvp_cregister_ngc__parameterized22_1044    |    24|
|529   |                cregister                                                                    |mvp_cregister__parameterized25_1045        |    24|
|530   |            _storewrite_m                                                                    |mvp_register_914                           |     1|
|531   |            _sync_not_done_reg                                                               |mvp_register_915                           |     2|
|532   |            _sync_req_sync                                                                   |mvp_register_916                           |     2|
|533   |            _unavail_3_0_                                                                    |mvp_register__parameterized10_917          |     6|
|534   |            _valid_d_access                                                                  |mvp_cregister__parameterized1_918          |     1|
|535   |            _wb_noavail_reg                                                                  |mvp_cregister__parameterized1_919          |     9|
|536   |            _wb_reg                                                                          |mvp_register_920                           |     1|
|537   |            _wr_req_enable                                                                   |mvp_register_921                           |     1|
|538   |            _write_thru_reg                                                                  |mvp_register_922                           |     1|
|539   |            _ws_en_3_0_                                                                      |mvp_register__parameterized10_923          |     4|
|540   |            _wt_req_w                                                                        |mvp_cregister__parameterized1_924          |    70|
|541   |            _wt_wa_req_w                                                                     |mvp_cregister__parameterized1_925          |     2|
|542   |            _wway_reg_3_0_                                                                   |mvp_register__parameterized10_926          |     2|
|543   |            fb                                                                               |m14k_dcc_fb                                |  1175|
|544   |              _back_dirty_bits_reg_15_0_                                                     |mvp_cregister_wide__parameterized20_927    |    16|
|545   |                cregister                                                                    |mvp_cregister_ngc__parameterized23_1042    |    16|
|546   |                  cregister                                                                  |mvp_cregister__parameterized26_1043        |    16|
|547   |              _dmiss_index_19_4_                                                             |mvp_cregister_wide__parameterized20_928    |    11|
|548   |                cregister                                                                    |mvp_cregister_ngc__parameterized23_1040    |    11|
|549   |                  cregister                                                                  |mvp_cregister__parameterized26_1041        |    11|
|550   |              _dmiss_replinf_12_10_                                                          |mvp_cregister__parameterized14_929         |     9|
|551   |              _dmiss_replinf_9_6_                                                            |mvp_cregister_wide__parameterized0_930     |    11|
|552   |                cregister                                                                    |mvp_cregister_ngc__parameterized0_1038     |    11|
|553   |                  cregister                                                                  |mvp_cregister__parameterized0_1039         |    11|
|554   |              _dmiss_tag_31_10_                                                              |mvp_cregister_wide__parameterized19_931    |    45|
|555   |                cregister                                                                    |mvp_cregister_ngc__parameterized22_1036    |    45|
|556   |                  cregister                                                                  |mvp_cregister__parameterized25_1037        |    45|
|557   |              _dval_m_reg_3_2_                                                               |mvp_register__parameterized13_932          |    90|
|558   |              _ex_be_reg_3_0_                                                                |mvp_register__parameterized10_933          |     4|
|559   |              _fb_active_entry_reg                                                           |mvp_register_934                           |     1|
|560   |              _fb_data0_31_0_                                                                |mvp_cregister_wide__parameterized2_935     |    32|
|561   |                cregister                                                                    |mvp_cregister_ngc__parameterized2_1034     |    32|
|562   |                  cregister                                                                  |mvp_cregister__parameterized3_1035         |    32|
|563   |              _fb_data1_31_0_                                                                |mvp_cregister_wide__parameterized2_936     |    32|
|564   |                cregister                                                                    |mvp_cregister_ngc__parameterized2_1032     |    32|
|565   |                  cregister                                                                  |mvp_cregister__parameterized3_1033         |    32|
|566   |              _fb_data2_31_0_                                                                |mvp_cregister_wide__parameterized2_937     |    32|
|567   |                cregister                                                                    |mvp_cregister_ngc__parameterized2_1030     |    32|
|568   |                  cregister                                                                  |mvp_cregister__parameterized3_1031         |    32|
|569   |              _fb_data3_31_0_                                                                |mvp_cregister_wide__parameterized2_938     |    32|
|570   |                cregister                                                                    |mvp_cregister_ngc__parameterized2_1028     |    32|
|571   |                  cregister                                                                  |mvp_cregister__parameterized3_1029         |    32|
|572   |              _fb_data_back0_15_8_                                                           |mvp_cregister_wide__parameterized3_939     |     8|
|573   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1026     |     8|
|574   |                  cregister                                                                  |mvp_cregister__parameterized4_1027         |     8|
|575   |              _fb_data_back0_23_16_                                                          |mvp_cregister_wide__parameterized3_940     |     8|
|576   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1024     |     8|
|577   |                  cregister                                                                  |mvp_cregister__parameterized4_1025         |     8|
|578   |              _fb_data_back0_31_24_                                                          |mvp_cregister_wide__parameterized3_941     |     8|
|579   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1022     |     8|
|580   |                  cregister                                                                  |mvp_cregister__parameterized4_1023         |     8|
|581   |              _fb_data_back0_7_0_                                                            |mvp_cregister_wide__parameterized3_942     |     8|
|582   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1020     |     8|
|583   |                  cregister                                                                  |mvp_cregister__parameterized4_1021         |     8|
|584   |              _fb_data_back1_15_8_                                                           |mvp_cregister_wide__parameterized3_943     |     8|
|585   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1018     |     8|
|586   |                  cregister                                                                  |mvp_cregister__parameterized4_1019         |     8|
|587   |              _fb_data_back1_23_16_                                                          |mvp_cregister_wide__parameterized3_944     |     8|
|588   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1016     |     8|
|589   |                  cregister                                                                  |mvp_cregister__parameterized4_1017         |     8|
|590   |              _fb_data_back1_31_24_                                                          |mvp_cregister_wide__parameterized3_945     |     8|
|591   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1014     |     8|
|592   |                  cregister                                                                  |mvp_cregister__parameterized4_1015         |     8|
|593   |              _fb_data_back1_7_0_                                                            |mvp_cregister_wide__parameterized3_946     |     8|
|594   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1012     |     8|
|595   |                  cregister                                                                  |mvp_cregister__parameterized4_1013         |     8|
|596   |              _fb_data_back2_15_8_                                                           |mvp_cregister_wide__parameterized3_947     |     8|
|597   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1010     |     8|
|598   |                  cregister                                                                  |mvp_cregister__parameterized4_1011         |     8|
|599   |              _fb_data_back2_23_16_                                                          |mvp_cregister_wide__parameterized3_948     |     8|
|600   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1008     |     8|
|601   |                  cregister                                                                  |mvp_cregister__parameterized4_1009         |     8|
|602   |              _fb_data_back2_31_24_                                                          |mvp_cregister_wide__parameterized3_949     |     8|
|603   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1006     |     8|
|604   |                  cregister                                                                  |mvp_cregister__parameterized4_1007         |     8|
|605   |              _fb_data_back2_7_0_                                                            |mvp_cregister_wide__parameterized3_950     |     8|
|606   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1004     |     8|
|607   |                  cregister                                                                  |mvp_cregister__parameterized4_1005         |     8|
|608   |              _fb_data_back3_15_8_                                                           |mvp_cregister_wide__parameterized3_951     |     8|
|609   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1002     |     8|
|610   |                  cregister                                                                  |mvp_cregister__parameterized4_1003         |     8|
|611   |              _fb_data_back3_23_16_                                                          |mvp_cregister_wide__parameterized3_952     |     8|
|612   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_1000     |     8|
|613   |                  cregister                                                                  |mvp_cregister__parameterized4_1001         |     8|
|614   |              _fb_data_back3_31_24_                                                          |mvp_cregister_wide__parameterized3_953     |     8|
|615   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_998      |     8|
|616   |                  cregister                                                                  |mvp_cregister__parameterized4_999          |     8|
|617   |              _fb_data_back3_7_0_                                                            |mvp_cregister_wide__parameterized3_954     |     8|
|618   |                cregister                                                                    |mvp_cregister_ngc__parameterized3_996      |     8|
|619   |                  cregister                                                                  |mvp_cregister__parameterized4_997          |     8|
|620   |              _fb_dirty_b_reg                                                                |mvp_register_955                           |     1|
|621   |              _fb_dirty_reg                                                                  |mvp_register_956                           |     1|
|622   |              _fb_index_19_4_                                                                |mvp_cregister_wide__parameterized20_957    |    18|
|623   |                cregister                                                                    |mvp_cregister_ngc__parameterized23_994     |    18|
|624   |                  cregister                                                                  |mvp_cregister__parameterized26_995         |    18|
|625   |              _fb_index_back_19_4_                                                           |mvp_cregister_wide__parameterized20_958    |    23|
|626   |                cregister                                                                    |mvp_cregister_ngc__parameterized23_992     |    23|
|627   |                  cregister                                                                  |mvp_cregister__parameterized26_993         |    23|
|628   |              _fb_replinf0_reg                                                               |mvp_register_959                           |     1|
|629   |              _fb_tag_back_h_31_10_                                                          |mvp_cregister_wide__parameterized19_960    |    44|
|630   |                cregister                                                                    |mvp_cregister_ngc__parameterized22_990     |    44|
|631   |                  cregister                                                                  |mvp_cregister__parameterized25_991         |    44|
|632   |              _fb_tag_h_31_10_                                                               |mvp_cregister_wide__parameterized19_961    |    23|
|633   |                cregister                                                                    |mvp_cregister_ngc__parameterized22_988     |    23|
|634   |                  cregister                                                                  |mvp_cregister__parameterized25_989         |    23|
|635   |              _fb_trans_btof_reg                                                             |mvp_register_962                           |     1|
|636   |              _front_dirty_bits_reg_15_0_                                                    |mvp_cregister_wide__parameterized20_963    |    16|
|637   |                cregister                                                                    |mvp_cregister_ngc__parameterized23_986     |    16|
|638   |                  cregister                                                                  |mvp_cregister__parameterized26_987         |    16|
|639   |              _last_word_received                                                            |mvp_register_964                           |     2|
|640   |              _ld_mtag_reg                                                                   |mvp_register_965                           |    70|
|641   |              _ld_tag_reg                                                                    |mvp_register_966                           |    15|
|642   |              _raw_fb_replinf_12_0_                                                          |mvp_cregister_wide__parameterized21_967    |   113|
|643   |                cregister                                                                    |mvp_cregister_ngc__parameterized24_984     |   113|
|644   |                  cregister                                                                  |mvp_cregister__parameterized27_985         |   113|
|645   |              _raw_fb_replinf_back_12_0_                                                     |mvp_cregister_wide__parameterized21_968    |    11|
|646   |                cregister                                                                    |mvp_cregister_ngc__parameterized24_982     |    11|
|647   |                  cregister                                                                  |mvp_cregister__parameterized27_983         |    11|
|648   |              _raw_fb_tag_l_3_0_                                                             |mvp_cregister_wide__parameterized0_969     |     9|
|649   |                cregister                                                                    |mvp_cregister_ngc__parameterized0_980      |     9|
|650   |                  cregister                                                                  |mvp_cregister__parameterized0_981          |     9|
|651   |              _raw_fb_tag_l_back_3_0_                                                        |mvp_cregister_wide__parameterized0_970     |    10|
|652   |                cregister                                                                    |mvp_cregister_ngc__parameterized0_978      |    10|
|653   |                  cregister                                                                  |mvp_cregister__parameterized0_979          |    10|
|654   |              _raw_fill_dword_reg_3_0_                                                       |mvp_register__parameterized10_971          |     5|
|655   |              _rd_req_sent_reg                                                               |mvp_register_972                           |     2|
|656   |              _sb_to_fb_dirty_reg_15_0_                                                      |mvp_register__parameterized20              |    16|
|657   |              _sb_to_fb_stb_reg                                                              |mvp_register_973                           |   342|
|658   |              _update_fb_back                                                                |mvp_cregister__parameterized1_974          |     1|
|659   |              _valid_word_here_reg_3_0_                                                      |mvp_cregister_wide__parameterized0_975     |     8|
|660   |                cregister                                                                    |mvp_cregister_ngc__parameterized0_976      |     8|
|661   |                  cregister                                                                  |mvp_cregister__parameterized0_977          |     8|
|662   |          edp                                                                                |m14k_edp                                   |  1332|
|663   |            _adder_res_m_31_0_                                                               |mvp_cregister_wide__parameterized2_763     |    64|
|664   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_813      |    64|
|665   |                cregister                                                                    |mvp_cregister__parameterized3_814          |    64|
|666   |            _alu_e_31_0_                                                                     |mvp_mux2                                   |     6|
|667   |            _asp_nodsp_m_31_0_                                                               |mvp_mux2_764                               |     8|
|668   |            _atomic_store_stall_rddata_back_reg                                              |mvp_cregister__parameterized1_765          |     1|
|669   |            _atomic_word_w_reg_31_0_                                                         |mvp_cregister_wide__parameterized2_766     |    32|
|670   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_811      |    32|
|671   |                cregister                                                                    |mvp_cregister__parameterized3_812          |    32|
|672   |            _bbus_imm_e_31_0_                                                                |mvp_mux2_767                               |    32|
|673   |            _car30_m                                                                         |mvp_cregister__parameterized1_768          |     2|
|674   |            _car31_m                                                                         |mvp_cregister__parameterized1_769          |     2|
|675   |            _edp_alu_m_31_0_                                                                 |mvp_mux2_770                               |    32|
|676   |            _edp_bbus_e_31_0_                                                                |mvp_mux2_771                               |    32|
|677   |            _edp_dva_e_31_0_                                                                 |mvp_mux2_772                               |    32|
|678   |            _edp_epc_e_31_0_                                                                 |mvp_cregister_wide__parameterized2_773     |    32|
|679   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_809      |    32|
|680   |                cregister                                                                    |mvp_cregister__parameterized3_810          |    32|
|681   |            _edp_iva_i_31_0_                                                                 |mvp_cregister_wide__parameterized2_774     |   110|
|682   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_807      |   110|
|683   |                cregister                                                                    |mvp_cregister__parameterized3_808          |   110|
|684   |            _edp_iva_p_31_0_                                                                 |mvp_mux2_775                               |    12|
|685   |            _edp_iva_p_hold_31_0_                                                            |mvp_cregister_wide__parameterized2_776     |    32|
|686   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_805      |    32|
|687   |                cregister                                                                    |mvp_cregister__parameterized3_806          |    32|
|688   |            _edp_iva_p_holdcond_d                                                            |mvp_register_777                           |     1|
|689   |            _edp_iva_p_n_31_0_                                                               |mvp_mux2_778                               |    32|
|690   |            _edp_ldcpdata_w_31_0_                                                            |mvp_cregister_wide__parameterized2_779     |    32|
|691   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_803      |    32|
|692   |                cregister                                                                    |mvp_cregister__parameterized3_804          |    32|
|693   |            _edp_res_w_31_0_                                                                 |mvp_cregister_wide__parameterized2_780     |    32|
|694   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_801      |    32|
|695   |                cregister                                                                    |mvp_cregister__parameterized3_802          |    32|
|696   |            _ld_algn_15_8_w_7_0_                                                             |mvp_mux4__parameterized2                   |    16|
|697   |            _ld_algn_23_16_w_7_0_                                                            |mvp_mux4__parameterized2_781               |    16|
|698   |            _ld_algn_31_24_w_7_0_                                                            |mvp_mux4__parameterized2_782               |    16|
|699   |            _ld_algn_7_0_w_7_0_                                                              |mvp_mux4__parameterized2_783               |    16|
|700   |            _ld_or_cp_m_31_0_                                                                |mvp_mux2_784                               |    31|
|701   |            _logic_out_e_31_0_                                                               |mvp_mux4                                   |     4|
|702   |            _pc_hold_31_0_                                                                   |mvp_cregister_wide__parameterized2_785     |    68|
|703   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_799      |    68|
|704   |                cregister                                                                    |mvp_cregister__parameterized3_800          |    68|
|705   |            _pc_hold_raw_31_0_                                                               |mvp_mux1hot_4                              |    31|
|706   |            _preabus_e_31_0_                                                                 |mvp_mux2_786                               |    33|
|707   |            _prealu_m_31_0_                                                                  |mvp_cregister_wide__parameterized2_787     |   187|
|708   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_797      |   187|
|709   |                cregister                                                                    |mvp_cregister__parameterized3_798          |   187|
|710   |            _preiva_p_31_0_                                                                  |mvp_mux1hot_10                             |   106|
|711   |            _pro31_m                                                                         |mvp_cregister__parameterized1_788          |     2|
|712   |            _shf_rot_m_31_0_                                                                 |mvp_cregister_wide__parameterized2_789     |    32|
|713   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_795      |    32|
|714   |                cregister                                                                    |mvp_cregister__parameterized3_796          |    32|
|715   |            _sp_m_31_0_                                                                      |mvp_mux2_790                               |    28|
|716   |            _srie_0_e_31_0_                                                                  |mvp_mux2_791                               |    56|
|717   |            _srie_1_e_31_0_                                                                  |mvp_mux2_792                               |    84|
|718   |            _srie_3_e_31_0_                                                                  |mvp_mux2_793                               |    48|
|719   |            _srie_in_e_31_0_                                                                 |mvp_mux2_794                               |    32|
|720   |          ejt                                                                                |m14k_ejt                                   |  2046|
|721   |            ejt_area                                                                         |m14k_ejt_area                              |   111|
|722   |              _EJ_SRstE                                                                      |mvp_cregister__parameterized1_748          |     1|
|723   |              _dase                                                                          |mvp_cregister__parameterized1_749          |     5|
|724   |              _dasq                                                                          |mvp_cregister__parameterized1_750          |     2|
|725   |              _ej_rdvec                                                                      |mvp_cregister__parameterized1_751          |     2|
|726   |              _ejt_dcrinte                                                                   |mvp_cregister__parameterized1_752          |     1|
|727   |              _ejt_dcrnmie                                                                   |mvp_cregister__parameterized1_753          |     1|
|728   |              _ejt_eadata_ej_31_0_                                                           |mvp_cregister_wide__parameterized2_754     |    32|
|729   |                cregister                                                                    |mvp_cregister_ngc__parameterized2_761      |    32|
|730   |                  cregister                                                                  |mvp_cregister__parameterized3_762          |    32|
|731   |              _pc_im                                                                         |mvp_cregister__parameterized1_755          |     3|
|732   |              _pc_noasid                                                                     |mvp_cregister__parameterized1_756          |     4|
|733   |              _pc_sync_period_2_0_                                                           |mvp_cregister__parameterized14_757         |    27|
|734   |              _pcse                                                                          |mvp_cregister__parameterized1_758          |     4|
|735   |              _pre_done                                                                      |mvp_cregister__parameterized1_759          |     4|
|736   |              _rdvec_29_7_                                                                   |mvp_cregister_wide__parameterized28        |    24|
|737   |                cregister                                                                    |mvp_cregister_ngc__parameterized31         |    24|
|738   |                  cregister                                                                  |mvp_cregister__parameterized34             |    24|
|739   |              _rdvec_6                                                                       |mvp_cregister__parameterized1_760          |     1|
|740   |            ejt_brk                                                                          |m14k_ejt_brk21                             |   507|
|741   |              _asid_sup                                                                      |mvp_register_702                           |     1|
|742   |              _dbits_w_0                                                                     |mvp_cregister__parameterized1_703          |     2|
|743   |              _dbits_w_1                                                                     |mvp_cregister__parameterized1_704          |     1|
|744   |              _dbld_31_0_                                                                    |mvp_cregister_wide__parameterized2_705     |    32|
|745   |                cregister                                                                    |mvp_cregister_ngc__parameterized2_746      |    32|
|746   |                  cregister                                                                  |mvp_cregister__parameterized3_747          |    32|
|747   |              _dbs_bs                                                                        |mvp_cregister__parameterized1_706          |     1|
|748   |              _ibits_e_1_0_                                                                  |mvp_cregister__parameterized8_707          |     2|
|749   |              _ibits_i_1_0_                                                                  |mvp_cregister__parameterized8_708          |     4|
|750   |              _ibits_m_1_0_                                                                  |mvp_cregister__parameterized8_709          |     4|
|751   |              _ibits_w_1_0_                                                                  |mvp_cregister__parameterized8_710          |     2|
|752   |              _ibs_bs_1_0_                                                                   |mvp_cregister__parameterized8_711          |     2|
|753   |              _pwrsave_en                                                                    |mvp_cregister__parameterized1_712          |     1|
|754   |              ejt_dbrk0                                                                      |m14k_ejt_dbrk                              |   211|
|755   |                _dba_31_0_                                                                   |mvp_cregister_wide__parameterized2_734     |    71|
|756   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_744      |    71|
|757   |                    cregister                                                                |mvp_cregister__parameterized3_745          |    71|
|758   |                _dbasid_asid_7_0_                                                            |mvp_cregister_wide__parameterized3_735     |    12|
|759   |                  cregister                                                                  |mvp_cregister_ngc__parameterized3_742      |    12|
|760   |                    cregister                                                                |mvp_cregister__parameterized4_743          |    12|
|761   |                _dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0 |mvp_cregister_wide__parameterized9         |    38|
|762   |                  cregister                                                                  |mvp_cregister_ngc__parameterized9          |    38|
|763   |                    cregister                                                                |mvp_cregister__parameterized11             |    38|
|764   |                _dbm_31_0_                                                                   |mvp_cregister_wide__parameterized2_736     |    36|
|765   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_740      |    36|
|766   |                    cregister                                                                |mvp_cregister__parameterized3_741          |    36|
|767   |                _dbv_31_0_                                                                   |mvp_cregister_wide__parameterized2_737     |    51|
|768   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_738      |    51|
|769   |                    cregister                                                                |mvp_cregister__parameterized3_739          |    51|
|770   |              ejt_ibrk0                                                                      |m14k_ejt_ibrk                              |   122|
|771   |                _iba_31_0_                                                                   |mvp_cregister_wide__parameterized2_722     |    40|
|772   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_732      |    40|
|773   |                    cregister                                                                |mvp_cregister__parameterized3_733          |    40|
|774   |                _ibasid_asid_7_0_                                                            |mvp_cregister_wide__parameterized3_723     |    13|
|775   |                  cregister                                                                  |mvp_cregister_ngc__parameterized3_730      |    13|
|776   |                    cregister                                                                |mvp_cregister__parameterized4_731          |    13|
|777   |                _ibc_asiduse                                                                 |mvp_cregister__parameterized1_724          |     1|
|778   |                _ibc_be                                                                      |mvp_cregister__parameterized1_725          |     1|
|779   |                _ibc_te                                                                      |mvp_cregister__parameterized1_726          |     3|
|780   |                _ibm_31_0_                                                                   |mvp_cregister_wide__parameterized2_727     |    61|
|781   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_728      |    61|
|782   |                    cregister                                                                |mvp_cregister__parameterized3_729          |    61|
|783   |              ejt_ibrk1                                                                      |m14k_ejt_ibrk__parameterized0              |   122|
|784   |                _iba_31_0_                                                                   |mvp_cregister_wide__parameterized2_713     |    37|
|785   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_720      |    37|
|786   |                    cregister                                                                |mvp_cregister__parameterized3_721          |    37|
|787   |                _ibasid_asid_7_0_                                                            |mvp_cregister_wide__parameterized3         |    15|
|788   |                  cregister                                                                  |mvp_cregister_ngc__parameterized3          |    15|
|789   |                    cregister                                                                |mvp_cregister__parameterized4              |    15|
|790   |                _ibc_asiduse                                                                 |mvp_cregister__parameterized1_714          |     1|
|791   |                _ibc_be                                                                      |mvp_cregister__parameterized1_715          |     1|
|792   |                _ibc_te                                                                      |mvp_cregister__parameterized1_716          |     3|
|793   |                _ibm_31_0_                                                                   |mvp_cregister_wide__parameterized2_717     |    62|
|794   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_718      |    62|
|795   |                    cregister                                                                |mvp_cregister__parameterized3_719          |    62|
|796   |            ejt_tap                                                                          |m14k_ejt_tap                               |  1428|
|797   |              _EJ_PerRst                                                                     |mvp_register_555                           |     1|
|798   |              _EJ_PrRst                                                                      |mvp_register_556                           |     1|
|799   |              _b_prev                                                                        |mvp_cregister__parameterized1_557          |     1|
|800   |              _ej_dm_delay                                                                   |mvp_register_558                           |     1|
|801   |              _ej_perrst_pre                                                                 |mvp_register_559                           |     1|
|802   |              _ej_proben                                                                     |mvp_register_560                           |     1|
|803   |              _ej_proben_pre                                                                 |mvp_register_561                           |     1|
|804   |              _ej_probtrap                                                                   |mvp_register_562                           |     1|
|805   |              _ej_probtrap_pre                                                               |mvp_register_563                           |     1|
|806   |              _ej_prrst_pre                                                                  |mvp_register_564                           |     1|
|807   |              _ej_tapejtagbrk_pre                                                            |mvp_register_565                           |     1|
|808   |              _ej_tapejtagbrk_sync                                                           |mvp_register_566                           |     2|
|809   |              _paacc_real                                                                    |mvp_register_567                           |     1|
|810   |              _padone_pulse_pre                                                              |mvp_register_568                           |     5|
|811   |              _padone_real_sync                                                              |mvp_register_569                           |     2|
|812   |              _padone_real_sync_pre                                                          |mvp_register_570                           |     1|
|813   |              ejt_tap_dasam                                                                  |m14k_ejt_tap_dasam                         |   189|
|814   |                _counter_12_0_                                                               |mvp_cregister_wide__parameterized21_684    |    13|
|815   |                  cregister                                                                  |mvp_cregister_ngc__parameterized24_700     |    13|
|816   |                    cregister                                                                |mvp_cregister__parameterized27_701         |    13|
|817   |                _dasam_reg_55_0_                                                             |mvp_cregister_wide__parameterized25_685    |    40|
|818   |                  cregister                                                                  |mvp_cregister_ngc__parameterized28_698     |    40|
|819   |                    cregister                                                                |mvp_cregister__parameterized31_699         |    40|
|820   |                _dasam_trig_55_0_                                                            |mvp_cregister_wide__parameterized25_686    |    80|
|821   |                  cregister                                                                  |mvp_cregister_ngc__parameterized28_696     |    80|
|822   |                    cregister                                                                |mvp_cregister__parameterized31_697         |    80|
|823   |                _dase_reg                                                                    |mvp_register_687                           |     1|
|824   |                _pending_sample_da                                                           |mvp_cregister__parameterized1_688          |     3|
|825   |                dasam_async_snd                                                              |m14k_ejt_async_snd__parameterized0_689     |    52|
|826   |                  _data_ack_sync1                                                            |mvp_register_690                           |     1|
|827   |                  _data_ack_sync2                                                            |mvp_register_691                           |     2|
|828   |                  _sync_sample_st_3_0_                                                       |mvp_register__parameterized10_692          |     9|
|829   |                  async_data_out_                                                            |mvp_cregister_wide__parameterized25_693    |    40|
|830   |                    cregister                                                                |mvp_cregister_ngc__parameterized28_694     |    40|
|831   |                      cregister                                                              |mvp_cregister__parameterized31_695         |    40|
|832   |              ejt_tap_fdc                                                                    |m14k_ejt_tap_fdc                           |   138|
|833   |                _fdc_busy_xx                                                                 |mvp_register_653                           |     1|
|834   |                _fdc_rxint_ack_gclk                                                          |mvp_register_654                           |     1|
|835   |                _fdc_rxint_ack_gclk_1                                                        |mvp_cregister__parameterized1_655          |     1|
|836   |                _fdc_rxint_ack_gclk_2                                                        |mvp_register_656                           |     1|
|837   |                _fdc_rxint_ack_reg                                                           |mvp_register_657                           |     1|
|838   |                _fdc_txthresh_1_0                                                            |mvp_cregister_wide__parameterized0_658     |     9|
|839   |                  cregister                                                                  |mvp_cregister_ngc__parameterized0_682      |     9|
|840   |                    cregister                                                                |mvp_cregister__parameterized0_683          |     9|
|841   |                _fdc_uw_fdc_ur_fdc_sw_fdc_sr                                                 |mvp_cregister_wide__parameterized0_659     |     5|
|842   |                  cregister                                                                  |mvp_cregister_ngc__parameterized0_680      |     5|
|843   |                    cregister                                                                |mvp_cregister__parameterized0_681          |     5|
|844   |                _last_read                                                                   |mvp_register_660                           |     3|
|845   |                _probe_int                                                                   |mvp_register_661                           |     1|
|846   |                fdc_txtck_used_                                                              |m14k_ejt_tripsync                          |     3|
|847   |                  _d1                                                                        |mvp_register_677                           |     1|
|848   |                  _d2                                                                        |mvp_register_678                           |     1|
|849   |                  _q                                                                         |mvp_register_679                           |     1|
|850   |                rxfifo_async_rec                                                             |m14k_ejt_async_rec__parameterized1         |    61|
|851   |                  _data_ack                                                                  |mvp_register_668                           |     1|
|852   |                  _data_rdy_sync0                                                            |mvp_register_669                           |     1|
|853   |                  _data_rdy_sync1                                                            |mvp_register_670                           |     1|
|854   |                  _data_rdy_sync2                                                            |mvp_register_671                           |     1|
|855   |                  _sync_data_pnd                                                             |mvp_register_672                           |     2|
|856   |                  _sync_data_vld                                                             |mvp_register_673                           |     7|
|857   |                  sync_data_out_                                                             |mvp_cregister_wide__parameterized23_674    |    48|
|858   |                    cregister                                                                |mvp_cregister_ngc__parameterized26_675     |    48|
|859   |                      cregister                                                              |mvp_cregister__parameterized29_676         |    48|
|860   |                txfifo_async_snd                                                             |m14k_ejt_async_snd__parameterized1         |    51|
|861   |                  _data_ack_sync1                                                            |mvp_register_662                           |     1|
|862   |                  _data_ack_sync2                                                            |mvp_register_663                           |     2|
|863   |                  _sync_sample_st_3_0_                                                       |mvp_register__parameterized10_664          |    12|
|864   |                  async_data_out_                                                            |mvp_cregister_wide__parameterized23_665    |    36|
|865   |                    cregister                                                                |mvp_cregister_ngc__parameterized26_666     |    36|
|866   |                      cregister                                                              |mvp_cregister__parameterized29_667         |    36|
|867   |              ejt_tap_pcsam                                                                  |m14k_ejt_tap_pcsam                         |   211|
|868   |                _counter_12_0_                                                               |mvp_cregister_wide__parameterized21        |    34|
|869   |                  cregister                                                                  |mvp_cregister_ngc__parameterized24         |    34|
|870   |                    cregister                                                                |mvp_cregister__parameterized27             |    34|
|871   |                _pcsam_imiss_55_0_                                                           |mvp_cregister_wide__parameterized25_639    |    80|
|872   |                  cregister                                                                  |mvp_cregister_ngc__parameterized28_651     |    80|
|873   |                    cregister                                                                |mvp_cregister__parameterized31_652         |    80|
|874   |                _pcsam_reg_55_0_                                                             |mvp_cregister_wide__parameterized25_640    |    40|
|875   |                  cregister                                                                  |mvp_cregister_ngc__parameterized28_649     |    40|
|876   |                    cregister                                                                |mvp_cregister__parameterized31_650         |    40|
|877   |                _pcse_reg                                                                    |mvp_register_641                           |     1|
|878   |                _pending_sample_pc                                                           |mvp_cregister__parameterized1_642          |     4|
|879   |                pcsam_async_snd                                                              |m14k_ejt_async_snd__parameterized0         |    52|
|880   |                  _data_ack_sync1                                                            |mvp_register_643                           |     1|
|881   |                  _data_ack_sync2                                                            |mvp_register_644                           |     2|
|882   |                  _sync_sample_st_3_0_                                                       |mvp_register__parameterized10_645          |     9|
|883   |                  async_data_out_                                                            |mvp_cregister_wide__parameterized25_646    |    40|
|884   |                    cregister                                                                |mvp_cregister_ngc__parameterized28_647     |    40|
|885   |                      cregister                                                              |mvp_cregister__parameterized31_648         |    40|
|886   |              ejt_tck                                                                        |m14k_ejt_tck                               |   864|
|887   |                _EJ_TDO                                                                      |mvp_register_571                           |     1|
|888   |                _brkst                                                                       |mvp_register_572                           |     1|
|889   |                _bypass_reg                                                                  |mvp_cregister__parameterized1_573          |     1|
|890   |                _das_newbit_st_xx_2_0_                                                       |mvp_register__parameterized11_574          |     8|
|891   |                _doze                                                                        |mvp_register_575                           |     1|
|892   |                _ejtagboot                                                                   |mvp_cregister_c__parameterized0            |     8|
|893   |                _ejtagbrk_pre                                                                |mvp_cregister_c__parameterized0_576        |     1|
|894   |                _ejtagbrk_read                                                               |mvp_register_577                           |     1|
|895   |                _fastdata_reg                                                                |mvp_cregister__parameterized1_578          |     1|
|896   |                _fdc_rbf_bit_5_0                                                             |mvp_cregister_wide__parameterized27        |    53|
|897   |                  cregister                                                                  |mvp_cregister_ngc__parameterized30         |    53|
|898   |                    cregister                                                                |mvp_cregister__parameterized33             |    53|
|899   |                _fdc_rxint_ack_1                                                             |mvp_register_579                           |     1|
|900   |                _fdc_rxint_ack_tck                                                           |mvp_register_580                           |     1|
|901   |                _fdc_rxint_tck                                                               |mvp_register_c                             |     2|
|902   |                _fdc_tx_newbit_st_xx_2_0_                                                    |mvp_register__parameterized11_581          |     7|
|903   |                _fdc_tx_rec_en_reg                                                           |mvp_register_582                           |     2|
|904   |                _halt                                                                        |mvp_register_583                           |     1|
|905   |                _inst_reg0_0_0_                                                              |mvp_cregister_s                            |     1|
|906   |                _inst_reg41_4_1_                                                             |mvp_cregister_c                            |    76|
|907   |                _pa_addr_reg_31_0_                                                           |mvp_cregister_wide__parameterized2_584     |    63|
|908   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_637      |    63|
|909   |                    cregister                                                                |mvp_cregister__parameterized3_638          |    63|
|910   |                _pa_data_reg_31_0_                                                           |mvp_cregister_wide__parameterized2_585     |    64|
|911   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_635      |    64|
|912   |                    cregister                                                                |mvp_cregister__parameterized3_636          |    64|
|913   |                _pa_data_reg_done_31_0_                                                      |mvp_cregister_wide__parameterized2_586     |    56|
|914   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_633      |    56|
|915   |                    cregister                                                                |mvp_cregister__parameterized3_634          |    56|
|916   |                _padone_real                                                                 |mvp_cregister_c__parameterized0_587        |     3|
|917   |                _pcs_newbit_st_xx_2_0_                                                       |mvp_register__parameterized11_588          |     7|
|918   |                _pcs_shift_97_0_                                                             |mvp_cregister_wide__parameterized26        |    83|
|919   |                  cregister                                                                  |mvp_cregister_ngc__parameterized29         |    83|
|920   |                    cregister                                                                |mvp_cregister__parameterized32             |    83|
|921   |                _pcs_shift_next_97_0_                                                        |mvp_mux1hot_9                              |     3|
|922   |                _pcs_shift_val_97_0_                                                         |mvp_mux1hot_13                             |     9|
|923   |                _perrst_pre                                                                  |mvp_cregister__parameterized1_589          |     1|
|924   |                _perrst_read                                                                 |mvp_register_590                           |     1|
|925   |                _pracc                                                                       |mvp_register_591                           |     1|
|926   |                _proben_pre                                                                  |mvp_cregister__parameterized1_592          |     1|
|927   |                _proben_read                                                                 |mvp_register_593                           |     1|
|928   |                _probtrap_pre                                                                |mvp_cregister__parameterized1_594          |     1|
|929   |                _probtrap_read                                                               |mvp_register_595                           |     1|
|930   |                _prrst_pre                                                                   |mvp_cregister__parameterized1_596          |     1|
|931   |                _prrst_read                                                                  |mvp_register_597                           |     1|
|932   |                _reset_ff1                                                                   |mvp_register_s__parameterized0             |     1|
|933   |                _reset_ff2                                                                   |mvp_register_s__parameterized0_598         |     1|
|934   |                _reset_tck                                                                   |mvp_register_599                           |     1|
|935   |                _reset_tck_pre                                                               |mvp_register_600                           |     1|
|936   |                _reset_unsync                                                                |mvp_register_s__parameterized0_601         |     2|
|937   |                _reset_unsynca                                                               |mvp_register_s__parameterized0_602         |     1|
|938   |                _rocc                                                                        |mvp_register_603                           |     1|
|939   |                _rocc_pre                                                                    |mvp_cregister_s_604                        |     1|
|940   |                _sampled_rx_full                                                             |mvp_cregister__parameterized1_605          |     1|
|941   |                _saved_spracc_for_fastdata                                                   |mvp_cregister__parameterized1_606          |     1|
|942   |                _shift_through_reg_31_0_                                                     |mvp_cregister_wide__parameterized2_607     |    66|
|943   |                  cregister                                                                  |mvp_cregister_ngc__parameterized2_631      |    66|
|944   |                    cregister                                                                |mvp_cregister__parameterized3_632          |    66|
|945   |                _tap_ctrl_3_0_                                                               |mvp_register_s                             |    17|
|946   |                _wait_mode                                                                   |mvp_register_608                           |     3|
|947   |                dasam_async_rec                                                              |m14k_ejt_async_rec                         |   125|
|948   |                  _data_ack                                                                  |mvp_register_624                           |     3|
|949   |                  _data_rdy_sync0                                                            |mvp_register_625                           |     1|
|950   |                  _data_rdy_sync1                                                            |mvp_register_626                           |     3|
|951   |                  _sync_data_vld                                                             |mvp_register_627                           |     1|
|952   |                  sync_data_out_                                                             |mvp_cregister_wide__parameterized25_628    |   117|
|953   |                    cregister                                                                |mvp_cregister_ngc__parameterized28_629     |   117|
|954   |                      cregister                                                              |mvp_cregister__parameterized31_630         |   117|
|955   |                fdcrx_async_snd                                                              |m14k_ejt_async_snd                         |    49|
|956   |                  _data_ack_sync0                                                            |mvp_register_618                           |     1|
|957   |                  _data_ack_sync1                                                            |mvp_register_619                           |     1|
|958   |                  _sync_sample_st_3_0_                                                       |mvp_register__parameterized10_620          |    11|
|959   |                  async_data_out_                                                            |mvp_cregister_wide__parameterized23_621    |    36|
|960   |                    cregister                                                                |mvp_cregister_ngc__parameterized26_622     |    36|
|961   |                      cregister                                                              |mvp_cregister__parameterized29_623         |    36|
|962   |                fdctx_async_rec                                                              |m14k_ejt_async_rec__parameterized0         |    81|
|963   |                  _data_ack                                                                  |mvp_register_614                           |     3|
|964   |                  _data_rdy_sync0                                                            |mvp_register_615                           |     1|
|965   |                  _data_rdy_sync1                                                            |mvp_register_616                           |     2|
|966   |                  _sync_data_vld                                                             |mvp_register_617                           |     4|
|967   |                  sync_data_out_                                                             |mvp_cregister_wide__parameterized23        |    71|
|968   |                    cregister                                                                |mvp_cregister_ngc__parameterized26         |    71|
|969   |                      cregister                                                              |mvp_cregister__parameterized29             |    71|
|970   |                pcsam_async_rec                                                              |m14k_ejt_async_rec_609                     |    48|
|971   |                  _data_ack                                                                  |mvp_register_610                           |     3|
|972   |                  _data_rdy_sync0                                                            |mvp_register_611                           |     1|
|973   |                  _data_rdy_sync1                                                            |mvp_register_612                           |     3|
|974   |                  _sync_data_vld                                                             |mvp_register_613                           |     1|
|975   |                  sync_data_out_                                                             |mvp_cregister_wide__parameterized25        |    40|
|976   |                    cregister                                                                |mvp_cregister_ngc__parameterized28         |    40|
|977   |                      cregister                                                              |mvp_cregister__parameterized31             |    40|
|978   |          icc                                                                                |m14k_icc                                   |  1011|
|979   |            _biu_datain_reg_31_0_                                                            |mvp_cregister_wide__parameterized2_474     |    32|
|980   |              cregister                                                                      |mvp_cregister_ngc__parameterized2_553      |    32|
|981   |                cregister                                                                    |mvp_cregister__parameterized3_554          |    32|
|982   |            _biu_datawd_reg_1_0_                                                             |mvp_cregister__parameterized8_475          |    10|
|983   |            _biu_idataval_reg                                                                |mvp_cregister__parameterized1_476          |     3|
|984   |            _biu_lastwd_reg                                                                  |mvp_cregister__parameterized1_477          |     1|
|985   |            _buffer_data_reg                                                                 |mvp_cregister__parameterized1_478          |     4|
|986   |            _cache_hit_md                                                                    |mvp_cregister__parameterized1_479          |     1|
|987   |            _cache_hit_reg                                                                   |mvp_register_480                           |     1|
|988   |            _cache_hit_way_md_3_0_                                                           |mvp_cregister_wide__parameterized0_481     |     2|
|989   |              cregister                                                                      |mvp_cregister_ngc__parameterized0_551      |     2|
|990   |                cregister                                                                    |mvp_cregister__parameterized0_552          |     2|
|991   |            _clear_valid                                                                     |mvp_register_482                           |     2|
|992   |            _cpz_updated                                                                     |mvp_register_483                           |     1|
|993   |            _dcached_reg                                                                     |mvp_register_484                           |     1|
|994   |            _dpah_reg_31_10_                                                                 |mvp_ucregister_wide__parameterized10       |    88|
|995   |              cregister                                                                      |mvp_register_ngc__parameterized10_549      |    88|
|996   |                register_inst                                                                |mvp_register__parameterized16_550          |    88|
|997   |            _enable_ireq                                                                     |mvp_register_485                           |     1|
|998   |            _fandl_read_reg2                                                                 |mvp_register_486                           |     1|
|999   |            _fb_data0_31_0_                                                                  |mvp_ucregister_wide__parameterized8_487    |    64|
|1000  |              cregister                                                                      |mvp_register_ngc__parameterized8_547       |    64|
|1001  |                register_inst                                                                |mvp_register__parameterized0_548           |    64|
|1002  |            _fb_data1_31_0_                                                                  |mvp_ucregister_wide__parameterized8_488    |   128|
|1003  |              cregister                                                                      |mvp_register_ngc__parameterized8_545       |   128|
|1004  |                register_inst                                                                |mvp_register__parameterized0_546           |   128|
|1005  |            _fb_data2_31_0_                                                                  |mvp_ucregister_wide__parameterized8_489    |    64|
|1006  |              cregister                                                                      |mvp_register_ngc__parameterized8_543       |    64|
|1007  |                register_inst                                                                |mvp_register__parameterized0_544           |    64|
|1008  |            _fb_data3_31_0_                                                                  |mvp_ucregister_wide__parameterized8_490    |    64|
|1009  |              cregister                                                                      |mvp_register_ngc__parameterized8_541       |    64|
|1010  |                register_inst                                                                |mvp_register__parameterized0_542           |    64|
|1011  |            _fb_index_19_4_                                                                  |mvp_cregister_wide__parameterized20        |    28|
|1012  |              cregister                                                                      |mvp_cregister_ngc__parameterized23         |    28|
|1013  |                cregister                                                                    |mvp_cregister__parameterized26             |    28|
|1014  |            _fb_repl_inf_last_reg                                                            |mvp_register_491                           |     1|
|1015  |            _fb_taghi_31_10_                                                                 |mvp_cregister_wide__parameterized19        |    43|
|1016  |              cregister                                                                      |mvp_cregister_ngc__parameterized22         |    43|
|1017  |                cregister                                                                    |mvp_cregister__parameterized25             |    43|
|1018  |            _fb_taglo_3_0_                                                                   |mvp_register__parameterized10_492          |     9|
|1019  |            _hit_pre_fetch_md                                                                |mvp_register_493                           |     5|
|1020  |            _hold_cpz_updated                                                                |mvp_register_494                           |     1|
|1021  |            _hold_imiss_n                                                                    |mvp_register_495                           |    26|
|1022  |            _hold_tag_invalid                                                                |mvp_register_496                           |     2|
|1023  |            _hold_tag_updated                                                                |mvp_register_497                           |     1|
|1024  |            _icache_read_i                                                                   |mvp_register_498                           |     2|
|1025  |            _icache_write_i                                                                  |mvp_register_499                           |     1|
|1026  |            _icc_imiss_reg                                                                   |mvp_register_500                           |     6|
|1027  |            _icc_pm_icmiss                                                                   |mvp_register_501                           |     1|
|1028  |            _icc_trstb_reg                                                                   |mvp_register_502                           |     1|
|1029  |            _icc_wsrstb_reg                                                                  |mvp_register_503                           |     1|
|1030  |            _icop_done                                                                       |mvp_register_504                           |     1|
|1031  |            _icop_enable_reg                                                                 |mvp_register_505                           |    23|
|1032  |            _icop_fill_hit                                                                   |mvp_register_506                           |     1|
|1033  |            _icop_fill_pend_reg                                                              |mvp_register_507                           |     3|
|1034  |            _icop_read_reg2                                                                  |mvp_register_508                           |     2|
|1035  |            _icop_use_idx                                                                    |mvp_register_509                           |     1|
|1036  |            _icop_wway_reg_3_0_                                                              |mvp_register__parameterized10_510          |    86|
|1037  |            _idx_match_fb_reg                                                                |mvp_register_511                           |     1|
|1038  |            _ifill_done_reg                                                                  |mvp_register_512                           |     1|
|1039  |            _irepl_way_reg_3_0_                                                              |mvp_register__parameterized10_513          |     4|
|1040  |            _ireq                                                                            |mvp_register_514                           |    12|
|1041  |            _ireq_out_reg                                                                    |mvp_register_515                           |     2|
|1042  |            _ival_i_19_1_                                                                    |mvp_cregister_wide__parameterized18        |    53|
|1043  |              cregister                                                                      |mvp_cregister_ngc__parameterized21         |    53|
|1044  |                cregister                                                                    |mvp_cregister__parameterized24             |    53|
|1045  |            _ld_tag_reg                                                                      |mvp_register_516                           |     1|
|1046  |            _line_sel_md_3_0_                                                                |mvp_cregister_wide__parameterized0_517     |     2|
|1047  |              cregister                                                                      |mvp_cregister_ngc__parameterized0_539      |     2|
|1048  |                cregister                                                                    |mvp_cregister__parameterized0_540          |     2|
|1049  |            _lock_md_3_0_                                                                    |mvp_cregister_wide__parameterized0_518     |     6|
|1050  |              cregister                                                                      |mvp_cregister_ngc__parameterized0_537      |     6|
|1051  |                cregister                                                                    |mvp_cregister__parameterized0_538          |     6|
|1052  |            _miss_idx_19_2_                                                                  |mvp_ucregister_wide__parameterized13       |    12|
|1053  |              cregister                                                                      |mvp_register_ngc__parameterized13          |    12|
|1054  |                register_inst                                                                |mvp_register__parameterized19              |    12|
|1055  |            _miss_repl_inf_15_10_                                                            |mvp_ucregister_wide__parameterized14       |     5|
|1056  |              cregister                                                                      |mvp_register_ngc__parameterized14          |     5|
|1057  |                register_inst                                                                |mvp_register__parameterized12_536          |     5|
|1058  |            _miss_repl_inf_9_5_                                                              |mvp_ucregister_wide__parameterized3_519    |     4|
|1059  |              cregister                                                                      |mvp_register_ngc__parameterized3_534       |     4|
|1060  |                register_inst                                                                |mvp_register__parameterized5_535           |     4|
|1061  |            _miss_tag_31_10_                                                                 |mvp_ucregister_wide__parameterized10_520   |    23|
|1062  |              cregister                                                                      |mvp_register_ngc__parameterized10          |    23|
|1063  |                register_inst                                                                |mvp_register__parameterized16              |    23|
|1064  |            _mpc_int_pref_c                                                                  |mvp_register_521                           |     1|
|1065  |            _mpc_sequential_md                                                               |mvp_cregister__parameterized1_522          |     1|
|1066  |            _no_way_reg                                                                      |mvp_register_523                           |     1|
|1067  |            _pre_ins_fetch_addr_4_4_                                                         |mvp_cregister__parameterized1_524          |     1|
|1068  |            _raw_fb_repl_inf_12_0_                                                           |mvp_register__parameterized18              |    48|
|1069  |            _raw_fill_wd_reg_3_0_                                                            |mvp_register__parameterized10_525          |    12|
|1070  |            _raw_icop_read_reg                                                               |mvp_register_526                           |    56|
|1071  |            _tag_invalid                                                                     |mvp_register_527                           |     1|
|1072  |            _tag_updated                                                                     |mvp_register_528                           |     1|
|1073  |            _umipsmode_id                                                                    |mvp_register_529                           |     1|
|1074  |            _unavail_3_0_                                                                    |mvp_register__parameterized10_530          |     8|
|1075  |            _valid_md_3_0_                                                                   |mvp_cregister_wide__parameterized0_531     |     3|
|1076  |              cregister                                                                      |mvp_cregister_ngc__parameterized0_532      |     3|
|1077  |                cregister                                                                    |mvp_cregister__parameterized0_533          |     3|
|1078  |            _way_select_in_reg_47_0_                                                         |mvp_ucregister_wide__parameterized12       |    34|
|1079  |              cregister                                                                      |mvp_register_ngc__parameterized12          |    34|
|1080  |                register_inst                                                                |mvp_register__parameterized17              |    34|
|1081  |            tagcmp                                                                           |m14k_cache_cmp                             |     4|
|1082  |          mdunit                                                                             |m14k_mdl                                   |   613|
|1083  |            mdl_ctl                                                                          |m14k_mdl_ctl                               |   262|
|1084  |              _cmd_m_4_0_                                                                    |mvp_cregister_wide__parameterized4_467     |    10|
|1085  |                cregister                                                                    |mvp_cregister_ngc__parameterized4_472      |    10|
|1086  |                  cregister                                                                  |mvp_cregister__parameterized5_473          |    10|
|1087  |              _divdnt_sgn                                                                    |mvp_cregister__parameterized1_468          |     3|
|1088  |              _loop_cnt_4_0_                                                                 |mvp_ucregister_wide__parameterized3_469    |    12|
|1089  |                cregister                                                                    |mvp_register_ngc__parameterized3_470       |    12|
|1090  |                  register_inst                                                              |mvp_register__parameterized5_471           |    12|
|1091  |              _uc_reg_out_20_0_                                                              |mvp_ucregister_wide__parameterized7        |   237|
|1092  |                cregister                                                                    |mvp_register_ngc__parameterized7           |   237|
|1093  |                  register_inst                                                              |mvp_register__parameterized9               |   237|
|1094  |            mdl_dp                                                                           |m14k_mdl_dp                                |   351|
|1095  |              _dm_31_0_                                                                      |mvp_cregister_wide__parameterized2_452     |    32|
|1096  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_465      |    32|
|1097  |                  cregister                                                                  |mvp_cregister__parameterized3_466          |    32|
|1098  |              _hi_31_0_                                                                      |mvp_cregister_wide__parameterized2_453     |   105|
|1099  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_463      |   105|
|1100  |                  cregister                                                                  |mvp_cregister__parameterized3_464          |   105|
|1101  |              _lo_31_0_                                                                      |mvp_cregister_wide__parameterized2_454     |    32|
|1102  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_461      |    32|
|1103  |                  cregister                                                                  |mvp_cregister__parameterized3_462          |    32|
|1104  |              _qp_31_0_                                                                      |mvp_ucregister_wide__parameterized8_455    |    87|
|1105  |                cregister                                                                    |mvp_register_ngc__parameterized8_459       |    87|
|1106  |                  register_inst                                                              |mvp_register__parameterized0_460           |    87|
|1107  |              _rp_31_0_                                                                      |mvp_ucregister_wide__parameterized8_456    |    63|
|1108  |                cregister                                                                    |mvp_register_ngc__parameterized8_457       |    63|
|1109  |                  register_inst                                                              |mvp_register__parameterized0_458           |    63|
|1110  |              mdl_add                                                                        |m14k_mdl_add_simple                        |    32|
|1111  |          mmu                                                                                |m14k_tlb                                   |  4399|
|1112  |            mmuc                                                                             |m14k_mmuc                                  |   165|
|1113  |              _dcachem_reg_2_0_                                                              |mvp_ucregister_wide__parameterized11       |     4|
|1114  |                cregister                                                                    |mvp_register_ngc__parameterized11          |     4|
|1115  |                  register_inst                                                              |mvp_register__parameterized11_451          |     4|
|1116  |              _ipah_icachem_reg_31_8_                                                        |mvp_ucregister_wide__parameterized9        |    25|
|1117  |                cregister                                                                    |mvp_register_ngc__parameterized9           |    25|
|1118  |                  register_inst                                                              |mvp_register__parameterized15              |    25|
|1119  |              _mmu_cdmm_kuc_m                                                                |mvp_cregister__parameterized1_448          |     1|
|1120  |              _mmu_dva_m_31_0_                                                               |mvp_ucregister_wide__parameterized8        |   107|
|1121  |                cregister                                                                    |mvp_register_ngc__parameterized8           |   107|
|1122  |                  register_inst                                                              |mvp_register__parameterized0               |   107|
|1123  |              _mmu_dva_mapped_m_31_29_                                                       |mvp_cregister__parameterized14_449         |     3|
|1124  |              _raw_run_ied                                                                   |mvp_register_450                           |    23|
|1125  |            tlb_cpy                                                                          |m14k_tlb_cpy                               |   351|
|1126  |              _enhi_29_0_                                                                    |mvp_cregister_wide__parameterized17        |    71|
|1127  |                cregister                                                                    |mvp_cregister_ngc__parameterized19         |    71|
|1128  |                  cregister                                                                  |mvp_cregister__parameterized22             |    71|
|1129  |              _enhi_s_31_11_                                                                 |mvp_cregister_wide__parameterized12        |    19|
|1130  |                cregister                                                                    |mvp_cregister_ngc__parameterized12         |    19|
|1131  |                  cregister                                                                  |mvp_cregister__parameterized15             |    19|
|1132  |              _enlo0_31_4_                                                                   |mvp_ucregister_wide__parameterized2        |    49|
|1133  |                cregister                                                                    |mvp_register_ngc__parameterized2_446       |    49|
|1134  |                  register_inst                                                              |mvp_register__parameterized4_447           |    49|
|1135  |              _enlo1_31_4_                                                                   |mvp_ucregister_wide__parameterized2_436    |    76|
|1136  |                cregister                                                                    |mvp_register_ngc__parameterized2           |    76|
|1137  |                  register_inst                                                              |mvp_register__parameterized4               |    76|
|1138  |              _index_4_0_                                                                    |mvp_cregister_wide__parameterized4_437     |     5|
|1139  |                cregister                                                                    |mvp_cregister_ngc__parameterized4_444      |     5|
|1140  |                  cregister                                                                  |mvp_cregister__parameterized5_445          |     5|
|1141  |              _index_5_5_                                                                    |mvp_cregister__parameterized1_438          |     1|
|1142  |              _lfsr_9_0_                                                                     |mvp_register__parameterized14              |    14|
|1143  |              _pagegrainbits_3_0_                                                            |mvp_cregister_wide__parameterized0         |     6|
|1144  |                cregister                                                                    |mvp_cregister_ngc__parameterized0          |     6|
|1145  |                  cregister                                                                  |mvp_cregister__parameterized0              |     6|
|1146  |              _pagemask_cp0_9_0_                                                             |mvp_cregister_wide__parameterized5         |    26|
|1147  |                cregister                                                                    |mvp_cregister_ngc__parameterized5          |    26|
|1148  |                  cregister                                                                  |mvp_cregister__parameterized6              |    26|
|1149  |              _random_4_0_                                                                   |mvp_register__parameterized5_439           |    66|
|1150  |              _tlb_read_d                                                                    |mvp_register_440                           |    13|
|1151  |              _wired_4_0_                                                                    |mvp_cregister_wide__parameterized4_441     |     5|
|1152  |                cregister                                                                    |mvp_cregister_ngc__parameterized4_442      |     5|
|1153  |                  cregister                                                                  |mvp_cregister__parameterized5_443          |     5|
|1154  |            tlb_ctl                                                                          |m14k_tlb_ctl                               |   110|
|1155  |              _cp0write_md                                                                   |mvp_register_406                           |     2|
|1156  |              _dtinv_m                                                                       |mvp_register_407                           |     3|
|1157  |              _dtlb_exc                                                                      |mvp_register_408                           |     1|
|1158  |              _dtlb_ri_exc                                                                   |mvp_register_409                           |     4|
|1159  |              _dtmack_md                                                                     |mvp_register_410                           |     1|
|1160  |              _dtmod_m                                                                       |mvp_register_411                           |     2|
|1161  |              _dtpm_strobed                                                                  |mvp_register_412                           |     4|
|1162  |              _dtrefill_m                                                                    |mvp_register_413                           |     2|
|1163  |              _fx_cp0_probe_noe_ed                                                           |mvp_register_414                           |     1|
|1164  |              _fxcp0read_noe_ed                                                              |mvp_register_415                           |     1|
|1165  |              _fxcp0write_noe_ed                                                             |mvp_register_416                           |     1|
|1166  |              _fxexc_ed                                                                      |mvp_register_417                           |     1|
|1167  |              _holditmack_i                                                                  |mvp_register_418                           |     1|
|1168  |              _itinv_i                                                                       |mvp_register_419                           |     1|
|1169  |              _itlb_exc                                                                      |mvp_register_420                           |     1|
|1170  |              _itlb_xi_exc                                                                   |mvp_register_421                           |     2|
|1171  |              _itmack_id                                                                     |mvp_register_422                           |    25|
|1172  |              _itmack_idd                                                                    |mvp_register_423                           |     1|
|1173  |              _itrefill_i                                                                    |mvp_register_424                           |     1|
|1174  |              _ixphold_4_0_                                                                  |mvp_ucregister_wide__parameterized3_425    |     8|
|1175  |                cregister                                                                    |mvp_register_ngc__parameterized3_434       |     8|
|1176  |                  register_inst                                                              |mvp_register__parameterized5_435           |     8|
|1177  |              _mmu_pm_dthit                                                                  |mvp_register_426                           |     2|
|1178  |              _mmu_tlbbusy                                                                   |mvp_register_427                           |     1|
|1179  |              _mmu_tlbshutdown                                                               |mvp_register_428                           |     1|
|1180  |              _raw_cp0_probe_m                                                               |mvp_cregister__parameterized1_429          |     1|
|1181  |              _raw_cp0_read_m                                                                |mvp_register_430                           |     2|
|1182  |              _rawcp0write_m                                                                 |mvp_register_431                           |     2|
|1183  |              _sel_enhi_m                                                                    |mvp_register_432                           |    34|
|1184  |              _tlb_wr_1                                                                      |mvp_register_433                           |     4|
|1185  |            tlb_dtlb                                                                         |m14k_tlb_dtlb                              |   458|
|1186  |              utlb                                                                           |m14k_tlb_utlb__parameterized0              |    36|
|1187  |                _lru1_1_0_                                                                   |mvp_cregister__parameterized8_400          |     7|
|1188  |                _lru2_1_0_                                                                   |mvp_cregister__parameterized8_401          |     5|
|1189  |                _lru3_1_0_                                                                   |mvp_cregister__parameterized8_402          |    12|
|1190  |                utlbentry0                                                                   |m14k_tlb_utlbentry__parameterized0         |     4|
|1191  |                utlbentry1                                                                   |m14k_tlb_utlbentry__parameterized0_403     |     2|
|1192  |                utlbentry2                                                                   |m14k_tlb_utlbentry__parameterized0_404     |     3|
|1193  |                utlbentry3                                                                   |m14k_tlb_utlbentry__parameterized0_405     |     3|
|1194  |            tlb_itlb                                                                         |m14k_tlb_itlb                              |   410|
|1195  |              utlb                                                                           |m14k_tlb_utlb                              |    30|
|1196  |                _lru1_1_0_                                                                   |mvp_cregister__parameterized8_394          |     8|
|1197  |                _lru2_1_0_                                                                   |mvp_cregister__parameterized8_395          |     5|
|1198  |                _lru3_1_0_                                                                   |mvp_cregister__parameterized8_396          |     6|
|1199  |                utlbentry0                                                                   |m14k_tlb_utlbentry                         |     3|
|1200  |                utlbentry1                                                                   |m14k_tlb_utlbentry_397                     |     3|
|1201  |                utlbentry2                                                                   |m14k_tlb_utlbentry_398                     |     3|
|1202  |                utlbentry3                                                                   |m14k_tlb_utlbentry_399                     |     2|
|1203  |            tlbarray                                                                         |m14k_tlb_jtlb16                            |  2905|
|1204  |              _cmp_str                                                                       |mvp_register_232                           |     8|
|1205  |              _gpm_en                                                                        |mvp_register_233                           |     9|
|1206  |              _index_dis_bus_3_0_                                                            |mvp_register__parameterized10_234          |     4|
|1207  |              _index_reg_1_0_                                                                |mvp_register__parameterized13_235          |    38|
|1208  |              _rd_str1_3_0_                                                                  |mvp_register__parameterized10_236          |     4|
|1209  |              _tag_rd_str_3_0_                                                               |mvp_register__parameterized10_237          |     4|
|1210  |              tlb0to15                                                                       |m14k_tlb_jtlb16entries                     |  2834|
|1211  |                tlbentries0to3                                                               |m14k_tlb_jtlb4entries                      |   671|
|1212  |                  tlbentry0                                                                  |m14k_tlb_jtlb1entry_354                    |   167|
|1213  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_385 |    27|
|1214  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_392     |    27|
|1215  |                        cregister                                                            |mvp_cregister__parameterized21_393         |    27|
|1216  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_386 |    27|
|1217  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_390     |    27|
|1218  |                        cregister                                                            |mvp_cregister__parameterized21_391         |    27|
|1219  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_387                 |   113|
|1220  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_388     |   113|
|1221  |                        cregister                                                            |mvp_cregister__parameterized20_389         |   113|
|1222  |                  tlbentry1                                                                  |m14k_tlb_jtlb1entry_355                    |   165|
|1223  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_376 |    27|
|1224  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_383     |    27|
|1225  |                        cregister                                                            |mvp_cregister__parameterized21_384         |    27|
|1226  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_377 |    27|
|1227  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_381     |    27|
|1228  |                        cregister                                                            |mvp_cregister__parameterized21_382         |    27|
|1229  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_378                 |   111|
|1230  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_379     |   111|
|1231  |                        cregister                                                            |mvp_cregister__parameterized20_380         |   111|
|1232  |                  tlbentry2                                                                  |m14k_tlb_jtlb1entry_356                    |   167|
|1233  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_367 |    27|
|1234  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_374     |    27|
|1235  |                        cregister                                                            |mvp_cregister__parameterized21_375         |    27|
|1236  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_368 |    27|
|1237  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_372     |    27|
|1238  |                        cregister                                                            |mvp_cregister__parameterized21_373         |    27|
|1239  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_369                 |   113|
|1240  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_370     |   113|
|1241  |                        cregister                                                            |mvp_cregister__parameterized20_371         |   113|
|1242  |                  tlbentry3                                                                  |m14k_tlb_jtlb1entry_357                    |   172|
|1243  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_358 |    27|
|1244  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_365     |    27|
|1245  |                        cregister                                                            |mvp_cregister__parameterized21_366         |    27|
|1246  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_359 |    27|
|1247  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_363     |    27|
|1248  |                        cregister                                                            |mvp_cregister__parameterized21_364         |    27|
|1249  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_360                 |   118|
|1250  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_361     |   118|
|1251  |                        cregister                                                            |mvp_cregister__parameterized20_362         |   118|
|1252  |                tlbentries12to15                                                             |m14k_tlb_jtlb4entries_238                  |   792|
|1253  |                  tlbentry0                                                                  |m14k_tlb_jtlb1entry_314                    |   191|
|1254  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_345 |    27|
|1255  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_352     |    27|
|1256  |                        cregister                                                            |mvp_cregister__parameterized21_353         |    27|
|1257  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_346 |    27|
|1258  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_350     |    27|
|1259  |                        cregister                                                            |mvp_cregister__parameterized21_351         |    27|
|1260  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_347                 |   137|
|1261  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_348     |   137|
|1262  |                        cregister                                                            |mvp_cregister__parameterized20_349         |   137|
|1263  |                  tlbentry1                                                                  |m14k_tlb_jtlb1entry_315                    |   168|
|1264  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_336 |    27|
|1265  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_343     |    27|
|1266  |                        cregister                                                            |mvp_cregister__parameterized21_344         |    27|
|1267  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_337 |    27|
|1268  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_341     |    27|
|1269  |                        cregister                                                            |mvp_cregister__parameterized21_342         |    27|
|1270  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_338                 |   114|
|1271  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_339     |   114|
|1272  |                        cregister                                                            |mvp_cregister__parameterized20_340         |   114|
|1273  |                  tlbentry2                                                                  |m14k_tlb_jtlb1entry_316                    |   173|
|1274  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_327 |    27|
|1275  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_334     |    27|
|1276  |                        cregister                                                            |mvp_cregister__parameterized21_335         |    27|
|1277  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_328 |    27|
|1278  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_332     |    27|
|1279  |                        cregister                                                            |mvp_cregister__parameterized21_333         |    27|
|1280  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_329                 |   119|
|1281  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_330     |   119|
|1282  |                        cregister                                                            |mvp_cregister__parameterized20_331         |   119|
|1283  |                  tlbentry3                                                                  |m14k_tlb_jtlb1entry_317                    |   260|
|1284  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_318 |    27|
|1285  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_325     |    27|
|1286  |                        cregister                                                            |mvp_cregister__parameterized21_326         |    27|
|1287  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_319 |    27|
|1288  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_323     |    27|
|1289  |                        cregister                                                            |mvp_cregister__parameterized21_324         |    27|
|1290  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_320                 |   206|
|1291  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_321     |   206|
|1292  |                        cregister                                                            |mvp_cregister__parameterized20_322         |   206|
|1293  |                tlbentries4to7                                                               |m14k_tlb_jtlb4entries_239                  |   668|
|1294  |                  tlbentry0                                                                  |m14k_tlb_jtlb1entry_274                    |   170|
|1295  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_305 |    27|
|1296  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_312     |    27|
|1297  |                        cregister                                                            |mvp_cregister__parameterized21_313         |    27|
|1298  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_306 |    27|
|1299  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_310     |    27|
|1300  |                        cregister                                                            |mvp_cregister__parameterized21_311         |    27|
|1301  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_307                 |   116|
|1302  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_308     |   116|
|1303  |                        cregister                                                            |mvp_cregister__parameterized20_309         |   116|
|1304  |                  tlbentry1                                                                  |m14k_tlb_jtlb1entry_275                    |   166|
|1305  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_296 |    27|
|1306  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_303     |    27|
|1307  |                        cregister                                                            |mvp_cregister__parameterized21_304         |    27|
|1308  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_297 |    27|
|1309  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_301     |    27|
|1310  |                        cregister                                                            |mvp_cregister__parameterized21_302         |    27|
|1311  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_298                 |   112|
|1312  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_299     |   112|
|1313  |                        cregister                                                            |mvp_cregister__parameterized20_300         |   112|
|1314  |                  tlbentry2                                                                  |m14k_tlb_jtlb1entry_276                    |   161|
|1315  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_287 |    27|
|1316  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_294     |    27|
|1317  |                        cregister                                                            |mvp_cregister__parameterized21_295         |    27|
|1318  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_288 |    27|
|1319  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_292     |    27|
|1320  |                        cregister                                                            |mvp_cregister__parameterized21_293         |    27|
|1321  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_289                 |   107|
|1322  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_290     |   107|
|1323  |                        cregister                                                            |mvp_cregister__parameterized20_291         |   107|
|1324  |                  tlbentry3                                                                  |m14k_tlb_jtlb1entry_277                    |   171|
|1325  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_278 |    27|
|1326  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_285     |    27|
|1327  |                        cregister                                                            |mvp_cregister__parameterized21_286         |    27|
|1328  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_279 |    27|
|1329  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_283     |    27|
|1330  |                        cregister                                                            |mvp_cregister__parameterized21_284         |    27|
|1331  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_280                 |   117|
|1332  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_281     |   117|
|1333  |                        cregister                                                            |mvp_cregister__parameterized20_282         |   117|
|1334  |                tlbentries8to11                                                              |m14k_tlb_jtlb4entries_240                  |   666|
|1335  |                  tlbentry0                                                                  |m14k_tlb_jtlb1entry                        |   170|
|1336  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_265 |    27|
|1337  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_272     |    27|
|1338  |                        cregister                                                            |mvp_cregister__parameterized21_273         |    27|
|1339  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_266 |    27|
|1340  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_270     |    27|
|1341  |                        cregister                                                            |mvp_cregister__parameterized21_271         |    27|
|1342  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_267                 |   116|
|1343  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_268     |   116|
|1344  |                        cregister                                                            |mvp_cregister__parameterized20_269         |   116|
|1345  |                  tlbentry1                                                                  |m14k_tlb_jtlb1entry_241                    |   165|
|1346  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_256 |    27|
|1347  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_263     |    27|
|1348  |                        cregister                                                            |mvp_cregister__parameterized21_264         |    27|
|1349  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_257 |    27|
|1350  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_261     |    27|
|1351  |                        cregister                                                            |mvp_cregister__parameterized21_262         |    27|
|1352  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_258                 |   111|
|1353  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_259     |   111|
|1354  |                        cregister                                                            |mvp_cregister__parameterized20_260         |   111|
|1355  |                  tlbentry2                                                                  |m14k_tlb_jtlb1entry_242                    |   161|
|1356  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0_247 |    27|
|1357  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_254     |    27|
|1358  |                        cregister                                                            |mvp_cregister__parameterized21_255         |    27|
|1359  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_248 |    27|
|1360  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_252     |    27|
|1361  |                        cregister                                                            |mvp_cregister__parameterized21_253         |    27|
|1362  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb_249                 |   107|
|1363  |                      cregister                                                              |mvp_cregister_ngc__parameterized17_250     |   107|
|1364  |                        cregister                                                            |mvp_cregister__parameterized20_251         |   107|
|1365  |                  tlbentry3                                                                  |m14k_tlb_jtlb1entry_243                    |   170|
|1366  |                    _data0                                                                   |mvp_cregister_wide_tlb__parameterized0     |    27|
|1367  |                      cregister                                                              |mvp_cregister_ngc__parameterized18_245     |    27|
|1368  |                        cregister                                                            |mvp_cregister__parameterized21_246         |    27|
|1369  |                    _data1                                                                   |mvp_cregister_wide_tlb__parameterized0_244 |    27|
|1370  |                      cregister                                                              |mvp_cregister_ngc__parameterized18         |    27|
|1371  |                        cregister                                                            |mvp_cregister__parameterized21             |    27|
|1372  |                    _jtlb1entry_pipe_out                                                     |mvp_cregister_wide_tlb                     |   116|
|1373  |                      cregister                                                              |mvp_cregister_ngc__parameterized17         |   116|
|1374  |                        cregister                                                            |mvp_cregister__parameterized20             |   116|
|1375  |          mpc                                                                                |m14k_mpc                                   |  2125|
|1376  |            mpc_ctl                                                                          |m14k_mpc_ctl                               |   907|
|1377  |              _alu_sel_m                                                                     |mvp_cregister__parameterized1_183          |     2|
|1378  |              _busty_ed_2_0_                                                                 |mvp_register__parameterized11              |     6|
|1379  |              _coptype_md_3_0_                                                               |mvp_register__parameterized10              |    55|
|1380  |              _hold_invalid_all                                                              |mvp_register_184                           |     2|
|1381  |              _hold_squash_i                                                                 |mvp_register_185                           |     1|
|1382  |              _hold_valid_e                                                                  |mvp_register_186                           |     1|
|1383  |              _hold_valid_noe_e                                                              |mvp_register_187                           |     1|
|1384  |              _icopaccess_md                                                                 |mvp_register_188                           |     4|
|1385  |              _idx_cop_ed                                                                    |mvp_register_189                           |     2|
|1386  |              _ie_pipe_out_50_0_                                                             |mvp_cregister_wide__parameterized13        |   435|
|1387  |                cregister                                                                    |mvp_cregister_ngc__parameterized13         |   435|
|1388  |                  cregister                                                                  |mvp_cregister__parameterized16             |   435|
|1389  |              _irval_e2m                                                                     |mvp_cregister__parameterized1_190          |     1|
|1390  |              _m_pipe_out_46_0_                                                              |mvp_cregister_wide__parameterized14        |   117|
|1391  |                cregister                                                                    |mvp_cregister_ngc__parameterized14         |   117|
|1392  |                  cregister                                                                  |mvp_cregister__parameterized17             |   117|
|1393  |              _mmu_itmack_i_atomic                                                           |mvp_register_191                           |     1|
|1394  |              _mpc_alu_w                                                                     |mvp_register_192                           |     1|
|1395  |              _mpc_alu_w_pre                                                                 |mvp_cregister__parameterized1_193          |     1|
|1396  |              _mpc_atomic_bit_dest_m_2_0_                                                    |mvp_cregister__parameterized14             |     3|
|1397  |              _mpc_atomic_bit_dest_w_2_0_                                                    |mvp_cregister__parameterized14_194         |    18|
|1398  |              _mpc_atomic_clrorset_m                                                         |mvp_cregister__parameterized1_195          |     1|
|1399  |              _mpc_atomic_clrorset_w                                                         |mvp_cregister__parameterized1_196          |     1|
|1400  |              _mpc_atomic_e_reg                                                              |mvp_register_197                           |     1|
|1401  |              _mpc_atomic_m                                                                  |mvp_cregister__parameterized1_198          |     8|
|1402  |              _mpc_atomic_store_w                                                            |mvp_cregister__parameterized1_199          |     2|
|1403  |              _mpc_atomic_w                                                                  |mvp_cregister__parameterized1_200          |   151|
|1404  |              _mpc_cfc1_fr_m                                                                 |mvp_cregister__parameterized1_201          |     1|
|1405  |              _mpc_ctc1_fr0_m                                                                |mvp_cregister__parameterized1_202          |     1|
|1406  |              _mpc_ctc1_fr1_m                                                                |mvp_cregister__parameterized1_203          |     1|
|1407  |              _mpc_lnksel_m_countdown_1_0_                                                   |mvp_cregister__parameterized8_204          |     5|
|1408  |              _mpc_lsdc1_m                                                                   |mvp_cregister__parameterized1_205          |     5|
|1409  |              _mpc_lsdc1_w                                                                   |mvp_cregister__parameterized1_206          |     1|
|1410  |              _mpc_newiaddr_raw                                                              |mvp_register_207                           |     1|
|1411  |              _mpc_newiaddr_raw_reg                                                          |mvp_register_208                           |     3|
|1412  |              _mpc_newiaddr_reg                                                              |mvp_register_209                           |     2|
|1413  |              _mpc_nonseq_e_d                                                                |mvp_register_210                           |     1|
|1414  |              _mpc_pm_complete                                                               |mvp_register_211                           |     2|
|1415  |              _mpc_pref_m                                                                    |mvp_cregister__parameterized1_212          |     2|
|1416  |              _mpc_pref_w                                                                    |mvp_register_213                           |     1|
|1417  |              _mpc_scop1_m                                                                   |mvp_cregister__parameterized1_214          |     2|
|1418  |              _mpc_sdc1_w                                                                    |mvp_cregister__parameterized1_215          |     1|
|1419  |              _mpc_udisel_m                                                                  |mvp_cregister__parameterized1_216          |    17|
|1420  |              _mpc_wr_view_ipl_m                                                             |mvp_cregister__parameterized1_217          |     1|
|1421  |              _mr0d_m                                                                        |mvp_cregister__parameterized1_218          |     1|
|1422  |              _newiaddr_lsdc1                                                                |mvp_register_219                           |     3|
|1423  |              _oldsc_e                                                                       |mvp_register_220                           |     4|
|1424  |              _pr0d_w                                                                        |mvp_cregister__parameterized1_221          |     1|
|1425  |              _pref_w_pre                                                                    |mvp_cregister__parameterized1_222          |     1|
|1426  |              _raw_fixupi                                                                    |mvp_register_223                           |     8|
|1427  |              _raw_icopaccess_m                                                              |mvp_register_224                           |     1|
|1428  |              _rfinit_count_4_0_                                                             |mvp_cregister_wide__parameterized4         |     9|
|1429  |                cregister                                                                    |mvp_cregister_ngc__parameterized4          |     9|
|1430  |                  cregister                                                                  |mvp_cregister__parameterized5              |     9|
|1431  |              _scop2_m                                                                       |mvp_cregister__parameterized1_225          |     1|
|1432  |              _scop2_w                                                                       |mvp_cregister__parameterized1_226          |     1|
|1433  |              _sst_squash_e                                                                  |mvp_cregister__parameterized1_227          |     1|
|1434  |              _w_pipe_out_5_0_                                                               |mvp_cregister_wide_228                     |    13|
|1435  |                cregister                                                                    |mvp_cregister_ngc_230                      |    13|
|1436  |                  cregister                                                                  |mvp_cregister_231                          |    13|
|1437  |              _wr_dspc_m                                                                     |mvp_cregister__parameterized1_229          |     1|
|1438  |            mpc_dec                                                                          |m14k_mpc_dec                               |  1026|
|1439  |              _int_ir_e_31_0_                                                                |mvp_cregister_wide__parameterized2_179     |  1022|
|1440  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_181      |  1022|
|1441  |                  cregister                                                                  |mvp_cregister__parameterized3_182          |  1022|
|1442  |              _mpc_lnksel_e_countdown_1_0_                                                   |mvp_cregister__parameterized8_180          |     4|
|1443  |            mpc_exc                                                                          |m14k_mpc_exc                               |   192|
|1444  |              _atomic_w_reg                                                                  |mvp_register_143                           |     3|
|1445  |              _au_reset_reg                                                                  |mvp_register_144                           |     3|
|1446  |              _auexc_reg                                                                     |mvp_register_145                           |     6|
|1447  |              _clear_pend_id                                                                 |mvp_register_146                           |     3|
|1448  |              _cont_pf_phase1                                                                |mvp_cregister__parameterized1_147          |     4|
|1449  |              _debug_rdvec                                                                   |mvp_cregister__parameterized1_148          |     1|
|1450  |              _ej_loadstorem_reg                                                             |mvp_cregister__parameterized1_149          |     2|
|1451  |              _exc_type_reg_5_0_                                                             |mvp_register__parameterized12_150          |    12|
|1452  |              _int_vect                                                                      |mvp_register_151                           |     2|
|1453  |              _istage_exc_reg                                                                |mvp_register_152                           |     1|
|1454  |              _mpc_auexc_x                                                                   |mvp_register_153                           |     6|
|1455  |              _mpc_pexc_i                                                                    |mvp_register_154                           |     8|
|1456  |              _mpc_pexc_m                                                                    |mvp_register_155                           |    27|
|1457  |              _mpc_pexc_w                                                                    |mvp_register_156                           |    12|
|1458  |              _mpc_pexc_w_org                                                                |mvp_register_157                           |     2|
|1459  |              _mpc_run_id                                                                    |mvp_register_158                           |     3|
|1460  |              _mpc_sdbreak_m_raw_reg                                                         |mvp_cregister__parameterized1_159          |     8|
|1461  |              _new_exc_id                                                                    |mvp_register_160                           |     3|
|1462  |              _pclear_pend_e_1_0_                                                            |mvp_register__parameterized13              |     1|
|1463  |              _pclear_pend_m_1_0_                                                            |mvp_register__parameterized13_161          |     4|
|1464  |              _pclear_pend_w_1_0_                                                            |mvp_register__parameterized13_162          |     3|
|1465  |              _pend_dbe_reg                                                                  |mvp_register_163                           |     2|
|1466  |              _pend_exc_reg                                                                  |mvp_register_164                           |     3|
|1467  |              _pend_ibe_reg                                                                  |mvp_register_165                           |     2|
|1468  |              _pexc_x                                                                        |mvp_cregister__parameterized1_166          |     5|
|1469  |              _poss_pend_exc_reg                                                             |mvp_register_167                           |     1|
|1470  |              _pre_evec_sel_reg_4_0_                                                         |mvp_ucregister_wide__parameterized3        |     7|
|1471  |                cregister                                                                    |mvp_register_ngc__parameterized3           |     7|
|1472  |                  register_inst                                                              |mvp_register__parameterized5               |     7|
|1473  |              _raw_debug_vect_1_0_                                                           |mvp_cregister__parameterized8              |    30|
|1474  |              _raw_pexc_e                                                                    |mvp_register_168                           |     2|
|1475  |              _sarop_m                                                                       |mvp_cregister__parameterized1_169          |    11|
|1476  |              _seen_run_id                                                                   |mvp_register_170                           |     1|
|1477  |              _set_pend_exc_reg                                                              |mvp_register_171                           |     2|
|1478  |              _ssdi_e                                                                        |mvp_cregister__parameterized1_172          |     2|
|1479  |              _ssdi_id                                                                       |mvp_register_173                           |     2|
|1480  |              _ssdi_m                                                                        |mvp_cregister__parameterized1_174          |     2|
|1481  |              _ssexc_id                                                                      |mvp_register_175                           |     2|
|1482  |              _tlb_refill_vec_n                                                              |mvp_register_176                           |     2|
|1483  |              _trap_in_m                                                                     |mvp_cregister__parameterized1_177          |     1|
|1484  |              _trap_type_m                                                                   |mvp_cregister__parameterized1_178          |     1|
|1485  |          rf                                                                                 |m14k_rf_reg                                |  1838|
|1486  |            _src_a_srs_3_0_src_a_reg_4_0                                                     |mvp_cregister_wide__parameterized1         |     7|
|1487  |              cregister                                                                      |mvp_cregister_ngc__parameterized1_141      |     7|
|1488  |                cregister                                                                    |mvp_cregister__parameterized2_142          |     7|
|1489  |            _src_b_srs_3_0                                                                   |mvp_cregister_wide__parameterized1_47      |     7|
|1490  |              cregister                                                                      |mvp_cregister_ngc__parameterized1          |     7|
|1491  |                cregister                                                                    |mvp_cregister__parameterized2              |     7|
|1492  |            rf_reg0                                                                          |m14k_rf_rngc                               |  1824|
|1493  |              _rf10_31_0_                                                                    |mvp_cregister_wide__parameterized2_48      |    32|
|1494  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_139      |    32|
|1495  |                  cregister                                                                  |mvp_cregister__parameterized3_140          |    32|
|1496  |              _rf11_31_0_                                                                    |mvp_cregister_wide__parameterized2_49      |   160|
|1497  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_137      |   160|
|1498  |                  cregister                                                                  |mvp_cregister__parameterized3_138          |   160|
|1499  |              _rf12_31_0_                                                                    |mvp_cregister_wide__parameterized2_50      |    32|
|1500  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_135      |    32|
|1501  |                  cregister                                                                  |mvp_cregister__parameterized3_136          |    32|
|1502  |              _rf13_31_0_                                                                    |mvp_cregister_wide__parameterized2_51      |    32|
|1503  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_133      |    32|
|1504  |                  cregister                                                                  |mvp_cregister__parameterized3_134          |    32|
|1505  |              _rf14_31_0_                                                                    |mvp_cregister_wide__parameterized2_52      |    32|
|1506  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_131      |    32|
|1507  |                  cregister                                                                  |mvp_cregister__parameterized3_132          |    32|
|1508  |              _rf15_31_0_                                                                    |mvp_cregister_wide__parameterized2_53      |    96|
|1509  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_129      |    96|
|1510  |                  cregister                                                                  |mvp_cregister__parameterized3_130          |    96|
|1511  |              _rf16_31_0_                                                                    |mvp_cregister_wide__parameterized2_54      |    32|
|1512  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_127      |    32|
|1513  |                  cregister                                                                  |mvp_cregister__parameterized3_128          |    32|
|1514  |              _rf17_31_0_                                                                    |mvp_cregister_wide__parameterized2_55      |    32|
|1515  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_125      |    32|
|1516  |                  cregister                                                                  |mvp_cregister__parameterized3_126          |    32|
|1517  |              _rf18_31_0_                                                                    |mvp_cregister_wide__parameterized2_56      |    32|
|1518  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_123      |    32|
|1519  |                  cregister                                                                  |mvp_cregister__parameterized3_124          |    32|
|1520  |              _rf19_31_0_                                                                    |mvp_cregister_wide__parameterized2_57      |   160|
|1521  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_121      |   160|
|1522  |                  cregister                                                                  |mvp_cregister__parameterized3_122          |   160|
|1523  |              _rf1_31_0_                                                                     |mvp_cregister_wide__parameterized2_58      |    32|
|1524  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_119      |    32|
|1525  |                  cregister                                                                  |mvp_cregister__parameterized3_120          |    32|
|1526  |              _rf20_31_0_                                                                    |mvp_cregister_wide__parameterized2_59      |    32|
|1527  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_117      |    32|
|1528  |                  cregister                                                                  |mvp_cregister__parameterized3_118          |    32|
|1529  |              _rf21_31_0_                                                                    |mvp_cregister_wide__parameterized2_60      |    32|
|1530  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_115      |    32|
|1531  |                  cregister                                                                  |mvp_cregister__parameterized3_116          |    32|
|1532  |              _rf22_31_0_                                                                    |mvp_cregister_wide__parameterized2_61      |    32|
|1533  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_113      |    32|
|1534  |                  cregister                                                                  |mvp_cregister__parameterized3_114          |    32|
|1535  |              _rf23_31_0_                                                                    |mvp_cregister_wide__parameterized2_62      |    96|
|1536  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_111      |    96|
|1537  |                  cregister                                                                  |mvp_cregister__parameterized3_112          |    96|
|1538  |              _rf24_31_0_                                                                    |mvp_cregister_wide__parameterized2_63      |    32|
|1539  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_109      |    32|
|1540  |                  cregister                                                                  |mvp_cregister__parameterized3_110          |    32|
|1541  |              _rf25_31_0_                                                                    |mvp_cregister_wide__parameterized2_64      |    32|
|1542  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_107      |    32|
|1543  |                  cregister                                                                  |mvp_cregister__parameterized3_108          |    32|
|1544  |              _rf26_31_0_                                                                    |mvp_cregister_wide__parameterized2_65      |    32|
|1545  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_105      |    32|
|1546  |                  cregister                                                                  |mvp_cregister__parameterized3_106          |    32|
|1547  |              _rf27_31_0_                                                                    |mvp_cregister_wide__parameterized2_66      |   224|
|1548  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_103      |   224|
|1549  |                  cregister                                                                  |mvp_cregister__parameterized3_104          |   224|
|1550  |              _rf28_31_0_                                                                    |mvp_cregister_wide__parameterized2_67      |    32|
|1551  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_101      |    32|
|1552  |                  cregister                                                                  |mvp_cregister__parameterized3_102          |    32|
|1553  |              _rf29_31_0_                                                                    |mvp_cregister_wide__parameterized2_68      |    32|
|1554  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_99       |    32|
|1555  |                  cregister                                                                  |mvp_cregister__parameterized3_100          |    32|
|1556  |              _rf2_31_0_                                                                     |mvp_cregister_wide__parameterized2_69      |    32|
|1557  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_97       |    32|
|1558  |                  cregister                                                                  |mvp_cregister__parameterized3_98           |    32|
|1559  |              _rf30_31_0_                                                                    |mvp_cregister_wide__parameterized2_70      |    32|
|1560  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_95       |    32|
|1561  |                  cregister                                                                  |mvp_cregister__parameterized3_96           |    32|
|1562  |              _rf31_31_0_                                                                    |mvp_cregister_wide__parameterized2_71      |    96|
|1563  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_93       |    96|
|1564  |                  cregister                                                                  |mvp_cregister__parameterized3_94           |    96|
|1565  |              _rf3_31_0_                                                                     |mvp_cregister_wide__parameterized2_72      |   160|
|1566  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_91       |   160|
|1567  |                  cregister                                                                  |mvp_cregister__parameterized3_92           |   160|
|1568  |              _rf4_31_0_                                                                     |mvp_cregister_wide__parameterized2_73      |    32|
|1569  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_89       |    32|
|1570  |                  cregister                                                                  |mvp_cregister__parameterized3_90           |    32|
|1571  |              _rf5_31_0_                                                                     |mvp_cregister_wide__parameterized2_74      |    32|
|1572  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_87       |    32|
|1573  |                  cregister                                                                  |mvp_cregister__parameterized3_88           |    32|
|1574  |              _rf6_31_0_                                                                     |mvp_cregister_wide__parameterized2_75      |    32|
|1575  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_85       |    32|
|1576  |                  cregister                                                                  |mvp_cregister__parameterized3_86           |    32|
|1577  |              _rf7_31_0_                                                                     |mvp_cregister_wide__parameterized2_76      |    96|
|1578  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_83       |    96|
|1579  |                  cregister                                                                  |mvp_cregister__parameterized3_84           |    96|
|1580  |              _rf8_31_0_                                                                     |mvp_cregister_wide__parameterized2_77      |    32|
|1581  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_81       |    32|
|1582  |                  cregister                                                                  |mvp_cregister__parameterized3_82           |    32|
|1583  |              _rf9_31_0_                                                                     |mvp_cregister_wide__parameterized2_78      |    32|
|1584  |                cregister                                                                    |mvp_cregister_ngc__parameterized2_79       |    32|
|1585  |                  cregister                                                                  |mvp_cregister__parameterized3_80           |    32|
|1586  |          siu                                                                                |m14k_siu                                   |    68|
|1587  |            _cdreset                                                                         |mvp_register_43                            |     2|
|1588  |            _siu_coldreset                                                                   |mvp_register_44                            |    62|
|1589  |            _siu_softreset                                                                   |mvp_register_45                            |     3|
|1590  |            _wmreset                                                                         |mvp_register_46                            |     1|
|1591  |        dcache                                                                               |m14k_dc                                    |    85|
|1592  |          dataram                                                                            |dataram_2k2way_xilinx_27                   |    40|
|1593  |            ram__data_inst0                                                                  |RAMB4K_S8_35                               |     9|
|1594  |            ram__data_inst1                                                                  |RAMB4K_S8_36                               |     9|
|1595  |            ram__data_inst2                                                                  |RAMB4K_S8_37                               |     9|
|1596  |            ram__data_inst3                                                                  |RAMB4K_S8_38                               |     9|
|1597  |            ram__data_inst4                                                                  |RAMB4K_S8_39                               |     1|
|1598  |            ram__data_inst5                                                                  |RAMB4K_S8_40                               |     1|
|1599  |            ram__data_inst6                                                                  |RAMB4K_S8_41                               |     1|
|1600  |            ram__data_inst7                                                                  |RAMB4K_S8_42                               |     1|
|1601  |          tagram                                                                             |tagram_2k2way_xilinx_28                    |    39|
|1602  |            ram__tag_inst0                                                                   |RAMB4K_S16_31                              |    23|
|1603  |            ram__tag_inst1                                                                   |RAMB4K_S16_32                              |    13|
|1604  |            ram__tag_inst2                                                                   |RAMB4K_S16_33                              |     1|
|1605  |            ram__tag_inst3                                                                   |RAMB4K_S16_34                              |     2|
|1606  |          wsram                                                                              |d_wsram_2k2way_xilinx                      |     6|
|1607  |            d_wsram___inst0                                                                  |RAMB4K_S2                                  |     2|
|1608  |            d_wsram___inst1                                                                  |RAMB4K_S2_29                               |     2|
|1609  |            d_wsram___inst2                                                                  |RAMB4K_S2_30                               |     2|
|1610  |        icache                                                                               |m14k_ic                                    |    14|
|1611  |          dataram                                                                            |dataram_2k2way_xilinx                      |     8|
|1612  |            ram__data_inst0                                                                  |RAMB4K_S8                                  |     1|
|1613  |            ram__data_inst1                                                                  |RAMB4K_S8_20                               |     1|
|1614  |            ram__data_inst2                                                                  |RAMB4K_S8_21                               |     1|
|1615  |            ram__data_inst3                                                                  |RAMB4K_S8_22                               |     1|
|1616  |            ram__data_inst4                                                                  |RAMB4K_S8_23                               |     1|
|1617  |            ram__data_inst5                                                                  |RAMB4K_S8_24                               |     1|
|1618  |            ram__data_inst6                                                                  |RAMB4K_S8_25                               |     1|
|1619  |            ram__data_inst7                                                                  |RAMB4K_S8_26                               |     1|
|1620  |          tagram                                                                             |tagram_2k2way_xilinx                       |     6|
|1621  |            ram__tag_inst0                                                                   |RAMB4K_S16                                 |     2|
|1622  |            ram__tag_inst1                                                                   |RAMB4K_S16_17                              |     1|
|1623  |            ram__tag_inst2                                                                   |RAMB4K_S16_18                              |     2|
|1624  |            ram__tag_inst3                                                                   |RAMB4K_S16_19                              |     1|
|1625  |      udi                                                                                    |m14k_udi_custom                            |   306|
|1626  |        _UDI_stall_m_reg                                                                     |mvp_register                               |     1|
|1627  |        _hi_31_0_                                                                            |mvp_cregister_wide__parameterized2         |    32|
|1628  |          cregister                                                                          |mvp_cregister_ngc__parameterized2_15       |    32|
|1629  |            cregister                                                                        |mvp_cregister__parameterized3_16           |    32|
|1630  |        _inst_s1_5_0_                                                                        |mvp_register__parameterized12              |     6|
|1631  |        _inst_s2_5_0_                                                                        |mvp_cregister_wide                         |   103|
|1632  |          cregister                                                                          |mvp_cregister_ngc                          |   103|
|1633  |            cregister                                                                        |mvp_cregister                              |   103|
|1634  |        _lo_31_0_                                                                            |mvp_cregister_wide__parameterized2_0       |    32|
|1635  |          cregister                                                                          |mvp_cregister_ngc__parameterized2_13       |    32|
|1636  |            cregister                                                                        |mvp_cregister__parameterized3_14           |    32|
|1637  |        _rs_s1_31_0_                                                                         |mvp_cregister_wide__parameterized2_1       |    32|
|1638  |          cregister                                                                          |mvp_cregister_ngc__parameterized2_11       |    32|
|1639  |            cregister                                                                        |mvp_cregister__parameterized3_12           |    32|
|1640  |        _rt_s1_31_0_                                                                         |mvp_cregister_wide__parameterized2_2       |    32|
|1641  |          cregister                                                                          |mvp_cregister_ngc__parameterized2_9        |    32|
|1642  |            cregister                                                                        |mvp_cregister__parameterized3_10           |    32|
|1643  |        _run_udi_s1                                                                          |mvp_register_3                             |     1|
|1644  |        _run_udi_s2                                                                          |mvp_register_4                             |     1|
|1645  |        _swp_hi_s2_31_0_                                                                     |mvp_cregister_wide__parameterized2_5       |    32|
|1646  |          cregister                                                                          |mvp_cregister_ngc__parameterized2_7        |    32|
|1647  |            cregister                                                                        |mvp_cregister__parameterized3_8            |    32|
|1648  |        _swp_lo_s2_31_0_                                                                     |mvp_cregister_wide__parameterized2_6       |    32|
|1649  |          cregister                                                                          |mvp_cregister_ngc__parameterized2          |    32|
|1650  |            cregister                                                                        |mvp_cregister__parameterized3              |    32|
|1651  |        _udi_in_m                                                                            |mvp_cregister__parameterized1              |     1|
+------+---------------------------------------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:18 ; elapsed = 00:07:30 . Memory (MB): peak = 2680.184 ; gain = 1296.125 ; free physical = 954 ; free virtual = 6098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:09 ; elapsed = 00:07:25 . Memory (MB): peak = 2684.094 ; gain = 903.199 ; free physical = 2669 ; free virtual = 7816
Synthesis Optimization Complete : Time (s): cpu = 00:07:19 ; elapsed = 00:07:34 . Memory (MB): peak = 2684.094 ; gain = 1300.035 ; free physical = 2669 ; free virtual = 7816
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20180726 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20180726 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design world_map.ngc ...
WARNING:NetListWriters:298 - No output is written to world_map.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file world_map.edif ...
ngc2edif: Total memory usage is 104708 kilobytes

Reading core file '/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.srcs/sources_1/imports/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/hdl_part1/world_maps_part1/world_map.ngc' for (cell view 'world_map', library 'work')
Parsing EDIF File [./.ngc2edfcache/world_map_ngc_5932e8e8.edif]
Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_5932e8e8.edif]
INFO: [Netlist 29-17] Analyzing 553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20180726
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.203 ; gain = 0.000 ; free physical = 2592 ; free virtual = 7738
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
738 Infos, 185 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:25 ; elapsed = 00:07:41 . Memory (MB): peak = 2720.203 ; gain = 1336.223 ; free physical = 2667 ; free virtual = 7814
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.203 ; gain = 0.000 ; free physical = 2667 ; free virtual = 7814
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rew/Documents/final_project/project_2_vivado/project_2_vivado.runs/synth_2/mfp_nexys4_ddr.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2744.215 ; gain = 24.012 ; free physical = 2653 ; free virtual = 7807
INFO: [runtcl-4] Executing : report_utilization -file mfp_nexys4_ddr_utilization_synth.rpt -pb mfp_nexys4_ddr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 20:00:03 2019...
