$date
	Sun Oct 23 08:55:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#275973
b10111 !
1"
#275974
b10111 &
b10111 %
1$
#275975
0"
#275978
b1000110 &
b1000110 %
#275982
b100011 &
b100011 %
#275986
b1101010 &
b1101010 %
#275990
b110101 &
b110101 %
#275994
b10100000 &
b10100000 %
#275998
b1010000 &
b1010000 %
#276002
b101000 &
b101000 %
#276006
b10100 &
b10100 %
#276010
b1010 &
b1010 %
#276014
b101 &
b101 %
#276018
b10000 &
b10000 %
#276022
b1000 &
b1000 %
#276026
b100 &
b100 %
#276030
b10 &
b10 %
#276034
b1 &
b1 %
1#
#276038
b0 &
0#
b0 %
0$
#1369054
b101 &
b101 %
1$
b101 !
1"
#1369055
0"
#1369058
b10000 &
b10000 %
#1369062
b1000 &
b1000 %
#1369066
b100 &
b100 %
#1369070
b10 &
b10 %
#1369074
b1 &
b1 %
1#
#1369078
b0 &
0#
b0 %
0$
#2338190
b1000 &
b1000 %
1$
b1000 !
1"
#2338191
0"
#2338194
b100 &
b100 %
#2338198
b10 &
b10 %
#2338202
b1 &
b1 %
1#
#2338206
b0 &
0#
b0 %
0$
#4500012
