irun(64): 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s086: Started on Jan 29, 2025 at 14:50:36 -03
irun
	-uvm
	top.sv
	+UVM_VERBOSITY=HIGH

   User defined plus("+") options:
	+UVM_VERBOSITY=HIGH

Recompiling... reason: file './sink.svh' is newer than expected.
	expected: Wed Jan 29 14:48:39 2025
	actual:   Wed Jan 29 14:50:33 2025
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /home/tools/cadence/installs/INCISIVE152/tools/methodology/UVM/CDNS-1.1d
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		$unit_0x64683678
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.\$unit_0x64683678 :compilation_unit <0x220085ad>
			streams:   0, words:     0
		worklib.\$unit_0x64683678 :compilation_unit <0x22a5bac0>
			streams:   5, words:  2057
		worklib.top:sv <0x2e22aa3d>
			streams:   3, words:  2368
		worklib.uvm_pkg:sv <0x6df4d570>
			streams:  30, words: 30481
		worklib.uvm_pkg:sv <0x7f4c8b99>
			streams: 100, words: 169588
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       1       1
		Verilog packages:              4       4
		Registers:                 13112   10050
		Named events:                  4      12
		Initial blocks:              257     149
		Parallel blocks:              26      27
		Assertions:                    2       2
		Compilation units:             1       1
		SV Class declarations:       194     306
		SV Class specializations:    347     347
	Writing initial simulation snapshot: worklib.top:sv
ncelab: *W,DPIEXP: DPI export function in  _sv_export.so not available.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *E,IMPDLL: Unable to load the implicit shared object.
OSDLERROR: (null)/top/sv/_sv_export.so: cannot open shared object file: No such file or directory or file is not valid ELFCLASS64 library..
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /home/tools/cadence/installs/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /home/tools/cadence/installs/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s086)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO source.svh(18) @ 0: source_h [SOURCE] Sending transaction
UVM_INFO sink.svh(16) @ 0: sink_h [SINK                          ] Transaction received:          82
UVM_INFO source.svh(18) @ 0: source_h [SOURCE] Sending transaction
UVM_INFO sink.svh(16) @ 0: sink_h [SINK                          ] Transaction received:           5
UVM_INFO source.svh(18) @ 0: source_h [SOURCE] Sending transaction
UVM_INFO sink.svh(16) @ 0: sink_h [SINK                          ] Transaction received:          64
UVM_INFO source.svh(18) @ 0: source_h [SOURCE] Sending transaction
UVM_INFO sink.svh(16) @ 0: sink_h [SINK                          ] Transaction received:          75
UVM_INFO source.svh(18) @ 0: source_h [SOURCE] Sending transaction
UVM_INFO sink.svh(16) @ 0: sink_h [SINK                          ] Transaction received:          24

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   11
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[SINK                          ]     5
[SOURCE]     5
Simulation complete via $finish(1) at time 0 FS + 179
/home/tools/cadence/installs/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s086: Exiting on Jan 29, 2025 at 14:50:46 -03  (total: 00:00:10)
