============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.16-s062_1
  Generated on:           Oct 15 2024  10:03:24 am
  Module:                 ibex_top
  Operating conditions:   PVT_0P63V_100C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (329 ps) Late External Delay Assertion at pin instr_addr_o[2]
           Mode: default_mode
          Group: I2O
     Startpoint: (R) irq_fast_i[2]
          Clock: (R) clk_i
       Endpoint: (R) instr_addr_o[2]
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     600                  
       Uncertainty:-       5                  
     Required Time:=    1395                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     466                  
             Slack:=     329                  

Exceptions/Constraints:
  input_delay              600             ibex_top.nangate.sdc_line_18_175_1 
  output_delay             600             ibex_top.nangate.sdc_line_20_782_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                  Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  irq_fast_i[2]                                                                 (u)     -        R     (arrival)            2  1.6     0     0     600    (-,-) 
  u_ibex_core/cs_registers_i/g107/g3/z                                          (u)     in_0->z  R     unmapped_and2        4  3.2     0    18     618    (-,-) 
  u_ibex_core/cs_registers_i/g108/g4/z                                          (u)     in_3->z  F     unmapped_nor4        1  0.8     0    18     636    (-,-) 
  u_ibex_core/cs_registers_i/g108/g6/z                                          (u)     in_3->z  R     unmapped_nand4       1  0.8     0    18     654    (-,-) 
  u_ibex_core/cs_registers_i/g108/g8/z                                          (u)     in_0->z  F     unmapped_nor2        1  0.8     0    10     664    (-,-) 
  u_ibex_core/cs_registers_i/g108/g9/z                                          (u)     in_0->z  R     unmapped_not         3  2.4     0    12     675    (-,-) 
  u_ibex_core/id_stage_i/controller_i/g35/z                                     (u)     in_0->z  R     unmapped_and2        1  0.8     0    10     685    (-,-) 
  u_ibex_core/id_stage_i/controller_i/g36/z                                     (u)     in_1->z  R     unmapped_or2         1  0.8     0    10     695    (-,-) 
  u_ibex_core/id_stage_i/controller_i/g201/z                                    (u)     in_3->z  R     unmapped_and4       18 14.4     0    40     735    (-,-) 
  u_ibex_core/id_stage_i/controller_i/g182/z                                    (u)     in_0->z  F     unmapped_not         1  0.8     0     6     741    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g13/z               (u)     in_1->z  F     unmapped_xnor2       8  6.4     0    32     773    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g1/z                (u)     in_1->z  F     unmapped_or2         3  2.4     0    16     789    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g4/z                (u)     in_1->z  F     unmapped_or2         1  0.8     0    10     799    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g9/z                (u)     in_0->z  R     unmapped_not         1  0.8     0     6     804    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g10/z               (u)     in_0->z  R     unmapped_and2        5  4.0     0    20     824    (-,-) 
  u_ibex_core/id_stage_i/controller_i/mux_exc_cause_o[lower_cause]_641_13/g5/z  (u)     sel3->z  R     unmapped_mux12       1  0.8     0    36     860    (-,-) 
  u_ibex_core/id_stage_i/controller_i/mux_exc_cause_o[lower_cause]_494_18/g5/z  (u)     data0->z R     unmapped_mux6        2  1.6     0    24     884    (-,-) 
  u_ibex_core/if_stage_i/mux_irq_vec_187_9/g5/z                                 (u)     data0->z R     unmapped_bmux3       1  0.8     0    18     903    (-,-) 
  u_ibex_core/if_stage_i/mux_exc_pc_192_18/g29/z                                (u)     data1->z R     unmapped_bmux6       1  0.8     0    34     937    (-,-) 
  u_ibex_core/if_stage_i/mux_fetch_addr_n_208_18/g30/z                          (u)     data2->z R     unmapped_bmux11      1  0.8     0    50     986    (-,-) 
  u_ibex_core/if_stage_i/mux_254_28/g30/z                                       (u)     data1->z R     unmapped_bmux3       3  2.4     0    24    1011    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mux_192_23/g30/z (u)     data1->z R     unmapped_bmux3       1  0.8     0    18    1029    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mux_191_23/g30/z (u)     data0->z R     unmapped_bmux3       2 10.8     0    37    1066    (-,-) 
  instr_addr_o[2]                                                               -       -        R     (port)               -    -     -     0    1066    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


