
XploreAvionics_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014c80  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001370  08114f20  08114f20  00024f20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08116290  08116290  00026290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   0000000c  08116298  08116298  00026298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000008  081162a4  081162a4  000262a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000210  10000000  081162ac  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000e574  10000210  081164bc  00030210  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  1000e784  081164bc  0003e784  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 10 .debug_info   00082605  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000dbd3  00000000  00000000  000b2845  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00002e58  00000000  00000000  000c0418  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002a60  00000000  00000000  000c3270  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0004f603  00000000  00000000  000c5cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0003da69  00000000  00000000  001152d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    001ac8cb  00000000  00000000  00152d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  002ff607  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000d70c  00000000  00000000  002ff684  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000210 	.word	0x10000210
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08114f08 	.word	0x08114f08

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000214 	.word	0x10000214
 81002dc:	08114f08 	.word	0x08114f08

081002e0 <strcmp>:
 81002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 81002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 81002e8:	2a01      	cmp	r2, #1
 81002ea:	bf28      	it	cs
 81002ec:	429a      	cmpcs	r2, r3
 81002ee:	d0f7      	beq.n	81002e0 <strcmp>
 81002f0:	1ad0      	subs	r0, r2, r3
 81002f2:	4770      	bx	lr

081002f4 <strlen>:
 81002f4:	4603      	mov	r3, r0
 81002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002fa:	2a00      	cmp	r2, #0
 81002fc:	d1fb      	bne.n	81002f6 <strlen+0x2>
 81002fe:	1a18      	subs	r0, r3, r0
 8100300:	3801      	subs	r0, #1
 8100302:	4770      	bx	lr
	...

08100310 <memchr>:
 8100310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8100314:	2a10      	cmp	r2, #16
 8100316:	db2b      	blt.n	8100370 <memchr+0x60>
 8100318:	f010 0f07 	tst.w	r0, #7
 810031c:	d008      	beq.n	8100330 <memchr+0x20>
 810031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100322:	3a01      	subs	r2, #1
 8100324:	428b      	cmp	r3, r1
 8100326:	d02d      	beq.n	8100384 <memchr+0x74>
 8100328:	f010 0f07 	tst.w	r0, #7
 810032c:	b342      	cbz	r2, 8100380 <memchr+0x70>
 810032e:	d1f6      	bne.n	810031e <memchr+0xe>
 8100330:	b4f0      	push	{r4, r5, r6, r7}
 8100332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810033a:	f022 0407 	bic.w	r4, r2, #7
 810033e:	f07f 0700 	mvns.w	r7, #0
 8100342:	2300      	movs	r3, #0
 8100344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100348:	3c08      	subs	r4, #8
 810034a:	ea85 0501 	eor.w	r5, r5, r1
 810034e:	ea86 0601 	eor.w	r6, r6, r1
 8100352:	fa85 f547 	uadd8	r5, r5, r7
 8100356:	faa3 f587 	sel	r5, r3, r7
 810035a:	fa86 f647 	uadd8	r6, r6, r7
 810035e:	faa5 f687 	sel	r6, r5, r7
 8100362:	b98e      	cbnz	r6, 8100388 <memchr+0x78>
 8100364:	d1ee      	bne.n	8100344 <memchr+0x34>
 8100366:	bcf0      	pop	{r4, r5, r6, r7}
 8100368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810036c:	f002 0207 	and.w	r2, r2, #7
 8100370:	b132      	cbz	r2, 8100380 <memchr+0x70>
 8100372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100376:	3a01      	subs	r2, #1
 8100378:	ea83 0301 	eor.w	r3, r3, r1
 810037c:	b113      	cbz	r3, 8100384 <memchr+0x74>
 810037e:	d1f8      	bne.n	8100372 <memchr+0x62>
 8100380:	2000      	movs	r0, #0
 8100382:	4770      	bx	lr
 8100384:	3801      	subs	r0, #1
 8100386:	4770      	bx	lr
 8100388:	2d00      	cmp	r5, #0
 810038a:	bf06      	itte	eq
 810038c:	4635      	moveq	r5, r6
 810038e:	3803      	subeq	r0, #3
 8100390:	3807      	subne	r0, #7
 8100392:	f015 0f01 	tst.w	r5, #1
 8100396:	d107      	bne.n	81003a8 <memchr+0x98>
 8100398:	3001      	adds	r0, #1
 810039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810039e:	bf02      	ittt	eq
 81003a0:	3001      	addeq	r0, #1
 81003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 81003a6:	3001      	addeq	r0, #1
 81003a8:	bcf0      	pop	{r4, r5, r6, r7}
 81003aa:	3801      	subs	r0, #1
 81003ac:	4770      	bx	lr
 81003ae:	bf00      	nop

081003b0 <__aeabi_drsub>:
 81003b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 81003b4:	e002      	b.n	81003bc <__adddf3>
 81003b6:	bf00      	nop

081003b8 <__aeabi_dsub>:
 81003b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

081003bc <__adddf3>:
 81003bc:	b530      	push	{r4, r5, lr}
 81003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003c6:	ea94 0f05 	teq	r4, r5
 81003ca:	bf08      	it	eq
 81003cc:	ea90 0f02 	teqeq	r0, r2
 81003d0:	bf1f      	itttt	ne
 81003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003e2:	f000 80e2 	beq.w	81005aa <__adddf3+0x1ee>
 81003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ee:	bfb8      	it	lt
 81003f0:	426d      	neglt	r5, r5
 81003f2:	dd0c      	ble.n	810040e <__adddf3+0x52>
 81003f4:	442c      	add	r4, r5
 81003f6:	ea80 0202 	eor.w	r2, r0, r2
 81003fa:	ea81 0303 	eor.w	r3, r1, r3
 81003fe:	ea82 0000 	eor.w	r0, r2, r0
 8100402:	ea83 0101 	eor.w	r1, r3, r1
 8100406:	ea80 0202 	eor.w	r2, r0, r2
 810040a:	ea81 0303 	eor.w	r3, r1, r3
 810040e:	2d36      	cmp	r5, #54	; 0x36
 8100410:	bf88      	it	hi
 8100412:	bd30      	pophi	{r4, r5, pc}
 8100414:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810041c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100424:	d002      	beq.n	810042c <__adddf3+0x70>
 8100426:	4240      	negs	r0, r0
 8100428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810042c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100438:	d002      	beq.n	8100440 <__adddf3+0x84>
 810043a:	4252      	negs	r2, r2
 810043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100440:	ea94 0f05 	teq	r4, r5
 8100444:	f000 80a7 	beq.w	8100596 <__adddf3+0x1da>
 8100448:	f1a4 0401 	sub.w	r4, r4, #1
 810044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100450:	db0d      	blt.n	810046e <__adddf3+0xb2>
 8100452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100456:	fa22 f205 	lsr.w	r2, r2, r5
 810045a:	1880      	adds	r0, r0, r2
 810045c:	f141 0100 	adc.w	r1, r1, #0
 8100460:	fa03 f20e 	lsl.w	r2, r3, lr
 8100464:	1880      	adds	r0, r0, r2
 8100466:	fa43 f305 	asr.w	r3, r3, r5
 810046a:	4159      	adcs	r1, r3
 810046c:	e00e      	b.n	810048c <__adddf3+0xd0>
 810046e:	f1a5 0520 	sub.w	r5, r5, #32
 8100472:	f10e 0e20 	add.w	lr, lr, #32
 8100476:	2a01      	cmp	r2, #1
 8100478:	fa03 fc0e 	lsl.w	ip, r3, lr
 810047c:	bf28      	it	cs
 810047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100482:	fa43 f305 	asr.w	r3, r3, r5
 8100486:	18c0      	adds	r0, r0, r3
 8100488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810048c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100490:	d507      	bpl.n	81004a2 <__adddf3+0xe6>
 8100492:	f04f 0e00 	mov.w	lr, #0
 8100496:	f1dc 0c00 	rsbs	ip, ip, #0
 810049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810049e:	eb6e 0101 	sbc.w	r1, lr, r1
 81004a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 81004a6:	d31b      	bcc.n	81004e0 <__adddf3+0x124>
 81004a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 81004ac:	d30c      	bcc.n	81004c8 <__adddf3+0x10c>
 81004ae:	0849      	lsrs	r1, r1, #1
 81004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 81004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 81004b8:	f104 0401 	add.w	r4, r4, #1
 81004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004c4:	f080 809a 	bcs.w	81005fc <__adddf3+0x240>
 81004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004cc:	bf08      	it	eq
 81004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004d2:	f150 0000 	adcs.w	r0, r0, #0
 81004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004da:	ea41 0105 	orr.w	r1, r1, r5
 81004de:	bd30      	pop	{r4, r5, pc}
 81004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004e4:	4140      	adcs	r0, r0
 81004e6:	eb41 0101 	adc.w	r1, r1, r1
 81004ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81004ee:	f1a4 0401 	sub.w	r4, r4, #1
 81004f2:	d1e9      	bne.n	81004c8 <__adddf3+0x10c>
 81004f4:	f091 0f00 	teq	r1, #0
 81004f8:	bf04      	itt	eq
 81004fa:	4601      	moveq	r1, r0
 81004fc:	2000      	moveq	r0, #0
 81004fe:	fab1 f381 	clz	r3, r1
 8100502:	bf08      	it	eq
 8100504:	3320      	addeq	r3, #32
 8100506:	f1a3 030b 	sub.w	r3, r3, #11
 810050a:	f1b3 0220 	subs.w	r2, r3, #32
 810050e:	da0c      	bge.n	810052a <__adddf3+0x16e>
 8100510:	320c      	adds	r2, #12
 8100512:	dd08      	ble.n	8100526 <__adddf3+0x16a>
 8100514:	f102 0c14 	add.w	ip, r2, #20
 8100518:	f1c2 020c 	rsb	r2, r2, #12
 810051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8100520:	fa21 f102 	lsr.w	r1, r1, r2
 8100524:	e00c      	b.n	8100540 <__adddf3+0x184>
 8100526:	f102 0214 	add.w	r2, r2, #20
 810052a:	bfd8      	it	le
 810052c:	f1c2 0c20 	rsble	ip, r2, #32
 8100530:	fa01 f102 	lsl.w	r1, r1, r2
 8100534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100538:	bfdc      	itt	le
 810053a:	ea41 010c 	orrle.w	r1, r1, ip
 810053e:	4090      	lslle	r0, r2
 8100540:	1ae4      	subs	r4, r4, r3
 8100542:	bfa2      	ittt	ge
 8100544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100548:	4329      	orrge	r1, r5
 810054a:	bd30      	popge	{r4, r5, pc}
 810054c:	ea6f 0404 	mvn.w	r4, r4
 8100550:	3c1f      	subs	r4, #31
 8100552:	da1c      	bge.n	810058e <__adddf3+0x1d2>
 8100554:	340c      	adds	r4, #12
 8100556:	dc0e      	bgt.n	8100576 <__adddf3+0x1ba>
 8100558:	f104 0414 	add.w	r4, r4, #20
 810055c:	f1c4 0220 	rsb	r2, r4, #32
 8100560:	fa20 f004 	lsr.w	r0, r0, r4
 8100564:	fa01 f302 	lsl.w	r3, r1, r2
 8100568:	ea40 0003 	orr.w	r0, r0, r3
 810056c:	fa21 f304 	lsr.w	r3, r1, r4
 8100570:	ea45 0103 	orr.w	r1, r5, r3
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f1c4 040c 	rsb	r4, r4, #12
 810057a:	f1c4 0220 	rsb	r2, r4, #32
 810057e:	fa20 f002 	lsr.w	r0, r0, r2
 8100582:	fa01 f304 	lsl.w	r3, r1, r4
 8100586:	ea40 0003 	orr.w	r0, r0, r3
 810058a:	4629      	mov	r1, r5
 810058c:	bd30      	pop	{r4, r5, pc}
 810058e:	fa21 f004 	lsr.w	r0, r1, r4
 8100592:	4629      	mov	r1, r5
 8100594:	bd30      	pop	{r4, r5, pc}
 8100596:	f094 0f00 	teq	r4, #0
 810059a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810059e:	bf06      	itte	eq
 81005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 81005a4:	3401      	addeq	r4, #1
 81005a6:	3d01      	subne	r5, #1
 81005a8:	e74e      	b.n	8100448 <__adddf3+0x8c>
 81005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ae:	bf18      	it	ne
 81005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81005b4:	d029      	beq.n	810060a <__adddf3+0x24e>
 81005b6:	ea94 0f05 	teq	r4, r5
 81005ba:	bf08      	it	eq
 81005bc:	ea90 0f02 	teqeq	r0, r2
 81005c0:	d005      	beq.n	81005ce <__adddf3+0x212>
 81005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005c6:	bf04      	itt	eq
 81005c8:	4619      	moveq	r1, r3
 81005ca:	4610      	moveq	r0, r2
 81005cc:	bd30      	pop	{r4, r5, pc}
 81005ce:	ea91 0f03 	teq	r1, r3
 81005d2:	bf1e      	ittt	ne
 81005d4:	2100      	movne	r1, #0
 81005d6:	2000      	movne	r0, #0
 81005d8:	bd30      	popne	{r4, r5, pc}
 81005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005de:	d105      	bne.n	81005ec <__adddf3+0x230>
 81005e0:	0040      	lsls	r0, r0, #1
 81005e2:	4149      	adcs	r1, r1
 81005e4:	bf28      	it	cs
 81005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ea:	bd30      	pop	{r4, r5, pc}
 81005ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005f0:	bf3c      	itt	cc
 81005f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005f6:	bd30      	popcc	{r4, r5, pc}
 81005f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8100600:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8100604:	f04f 0000 	mov.w	r0, #0
 8100608:	bd30      	pop	{r4, r5, pc}
 810060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810060e:	bf1a      	itte	ne
 8100610:	4619      	movne	r1, r3
 8100612:	4610      	movne	r0, r2
 8100614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8100618:	bf1c      	itt	ne
 810061a:	460b      	movne	r3, r1
 810061c:	4602      	movne	r2, r0
 810061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100622:	bf06      	itte	eq
 8100624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100628:	ea91 0f03 	teqeq	r1, r3
 810062c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100630:	bd30      	pop	{r4, r5, pc}
 8100632:	bf00      	nop

08100634 <__aeabi_ui2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f04f 0500 	mov.w	r5, #0
 810064c:	f04f 0100 	mov.w	r1, #0
 8100650:	e750      	b.n	81004f4 <__adddf3+0x138>
 8100652:	bf00      	nop

08100654 <__aeabi_i2d>:
 8100654:	f090 0f00 	teq	r0, #0
 8100658:	bf04      	itt	eq
 810065a:	2100      	moveq	r1, #0
 810065c:	4770      	bxeq	lr
 810065e:	b530      	push	{r4, r5, lr}
 8100660:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100664:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100668:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810066c:	bf48      	it	mi
 810066e:	4240      	negmi	r0, r0
 8100670:	f04f 0100 	mov.w	r1, #0
 8100674:	e73e      	b.n	81004f4 <__adddf3+0x138>
 8100676:	bf00      	nop

08100678 <__aeabi_f2d>:
 8100678:	0042      	lsls	r2, r0, #1
 810067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100686:	bf1f      	itttt	ne
 8100688:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810068c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100690:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100694:	4770      	bxne	lr
 8100696:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810069a:	bf08      	it	eq
 810069c:	4770      	bxeq	lr
 810069e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 81006a2:	bf04      	itt	eq
 81006a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 81006a8:	4770      	bxeq	lr
 81006aa:	b530      	push	{r4, r5, lr}
 81006ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 81006b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81006b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 81006b8:	e71c      	b.n	81004f4 <__adddf3+0x138>
 81006ba:	bf00      	nop

081006bc <__aeabi_ul2d>:
 81006bc:	ea50 0201 	orrs.w	r2, r0, r1
 81006c0:	bf08      	it	eq
 81006c2:	4770      	bxeq	lr
 81006c4:	b530      	push	{r4, r5, lr}
 81006c6:	f04f 0500 	mov.w	r5, #0
 81006ca:	e00a      	b.n	81006e2 <__aeabi_l2d+0x16>

081006cc <__aeabi_l2d>:
 81006cc:	ea50 0201 	orrs.w	r2, r0, r1
 81006d0:	bf08      	it	eq
 81006d2:	4770      	bxeq	lr
 81006d4:	b530      	push	{r4, r5, lr}
 81006d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006da:	d502      	bpl.n	81006e2 <__aeabi_l2d+0x16>
 81006dc:	4240      	negs	r0, r0
 81006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ee:	f43f aed8 	beq.w	81004a2 <__adddf3+0xe6>
 81006f2:	f04f 0203 	mov.w	r2, #3
 81006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006fa:	bf18      	it	ne
 81006fc:	3203      	addne	r2, #3
 81006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8100702:	bf18      	it	ne
 8100704:	3203      	addne	r2, #3
 8100706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 810070a:	f1c2 0320 	rsb	r3, r2, #32
 810070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8100712:	fa20 f002 	lsr.w	r0, r0, r2
 8100716:	fa01 fe03 	lsl.w	lr, r1, r3
 810071a:	ea40 000e 	orr.w	r0, r0, lr
 810071e:	fa21 f102 	lsr.w	r1, r1, r2
 8100722:	4414      	add	r4, r2
 8100724:	e6bd      	b.n	81004a2 <__adddf3+0xe6>
 8100726:	bf00      	nop

08100728 <__aeabi_dmul>:
 8100728:	b570      	push	{r4, r5, r6, lr}
 810072a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810072e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100736:	bf1d      	ittte	ne
 8100738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810073c:	ea94 0f0c 	teqne	r4, ip
 8100740:	ea95 0f0c 	teqne	r5, ip
 8100744:	f000 f8de 	bleq	8100904 <__aeabi_dmul+0x1dc>
 8100748:	442c      	add	r4, r5
 810074a:	ea81 0603 	eor.w	r6, r1, r3
 810074e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100752:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100756:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810075a:	bf18      	it	ne
 810075c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100760:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100764:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100768:	d038      	beq.n	81007dc <__aeabi_dmul+0xb4>
 810076a:	fba0 ce02 	umull	ip, lr, r0, r2
 810076e:	f04f 0500 	mov.w	r5, #0
 8100772:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100776:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810077a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810077e:	f04f 0600 	mov.w	r6, #0
 8100782:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100786:	f09c 0f00 	teq	ip, #0
 810078a:	bf18      	it	ne
 810078c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100790:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100794:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100798:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810079c:	d204      	bcs.n	81007a8 <__aeabi_dmul+0x80>
 810079e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 81007a2:	416d      	adcs	r5, r5
 81007a4:	eb46 0606 	adc.w	r6, r6, r6
 81007a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 81007ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 81007b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 81007b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 81007b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 81007bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007c0:	bf88      	it	hi
 81007c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007c6:	d81e      	bhi.n	8100806 <__aeabi_dmul+0xde>
 81007c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007cc:	bf08      	it	eq
 81007ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007d2:	f150 0000 	adcs.w	r0, r0, #0
 81007d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007da:	bd70      	pop	{r4, r5, r6, pc}
 81007dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007e0:	ea46 0101 	orr.w	r1, r6, r1
 81007e4:	ea40 0002 	orr.w	r0, r0, r2
 81007e8:	ea81 0103 	eor.w	r1, r1, r3
 81007ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007f0:	bfc2      	ittt	gt
 81007f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007fa:	bd70      	popgt	{r4, r5, r6, pc}
 81007fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100800:	f04f 0e00 	mov.w	lr, #0
 8100804:	3c01      	subs	r4, #1
 8100806:	f300 80ab 	bgt.w	8100960 <__aeabi_dmul+0x238>
 810080a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 810080e:	bfde      	ittt	le
 8100810:	2000      	movle	r0, #0
 8100812:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8100816:	bd70      	pople	{r4, r5, r6, pc}
 8100818:	f1c4 0400 	rsb	r4, r4, #0
 810081c:	3c20      	subs	r4, #32
 810081e:	da35      	bge.n	810088c <__aeabi_dmul+0x164>
 8100820:	340c      	adds	r4, #12
 8100822:	dc1b      	bgt.n	810085c <__aeabi_dmul+0x134>
 8100824:	f104 0414 	add.w	r4, r4, #20
 8100828:	f1c4 0520 	rsb	r5, r4, #32
 810082c:	fa00 f305 	lsl.w	r3, r0, r5
 8100830:	fa20 f004 	lsr.w	r0, r0, r4
 8100834:	fa01 f205 	lsl.w	r2, r1, r5
 8100838:	ea40 0002 	orr.w	r0, r0, r2
 810083c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100840:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100844:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100848:	fa21 f604 	lsr.w	r6, r1, r4
 810084c:	eb42 0106 	adc.w	r1, r2, r6
 8100850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100854:	bf08      	it	eq
 8100856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810085a:	bd70      	pop	{r4, r5, r6, pc}
 810085c:	f1c4 040c 	rsb	r4, r4, #12
 8100860:	f1c4 0520 	rsb	r5, r4, #32
 8100864:	fa00 f304 	lsl.w	r3, r0, r4
 8100868:	fa20 f005 	lsr.w	r0, r0, r5
 810086c:	fa01 f204 	lsl.w	r2, r1, r4
 8100870:	ea40 0002 	orr.w	r0, r0, r2
 8100874:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100878:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810087c:	f141 0100 	adc.w	r1, r1, #0
 8100880:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100884:	bf08      	it	eq
 8100886:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810088a:	bd70      	pop	{r4, r5, r6, pc}
 810088c:	f1c4 0520 	rsb	r5, r4, #32
 8100890:	fa00 f205 	lsl.w	r2, r0, r5
 8100894:	ea4e 0e02 	orr.w	lr, lr, r2
 8100898:	fa20 f304 	lsr.w	r3, r0, r4
 810089c:	fa01 f205 	lsl.w	r2, r1, r5
 81008a0:	ea43 0302 	orr.w	r3, r3, r2
 81008a4:	fa21 f004 	lsr.w	r0, r1, r4
 81008a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 81008ac:	fa21 f204 	lsr.w	r2, r1, r4
 81008b0:	ea20 0002 	bic.w	r0, r0, r2
 81008b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 81008b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81008bc:	bf08      	it	eq
 81008be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008c2:	bd70      	pop	{r4, r5, r6, pc}
 81008c4:	f094 0f00 	teq	r4, #0
 81008c8:	d10f      	bne.n	81008ea <__aeabi_dmul+0x1c2>
 81008ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ce:	0040      	lsls	r0, r0, #1
 81008d0:	eb41 0101 	adc.w	r1, r1, r1
 81008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3c01      	subeq	r4, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1a6>
 81008de:	ea41 0106 	orr.w	r1, r1, r6
 81008e2:	f095 0f00 	teq	r5, #0
 81008e6:	bf18      	it	ne
 81008e8:	4770      	bxne	lr
 81008ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ee:	0052      	lsls	r2, r2, #1
 81008f0:	eb43 0303 	adc.w	r3, r3, r3
 81008f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008f8:	bf08      	it	eq
 81008fa:	3d01      	subeq	r5, #1
 81008fc:	d0f7      	beq.n	81008ee <__aeabi_dmul+0x1c6>
 81008fe:	ea43 0306 	orr.w	r3, r3, r6
 8100902:	4770      	bx	lr
 8100904:	ea94 0f0c 	teq	r4, ip
 8100908:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 810090c:	bf18      	it	ne
 810090e:	ea95 0f0c 	teqne	r5, ip
 8100912:	d00c      	beq.n	810092e <__aeabi_dmul+0x206>
 8100914:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100918:	bf18      	it	ne
 810091a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091e:	d1d1      	bne.n	81008c4 <__aeabi_dmul+0x19c>
 8100920:	ea81 0103 	eor.w	r1, r1, r3
 8100924:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100928:	f04f 0000 	mov.w	r0, #0
 810092c:	bd70      	pop	{r4, r5, r6, pc}
 810092e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100932:	bf06      	itte	eq
 8100934:	4610      	moveq	r0, r2
 8100936:	4619      	moveq	r1, r3
 8100938:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810093c:	d019      	beq.n	8100972 <__aeabi_dmul+0x24a>
 810093e:	ea94 0f0c 	teq	r4, ip
 8100942:	d102      	bne.n	810094a <__aeabi_dmul+0x222>
 8100944:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100948:	d113      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810094a:	ea95 0f0c 	teq	r5, ip
 810094e:	d105      	bne.n	810095c <__aeabi_dmul+0x234>
 8100950:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100954:	bf1c      	itt	ne
 8100956:	4610      	movne	r0, r2
 8100958:	4619      	movne	r1, r3
 810095a:	d10a      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810095c:	ea81 0103 	eor.w	r1, r1, r3
 8100960:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100964:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100968:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810096c:	f04f 0000 	mov.w	r0, #0
 8100970:	bd70      	pop	{r4, r5, r6, pc}
 8100972:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100976:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810097a:	bd70      	pop	{r4, r5, r6, pc}

0810097c <__aeabi_ddiv>:
 810097c:	b570      	push	{r4, r5, r6, lr}
 810097e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100982:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100986:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810098a:	bf1d      	ittte	ne
 810098c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100990:	ea94 0f0c 	teqne	r4, ip
 8100994:	ea95 0f0c 	teqne	r5, ip
 8100998:	f000 f8a7 	bleq	8100aea <__aeabi_ddiv+0x16e>
 810099c:	eba4 0405 	sub.w	r4, r4, r5
 81009a0:	ea81 0e03 	eor.w	lr, r1, r3
 81009a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 81009a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81009ac:	f000 8088 	beq.w	8100ac0 <__aeabi_ddiv+0x144>
 81009b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 81009b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 81009b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 81009bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009d4:	429d      	cmp	r5, r3
 81009d6:	bf08      	it	eq
 81009d8:	4296      	cmpeq	r6, r2
 81009da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009e2:	d202      	bcs.n	81009ea <__aeabi_ddiv+0x6e>
 81009e4:	085b      	lsrs	r3, r3, #1
 81009e6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ea:	1ab6      	subs	r6, r6, r2
 81009ec:	eb65 0503 	sbc.w	r5, r5, r3
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a06:	bf22      	ittt	cs
 8100a08:	1ab6      	subcs	r6, r6, r2
 8100a0a:	4675      	movcs	r5, lr
 8100a0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8100a10:	085b      	lsrs	r3, r3, #1
 8100a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a1e:	bf22      	ittt	cs
 8100a20:	1ab6      	subcs	r6, r6, r2
 8100a22:	4675      	movcs	r5, lr
 8100a24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a28:	085b      	lsrs	r3, r3, #1
 8100a2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a36:	bf22      	ittt	cs
 8100a38:	1ab6      	subcs	r6, r6, r2
 8100a3a:	4675      	movcs	r5, lr
 8100a3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a40:	085b      	lsrs	r3, r3, #1
 8100a42:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a46:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a4e:	bf22      	ittt	cs
 8100a50:	1ab6      	subcs	r6, r6, r2
 8100a52:	4675      	movcs	r5, lr
 8100a54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a58:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a5c:	d018      	beq.n	8100a90 <__aeabi_ddiv+0x114>
 8100a5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a66:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a7a:	d1c0      	bne.n	81009fe <__aeabi_ddiv+0x82>
 8100a7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a80:	d10b      	bne.n	8100a9a <__aeabi_ddiv+0x11e>
 8100a82:	ea41 0100 	orr.w	r1, r1, r0
 8100a86:	f04f 0000 	mov.w	r0, #0
 8100a8a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a8e:	e7b6      	b.n	81009fe <__aeabi_ddiv+0x82>
 8100a90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a94:	bf04      	itt	eq
 8100a96:	4301      	orreq	r1, r0
 8100a98:	2000      	moveq	r0, #0
 8100a9a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a9e:	bf88      	it	hi
 8100aa0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100aa4:	f63f aeaf 	bhi.w	8100806 <__aeabi_dmul+0xde>
 8100aa8:	ebb5 0c03 	subs.w	ip, r5, r3
 8100aac:	bf04      	itt	eq
 8100aae:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100ab2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100ab6:	f150 0000 	adcs.w	r0, r0, #0
 8100aba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100abe:	bd70      	pop	{r4, r5, r6, pc}
 8100ac0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100ac4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100ac8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100acc:	bfc2      	ittt	gt
 8100ace:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ad2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ad6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ad8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100adc:	f04f 0e00 	mov.w	lr, #0
 8100ae0:	3c01      	subs	r4, #1
 8100ae2:	e690      	b.n	8100806 <__aeabi_dmul+0xde>
 8100ae4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ae8:	e68d      	b.n	8100806 <__aeabi_dmul+0xde>
 8100aea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100aee:	ea94 0f0c 	teq	r4, ip
 8100af2:	bf08      	it	eq
 8100af4:	ea95 0f0c 	teqeq	r5, ip
 8100af8:	f43f af3b 	beq.w	8100972 <__aeabi_dmul+0x24a>
 8100afc:	ea94 0f0c 	teq	r4, ip
 8100b00:	d10a      	bne.n	8100b18 <__aeabi_ddiv+0x19c>
 8100b02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100b06:	f47f af34 	bne.w	8100972 <__aeabi_dmul+0x24a>
 8100b0a:	ea95 0f0c 	teq	r5, ip
 8100b0e:	f47f af25 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b12:	4610      	mov	r0, r2
 8100b14:	4619      	mov	r1, r3
 8100b16:	e72c      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b18:	ea95 0f0c 	teq	r5, ip
 8100b1c:	d106      	bne.n	8100b2c <__aeabi_ddiv+0x1b0>
 8100b1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b22:	f43f aefd 	beq.w	8100920 <__aeabi_dmul+0x1f8>
 8100b26:	4610      	mov	r0, r2
 8100b28:	4619      	mov	r1, r3
 8100b2a:	e722      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b30:	bf18      	it	ne
 8100b32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b36:	f47f aec5 	bne.w	81008c4 <__aeabi_dmul+0x19c>
 8100b3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b3e:	f47f af0d 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b46:	f47f aeeb 	bne.w	8100920 <__aeabi_dmul+0x1f8>
 8100b4a:	e712      	b.n	8100972 <__aeabi_dmul+0x24a>

08100b4c <__gedf2>:
 8100b4c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b50:	e006      	b.n	8100b60 <__cmpdf2+0x4>
 8100b52:	bf00      	nop

08100b54 <__ledf2>:
 8100b54:	f04f 0c01 	mov.w	ip, #1
 8100b58:	e002      	b.n	8100b60 <__cmpdf2+0x4>
 8100b5a:	bf00      	nop

08100b5c <__cmpdf2>:
 8100b5c:	f04f 0c01 	mov.w	ip, #1
 8100b60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b70:	bf18      	it	ne
 8100b72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b76:	d01b      	beq.n	8100bb0 <__cmpdf2+0x54>
 8100b78:	b001      	add	sp, #4
 8100b7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b7e:	bf0c      	ite	eq
 8100b80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b84:	ea91 0f03 	teqne	r1, r3
 8100b88:	bf02      	ittt	eq
 8100b8a:	ea90 0f02 	teqeq	r0, r2
 8100b8e:	2000      	moveq	r0, #0
 8100b90:	4770      	bxeq	lr
 8100b92:	f110 0f00 	cmn.w	r0, #0
 8100b96:	ea91 0f03 	teq	r1, r3
 8100b9a:	bf58      	it	pl
 8100b9c:	4299      	cmppl	r1, r3
 8100b9e:	bf08      	it	eq
 8100ba0:	4290      	cmpeq	r0, r2
 8100ba2:	bf2c      	ite	cs
 8100ba4:	17d8      	asrcs	r0, r3, #31
 8100ba6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100baa:	f040 0001 	orr.w	r0, r0, #1
 8100bae:	4770      	bx	lr
 8100bb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bb8:	d102      	bne.n	8100bc0 <__cmpdf2+0x64>
 8100bba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100bbe:	d107      	bne.n	8100bd0 <__cmpdf2+0x74>
 8100bc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100bc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bc8:	d1d6      	bne.n	8100b78 <__cmpdf2+0x1c>
 8100bca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bce:	d0d3      	beq.n	8100b78 <__cmpdf2+0x1c>
 8100bd0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bd4:	4770      	bx	lr
 8100bd6:	bf00      	nop

08100bd8 <__aeabi_cdrcmple>:
 8100bd8:	4684      	mov	ip, r0
 8100bda:	4610      	mov	r0, r2
 8100bdc:	4662      	mov	r2, ip
 8100bde:	468c      	mov	ip, r1
 8100be0:	4619      	mov	r1, r3
 8100be2:	4663      	mov	r3, ip
 8100be4:	e000      	b.n	8100be8 <__aeabi_cdcmpeq>
 8100be6:	bf00      	nop

08100be8 <__aeabi_cdcmpeq>:
 8100be8:	b501      	push	{r0, lr}
 8100bea:	f7ff ffb7 	bl	8100b5c <__cmpdf2>
 8100bee:	2800      	cmp	r0, #0
 8100bf0:	bf48      	it	mi
 8100bf2:	f110 0f00 	cmnmi.w	r0, #0
 8100bf6:	bd01      	pop	{r0, pc}

08100bf8 <__aeabi_dcmpeq>:
 8100bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bfc:	f7ff fff4 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c00:	bf0c      	ite	eq
 8100c02:	2001      	moveq	r0, #1
 8100c04:	2000      	movne	r0, #0
 8100c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c0a:	bf00      	nop

08100c0c <__aeabi_dcmplt>:
 8100c0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c10:	f7ff ffea 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c14:	bf34      	ite	cc
 8100c16:	2001      	movcc	r0, #1
 8100c18:	2000      	movcs	r0, #0
 8100c1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c1e:	bf00      	nop

08100c20 <__aeabi_dcmple>:
 8100c20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c24:	f7ff ffe0 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c28:	bf94      	ite	ls
 8100c2a:	2001      	movls	r0, #1
 8100c2c:	2000      	movhi	r0, #0
 8100c2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c32:	bf00      	nop

08100c34 <__aeabi_dcmpge>:
 8100c34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c38:	f7ff ffce 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c3c:	bf94      	ite	ls
 8100c3e:	2001      	movls	r0, #1
 8100c40:	2000      	movhi	r0, #0
 8100c42:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c46:	bf00      	nop

08100c48 <__aeabi_dcmpgt>:
 8100c48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c4c:	f7ff ffc4 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c50:	bf34      	ite	cc
 8100c52:	2001      	movcc	r0, #1
 8100c54:	2000      	movcs	r0, #0
 8100c56:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c5a:	bf00      	nop

08100c5c <__aeabi_dcmpun>:
 8100c5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c64:	d102      	bne.n	8100c6c <__aeabi_dcmpun+0x10>
 8100c66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c6a:	d10a      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c74:	d102      	bne.n	8100c7c <__aeabi_dcmpun+0x20>
 8100c76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c7a:	d102      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c7c:	f04f 0000 	mov.w	r0, #0
 8100c80:	4770      	bx	lr
 8100c82:	f04f 0001 	mov.w	r0, #1
 8100c86:	4770      	bx	lr

08100c88 <__aeabi_d2iz>:
 8100c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c90:	d215      	bcs.n	8100cbe <__aeabi_d2iz+0x36>
 8100c92:	d511      	bpl.n	8100cb8 <__aeabi_d2iz+0x30>
 8100c94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c9c:	d912      	bls.n	8100cc4 <__aeabi_d2iz+0x3c>
 8100c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100ca2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100caa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100cae:	fa23 f002 	lsr.w	r0, r3, r2
 8100cb2:	bf18      	it	ne
 8100cb4:	4240      	negne	r0, r0
 8100cb6:	4770      	bx	lr
 8100cb8:	f04f 0000 	mov.w	r0, #0
 8100cbc:	4770      	bx	lr
 8100cbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cc2:	d105      	bne.n	8100cd0 <__aeabi_d2iz+0x48>
 8100cc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100cc8:	bf08      	it	eq
 8100cca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cce:	4770      	bx	lr
 8100cd0:	f04f 0000 	mov.w	r0, #0
 8100cd4:	4770      	bx	lr
 8100cd6:	bf00      	nop

08100cd8 <__aeabi_d2f>:
 8100cd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100ce0:	bf24      	itt	cs
 8100ce2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100ce6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100cea:	d90d      	bls.n	8100d08 <__aeabi_d2f+0x30>
 8100cec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100cf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100cf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100cf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100cfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d00:	bf08      	it	eq
 8100d02:	f020 0001 	biceq.w	r0, r0, #1
 8100d06:	4770      	bx	lr
 8100d08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d0c:	d121      	bne.n	8100d52 <__aeabi_d2f+0x7a>
 8100d0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d12:	bfbc      	itt	lt
 8100d14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d18:	4770      	bxlt	lr
 8100d1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d22:	f1c2 0218 	rsb	r2, r2, #24
 8100d26:	f1c2 0c20 	rsb	ip, r2, #32
 8100d2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d2e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d32:	bf18      	it	ne
 8100d34:	f040 0001 	orrne.w	r0, r0, #1
 8100d38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d44:	ea40 000c 	orr.w	r0, r0, ip
 8100d48:	fa23 f302 	lsr.w	r3, r3, r2
 8100d4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d50:	e7cc      	b.n	8100cec <__aeabi_d2f+0x14>
 8100d52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d56:	d107      	bne.n	8100d68 <__aeabi_d2f+0x90>
 8100d58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d5c:	bf1e      	ittt	ne
 8100d5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d66:	4770      	bxne	lr
 8100d68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d74:	4770      	bx	lr
 8100d76:	bf00      	nop

08100d78 <__aeabi_ldivmod>:
 8100d78:	b97b      	cbnz	r3, 8100d9a <__aeabi_ldivmod+0x22>
 8100d7a:	b972      	cbnz	r2, 8100d9a <__aeabi_ldivmod+0x22>
 8100d7c:	2900      	cmp	r1, #0
 8100d7e:	bfbe      	ittt	lt
 8100d80:	2000      	movlt	r0, #0
 8100d82:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8100d86:	e006      	blt.n	8100d96 <__aeabi_ldivmod+0x1e>
 8100d88:	bf08      	it	eq
 8100d8a:	2800      	cmpeq	r0, #0
 8100d8c:	bf1c      	itt	ne
 8100d8e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8100d92:	f04f 30ff 	movne.w	r0, #4294967295
 8100d96:	f000 b9bd 	b.w	8101114 <__aeabi_idiv0>
 8100d9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8100d9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100da2:	2900      	cmp	r1, #0
 8100da4:	db09      	blt.n	8100dba <__aeabi_ldivmod+0x42>
 8100da6:	2b00      	cmp	r3, #0
 8100da8:	db1a      	blt.n	8100de0 <__aeabi_ldivmod+0x68>
 8100daa:	f000 f84d 	bl	8100e48 <__udivmoddi4>
 8100dae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100db2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100db6:	b004      	add	sp, #16
 8100db8:	4770      	bx	lr
 8100dba:	4240      	negs	r0, r0
 8100dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100dc0:	2b00      	cmp	r3, #0
 8100dc2:	db1b      	blt.n	8100dfc <__aeabi_ldivmod+0x84>
 8100dc4:	f000 f840 	bl	8100e48 <__udivmoddi4>
 8100dc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dd0:	b004      	add	sp, #16
 8100dd2:	4240      	negs	r0, r0
 8100dd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100dd8:	4252      	negs	r2, r2
 8100dda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100dde:	4770      	bx	lr
 8100de0:	4252      	negs	r2, r2
 8100de2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100de6:	f000 f82f 	bl	8100e48 <__udivmoddi4>
 8100dea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100df2:	b004      	add	sp, #16
 8100df4:	4240      	negs	r0, r0
 8100df6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100dfa:	4770      	bx	lr
 8100dfc:	4252      	negs	r2, r2
 8100dfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100e02:	f000 f821 	bl	8100e48 <__udivmoddi4>
 8100e06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100e0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100e0e:	b004      	add	sp, #16
 8100e10:	4252      	negs	r2, r2
 8100e12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100e16:	4770      	bx	lr

08100e18 <__aeabi_uldivmod>:
 8100e18:	b953      	cbnz	r3, 8100e30 <__aeabi_uldivmod+0x18>
 8100e1a:	b94a      	cbnz	r2, 8100e30 <__aeabi_uldivmod+0x18>
 8100e1c:	2900      	cmp	r1, #0
 8100e1e:	bf08      	it	eq
 8100e20:	2800      	cmpeq	r0, #0
 8100e22:	bf1c      	itt	ne
 8100e24:	f04f 31ff 	movne.w	r1, #4294967295
 8100e28:	f04f 30ff 	movne.w	r0, #4294967295
 8100e2c:	f000 b972 	b.w	8101114 <__aeabi_idiv0>
 8100e30:	f1ad 0c08 	sub.w	ip, sp, #8
 8100e34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100e38:	f000 f806 	bl	8100e48 <__udivmoddi4>
 8100e3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100e40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100e44:	b004      	add	sp, #16
 8100e46:	4770      	bx	lr

08100e48 <__udivmoddi4>:
 8100e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e4c:	9e08      	ldr	r6, [sp, #32]
 8100e4e:	4604      	mov	r4, r0
 8100e50:	4688      	mov	r8, r1
 8100e52:	2b00      	cmp	r3, #0
 8100e54:	d14b      	bne.n	8100eee <__udivmoddi4+0xa6>
 8100e56:	428a      	cmp	r2, r1
 8100e58:	4615      	mov	r5, r2
 8100e5a:	d967      	bls.n	8100f2c <__udivmoddi4+0xe4>
 8100e5c:	fab2 f282 	clz	r2, r2
 8100e60:	b14a      	cbz	r2, 8100e76 <__udivmoddi4+0x2e>
 8100e62:	f1c2 0720 	rsb	r7, r2, #32
 8100e66:	fa01 f302 	lsl.w	r3, r1, r2
 8100e6a:	fa20 f707 	lsr.w	r7, r0, r7
 8100e6e:	4095      	lsls	r5, r2
 8100e70:	ea47 0803 	orr.w	r8, r7, r3
 8100e74:	4094      	lsls	r4, r2
 8100e76:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8100e7a:	0c23      	lsrs	r3, r4, #16
 8100e7c:	fbb8 f7fe 	udiv	r7, r8, lr
 8100e80:	fa1f fc85 	uxth.w	ip, r5
 8100e84:	fb0e 8817 	mls	r8, lr, r7, r8
 8100e88:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8100e8c:	fb07 f10c 	mul.w	r1, r7, ip
 8100e90:	4299      	cmp	r1, r3
 8100e92:	d909      	bls.n	8100ea8 <__udivmoddi4+0x60>
 8100e94:	18eb      	adds	r3, r5, r3
 8100e96:	f107 30ff 	add.w	r0, r7, #4294967295
 8100e9a:	f080 811b 	bcs.w	81010d4 <__udivmoddi4+0x28c>
 8100e9e:	4299      	cmp	r1, r3
 8100ea0:	f240 8118 	bls.w	81010d4 <__udivmoddi4+0x28c>
 8100ea4:	3f02      	subs	r7, #2
 8100ea6:	442b      	add	r3, r5
 8100ea8:	1a5b      	subs	r3, r3, r1
 8100eaa:	b2a4      	uxth	r4, r4
 8100eac:	fbb3 f0fe 	udiv	r0, r3, lr
 8100eb0:	fb0e 3310 	mls	r3, lr, r0, r3
 8100eb4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100eb8:	fb00 fc0c 	mul.w	ip, r0, ip
 8100ebc:	45a4      	cmp	ip, r4
 8100ebe:	d909      	bls.n	8100ed4 <__udivmoddi4+0x8c>
 8100ec0:	192c      	adds	r4, r5, r4
 8100ec2:	f100 33ff 	add.w	r3, r0, #4294967295
 8100ec6:	f080 8107 	bcs.w	81010d8 <__udivmoddi4+0x290>
 8100eca:	45a4      	cmp	ip, r4
 8100ecc:	f240 8104 	bls.w	81010d8 <__udivmoddi4+0x290>
 8100ed0:	3802      	subs	r0, #2
 8100ed2:	442c      	add	r4, r5
 8100ed4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8100ed8:	eba4 040c 	sub.w	r4, r4, ip
 8100edc:	2700      	movs	r7, #0
 8100ede:	b11e      	cbz	r6, 8100ee8 <__udivmoddi4+0xa0>
 8100ee0:	40d4      	lsrs	r4, r2
 8100ee2:	2300      	movs	r3, #0
 8100ee4:	e9c6 4300 	strd	r4, r3, [r6]
 8100ee8:	4639      	mov	r1, r7
 8100eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100eee:	428b      	cmp	r3, r1
 8100ef0:	d909      	bls.n	8100f06 <__udivmoddi4+0xbe>
 8100ef2:	2e00      	cmp	r6, #0
 8100ef4:	f000 80eb 	beq.w	81010ce <__udivmoddi4+0x286>
 8100ef8:	2700      	movs	r7, #0
 8100efa:	e9c6 0100 	strd	r0, r1, [r6]
 8100efe:	4638      	mov	r0, r7
 8100f00:	4639      	mov	r1, r7
 8100f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100f06:	fab3 f783 	clz	r7, r3
 8100f0a:	2f00      	cmp	r7, #0
 8100f0c:	d147      	bne.n	8100f9e <__udivmoddi4+0x156>
 8100f0e:	428b      	cmp	r3, r1
 8100f10:	d302      	bcc.n	8100f18 <__udivmoddi4+0xd0>
 8100f12:	4282      	cmp	r2, r0
 8100f14:	f200 80fa 	bhi.w	810110c <__udivmoddi4+0x2c4>
 8100f18:	1a84      	subs	r4, r0, r2
 8100f1a:	eb61 0303 	sbc.w	r3, r1, r3
 8100f1e:	2001      	movs	r0, #1
 8100f20:	4698      	mov	r8, r3
 8100f22:	2e00      	cmp	r6, #0
 8100f24:	d0e0      	beq.n	8100ee8 <__udivmoddi4+0xa0>
 8100f26:	e9c6 4800 	strd	r4, r8, [r6]
 8100f2a:	e7dd      	b.n	8100ee8 <__udivmoddi4+0xa0>
 8100f2c:	b902      	cbnz	r2, 8100f30 <__udivmoddi4+0xe8>
 8100f2e:	deff      	udf	#255	; 0xff
 8100f30:	fab2 f282 	clz	r2, r2
 8100f34:	2a00      	cmp	r2, #0
 8100f36:	f040 808f 	bne.w	8101058 <__udivmoddi4+0x210>
 8100f3a:	1b49      	subs	r1, r1, r5
 8100f3c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8100f40:	fa1f f885 	uxth.w	r8, r5
 8100f44:	2701      	movs	r7, #1
 8100f46:	fbb1 fcfe 	udiv	ip, r1, lr
 8100f4a:	0c23      	lsrs	r3, r4, #16
 8100f4c:	fb0e 111c 	mls	r1, lr, ip, r1
 8100f50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100f54:	fb08 f10c 	mul.w	r1, r8, ip
 8100f58:	4299      	cmp	r1, r3
 8100f5a:	d907      	bls.n	8100f6c <__udivmoddi4+0x124>
 8100f5c:	18eb      	adds	r3, r5, r3
 8100f5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8100f62:	d202      	bcs.n	8100f6a <__udivmoddi4+0x122>
 8100f64:	4299      	cmp	r1, r3
 8100f66:	f200 80cd 	bhi.w	8101104 <__udivmoddi4+0x2bc>
 8100f6a:	4684      	mov	ip, r0
 8100f6c:	1a59      	subs	r1, r3, r1
 8100f6e:	b2a3      	uxth	r3, r4
 8100f70:	fbb1 f0fe 	udiv	r0, r1, lr
 8100f74:	fb0e 1410 	mls	r4, lr, r0, r1
 8100f78:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8100f7c:	fb08 f800 	mul.w	r8, r8, r0
 8100f80:	45a0      	cmp	r8, r4
 8100f82:	d907      	bls.n	8100f94 <__udivmoddi4+0x14c>
 8100f84:	192c      	adds	r4, r5, r4
 8100f86:	f100 33ff 	add.w	r3, r0, #4294967295
 8100f8a:	d202      	bcs.n	8100f92 <__udivmoddi4+0x14a>
 8100f8c:	45a0      	cmp	r8, r4
 8100f8e:	f200 80b6 	bhi.w	81010fe <__udivmoddi4+0x2b6>
 8100f92:	4618      	mov	r0, r3
 8100f94:	eba4 0408 	sub.w	r4, r4, r8
 8100f98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8100f9c:	e79f      	b.n	8100ede <__udivmoddi4+0x96>
 8100f9e:	f1c7 0c20 	rsb	ip, r7, #32
 8100fa2:	40bb      	lsls	r3, r7
 8100fa4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8100fa8:	ea4e 0e03 	orr.w	lr, lr, r3
 8100fac:	fa01 f407 	lsl.w	r4, r1, r7
 8100fb0:	fa20 f50c 	lsr.w	r5, r0, ip
 8100fb4:	fa21 f30c 	lsr.w	r3, r1, ip
 8100fb8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8100fbc:	4325      	orrs	r5, r4
 8100fbe:	fbb3 f9f8 	udiv	r9, r3, r8
 8100fc2:	0c2c      	lsrs	r4, r5, #16
 8100fc4:	fb08 3319 	mls	r3, r8, r9, r3
 8100fc8:	fa1f fa8e 	uxth.w	sl, lr
 8100fcc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8100fd0:	fb09 f40a 	mul.w	r4, r9, sl
 8100fd4:	429c      	cmp	r4, r3
 8100fd6:	fa02 f207 	lsl.w	r2, r2, r7
 8100fda:	fa00 f107 	lsl.w	r1, r0, r7
 8100fde:	d90b      	bls.n	8100ff8 <__udivmoddi4+0x1b0>
 8100fe0:	eb1e 0303 	adds.w	r3, lr, r3
 8100fe4:	f109 30ff 	add.w	r0, r9, #4294967295
 8100fe8:	f080 8087 	bcs.w	81010fa <__udivmoddi4+0x2b2>
 8100fec:	429c      	cmp	r4, r3
 8100fee:	f240 8084 	bls.w	81010fa <__udivmoddi4+0x2b2>
 8100ff2:	f1a9 0902 	sub.w	r9, r9, #2
 8100ff6:	4473      	add	r3, lr
 8100ff8:	1b1b      	subs	r3, r3, r4
 8100ffa:	b2ad      	uxth	r5, r5
 8100ffc:	fbb3 f0f8 	udiv	r0, r3, r8
 8101000:	fb08 3310 	mls	r3, r8, r0, r3
 8101004:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8101008:	fb00 fa0a 	mul.w	sl, r0, sl
 810100c:	45a2      	cmp	sl, r4
 810100e:	d908      	bls.n	8101022 <__udivmoddi4+0x1da>
 8101010:	eb1e 0404 	adds.w	r4, lr, r4
 8101014:	f100 33ff 	add.w	r3, r0, #4294967295
 8101018:	d26b      	bcs.n	81010f2 <__udivmoddi4+0x2aa>
 810101a:	45a2      	cmp	sl, r4
 810101c:	d969      	bls.n	81010f2 <__udivmoddi4+0x2aa>
 810101e:	3802      	subs	r0, #2
 8101020:	4474      	add	r4, lr
 8101022:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8101026:	fba0 8902 	umull	r8, r9, r0, r2
 810102a:	eba4 040a 	sub.w	r4, r4, sl
 810102e:	454c      	cmp	r4, r9
 8101030:	46c2      	mov	sl, r8
 8101032:	464b      	mov	r3, r9
 8101034:	d354      	bcc.n	81010e0 <__udivmoddi4+0x298>
 8101036:	d051      	beq.n	81010dc <__udivmoddi4+0x294>
 8101038:	2e00      	cmp	r6, #0
 810103a:	d069      	beq.n	8101110 <__udivmoddi4+0x2c8>
 810103c:	ebb1 050a 	subs.w	r5, r1, sl
 8101040:	eb64 0403 	sbc.w	r4, r4, r3
 8101044:	fa04 fc0c 	lsl.w	ip, r4, ip
 8101048:	40fd      	lsrs	r5, r7
 810104a:	40fc      	lsrs	r4, r7
 810104c:	ea4c 0505 	orr.w	r5, ip, r5
 8101050:	e9c6 5400 	strd	r5, r4, [r6]
 8101054:	2700      	movs	r7, #0
 8101056:	e747      	b.n	8100ee8 <__udivmoddi4+0xa0>
 8101058:	f1c2 0320 	rsb	r3, r2, #32
 810105c:	fa20 f703 	lsr.w	r7, r0, r3
 8101060:	4095      	lsls	r5, r2
 8101062:	fa01 f002 	lsl.w	r0, r1, r2
 8101066:	fa21 f303 	lsr.w	r3, r1, r3
 810106a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 810106e:	4338      	orrs	r0, r7
 8101070:	0c01      	lsrs	r1, r0, #16
 8101072:	fbb3 f7fe 	udiv	r7, r3, lr
 8101076:	fa1f f885 	uxth.w	r8, r5
 810107a:	fb0e 3317 	mls	r3, lr, r7, r3
 810107e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8101082:	fb07 f308 	mul.w	r3, r7, r8
 8101086:	428b      	cmp	r3, r1
 8101088:	fa04 f402 	lsl.w	r4, r4, r2
 810108c:	d907      	bls.n	810109e <__udivmoddi4+0x256>
 810108e:	1869      	adds	r1, r5, r1
 8101090:	f107 3cff 	add.w	ip, r7, #4294967295
 8101094:	d22f      	bcs.n	81010f6 <__udivmoddi4+0x2ae>
 8101096:	428b      	cmp	r3, r1
 8101098:	d92d      	bls.n	81010f6 <__udivmoddi4+0x2ae>
 810109a:	3f02      	subs	r7, #2
 810109c:	4429      	add	r1, r5
 810109e:	1acb      	subs	r3, r1, r3
 81010a0:	b281      	uxth	r1, r0
 81010a2:	fbb3 f0fe 	udiv	r0, r3, lr
 81010a6:	fb0e 3310 	mls	r3, lr, r0, r3
 81010aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81010ae:	fb00 f308 	mul.w	r3, r0, r8
 81010b2:	428b      	cmp	r3, r1
 81010b4:	d907      	bls.n	81010c6 <__udivmoddi4+0x27e>
 81010b6:	1869      	adds	r1, r5, r1
 81010b8:	f100 3cff 	add.w	ip, r0, #4294967295
 81010bc:	d217      	bcs.n	81010ee <__udivmoddi4+0x2a6>
 81010be:	428b      	cmp	r3, r1
 81010c0:	d915      	bls.n	81010ee <__udivmoddi4+0x2a6>
 81010c2:	3802      	subs	r0, #2
 81010c4:	4429      	add	r1, r5
 81010c6:	1ac9      	subs	r1, r1, r3
 81010c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 81010cc:	e73b      	b.n	8100f46 <__udivmoddi4+0xfe>
 81010ce:	4637      	mov	r7, r6
 81010d0:	4630      	mov	r0, r6
 81010d2:	e709      	b.n	8100ee8 <__udivmoddi4+0xa0>
 81010d4:	4607      	mov	r7, r0
 81010d6:	e6e7      	b.n	8100ea8 <__udivmoddi4+0x60>
 81010d8:	4618      	mov	r0, r3
 81010da:	e6fb      	b.n	8100ed4 <__udivmoddi4+0x8c>
 81010dc:	4541      	cmp	r1, r8
 81010de:	d2ab      	bcs.n	8101038 <__udivmoddi4+0x1f0>
 81010e0:	ebb8 0a02 	subs.w	sl, r8, r2
 81010e4:	eb69 020e 	sbc.w	r2, r9, lr
 81010e8:	3801      	subs	r0, #1
 81010ea:	4613      	mov	r3, r2
 81010ec:	e7a4      	b.n	8101038 <__udivmoddi4+0x1f0>
 81010ee:	4660      	mov	r0, ip
 81010f0:	e7e9      	b.n	81010c6 <__udivmoddi4+0x27e>
 81010f2:	4618      	mov	r0, r3
 81010f4:	e795      	b.n	8101022 <__udivmoddi4+0x1da>
 81010f6:	4667      	mov	r7, ip
 81010f8:	e7d1      	b.n	810109e <__udivmoddi4+0x256>
 81010fa:	4681      	mov	r9, r0
 81010fc:	e77c      	b.n	8100ff8 <__udivmoddi4+0x1b0>
 81010fe:	3802      	subs	r0, #2
 8101100:	442c      	add	r4, r5
 8101102:	e747      	b.n	8100f94 <__udivmoddi4+0x14c>
 8101104:	f1ac 0c02 	sub.w	ip, ip, #2
 8101108:	442b      	add	r3, r5
 810110a:	e72f      	b.n	8100f6c <__udivmoddi4+0x124>
 810110c:	4638      	mov	r0, r7
 810110e:	e708      	b.n	8100f22 <__udivmoddi4+0xda>
 8101110:	4637      	mov	r7, r6
 8101112:	e6e9      	b.n	8100ee8 <__udivmoddi4+0xa0>

08101114 <__aeabi_idiv0>:
 8101114:	4770      	bx	lr
 8101116:	bf00      	nop

08101118 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101118:	b480      	push	{r7}
 810111a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 810111c:	4b0b      	ldr	r3, [pc, #44]	; (810114c <SystemInit+0x34>)
 810111e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8101122:	4a0a      	ldr	r2, [pc, #40]	; (810114c <SystemInit+0x34>)
 8101124:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101128:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 810112c:	4b07      	ldr	r3, [pc, #28]	; (810114c <SystemInit+0x34>)
 810112e:	691b      	ldr	r3, [r3, #16]
 8101130:	4a06      	ldr	r2, [pc, #24]	; (810114c <SystemInit+0x34>)
 8101132:	f043 0310 	orr.w	r3, r3, #16
 8101136:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8101138:	4b04      	ldr	r3, [pc, #16]	; (810114c <SystemInit+0x34>)
 810113a:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 810113e:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8101140:	bf00      	nop
 8101142:	46bd      	mov	sp, r7
 8101144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101148:	4770      	bx	lr
 810114a:	bf00      	nop
 810114c:	e000ed00 	.word	0xe000ed00

08101150 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8101150:	b580      	push	{r7, lr}
 8101152:	b082      	sub	sp, #8
 8101154:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8101156:	4b21      	ldr	r3, [pc, #132]	; (81011dc <MX_DMA_Init+0x8c>)
 8101158:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810115c:	4a1f      	ldr	r2, [pc, #124]	; (81011dc <MX_DMA_Init+0x8c>)
 810115e:	f043 0301 	orr.w	r3, r3, #1
 8101162:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101166:	4b1d      	ldr	r3, [pc, #116]	; (81011dc <MX_DMA_Init+0x8c>)
 8101168:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810116c:	f003 0301 	and.w	r3, r3, #1
 8101170:	607b      	str	r3, [r7, #4]
 8101172:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8101174:	4b19      	ldr	r3, [pc, #100]	; (81011dc <MX_DMA_Init+0x8c>)
 8101176:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810117a:	4a18      	ldr	r2, [pc, #96]	; (81011dc <MX_DMA_Init+0x8c>)
 810117c:	f043 0302 	orr.w	r3, r3, #2
 8101180:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101184:	4b15      	ldr	r3, [pc, #84]	; (81011dc <MX_DMA_Init+0x8c>)
 8101186:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810118a:	f003 0302 	and.w	r3, r3, #2
 810118e:	603b      	str	r3, [r7, #0]
 8101190:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8101192:	2200      	movs	r2, #0
 8101194:	2105      	movs	r1, #5
 8101196:	200b      	movs	r0, #11
 8101198:	f001 f9b1 	bl	81024fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 810119c:	200b      	movs	r0, #11
 810119e:	f001 f9c8 	bl	8102532 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 81011a2:	2200      	movs	r2, #0
 81011a4:	2105      	movs	r1, #5
 81011a6:	200c      	movs	r0, #12
 81011a8:	f001 f9a9 	bl	81024fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 81011ac:	200c      	movs	r0, #12
 81011ae:	f001 f9c0 	bl	8102532 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 81011b2:	2200      	movs	r2, #0
 81011b4:	2105      	movs	r1, #5
 81011b6:	203a      	movs	r0, #58	; 0x3a
 81011b8:	f001 f9a1 	bl	81024fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 81011bc:	203a      	movs	r0, #58	; 0x3a
 81011be:	f001 f9b8 	bl	8102532 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 81011c2:	2200      	movs	r2, #0
 81011c4:	2105      	movs	r1, #5
 81011c6:	203b      	movs	r0, #59	; 0x3b
 81011c8:	f001 f999 	bl	81024fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 81011cc:	203b      	movs	r0, #59	; 0x3b
 81011ce:	f001 f9b0 	bl	8102532 <HAL_NVIC_EnableIRQ>

}
 81011d2:	bf00      	nop
 81011d4:	3708      	adds	r7, #8
 81011d6:	46bd      	mov	sp, r7
 81011d8:	bd80      	pop	{r7, pc}
 81011da:	bf00      	nop
 81011dc:	58024400 	.word	0x58024400

081011e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 81011e0:	b480      	push	{r7}
 81011e2:	b085      	sub	sp, #20
 81011e4:	af00      	add	r7, sp, #0
 81011e6:	60f8      	str	r0, [r7, #12]
 81011e8:	60b9      	str	r1, [r7, #8]
 81011ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 81011ec:	68fb      	ldr	r3, [r7, #12]
 81011ee:	4a07      	ldr	r2, [pc, #28]	; (810120c <vApplicationGetIdleTaskMemory+0x2c>)
 81011f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 81011f2:	68bb      	ldr	r3, [r7, #8]
 81011f4:	4a06      	ldr	r2, [pc, #24]	; (8101210 <vApplicationGetIdleTaskMemory+0x30>)
 81011f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 81011f8:	687b      	ldr	r3, [r7, #4]
 81011fa:	2280      	movs	r2, #128	; 0x80
 81011fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 81011fe:	bf00      	nop
 8101200:	3714      	adds	r7, #20
 8101202:	46bd      	mov	sp, r7
 8101204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101208:	4770      	bx	lr
 810120a:	bf00      	nop
 810120c:	1000022c 	.word	0x1000022c
 8101210:	10000280 	.word	0x10000280

08101214 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8101214:	b5b0      	push	{r4, r5, r7, lr}
 8101216:	b088      	sub	sp, #32
 8101218:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of watchdog */
  osThreadDef(watchdog, watchdogTask, osPriorityNormal, 0, 128);
 810121a:	4b0b      	ldr	r3, [pc, #44]	; (8101248 <MX_FREERTOS_Init+0x34>)
 810121c:	1d3c      	adds	r4, r7, #4
 810121e:	461d      	mov	r5, r3
 8101220:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8101222:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8101224:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8101228:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  watchdogHandle = osThreadCreate(osThread(watchdog), NULL);
 810122c:	1d3b      	adds	r3, r7, #4
 810122e:	2100      	movs	r1, #0
 8101230:	4618      	mov	r0, r3
 8101232:	f008 f8b9 	bl	81093a8 <osThreadCreate>
 8101236:	4602      	mov	r2, r0
 8101238:	4b04      	ldr	r3, [pc, #16]	; (810124c <MX_FREERTOS_Init+0x38>)
 810123a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	initCortexM4();
 810123c:	f010 f9dc 	bl	81115f8 <initCortexM4>
  /* USER CODE END RTOS_THREADS */

}
 8101240:	bf00      	nop
 8101242:	3720      	adds	r7, #32
 8101244:	46bd      	mov	sp, r7
 8101246:	bdb0      	pop	{r4, r5, r7, pc}
 8101248:	08114f2c 	.word	0x08114f2c
 810124c:	1000ddc4 	.word	0x1000ddc4

08101250 <watchdogTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_watchdogTask */
void watchdogTask(void const * argument)
{
 8101250:	b580      	push	{r7, lr}
 8101252:	b082      	sub	sp, #8
 8101254:	af00      	add	r7, sp, #0
 8101256:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN watchdogTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8101258:	2001      	movs	r0, #1
 810125a:	f008 f8f1 	bl	8109440 <osDelay>
 810125e:	e7fb      	b.n	8101258 <watchdogTask+0x8>

08101260 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8101260:	b480      	push	{r7}
 8101262:	b087      	sub	sp, #28
 8101264:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8101266:	4b28      	ldr	r3, [pc, #160]	; (8101308 <MX_GPIO_Init+0xa8>)
 8101268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810126c:	4a26      	ldr	r2, [pc, #152]	; (8101308 <MX_GPIO_Init+0xa8>)
 810126e:	f043 0310 	orr.w	r3, r3, #16
 8101272:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101276:	4b24      	ldr	r3, [pc, #144]	; (8101308 <MX_GPIO_Init+0xa8>)
 8101278:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810127c:	f003 0310 	and.w	r3, r3, #16
 8101280:	617b      	str	r3, [r7, #20]
 8101282:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101284:	4b20      	ldr	r3, [pc, #128]	; (8101308 <MX_GPIO_Init+0xa8>)
 8101286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810128a:	4a1f      	ldr	r2, [pc, #124]	; (8101308 <MX_GPIO_Init+0xa8>)
 810128c:	f043 0301 	orr.w	r3, r3, #1
 8101290:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101294:	4b1c      	ldr	r3, [pc, #112]	; (8101308 <MX_GPIO_Init+0xa8>)
 8101296:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810129a:	f003 0301 	and.w	r3, r3, #1
 810129e:	613b      	str	r3, [r7, #16]
 81012a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 81012a2:	4b19      	ldr	r3, [pc, #100]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012a8:	4a17      	ldr	r2, [pc, #92]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012aa:	f043 0302 	orr.w	r3, r3, #2
 81012ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012b2:	4b15      	ldr	r3, [pc, #84]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012b8:	f003 0302 	and.w	r3, r3, #2
 81012bc:	60fb      	str	r3, [r7, #12]
 81012be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81012c0:	4b11      	ldr	r3, [pc, #68]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012c6:	4a10      	ldr	r2, [pc, #64]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012c8:	f043 0308 	orr.w	r3, r3, #8
 81012cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012d0:	4b0d      	ldr	r3, [pc, #52]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012d6:	f003 0308 	and.w	r3, r3, #8
 81012da:	60bb      	str	r3, [r7, #8]
 81012dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 81012de:	4b0a      	ldr	r3, [pc, #40]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012e4:	4a08      	ldr	r2, [pc, #32]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012e6:	f043 0304 	orr.w	r3, r3, #4
 81012ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012ee:	4b06      	ldr	r3, [pc, #24]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012f4:	f003 0304 	and.w	r3, r3, #4
 81012f8:	607b      	str	r3, [r7, #4]
 81012fa:	687b      	ldr	r3, [r7, #4]

}
 81012fc:	bf00      	nop
 81012fe:	371c      	adds	r7, #28
 8101300:	46bd      	mov	sp, r7
 8101302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101306:	4770      	bx	lr
 8101308:	58024400 	.word	0x58024400

0810130c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c4;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 810130c:	b580      	push	{r7, lr}
 810130e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8101310:	4b1c      	ldr	r3, [pc, #112]	; (8101384 <MX_I2C1_Init+0x78>)
 8101312:	4a1d      	ldr	r2, [pc, #116]	; (8101388 <MX_I2C1_Init+0x7c>)
 8101314:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00401242;
 8101316:	4b1b      	ldr	r3, [pc, #108]	; (8101384 <MX_I2C1_Init+0x78>)
 8101318:	4a1c      	ldr	r2, [pc, #112]	; (810138c <MX_I2C1_Init+0x80>)
 810131a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 810131c:	4b19      	ldr	r3, [pc, #100]	; (8101384 <MX_I2C1_Init+0x78>)
 810131e:	2200      	movs	r2, #0
 8101320:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101322:	4b18      	ldr	r3, [pc, #96]	; (8101384 <MX_I2C1_Init+0x78>)
 8101324:	2201      	movs	r2, #1
 8101326:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8101328:	4b16      	ldr	r3, [pc, #88]	; (8101384 <MX_I2C1_Init+0x78>)
 810132a:	2200      	movs	r2, #0
 810132c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 810132e:	4b15      	ldr	r3, [pc, #84]	; (8101384 <MX_I2C1_Init+0x78>)
 8101330:	2200      	movs	r2, #0
 8101332:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101334:	4b13      	ldr	r3, [pc, #76]	; (8101384 <MX_I2C1_Init+0x78>)
 8101336:	2200      	movs	r2, #0
 8101338:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 810133a:	4b12      	ldr	r3, [pc, #72]	; (8101384 <MX_I2C1_Init+0x78>)
 810133c:	2200      	movs	r2, #0
 810133e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101340:	4b10      	ldr	r3, [pc, #64]	; (8101384 <MX_I2C1_Init+0x78>)
 8101342:	2200      	movs	r2, #0
 8101344:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8101346:	480f      	ldr	r0, [pc, #60]	; (8101384 <MX_I2C1_Init+0x78>)
 8101348:	f003 ff80 	bl	810524c <HAL_I2C_Init>
 810134c:	4603      	mov	r3, r0
 810134e:	2b00      	cmp	r3, #0
 8101350:	d001      	beq.n	8101356 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8101352:	f000 fa39 	bl	81017c8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8101356:	2100      	movs	r1, #0
 8101358:	480a      	ldr	r0, [pc, #40]	; (8101384 <MX_I2C1_Init+0x78>)
 810135a:	f004 fff7 	bl	810634c <HAL_I2CEx_ConfigAnalogFilter>
 810135e:	4603      	mov	r3, r0
 8101360:	2b00      	cmp	r3, #0
 8101362:	d001      	beq.n	8101368 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8101364:	f000 fa30 	bl	81017c8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8101368:	2100      	movs	r1, #0
 810136a:	4806      	ldr	r0, [pc, #24]	; (8101384 <MX_I2C1_Init+0x78>)
 810136c:	f005 f839 	bl	81063e2 <HAL_I2CEx_ConfigDigitalFilter>
 8101370:	4603      	mov	r3, r0
 8101372:	2b00      	cmp	r3, #0
 8101374:	d001      	beq.n	810137a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8101376:	f000 fa27 	bl	81017c8 <Error_Handler>
  }
  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 810137a:	2001      	movs	r0, #1
 810137c:	f005 f87e 	bl	810647c <HAL_I2CEx_EnableFastModePlus>

}
 8101380:	bf00      	nop
 8101382:	bd80      	pop	{r7, pc}
 8101384:	1000de14 	.word	0x1000de14
 8101388:	40005400 	.word	0x40005400
 810138c:	00401242 	.word	0x00401242

08101390 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8101390:	b580      	push	{r7, lr}
 8101392:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8101394:	4b1b      	ldr	r3, [pc, #108]	; (8101404 <MX_I2C2_Init+0x74>)
 8101396:	4a1c      	ldr	r2, [pc, #112]	; (8101408 <MX_I2C2_Init+0x78>)
 8101398:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10C0ECFF;
 810139a:	4b1a      	ldr	r3, [pc, #104]	; (8101404 <MX_I2C2_Init+0x74>)
 810139c:	4a1b      	ldr	r2, [pc, #108]	; (810140c <MX_I2C2_Init+0x7c>)
 810139e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 81013a0:	4b18      	ldr	r3, [pc, #96]	; (8101404 <MX_I2C2_Init+0x74>)
 81013a2:	2200      	movs	r2, #0
 81013a4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 81013a6:	4b17      	ldr	r3, [pc, #92]	; (8101404 <MX_I2C2_Init+0x74>)
 81013a8:	2201      	movs	r2, #1
 81013aa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 81013ac:	4b15      	ldr	r3, [pc, #84]	; (8101404 <MX_I2C2_Init+0x74>)
 81013ae:	2200      	movs	r2, #0
 81013b0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 81013b2:	4b14      	ldr	r3, [pc, #80]	; (8101404 <MX_I2C2_Init+0x74>)
 81013b4:	2200      	movs	r2, #0
 81013b6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81013b8:	4b12      	ldr	r3, [pc, #72]	; (8101404 <MX_I2C2_Init+0x74>)
 81013ba:	2200      	movs	r2, #0
 81013bc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81013be:	4b11      	ldr	r3, [pc, #68]	; (8101404 <MX_I2C2_Init+0x74>)
 81013c0:	2200      	movs	r2, #0
 81013c2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81013c4:	4b0f      	ldr	r3, [pc, #60]	; (8101404 <MX_I2C2_Init+0x74>)
 81013c6:	2200      	movs	r2, #0
 81013c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 81013ca:	480e      	ldr	r0, [pc, #56]	; (8101404 <MX_I2C2_Init+0x74>)
 81013cc:	f003 ff3e 	bl	810524c <HAL_I2C_Init>
 81013d0:	4603      	mov	r3, r0
 81013d2:	2b00      	cmp	r3, #0
 81013d4:	d001      	beq.n	81013da <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 81013d6:	f000 f9f7 	bl	81017c8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 81013da:	2100      	movs	r1, #0
 81013dc:	4809      	ldr	r0, [pc, #36]	; (8101404 <MX_I2C2_Init+0x74>)
 81013de:	f004 ffb5 	bl	810634c <HAL_I2CEx_ConfigAnalogFilter>
 81013e2:	4603      	mov	r3, r0
 81013e4:	2b00      	cmp	r3, #0
 81013e6:	d001      	beq.n	81013ec <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 81013e8:	f000 f9ee 	bl	81017c8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 81013ec:	2100      	movs	r1, #0
 81013ee:	4805      	ldr	r0, [pc, #20]	; (8101404 <MX_I2C2_Init+0x74>)
 81013f0:	f004 fff7 	bl	81063e2 <HAL_I2CEx_ConfigDigitalFilter>
 81013f4:	4603      	mov	r3, r0
 81013f6:	2b00      	cmp	r3, #0
 81013f8:	d001      	beq.n	81013fe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 81013fa:	f000 f9e5 	bl	81017c8 <Error_Handler>
  }

}
 81013fe:	bf00      	nop
 8101400:	bd80      	pop	{r7, pc}
 8101402:	bf00      	nop
 8101404:	1000de60 	.word	0x1000de60
 8101408:	40005800 	.word	0x40005800
 810140c:	10c0ecff 	.word	0x10c0ecff

08101410 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8101410:	b580      	push	{r7, lr}
 8101412:	af00      	add	r7, sp, #0

  hi2c4.Instance = I2C4;
 8101414:	4b1b      	ldr	r3, [pc, #108]	; (8101484 <MX_I2C4_Init+0x74>)
 8101416:	4a1c      	ldr	r2, [pc, #112]	; (8101488 <MX_I2C4_Init+0x78>)
 8101418:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x10C0ECFF;
 810141a:	4b1a      	ldr	r3, [pc, #104]	; (8101484 <MX_I2C4_Init+0x74>)
 810141c:	4a1b      	ldr	r2, [pc, #108]	; (810148c <MX_I2C4_Init+0x7c>)
 810141e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8101420:	4b18      	ldr	r3, [pc, #96]	; (8101484 <MX_I2C4_Init+0x74>)
 8101422:	2200      	movs	r2, #0
 8101424:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101426:	4b17      	ldr	r3, [pc, #92]	; (8101484 <MX_I2C4_Init+0x74>)
 8101428:	2201      	movs	r2, #1
 810142a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 810142c:	4b15      	ldr	r3, [pc, #84]	; (8101484 <MX_I2C4_Init+0x74>)
 810142e:	2200      	movs	r2, #0
 8101430:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8101432:	4b14      	ldr	r3, [pc, #80]	; (8101484 <MX_I2C4_Init+0x74>)
 8101434:	2200      	movs	r2, #0
 8101436:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101438:	4b12      	ldr	r3, [pc, #72]	; (8101484 <MX_I2C4_Init+0x74>)
 810143a:	2200      	movs	r2, #0
 810143c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 810143e:	4b11      	ldr	r3, [pc, #68]	; (8101484 <MX_I2C4_Init+0x74>)
 8101440:	2200      	movs	r2, #0
 8101442:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101444:	4b0f      	ldr	r3, [pc, #60]	; (8101484 <MX_I2C4_Init+0x74>)
 8101446:	2200      	movs	r2, #0
 8101448:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 810144a:	480e      	ldr	r0, [pc, #56]	; (8101484 <MX_I2C4_Init+0x74>)
 810144c:	f003 fefe 	bl	810524c <HAL_I2C_Init>
 8101450:	4603      	mov	r3, r0
 8101452:	2b00      	cmp	r3, #0
 8101454:	d001      	beq.n	810145a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8101456:	f000 f9b7 	bl	81017c8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 810145a:	2100      	movs	r1, #0
 810145c:	4809      	ldr	r0, [pc, #36]	; (8101484 <MX_I2C4_Init+0x74>)
 810145e:	f004 ff75 	bl	810634c <HAL_I2CEx_ConfigAnalogFilter>
 8101462:	4603      	mov	r3, r0
 8101464:	2b00      	cmp	r3, #0
 8101466:	d001      	beq.n	810146c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8101468:	f000 f9ae 	bl	81017c8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 810146c:	2100      	movs	r1, #0
 810146e:	4805      	ldr	r0, [pc, #20]	; (8101484 <MX_I2C4_Init+0x74>)
 8101470:	f004 ffb7 	bl	81063e2 <HAL_I2CEx_ConfigDigitalFilter>
 8101474:	4603      	mov	r3, r0
 8101476:	2b00      	cmp	r3, #0
 8101478:	d001      	beq.n	810147e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 810147a:	f000 f9a5 	bl	81017c8 <Error_Handler>
  }

}
 810147e:	bf00      	nop
 8101480:	bd80      	pop	{r7, pc}
 8101482:	bf00      	nop
 8101484:	1000ddc8 	.word	0x1000ddc8
 8101488:	58001c00 	.word	0x58001c00
 810148c:	10c0ecff 	.word	0x10c0ecff

08101490 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8101490:	b580      	push	{r7, lr}
 8101492:	b08e      	sub	sp, #56	; 0x38
 8101494:	af00      	add	r7, sp, #0
 8101496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810149c:	2200      	movs	r2, #0
 810149e:	601a      	str	r2, [r3, #0]
 81014a0:	605a      	str	r2, [r3, #4]
 81014a2:	609a      	str	r2, [r3, #8]
 81014a4:	60da      	str	r2, [r3, #12]
 81014a6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 81014a8:	687b      	ldr	r3, [r7, #4]
 81014aa:	681b      	ldr	r3, [r3, #0]
 81014ac:	4a4f      	ldr	r2, [pc, #316]	; (81015ec <HAL_I2C_MspInit+0x15c>)
 81014ae:	4293      	cmp	r3, r2
 81014b0:	d12e      	bne.n	8101510 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81014b2:	4b4f      	ldr	r3, [pc, #316]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 81014b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81014b8:	4a4d      	ldr	r2, [pc, #308]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 81014ba:	f043 0302 	orr.w	r3, r3, #2
 81014be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81014c2:	4b4b      	ldr	r3, [pc, #300]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 81014c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81014c8:	f003 0302 	and.w	r3, r3, #2
 81014cc:	623b      	str	r3, [r7, #32]
 81014ce:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 81014d0:	23c0      	movs	r3, #192	; 0xc0
 81014d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81014d4:	2312      	movs	r3, #18
 81014d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 81014d8:	2301      	movs	r3, #1
 81014da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81014dc:	2300      	movs	r3, #0
 81014de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 81014e0:	2304      	movs	r3, #4
 81014e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81014e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81014e8:	4619      	mov	r1, r3
 81014ea:	4842      	ldr	r0, [pc, #264]	; (81015f4 <HAL_I2C_MspInit+0x164>)
 81014ec:	f003 fb62 	bl	8104bb4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 81014f0:	4b3f      	ldr	r3, [pc, #252]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 81014f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81014f6:	4a3e      	ldr	r2, [pc, #248]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 81014f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 81014fc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101500:	4b3b      	ldr	r3, [pc, #236]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 8101502:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101506:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810150a:	61fb      	str	r3, [r7, #28]
 810150c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 810150e:	e068      	b.n	81015e2 <HAL_I2C_MspInit+0x152>
  else if(i2cHandle->Instance==I2C2)
 8101510:	687b      	ldr	r3, [r7, #4]
 8101512:	681b      	ldr	r3, [r3, #0]
 8101514:	4a38      	ldr	r2, [pc, #224]	; (81015f8 <HAL_I2C_MspInit+0x168>)
 8101516:	4293      	cmp	r3, r2
 8101518:	d12f      	bne.n	810157a <HAL_I2C_MspInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810151a:	4b35      	ldr	r3, [pc, #212]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 810151c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101520:	4a33      	ldr	r2, [pc, #204]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 8101522:	f043 0302 	orr.w	r3, r3, #2
 8101526:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810152a:	4b31      	ldr	r3, [pc, #196]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 810152c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101530:	f003 0302 	and.w	r3, r3, #2
 8101534:	61bb      	str	r3, [r7, #24]
 8101536:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8101538:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 810153c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 810153e:	2312      	movs	r3, #18
 8101540:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8101542:	2301      	movs	r3, #1
 8101544:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101546:	2300      	movs	r3, #0
 8101548:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 810154a:	2304      	movs	r3, #4
 810154c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810154e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8101552:	4619      	mov	r1, r3
 8101554:	4827      	ldr	r0, [pc, #156]	; (81015f4 <HAL_I2C_MspInit+0x164>)
 8101556:	f003 fb2d 	bl	8104bb4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 810155a:	4b25      	ldr	r3, [pc, #148]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 810155c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101560:	4a23      	ldr	r2, [pc, #140]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 8101562:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8101566:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810156a:	4b21      	ldr	r3, [pc, #132]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 810156c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101570:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8101574:	617b      	str	r3, [r7, #20]
 8101576:	697b      	ldr	r3, [r7, #20]
}
 8101578:	e033      	b.n	81015e2 <HAL_I2C_MspInit+0x152>
  else if(i2cHandle->Instance==I2C4)
 810157a:	687b      	ldr	r3, [r7, #4]
 810157c:	681b      	ldr	r3, [r3, #0]
 810157e:	4a1f      	ldr	r2, [pc, #124]	; (81015fc <HAL_I2C_MspInit+0x16c>)
 8101580:	4293      	cmp	r3, r2
 8101582:	d12e      	bne.n	81015e2 <HAL_I2C_MspInit+0x152>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101584:	4b1a      	ldr	r3, [pc, #104]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 8101586:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810158a:	4a19      	ldr	r2, [pc, #100]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 810158c:	f043 0320 	orr.w	r3, r3, #32
 8101590:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101594:	4b16      	ldr	r3, [pc, #88]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 8101596:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810159a:	f003 0320 	and.w	r3, r3, #32
 810159e:	613b      	str	r3, [r7, #16]
 81015a0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 81015a2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 81015a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81015a8:	2312      	movs	r3, #18
 81015aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 81015ac:	2301      	movs	r3, #1
 81015ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015b0:	2300      	movs	r3, #0
 81015b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 81015b4:	2304      	movs	r3, #4
 81015b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81015b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81015bc:	4619      	mov	r1, r3
 81015be:	4810      	ldr	r0, [pc, #64]	; (8101600 <HAL_I2C_MspInit+0x170>)
 81015c0:	f003 faf8 	bl	8104bb4 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 81015c4:	4b0a      	ldr	r3, [pc, #40]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 81015c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81015ca:	4a09      	ldr	r2, [pc, #36]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 81015cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81015d0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81015d4:	4b06      	ldr	r3, [pc, #24]	; (81015f0 <HAL_I2C_MspInit+0x160>)
 81015d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81015da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81015de:	60fb      	str	r3, [r7, #12]
 81015e0:	68fb      	ldr	r3, [r7, #12]
}
 81015e2:	bf00      	nop
 81015e4:	3738      	adds	r7, #56	; 0x38
 81015e6:	46bd      	mov	sp, r7
 81015e8:	bd80      	pop	{r7, pc}
 81015ea:	bf00      	nop
 81015ec:	40005400 	.word	0x40005400
 81015f0:	58024400 	.word	0x58024400
 81015f4:	58020400 	.word	0x58020400
 81015f8:	40005800 	.word	0x40005800
 81015fc:	58001c00 	.word	0x58001c00
 8101600:	58021400 	.word	0x58021400

08101604 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8101604:	b580      	push	{r7, lr}
 8101606:	b082      	sub	sp, #8
 8101608:	af00      	add	r7, sp, #0
 810160a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 810160c:	687b      	ldr	r3, [r7, #4]
 810160e:	681b      	ldr	r3, [r3, #0]
 8101610:	4a23      	ldr	r2, [pc, #140]	; (81016a0 <HAL_I2C_MspDeInit+0x9c>)
 8101612:	4293      	cmp	r3, r2
 8101614:	d110      	bne.n	8101638 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8101616:	4b23      	ldr	r3, [pc, #140]	; (81016a4 <HAL_I2C_MspDeInit+0xa0>)
 8101618:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810161c:	4a21      	ldr	r2, [pc, #132]	; (81016a4 <HAL_I2C_MspDeInit+0xa0>)
 810161e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8101622:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8101626:	2140      	movs	r1, #64	; 0x40
 8101628:	481f      	ldr	r0, [pc, #124]	; (81016a8 <HAL_I2C_MspDeInit+0xa4>)
 810162a:	f003 fc73 	bl	8104f14 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 810162e:	2180      	movs	r1, #128	; 0x80
 8101630:	481d      	ldr	r0, [pc, #116]	; (81016a8 <HAL_I2C_MspDeInit+0xa4>)
 8101632:	f003 fc6f 	bl	8104f14 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C4_MspDeInit 1 */

  /* USER CODE END I2C4_MspDeInit 1 */
  }
}
 8101636:	e02e      	b.n	8101696 <HAL_I2C_MspDeInit+0x92>
  else if(i2cHandle->Instance==I2C2)
 8101638:	687b      	ldr	r3, [r7, #4]
 810163a:	681b      	ldr	r3, [r3, #0]
 810163c:	4a1b      	ldr	r2, [pc, #108]	; (81016ac <HAL_I2C_MspDeInit+0xa8>)
 810163e:	4293      	cmp	r3, r2
 8101640:	d112      	bne.n	8101668 <HAL_I2C_MspDeInit+0x64>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8101642:	4b18      	ldr	r3, [pc, #96]	; (81016a4 <HAL_I2C_MspDeInit+0xa0>)
 8101644:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101648:	4a16      	ldr	r2, [pc, #88]	; (81016a4 <HAL_I2C_MspDeInit+0xa0>)
 810164a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 810164e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8101652:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8101656:	4814      	ldr	r0, [pc, #80]	; (81016a8 <HAL_I2C_MspDeInit+0xa4>)
 8101658:	f003 fc5c 	bl	8104f14 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 810165c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8101660:	4811      	ldr	r0, [pc, #68]	; (81016a8 <HAL_I2C_MspDeInit+0xa4>)
 8101662:	f003 fc57 	bl	8104f14 <HAL_GPIO_DeInit>
}
 8101666:	e016      	b.n	8101696 <HAL_I2C_MspDeInit+0x92>
  else if(i2cHandle->Instance==I2C4)
 8101668:	687b      	ldr	r3, [r7, #4]
 810166a:	681b      	ldr	r3, [r3, #0]
 810166c:	4a10      	ldr	r2, [pc, #64]	; (81016b0 <HAL_I2C_MspDeInit+0xac>)
 810166e:	4293      	cmp	r3, r2
 8101670:	d111      	bne.n	8101696 <HAL_I2C_MspDeInit+0x92>
    __HAL_RCC_I2C4_CLK_DISABLE();
 8101672:	4b0c      	ldr	r3, [pc, #48]	; (81016a4 <HAL_I2C_MspDeInit+0xa0>)
 8101674:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101678:	4a0a      	ldr	r2, [pc, #40]	; (81016a4 <HAL_I2C_MspDeInit+0xa0>)
 810167a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810167e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_14);
 8101682:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8101686:	480b      	ldr	r0, [pc, #44]	; (81016b4 <HAL_I2C_MspDeInit+0xb0>)
 8101688:	f003 fc44 	bl	8104f14 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_15);
 810168c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8101690:	4808      	ldr	r0, [pc, #32]	; (81016b4 <HAL_I2C_MspDeInit+0xb0>)
 8101692:	f003 fc3f 	bl	8104f14 <HAL_GPIO_DeInit>
}
 8101696:	bf00      	nop
 8101698:	3708      	adds	r7, #8
 810169a:	46bd      	mov	sp, r7
 810169c:	bd80      	pop	{r7, pc}
 810169e:	bf00      	nop
 81016a0:	40005400 	.word	0x40005400
 81016a4:	58024400 	.word	0x58024400
 81016a8:	58020400 	.word	0x58020400
 81016ac:	40005800 	.word	0x40005800
 81016b0:	58001c00 	.word	0x58001c00
 81016b4:	58021400 	.word	0x58021400

081016b8 <MX_IWDG2_Init>:

IWDG_HandleTypeDef hiwdg2;

/* IWDG2 init function */
void MX_IWDG2_Init(void)
{
 81016b8:	b580      	push	{r7, lr}
 81016ba:	af00      	add	r7, sp, #0

  hiwdg2.Instance = IWDG2;
 81016bc:	4b0b      	ldr	r3, [pc, #44]	; (81016ec <MX_IWDG2_Init+0x34>)
 81016be:	4a0c      	ldr	r2, [pc, #48]	; (81016f0 <MX_IWDG2_Init+0x38>)
 81016c0:	601a      	str	r2, [r3, #0]
  hiwdg2.Init.Prescaler = IWDG_PRESCALER_4;
 81016c2:	4b0a      	ldr	r3, [pc, #40]	; (81016ec <MX_IWDG2_Init+0x34>)
 81016c4:	2200      	movs	r2, #0
 81016c6:	605a      	str	r2, [r3, #4]
  hiwdg2.Init.Window = 4095;
 81016c8:	4b08      	ldr	r3, [pc, #32]	; (81016ec <MX_IWDG2_Init+0x34>)
 81016ca:	f640 72ff 	movw	r2, #4095	; 0xfff
 81016ce:	60da      	str	r2, [r3, #12]
  hiwdg2.Init.Reload = 4095;
 81016d0:	4b06      	ldr	r3, [pc, #24]	; (81016ec <MX_IWDG2_Init+0x34>)
 81016d2:	f640 72ff 	movw	r2, #4095	; 0xfff
 81016d6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg2) != HAL_OK)
 81016d8:	4804      	ldr	r0, [pc, #16]	; (81016ec <MX_IWDG2_Init+0x34>)
 81016da:	f004 fef3 	bl	81064c4 <HAL_IWDG_Init>
 81016de:	4603      	mov	r3, r0
 81016e0:	2b00      	cmp	r3, #0
 81016e2:	d001      	beq.n	81016e8 <MX_IWDG2_Init+0x30>
  {
    Error_Handler();
 81016e4:	f000 f870 	bl	81017c8 <Error_Handler>
  }

}
 81016e8:	bf00      	nop
 81016ea:	bd80      	pop	{r7, pc}
 81016ec:	1000deac 	.word	0x1000deac
 81016f0:	58004c00 	.word	0x58004c00

081016f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81016f4:	b580      	push	{r7, lr}
 81016f6:	b082      	sub	sp, #8
 81016f8:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 81016fa:	4b27      	ldr	r3, [pc, #156]	; (8101798 <main+0xa4>)
 81016fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101700:	4a25      	ldr	r2, [pc, #148]	; (8101798 <main+0xa4>)
 8101702:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8101706:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810170a:	4b23      	ldr	r3, [pc, #140]	; (8101798 <main+0xa4>)
 810170c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101714:	607b      	str	r3, [r7, #4]
 8101716:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101718:	2001      	movs	r0, #1
 810171a:	f003 fd85 	bl	8105228 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810171e:	f004 ff9d 	bl	810665c <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101722:	2201      	movs	r2, #1
 8101724:	2102      	movs	r1, #2
 8101726:	2000      	movs	r0, #0
 8101728:	f004 ff22 	bl	8106570 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810172c:	4b1b      	ldr	r3, [pc, #108]	; (810179c <main+0xa8>)
 810172e:	681b      	ldr	r3, [r3, #0]
 8101730:	091b      	lsrs	r3, r3, #4
 8101732:	f003 030f 	and.w	r3, r3, #15
 8101736:	2b07      	cmp	r3, #7
 8101738:	d108      	bne.n	810174c <main+0x58>
 810173a:	4b19      	ldr	r3, [pc, #100]	; (81017a0 <main+0xac>)
 810173c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101740:	4a17      	ldr	r2, [pc, #92]	; (81017a0 <main+0xac>)
 8101742:	f043 0301 	orr.w	r3, r3, #1
 8101746:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810174a:	e007      	b.n	810175c <main+0x68>
 810174c:	4b14      	ldr	r3, [pc, #80]	; (81017a0 <main+0xac>)
 810174e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8101752:	4a13      	ldr	r2, [pc, #76]	; (81017a0 <main+0xac>)
 8101754:	f043 0301 	orr.w	r3, r3, #1
 8101758:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810175c:	f000 fd62 	bl	8102224 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101760:	f7ff fd7e 	bl	8101260 <MX_GPIO_Init>
  MX_DMA_Init();
 8101764:	f7ff fcf4 	bl	8101150 <MX_DMA_Init>
  MX_IWDG2_Init();
 8101768:	f7ff ffa6 	bl	81016b8 <MX_IWDG2_Init>
  MX_FATFS_Init();
 810176c:	f007 fd38 	bl	81091e0 <MX_FATFS_Init>
  MX_I2C1_Init();
 8101770:	f7ff fdcc 	bl	810130c <MX_I2C1_Init>
  MX_SPI1_Init();
 8101774:	f000 f82c 	bl	81017d0 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8101778:	f000 fc2e 	bl	8101fd8 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 810177c:	f7ff fe08 	bl	8101390 <MX_I2C2_Init>
  MX_I2C4_Init();
 8101780:	f7ff fe46 	bl	8101410 <MX_I2C4_Init>
  MX_SPI3_Init();
 8101784:	f000 f87a 	bl	810187c <MX_SPI3_Init>
  MX_SPI4_Init();
 8101788:	f000 f8ce 	bl	8101928 <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 810178c:	f7ff fd42 	bl	8101214 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8101790:	f007 fe03 	bl	810939a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8101794:	e7fe      	b.n	8101794 <main+0xa0>
 8101796:	bf00      	nop
 8101798:	58024400 	.word	0x58024400
 810179c:	e000ed00 	.word	0xe000ed00
 81017a0:	58026400 	.word	0x58026400

081017a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 81017a4:	b580      	push	{r7, lr}
 81017a6:	b082      	sub	sp, #8
 81017a8:	af00      	add	r7, sp, #0
 81017aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM8) {
 81017ac:	687b      	ldr	r3, [r7, #4]
 81017ae:	681b      	ldr	r3, [r3, #0]
 81017b0:	4a04      	ldr	r2, [pc, #16]	; (81017c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 81017b2:	4293      	cmp	r3, r2
 81017b4:	d101      	bne.n	81017ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 81017b6:	f000 fd93 	bl	81022e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 81017ba:	bf00      	nop
 81017bc:	3708      	adds	r7, #8
 81017be:	46bd      	mov	sp, r7
 81017c0:	bd80      	pop	{r7, pc}
 81017c2:	bf00      	nop
 81017c4:	40010400 	.word	0x40010400

081017c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81017c8:	b480      	push	{r7}
 81017ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81017cc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81017ce:	e7fe      	b.n	81017ce <Error_Handler+0x6>

081017d0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 81017d0:	b580      	push	{r7, lr}
 81017d2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 81017d4:	4b27      	ldr	r3, [pc, #156]	; (8101874 <MX_SPI1_Init+0xa4>)
 81017d6:	4a28      	ldr	r2, [pc, #160]	; (8101878 <MX_SPI1_Init+0xa8>)
 81017d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 81017da:	4b26      	ldr	r3, [pc, #152]	; (8101874 <MX_SPI1_Init+0xa4>)
 81017dc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 81017e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 81017e2:	4b24      	ldr	r3, [pc, #144]	; (8101874 <MX_SPI1_Init+0xa4>)
 81017e4:	2200      	movs	r2, #0
 81017e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 81017e8:	4b22      	ldr	r3, [pc, #136]	; (8101874 <MX_SPI1_Init+0xa4>)
 81017ea:	2203      	movs	r2, #3
 81017ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 81017ee:	4b21      	ldr	r3, [pc, #132]	; (8101874 <MX_SPI1_Init+0xa4>)
 81017f0:	2200      	movs	r2, #0
 81017f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 81017f4:	4b1f      	ldr	r3, [pc, #124]	; (8101874 <MX_SPI1_Init+0xa4>)
 81017f6:	2200      	movs	r2, #0
 81017f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 81017fa:	4b1e      	ldr	r3, [pc, #120]	; (8101874 <MX_SPI1_Init+0xa4>)
 81017fc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8101800:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8101802:	4b1c      	ldr	r3, [pc, #112]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101804:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8101808:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 810180a:	4b1a      	ldr	r3, [pc, #104]	; (8101874 <MX_SPI1_Init+0xa4>)
 810180c:	2200      	movs	r2, #0
 810180e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8101810:	4b18      	ldr	r3, [pc, #96]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101812:	2200      	movs	r2, #0
 8101814:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8101816:	4b17      	ldr	r3, [pc, #92]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101818:	2200      	movs	r2, #0
 810181a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 810181c:	4b15      	ldr	r3, [pc, #84]	; (8101874 <MX_SPI1_Init+0xa4>)
 810181e:	2200      	movs	r2, #0
 8101820:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8101822:	4b14      	ldr	r3, [pc, #80]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101824:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8101828:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 810182a:	4b12      	ldr	r3, [pc, #72]	; (8101874 <MX_SPI1_Init+0xa4>)
 810182c:	2200      	movs	r2, #0
 810182e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8101830:	4b10      	ldr	r3, [pc, #64]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101832:	2200      	movs	r2, #0
 8101834:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101836:	4b0f      	ldr	r3, [pc, #60]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101838:	2200      	movs	r2, #0
 810183a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 810183c:	4b0d      	ldr	r3, [pc, #52]	; (8101874 <MX_SPI1_Init+0xa4>)
 810183e:	2200      	movs	r2, #0
 8101840:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8101842:	4b0c      	ldr	r3, [pc, #48]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101844:	2200      	movs	r2, #0
 8101846:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8101848:	4b0a      	ldr	r3, [pc, #40]	; (8101874 <MX_SPI1_Init+0xa4>)
 810184a:	2200      	movs	r2, #0
 810184c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 810184e:	4b09      	ldr	r3, [pc, #36]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101850:	2200      	movs	r2, #0
 8101852:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8101854:	4b07      	ldr	r3, [pc, #28]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101856:	2200      	movs	r2, #0
 8101858:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 810185a:	4b06      	ldr	r3, [pc, #24]	; (8101874 <MX_SPI1_Init+0xa4>)
 810185c:	2200      	movs	r2, #0
 810185e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8101860:	4804      	ldr	r0, [pc, #16]	; (8101874 <MX_SPI1_Init+0xa4>)
 8101862:	f005 fbc9 	bl	8106ff8 <HAL_SPI_Init>
 8101866:	4603      	mov	r3, r0
 8101868:	2b00      	cmp	r3, #0
 810186a:	d001      	beq.n	8101870 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 810186c:	f7ff ffac 	bl	81017c8 <Error_Handler>
  }

}
 8101870:	bf00      	nop
 8101872:	bd80      	pop	{r7, pc}
 8101874:	1000dfcc 	.word	0x1000dfcc
 8101878:	40013000 	.word	0x40013000

0810187c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 810187c:	b580      	push	{r7, lr}
 810187e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8101880:	4b27      	ldr	r3, [pc, #156]	; (8101920 <MX_SPI3_Init+0xa4>)
 8101882:	4a28      	ldr	r2, [pc, #160]	; (8101924 <MX_SPI3_Init+0xa8>)
 8101884:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8101886:	4b26      	ldr	r3, [pc, #152]	; (8101920 <MX_SPI3_Init+0xa4>)
 8101888:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 810188c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 810188e:	4b24      	ldr	r3, [pc, #144]	; (8101920 <MX_SPI3_Init+0xa4>)
 8101890:	2200      	movs	r2, #0
 8101892:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8101894:	4b22      	ldr	r3, [pc, #136]	; (8101920 <MX_SPI3_Init+0xa4>)
 8101896:	2203      	movs	r2, #3
 8101898:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 810189a:	4b21      	ldr	r3, [pc, #132]	; (8101920 <MX_SPI3_Init+0xa4>)
 810189c:	2200      	movs	r2, #0
 810189e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 81018a0:	4b1f      	ldr	r3, [pc, #124]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018a2:	2200      	movs	r2, #0
 81018a4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 81018a6:	4b1e      	ldr	r3, [pc, #120]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018a8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 81018ac:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 81018ae:	4b1c      	ldr	r3, [pc, #112]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81018b4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 81018b6:	4b1a      	ldr	r3, [pc, #104]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018b8:	2200      	movs	r2, #0
 81018ba:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 81018bc:	4b18      	ldr	r3, [pc, #96]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018be:	2200      	movs	r2, #0
 81018c0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81018c2:	4b17      	ldr	r3, [pc, #92]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018c4:	2200      	movs	r2, #0
 81018c6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 81018c8:	4b15      	ldr	r3, [pc, #84]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018ca:	2200      	movs	r2, #0
 81018cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 81018ce:	4b14      	ldr	r3, [pc, #80]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 81018d4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 81018d6:	4b12      	ldr	r3, [pc, #72]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018d8:	2200      	movs	r2, #0
 81018da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 81018dc:	4b10      	ldr	r3, [pc, #64]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018de:	2200      	movs	r2, #0
 81018e0:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81018e2:	4b0f      	ldr	r3, [pc, #60]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018e4:	2200      	movs	r2, #0
 81018e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81018e8:	4b0d      	ldr	r3, [pc, #52]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018ea:	2200      	movs	r2, #0
 81018ec:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 81018ee:	4b0c      	ldr	r3, [pc, #48]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018f0:	2200      	movs	r2, #0
 81018f2:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 81018f4:	4b0a      	ldr	r3, [pc, #40]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018f6:	2200      	movs	r2, #0
 81018f8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 81018fa:	4b09      	ldr	r3, [pc, #36]	; (8101920 <MX_SPI3_Init+0xa4>)
 81018fc:	2200      	movs	r2, #0
 81018fe:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8101900:	4b07      	ldr	r3, [pc, #28]	; (8101920 <MX_SPI3_Init+0xa4>)
 8101902:	2200      	movs	r2, #0
 8101904:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8101906:	4b06      	ldr	r3, [pc, #24]	; (8101920 <MX_SPI3_Init+0xa4>)
 8101908:	2200      	movs	r2, #0
 810190a:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 810190c:	4804      	ldr	r0, [pc, #16]	; (8101920 <MX_SPI3_Init+0xa4>)
 810190e:	f005 fb73 	bl	8106ff8 <HAL_SPI_Init>
 8101912:	4603      	mov	r3, r0
 8101914:	2b00      	cmp	r3, #0
 8101916:	d001      	beq.n	810191c <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8101918:	f7ff ff56 	bl	81017c8 <Error_Handler>
  }

}
 810191c:	bf00      	nop
 810191e:	bd80      	pop	{r7, pc}
 8101920:	1000debc 	.word	0x1000debc
 8101924:	40003c00 	.word	0x40003c00

08101928 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8101928:	b580      	push	{r7, lr}
 810192a:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 810192c:	4b27      	ldr	r3, [pc, #156]	; (81019cc <MX_SPI4_Init+0xa4>)
 810192e:	4a28      	ldr	r2, [pc, #160]	; (81019d0 <MX_SPI4_Init+0xa8>)
 8101930:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8101932:	4b26      	ldr	r3, [pc, #152]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101934:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8101938:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 810193a:	4b24      	ldr	r3, [pc, #144]	; (81019cc <MX_SPI4_Init+0xa4>)
 810193c:	2200      	movs	r2, #0
 810193e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8101940:	4b22      	ldr	r3, [pc, #136]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101942:	2203      	movs	r2, #3
 8101944:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8101946:	4b21      	ldr	r3, [pc, #132]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101948:	2200      	movs	r2, #0
 810194a:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 810194c:	4b1f      	ldr	r3, [pc, #124]	; (81019cc <MX_SPI4_Init+0xa4>)
 810194e:	2200      	movs	r2, #0
 8101950:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8101952:	4b1e      	ldr	r3, [pc, #120]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101954:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8101958:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 810195a:	4b1c      	ldr	r3, [pc, #112]	; (81019cc <MX_SPI4_Init+0xa4>)
 810195c:	2200      	movs	r2, #0
 810195e:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8101960:	4b1a      	ldr	r3, [pc, #104]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101962:	2200      	movs	r2, #0
 8101964:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8101966:	4b19      	ldr	r3, [pc, #100]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101968:	2200      	movs	r2, #0
 810196a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810196c:	4b17      	ldr	r3, [pc, #92]	; (81019cc <MX_SPI4_Init+0xa4>)
 810196e:	2200      	movs	r2, #0
 8101970:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8101972:	4b16      	ldr	r3, [pc, #88]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101974:	2200      	movs	r2, #0
 8101976:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8101978:	4b14      	ldr	r3, [pc, #80]	; (81019cc <MX_SPI4_Init+0xa4>)
 810197a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 810197e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8101980:	4b12      	ldr	r3, [pc, #72]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101982:	2200      	movs	r2, #0
 8101984:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8101986:	4b11      	ldr	r3, [pc, #68]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101988:	2200      	movs	r2, #0
 810198a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 810198c:	4b0f      	ldr	r3, [pc, #60]	; (81019cc <MX_SPI4_Init+0xa4>)
 810198e:	2200      	movs	r2, #0
 8101990:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101992:	4b0e      	ldr	r3, [pc, #56]	; (81019cc <MX_SPI4_Init+0xa4>)
 8101994:	2200      	movs	r2, #0
 8101996:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8101998:	4b0c      	ldr	r3, [pc, #48]	; (81019cc <MX_SPI4_Init+0xa4>)
 810199a:	2200      	movs	r2, #0
 810199c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 810199e:	4b0b      	ldr	r3, [pc, #44]	; (81019cc <MX_SPI4_Init+0xa4>)
 81019a0:	2200      	movs	r2, #0
 81019a2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 81019a4:	4b09      	ldr	r3, [pc, #36]	; (81019cc <MX_SPI4_Init+0xa4>)
 81019a6:	2200      	movs	r2, #0
 81019a8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 81019aa:	4b08      	ldr	r3, [pc, #32]	; (81019cc <MX_SPI4_Init+0xa4>)
 81019ac:	2200      	movs	r2, #0
 81019ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 81019b0:	4b06      	ldr	r3, [pc, #24]	; (81019cc <MX_SPI4_Init+0xa4>)
 81019b2:	2200      	movs	r2, #0
 81019b4:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 81019b6:	4805      	ldr	r0, [pc, #20]	; (81019cc <MX_SPI4_Init+0xa4>)
 81019b8:	f005 fb1e 	bl	8106ff8 <HAL_SPI_Init>
 81019bc:	4603      	mov	r3, r0
 81019be:	2b00      	cmp	r3, #0
 81019c0:	d001      	beq.n	81019c6 <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
 81019c2:	f7ff ff01 	bl	81017c8 <Error_Handler>
  }

}
 81019c6:	bf00      	nop
 81019c8:	bd80      	pop	{r7, pc}
 81019ca:	bf00      	nop
 81019cc:	1000df44 	.word	0x1000df44
 81019d0:	40013400 	.word	0x40013400

081019d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 81019d4:	b580      	push	{r7, lr}
 81019d6:	b090      	sub	sp, #64	; 0x40
 81019d8:	af00      	add	r7, sp, #0
 81019da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81019dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 81019e0:	2200      	movs	r2, #0
 81019e2:	601a      	str	r2, [r3, #0]
 81019e4:	605a      	str	r2, [r3, #4]
 81019e6:	609a      	str	r2, [r3, #8]
 81019e8:	60da      	str	r2, [r3, #12]
 81019ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 81019ec:	687b      	ldr	r3, [r7, #4]
 81019ee:	681b      	ldr	r3, [r3, #0]
 81019f0:	4aa0      	ldr	r2, [pc, #640]	; (8101c74 <HAL_SPI_MspInit+0x2a0>)
 81019f2:	4293      	cmp	r3, r2
 81019f4:	f040 80b2 	bne.w	8101b5c <HAL_SPI_MspInit+0x188>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 81019f8:	4b9f      	ldr	r3, [pc, #636]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 81019fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81019fe:	4a9e      	ldr	r2, [pc, #632]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101a00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8101a04:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101a08:	4b9b      	ldr	r3, [pc, #620]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101a0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8101a12:	62bb      	str	r3, [r7, #40]	; 0x28
 8101a14:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101a16:	4b98      	ldr	r3, [pc, #608]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a1c:	4a96      	ldr	r2, [pc, #600]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101a1e:	f043 0301 	orr.w	r3, r3, #1
 8101a22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a26:	4b94      	ldr	r3, [pc, #592]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a2c:	f003 0301 	and.w	r3, r3, #1
 8101a30:	627b      	str	r3, [r7, #36]	; 0x24
 8101a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101a34:	4b90      	ldr	r3, [pc, #576]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101a36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a3a:	4a8f      	ldr	r2, [pc, #572]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101a3c:	f043 0308 	orr.w	r3, r3, #8
 8101a40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a44:	4b8c      	ldr	r3, [pc, #560]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a4a:	f003 0308 	and.w	r3, r3, #8
 8101a4e:	623b      	str	r3, [r7, #32]
 8101a50:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8101a52:	2360      	movs	r3, #96	; 0x60
 8101a54:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a56:	2302      	movs	r3, #2
 8101a58:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a5a:	2300      	movs	r3, #0
 8101a5c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a5e:	2300      	movs	r3, #0
 8101a60:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101a62:	2305      	movs	r3, #5
 8101a64:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101a66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101a6a:	4619      	mov	r1, r3
 8101a6c:	4883      	ldr	r0, [pc, #524]	; (8101c7c <HAL_SPI_MspInit+0x2a8>)
 8101a6e:	f003 f8a1 	bl	8104bb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8101a72:	2380      	movs	r3, #128	; 0x80
 8101a74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a76:	2302      	movs	r3, #2
 8101a78:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a7a:	2300      	movs	r3, #0
 8101a7c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a7e:	2300      	movs	r3, #0
 8101a80:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101a82:	2305      	movs	r3, #5
 8101a84:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101a86:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101a8a:	4619      	mov	r1, r3
 8101a8c:	487c      	ldr	r0, [pc, #496]	; (8101c80 <HAL_SPI_MspInit+0x2ac>)
 8101a8e:	f003 f891 	bl	8104bb4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8101a92:	4b7c      	ldr	r3, [pc, #496]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101a94:	4a7c      	ldr	r2, [pc, #496]	; (8101c88 <HAL_SPI_MspInit+0x2b4>)
 8101a96:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8101a98:	4b7a      	ldr	r3, [pc, #488]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101a9a:	2225      	movs	r2, #37	; 0x25
 8101a9c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8101a9e:	4b79      	ldr	r3, [pc, #484]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101aa0:	2200      	movs	r2, #0
 8101aa2:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8101aa4:	4b77      	ldr	r3, [pc, #476]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101aa6:	2200      	movs	r2, #0
 8101aa8:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8101aaa:	4b76      	ldr	r3, [pc, #472]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101aac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101ab0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8101ab2:	4b74      	ldr	r3, [pc, #464]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101ab4:	2200      	movs	r2, #0
 8101ab6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8101ab8:	4b72      	ldr	r3, [pc, #456]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101aba:	2200      	movs	r2, #0
 8101abc:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8101abe:	4b71      	ldr	r3, [pc, #452]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101ac0:	2200      	movs	r2, #0
 8101ac2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8101ac4:	4b6f      	ldr	r3, [pc, #444]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101ac6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8101aca:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8101acc:	4b6d      	ldr	r3, [pc, #436]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101ace:	2200      	movs	r2, #0
 8101ad0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8101ad2:	486c      	ldr	r0, [pc, #432]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101ad4:	f000 fd54 	bl	8102580 <HAL_DMA_Init>
 8101ad8:	4603      	mov	r3, r0
 8101ada:	2b00      	cmp	r3, #0
 8101adc:	d001      	beq.n	8101ae2 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8101ade:	f7ff fe73 	bl	81017c8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8101ae2:	687b      	ldr	r3, [r7, #4]
 8101ae4:	4a67      	ldr	r2, [pc, #412]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101ae6:	67da      	str	r2, [r3, #124]	; 0x7c
 8101ae8:	4a66      	ldr	r2, [pc, #408]	; (8101c84 <HAL_SPI_MspInit+0x2b0>)
 8101aea:	687b      	ldr	r3, [r7, #4]
 8101aec:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 8101aee:	4b67      	ldr	r3, [pc, #412]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101af0:	4a67      	ldr	r2, [pc, #412]	; (8101c90 <HAL_SPI_MspInit+0x2bc>)
 8101af2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8101af4:	4b65      	ldr	r3, [pc, #404]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101af6:	2226      	movs	r2, #38	; 0x26
 8101af8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8101afa:	4b64      	ldr	r3, [pc, #400]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101afc:	2240      	movs	r2, #64	; 0x40
 8101afe:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8101b00:	4b62      	ldr	r3, [pc, #392]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b02:	2200      	movs	r2, #0
 8101b04:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8101b06:	4b61      	ldr	r3, [pc, #388]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101b0c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8101b0e:	4b5f      	ldr	r3, [pc, #380]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b10:	2200      	movs	r2, #0
 8101b12:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8101b14:	4b5d      	ldr	r3, [pc, #372]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b16:	2200      	movs	r2, #0
 8101b18:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8101b1a:	4b5c      	ldr	r3, [pc, #368]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b1c:	2200      	movs	r2, #0
 8101b1e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8101b20:	4b5a      	ldr	r3, [pc, #360]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b22:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8101b26:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8101b28:	4b58      	ldr	r3, [pc, #352]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b2a:	2200      	movs	r2, #0
 8101b2c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8101b2e:	4857      	ldr	r0, [pc, #348]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b30:	f000 fd26 	bl	8102580 <HAL_DMA_Init>
 8101b34:	4603      	mov	r3, r0
 8101b36:	2b00      	cmp	r3, #0
 8101b38:	d001      	beq.n	8101b3e <HAL_SPI_MspInit+0x16a>
    {
      Error_Handler();
 8101b3a:	f7ff fe45 	bl	81017c8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8101b3e:	687b      	ldr	r3, [r7, #4]
 8101b40:	4a52      	ldr	r2, [pc, #328]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b42:	679a      	str	r2, [r3, #120]	; 0x78
 8101b44:	4a51      	ldr	r2, [pc, #324]	; (8101c8c <HAL_SPI_MspInit+0x2b8>)
 8101b46:	687b      	ldr	r3, [r7, #4]
 8101b48:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8101b4a:	2200      	movs	r2, #0
 8101b4c:	2105      	movs	r1, #5
 8101b4e:	2023      	movs	r0, #35	; 0x23
 8101b50:	f000 fcd5 	bl	81024fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8101b54:	2023      	movs	r0, #35	; 0x23
 8101b56:	f000 fcec 	bl	8102532 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8101b5a:	e086      	b.n	8101c6a <HAL_SPI_MspInit+0x296>
  else if(spiHandle->Instance==SPI3)
 8101b5c:	687b      	ldr	r3, [r7, #4]
 8101b5e:	681b      	ldr	r3, [r3, #0]
 8101b60:	4a4c      	ldr	r2, [pc, #304]	; (8101c94 <HAL_SPI_MspInit+0x2c0>)
 8101b62:	4293      	cmp	r3, r2
 8101b64:	d14e      	bne.n	8101c04 <HAL_SPI_MspInit+0x230>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8101b66:	4b44      	ldr	r3, [pc, #272]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101b68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101b6c:	4a42      	ldr	r2, [pc, #264]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101b6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8101b72:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101b76:	4b40      	ldr	r3, [pc, #256]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101b78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101b7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8101b80:	61fb      	str	r3, [r7, #28]
 8101b82:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101b84:	4b3c      	ldr	r3, [pc, #240]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101b86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b8a:	4a3b      	ldr	r2, [pc, #236]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101b8c:	f043 0302 	orr.w	r3, r3, #2
 8101b90:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101b94:	4b38      	ldr	r3, [pc, #224]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b9a:	f003 0302 	and.w	r3, r3, #2
 8101b9e:	61bb      	str	r3, [r7, #24]
 8101ba0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101ba2:	4b35      	ldr	r3, [pc, #212]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ba8:	4a33      	ldr	r2, [pc, #204]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101baa:	f043 0304 	orr.w	r3, r3, #4
 8101bae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bb2:	4b31      	ldr	r3, [pc, #196]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101bb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bb8:	f003 0304 	and.w	r3, r3, #4
 8101bbc:	617b      	str	r3, [r7, #20]
 8101bbe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8101bc0:	2304      	movs	r3, #4
 8101bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101bc4:	2302      	movs	r3, #2
 8101bc6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101bc8:	2300      	movs	r3, #0
 8101bca:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101bcc:	2300      	movs	r3, #0
 8101bce:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8101bd0:	2307      	movs	r3, #7
 8101bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101bd4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101bd8:	4619      	mov	r1, r3
 8101bda:	482f      	ldr	r0, [pc, #188]	; (8101c98 <HAL_SPI_MspInit+0x2c4>)
 8101bdc:	f002 ffea 	bl	8104bb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8101be0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101be4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101be6:	2302      	movs	r3, #2
 8101be8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101bea:	2300      	movs	r3, #0
 8101bec:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101bee:	2300      	movs	r3, #0
 8101bf0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8101bf2:	2306      	movs	r3, #6
 8101bf4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101bf6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101bfa:	4619      	mov	r1, r3
 8101bfc:	4827      	ldr	r0, [pc, #156]	; (8101c9c <HAL_SPI_MspInit+0x2c8>)
 8101bfe:	f002 ffd9 	bl	8104bb4 <HAL_GPIO_Init>
}
 8101c02:	e032      	b.n	8101c6a <HAL_SPI_MspInit+0x296>
  else if(spiHandle->Instance==SPI4)
 8101c04:	687b      	ldr	r3, [r7, #4]
 8101c06:	681b      	ldr	r3, [r3, #0]
 8101c08:	4a25      	ldr	r2, [pc, #148]	; (8101ca0 <HAL_SPI_MspInit+0x2cc>)
 8101c0a:	4293      	cmp	r3, r2
 8101c0c:	d12d      	bne.n	8101c6a <HAL_SPI_MspInit+0x296>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8101c0e:	4b1a      	ldr	r3, [pc, #104]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101c10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101c14:	4a18      	ldr	r2, [pc, #96]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101c16:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8101c1a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101c1e:	4b16      	ldr	r3, [pc, #88]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101c20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101c24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8101c28:	613b      	str	r3, [r7, #16]
 8101c2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8101c2c:	4b12      	ldr	r3, [pc, #72]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101c2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101c32:	4a11      	ldr	r2, [pc, #68]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101c34:	f043 0310 	orr.w	r3, r3, #16
 8101c38:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101c3c:	4b0e      	ldr	r3, [pc, #56]	; (8101c78 <HAL_SPI_MspInit+0x2a4>)
 8101c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101c42:	f003 0310 	and.w	r3, r3, #16
 8101c46:	60fb      	str	r3, [r7, #12]
 8101c48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8101c4a:	2364      	movs	r3, #100	; 0x64
 8101c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101c4e:	2302      	movs	r3, #2
 8101c50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c52:	2300      	movs	r3, #0
 8101c54:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101c56:	2300      	movs	r3, #0
 8101c58:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8101c5a:	2305      	movs	r3, #5
 8101c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101c5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101c62:	4619      	mov	r1, r3
 8101c64:	480f      	ldr	r0, [pc, #60]	; (8101ca4 <HAL_SPI_MspInit+0x2d0>)
 8101c66:	f002 ffa5 	bl	8104bb4 <HAL_GPIO_Init>
}
 8101c6a:	bf00      	nop
 8101c6c:	3740      	adds	r7, #64	; 0x40
 8101c6e:	46bd      	mov	sp, r7
 8101c70:	bd80      	pop	{r7, pc}
 8101c72:	bf00      	nop
 8101c74:	40013000 	.word	0x40013000
 8101c78:	58024400 	.word	0x58024400
 8101c7c:	58020000 	.word	0x58020000
 8101c80:	58020c00 	.word	0x58020c00
 8101c84:	1000e054 	.word	0x1000e054
 8101c88:	40020010 	.word	0x40020010
 8101c8c:	1000e0cc 	.word	0x1000e0cc
 8101c90:	40020028 	.word	0x40020028
 8101c94:	40003c00 	.word	0x40003c00
 8101c98:	58020400 	.word	0x58020400
 8101c9c:	58020800 	.word	0x58020800
 8101ca0:	40013400 	.word	0x40013400
 8101ca4:	58021000 	.word	0x58021000

08101ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101ca8:	b580      	push	{r7, lr}
 8101caa:	b082      	sub	sp, #8
 8101cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101cae:	4b0c      	ldr	r3, [pc, #48]	; (8101ce0 <HAL_MspInit+0x38>)
 8101cb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101cb4:	4a0a      	ldr	r2, [pc, #40]	; (8101ce0 <HAL_MspInit+0x38>)
 8101cb6:	f043 0302 	orr.w	r3, r3, #2
 8101cba:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101cbe:	4b08      	ldr	r3, [pc, #32]	; (8101ce0 <HAL_MspInit+0x38>)
 8101cc0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101cc4:	f003 0302 	and.w	r3, r3, #2
 8101cc8:	607b      	str	r3, [r7, #4]
 8101cca:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8101ccc:	2200      	movs	r2, #0
 8101cce:	210f      	movs	r1, #15
 8101cd0:	f06f 0001 	mvn.w	r0, #1
 8101cd4:	f000 fc13 	bl	81024fe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101cd8:	bf00      	nop
 8101cda:	3708      	adds	r7, #8
 8101cdc:	46bd      	mov	sp, r7
 8101cde:	bd80      	pop	{r7, pc}
 8101ce0:	58024400 	.word	0x58024400

08101ce4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101ce4:	b580      	push	{r7, lr}
 8101ce6:	b08e      	sub	sp, #56	; 0x38
 8101ce8:	af00      	add	r7, sp, #0
 8101cea:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM8 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101cec:	687b      	ldr	r3, [r7, #4]
 8101cee:	2b0f      	cmp	r3, #15
 8101cf0:	d844      	bhi.n	8101d7c <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, TickPriority ,0U);
 8101cf2:	2200      	movs	r2, #0
 8101cf4:	6879      	ldr	r1, [r7, #4]
 8101cf6:	202c      	movs	r0, #44	; 0x2c
 8101cf8:	f000 fc01 	bl	81024fe <HAL_NVIC_SetPriority>

  /* Enable the TIM8 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8101cfc:	202c      	movs	r0, #44	; 0x2c
 8101cfe:	f000 fc18 	bl	8102532 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8101d02:	4a24      	ldr	r2, [pc, #144]	; (8101d94 <HAL_InitTick+0xb0>)
 8101d04:	687b      	ldr	r3, [r7, #4]
 8101d06:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM8 clock */
  __HAL_RCC_TIM8_CLK_ENABLE();
 8101d08:	4b23      	ldr	r3, [pc, #140]	; (8101d98 <HAL_InitTick+0xb4>)
 8101d0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101d0e:	4a22      	ldr	r2, [pc, #136]	; (8101d98 <HAL_InitTick+0xb4>)
 8101d10:	f043 0302 	orr.w	r3, r3, #2
 8101d14:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101d18:	4b1f      	ldr	r3, [pc, #124]	; (8101d98 <HAL_InitTick+0xb4>)
 8101d1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101d1e:	f003 0302 	and.w	r3, r3, #2
 8101d22:	60bb      	str	r3, [r7, #8]
 8101d24:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8101d26:	f107 020c 	add.w	r2, r7, #12
 8101d2a:	f107 0310 	add.w	r3, r7, #16
 8101d2e:	4611      	mov	r1, r2
 8101d30:	4618      	mov	r0, r3
 8101d32:	f004 fe71 	bl	8106a18 <HAL_RCC_GetClockConfig>

  /* Compute TIM8 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8101d36:	f004 fe59 	bl	81069ec <HAL_RCC_GetPCLK2Freq>
 8101d3a:	4603      	mov	r3, r0
 8101d3c:	005b      	lsls	r3, r3, #1
 8101d3e:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM8 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8101d40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8101d42:	4a16      	ldr	r2, [pc, #88]	; (8101d9c <HAL_InitTick+0xb8>)
 8101d44:	fba2 2303 	umull	r2, r3, r2, r3
 8101d48:	0c9b      	lsrs	r3, r3, #18
 8101d4a:	3b01      	subs	r3, #1
 8101d4c:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM8 */
  htim8.Instance = TIM8;
 8101d4e:	4b14      	ldr	r3, [pc, #80]	; (8101da0 <HAL_InitTick+0xbc>)
 8101d50:	4a14      	ldr	r2, [pc, #80]	; (8101da4 <HAL_InitTick+0xc0>)
 8101d52:	601a      	str	r2, [r3, #0]
  + Period = [(TIM8CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim8.Init.Period = (1000000U / 1000U) - 1U;
 8101d54:	4b12      	ldr	r3, [pc, #72]	; (8101da0 <HAL_InitTick+0xbc>)
 8101d56:	f240 32e7 	movw	r2, #999	; 0x3e7
 8101d5a:	60da      	str	r2, [r3, #12]
  htim8.Init.Prescaler = uwPrescalerValue;
 8101d5c:	4a10      	ldr	r2, [pc, #64]	; (8101da0 <HAL_InitTick+0xbc>)
 8101d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8101d60:	6053      	str	r3, [r2, #4]
  htim8.Init.ClockDivision = 0;
 8101d62:	4b0f      	ldr	r3, [pc, #60]	; (8101da0 <HAL_InitTick+0xbc>)
 8101d64:	2200      	movs	r2, #0
 8101d66:	611a      	str	r2, [r3, #16]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101d68:	4b0d      	ldr	r3, [pc, #52]	; (8101da0 <HAL_InitTick+0xbc>)
 8101d6a:	2200      	movs	r2, #0
 8101d6c:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim8) == HAL_OK)
 8101d6e:	480c      	ldr	r0, [pc, #48]	; (8101da0 <HAL_InitTick+0xbc>)
 8101d70:	f005 fd19 	bl	81077a6 <HAL_TIM_Base_Init>
 8101d74:	4603      	mov	r3, r0
 8101d76:	2b00      	cmp	r3, #0
 8101d78:	d107      	bne.n	8101d8a <HAL_InitTick+0xa6>
 8101d7a:	e001      	b.n	8101d80 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8101d7c:	2301      	movs	r3, #1
 8101d7e:	e005      	b.n	8101d8c <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim8);
 8101d80:	4807      	ldr	r0, [pc, #28]	; (8101da0 <HAL_InitTick+0xbc>)
 8101d82:	f005 fd71 	bl	8107868 <HAL_TIM_Base_Start_IT>
 8101d86:	4603      	mov	r3, r0
 8101d88:	e000      	b.n	8101d8c <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8101d8a:	2301      	movs	r3, #1
}
 8101d8c:	4618      	mov	r0, r3
 8101d8e:	3738      	adds	r7, #56	; 0x38
 8101d90:	46bd      	mov	sp, r7
 8101d92:	bd80      	pop	{r7, pc}
 8101d94:	10000008 	.word	0x10000008
 8101d98:	58024400 	.word	0x58024400
 8101d9c:	431bde83 	.word	0x431bde83
 8101da0:	1000e144 	.word	0x1000e144
 8101da4:	40010400 	.word	0x40010400

08101da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101da8:	b480      	push	{r7}
 8101daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101dac:	e7fe      	b.n	8101dac <NMI_Handler+0x4>

08101dae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101dae:	b480      	push	{r7}
 8101db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101db2:	e7fe      	b.n	8101db2 <HardFault_Handler+0x4>

08101db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101db4:	b480      	push	{r7}
 8101db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101db8:	e7fe      	b.n	8101db8 <MemManage_Handler+0x4>

08101dba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101dba:	b480      	push	{r7}
 8101dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101dbe:	e7fe      	b.n	8101dbe <BusFault_Handler+0x4>

08101dc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101dc0:	b480      	push	{r7}
 8101dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101dc4:	e7fe      	b.n	8101dc4 <UsageFault_Handler+0x4>

08101dc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101dc6:	b480      	push	{r7}
 8101dc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101dca:	bf00      	nop
 8101dcc:	46bd      	mov	sp, r7
 8101dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dd2:	4770      	bx	lr

08101dd4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8101dd4:	b580      	push	{r7, lr}
 8101dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8101dd8:	4802      	ldr	r0, [pc, #8]	; (8101de4 <DMA1_Stream0_IRQHandler+0x10>)
 8101dda:	f001 fbd9 	bl	8103590 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8101dde:	bf00      	nop
 8101de0:	bd80      	pop	{r7, pc}
 8101de2:	bf00      	nop
 8101de4:	1000e054 	.word	0x1000e054

08101de8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8101de8:	b580      	push	{r7, lr}
 8101dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8101dec:	4802      	ldr	r0, [pc, #8]	; (8101df8 <DMA1_Stream1_IRQHandler+0x10>)
 8101dee:	f001 fbcf 	bl	8103590 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8101df2:	bf00      	nop
 8101df4:	bd80      	pop	{r7, pc}
 8101df6:	bf00      	nop
 8101df8:	1000e0cc 	.word	0x1000e0cc

08101dfc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8101dfc:	b580      	push	{r7, lr}
 8101dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8101e00:	4802      	ldr	r0, [pc, #8]	; (8101e0c <SPI1_IRQHandler+0x10>)
 8101e02:	f005 f9f1 	bl	81071e8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8101e06:	bf00      	nop
 8101e08:	bd80      	pop	{r7, pc}
 8101e0a:	bf00      	nop
 8101e0c:	1000dfcc 	.word	0x1000dfcc

08101e10 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8101e10:	b580      	push	{r7, lr}
 8101e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8101e14:	4802      	ldr	r0, [pc, #8]	; (8101e20 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8101e16:	f005 fd5d 	bl	81078d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8101e1a:	bf00      	nop
 8101e1c:	bd80      	pop	{r7, pc}
 8101e1e:	bf00      	nop
 8101e20:	1000e144 	.word	0x1000e144

08101e24 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8101e24:	b580      	push	{r7, lr}
 8101e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8101e28:	4802      	ldr	r0, [pc, #8]	; (8101e34 <DMA2_Stream2_IRQHandler+0x10>)
 8101e2a:	f001 fbb1 	bl	8103590 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8101e2e:	bf00      	nop
 8101e30:	bd80      	pop	{r7, pc}
 8101e32:	bf00      	nop
 8101e34:	1000e190 	.word	0x1000e190

08101e38 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8101e38:	b580      	push	{r7, lr}
 8101e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8101e3c:	4802      	ldr	r0, [pc, #8]	; (8101e48 <DMA2_Stream3_IRQHandler+0x10>)
 8101e3e:	f001 fba7 	bl	8103590 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8101e42:	bf00      	nop
 8101e44:	bd80      	pop	{r7, pc}
 8101e46:	bf00      	nop
 8101e48:	1000e294 	.word	0x1000e294

08101e4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8101e4c:	b480      	push	{r7}
 8101e4e:	af00      	add	r7, sp, #0
	return 1;
 8101e50:	2301      	movs	r3, #1
}
 8101e52:	4618      	mov	r0, r3
 8101e54:	46bd      	mov	sp, r7
 8101e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e5a:	4770      	bx	lr

08101e5c <_kill>:

int _kill(int pid, int sig)
{
 8101e5c:	b580      	push	{r7, lr}
 8101e5e:	b082      	sub	sp, #8
 8101e60:	af00      	add	r7, sp, #0
 8101e62:	6078      	str	r0, [r7, #4]
 8101e64:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8101e66:	f010 f97b 	bl	8112160 <__errno>
 8101e6a:	4602      	mov	r2, r0
 8101e6c:	2316      	movs	r3, #22
 8101e6e:	6013      	str	r3, [r2, #0]
	return -1;
 8101e70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101e74:	4618      	mov	r0, r3
 8101e76:	3708      	adds	r7, #8
 8101e78:	46bd      	mov	sp, r7
 8101e7a:	bd80      	pop	{r7, pc}

08101e7c <_exit>:

void _exit (int status)
{
 8101e7c:	b580      	push	{r7, lr}
 8101e7e:	b082      	sub	sp, #8
 8101e80:	af00      	add	r7, sp, #0
 8101e82:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8101e84:	f04f 31ff 	mov.w	r1, #4294967295
 8101e88:	6878      	ldr	r0, [r7, #4]
 8101e8a:	f7ff ffe7 	bl	8101e5c <_kill>
	while (1) {}		/* Make sure we hang here */
 8101e8e:	e7fe      	b.n	8101e8e <_exit+0x12>

08101e90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101e90:	b580      	push	{r7, lr}
 8101e92:	b086      	sub	sp, #24
 8101e94:	af00      	add	r7, sp, #0
 8101e96:	60f8      	str	r0, [r7, #12]
 8101e98:	60b9      	str	r1, [r7, #8]
 8101e9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101e9c:	2300      	movs	r3, #0
 8101e9e:	617b      	str	r3, [r7, #20]
 8101ea0:	e00a      	b.n	8101eb8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8101ea2:	f3af 8000 	nop.w
 8101ea6:	4601      	mov	r1, r0
 8101ea8:	68bb      	ldr	r3, [r7, #8]
 8101eaa:	1c5a      	adds	r2, r3, #1
 8101eac:	60ba      	str	r2, [r7, #8]
 8101eae:	b2ca      	uxtb	r2, r1
 8101eb0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101eb2:	697b      	ldr	r3, [r7, #20]
 8101eb4:	3301      	adds	r3, #1
 8101eb6:	617b      	str	r3, [r7, #20]
 8101eb8:	697a      	ldr	r2, [r7, #20]
 8101eba:	687b      	ldr	r3, [r7, #4]
 8101ebc:	429a      	cmp	r2, r3
 8101ebe:	dbf0      	blt.n	8101ea2 <_read+0x12>
	}

return len;
 8101ec0:	687b      	ldr	r3, [r7, #4]
}
 8101ec2:	4618      	mov	r0, r3
 8101ec4:	3718      	adds	r7, #24
 8101ec6:	46bd      	mov	sp, r7
 8101ec8:	bd80      	pop	{r7, pc}

08101eca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8101eca:	b580      	push	{r7, lr}
 8101ecc:	b086      	sub	sp, #24
 8101ece:	af00      	add	r7, sp, #0
 8101ed0:	60f8      	str	r0, [r7, #12]
 8101ed2:	60b9      	str	r1, [r7, #8]
 8101ed4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101ed6:	2300      	movs	r3, #0
 8101ed8:	617b      	str	r3, [r7, #20]
 8101eda:	e009      	b.n	8101ef0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8101edc:	68bb      	ldr	r3, [r7, #8]
 8101ede:	1c5a      	adds	r2, r3, #1
 8101ee0:	60ba      	str	r2, [r7, #8]
 8101ee2:	781b      	ldrb	r3, [r3, #0]
 8101ee4:	4618      	mov	r0, r3
 8101ee6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101eea:	697b      	ldr	r3, [r7, #20]
 8101eec:	3301      	adds	r3, #1
 8101eee:	617b      	str	r3, [r7, #20]
 8101ef0:	697a      	ldr	r2, [r7, #20]
 8101ef2:	687b      	ldr	r3, [r7, #4]
 8101ef4:	429a      	cmp	r2, r3
 8101ef6:	dbf1      	blt.n	8101edc <_write+0x12>
	}
	return len;
 8101ef8:	687b      	ldr	r3, [r7, #4]
}
 8101efa:	4618      	mov	r0, r3
 8101efc:	3718      	adds	r7, #24
 8101efe:	46bd      	mov	sp, r7
 8101f00:	bd80      	pop	{r7, pc}

08101f02 <_close>:

int _close(int file)
{
 8101f02:	b480      	push	{r7}
 8101f04:	b083      	sub	sp, #12
 8101f06:	af00      	add	r7, sp, #0
 8101f08:	6078      	str	r0, [r7, #4]
	return -1;
 8101f0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101f0e:	4618      	mov	r0, r3
 8101f10:	370c      	adds	r7, #12
 8101f12:	46bd      	mov	sp, r7
 8101f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f18:	4770      	bx	lr

08101f1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101f1a:	b480      	push	{r7}
 8101f1c:	b083      	sub	sp, #12
 8101f1e:	af00      	add	r7, sp, #0
 8101f20:	6078      	str	r0, [r7, #4]
 8101f22:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8101f24:	683b      	ldr	r3, [r7, #0]
 8101f26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8101f2a:	605a      	str	r2, [r3, #4]
	return 0;
 8101f2c:	2300      	movs	r3, #0
}
 8101f2e:	4618      	mov	r0, r3
 8101f30:	370c      	adds	r7, #12
 8101f32:	46bd      	mov	sp, r7
 8101f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f38:	4770      	bx	lr

08101f3a <_isatty>:

int _isatty(int file)
{
 8101f3a:	b480      	push	{r7}
 8101f3c:	b083      	sub	sp, #12
 8101f3e:	af00      	add	r7, sp, #0
 8101f40:	6078      	str	r0, [r7, #4]
	return 1;
 8101f42:	2301      	movs	r3, #1
}
 8101f44:	4618      	mov	r0, r3
 8101f46:	370c      	adds	r7, #12
 8101f48:	46bd      	mov	sp, r7
 8101f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f4e:	4770      	bx	lr

08101f50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101f50:	b480      	push	{r7}
 8101f52:	b085      	sub	sp, #20
 8101f54:	af00      	add	r7, sp, #0
 8101f56:	60f8      	str	r0, [r7, #12]
 8101f58:	60b9      	str	r1, [r7, #8]
 8101f5a:	607a      	str	r2, [r7, #4]
	return 0;
 8101f5c:	2300      	movs	r3, #0
}
 8101f5e:	4618      	mov	r0, r3
 8101f60:	3714      	adds	r7, #20
 8101f62:	46bd      	mov	sp, r7
 8101f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f68:	4770      	bx	lr
	...

08101f6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101f6c:	b580      	push	{r7, lr}
 8101f6e:	b086      	sub	sp, #24
 8101f70:	af00      	add	r7, sp, #0
 8101f72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101f74:	4a14      	ldr	r2, [pc, #80]	; (8101fc8 <_sbrk+0x5c>)
 8101f76:	4b15      	ldr	r3, [pc, #84]	; (8101fcc <_sbrk+0x60>)
 8101f78:	1ad3      	subs	r3, r2, r3
 8101f7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101f7c:	697b      	ldr	r3, [r7, #20]
 8101f7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101f80:	4b13      	ldr	r3, [pc, #76]	; (8101fd0 <_sbrk+0x64>)
 8101f82:	681b      	ldr	r3, [r3, #0]
 8101f84:	2b00      	cmp	r3, #0
 8101f86:	d102      	bne.n	8101f8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101f88:	4b11      	ldr	r3, [pc, #68]	; (8101fd0 <_sbrk+0x64>)
 8101f8a:	4a12      	ldr	r2, [pc, #72]	; (8101fd4 <_sbrk+0x68>)
 8101f8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8101f8e:	4b10      	ldr	r3, [pc, #64]	; (8101fd0 <_sbrk+0x64>)
 8101f90:	681a      	ldr	r2, [r3, #0]
 8101f92:	687b      	ldr	r3, [r7, #4]
 8101f94:	4413      	add	r3, r2
 8101f96:	693a      	ldr	r2, [r7, #16]
 8101f98:	429a      	cmp	r2, r3
 8101f9a:	d207      	bcs.n	8101fac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101f9c:	f010 f8e0 	bl	8112160 <__errno>
 8101fa0:	4602      	mov	r2, r0
 8101fa2:	230c      	movs	r3, #12
 8101fa4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8101fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8101faa:	e009      	b.n	8101fc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101fac:	4b08      	ldr	r3, [pc, #32]	; (8101fd0 <_sbrk+0x64>)
 8101fae:	681b      	ldr	r3, [r3, #0]
 8101fb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101fb2:	4b07      	ldr	r3, [pc, #28]	; (8101fd0 <_sbrk+0x64>)
 8101fb4:	681a      	ldr	r2, [r3, #0]
 8101fb6:	687b      	ldr	r3, [r7, #4]
 8101fb8:	4413      	add	r3, r2
 8101fba:	4a05      	ldr	r2, [pc, #20]	; (8101fd0 <_sbrk+0x64>)
 8101fbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8101fbe:	68fb      	ldr	r3, [r7, #12]
}
 8101fc0:	4618      	mov	r0, r3
 8101fc2:	3718      	adds	r7, #24
 8101fc4:	46bd      	mov	sp, r7
 8101fc6:	bd80      	pop	{r7, pc}
 8101fc8:	10048000 	.word	0x10048000
 8101fcc:	00000400 	.word	0x00000400
 8101fd0:	10000480 	.word	0x10000480
 8101fd4:	1000e788 	.word	0x1000e788

08101fd8 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8101fd8:	b580      	push	{r7, lr}
 8101fda:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8101fdc:	4b22      	ldr	r3, [pc, #136]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8101fde:	4a23      	ldr	r2, [pc, #140]	; (810206c <MX_USART3_UART_Init+0x94>)
 8101fe0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101fe2:	4b21      	ldr	r3, [pc, #132]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8101fe4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101fe8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101fea:	4b1f      	ldr	r3, [pc, #124]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8101fec:	2200      	movs	r2, #0
 8101fee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101ff0:	4b1d      	ldr	r3, [pc, #116]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8101ff2:	2200      	movs	r2, #0
 8101ff4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101ff6:	4b1c      	ldr	r3, [pc, #112]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8101ff8:	2200      	movs	r2, #0
 8101ffa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101ffc:	4b1a      	ldr	r3, [pc, #104]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8101ffe:	220c      	movs	r2, #12
 8102000:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8102002:	4b19      	ldr	r3, [pc, #100]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8102004:	2200      	movs	r2, #0
 8102006:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8102008:	4b17      	ldr	r3, [pc, #92]	; (8102068 <MX_USART3_UART_Init+0x90>)
 810200a:	2200      	movs	r2, #0
 810200c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810200e:	4b16      	ldr	r3, [pc, #88]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8102010:	2200      	movs	r2, #0
 8102012:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8102014:	4b14      	ldr	r3, [pc, #80]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8102016:	2200      	movs	r2, #0
 8102018:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810201a:	4b13      	ldr	r3, [pc, #76]	; (8102068 <MX_USART3_UART_Init+0x90>)
 810201c:	2200      	movs	r2, #0
 810201e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8102020:	4811      	ldr	r0, [pc, #68]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8102022:	f005 fe57 	bl	8107cd4 <HAL_UART_Init>
 8102026:	4603      	mov	r3, r0
 8102028:	2b00      	cmp	r3, #0
 810202a:	d001      	beq.n	8102030 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 810202c:	f7ff fbcc 	bl	81017c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8102030:	2100      	movs	r1, #0
 8102032:	480d      	ldr	r0, [pc, #52]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8102034:	f006 ffef 	bl	8109016 <HAL_UARTEx_SetTxFifoThreshold>
 8102038:	4603      	mov	r3, r0
 810203a:	2b00      	cmp	r3, #0
 810203c:	d001      	beq.n	8102042 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 810203e:	f7ff fbc3 	bl	81017c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8102042:	2100      	movs	r1, #0
 8102044:	4808      	ldr	r0, [pc, #32]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8102046:	f007 f824 	bl	8109092 <HAL_UARTEx_SetRxFifoThreshold>
 810204a:	4603      	mov	r3, r0
 810204c:	2b00      	cmp	r3, #0
 810204e:	d001      	beq.n	8102054 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8102050:	f7ff fbba 	bl	81017c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8102054:	4804      	ldr	r0, [pc, #16]	; (8102068 <MX_USART3_UART_Init+0x90>)
 8102056:	f006 ffa5 	bl	8108fa4 <HAL_UARTEx_DisableFifoMode>
 810205a:	4603      	mov	r3, r0
 810205c:	2b00      	cmp	r3, #0
 810205e:	d001      	beq.n	8102064 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8102060:	f7ff fbb2 	bl	81017c8 <Error_Handler>
  }

}
 8102064:	bf00      	nop
 8102066:	bd80      	pop	{r7, pc}
 8102068:	1000e208 	.word	0x1000e208
 810206c:	40004800 	.word	0x40004800

08102070 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8102070:	b580      	push	{r7, lr}
 8102072:	b08a      	sub	sp, #40	; 0x28
 8102074:	af00      	add	r7, sp, #0
 8102076:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102078:	f107 0314 	add.w	r3, r7, #20
 810207c:	2200      	movs	r2, #0
 810207e:	601a      	str	r2, [r3, #0]
 8102080:	605a      	str	r2, [r3, #4]
 8102082:	609a      	str	r2, [r3, #8]
 8102084:	60da      	str	r2, [r3, #12]
 8102086:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8102088:	687b      	ldr	r3, [r7, #4]
 810208a:	681b      	ldr	r3, [r3, #0]
 810208c:	4a49      	ldr	r2, [pc, #292]	; (81021b4 <HAL_UART_MspInit+0x144>)
 810208e:	4293      	cmp	r3, r2
 8102090:	f040 808b 	bne.w	81021aa <HAL_UART_MspInit+0x13a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8102094:	4b48      	ldr	r3, [pc, #288]	; (81021b8 <HAL_UART_MspInit+0x148>)
 8102096:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810209a:	4a47      	ldr	r2, [pc, #284]	; (81021b8 <HAL_UART_MspInit+0x148>)
 810209c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 81020a0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81020a4:	4b44      	ldr	r3, [pc, #272]	; (81021b8 <HAL_UART_MspInit+0x148>)
 81020a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81020aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81020ae:	613b      	str	r3, [r7, #16]
 81020b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 81020b2:	4b41      	ldr	r3, [pc, #260]	; (81021b8 <HAL_UART_MspInit+0x148>)
 81020b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020b8:	4a3f      	ldr	r2, [pc, #252]	; (81021b8 <HAL_UART_MspInit+0x148>)
 81020ba:	f043 0308 	orr.w	r3, r3, #8
 81020be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81020c2:	4b3d      	ldr	r3, [pc, #244]	; (81021b8 <HAL_UART_MspInit+0x148>)
 81020c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020c8:	f003 0308 	and.w	r3, r3, #8
 81020cc:	60fb      	str	r3, [r7, #12]
 81020ce:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 81020d0:	f44f 7340 	mov.w	r3, #768	; 0x300
 81020d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81020d6:	2302      	movs	r3, #2
 81020d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81020da:	2300      	movs	r3, #0
 81020dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81020de:	2300      	movs	r3, #0
 81020e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 81020e2:	2307      	movs	r3, #7
 81020e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81020e6:	f107 0314 	add.w	r3, r7, #20
 81020ea:	4619      	mov	r1, r3
 81020ec:	4833      	ldr	r0, [pc, #204]	; (81021bc <HAL_UART_MspInit+0x14c>)
 81020ee:	f002 fd61 	bl	8104bb4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA2_Stream2;
 81020f2:	4b33      	ldr	r3, [pc, #204]	; (81021c0 <HAL_UART_MspInit+0x150>)
 81020f4:	4a33      	ldr	r2, [pc, #204]	; (81021c4 <HAL_UART_MspInit+0x154>)
 81020f6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 81020f8:	4b31      	ldr	r3, [pc, #196]	; (81021c0 <HAL_UART_MspInit+0x150>)
 81020fa:	222d      	movs	r2, #45	; 0x2d
 81020fc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 81020fe:	4b30      	ldr	r3, [pc, #192]	; (81021c0 <HAL_UART_MspInit+0x150>)
 8102100:	2200      	movs	r2, #0
 8102102:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8102104:	4b2e      	ldr	r3, [pc, #184]	; (81021c0 <HAL_UART_MspInit+0x150>)
 8102106:	2200      	movs	r2, #0
 8102108:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 810210a:	4b2d      	ldr	r3, [pc, #180]	; (81021c0 <HAL_UART_MspInit+0x150>)
 810210c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8102110:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8102112:	4b2b      	ldr	r3, [pc, #172]	; (81021c0 <HAL_UART_MspInit+0x150>)
 8102114:	2200      	movs	r2, #0
 8102116:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8102118:	4b29      	ldr	r3, [pc, #164]	; (81021c0 <HAL_UART_MspInit+0x150>)
 810211a:	2200      	movs	r2, #0
 810211c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 810211e:	4b28      	ldr	r3, [pc, #160]	; (81021c0 <HAL_UART_MspInit+0x150>)
 8102120:	2200      	movs	r2, #0
 8102122:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8102124:	4b26      	ldr	r3, [pc, #152]	; (81021c0 <HAL_UART_MspInit+0x150>)
 8102126:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 810212a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 810212c:	4b24      	ldr	r3, [pc, #144]	; (81021c0 <HAL_UART_MspInit+0x150>)
 810212e:	2200      	movs	r2, #0
 8102130:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8102132:	4823      	ldr	r0, [pc, #140]	; (81021c0 <HAL_UART_MspInit+0x150>)
 8102134:	f000 fa24 	bl	8102580 <HAL_DMA_Init>
 8102138:	4603      	mov	r3, r0
 810213a:	2b00      	cmp	r3, #0
 810213c:	d001      	beq.n	8102142 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 810213e:	f7ff fb43 	bl	81017c8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8102142:	687b      	ldr	r3, [r7, #4]
 8102144:	4a1e      	ldr	r2, [pc, #120]	; (81021c0 <HAL_UART_MspInit+0x150>)
 8102146:	679a      	str	r2, [r3, #120]	; 0x78
 8102148:	4a1d      	ldr	r2, [pc, #116]	; (81021c0 <HAL_UART_MspInit+0x150>)
 810214a:	687b      	ldr	r3, [r7, #4]
 810214c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA2_Stream3;
 810214e:	4b1e      	ldr	r3, [pc, #120]	; (81021c8 <HAL_UART_MspInit+0x158>)
 8102150:	4a1e      	ldr	r2, [pc, #120]	; (81021cc <HAL_UART_MspInit+0x15c>)
 8102152:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8102154:	4b1c      	ldr	r3, [pc, #112]	; (81021c8 <HAL_UART_MspInit+0x158>)
 8102156:	222e      	movs	r2, #46	; 0x2e
 8102158:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 810215a:	4b1b      	ldr	r3, [pc, #108]	; (81021c8 <HAL_UART_MspInit+0x158>)
 810215c:	2240      	movs	r2, #64	; 0x40
 810215e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8102160:	4b19      	ldr	r3, [pc, #100]	; (81021c8 <HAL_UART_MspInit+0x158>)
 8102162:	2200      	movs	r2, #0
 8102164:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8102166:	4b18      	ldr	r3, [pc, #96]	; (81021c8 <HAL_UART_MspInit+0x158>)
 8102168:	f44f 6280 	mov.w	r2, #1024	; 0x400
 810216c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 810216e:	4b16      	ldr	r3, [pc, #88]	; (81021c8 <HAL_UART_MspInit+0x158>)
 8102170:	2200      	movs	r2, #0
 8102172:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8102174:	4b14      	ldr	r3, [pc, #80]	; (81021c8 <HAL_UART_MspInit+0x158>)
 8102176:	2200      	movs	r2, #0
 8102178:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 810217a:	4b13      	ldr	r3, [pc, #76]	; (81021c8 <HAL_UART_MspInit+0x158>)
 810217c:	2200      	movs	r2, #0
 810217e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8102180:	4b11      	ldr	r3, [pc, #68]	; (81021c8 <HAL_UART_MspInit+0x158>)
 8102182:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8102186:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8102188:	4b0f      	ldr	r3, [pc, #60]	; (81021c8 <HAL_UART_MspInit+0x158>)
 810218a:	2200      	movs	r2, #0
 810218c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 810218e:	480e      	ldr	r0, [pc, #56]	; (81021c8 <HAL_UART_MspInit+0x158>)
 8102190:	f000 f9f6 	bl	8102580 <HAL_DMA_Init>
 8102194:	4603      	mov	r3, r0
 8102196:	2b00      	cmp	r3, #0
 8102198:	d001      	beq.n	810219e <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 810219a:	f7ff fb15 	bl	81017c8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 810219e:	687b      	ldr	r3, [r7, #4]
 81021a0:	4a09      	ldr	r2, [pc, #36]	; (81021c8 <HAL_UART_MspInit+0x158>)
 81021a2:	675a      	str	r2, [r3, #116]	; 0x74
 81021a4:	4a08      	ldr	r2, [pc, #32]	; (81021c8 <HAL_UART_MspInit+0x158>)
 81021a6:	687b      	ldr	r3, [r7, #4]
 81021a8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 81021aa:	bf00      	nop
 81021ac:	3728      	adds	r7, #40	; 0x28
 81021ae:	46bd      	mov	sp, r7
 81021b0:	bd80      	pop	{r7, pc}
 81021b2:	bf00      	nop
 81021b4:	40004800 	.word	0x40004800
 81021b8:	58024400 	.word	0x58024400
 81021bc:	58020c00 	.word	0x58020c00
 81021c0:	1000e190 	.word	0x1000e190
 81021c4:	40020440 	.word	0x40020440
 81021c8:	1000e294 	.word	0x1000e294
 81021cc:	40020458 	.word	0x40020458

081021d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 81021d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102208 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 81021d4:	f7fe ffa0 	bl	8101118 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 81021d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 81021da:	e003      	b.n	81021e4 <LoopCopyDataInit>

081021dc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 81021dc:	4b0b      	ldr	r3, [pc, #44]	; (810220c <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 81021de:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 81021e0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 81021e2:	3104      	adds	r1, #4

081021e4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 81021e4:	480a      	ldr	r0, [pc, #40]	; (8102210 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 81021e6:	4b0b      	ldr	r3, [pc, #44]	; (8102214 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 81021e8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 81021ea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 81021ec:	d3f6      	bcc.n	81021dc <CopyDataInit>
  ldr  r2, =_sbss
 81021ee:	4a0a      	ldr	r2, [pc, #40]	; (8102218 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 81021f0:	e002      	b.n	81021f8 <LoopFillZerobss>

081021f2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 81021f2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 81021f4:	f842 3b04 	str.w	r3, [r2], #4

081021f8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 81021f8:	4b08      	ldr	r3, [pc, #32]	; (810221c <LoopFillZerobss+0x24>)
  cmp  r2, r3
 81021fa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 81021fc:	d3f9      	bcc.n	81021f2 <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 81021fe:	f00f ffb5 	bl	811216c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8102202:	f7ff fa77 	bl	81016f4 <main>
  bx  lr    
 8102206:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102208:	10048000 	.word	0x10048000
  ldr  r3, =_sidata
 810220c:	081162ac 	.word	0x081162ac
  ldr  r0, =_sdata
 8102210:	10000000 	.word	0x10000000
  ldr  r3, =_edata
 8102214:	10000210 	.word	0x10000210
  ldr  r2, =_sbss
 8102218:	10000210 	.word	0x10000210
  ldr  r3, = _ebss
 810221c:	1000e784 	.word	0x1000e784

08102220 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8102220:	e7fe      	b.n	8102220 <ADC3_IRQHandler>
	...

08102224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8102224:	b580      	push	{r7, lr}
 8102226:	b082      	sub	sp, #8
 8102228:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 810222a:	4b28      	ldr	r3, [pc, #160]	; (81022cc <HAL_Init+0xa8>)
 810222c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102230:	4a26      	ldr	r2, [pc, #152]	; (81022cc <HAL_Init+0xa8>)
 8102232:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8102236:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810223a:	4b24      	ldr	r3, [pc, #144]	; (81022cc <HAL_Init+0xa8>)
 810223c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102240:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102244:	603b      	str	r3, [r7, #0]
 8102246:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102248:	4b21      	ldr	r3, [pc, #132]	; (81022d0 <HAL_Init+0xac>)
 810224a:	681b      	ldr	r3, [r3, #0]
 810224c:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8102250:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102254:	4a1e      	ldr	r2, [pc, #120]	; (81022d0 <HAL_Init+0xac>)
 8102256:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 810225a:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 810225c:	4b1c      	ldr	r3, [pc, #112]	; (81022d0 <HAL_Init+0xac>)
 810225e:	681b      	ldr	r3, [r3, #0]
 8102260:	4a1b      	ldr	r2, [pc, #108]	; (81022d0 <HAL_Init+0xac>)
 8102262:	f043 0301 	orr.w	r3, r3, #1
 8102266:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8102268:	2003      	movs	r0, #3
 810226a:	f000 f93d 	bl	81024e8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810226e:	f004 fa03 	bl	8106678 <HAL_RCC_GetSysClockFreq>
 8102272:	4601      	mov	r1, r0
 8102274:	4b15      	ldr	r3, [pc, #84]	; (81022cc <HAL_Init+0xa8>)
 8102276:	699b      	ldr	r3, [r3, #24]
 8102278:	0a1b      	lsrs	r3, r3, #8
 810227a:	f003 030f 	and.w	r3, r3, #15
 810227e:	4a15      	ldr	r2, [pc, #84]	; (81022d4 <HAL_Init+0xb0>)
 8102280:	5cd3      	ldrb	r3, [r2, r3]
 8102282:	f003 031f 	and.w	r3, r3, #31
 8102286:	fa21 f303 	lsr.w	r3, r1, r3
 810228a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810228c:	4b0f      	ldr	r3, [pc, #60]	; (81022cc <HAL_Init+0xa8>)
 810228e:	699b      	ldr	r3, [r3, #24]
 8102290:	f003 030f 	and.w	r3, r3, #15
 8102294:	4a0f      	ldr	r2, [pc, #60]	; (81022d4 <HAL_Init+0xb0>)
 8102296:	5cd3      	ldrb	r3, [r2, r3]
 8102298:	f003 031f 	and.w	r3, r3, #31
 810229c:	687a      	ldr	r2, [r7, #4]
 810229e:	fa22 f303 	lsr.w	r3, r2, r3
 81022a2:	4a0d      	ldr	r2, [pc, #52]	; (81022d8 <HAL_Init+0xb4>)
 81022a4:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81022a6:	4b0c      	ldr	r3, [pc, #48]	; (81022d8 <HAL_Init+0xb4>)
 81022a8:	681b      	ldr	r3, [r3, #0]
 81022aa:	4a0c      	ldr	r2, [pc, #48]	; (81022dc <HAL_Init+0xb8>)
 81022ac:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81022ae:	2000      	movs	r0, #0
 81022b0:	f7ff fd18 	bl	8101ce4 <HAL_InitTick>
 81022b4:	4603      	mov	r3, r0
 81022b6:	2b00      	cmp	r3, #0
 81022b8:	d001      	beq.n	81022be <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81022ba:	2301      	movs	r3, #1
 81022bc:	e002      	b.n	81022c4 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81022be:	f7ff fcf3 	bl	8101ca8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81022c2:	2300      	movs	r3, #0
}
 81022c4:	4618      	mov	r0, r3
 81022c6:	3708      	adds	r7, #8
 81022c8:	46bd      	mov	sp, r7
 81022ca:	bd80      	pop	{r7, pc}
 81022cc:	58024400 	.word	0x58024400
 81022d0:	40024400 	.word	0x40024400
 81022d4:	081158ac 	.word	0x081158ac
 81022d8:	10000004 	.word	0x10000004
 81022dc:	10000000 	.word	0x10000000

081022e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81022e0:	b480      	push	{r7}
 81022e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81022e4:	4b06      	ldr	r3, [pc, #24]	; (8102300 <HAL_IncTick+0x20>)
 81022e6:	781b      	ldrb	r3, [r3, #0]
 81022e8:	461a      	mov	r2, r3
 81022ea:	4b06      	ldr	r3, [pc, #24]	; (8102304 <HAL_IncTick+0x24>)
 81022ec:	681b      	ldr	r3, [r3, #0]
 81022ee:	4413      	add	r3, r2
 81022f0:	4a04      	ldr	r2, [pc, #16]	; (8102304 <HAL_IncTick+0x24>)
 81022f2:	6013      	str	r3, [r2, #0]
}
 81022f4:	bf00      	nop
 81022f6:	46bd      	mov	sp, r7
 81022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022fc:	4770      	bx	lr
 81022fe:	bf00      	nop
 8102300:	1000000c 	.word	0x1000000c
 8102304:	1000e30c 	.word	0x1000e30c

08102308 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102308:	b480      	push	{r7}
 810230a:	af00      	add	r7, sp, #0
  return uwTick;
 810230c:	4b03      	ldr	r3, [pc, #12]	; (810231c <HAL_GetTick+0x14>)
 810230e:	681b      	ldr	r3, [r3, #0]
}
 8102310:	4618      	mov	r0, r3
 8102312:	46bd      	mov	sp, r7
 8102314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102318:	4770      	bx	lr
 810231a:	bf00      	nop
 810231c:	1000e30c 	.word	0x1000e30c

08102320 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102320:	b580      	push	{r7, lr}
 8102322:	b084      	sub	sp, #16
 8102324:	af00      	add	r7, sp, #0
 8102326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102328:	f7ff ffee 	bl	8102308 <HAL_GetTick>
 810232c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810232e:	687b      	ldr	r3, [r7, #4]
 8102330:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8102332:	68fb      	ldr	r3, [r7, #12]
 8102334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102338:	d005      	beq.n	8102346 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810233a:	4b09      	ldr	r3, [pc, #36]	; (8102360 <HAL_Delay+0x40>)
 810233c:	781b      	ldrb	r3, [r3, #0]
 810233e:	461a      	mov	r2, r3
 8102340:	68fb      	ldr	r3, [r7, #12]
 8102342:	4413      	add	r3, r2
 8102344:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102346:	bf00      	nop
 8102348:	f7ff ffde 	bl	8102308 <HAL_GetTick>
 810234c:	4602      	mov	r2, r0
 810234e:	68bb      	ldr	r3, [r7, #8]
 8102350:	1ad3      	subs	r3, r2, r3
 8102352:	68fa      	ldr	r2, [r7, #12]
 8102354:	429a      	cmp	r2, r3
 8102356:	d8f7      	bhi.n	8102348 <HAL_Delay+0x28>
  {
  }
}
 8102358:	bf00      	nop
 810235a:	3710      	adds	r7, #16
 810235c:	46bd      	mov	sp, r7
 810235e:	bd80      	pop	{r7, pc}
 8102360:	1000000c 	.word	0x1000000c

08102364 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102364:	b480      	push	{r7}
 8102366:	b085      	sub	sp, #20
 8102368:	af00      	add	r7, sp, #0
 810236a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 810236c:	687b      	ldr	r3, [r7, #4]
 810236e:	f003 0307 	and.w	r3, r3, #7
 8102372:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102374:	4b0c      	ldr	r3, [pc, #48]	; (81023a8 <__NVIC_SetPriorityGrouping+0x44>)
 8102376:	68db      	ldr	r3, [r3, #12]
 8102378:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810237a:	68ba      	ldr	r2, [r7, #8]
 810237c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8102380:	4013      	ands	r3, r2
 8102382:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102384:	68fb      	ldr	r3, [r7, #12]
 8102386:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102388:	68bb      	ldr	r3, [r7, #8]
 810238a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 810238c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8102390:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8102396:	4a04      	ldr	r2, [pc, #16]	; (81023a8 <__NVIC_SetPriorityGrouping+0x44>)
 8102398:	68bb      	ldr	r3, [r7, #8]
 810239a:	60d3      	str	r3, [r2, #12]
}
 810239c:	bf00      	nop
 810239e:	3714      	adds	r7, #20
 81023a0:	46bd      	mov	sp, r7
 81023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023a6:	4770      	bx	lr
 81023a8:	e000ed00 	.word	0xe000ed00

081023ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81023ac:	b480      	push	{r7}
 81023ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81023b0:	4b04      	ldr	r3, [pc, #16]	; (81023c4 <__NVIC_GetPriorityGrouping+0x18>)
 81023b2:	68db      	ldr	r3, [r3, #12]
 81023b4:	0a1b      	lsrs	r3, r3, #8
 81023b6:	f003 0307 	and.w	r3, r3, #7
}
 81023ba:	4618      	mov	r0, r3
 81023bc:	46bd      	mov	sp, r7
 81023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023c2:	4770      	bx	lr
 81023c4:	e000ed00 	.word	0xe000ed00

081023c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81023c8:	b480      	push	{r7}
 81023ca:	b083      	sub	sp, #12
 81023cc:	af00      	add	r7, sp, #0
 81023ce:	4603      	mov	r3, r0
 81023d0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81023d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81023d6:	2b00      	cmp	r3, #0
 81023d8:	db0b      	blt.n	81023f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81023da:	88fb      	ldrh	r3, [r7, #6]
 81023dc:	f003 021f 	and.w	r2, r3, #31
 81023e0:	4907      	ldr	r1, [pc, #28]	; (8102400 <__NVIC_EnableIRQ+0x38>)
 81023e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81023e6:	095b      	lsrs	r3, r3, #5
 81023e8:	2001      	movs	r0, #1
 81023ea:	fa00 f202 	lsl.w	r2, r0, r2
 81023ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 81023f2:	bf00      	nop
 81023f4:	370c      	adds	r7, #12
 81023f6:	46bd      	mov	sp, r7
 81023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023fc:	4770      	bx	lr
 81023fe:	bf00      	nop
 8102400:	e000e100 	.word	0xe000e100

08102404 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102404:	b480      	push	{r7}
 8102406:	b083      	sub	sp, #12
 8102408:	af00      	add	r7, sp, #0
 810240a:	4603      	mov	r3, r0
 810240c:	6039      	str	r1, [r7, #0]
 810240e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102410:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102414:	2b00      	cmp	r3, #0
 8102416:	db0a      	blt.n	810242e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102418:	683b      	ldr	r3, [r7, #0]
 810241a:	b2da      	uxtb	r2, r3
 810241c:	490c      	ldr	r1, [pc, #48]	; (8102450 <__NVIC_SetPriority+0x4c>)
 810241e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102422:	0112      	lsls	r2, r2, #4
 8102424:	b2d2      	uxtb	r2, r2
 8102426:	440b      	add	r3, r1
 8102428:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 810242c:	e00a      	b.n	8102444 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810242e:	683b      	ldr	r3, [r7, #0]
 8102430:	b2da      	uxtb	r2, r3
 8102432:	4908      	ldr	r1, [pc, #32]	; (8102454 <__NVIC_SetPriority+0x50>)
 8102434:	88fb      	ldrh	r3, [r7, #6]
 8102436:	f003 030f 	and.w	r3, r3, #15
 810243a:	3b04      	subs	r3, #4
 810243c:	0112      	lsls	r2, r2, #4
 810243e:	b2d2      	uxtb	r2, r2
 8102440:	440b      	add	r3, r1
 8102442:	761a      	strb	r2, [r3, #24]
}
 8102444:	bf00      	nop
 8102446:	370c      	adds	r7, #12
 8102448:	46bd      	mov	sp, r7
 810244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810244e:	4770      	bx	lr
 8102450:	e000e100 	.word	0xe000e100
 8102454:	e000ed00 	.word	0xe000ed00

08102458 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102458:	b480      	push	{r7}
 810245a:	b089      	sub	sp, #36	; 0x24
 810245c:	af00      	add	r7, sp, #0
 810245e:	60f8      	str	r0, [r7, #12]
 8102460:	60b9      	str	r1, [r7, #8]
 8102462:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8102464:	68fb      	ldr	r3, [r7, #12]
 8102466:	f003 0307 	and.w	r3, r3, #7
 810246a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 810246c:	69fb      	ldr	r3, [r7, #28]
 810246e:	f1c3 0307 	rsb	r3, r3, #7
 8102472:	2b04      	cmp	r3, #4
 8102474:	bf28      	it	cs
 8102476:	2304      	movcs	r3, #4
 8102478:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810247a:	69fb      	ldr	r3, [r7, #28]
 810247c:	3304      	adds	r3, #4
 810247e:	2b06      	cmp	r3, #6
 8102480:	d902      	bls.n	8102488 <NVIC_EncodePriority+0x30>
 8102482:	69fb      	ldr	r3, [r7, #28]
 8102484:	3b03      	subs	r3, #3
 8102486:	e000      	b.n	810248a <NVIC_EncodePriority+0x32>
 8102488:	2300      	movs	r3, #0
 810248a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810248c:	f04f 32ff 	mov.w	r2, #4294967295
 8102490:	69bb      	ldr	r3, [r7, #24]
 8102492:	fa02 f303 	lsl.w	r3, r2, r3
 8102496:	43da      	mvns	r2, r3
 8102498:	68bb      	ldr	r3, [r7, #8]
 810249a:	401a      	ands	r2, r3
 810249c:	697b      	ldr	r3, [r7, #20]
 810249e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81024a0:	f04f 31ff 	mov.w	r1, #4294967295
 81024a4:	697b      	ldr	r3, [r7, #20]
 81024a6:	fa01 f303 	lsl.w	r3, r1, r3
 81024aa:	43d9      	mvns	r1, r3
 81024ac:	687b      	ldr	r3, [r7, #4]
 81024ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81024b0:	4313      	orrs	r3, r2
         );
}
 81024b2:	4618      	mov	r0, r3
 81024b4:	3724      	adds	r7, #36	; 0x24
 81024b6:	46bd      	mov	sp, r7
 81024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024bc:	4770      	bx	lr
	...

081024c0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 81024c0:	b480      	push	{r7}
 81024c2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81024c4:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 81024c8:	4b05      	ldr	r3, [pc, #20]	; (81024e0 <__NVIC_SystemReset+0x20>)
 81024ca:	68db      	ldr	r3, [r3, #12]
 81024cc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 81024d0:	4903      	ldr	r1, [pc, #12]	; (81024e0 <__NVIC_SystemReset+0x20>)
 81024d2:	4b04      	ldr	r3, [pc, #16]	; (81024e4 <__NVIC_SystemReset+0x24>)
 81024d4:	4313      	orrs	r3, r2
 81024d6:	60cb      	str	r3, [r1, #12]
 81024d8:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 81024dc:	bf00      	nop
 81024de:	e7fd      	b.n	81024dc <__NVIC_SystemReset+0x1c>
 81024e0:	e000ed00 	.word	0xe000ed00
 81024e4:	05fa0004 	.word	0x05fa0004

081024e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81024e8:	b580      	push	{r7, lr}
 81024ea:	b082      	sub	sp, #8
 81024ec:	af00      	add	r7, sp, #0
 81024ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 81024f0:	6878      	ldr	r0, [r7, #4]
 81024f2:	f7ff ff37 	bl	8102364 <__NVIC_SetPriorityGrouping>
}
 81024f6:	bf00      	nop
 81024f8:	3708      	adds	r7, #8
 81024fa:	46bd      	mov	sp, r7
 81024fc:	bd80      	pop	{r7, pc}

081024fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81024fe:	b580      	push	{r7, lr}
 8102500:	b086      	sub	sp, #24
 8102502:	af00      	add	r7, sp, #0
 8102504:	4603      	mov	r3, r0
 8102506:	60b9      	str	r1, [r7, #8]
 8102508:	607a      	str	r2, [r7, #4]
 810250a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 810250c:	f7ff ff4e 	bl	81023ac <__NVIC_GetPriorityGrouping>
 8102510:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8102512:	687a      	ldr	r2, [r7, #4]
 8102514:	68b9      	ldr	r1, [r7, #8]
 8102516:	6978      	ldr	r0, [r7, #20]
 8102518:	f7ff ff9e 	bl	8102458 <NVIC_EncodePriority>
 810251c:	4602      	mov	r2, r0
 810251e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8102522:	4611      	mov	r1, r2
 8102524:	4618      	mov	r0, r3
 8102526:	f7ff ff6d 	bl	8102404 <__NVIC_SetPriority>
}
 810252a:	bf00      	nop
 810252c:	3718      	adds	r7, #24
 810252e:	46bd      	mov	sp, r7
 8102530:	bd80      	pop	{r7, pc}

08102532 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102532:	b580      	push	{r7, lr}
 8102534:	b082      	sub	sp, #8
 8102536:	af00      	add	r7, sp, #0
 8102538:	4603      	mov	r3, r0
 810253a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 810253c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102540:	4618      	mov	r0, r3
 8102542:	f7ff ff41 	bl	81023c8 <__NVIC_EnableIRQ>
}
 8102546:	bf00      	nop
 8102548:	3708      	adds	r7, #8
 810254a:	46bd      	mov	sp, r7
 810254c:	bd80      	pop	{r7, pc}

0810254e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 810254e:	b580      	push	{r7, lr}
 8102550:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8102552:	f7ff ffb5 	bl	81024c0 <__NVIC_SystemReset>
	...

08102558 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102558:	b480      	push	{r7}
 810255a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 810255c:	4b07      	ldr	r3, [pc, #28]	; (810257c <HAL_GetCurrentCPUID+0x24>)
 810255e:	681b      	ldr	r3, [r3, #0]
 8102560:	091b      	lsrs	r3, r3, #4
 8102562:	f003 030f 	and.w	r3, r3, #15
 8102566:	2b07      	cmp	r3, #7
 8102568:	d101      	bne.n	810256e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810256a:	2303      	movs	r3, #3
 810256c:	e000      	b.n	8102570 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 810256e:	2301      	movs	r3, #1
  }
}
 8102570:	4618      	mov	r0, r3
 8102572:	46bd      	mov	sp, r7
 8102574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102578:	4770      	bx	lr
 810257a:	bf00      	nop
 810257c:	e000ed00 	.word	0xe000ed00

08102580 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8102580:	b580      	push	{r7, lr}
 8102582:	b086      	sub	sp, #24
 8102584:	af00      	add	r7, sp, #0
 8102586:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8102588:	f7ff febe 	bl	8102308 <HAL_GetTick>
 810258c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 810258e:	687b      	ldr	r3, [r7, #4]
 8102590:	2b00      	cmp	r3, #0
 8102592:	d101      	bne.n	8102598 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8102594:	2301      	movs	r3, #1
 8102596:	e314      	b.n	8102bc2 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102598:	687b      	ldr	r3, [r7, #4]
 810259a:	681b      	ldr	r3, [r3, #0]
 810259c:	4a66      	ldr	r2, [pc, #408]	; (8102738 <HAL_DMA_Init+0x1b8>)
 810259e:	4293      	cmp	r3, r2
 81025a0:	d04a      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025a2:	687b      	ldr	r3, [r7, #4]
 81025a4:	681b      	ldr	r3, [r3, #0]
 81025a6:	4a65      	ldr	r2, [pc, #404]	; (810273c <HAL_DMA_Init+0x1bc>)
 81025a8:	4293      	cmp	r3, r2
 81025aa:	d045      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025ac:	687b      	ldr	r3, [r7, #4]
 81025ae:	681b      	ldr	r3, [r3, #0]
 81025b0:	4a63      	ldr	r2, [pc, #396]	; (8102740 <HAL_DMA_Init+0x1c0>)
 81025b2:	4293      	cmp	r3, r2
 81025b4:	d040      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025b6:	687b      	ldr	r3, [r7, #4]
 81025b8:	681b      	ldr	r3, [r3, #0]
 81025ba:	4a62      	ldr	r2, [pc, #392]	; (8102744 <HAL_DMA_Init+0x1c4>)
 81025bc:	4293      	cmp	r3, r2
 81025be:	d03b      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025c0:	687b      	ldr	r3, [r7, #4]
 81025c2:	681b      	ldr	r3, [r3, #0]
 81025c4:	4a60      	ldr	r2, [pc, #384]	; (8102748 <HAL_DMA_Init+0x1c8>)
 81025c6:	4293      	cmp	r3, r2
 81025c8:	d036      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025ca:	687b      	ldr	r3, [r7, #4]
 81025cc:	681b      	ldr	r3, [r3, #0]
 81025ce:	4a5f      	ldr	r2, [pc, #380]	; (810274c <HAL_DMA_Init+0x1cc>)
 81025d0:	4293      	cmp	r3, r2
 81025d2:	d031      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025d4:	687b      	ldr	r3, [r7, #4]
 81025d6:	681b      	ldr	r3, [r3, #0]
 81025d8:	4a5d      	ldr	r2, [pc, #372]	; (8102750 <HAL_DMA_Init+0x1d0>)
 81025da:	4293      	cmp	r3, r2
 81025dc:	d02c      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025de:	687b      	ldr	r3, [r7, #4]
 81025e0:	681b      	ldr	r3, [r3, #0]
 81025e2:	4a5c      	ldr	r2, [pc, #368]	; (8102754 <HAL_DMA_Init+0x1d4>)
 81025e4:	4293      	cmp	r3, r2
 81025e6:	d027      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025e8:	687b      	ldr	r3, [r7, #4]
 81025ea:	681b      	ldr	r3, [r3, #0]
 81025ec:	4a5a      	ldr	r2, [pc, #360]	; (8102758 <HAL_DMA_Init+0x1d8>)
 81025ee:	4293      	cmp	r3, r2
 81025f0:	d022      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025f2:	687b      	ldr	r3, [r7, #4]
 81025f4:	681b      	ldr	r3, [r3, #0]
 81025f6:	4a59      	ldr	r2, [pc, #356]	; (810275c <HAL_DMA_Init+0x1dc>)
 81025f8:	4293      	cmp	r3, r2
 81025fa:	d01d      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 81025fc:	687b      	ldr	r3, [r7, #4]
 81025fe:	681b      	ldr	r3, [r3, #0]
 8102600:	4a57      	ldr	r2, [pc, #348]	; (8102760 <HAL_DMA_Init+0x1e0>)
 8102602:	4293      	cmp	r3, r2
 8102604:	d018      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 8102606:	687b      	ldr	r3, [r7, #4]
 8102608:	681b      	ldr	r3, [r3, #0]
 810260a:	4a56      	ldr	r2, [pc, #344]	; (8102764 <HAL_DMA_Init+0x1e4>)
 810260c:	4293      	cmp	r3, r2
 810260e:	d013      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 8102610:	687b      	ldr	r3, [r7, #4]
 8102612:	681b      	ldr	r3, [r3, #0]
 8102614:	4a54      	ldr	r2, [pc, #336]	; (8102768 <HAL_DMA_Init+0x1e8>)
 8102616:	4293      	cmp	r3, r2
 8102618:	d00e      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 810261a:	687b      	ldr	r3, [r7, #4]
 810261c:	681b      	ldr	r3, [r3, #0]
 810261e:	4a53      	ldr	r2, [pc, #332]	; (810276c <HAL_DMA_Init+0x1ec>)
 8102620:	4293      	cmp	r3, r2
 8102622:	d009      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 8102624:	687b      	ldr	r3, [r7, #4]
 8102626:	681b      	ldr	r3, [r3, #0]
 8102628:	4a51      	ldr	r2, [pc, #324]	; (8102770 <HAL_DMA_Init+0x1f0>)
 810262a:	4293      	cmp	r3, r2
 810262c:	d004      	beq.n	8102638 <HAL_DMA_Init+0xb8>
 810262e:	687b      	ldr	r3, [r7, #4]
 8102630:	681b      	ldr	r3, [r3, #0]
 8102632:	4a50      	ldr	r2, [pc, #320]	; (8102774 <HAL_DMA_Init+0x1f4>)
 8102634:	4293      	cmp	r3, r2
 8102636:	d101      	bne.n	810263c <HAL_DMA_Init+0xbc>
 8102638:	2301      	movs	r3, #1
 810263a:	e000      	b.n	810263e <HAL_DMA_Init+0xbe>
 810263c:	2300      	movs	r3, #0
 810263e:	2b00      	cmp	r3, #0
 8102640:	f000 813b 	beq.w	81028ba <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8102644:	687b      	ldr	r3, [r7, #4]
 8102646:	2200      	movs	r2, #0
 8102648:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 810264c:	687b      	ldr	r3, [r7, #4]
 810264e:	2202      	movs	r2, #2
 8102650:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8102654:	687b      	ldr	r3, [r7, #4]
 8102656:	681b      	ldr	r3, [r3, #0]
 8102658:	4a37      	ldr	r2, [pc, #220]	; (8102738 <HAL_DMA_Init+0x1b8>)
 810265a:	4293      	cmp	r3, r2
 810265c:	d04a      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 810265e:	687b      	ldr	r3, [r7, #4]
 8102660:	681b      	ldr	r3, [r3, #0]
 8102662:	4a36      	ldr	r2, [pc, #216]	; (810273c <HAL_DMA_Init+0x1bc>)
 8102664:	4293      	cmp	r3, r2
 8102666:	d045      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 8102668:	687b      	ldr	r3, [r7, #4]
 810266a:	681b      	ldr	r3, [r3, #0]
 810266c:	4a34      	ldr	r2, [pc, #208]	; (8102740 <HAL_DMA_Init+0x1c0>)
 810266e:	4293      	cmp	r3, r2
 8102670:	d040      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 8102672:	687b      	ldr	r3, [r7, #4]
 8102674:	681b      	ldr	r3, [r3, #0]
 8102676:	4a33      	ldr	r2, [pc, #204]	; (8102744 <HAL_DMA_Init+0x1c4>)
 8102678:	4293      	cmp	r3, r2
 810267a:	d03b      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 810267c:	687b      	ldr	r3, [r7, #4]
 810267e:	681b      	ldr	r3, [r3, #0]
 8102680:	4a31      	ldr	r2, [pc, #196]	; (8102748 <HAL_DMA_Init+0x1c8>)
 8102682:	4293      	cmp	r3, r2
 8102684:	d036      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 8102686:	687b      	ldr	r3, [r7, #4]
 8102688:	681b      	ldr	r3, [r3, #0]
 810268a:	4a30      	ldr	r2, [pc, #192]	; (810274c <HAL_DMA_Init+0x1cc>)
 810268c:	4293      	cmp	r3, r2
 810268e:	d031      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 8102690:	687b      	ldr	r3, [r7, #4]
 8102692:	681b      	ldr	r3, [r3, #0]
 8102694:	4a2e      	ldr	r2, [pc, #184]	; (8102750 <HAL_DMA_Init+0x1d0>)
 8102696:	4293      	cmp	r3, r2
 8102698:	d02c      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 810269a:	687b      	ldr	r3, [r7, #4]
 810269c:	681b      	ldr	r3, [r3, #0]
 810269e:	4a2d      	ldr	r2, [pc, #180]	; (8102754 <HAL_DMA_Init+0x1d4>)
 81026a0:	4293      	cmp	r3, r2
 81026a2:	d027      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 81026a4:	687b      	ldr	r3, [r7, #4]
 81026a6:	681b      	ldr	r3, [r3, #0]
 81026a8:	4a2b      	ldr	r2, [pc, #172]	; (8102758 <HAL_DMA_Init+0x1d8>)
 81026aa:	4293      	cmp	r3, r2
 81026ac:	d022      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 81026ae:	687b      	ldr	r3, [r7, #4]
 81026b0:	681b      	ldr	r3, [r3, #0]
 81026b2:	4a2a      	ldr	r2, [pc, #168]	; (810275c <HAL_DMA_Init+0x1dc>)
 81026b4:	4293      	cmp	r3, r2
 81026b6:	d01d      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 81026b8:	687b      	ldr	r3, [r7, #4]
 81026ba:	681b      	ldr	r3, [r3, #0]
 81026bc:	4a28      	ldr	r2, [pc, #160]	; (8102760 <HAL_DMA_Init+0x1e0>)
 81026be:	4293      	cmp	r3, r2
 81026c0:	d018      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 81026c2:	687b      	ldr	r3, [r7, #4]
 81026c4:	681b      	ldr	r3, [r3, #0]
 81026c6:	4a27      	ldr	r2, [pc, #156]	; (8102764 <HAL_DMA_Init+0x1e4>)
 81026c8:	4293      	cmp	r3, r2
 81026ca:	d013      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 81026cc:	687b      	ldr	r3, [r7, #4]
 81026ce:	681b      	ldr	r3, [r3, #0]
 81026d0:	4a25      	ldr	r2, [pc, #148]	; (8102768 <HAL_DMA_Init+0x1e8>)
 81026d2:	4293      	cmp	r3, r2
 81026d4:	d00e      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 81026d6:	687b      	ldr	r3, [r7, #4]
 81026d8:	681b      	ldr	r3, [r3, #0]
 81026da:	4a24      	ldr	r2, [pc, #144]	; (810276c <HAL_DMA_Init+0x1ec>)
 81026dc:	4293      	cmp	r3, r2
 81026de:	d009      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 81026e0:	687b      	ldr	r3, [r7, #4]
 81026e2:	681b      	ldr	r3, [r3, #0]
 81026e4:	4a22      	ldr	r2, [pc, #136]	; (8102770 <HAL_DMA_Init+0x1f0>)
 81026e6:	4293      	cmp	r3, r2
 81026e8:	d004      	beq.n	81026f4 <HAL_DMA_Init+0x174>
 81026ea:	687b      	ldr	r3, [r7, #4]
 81026ec:	681b      	ldr	r3, [r3, #0]
 81026ee:	4a21      	ldr	r2, [pc, #132]	; (8102774 <HAL_DMA_Init+0x1f4>)
 81026f0:	4293      	cmp	r3, r2
 81026f2:	d108      	bne.n	8102706 <HAL_DMA_Init+0x186>
 81026f4:	687b      	ldr	r3, [r7, #4]
 81026f6:	681b      	ldr	r3, [r3, #0]
 81026f8:	681a      	ldr	r2, [r3, #0]
 81026fa:	687b      	ldr	r3, [r7, #4]
 81026fc:	681b      	ldr	r3, [r3, #0]
 81026fe:	f022 0201 	bic.w	r2, r2, #1
 8102702:	601a      	str	r2, [r3, #0]
 8102704:	e007      	b.n	8102716 <HAL_DMA_Init+0x196>
 8102706:	687b      	ldr	r3, [r7, #4]
 8102708:	681b      	ldr	r3, [r3, #0]
 810270a:	681a      	ldr	r2, [r3, #0]
 810270c:	687b      	ldr	r3, [r7, #4]
 810270e:	681b      	ldr	r3, [r3, #0]
 8102710:	f022 0201 	bic.w	r2, r2, #1
 8102714:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102716:	e02f      	b.n	8102778 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8102718:	f7ff fdf6 	bl	8102308 <HAL_GetTick>
 810271c:	4602      	mov	r2, r0
 810271e:	693b      	ldr	r3, [r7, #16]
 8102720:	1ad3      	subs	r3, r2, r3
 8102722:	2b05      	cmp	r3, #5
 8102724:	d928      	bls.n	8102778 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8102726:	687b      	ldr	r3, [r7, #4]
 8102728:	2220      	movs	r2, #32
 810272a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 810272c:	687b      	ldr	r3, [r7, #4]
 810272e:	2203      	movs	r2, #3
 8102730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8102734:	2301      	movs	r3, #1
 8102736:	e244      	b.n	8102bc2 <HAL_DMA_Init+0x642>
 8102738:	40020010 	.word	0x40020010
 810273c:	40020028 	.word	0x40020028
 8102740:	40020040 	.word	0x40020040
 8102744:	40020058 	.word	0x40020058
 8102748:	40020070 	.word	0x40020070
 810274c:	40020088 	.word	0x40020088
 8102750:	400200a0 	.word	0x400200a0
 8102754:	400200b8 	.word	0x400200b8
 8102758:	40020410 	.word	0x40020410
 810275c:	40020428 	.word	0x40020428
 8102760:	40020440 	.word	0x40020440
 8102764:	40020458 	.word	0x40020458
 8102768:	40020470 	.word	0x40020470
 810276c:	40020488 	.word	0x40020488
 8102770:	400204a0 	.word	0x400204a0
 8102774:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102778:	687b      	ldr	r3, [r7, #4]
 810277a:	681b      	ldr	r3, [r3, #0]
 810277c:	681b      	ldr	r3, [r3, #0]
 810277e:	f003 0301 	and.w	r3, r3, #1
 8102782:	2b00      	cmp	r3, #0
 8102784:	d1c8      	bne.n	8102718 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8102786:	687b      	ldr	r3, [r7, #4]
 8102788:	681b      	ldr	r3, [r3, #0]
 810278a:	681b      	ldr	r3, [r3, #0]
 810278c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 810278e:	697a      	ldr	r2, [r7, #20]
 8102790:	4b84      	ldr	r3, [pc, #528]	; (81029a4 <HAL_DMA_Init+0x424>)
 8102792:	4013      	ands	r3, r2
 8102794:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8102796:	687b      	ldr	r3, [r7, #4]
 8102798:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 810279a:	687b      	ldr	r3, [r7, #4]
 810279c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 810279e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81027a0:	687b      	ldr	r3, [r7, #4]
 81027a2:	691b      	ldr	r3, [r3, #16]
 81027a4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81027a6:	687b      	ldr	r3, [r7, #4]
 81027a8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81027aa:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81027ac:	687b      	ldr	r3, [r7, #4]
 81027ae:	699b      	ldr	r3, [r3, #24]
 81027b0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 81027b2:	687b      	ldr	r3, [r7, #4]
 81027b4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81027b6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 81027b8:	687b      	ldr	r3, [r7, #4]
 81027ba:	6a1b      	ldr	r3, [r3, #32]
 81027bc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 81027be:	697a      	ldr	r2, [r7, #20]
 81027c0:	4313      	orrs	r3, r2
 81027c2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 81027c4:	687b      	ldr	r3, [r7, #4]
 81027c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81027c8:	2b04      	cmp	r3, #4
 81027ca:	d107      	bne.n	81027dc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 81027cc:	687b      	ldr	r3, [r7, #4]
 81027ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81027d0:	687b      	ldr	r3, [r7, #4]
 81027d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81027d4:	4313      	orrs	r3, r2
 81027d6:	697a      	ldr	r2, [r7, #20]
 81027d8:	4313      	orrs	r3, r2
 81027da:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 81027dc:	4b72      	ldr	r3, [pc, #456]	; (81029a8 <HAL_DMA_Init+0x428>)
 81027de:	681b      	ldr	r3, [r3, #0]
 81027e0:	0c1b      	lsrs	r3, r3, #16
 81027e2:	041b      	lsls	r3, r3, #16
 81027e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81027e8:	d328      	bcc.n	810283c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 81027ea:	687b      	ldr	r3, [r7, #4]
 81027ec:	685b      	ldr	r3, [r3, #4]
 81027ee:	2b28      	cmp	r3, #40	; 0x28
 81027f0:	d903      	bls.n	81027fa <HAL_DMA_Init+0x27a>
 81027f2:	687b      	ldr	r3, [r7, #4]
 81027f4:	685b      	ldr	r3, [r3, #4]
 81027f6:	2b2e      	cmp	r3, #46	; 0x2e
 81027f8:	d917      	bls.n	810282a <HAL_DMA_Init+0x2aa>
 81027fa:	687b      	ldr	r3, [r7, #4]
 81027fc:	685b      	ldr	r3, [r3, #4]
 81027fe:	2b3e      	cmp	r3, #62	; 0x3e
 8102800:	d903      	bls.n	810280a <HAL_DMA_Init+0x28a>
 8102802:	687b      	ldr	r3, [r7, #4]
 8102804:	685b      	ldr	r3, [r3, #4]
 8102806:	2b42      	cmp	r3, #66	; 0x42
 8102808:	d90f      	bls.n	810282a <HAL_DMA_Init+0x2aa>
 810280a:	687b      	ldr	r3, [r7, #4]
 810280c:	685b      	ldr	r3, [r3, #4]
 810280e:	2b46      	cmp	r3, #70	; 0x46
 8102810:	d903      	bls.n	810281a <HAL_DMA_Init+0x29a>
 8102812:	687b      	ldr	r3, [r7, #4]
 8102814:	685b      	ldr	r3, [r3, #4]
 8102816:	2b48      	cmp	r3, #72	; 0x48
 8102818:	d907      	bls.n	810282a <HAL_DMA_Init+0x2aa>
 810281a:	687b      	ldr	r3, [r7, #4]
 810281c:	685b      	ldr	r3, [r3, #4]
 810281e:	2b4e      	cmp	r3, #78	; 0x4e
 8102820:	d905      	bls.n	810282e <HAL_DMA_Init+0x2ae>
 8102822:	687b      	ldr	r3, [r7, #4]
 8102824:	685b      	ldr	r3, [r3, #4]
 8102826:	2b52      	cmp	r3, #82	; 0x52
 8102828:	d801      	bhi.n	810282e <HAL_DMA_Init+0x2ae>
 810282a:	2301      	movs	r3, #1
 810282c:	e000      	b.n	8102830 <HAL_DMA_Init+0x2b0>
 810282e:	2300      	movs	r3, #0
 8102830:	2b00      	cmp	r3, #0
 8102832:	d003      	beq.n	810283c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8102834:	697b      	ldr	r3, [r7, #20]
 8102836:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810283a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 810283c:	687b      	ldr	r3, [r7, #4]
 810283e:	681b      	ldr	r3, [r3, #0]
 8102840:	697a      	ldr	r2, [r7, #20]
 8102842:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8102844:	687b      	ldr	r3, [r7, #4]
 8102846:	681b      	ldr	r3, [r3, #0]
 8102848:	695b      	ldr	r3, [r3, #20]
 810284a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 810284c:	697b      	ldr	r3, [r7, #20]
 810284e:	f023 0307 	bic.w	r3, r3, #7
 8102852:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8102854:	687b      	ldr	r3, [r7, #4]
 8102856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102858:	697a      	ldr	r2, [r7, #20]
 810285a:	4313      	orrs	r3, r2
 810285c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 810285e:	687b      	ldr	r3, [r7, #4]
 8102860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102862:	2b04      	cmp	r3, #4
 8102864:	d117      	bne.n	8102896 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8102866:	687b      	ldr	r3, [r7, #4]
 8102868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810286a:	697a      	ldr	r2, [r7, #20]
 810286c:	4313      	orrs	r3, r2
 810286e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8102870:	687b      	ldr	r3, [r7, #4]
 8102872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102874:	2b00      	cmp	r3, #0
 8102876:	d00e      	beq.n	8102896 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8102878:	6878      	ldr	r0, [r7, #4]
 810287a:	f002 f811 	bl	81048a0 <DMA_CheckFifoParam>
 810287e:	4603      	mov	r3, r0
 8102880:	2b00      	cmp	r3, #0
 8102882:	d008      	beq.n	8102896 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8102884:	687b      	ldr	r3, [r7, #4]
 8102886:	2240      	movs	r2, #64	; 0x40
 8102888:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 810288a:	687b      	ldr	r3, [r7, #4]
 810288c:	2201      	movs	r2, #1
 810288e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8102892:	2301      	movs	r3, #1
 8102894:	e195      	b.n	8102bc2 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8102896:	687b      	ldr	r3, [r7, #4]
 8102898:	681b      	ldr	r3, [r3, #0]
 810289a:	697a      	ldr	r2, [r7, #20]
 810289c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 810289e:	6878      	ldr	r0, [r7, #4]
 81028a0:	f001 ff4c 	bl	810473c <DMA_CalcBaseAndBitshift>
 81028a4:	4603      	mov	r3, r0
 81028a6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 81028a8:	687b      	ldr	r3, [r7, #4]
 81028aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81028ac:	f003 031f 	and.w	r3, r3, #31
 81028b0:	223f      	movs	r2, #63	; 0x3f
 81028b2:	409a      	lsls	r2, r3
 81028b4:	68bb      	ldr	r3, [r7, #8]
 81028b6:	609a      	str	r2, [r3, #8]
 81028b8:	e0cb      	b.n	8102a52 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 81028ba:	687b      	ldr	r3, [r7, #4]
 81028bc:	681b      	ldr	r3, [r3, #0]
 81028be:	4a3b      	ldr	r2, [pc, #236]	; (81029ac <HAL_DMA_Init+0x42c>)
 81028c0:	4293      	cmp	r3, r2
 81028c2:	d022      	beq.n	810290a <HAL_DMA_Init+0x38a>
 81028c4:	687b      	ldr	r3, [r7, #4]
 81028c6:	681b      	ldr	r3, [r3, #0]
 81028c8:	4a39      	ldr	r2, [pc, #228]	; (81029b0 <HAL_DMA_Init+0x430>)
 81028ca:	4293      	cmp	r3, r2
 81028cc:	d01d      	beq.n	810290a <HAL_DMA_Init+0x38a>
 81028ce:	687b      	ldr	r3, [r7, #4]
 81028d0:	681b      	ldr	r3, [r3, #0]
 81028d2:	4a38      	ldr	r2, [pc, #224]	; (81029b4 <HAL_DMA_Init+0x434>)
 81028d4:	4293      	cmp	r3, r2
 81028d6:	d018      	beq.n	810290a <HAL_DMA_Init+0x38a>
 81028d8:	687b      	ldr	r3, [r7, #4]
 81028da:	681b      	ldr	r3, [r3, #0]
 81028dc:	4a36      	ldr	r2, [pc, #216]	; (81029b8 <HAL_DMA_Init+0x438>)
 81028de:	4293      	cmp	r3, r2
 81028e0:	d013      	beq.n	810290a <HAL_DMA_Init+0x38a>
 81028e2:	687b      	ldr	r3, [r7, #4]
 81028e4:	681b      	ldr	r3, [r3, #0]
 81028e6:	4a35      	ldr	r2, [pc, #212]	; (81029bc <HAL_DMA_Init+0x43c>)
 81028e8:	4293      	cmp	r3, r2
 81028ea:	d00e      	beq.n	810290a <HAL_DMA_Init+0x38a>
 81028ec:	687b      	ldr	r3, [r7, #4]
 81028ee:	681b      	ldr	r3, [r3, #0]
 81028f0:	4a33      	ldr	r2, [pc, #204]	; (81029c0 <HAL_DMA_Init+0x440>)
 81028f2:	4293      	cmp	r3, r2
 81028f4:	d009      	beq.n	810290a <HAL_DMA_Init+0x38a>
 81028f6:	687b      	ldr	r3, [r7, #4]
 81028f8:	681b      	ldr	r3, [r3, #0]
 81028fa:	4a32      	ldr	r2, [pc, #200]	; (81029c4 <HAL_DMA_Init+0x444>)
 81028fc:	4293      	cmp	r3, r2
 81028fe:	d004      	beq.n	810290a <HAL_DMA_Init+0x38a>
 8102900:	687b      	ldr	r3, [r7, #4]
 8102902:	681b      	ldr	r3, [r3, #0]
 8102904:	4a30      	ldr	r2, [pc, #192]	; (81029c8 <HAL_DMA_Init+0x448>)
 8102906:	4293      	cmp	r3, r2
 8102908:	d101      	bne.n	810290e <HAL_DMA_Init+0x38e>
 810290a:	2301      	movs	r3, #1
 810290c:	e000      	b.n	8102910 <HAL_DMA_Init+0x390>
 810290e:	2300      	movs	r3, #0
 8102910:	2b00      	cmp	r3, #0
 8102912:	f000 8095 	beq.w	8102a40 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8102916:	687b      	ldr	r3, [r7, #4]
 8102918:	681b      	ldr	r3, [r3, #0]
 810291a:	4a24      	ldr	r2, [pc, #144]	; (81029ac <HAL_DMA_Init+0x42c>)
 810291c:	4293      	cmp	r3, r2
 810291e:	d021      	beq.n	8102964 <HAL_DMA_Init+0x3e4>
 8102920:	687b      	ldr	r3, [r7, #4]
 8102922:	681b      	ldr	r3, [r3, #0]
 8102924:	4a22      	ldr	r2, [pc, #136]	; (81029b0 <HAL_DMA_Init+0x430>)
 8102926:	4293      	cmp	r3, r2
 8102928:	d01c      	beq.n	8102964 <HAL_DMA_Init+0x3e4>
 810292a:	687b      	ldr	r3, [r7, #4]
 810292c:	681b      	ldr	r3, [r3, #0]
 810292e:	4a21      	ldr	r2, [pc, #132]	; (81029b4 <HAL_DMA_Init+0x434>)
 8102930:	4293      	cmp	r3, r2
 8102932:	d017      	beq.n	8102964 <HAL_DMA_Init+0x3e4>
 8102934:	687b      	ldr	r3, [r7, #4]
 8102936:	681b      	ldr	r3, [r3, #0]
 8102938:	4a1f      	ldr	r2, [pc, #124]	; (81029b8 <HAL_DMA_Init+0x438>)
 810293a:	4293      	cmp	r3, r2
 810293c:	d012      	beq.n	8102964 <HAL_DMA_Init+0x3e4>
 810293e:	687b      	ldr	r3, [r7, #4]
 8102940:	681b      	ldr	r3, [r3, #0]
 8102942:	4a1e      	ldr	r2, [pc, #120]	; (81029bc <HAL_DMA_Init+0x43c>)
 8102944:	4293      	cmp	r3, r2
 8102946:	d00d      	beq.n	8102964 <HAL_DMA_Init+0x3e4>
 8102948:	687b      	ldr	r3, [r7, #4]
 810294a:	681b      	ldr	r3, [r3, #0]
 810294c:	4a1c      	ldr	r2, [pc, #112]	; (81029c0 <HAL_DMA_Init+0x440>)
 810294e:	4293      	cmp	r3, r2
 8102950:	d008      	beq.n	8102964 <HAL_DMA_Init+0x3e4>
 8102952:	687b      	ldr	r3, [r7, #4]
 8102954:	681b      	ldr	r3, [r3, #0]
 8102956:	4a1b      	ldr	r2, [pc, #108]	; (81029c4 <HAL_DMA_Init+0x444>)
 8102958:	4293      	cmp	r3, r2
 810295a:	d003      	beq.n	8102964 <HAL_DMA_Init+0x3e4>
 810295c:	687b      	ldr	r3, [r7, #4]
 810295e:	681b      	ldr	r3, [r3, #0]
 8102960:	4a19      	ldr	r2, [pc, #100]	; (81029c8 <HAL_DMA_Init+0x448>)
 8102962:	4293      	cmp	r3, r2
 8102964:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8102966:	687b      	ldr	r3, [r7, #4]
 8102968:	2200      	movs	r2, #0
 810296a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 810296e:	687b      	ldr	r3, [r7, #4]
 8102970:	2202      	movs	r2, #2
 8102972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8102976:	687b      	ldr	r3, [r7, #4]
 8102978:	681b      	ldr	r3, [r3, #0]
 810297a:	681b      	ldr	r3, [r3, #0]
 810297c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 810297e:	697b      	ldr	r3, [r7, #20]
 8102980:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 8102984:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8102988:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 810298a:	687b      	ldr	r3, [r7, #4]
 810298c:	689b      	ldr	r3, [r3, #8]
 810298e:	2b40      	cmp	r3, #64	; 0x40
 8102990:	d01c      	beq.n	81029cc <HAL_DMA_Init+0x44c>
 8102992:	687b      	ldr	r3, [r7, #4]
 8102994:	689b      	ldr	r3, [r3, #8]
 8102996:	2b80      	cmp	r3, #128	; 0x80
 8102998:	d102      	bne.n	81029a0 <HAL_DMA_Init+0x420>
 810299a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 810299e:	e016      	b.n	81029ce <HAL_DMA_Init+0x44e>
 81029a0:	2300      	movs	r3, #0
 81029a2:	e014      	b.n	81029ce <HAL_DMA_Init+0x44e>
 81029a4:	fe10803f 	.word	0xfe10803f
 81029a8:	5c001000 	.word	0x5c001000
 81029ac:	58025408 	.word	0x58025408
 81029b0:	5802541c 	.word	0x5802541c
 81029b4:	58025430 	.word	0x58025430
 81029b8:	58025444 	.word	0x58025444
 81029bc:	58025458 	.word	0x58025458
 81029c0:	5802546c 	.word	0x5802546c
 81029c4:	58025480 	.word	0x58025480
 81029c8:	58025494 	.word	0x58025494
 81029cc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 81029ce:	687a      	ldr	r2, [r7, #4]
 81029d0:	68d2      	ldr	r2, [r2, #12]
 81029d2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81029d4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 81029d6:	687b      	ldr	r3, [r7, #4]
 81029d8:	691b      	ldr	r3, [r3, #16]
 81029da:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 81029dc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 81029de:	687b      	ldr	r3, [r7, #4]
 81029e0:	695b      	ldr	r3, [r3, #20]
 81029e2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 81029e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 81029e6:	687b      	ldr	r3, [r7, #4]
 81029e8:	699b      	ldr	r3, [r3, #24]
 81029ea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 81029ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 81029ee:	687b      	ldr	r3, [r7, #4]
 81029f0:	69db      	ldr	r3, [r3, #28]
 81029f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 81029f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 81029f6:	687b      	ldr	r3, [r7, #4]
 81029f8:	6a1b      	ldr	r3, [r3, #32]
 81029fa:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 81029fc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81029fe:	697a      	ldr	r2, [r7, #20]
 8102a00:	4313      	orrs	r3, r2
 8102a02:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8102a04:	687b      	ldr	r3, [r7, #4]
 8102a06:	681b      	ldr	r3, [r3, #0]
 8102a08:	697a      	ldr	r2, [r7, #20]
 8102a0a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8102a0c:	687b      	ldr	r3, [r7, #4]
 8102a0e:	681b      	ldr	r3, [r3, #0]
 8102a10:	461a      	mov	r2, r3
 8102a12:	4b6e      	ldr	r3, [pc, #440]	; (8102bcc <HAL_DMA_Init+0x64c>)
 8102a14:	4413      	add	r3, r2
 8102a16:	4a6e      	ldr	r2, [pc, #440]	; (8102bd0 <HAL_DMA_Init+0x650>)
 8102a18:	fba2 2303 	umull	r2, r3, r2, r3
 8102a1c:	091b      	lsrs	r3, r3, #4
 8102a1e:	009a      	lsls	r2, r3, #2
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8102a24:	6878      	ldr	r0, [r7, #4]
 8102a26:	f001 fe89 	bl	810473c <DMA_CalcBaseAndBitshift>
 8102a2a:	4603      	mov	r3, r0
 8102a2c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8102a2e:	687b      	ldr	r3, [r7, #4]
 8102a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102a32:	f003 031f 	and.w	r3, r3, #31
 8102a36:	2201      	movs	r2, #1
 8102a38:	409a      	lsls	r2, r3
 8102a3a:	68fb      	ldr	r3, [r7, #12]
 8102a3c:	605a      	str	r2, [r3, #4]
 8102a3e:	e008      	b.n	8102a52 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8102a40:	687b      	ldr	r3, [r7, #4]
 8102a42:	2240      	movs	r2, #64	; 0x40
 8102a44:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8102a46:	687b      	ldr	r3, [r7, #4]
 8102a48:	2203      	movs	r2, #3
 8102a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8102a4e:	2301      	movs	r3, #1
 8102a50:	e0b7      	b.n	8102bc2 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102a52:	687b      	ldr	r3, [r7, #4]
 8102a54:	681b      	ldr	r3, [r3, #0]
 8102a56:	4a5f      	ldr	r2, [pc, #380]	; (8102bd4 <HAL_DMA_Init+0x654>)
 8102a58:	4293      	cmp	r3, r2
 8102a5a:	d072      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102a5c:	687b      	ldr	r3, [r7, #4]
 8102a5e:	681b      	ldr	r3, [r3, #0]
 8102a60:	4a5d      	ldr	r2, [pc, #372]	; (8102bd8 <HAL_DMA_Init+0x658>)
 8102a62:	4293      	cmp	r3, r2
 8102a64:	d06d      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102a66:	687b      	ldr	r3, [r7, #4]
 8102a68:	681b      	ldr	r3, [r3, #0]
 8102a6a:	4a5c      	ldr	r2, [pc, #368]	; (8102bdc <HAL_DMA_Init+0x65c>)
 8102a6c:	4293      	cmp	r3, r2
 8102a6e:	d068      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102a70:	687b      	ldr	r3, [r7, #4]
 8102a72:	681b      	ldr	r3, [r3, #0]
 8102a74:	4a5a      	ldr	r2, [pc, #360]	; (8102be0 <HAL_DMA_Init+0x660>)
 8102a76:	4293      	cmp	r3, r2
 8102a78:	d063      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102a7a:	687b      	ldr	r3, [r7, #4]
 8102a7c:	681b      	ldr	r3, [r3, #0]
 8102a7e:	4a59      	ldr	r2, [pc, #356]	; (8102be4 <HAL_DMA_Init+0x664>)
 8102a80:	4293      	cmp	r3, r2
 8102a82:	d05e      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102a84:	687b      	ldr	r3, [r7, #4]
 8102a86:	681b      	ldr	r3, [r3, #0]
 8102a88:	4a57      	ldr	r2, [pc, #348]	; (8102be8 <HAL_DMA_Init+0x668>)
 8102a8a:	4293      	cmp	r3, r2
 8102a8c:	d059      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102a8e:	687b      	ldr	r3, [r7, #4]
 8102a90:	681b      	ldr	r3, [r3, #0]
 8102a92:	4a56      	ldr	r2, [pc, #344]	; (8102bec <HAL_DMA_Init+0x66c>)
 8102a94:	4293      	cmp	r3, r2
 8102a96:	d054      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102a98:	687b      	ldr	r3, [r7, #4]
 8102a9a:	681b      	ldr	r3, [r3, #0]
 8102a9c:	4a54      	ldr	r2, [pc, #336]	; (8102bf0 <HAL_DMA_Init+0x670>)
 8102a9e:	4293      	cmp	r3, r2
 8102aa0:	d04f      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102aa2:	687b      	ldr	r3, [r7, #4]
 8102aa4:	681b      	ldr	r3, [r3, #0]
 8102aa6:	4a53      	ldr	r2, [pc, #332]	; (8102bf4 <HAL_DMA_Init+0x674>)
 8102aa8:	4293      	cmp	r3, r2
 8102aaa:	d04a      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102aac:	687b      	ldr	r3, [r7, #4]
 8102aae:	681b      	ldr	r3, [r3, #0]
 8102ab0:	4a51      	ldr	r2, [pc, #324]	; (8102bf8 <HAL_DMA_Init+0x678>)
 8102ab2:	4293      	cmp	r3, r2
 8102ab4:	d045      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102ab6:	687b      	ldr	r3, [r7, #4]
 8102ab8:	681b      	ldr	r3, [r3, #0]
 8102aba:	4a50      	ldr	r2, [pc, #320]	; (8102bfc <HAL_DMA_Init+0x67c>)
 8102abc:	4293      	cmp	r3, r2
 8102abe:	d040      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102ac0:	687b      	ldr	r3, [r7, #4]
 8102ac2:	681b      	ldr	r3, [r3, #0]
 8102ac4:	4a4e      	ldr	r2, [pc, #312]	; (8102c00 <HAL_DMA_Init+0x680>)
 8102ac6:	4293      	cmp	r3, r2
 8102ac8:	d03b      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102aca:	687b      	ldr	r3, [r7, #4]
 8102acc:	681b      	ldr	r3, [r3, #0]
 8102ace:	4a4d      	ldr	r2, [pc, #308]	; (8102c04 <HAL_DMA_Init+0x684>)
 8102ad0:	4293      	cmp	r3, r2
 8102ad2:	d036      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102ad4:	687b      	ldr	r3, [r7, #4]
 8102ad6:	681b      	ldr	r3, [r3, #0]
 8102ad8:	4a4b      	ldr	r2, [pc, #300]	; (8102c08 <HAL_DMA_Init+0x688>)
 8102ada:	4293      	cmp	r3, r2
 8102adc:	d031      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102ade:	687b      	ldr	r3, [r7, #4]
 8102ae0:	681b      	ldr	r3, [r3, #0]
 8102ae2:	4a4a      	ldr	r2, [pc, #296]	; (8102c0c <HAL_DMA_Init+0x68c>)
 8102ae4:	4293      	cmp	r3, r2
 8102ae6:	d02c      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102ae8:	687b      	ldr	r3, [r7, #4]
 8102aea:	681b      	ldr	r3, [r3, #0]
 8102aec:	4a48      	ldr	r2, [pc, #288]	; (8102c10 <HAL_DMA_Init+0x690>)
 8102aee:	4293      	cmp	r3, r2
 8102af0:	d027      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102af2:	687b      	ldr	r3, [r7, #4]
 8102af4:	681b      	ldr	r3, [r3, #0]
 8102af6:	4a47      	ldr	r2, [pc, #284]	; (8102c14 <HAL_DMA_Init+0x694>)
 8102af8:	4293      	cmp	r3, r2
 8102afa:	d022      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102afc:	687b      	ldr	r3, [r7, #4]
 8102afe:	681b      	ldr	r3, [r3, #0]
 8102b00:	4a45      	ldr	r2, [pc, #276]	; (8102c18 <HAL_DMA_Init+0x698>)
 8102b02:	4293      	cmp	r3, r2
 8102b04:	d01d      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102b06:	687b      	ldr	r3, [r7, #4]
 8102b08:	681b      	ldr	r3, [r3, #0]
 8102b0a:	4a44      	ldr	r2, [pc, #272]	; (8102c1c <HAL_DMA_Init+0x69c>)
 8102b0c:	4293      	cmp	r3, r2
 8102b0e:	d018      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	681b      	ldr	r3, [r3, #0]
 8102b14:	4a42      	ldr	r2, [pc, #264]	; (8102c20 <HAL_DMA_Init+0x6a0>)
 8102b16:	4293      	cmp	r3, r2
 8102b18:	d013      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102b1a:	687b      	ldr	r3, [r7, #4]
 8102b1c:	681b      	ldr	r3, [r3, #0]
 8102b1e:	4a41      	ldr	r2, [pc, #260]	; (8102c24 <HAL_DMA_Init+0x6a4>)
 8102b20:	4293      	cmp	r3, r2
 8102b22:	d00e      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102b24:	687b      	ldr	r3, [r7, #4]
 8102b26:	681b      	ldr	r3, [r3, #0]
 8102b28:	4a3f      	ldr	r2, [pc, #252]	; (8102c28 <HAL_DMA_Init+0x6a8>)
 8102b2a:	4293      	cmp	r3, r2
 8102b2c:	d009      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102b2e:	687b      	ldr	r3, [r7, #4]
 8102b30:	681b      	ldr	r3, [r3, #0]
 8102b32:	4a3e      	ldr	r2, [pc, #248]	; (8102c2c <HAL_DMA_Init+0x6ac>)
 8102b34:	4293      	cmp	r3, r2
 8102b36:	d004      	beq.n	8102b42 <HAL_DMA_Init+0x5c2>
 8102b38:	687b      	ldr	r3, [r7, #4]
 8102b3a:	681b      	ldr	r3, [r3, #0]
 8102b3c:	4a3c      	ldr	r2, [pc, #240]	; (8102c30 <HAL_DMA_Init+0x6b0>)
 8102b3e:	4293      	cmp	r3, r2
 8102b40:	d101      	bne.n	8102b46 <HAL_DMA_Init+0x5c6>
 8102b42:	2301      	movs	r3, #1
 8102b44:	e000      	b.n	8102b48 <HAL_DMA_Init+0x5c8>
 8102b46:	2300      	movs	r3, #0
 8102b48:	2b00      	cmp	r3, #0
 8102b4a:	d032      	beq.n	8102bb2 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8102b4c:	6878      	ldr	r0, [r7, #4]
 8102b4e:	f001 ff23 	bl	8104998 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8102b52:	687b      	ldr	r3, [r7, #4]
 8102b54:	689b      	ldr	r3, [r3, #8]
 8102b56:	2b80      	cmp	r3, #128	; 0x80
 8102b58:	d102      	bne.n	8102b60 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8102b5a:	687b      	ldr	r3, [r7, #4]
 8102b5c:	2200      	movs	r2, #0
 8102b5e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8102b60:	687b      	ldr	r3, [r7, #4]
 8102b62:	685a      	ldr	r2, [r3, #4]
 8102b64:	687b      	ldr	r3, [r7, #4]
 8102b66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102b68:	b2d2      	uxtb	r2, r2
 8102b6a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8102b6c:	687b      	ldr	r3, [r7, #4]
 8102b6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102b70:	687a      	ldr	r2, [r7, #4]
 8102b72:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8102b74:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8102b76:	687b      	ldr	r3, [r7, #4]
 8102b78:	685b      	ldr	r3, [r3, #4]
 8102b7a:	2b00      	cmp	r3, #0
 8102b7c:	d010      	beq.n	8102ba0 <HAL_DMA_Init+0x620>
 8102b7e:	687b      	ldr	r3, [r7, #4]
 8102b80:	685b      	ldr	r3, [r3, #4]
 8102b82:	2b08      	cmp	r3, #8
 8102b84:	d80c      	bhi.n	8102ba0 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8102b86:	6878      	ldr	r0, [r7, #4]
 8102b88:	f001 ffa0 	bl	8104acc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8102b8c:	687b      	ldr	r3, [r7, #4]
 8102b8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102b90:	2200      	movs	r2, #0
 8102b92:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8102b94:	687b      	ldr	r3, [r7, #4]
 8102b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102b98:	687a      	ldr	r2, [r7, #4]
 8102b9a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8102b9c:	605a      	str	r2, [r3, #4]
 8102b9e:	e008      	b.n	8102bb2 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8102ba0:	687b      	ldr	r3, [r7, #4]
 8102ba2:	2200      	movs	r2, #0
 8102ba4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8102ba6:	687b      	ldr	r3, [r7, #4]
 8102ba8:	2200      	movs	r2, #0
 8102baa:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8102bac:	687b      	ldr	r3, [r7, #4]
 8102bae:	2200      	movs	r2, #0
 8102bb0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8102bb2:	687b      	ldr	r3, [r7, #4]
 8102bb4:	2200      	movs	r2, #0
 8102bb6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8102bb8:	687b      	ldr	r3, [r7, #4]
 8102bba:	2201      	movs	r2, #1
 8102bbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8102bc0:	2300      	movs	r3, #0
}
 8102bc2:	4618      	mov	r0, r3
 8102bc4:	3718      	adds	r7, #24
 8102bc6:	46bd      	mov	sp, r7
 8102bc8:	bd80      	pop	{r7, pc}
 8102bca:	bf00      	nop
 8102bcc:	a7fdabf8 	.word	0xa7fdabf8
 8102bd0:	cccccccd 	.word	0xcccccccd
 8102bd4:	40020010 	.word	0x40020010
 8102bd8:	40020028 	.word	0x40020028
 8102bdc:	40020040 	.word	0x40020040
 8102be0:	40020058 	.word	0x40020058
 8102be4:	40020070 	.word	0x40020070
 8102be8:	40020088 	.word	0x40020088
 8102bec:	400200a0 	.word	0x400200a0
 8102bf0:	400200b8 	.word	0x400200b8
 8102bf4:	40020410 	.word	0x40020410
 8102bf8:	40020428 	.word	0x40020428
 8102bfc:	40020440 	.word	0x40020440
 8102c00:	40020458 	.word	0x40020458
 8102c04:	40020470 	.word	0x40020470
 8102c08:	40020488 	.word	0x40020488
 8102c0c:	400204a0 	.word	0x400204a0
 8102c10:	400204b8 	.word	0x400204b8
 8102c14:	58025408 	.word	0x58025408
 8102c18:	5802541c 	.word	0x5802541c
 8102c1c:	58025430 	.word	0x58025430
 8102c20:	58025444 	.word	0x58025444
 8102c24:	58025458 	.word	0x58025458
 8102c28:	5802546c 	.word	0x5802546c
 8102c2c:	58025480 	.word	0x58025480
 8102c30:	58025494 	.word	0x58025494

08102c34 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8102c34:	b580      	push	{r7, lr}
 8102c36:	b086      	sub	sp, #24
 8102c38:	af00      	add	r7, sp, #0
 8102c3a:	60f8      	str	r0, [r7, #12]
 8102c3c:	60b9      	str	r1, [r7, #8]
 8102c3e:	607a      	str	r2, [r7, #4]
 8102c40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8102c42:	2300      	movs	r3, #0
 8102c44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8102c46:	68fb      	ldr	r3, [r7, #12]
 8102c48:	2b00      	cmp	r3, #0
 8102c4a:	d101      	bne.n	8102c50 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8102c4c:	2301      	movs	r3, #1
 8102c4e:	e226      	b.n	810309e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8102c50:	68fb      	ldr	r3, [r7, #12]
 8102c52:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8102c56:	2b01      	cmp	r3, #1
 8102c58:	d101      	bne.n	8102c5e <HAL_DMA_Start_IT+0x2a>
 8102c5a:	2302      	movs	r3, #2
 8102c5c:	e21f      	b.n	810309e <HAL_DMA_Start_IT+0x46a>
 8102c5e:	68fb      	ldr	r3, [r7, #12]
 8102c60:	2201      	movs	r2, #1
 8102c62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8102c66:	68fb      	ldr	r3, [r7, #12]
 8102c68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8102c6c:	b2db      	uxtb	r3, r3
 8102c6e:	2b01      	cmp	r3, #1
 8102c70:	f040 820a 	bne.w	8103088 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102c74:	68fb      	ldr	r3, [r7, #12]
 8102c76:	2202      	movs	r2, #2
 8102c78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8102c7c:	68fb      	ldr	r3, [r7, #12]
 8102c7e:	2200      	movs	r2, #0
 8102c80:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8102c82:	68fb      	ldr	r3, [r7, #12]
 8102c84:	681b      	ldr	r3, [r3, #0]
 8102c86:	4a68      	ldr	r2, [pc, #416]	; (8102e28 <HAL_DMA_Start_IT+0x1f4>)
 8102c88:	4293      	cmp	r3, r2
 8102c8a:	d04a      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102c8c:	68fb      	ldr	r3, [r7, #12]
 8102c8e:	681b      	ldr	r3, [r3, #0]
 8102c90:	4a66      	ldr	r2, [pc, #408]	; (8102e2c <HAL_DMA_Start_IT+0x1f8>)
 8102c92:	4293      	cmp	r3, r2
 8102c94:	d045      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102c96:	68fb      	ldr	r3, [r7, #12]
 8102c98:	681b      	ldr	r3, [r3, #0]
 8102c9a:	4a65      	ldr	r2, [pc, #404]	; (8102e30 <HAL_DMA_Start_IT+0x1fc>)
 8102c9c:	4293      	cmp	r3, r2
 8102c9e:	d040      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102ca0:	68fb      	ldr	r3, [r7, #12]
 8102ca2:	681b      	ldr	r3, [r3, #0]
 8102ca4:	4a63      	ldr	r2, [pc, #396]	; (8102e34 <HAL_DMA_Start_IT+0x200>)
 8102ca6:	4293      	cmp	r3, r2
 8102ca8:	d03b      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102caa:	68fb      	ldr	r3, [r7, #12]
 8102cac:	681b      	ldr	r3, [r3, #0]
 8102cae:	4a62      	ldr	r2, [pc, #392]	; (8102e38 <HAL_DMA_Start_IT+0x204>)
 8102cb0:	4293      	cmp	r3, r2
 8102cb2:	d036      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102cb4:	68fb      	ldr	r3, [r7, #12]
 8102cb6:	681b      	ldr	r3, [r3, #0]
 8102cb8:	4a60      	ldr	r2, [pc, #384]	; (8102e3c <HAL_DMA_Start_IT+0x208>)
 8102cba:	4293      	cmp	r3, r2
 8102cbc:	d031      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102cbe:	68fb      	ldr	r3, [r7, #12]
 8102cc0:	681b      	ldr	r3, [r3, #0]
 8102cc2:	4a5f      	ldr	r2, [pc, #380]	; (8102e40 <HAL_DMA_Start_IT+0x20c>)
 8102cc4:	4293      	cmp	r3, r2
 8102cc6:	d02c      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102cc8:	68fb      	ldr	r3, [r7, #12]
 8102cca:	681b      	ldr	r3, [r3, #0]
 8102ccc:	4a5d      	ldr	r2, [pc, #372]	; (8102e44 <HAL_DMA_Start_IT+0x210>)
 8102cce:	4293      	cmp	r3, r2
 8102cd0:	d027      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102cd2:	68fb      	ldr	r3, [r7, #12]
 8102cd4:	681b      	ldr	r3, [r3, #0]
 8102cd6:	4a5c      	ldr	r2, [pc, #368]	; (8102e48 <HAL_DMA_Start_IT+0x214>)
 8102cd8:	4293      	cmp	r3, r2
 8102cda:	d022      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102cdc:	68fb      	ldr	r3, [r7, #12]
 8102cde:	681b      	ldr	r3, [r3, #0]
 8102ce0:	4a5a      	ldr	r2, [pc, #360]	; (8102e4c <HAL_DMA_Start_IT+0x218>)
 8102ce2:	4293      	cmp	r3, r2
 8102ce4:	d01d      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102ce6:	68fb      	ldr	r3, [r7, #12]
 8102ce8:	681b      	ldr	r3, [r3, #0]
 8102cea:	4a59      	ldr	r2, [pc, #356]	; (8102e50 <HAL_DMA_Start_IT+0x21c>)
 8102cec:	4293      	cmp	r3, r2
 8102cee:	d018      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102cf0:	68fb      	ldr	r3, [r7, #12]
 8102cf2:	681b      	ldr	r3, [r3, #0]
 8102cf4:	4a57      	ldr	r2, [pc, #348]	; (8102e54 <HAL_DMA_Start_IT+0x220>)
 8102cf6:	4293      	cmp	r3, r2
 8102cf8:	d013      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102cfa:	68fb      	ldr	r3, [r7, #12]
 8102cfc:	681b      	ldr	r3, [r3, #0]
 8102cfe:	4a56      	ldr	r2, [pc, #344]	; (8102e58 <HAL_DMA_Start_IT+0x224>)
 8102d00:	4293      	cmp	r3, r2
 8102d02:	d00e      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102d04:	68fb      	ldr	r3, [r7, #12]
 8102d06:	681b      	ldr	r3, [r3, #0]
 8102d08:	4a54      	ldr	r2, [pc, #336]	; (8102e5c <HAL_DMA_Start_IT+0x228>)
 8102d0a:	4293      	cmp	r3, r2
 8102d0c:	d009      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102d0e:	68fb      	ldr	r3, [r7, #12]
 8102d10:	681b      	ldr	r3, [r3, #0]
 8102d12:	4a53      	ldr	r2, [pc, #332]	; (8102e60 <HAL_DMA_Start_IT+0x22c>)
 8102d14:	4293      	cmp	r3, r2
 8102d16:	d004      	beq.n	8102d22 <HAL_DMA_Start_IT+0xee>
 8102d18:	68fb      	ldr	r3, [r7, #12]
 8102d1a:	681b      	ldr	r3, [r3, #0]
 8102d1c:	4a51      	ldr	r2, [pc, #324]	; (8102e64 <HAL_DMA_Start_IT+0x230>)
 8102d1e:	4293      	cmp	r3, r2
 8102d20:	d108      	bne.n	8102d34 <HAL_DMA_Start_IT+0x100>
 8102d22:	68fb      	ldr	r3, [r7, #12]
 8102d24:	681b      	ldr	r3, [r3, #0]
 8102d26:	681a      	ldr	r2, [r3, #0]
 8102d28:	68fb      	ldr	r3, [r7, #12]
 8102d2a:	681b      	ldr	r3, [r3, #0]
 8102d2c:	f022 0201 	bic.w	r2, r2, #1
 8102d30:	601a      	str	r2, [r3, #0]
 8102d32:	e007      	b.n	8102d44 <HAL_DMA_Start_IT+0x110>
 8102d34:	68fb      	ldr	r3, [r7, #12]
 8102d36:	681b      	ldr	r3, [r3, #0]
 8102d38:	681a      	ldr	r2, [r3, #0]
 8102d3a:	68fb      	ldr	r3, [r7, #12]
 8102d3c:	681b      	ldr	r3, [r3, #0]
 8102d3e:	f022 0201 	bic.w	r2, r2, #1
 8102d42:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8102d44:	683b      	ldr	r3, [r7, #0]
 8102d46:	687a      	ldr	r2, [r7, #4]
 8102d48:	68b9      	ldr	r1, [r7, #8]
 8102d4a:	68f8      	ldr	r0, [r7, #12]
 8102d4c:	f001 fb4a 	bl	81043e4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102d50:	68fb      	ldr	r3, [r7, #12]
 8102d52:	681b      	ldr	r3, [r3, #0]
 8102d54:	4a34      	ldr	r2, [pc, #208]	; (8102e28 <HAL_DMA_Start_IT+0x1f4>)
 8102d56:	4293      	cmp	r3, r2
 8102d58:	d04a      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102d5a:	68fb      	ldr	r3, [r7, #12]
 8102d5c:	681b      	ldr	r3, [r3, #0]
 8102d5e:	4a33      	ldr	r2, [pc, #204]	; (8102e2c <HAL_DMA_Start_IT+0x1f8>)
 8102d60:	4293      	cmp	r3, r2
 8102d62:	d045      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102d64:	68fb      	ldr	r3, [r7, #12]
 8102d66:	681b      	ldr	r3, [r3, #0]
 8102d68:	4a31      	ldr	r2, [pc, #196]	; (8102e30 <HAL_DMA_Start_IT+0x1fc>)
 8102d6a:	4293      	cmp	r3, r2
 8102d6c:	d040      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102d6e:	68fb      	ldr	r3, [r7, #12]
 8102d70:	681b      	ldr	r3, [r3, #0]
 8102d72:	4a30      	ldr	r2, [pc, #192]	; (8102e34 <HAL_DMA_Start_IT+0x200>)
 8102d74:	4293      	cmp	r3, r2
 8102d76:	d03b      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102d78:	68fb      	ldr	r3, [r7, #12]
 8102d7a:	681b      	ldr	r3, [r3, #0]
 8102d7c:	4a2e      	ldr	r2, [pc, #184]	; (8102e38 <HAL_DMA_Start_IT+0x204>)
 8102d7e:	4293      	cmp	r3, r2
 8102d80:	d036      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102d82:	68fb      	ldr	r3, [r7, #12]
 8102d84:	681b      	ldr	r3, [r3, #0]
 8102d86:	4a2d      	ldr	r2, [pc, #180]	; (8102e3c <HAL_DMA_Start_IT+0x208>)
 8102d88:	4293      	cmp	r3, r2
 8102d8a:	d031      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102d8c:	68fb      	ldr	r3, [r7, #12]
 8102d8e:	681b      	ldr	r3, [r3, #0]
 8102d90:	4a2b      	ldr	r2, [pc, #172]	; (8102e40 <HAL_DMA_Start_IT+0x20c>)
 8102d92:	4293      	cmp	r3, r2
 8102d94:	d02c      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102d96:	68fb      	ldr	r3, [r7, #12]
 8102d98:	681b      	ldr	r3, [r3, #0]
 8102d9a:	4a2a      	ldr	r2, [pc, #168]	; (8102e44 <HAL_DMA_Start_IT+0x210>)
 8102d9c:	4293      	cmp	r3, r2
 8102d9e:	d027      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102da0:	68fb      	ldr	r3, [r7, #12]
 8102da2:	681b      	ldr	r3, [r3, #0]
 8102da4:	4a28      	ldr	r2, [pc, #160]	; (8102e48 <HAL_DMA_Start_IT+0x214>)
 8102da6:	4293      	cmp	r3, r2
 8102da8:	d022      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102daa:	68fb      	ldr	r3, [r7, #12]
 8102dac:	681b      	ldr	r3, [r3, #0]
 8102dae:	4a27      	ldr	r2, [pc, #156]	; (8102e4c <HAL_DMA_Start_IT+0x218>)
 8102db0:	4293      	cmp	r3, r2
 8102db2:	d01d      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102db4:	68fb      	ldr	r3, [r7, #12]
 8102db6:	681b      	ldr	r3, [r3, #0]
 8102db8:	4a25      	ldr	r2, [pc, #148]	; (8102e50 <HAL_DMA_Start_IT+0x21c>)
 8102dba:	4293      	cmp	r3, r2
 8102dbc:	d018      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102dbe:	68fb      	ldr	r3, [r7, #12]
 8102dc0:	681b      	ldr	r3, [r3, #0]
 8102dc2:	4a24      	ldr	r2, [pc, #144]	; (8102e54 <HAL_DMA_Start_IT+0x220>)
 8102dc4:	4293      	cmp	r3, r2
 8102dc6:	d013      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102dc8:	68fb      	ldr	r3, [r7, #12]
 8102dca:	681b      	ldr	r3, [r3, #0]
 8102dcc:	4a22      	ldr	r2, [pc, #136]	; (8102e58 <HAL_DMA_Start_IT+0x224>)
 8102dce:	4293      	cmp	r3, r2
 8102dd0:	d00e      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102dd2:	68fb      	ldr	r3, [r7, #12]
 8102dd4:	681b      	ldr	r3, [r3, #0]
 8102dd6:	4a21      	ldr	r2, [pc, #132]	; (8102e5c <HAL_DMA_Start_IT+0x228>)
 8102dd8:	4293      	cmp	r3, r2
 8102dda:	d009      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102ddc:	68fb      	ldr	r3, [r7, #12]
 8102dde:	681b      	ldr	r3, [r3, #0]
 8102de0:	4a1f      	ldr	r2, [pc, #124]	; (8102e60 <HAL_DMA_Start_IT+0x22c>)
 8102de2:	4293      	cmp	r3, r2
 8102de4:	d004      	beq.n	8102df0 <HAL_DMA_Start_IT+0x1bc>
 8102de6:	68fb      	ldr	r3, [r7, #12]
 8102de8:	681b      	ldr	r3, [r3, #0]
 8102dea:	4a1e      	ldr	r2, [pc, #120]	; (8102e64 <HAL_DMA_Start_IT+0x230>)
 8102dec:	4293      	cmp	r3, r2
 8102dee:	d101      	bne.n	8102df4 <HAL_DMA_Start_IT+0x1c0>
 8102df0:	2301      	movs	r3, #1
 8102df2:	e000      	b.n	8102df6 <HAL_DMA_Start_IT+0x1c2>
 8102df4:	2300      	movs	r3, #0
 8102df6:	2b00      	cmp	r3, #0
 8102df8:	d036      	beq.n	8102e68 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8102dfa:	68fb      	ldr	r3, [r7, #12]
 8102dfc:	681b      	ldr	r3, [r3, #0]
 8102dfe:	681b      	ldr	r3, [r3, #0]
 8102e00:	f023 021e 	bic.w	r2, r3, #30
 8102e04:	68fb      	ldr	r3, [r7, #12]
 8102e06:	681b      	ldr	r3, [r3, #0]
 8102e08:	f042 0216 	orr.w	r2, r2, #22
 8102e0c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8102e0e:	68fb      	ldr	r3, [r7, #12]
 8102e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102e12:	2b00      	cmp	r3, #0
 8102e14:	d03e      	beq.n	8102e94 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8102e16:	68fb      	ldr	r3, [r7, #12]
 8102e18:	681b      	ldr	r3, [r3, #0]
 8102e1a:	681a      	ldr	r2, [r3, #0]
 8102e1c:	68fb      	ldr	r3, [r7, #12]
 8102e1e:	681b      	ldr	r3, [r3, #0]
 8102e20:	f042 0208 	orr.w	r2, r2, #8
 8102e24:	601a      	str	r2, [r3, #0]
 8102e26:	e035      	b.n	8102e94 <HAL_DMA_Start_IT+0x260>
 8102e28:	40020010 	.word	0x40020010
 8102e2c:	40020028 	.word	0x40020028
 8102e30:	40020040 	.word	0x40020040
 8102e34:	40020058 	.word	0x40020058
 8102e38:	40020070 	.word	0x40020070
 8102e3c:	40020088 	.word	0x40020088
 8102e40:	400200a0 	.word	0x400200a0
 8102e44:	400200b8 	.word	0x400200b8
 8102e48:	40020410 	.word	0x40020410
 8102e4c:	40020428 	.word	0x40020428
 8102e50:	40020440 	.word	0x40020440
 8102e54:	40020458 	.word	0x40020458
 8102e58:	40020470 	.word	0x40020470
 8102e5c:	40020488 	.word	0x40020488
 8102e60:	400204a0 	.word	0x400204a0
 8102e64:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8102e68:	68fb      	ldr	r3, [r7, #12]
 8102e6a:	681b      	ldr	r3, [r3, #0]
 8102e6c:	681b      	ldr	r3, [r3, #0]
 8102e6e:	f023 020e 	bic.w	r2, r3, #14
 8102e72:	68fb      	ldr	r3, [r7, #12]
 8102e74:	681b      	ldr	r3, [r3, #0]
 8102e76:	f042 020a 	orr.w	r2, r2, #10
 8102e7a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8102e7c:	68fb      	ldr	r3, [r7, #12]
 8102e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102e80:	2b00      	cmp	r3, #0
 8102e82:	d007      	beq.n	8102e94 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8102e84:	68fb      	ldr	r3, [r7, #12]
 8102e86:	681b      	ldr	r3, [r3, #0]
 8102e88:	681a      	ldr	r2, [r3, #0]
 8102e8a:	68fb      	ldr	r3, [r7, #12]
 8102e8c:	681b      	ldr	r3, [r3, #0]
 8102e8e:	f042 0204 	orr.w	r2, r2, #4
 8102e92:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102e94:	68fb      	ldr	r3, [r7, #12]
 8102e96:	681b      	ldr	r3, [r3, #0]
 8102e98:	4a83      	ldr	r2, [pc, #524]	; (81030a8 <HAL_DMA_Start_IT+0x474>)
 8102e9a:	4293      	cmp	r3, r2
 8102e9c:	d072      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102e9e:	68fb      	ldr	r3, [r7, #12]
 8102ea0:	681b      	ldr	r3, [r3, #0]
 8102ea2:	4a82      	ldr	r2, [pc, #520]	; (81030ac <HAL_DMA_Start_IT+0x478>)
 8102ea4:	4293      	cmp	r3, r2
 8102ea6:	d06d      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102ea8:	68fb      	ldr	r3, [r7, #12]
 8102eaa:	681b      	ldr	r3, [r3, #0]
 8102eac:	4a80      	ldr	r2, [pc, #512]	; (81030b0 <HAL_DMA_Start_IT+0x47c>)
 8102eae:	4293      	cmp	r3, r2
 8102eb0:	d068      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102eb2:	68fb      	ldr	r3, [r7, #12]
 8102eb4:	681b      	ldr	r3, [r3, #0]
 8102eb6:	4a7f      	ldr	r2, [pc, #508]	; (81030b4 <HAL_DMA_Start_IT+0x480>)
 8102eb8:	4293      	cmp	r3, r2
 8102eba:	d063      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102ebc:	68fb      	ldr	r3, [r7, #12]
 8102ebe:	681b      	ldr	r3, [r3, #0]
 8102ec0:	4a7d      	ldr	r2, [pc, #500]	; (81030b8 <HAL_DMA_Start_IT+0x484>)
 8102ec2:	4293      	cmp	r3, r2
 8102ec4:	d05e      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102ec6:	68fb      	ldr	r3, [r7, #12]
 8102ec8:	681b      	ldr	r3, [r3, #0]
 8102eca:	4a7c      	ldr	r2, [pc, #496]	; (81030bc <HAL_DMA_Start_IT+0x488>)
 8102ecc:	4293      	cmp	r3, r2
 8102ece:	d059      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102ed0:	68fb      	ldr	r3, [r7, #12]
 8102ed2:	681b      	ldr	r3, [r3, #0]
 8102ed4:	4a7a      	ldr	r2, [pc, #488]	; (81030c0 <HAL_DMA_Start_IT+0x48c>)
 8102ed6:	4293      	cmp	r3, r2
 8102ed8:	d054      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102eda:	68fb      	ldr	r3, [r7, #12]
 8102edc:	681b      	ldr	r3, [r3, #0]
 8102ede:	4a79      	ldr	r2, [pc, #484]	; (81030c4 <HAL_DMA_Start_IT+0x490>)
 8102ee0:	4293      	cmp	r3, r2
 8102ee2:	d04f      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102ee4:	68fb      	ldr	r3, [r7, #12]
 8102ee6:	681b      	ldr	r3, [r3, #0]
 8102ee8:	4a77      	ldr	r2, [pc, #476]	; (81030c8 <HAL_DMA_Start_IT+0x494>)
 8102eea:	4293      	cmp	r3, r2
 8102eec:	d04a      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102eee:	68fb      	ldr	r3, [r7, #12]
 8102ef0:	681b      	ldr	r3, [r3, #0]
 8102ef2:	4a76      	ldr	r2, [pc, #472]	; (81030cc <HAL_DMA_Start_IT+0x498>)
 8102ef4:	4293      	cmp	r3, r2
 8102ef6:	d045      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102ef8:	68fb      	ldr	r3, [r7, #12]
 8102efa:	681b      	ldr	r3, [r3, #0]
 8102efc:	4a74      	ldr	r2, [pc, #464]	; (81030d0 <HAL_DMA_Start_IT+0x49c>)
 8102efe:	4293      	cmp	r3, r2
 8102f00:	d040      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f02:	68fb      	ldr	r3, [r7, #12]
 8102f04:	681b      	ldr	r3, [r3, #0]
 8102f06:	4a73      	ldr	r2, [pc, #460]	; (81030d4 <HAL_DMA_Start_IT+0x4a0>)
 8102f08:	4293      	cmp	r3, r2
 8102f0a:	d03b      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f0c:	68fb      	ldr	r3, [r7, #12]
 8102f0e:	681b      	ldr	r3, [r3, #0]
 8102f10:	4a71      	ldr	r2, [pc, #452]	; (81030d8 <HAL_DMA_Start_IT+0x4a4>)
 8102f12:	4293      	cmp	r3, r2
 8102f14:	d036      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f16:	68fb      	ldr	r3, [r7, #12]
 8102f18:	681b      	ldr	r3, [r3, #0]
 8102f1a:	4a70      	ldr	r2, [pc, #448]	; (81030dc <HAL_DMA_Start_IT+0x4a8>)
 8102f1c:	4293      	cmp	r3, r2
 8102f1e:	d031      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f20:	68fb      	ldr	r3, [r7, #12]
 8102f22:	681b      	ldr	r3, [r3, #0]
 8102f24:	4a6e      	ldr	r2, [pc, #440]	; (81030e0 <HAL_DMA_Start_IT+0x4ac>)
 8102f26:	4293      	cmp	r3, r2
 8102f28:	d02c      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f2a:	68fb      	ldr	r3, [r7, #12]
 8102f2c:	681b      	ldr	r3, [r3, #0]
 8102f2e:	4a6d      	ldr	r2, [pc, #436]	; (81030e4 <HAL_DMA_Start_IT+0x4b0>)
 8102f30:	4293      	cmp	r3, r2
 8102f32:	d027      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f34:	68fb      	ldr	r3, [r7, #12]
 8102f36:	681b      	ldr	r3, [r3, #0]
 8102f38:	4a6b      	ldr	r2, [pc, #428]	; (81030e8 <HAL_DMA_Start_IT+0x4b4>)
 8102f3a:	4293      	cmp	r3, r2
 8102f3c:	d022      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f3e:	68fb      	ldr	r3, [r7, #12]
 8102f40:	681b      	ldr	r3, [r3, #0]
 8102f42:	4a6a      	ldr	r2, [pc, #424]	; (81030ec <HAL_DMA_Start_IT+0x4b8>)
 8102f44:	4293      	cmp	r3, r2
 8102f46:	d01d      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f48:	68fb      	ldr	r3, [r7, #12]
 8102f4a:	681b      	ldr	r3, [r3, #0]
 8102f4c:	4a68      	ldr	r2, [pc, #416]	; (81030f0 <HAL_DMA_Start_IT+0x4bc>)
 8102f4e:	4293      	cmp	r3, r2
 8102f50:	d018      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f52:	68fb      	ldr	r3, [r7, #12]
 8102f54:	681b      	ldr	r3, [r3, #0]
 8102f56:	4a67      	ldr	r2, [pc, #412]	; (81030f4 <HAL_DMA_Start_IT+0x4c0>)
 8102f58:	4293      	cmp	r3, r2
 8102f5a:	d013      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f5c:	68fb      	ldr	r3, [r7, #12]
 8102f5e:	681b      	ldr	r3, [r3, #0]
 8102f60:	4a65      	ldr	r2, [pc, #404]	; (81030f8 <HAL_DMA_Start_IT+0x4c4>)
 8102f62:	4293      	cmp	r3, r2
 8102f64:	d00e      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f66:	68fb      	ldr	r3, [r7, #12]
 8102f68:	681b      	ldr	r3, [r3, #0]
 8102f6a:	4a64      	ldr	r2, [pc, #400]	; (81030fc <HAL_DMA_Start_IT+0x4c8>)
 8102f6c:	4293      	cmp	r3, r2
 8102f6e:	d009      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f70:	68fb      	ldr	r3, [r7, #12]
 8102f72:	681b      	ldr	r3, [r3, #0]
 8102f74:	4a62      	ldr	r2, [pc, #392]	; (8103100 <HAL_DMA_Start_IT+0x4cc>)
 8102f76:	4293      	cmp	r3, r2
 8102f78:	d004      	beq.n	8102f84 <HAL_DMA_Start_IT+0x350>
 8102f7a:	68fb      	ldr	r3, [r7, #12]
 8102f7c:	681b      	ldr	r3, [r3, #0]
 8102f7e:	4a61      	ldr	r2, [pc, #388]	; (8103104 <HAL_DMA_Start_IT+0x4d0>)
 8102f80:	4293      	cmp	r3, r2
 8102f82:	d101      	bne.n	8102f88 <HAL_DMA_Start_IT+0x354>
 8102f84:	2301      	movs	r3, #1
 8102f86:	e000      	b.n	8102f8a <HAL_DMA_Start_IT+0x356>
 8102f88:	2300      	movs	r3, #0
 8102f8a:	2b00      	cmp	r3, #0
 8102f8c:	d01a      	beq.n	8102fc4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8102f8e:	68fb      	ldr	r3, [r7, #12]
 8102f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102f92:	681b      	ldr	r3, [r3, #0]
 8102f94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102f98:	2b00      	cmp	r3, #0
 8102f9a:	d007      	beq.n	8102fac <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8102f9c:	68fb      	ldr	r3, [r7, #12]
 8102f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102fa0:	681a      	ldr	r2, [r3, #0]
 8102fa2:	68fb      	ldr	r3, [r7, #12]
 8102fa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102fa6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102faa:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8102fac:	68fb      	ldr	r3, [r7, #12]
 8102fae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102fb0:	2b00      	cmp	r3, #0
 8102fb2:	d007      	beq.n	8102fc4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8102fb4:	68fb      	ldr	r3, [r7, #12]
 8102fb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102fb8:	681a      	ldr	r2, [r3, #0]
 8102fba:	68fb      	ldr	r3, [r7, #12]
 8102fbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102fbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102fc2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8102fc4:	68fb      	ldr	r3, [r7, #12]
 8102fc6:	681b      	ldr	r3, [r3, #0]
 8102fc8:	4a37      	ldr	r2, [pc, #220]	; (81030a8 <HAL_DMA_Start_IT+0x474>)
 8102fca:	4293      	cmp	r3, r2
 8102fcc:	d04a      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8102fce:	68fb      	ldr	r3, [r7, #12]
 8102fd0:	681b      	ldr	r3, [r3, #0]
 8102fd2:	4a36      	ldr	r2, [pc, #216]	; (81030ac <HAL_DMA_Start_IT+0x478>)
 8102fd4:	4293      	cmp	r3, r2
 8102fd6:	d045      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8102fd8:	68fb      	ldr	r3, [r7, #12]
 8102fda:	681b      	ldr	r3, [r3, #0]
 8102fdc:	4a34      	ldr	r2, [pc, #208]	; (81030b0 <HAL_DMA_Start_IT+0x47c>)
 8102fde:	4293      	cmp	r3, r2
 8102fe0:	d040      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8102fe2:	68fb      	ldr	r3, [r7, #12]
 8102fe4:	681b      	ldr	r3, [r3, #0]
 8102fe6:	4a33      	ldr	r2, [pc, #204]	; (81030b4 <HAL_DMA_Start_IT+0x480>)
 8102fe8:	4293      	cmp	r3, r2
 8102fea:	d03b      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8102fec:	68fb      	ldr	r3, [r7, #12]
 8102fee:	681b      	ldr	r3, [r3, #0]
 8102ff0:	4a31      	ldr	r2, [pc, #196]	; (81030b8 <HAL_DMA_Start_IT+0x484>)
 8102ff2:	4293      	cmp	r3, r2
 8102ff4:	d036      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8102ff6:	68fb      	ldr	r3, [r7, #12]
 8102ff8:	681b      	ldr	r3, [r3, #0]
 8102ffa:	4a30      	ldr	r2, [pc, #192]	; (81030bc <HAL_DMA_Start_IT+0x488>)
 8102ffc:	4293      	cmp	r3, r2
 8102ffe:	d031      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8103000:	68fb      	ldr	r3, [r7, #12]
 8103002:	681b      	ldr	r3, [r3, #0]
 8103004:	4a2e      	ldr	r2, [pc, #184]	; (81030c0 <HAL_DMA_Start_IT+0x48c>)
 8103006:	4293      	cmp	r3, r2
 8103008:	d02c      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 810300a:	68fb      	ldr	r3, [r7, #12]
 810300c:	681b      	ldr	r3, [r3, #0]
 810300e:	4a2d      	ldr	r2, [pc, #180]	; (81030c4 <HAL_DMA_Start_IT+0x490>)
 8103010:	4293      	cmp	r3, r2
 8103012:	d027      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8103014:	68fb      	ldr	r3, [r7, #12]
 8103016:	681b      	ldr	r3, [r3, #0]
 8103018:	4a2b      	ldr	r2, [pc, #172]	; (81030c8 <HAL_DMA_Start_IT+0x494>)
 810301a:	4293      	cmp	r3, r2
 810301c:	d022      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 810301e:	68fb      	ldr	r3, [r7, #12]
 8103020:	681b      	ldr	r3, [r3, #0]
 8103022:	4a2a      	ldr	r2, [pc, #168]	; (81030cc <HAL_DMA_Start_IT+0x498>)
 8103024:	4293      	cmp	r3, r2
 8103026:	d01d      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8103028:	68fb      	ldr	r3, [r7, #12]
 810302a:	681b      	ldr	r3, [r3, #0]
 810302c:	4a28      	ldr	r2, [pc, #160]	; (81030d0 <HAL_DMA_Start_IT+0x49c>)
 810302e:	4293      	cmp	r3, r2
 8103030:	d018      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8103032:	68fb      	ldr	r3, [r7, #12]
 8103034:	681b      	ldr	r3, [r3, #0]
 8103036:	4a27      	ldr	r2, [pc, #156]	; (81030d4 <HAL_DMA_Start_IT+0x4a0>)
 8103038:	4293      	cmp	r3, r2
 810303a:	d013      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 810303c:	68fb      	ldr	r3, [r7, #12]
 810303e:	681b      	ldr	r3, [r3, #0]
 8103040:	4a25      	ldr	r2, [pc, #148]	; (81030d8 <HAL_DMA_Start_IT+0x4a4>)
 8103042:	4293      	cmp	r3, r2
 8103044:	d00e      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8103046:	68fb      	ldr	r3, [r7, #12]
 8103048:	681b      	ldr	r3, [r3, #0]
 810304a:	4a24      	ldr	r2, [pc, #144]	; (81030dc <HAL_DMA_Start_IT+0x4a8>)
 810304c:	4293      	cmp	r3, r2
 810304e:	d009      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 8103050:	68fb      	ldr	r3, [r7, #12]
 8103052:	681b      	ldr	r3, [r3, #0]
 8103054:	4a22      	ldr	r2, [pc, #136]	; (81030e0 <HAL_DMA_Start_IT+0x4ac>)
 8103056:	4293      	cmp	r3, r2
 8103058:	d004      	beq.n	8103064 <HAL_DMA_Start_IT+0x430>
 810305a:	68fb      	ldr	r3, [r7, #12]
 810305c:	681b      	ldr	r3, [r3, #0]
 810305e:	4a21      	ldr	r2, [pc, #132]	; (81030e4 <HAL_DMA_Start_IT+0x4b0>)
 8103060:	4293      	cmp	r3, r2
 8103062:	d108      	bne.n	8103076 <HAL_DMA_Start_IT+0x442>
 8103064:	68fb      	ldr	r3, [r7, #12]
 8103066:	681b      	ldr	r3, [r3, #0]
 8103068:	681a      	ldr	r2, [r3, #0]
 810306a:	68fb      	ldr	r3, [r7, #12]
 810306c:	681b      	ldr	r3, [r3, #0]
 810306e:	f042 0201 	orr.w	r2, r2, #1
 8103072:	601a      	str	r2, [r3, #0]
 8103074:	e012      	b.n	810309c <HAL_DMA_Start_IT+0x468>
 8103076:	68fb      	ldr	r3, [r7, #12]
 8103078:	681b      	ldr	r3, [r3, #0]
 810307a:	681a      	ldr	r2, [r3, #0]
 810307c:	68fb      	ldr	r3, [r7, #12]
 810307e:	681b      	ldr	r3, [r3, #0]
 8103080:	f042 0201 	orr.w	r2, r2, #1
 8103084:	601a      	str	r2, [r3, #0]
 8103086:	e009      	b.n	810309c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8103088:	68fb      	ldr	r3, [r7, #12]
 810308a:	2200      	movs	r2, #0
 810308c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8103090:	68fb      	ldr	r3, [r7, #12]
 8103092:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8103096:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8103098:	2301      	movs	r3, #1
 810309a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 810309c:	7dfb      	ldrb	r3, [r7, #23]
}
 810309e:	4618      	mov	r0, r3
 81030a0:	3718      	adds	r7, #24
 81030a2:	46bd      	mov	sp, r7
 81030a4:	bd80      	pop	{r7, pc}
 81030a6:	bf00      	nop
 81030a8:	40020010 	.word	0x40020010
 81030ac:	40020028 	.word	0x40020028
 81030b0:	40020040 	.word	0x40020040
 81030b4:	40020058 	.word	0x40020058
 81030b8:	40020070 	.word	0x40020070
 81030bc:	40020088 	.word	0x40020088
 81030c0:	400200a0 	.word	0x400200a0
 81030c4:	400200b8 	.word	0x400200b8
 81030c8:	40020410 	.word	0x40020410
 81030cc:	40020428 	.word	0x40020428
 81030d0:	40020440 	.word	0x40020440
 81030d4:	40020458 	.word	0x40020458
 81030d8:	40020470 	.word	0x40020470
 81030dc:	40020488 	.word	0x40020488
 81030e0:	400204a0 	.word	0x400204a0
 81030e4:	400204b8 	.word	0x400204b8
 81030e8:	58025408 	.word	0x58025408
 81030ec:	5802541c 	.word	0x5802541c
 81030f0:	58025430 	.word	0x58025430
 81030f4:	58025444 	.word	0x58025444
 81030f8:	58025458 	.word	0x58025458
 81030fc:	5802546c 	.word	0x5802546c
 8103100:	58025480 	.word	0x58025480
 8103104:	58025494 	.word	0x58025494

08103108 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8103108:	b580      	push	{r7, lr}
 810310a:	b084      	sub	sp, #16
 810310c:	af00      	add	r7, sp, #0
 810310e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8103110:	687b      	ldr	r3, [r7, #4]
 8103112:	2b00      	cmp	r3, #0
 8103114:	d101      	bne.n	810311a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8103116:	2301      	movs	r3, #1
 8103118:	e205      	b.n	8103526 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 810311a:	687b      	ldr	r3, [r7, #4]
 810311c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8103120:	b2db      	uxtb	r3, r3
 8103122:	2b02      	cmp	r3, #2
 8103124:	d004      	beq.n	8103130 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8103126:	687b      	ldr	r3, [r7, #4]
 8103128:	2280      	movs	r2, #128	; 0x80
 810312a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 810312c:	2301      	movs	r3, #1
 810312e:	e1fa      	b.n	8103526 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103130:	687b      	ldr	r3, [r7, #4]
 8103132:	681b      	ldr	r3, [r3, #0]
 8103134:	4a8c      	ldr	r2, [pc, #560]	; (8103368 <HAL_DMA_Abort_IT+0x260>)
 8103136:	4293      	cmp	r3, r2
 8103138:	d04a      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 810313a:	687b      	ldr	r3, [r7, #4]
 810313c:	681b      	ldr	r3, [r3, #0]
 810313e:	4a8b      	ldr	r2, [pc, #556]	; (810336c <HAL_DMA_Abort_IT+0x264>)
 8103140:	4293      	cmp	r3, r2
 8103142:	d045      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 8103144:	687b      	ldr	r3, [r7, #4]
 8103146:	681b      	ldr	r3, [r3, #0]
 8103148:	4a89      	ldr	r2, [pc, #548]	; (8103370 <HAL_DMA_Abort_IT+0x268>)
 810314a:	4293      	cmp	r3, r2
 810314c:	d040      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 810314e:	687b      	ldr	r3, [r7, #4]
 8103150:	681b      	ldr	r3, [r3, #0]
 8103152:	4a88      	ldr	r2, [pc, #544]	; (8103374 <HAL_DMA_Abort_IT+0x26c>)
 8103154:	4293      	cmp	r3, r2
 8103156:	d03b      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 8103158:	687b      	ldr	r3, [r7, #4]
 810315a:	681b      	ldr	r3, [r3, #0]
 810315c:	4a86      	ldr	r2, [pc, #536]	; (8103378 <HAL_DMA_Abort_IT+0x270>)
 810315e:	4293      	cmp	r3, r2
 8103160:	d036      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 8103162:	687b      	ldr	r3, [r7, #4]
 8103164:	681b      	ldr	r3, [r3, #0]
 8103166:	4a85      	ldr	r2, [pc, #532]	; (810337c <HAL_DMA_Abort_IT+0x274>)
 8103168:	4293      	cmp	r3, r2
 810316a:	d031      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 810316c:	687b      	ldr	r3, [r7, #4]
 810316e:	681b      	ldr	r3, [r3, #0]
 8103170:	4a83      	ldr	r2, [pc, #524]	; (8103380 <HAL_DMA_Abort_IT+0x278>)
 8103172:	4293      	cmp	r3, r2
 8103174:	d02c      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 8103176:	687b      	ldr	r3, [r7, #4]
 8103178:	681b      	ldr	r3, [r3, #0]
 810317a:	4a82      	ldr	r2, [pc, #520]	; (8103384 <HAL_DMA_Abort_IT+0x27c>)
 810317c:	4293      	cmp	r3, r2
 810317e:	d027      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 8103180:	687b      	ldr	r3, [r7, #4]
 8103182:	681b      	ldr	r3, [r3, #0]
 8103184:	4a80      	ldr	r2, [pc, #512]	; (8103388 <HAL_DMA_Abort_IT+0x280>)
 8103186:	4293      	cmp	r3, r2
 8103188:	d022      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 810318a:	687b      	ldr	r3, [r7, #4]
 810318c:	681b      	ldr	r3, [r3, #0]
 810318e:	4a7f      	ldr	r2, [pc, #508]	; (810338c <HAL_DMA_Abort_IT+0x284>)
 8103190:	4293      	cmp	r3, r2
 8103192:	d01d      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 8103194:	687b      	ldr	r3, [r7, #4]
 8103196:	681b      	ldr	r3, [r3, #0]
 8103198:	4a7d      	ldr	r2, [pc, #500]	; (8103390 <HAL_DMA_Abort_IT+0x288>)
 810319a:	4293      	cmp	r3, r2
 810319c:	d018      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 810319e:	687b      	ldr	r3, [r7, #4]
 81031a0:	681b      	ldr	r3, [r3, #0]
 81031a2:	4a7c      	ldr	r2, [pc, #496]	; (8103394 <HAL_DMA_Abort_IT+0x28c>)
 81031a4:	4293      	cmp	r3, r2
 81031a6:	d013      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 81031a8:	687b      	ldr	r3, [r7, #4]
 81031aa:	681b      	ldr	r3, [r3, #0]
 81031ac:	4a7a      	ldr	r2, [pc, #488]	; (8103398 <HAL_DMA_Abort_IT+0x290>)
 81031ae:	4293      	cmp	r3, r2
 81031b0:	d00e      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 81031b2:	687b      	ldr	r3, [r7, #4]
 81031b4:	681b      	ldr	r3, [r3, #0]
 81031b6:	4a79      	ldr	r2, [pc, #484]	; (810339c <HAL_DMA_Abort_IT+0x294>)
 81031b8:	4293      	cmp	r3, r2
 81031ba:	d009      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 81031bc:	687b      	ldr	r3, [r7, #4]
 81031be:	681b      	ldr	r3, [r3, #0]
 81031c0:	4a77      	ldr	r2, [pc, #476]	; (81033a0 <HAL_DMA_Abort_IT+0x298>)
 81031c2:	4293      	cmp	r3, r2
 81031c4:	d004      	beq.n	81031d0 <HAL_DMA_Abort_IT+0xc8>
 81031c6:	687b      	ldr	r3, [r7, #4]
 81031c8:	681b      	ldr	r3, [r3, #0]
 81031ca:	4a76      	ldr	r2, [pc, #472]	; (81033a4 <HAL_DMA_Abort_IT+0x29c>)
 81031cc:	4293      	cmp	r3, r2
 81031ce:	d101      	bne.n	81031d4 <HAL_DMA_Abort_IT+0xcc>
 81031d0:	2301      	movs	r3, #1
 81031d2:	e000      	b.n	81031d6 <HAL_DMA_Abort_IT+0xce>
 81031d4:	2300      	movs	r3, #0
 81031d6:	2b00      	cmp	r3, #0
 81031d8:	d065      	beq.n	81032a6 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 81031da:	687b      	ldr	r3, [r7, #4]
 81031dc:	2204      	movs	r2, #4
 81031de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 81031e2:	687b      	ldr	r3, [r7, #4]
 81031e4:	681b      	ldr	r3, [r3, #0]
 81031e6:	4a60      	ldr	r2, [pc, #384]	; (8103368 <HAL_DMA_Abort_IT+0x260>)
 81031e8:	4293      	cmp	r3, r2
 81031ea:	d04a      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 81031ec:	687b      	ldr	r3, [r7, #4]
 81031ee:	681b      	ldr	r3, [r3, #0]
 81031f0:	4a5e      	ldr	r2, [pc, #376]	; (810336c <HAL_DMA_Abort_IT+0x264>)
 81031f2:	4293      	cmp	r3, r2
 81031f4:	d045      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 81031f6:	687b      	ldr	r3, [r7, #4]
 81031f8:	681b      	ldr	r3, [r3, #0]
 81031fa:	4a5d      	ldr	r2, [pc, #372]	; (8103370 <HAL_DMA_Abort_IT+0x268>)
 81031fc:	4293      	cmp	r3, r2
 81031fe:	d040      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 8103200:	687b      	ldr	r3, [r7, #4]
 8103202:	681b      	ldr	r3, [r3, #0]
 8103204:	4a5b      	ldr	r2, [pc, #364]	; (8103374 <HAL_DMA_Abort_IT+0x26c>)
 8103206:	4293      	cmp	r3, r2
 8103208:	d03b      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 810320a:	687b      	ldr	r3, [r7, #4]
 810320c:	681b      	ldr	r3, [r3, #0]
 810320e:	4a5a      	ldr	r2, [pc, #360]	; (8103378 <HAL_DMA_Abort_IT+0x270>)
 8103210:	4293      	cmp	r3, r2
 8103212:	d036      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 8103214:	687b      	ldr	r3, [r7, #4]
 8103216:	681b      	ldr	r3, [r3, #0]
 8103218:	4a58      	ldr	r2, [pc, #352]	; (810337c <HAL_DMA_Abort_IT+0x274>)
 810321a:	4293      	cmp	r3, r2
 810321c:	d031      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 810321e:	687b      	ldr	r3, [r7, #4]
 8103220:	681b      	ldr	r3, [r3, #0]
 8103222:	4a57      	ldr	r2, [pc, #348]	; (8103380 <HAL_DMA_Abort_IT+0x278>)
 8103224:	4293      	cmp	r3, r2
 8103226:	d02c      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 8103228:	687b      	ldr	r3, [r7, #4]
 810322a:	681b      	ldr	r3, [r3, #0]
 810322c:	4a55      	ldr	r2, [pc, #340]	; (8103384 <HAL_DMA_Abort_IT+0x27c>)
 810322e:	4293      	cmp	r3, r2
 8103230:	d027      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 8103232:	687b      	ldr	r3, [r7, #4]
 8103234:	681b      	ldr	r3, [r3, #0]
 8103236:	4a54      	ldr	r2, [pc, #336]	; (8103388 <HAL_DMA_Abort_IT+0x280>)
 8103238:	4293      	cmp	r3, r2
 810323a:	d022      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 810323c:	687b      	ldr	r3, [r7, #4]
 810323e:	681b      	ldr	r3, [r3, #0]
 8103240:	4a52      	ldr	r2, [pc, #328]	; (810338c <HAL_DMA_Abort_IT+0x284>)
 8103242:	4293      	cmp	r3, r2
 8103244:	d01d      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 8103246:	687b      	ldr	r3, [r7, #4]
 8103248:	681b      	ldr	r3, [r3, #0]
 810324a:	4a51      	ldr	r2, [pc, #324]	; (8103390 <HAL_DMA_Abort_IT+0x288>)
 810324c:	4293      	cmp	r3, r2
 810324e:	d018      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 8103250:	687b      	ldr	r3, [r7, #4]
 8103252:	681b      	ldr	r3, [r3, #0]
 8103254:	4a4f      	ldr	r2, [pc, #316]	; (8103394 <HAL_DMA_Abort_IT+0x28c>)
 8103256:	4293      	cmp	r3, r2
 8103258:	d013      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 810325a:	687b      	ldr	r3, [r7, #4]
 810325c:	681b      	ldr	r3, [r3, #0]
 810325e:	4a4e      	ldr	r2, [pc, #312]	; (8103398 <HAL_DMA_Abort_IT+0x290>)
 8103260:	4293      	cmp	r3, r2
 8103262:	d00e      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 8103264:	687b      	ldr	r3, [r7, #4]
 8103266:	681b      	ldr	r3, [r3, #0]
 8103268:	4a4c      	ldr	r2, [pc, #304]	; (810339c <HAL_DMA_Abort_IT+0x294>)
 810326a:	4293      	cmp	r3, r2
 810326c:	d009      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 810326e:	687b      	ldr	r3, [r7, #4]
 8103270:	681b      	ldr	r3, [r3, #0]
 8103272:	4a4b      	ldr	r2, [pc, #300]	; (81033a0 <HAL_DMA_Abort_IT+0x298>)
 8103274:	4293      	cmp	r3, r2
 8103276:	d004      	beq.n	8103282 <HAL_DMA_Abort_IT+0x17a>
 8103278:	687b      	ldr	r3, [r7, #4]
 810327a:	681b      	ldr	r3, [r3, #0]
 810327c:	4a49      	ldr	r2, [pc, #292]	; (81033a4 <HAL_DMA_Abort_IT+0x29c>)
 810327e:	4293      	cmp	r3, r2
 8103280:	d108      	bne.n	8103294 <HAL_DMA_Abort_IT+0x18c>
 8103282:	687b      	ldr	r3, [r7, #4]
 8103284:	681b      	ldr	r3, [r3, #0]
 8103286:	681a      	ldr	r2, [r3, #0]
 8103288:	687b      	ldr	r3, [r7, #4]
 810328a:	681b      	ldr	r3, [r3, #0]
 810328c:	f022 0201 	bic.w	r2, r2, #1
 8103290:	601a      	str	r2, [r3, #0]
 8103292:	e147      	b.n	8103524 <HAL_DMA_Abort_IT+0x41c>
 8103294:	687b      	ldr	r3, [r7, #4]
 8103296:	681b      	ldr	r3, [r3, #0]
 8103298:	681a      	ldr	r2, [r3, #0]
 810329a:	687b      	ldr	r3, [r7, #4]
 810329c:	681b      	ldr	r3, [r3, #0]
 810329e:	f022 0201 	bic.w	r2, r2, #1
 81032a2:	601a      	str	r2, [r3, #0]
 81032a4:	e13e      	b.n	8103524 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 81032a6:	687b      	ldr	r3, [r7, #4]
 81032a8:	681b      	ldr	r3, [r3, #0]
 81032aa:	681a      	ldr	r2, [r3, #0]
 81032ac:	687b      	ldr	r3, [r7, #4]
 81032ae:	681b      	ldr	r3, [r3, #0]
 81032b0:	f022 020e 	bic.w	r2, r2, #14
 81032b4:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 81032b6:	687b      	ldr	r3, [r7, #4]
 81032b8:	681b      	ldr	r3, [r3, #0]
 81032ba:	4a2b      	ldr	r2, [pc, #172]	; (8103368 <HAL_DMA_Abort_IT+0x260>)
 81032bc:	4293      	cmp	r3, r2
 81032be:	d04a      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 81032c0:	687b      	ldr	r3, [r7, #4]
 81032c2:	681b      	ldr	r3, [r3, #0]
 81032c4:	4a29      	ldr	r2, [pc, #164]	; (810336c <HAL_DMA_Abort_IT+0x264>)
 81032c6:	4293      	cmp	r3, r2
 81032c8:	d045      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 81032ca:	687b      	ldr	r3, [r7, #4]
 81032cc:	681b      	ldr	r3, [r3, #0]
 81032ce:	4a28      	ldr	r2, [pc, #160]	; (8103370 <HAL_DMA_Abort_IT+0x268>)
 81032d0:	4293      	cmp	r3, r2
 81032d2:	d040      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 81032d4:	687b      	ldr	r3, [r7, #4]
 81032d6:	681b      	ldr	r3, [r3, #0]
 81032d8:	4a26      	ldr	r2, [pc, #152]	; (8103374 <HAL_DMA_Abort_IT+0x26c>)
 81032da:	4293      	cmp	r3, r2
 81032dc:	d03b      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 81032de:	687b      	ldr	r3, [r7, #4]
 81032e0:	681b      	ldr	r3, [r3, #0]
 81032e2:	4a25      	ldr	r2, [pc, #148]	; (8103378 <HAL_DMA_Abort_IT+0x270>)
 81032e4:	4293      	cmp	r3, r2
 81032e6:	d036      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 81032e8:	687b      	ldr	r3, [r7, #4]
 81032ea:	681b      	ldr	r3, [r3, #0]
 81032ec:	4a23      	ldr	r2, [pc, #140]	; (810337c <HAL_DMA_Abort_IT+0x274>)
 81032ee:	4293      	cmp	r3, r2
 81032f0:	d031      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 81032f2:	687b      	ldr	r3, [r7, #4]
 81032f4:	681b      	ldr	r3, [r3, #0]
 81032f6:	4a22      	ldr	r2, [pc, #136]	; (8103380 <HAL_DMA_Abort_IT+0x278>)
 81032f8:	4293      	cmp	r3, r2
 81032fa:	d02c      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 81032fc:	687b      	ldr	r3, [r7, #4]
 81032fe:	681b      	ldr	r3, [r3, #0]
 8103300:	4a20      	ldr	r2, [pc, #128]	; (8103384 <HAL_DMA_Abort_IT+0x27c>)
 8103302:	4293      	cmp	r3, r2
 8103304:	d027      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 8103306:	687b      	ldr	r3, [r7, #4]
 8103308:	681b      	ldr	r3, [r3, #0]
 810330a:	4a1f      	ldr	r2, [pc, #124]	; (8103388 <HAL_DMA_Abort_IT+0x280>)
 810330c:	4293      	cmp	r3, r2
 810330e:	d022      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 8103310:	687b      	ldr	r3, [r7, #4]
 8103312:	681b      	ldr	r3, [r3, #0]
 8103314:	4a1d      	ldr	r2, [pc, #116]	; (810338c <HAL_DMA_Abort_IT+0x284>)
 8103316:	4293      	cmp	r3, r2
 8103318:	d01d      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 810331a:	687b      	ldr	r3, [r7, #4]
 810331c:	681b      	ldr	r3, [r3, #0]
 810331e:	4a1c      	ldr	r2, [pc, #112]	; (8103390 <HAL_DMA_Abort_IT+0x288>)
 8103320:	4293      	cmp	r3, r2
 8103322:	d018      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 8103324:	687b      	ldr	r3, [r7, #4]
 8103326:	681b      	ldr	r3, [r3, #0]
 8103328:	4a1a      	ldr	r2, [pc, #104]	; (8103394 <HAL_DMA_Abort_IT+0x28c>)
 810332a:	4293      	cmp	r3, r2
 810332c:	d013      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 810332e:	687b      	ldr	r3, [r7, #4]
 8103330:	681b      	ldr	r3, [r3, #0]
 8103332:	4a19      	ldr	r2, [pc, #100]	; (8103398 <HAL_DMA_Abort_IT+0x290>)
 8103334:	4293      	cmp	r3, r2
 8103336:	d00e      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 8103338:	687b      	ldr	r3, [r7, #4]
 810333a:	681b      	ldr	r3, [r3, #0]
 810333c:	4a17      	ldr	r2, [pc, #92]	; (810339c <HAL_DMA_Abort_IT+0x294>)
 810333e:	4293      	cmp	r3, r2
 8103340:	d009      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 8103342:	687b      	ldr	r3, [r7, #4]
 8103344:	681b      	ldr	r3, [r3, #0]
 8103346:	4a16      	ldr	r2, [pc, #88]	; (81033a0 <HAL_DMA_Abort_IT+0x298>)
 8103348:	4293      	cmp	r3, r2
 810334a:	d004      	beq.n	8103356 <HAL_DMA_Abort_IT+0x24e>
 810334c:	687b      	ldr	r3, [r7, #4]
 810334e:	681b      	ldr	r3, [r3, #0]
 8103350:	4a14      	ldr	r2, [pc, #80]	; (81033a4 <HAL_DMA_Abort_IT+0x29c>)
 8103352:	4293      	cmp	r3, r2
 8103354:	d128      	bne.n	81033a8 <HAL_DMA_Abort_IT+0x2a0>
 8103356:	687b      	ldr	r3, [r7, #4]
 8103358:	681b      	ldr	r3, [r3, #0]
 810335a:	681a      	ldr	r2, [r3, #0]
 810335c:	687b      	ldr	r3, [r7, #4]
 810335e:	681b      	ldr	r3, [r3, #0]
 8103360:	f022 0201 	bic.w	r2, r2, #1
 8103364:	601a      	str	r2, [r3, #0]
 8103366:	e027      	b.n	81033b8 <HAL_DMA_Abort_IT+0x2b0>
 8103368:	40020010 	.word	0x40020010
 810336c:	40020028 	.word	0x40020028
 8103370:	40020040 	.word	0x40020040
 8103374:	40020058 	.word	0x40020058
 8103378:	40020070 	.word	0x40020070
 810337c:	40020088 	.word	0x40020088
 8103380:	400200a0 	.word	0x400200a0
 8103384:	400200b8 	.word	0x400200b8
 8103388:	40020410 	.word	0x40020410
 810338c:	40020428 	.word	0x40020428
 8103390:	40020440 	.word	0x40020440
 8103394:	40020458 	.word	0x40020458
 8103398:	40020470 	.word	0x40020470
 810339c:	40020488 	.word	0x40020488
 81033a0:	400204a0 	.word	0x400204a0
 81033a4:	400204b8 	.word	0x400204b8
 81033a8:	687b      	ldr	r3, [r7, #4]
 81033aa:	681b      	ldr	r3, [r3, #0]
 81033ac:	681a      	ldr	r2, [r3, #0]
 81033ae:	687b      	ldr	r3, [r7, #4]
 81033b0:	681b      	ldr	r3, [r3, #0]
 81033b2:	f022 0201 	bic.w	r2, r2, #1
 81033b6:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81033b8:	687b      	ldr	r3, [r7, #4]
 81033ba:	681b      	ldr	r3, [r3, #0]
 81033bc:	4a5c      	ldr	r2, [pc, #368]	; (8103530 <HAL_DMA_Abort_IT+0x428>)
 81033be:	4293      	cmp	r3, r2
 81033c0:	d072      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 81033c2:	687b      	ldr	r3, [r7, #4]
 81033c4:	681b      	ldr	r3, [r3, #0]
 81033c6:	4a5b      	ldr	r2, [pc, #364]	; (8103534 <HAL_DMA_Abort_IT+0x42c>)
 81033c8:	4293      	cmp	r3, r2
 81033ca:	d06d      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 81033cc:	687b      	ldr	r3, [r7, #4]
 81033ce:	681b      	ldr	r3, [r3, #0]
 81033d0:	4a59      	ldr	r2, [pc, #356]	; (8103538 <HAL_DMA_Abort_IT+0x430>)
 81033d2:	4293      	cmp	r3, r2
 81033d4:	d068      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 81033d6:	687b      	ldr	r3, [r7, #4]
 81033d8:	681b      	ldr	r3, [r3, #0]
 81033da:	4a58      	ldr	r2, [pc, #352]	; (810353c <HAL_DMA_Abort_IT+0x434>)
 81033dc:	4293      	cmp	r3, r2
 81033de:	d063      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 81033e0:	687b      	ldr	r3, [r7, #4]
 81033e2:	681b      	ldr	r3, [r3, #0]
 81033e4:	4a56      	ldr	r2, [pc, #344]	; (8103540 <HAL_DMA_Abort_IT+0x438>)
 81033e6:	4293      	cmp	r3, r2
 81033e8:	d05e      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 81033ea:	687b      	ldr	r3, [r7, #4]
 81033ec:	681b      	ldr	r3, [r3, #0]
 81033ee:	4a55      	ldr	r2, [pc, #340]	; (8103544 <HAL_DMA_Abort_IT+0x43c>)
 81033f0:	4293      	cmp	r3, r2
 81033f2:	d059      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 81033f4:	687b      	ldr	r3, [r7, #4]
 81033f6:	681b      	ldr	r3, [r3, #0]
 81033f8:	4a53      	ldr	r2, [pc, #332]	; (8103548 <HAL_DMA_Abort_IT+0x440>)
 81033fa:	4293      	cmp	r3, r2
 81033fc:	d054      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 81033fe:	687b      	ldr	r3, [r7, #4]
 8103400:	681b      	ldr	r3, [r3, #0]
 8103402:	4a52      	ldr	r2, [pc, #328]	; (810354c <HAL_DMA_Abort_IT+0x444>)
 8103404:	4293      	cmp	r3, r2
 8103406:	d04f      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103408:	687b      	ldr	r3, [r7, #4]
 810340a:	681b      	ldr	r3, [r3, #0]
 810340c:	4a50      	ldr	r2, [pc, #320]	; (8103550 <HAL_DMA_Abort_IT+0x448>)
 810340e:	4293      	cmp	r3, r2
 8103410:	d04a      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103412:	687b      	ldr	r3, [r7, #4]
 8103414:	681b      	ldr	r3, [r3, #0]
 8103416:	4a4f      	ldr	r2, [pc, #316]	; (8103554 <HAL_DMA_Abort_IT+0x44c>)
 8103418:	4293      	cmp	r3, r2
 810341a:	d045      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 810341c:	687b      	ldr	r3, [r7, #4]
 810341e:	681b      	ldr	r3, [r3, #0]
 8103420:	4a4d      	ldr	r2, [pc, #308]	; (8103558 <HAL_DMA_Abort_IT+0x450>)
 8103422:	4293      	cmp	r3, r2
 8103424:	d040      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103426:	687b      	ldr	r3, [r7, #4]
 8103428:	681b      	ldr	r3, [r3, #0]
 810342a:	4a4c      	ldr	r2, [pc, #304]	; (810355c <HAL_DMA_Abort_IT+0x454>)
 810342c:	4293      	cmp	r3, r2
 810342e:	d03b      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103430:	687b      	ldr	r3, [r7, #4]
 8103432:	681b      	ldr	r3, [r3, #0]
 8103434:	4a4a      	ldr	r2, [pc, #296]	; (8103560 <HAL_DMA_Abort_IT+0x458>)
 8103436:	4293      	cmp	r3, r2
 8103438:	d036      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 810343a:	687b      	ldr	r3, [r7, #4]
 810343c:	681b      	ldr	r3, [r3, #0]
 810343e:	4a49      	ldr	r2, [pc, #292]	; (8103564 <HAL_DMA_Abort_IT+0x45c>)
 8103440:	4293      	cmp	r3, r2
 8103442:	d031      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103444:	687b      	ldr	r3, [r7, #4]
 8103446:	681b      	ldr	r3, [r3, #0]
 8103448:	4a47      	ldr	r2, [pc, #284]	; (8103568 <HAL_DMA_Abort_IT+0x460>)
 810344a:	4293      	cmp	r3, r2
 810344c:	d02c      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 810344e:	687b      	ldr	r3, [r7, #4]
 8103450:	681b      	ldr	r3, [r3, #0]
 8103452:	4a46      	ldr	r2, [pc, #280]	; (810356c <HAL_DMA_Abort_IT+0x464>)
 8103454:	4293      	cmp	r3, r2
 8103456:	d027      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103458:	687b      	ldr	r3, [r7, #4]
 810345a:	681b      	ldr	r3, [r3, #0]
 810345c:	4a44      	ldr	r2, [pc, #272]	; (8103570 <HAL_DMA_Abort_IT+0x468>)
 810345e:	4293      	cmp	r3, r2
 8103460:	d022      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103462:	687b      	ldr	r3, [r7, #4]
 8103464:	681b      	ldr	r3, [r3, #0]
 8103466:	4a43      	ldr	r2, [pc, #268]	; (8103574 <HAL_DMA_Abort_IT+0x46c>)
 8103468:	4293      	cmp	r3, r2
 810346a:	d01d      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 810346c:	687b      	ldr	r3, [r7, #4]
 810346e:	681b      	ldr	r3, [r3, #0]
 8103470:	4a41      	ldr	r2, [pc, #260]	; (8103578 <HAL_DMA_Abort_IT+0x470>)
 8103472:	4293      	cmp	r3, r2
 8103474:	d018      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103476:	687b      	ldr	r3, [r7, #4]
 8103478:	681b      	ldr	r3, [r3, #0]
 810347a:	4a40      	ldr	r2, [pc, #256]	; (810357c <HAL_DMA_Abort_IT+0x474>)
 810347c:	4293      	cmp	r3, r2
 810347e:	d013      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103480:	687b      	ldr	r3, [r7, #4]
 8103482:	681b      	ldr	r3, [r3, #0]
 8103484:	4a3e      	ldr	r2, [pc, #248]	; (8103580 <HAL_DMA_Abort_IT+0x478>)
 8103486:	4293      	cmp	r3, r2
 8103488:	d00e      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 810348a:	687b      	ldr	r3, [r7, #4]
 810348c:	681b      	ldr	r3, [r3, #0]
 810348e:	4a3d      	ldr	r2, [pc, #244]	; (8103584 <HAL_DMA_Abort_IT+0x47c>)
 8103490:	4293      	cmp	r3, r2
 8103492:	d009      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 8103494:	687b      	ldr	r3, [r7, #4]
 8103496:	681b      	ldr	r3, [r3, #0]
 8103498:	4a3b      	ldr	r2, [pc, #236]	; (8103588 <HAL_DMA_Abort_IT+0x480>)
 810349a:	4293      	cmp	r3, r2
 810349c:	d004      	beq.n	81034a8 <HAL_DMA_Abort_IT+0x3a0>
 810349e:	687b      	ldr	r3, [r7, #4]
 81034a0:	681b      	ldr	r3, [r3, #0]
 81034a2:	4a3a      	ldr	r2, [pc, #232]	; (810358c <HAL_DMA_Abort_IT+0x484>)
 81034a4:	4293      	cmp	r3, r2
 81034a6:	d101      	bne.n	81034ac <HAL_DMA_Abort_IT+0x3a4>
 81034a8:	2301      	movs	r3, #1
 81034aa:	e000      	b.n	81034ae <HAL_DMA_Abort_IT+0x3a6>
 81034ac:	2300      	movs	r3, #0
 81034ae:	2b00      	cmp	r3, #0
 81034b0:	d028      	beq.n	8103504 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 81034b2:	687b      	ldr	r3, [r7, #4]
 81034b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81034b6:	681a      	ldr	r2, [r3, #0]
 81034b8:	687b      	ldr	r3, [r7, #4]
 81034ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81034bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81034c0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 81034c2:	687b      	ldr	r3, [r7, #4]
 81034c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81034c6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 81034c8:	687b      	ldr	r3, [r7, #4]
 81034ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81034cc:	f003 031f 	and.w	r3, r3, #31
 81034d0:	2201      	movs	r2, #1
 81034d2:	409a      	lsls	r2, r3
 81034d4:	68fb      	ldr	r3, [r7, #12]
 81034d6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81034d8:	687b      	ldr	r3, [r7, #4]
 81034da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81034dc:	687a      	ldr	r2, [r7, #4]
 81034de:	6e92      	ldr	r2, [r2, #104]	; 0x68
 81034e0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 81034e2:	687b      	ldr	r3, [r7, #4]
 81034e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81034e6:	2b00      	cmp	r3, #0
 81034e8:	d00c      	beq.n	8103504 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 81034ea:	687b      	ldr	r3, [r7, #4]
 81034ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81034ee:	681a      	ldr	r2, [r3, #0]
 81034f0:	687b      	ldr	r3, [r7, #4]
 81034f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81034f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81034f8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81034fa:	687b      	ldr	r3, [r7, #4]
 81034fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81034fe:	687a      	ldr	r2, [r7, #4]
 8103500:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8103502:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8103504:	687b      	ldr	r3, [r7, #4]
 8103506:	2200      	movs	r2, #0
 8103508:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 810350c:	687b      	ldr	r3, [r7, #4]
 810350e:	2201      	movs	r2, #1
 8103510:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8103514:	687b      	ldr	r3, [r7, #4]
 8103516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103518:	2b00      	cmp	r3, #0
 810351a:	d003      	beq.n	8103524 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 810351c:	687b      	ldr	r3, [r7, #4]
 810351e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103520:	6878      	ldr	r0, [r7, #4]
 8103522:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8103524:	2300      	movs	r3, #0
}
 8103526:	4618      	mov	r0, r3
 8103528:	3710      	adds	r7, #16
 810352a:	46bd      	mov	sp, r7
 810352c:	bd80      	pop	{r7, pc}
 810352e:	bf00      	nop
 8103530:	40020010 	.word	0x40020010
 8103534:	40020028 	.word	0x40020028
 8103538:	40020040 	.word	0x40020040
 810353c:	40020058 	.word	0x40020058
 8103540:	40020070 	.word	0x40020070
 8103544:	40020088 	.word	0x40020088
 8103548:	400200a0 	.word	0x400200a0
 810354c:	400200b8 	.word	0x400200b8
 8103550:	40020410 	.word	0x40020410
 8103554:	40020428 	.word	0x40020428
 8103558:	40020440 	.word	0x40020440
 810355c:	40020458 	.word	0x40020458
 8103560:	40020470 	.word	0x40020470
 8103564:	40020488 	.word	0x40020488
 8103568:	400204a0 	.word	0x400204a0
 810356c:	400204b8 	.word	0x400204b8
 8103570:	58025408 	.word	0x58025408
 8103574:	5802541c 	.word	0x5802541c
 8103578:	58025430 	.word	0x58025430
 810357c:	58025444 	.word	0x58025444
 8103580:	58025458 	.word	0x58025458
 8103584:	5802546c 	.word	0x5802546c
 8103588:	58025480 	.word	0x58025480
 810358c:	58025494 	.word	0x58025494

08103590 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8103590:	b580      	push	{r7, lr}
 8103592:	b08a      	sub	sp, #40	; 0x28
 8103594:	af00      	add	r7, sp, #0
 8103596:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8103598:	2300      	movs	r3, #0
 810359a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 810359c:	4b67      	ldr	r3, [pc, #412]	; (810373c <HAL_DMA_IRQHandler+0x1ac>)
 810359e:	681b      	ldr	r3, [r3, #0]
 81035a0:	4a67      	ldr	r2, [pc, #412]	; (8103740 <HAL_DMA_IRQHandler+0x1b0>)
 81035a2:	fba2 2303 	umull	r2, r3, r2, r3
 81035a6:	0a9b      	lsrs	r3, r3, #10
 81035a8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 81035aa:	687b      	ldr	r3, [r7, #4]
 81035ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81035ae:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 81035b0:	687b      	ldr	r3, [r7, #4]
 81035b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81035b4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 81035b6:	6a3b      	ldr	r3, [r7, #32]
 81035b8:	681b      	ldr	r3, [r3, #0]
 81035ba:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 81035bc:	69fb      	ldr	r3, [r7, #28]
 81035be:	681b      	ldr	r3, [r3, #0]
 81035c0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 81035c2:	687b      	ldr	r3, [r7, #4]
 81035c4:	681b      	ldr	r3, [r3, #0]
 81035c6:	4a5f      	ldr	r2, [pc, #380]	; (8103744 <HAL_DMA_IRQHandler+0x1b4>)
 81035c8:	4293      	cmp	r3, r2
 81035ca:	d04a      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 81035cc:	687b      	ldr	r3, [r7, #4]
 81035ce:	681b      	ldr	r3, [r3, #0]
 81035d0:	4a5d      	ldr	r2, [pc, #372]	; (8103748 <HAL_DMA_IRQHandler+0x1b8>)
 81035d2:	4293      	cmp	r3, r2
 81035d4:	d045      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 81035d6:	687b      	ldr	r3, [r7, #4]
 81035d8:	681b      	ldr	r3, [r3, #0]
 81035da:	4a5c      	ldr	r2, [pc, #368]	; (810374c <HAL_DMA_IRQHandler+0x1bc>)
 81035dc:	4293      	cmp	r3, r2
 81035de:	d040      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 81035e0:	687b      	ldr	r3, [r7, #4]
 81035e2:	681b      	ldr	r3, [r3, #0]
 81035e4:	4a5a      	ldr	r2, [pc, #360]	; (8103750 <HAL_DMA_IRQHandler+0x1c0>)
 81035e6:	4293      	cmp	r3, r2
 81035e8:	d03b      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 81035ea:	687b      	ldr	r3, [r7, #4]
 81035ec:	681b      	ldr	r3, [r3, #0]
 81035ee:	4a59      	ldr	r2, [pc, #356]	; (8103754 <HAL_DMA_IRQHandler+0x1c4>)
 81035f0:	4293      	cmp	r3, r2
 81035f2:	d036      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 81035f4:	687b      	ldr	r3, [r7, #4]
 81035f6:	681b      	ldr	r3, [r3, #0]
 81035f8:	4a57      	ldr	r2, [pc, #348]	; (8103758 <HAL_DMA_IRQHandler+0x1c8>)
 81035fa:	4293      	cmp	r3, r2
 81035fc:	d031      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 81035fe:	687b      	ldr	r3, [r7, #4]
 8103600:	681b      	ldr	r3, [r3, #0]
 8103602:	4a56      	ldr	r2, [pc, #344]	; (810375c <HAL_DMA_IRQHandler+0x1cc>)
 8103604:	4293      	cmp	r3, r2
 8103606:	d02c      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 8103608:	687b      	ldr	r3, [r7, #4]
 810360a:	681b      	ldr	r3, [r3, #0]
 810360c:	4a54      	ldr	r2, [pc, #336]	; (8103760 <HAL_DMA_IRQHandler+0x1d0>)
 810360e:	4293      	cmp	r3, r2
 8103610:	d027      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 8103612:	687b      	ldr	r3, [r7, #4]
 8103614:	681b      	ldr	r3, [r3, #0]
 8103616:	4a53      	ldr	r2, [pc, #332]	; (8103764 <HAL_DMA_IRQHandler+0x1d4>)
 8103618:	4293      	cmp	r3, r2
 810361a:	d022      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 810361c:	687b      	ldr	r3, [r7, #4]
 810361e:	681b      	ldr	r3, [r3, #0]
 8103620:	4a51      	ldr	r2, [pc, #324]	; (8103768 <HAL_DMA_IRQHandler+0x1d8>)
 8103622:	4293      	cmp	r3, r2
 8103624:	d01d      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 8103626:	687b      	ldr	r3, [r7, #4]
 8103628:	681b      	ldr	r3, [r3, #0]
 810362a:	4a50      	ldr	r2, [pc, #320]	; (810376c <HAL_DMA_IRQHandler+0x1dc>)
 810362c:	4293      	cmp	r3, r2
 810362e:	d018      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 8103630:	687b      	ldr	r3, [r7, #4]
 8103632:	681b      	ldr	r3, [r3, #0]
 8103634:	4a4e      	ldr	r2, [pc, #312]	; (8103770 <HAL_DMA_IRQHandler+0x1e0>)
 8103636:	4293      	cmp	r3, r2
 8103638:	d013      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 810363a:	687b      	ldr	r3, [r7, #4]
 810363c:	681b      	ldr	r3, [r3, #0]
 810363e:	4a4d      	ldr	r2, [pc, #308]	; (8103774 <HAL_DMA_IRQHandler+0x1e4>)
 8103640:	4293      	cmp	r3, r2
 8103642:	d00e      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 8103644:	687b      	ldr	r3, [r7, #4]
 8103646:	681b      	ldr	r3, [r3, #0]
 8103648:	4a4b      	ldr	r2, [pc, #300]	; (8103778 <HAL_DMA_IRQHandler+0x1e8>)
 810364a:	4293      	cmp	r3, r2
 810364c:	d009      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 810364e:	687b      	ldr	r3, [r7, #4]
 8103650:	681b      	ldr	r3, [r3, #0]
 8103652:	4a4a      	ldr	r2, [pc, #296]	; (810377c <HAL_DMA_IRQHandler+0x1ec>)
 8103654:	4293      	cmp	r3, r2
 8103656:	d004      	beq.n	8103662 <HAL_DMA_IRQHandler+0xd2>
 8103658:	687b      	ldr	r3, [r7, #4]
 810365a:	681b      	ldr	r3, [r3, #0]
 810365c:	4a48      	ldr	r2, [pc, #288]	; (8103780 <HAL_DMA_IRQHandler+0x1f0>)
 810365e:	4293      	cmp	r3, r2
 8103660:	d101      	bne.n	8103666 <HAL_DMA_IRQHandler+0xd6>
 8103662:	2301      	movs	r3, #1
 8103664:	e000      	b.n	8103668 <HAL_DMA_IRQHandler+0xd8>
 8103666:	2300      	movs	r3, #0
 8103668:	2b00      	cmp	r3, #0
 810366a:	f000 842b 	beq.w	8103ec4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810366e:	687b      	ldr	r3, [r7, #4]
 8103670:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103672:	f003 031f 	and.w	r3, r3, #31
 8103676:	2208      	movs	r2, #8
 8103678:	409a      	lsls	r2, r3
 810367a:	69bb      	ldr	r3, [r7, #24]
 810367c:	4013      	ands	r3, r2
 810367e:	2b00      	cmp	r3, #0
 8103680:	f000 80a2 	beq.w	81037c8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8103684:	687b      	ldr	r3, [r7, #4]
 8103686:	681b      	ldr	r3, [r3, #0]
 8103688:	4a2e      	ldr	r2, [pc, #184]	; (8103744 <HAL_DMA_IRQHandler+0x1b4>)
 810368a:	4293      	cmp	r3, r2
 810368c:	d04a      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 810368e:	687b      	ldr	r3, [r7, #4]
 8103690:	681b      	ldr	r3, [r3, #0]
 8103692:	4a2d      	ldr	r2, [pc, #180]	; (8103748 <HAL_DMA_IRQHandler+0x1b8>)
 8103694:	4293      	cmp	r3, r2
 8103696:	d045      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 8103698:	687b      	ldr	r3, [r7, #4]
 810369a:	681b      	ldr	r3, [r3, #0]
 810369c:	4a2b      	ldr	r2, [pc, #172]	; (810374c <HAL_DMA_IRQHandler+0x1bc>)
 810369e:	4293      	cmp	r3, r2
 81036a0:	d040      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036a2:	687b      	ldr	r3, [r7, #4]
 81036a4:	681b      	ldr	r3, [r3, #0]
 81036a6:	4a2a      	ldr	r2, [pc, #168]	; (8103750 <HAL_DMA_IRQHandler+0x1c0>)
 81036a8:	4293      	cmp	r3, r2
 81036aa:	d03b      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036ac:	687b      	ldr	r3, [r7, #4]
 81036ae:	681b      	ldr	r3, [r3, #0]
 81036b0:	4a28      	ldr	r2, [pc, #160]	; (8103754 <HAL_DMA_IRQHandler+0x1c4>)
 81036b2:	4293      	cmp	r3, r2
 81036b4:	d036      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036b6:	687b      	ldr	r3, [r7, #4]
 81036b8:	681b      	ldr	r3, [r3, #0]
 81036ba:	4a27      	ldr	r2, [pc, #156]	; (8103758 <HAL_DMA_IRQHandler+0x1c8>)
 81036bc:	4293      	cmp	r3, r2
 81036be:	d031      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036c0:	687b      	ldr	r3, [r7, #4]
 81036c2:	681b      	ldr	r3, [r3, #0]
 81036c4:	4a25      	ldr	r2, [pc, #148]	; (810375c <HAL_DMA_IRQHandler+0x1cc>)
 81036c6:	4293      	cmp	r3, r2
 81036c8:	d02c      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036ca:	687b      	ldr	r3, [r7, #4]
 81036cc:	681b      	ldr	r3, [r3, #0]
 81036ce:	4a24      	ldr	r2, [pc, #144]	; (8103760 <HAL_DMA_IRQHandler+0x1d0>)
 81036d0:	4293      	cmp	r3, r2
 81036d2:	d027      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036d4:	687b      	ldr	r3, [r7, #4]
 81036d6:	681b      	ldr	r3, [r3, #0]
 81036d8:	4a22      	ldr	r2, [pc, #136]	; (8103764 <HAL_DMA_IRQHandler+0x1d4>)
 81036da:	4293      	cmp	r3, r2
 81036dc:	d022      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036de:	687b      	ldr	r3, [r7, #4]
 81036e0:	681b      	ldr	r3, [r3, #0]
 81036e2:	4a21      	ldr	r2, [pc, #132]	; (8103768 <HAL_DMA_IRQHandler+0x1d8>)
 81036e4:	4293      	cmp	r3, r2
 81036e6:	d01d      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036e8:	687b      	ldr	r3, [r7, #4]
 81036ea:	681b      	ldr	r3, [r3, #0]
 81036ec:	4a1f      	ldr	r2, [pc, #124]	; (810376c <HAL_DMA_IRQHandler+0x1dc>)
 81036ee:	4293      	cmp	r3, r2
 81036f0:	d018      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036f2:	687b      	ldr	r3, [r7, #4]
 81036f4:	681b      	ldr	r3, [r3, #0]
 81036f6:	4a1e      	ldr	r2, [pc, #120]	; (8103770 <HAL_DMA_IRQHandler+0x1e0>)
 81036f8:	4293      	cmp	r3, r2
 81036fa:	d013      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 81036fc:	687b      	ldr	r3, [r7, #4]
 81036fe:	681b      	ldr	r3, [r3, #0]
 8103700:	4a1c      	ldr	r2, [pc, #112]	; (8103774 <HAL_DMA_IRQHandler+0x1e4>)
 8103702:	4293      	cmp	r3, r2
 8103704:	d00e      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 8103706:	687b      	ldr	r3, [r7, #4]
 8103708:	681b      	ldr	r3, [r3, #0]
 810370a:	4a1b      	ldr	r2, [pc, #108]	; (8103778 <HAL_DMA_IRQHandler+0x1e8>)
 810370c:	4293      	cmp	r3, r2
 810370e:	d009      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 8103710:	687b      	ldr	r3, [r7, #4]
 8103712:	681b      	ldr	r3, [r3, #0]
 8103714:	4a19      	ldr	r2, [pc, #100]	; (810377c <HAL_DMA_IRQHandler+0x1ec>)
 8103716:	4293      	cmp	r3, r2
 8103718:	d004      	beq.n	8103724 <HAL_DMA_IRQHandler+0x194>
 810371a:	687b      	ldr	r3, [r7, #4]
 810371c:	681b      	ldr	r3, [r3, #0]
 810371e:	4a18      	ldr	r2, [pc, #96]	; (8103780 <HAL_DMA_IRQHandler+0x1f0>)
 8103720:	4293      	cmp	r3, r2
 8103722:	d12f      	bne.n	8103784 <HAL_DMA_IRQHandler+0x1f4>
 8103724:	687b      	ldr	r3, [r7, #4]
 8103726:	681b      	ldr	r3, [r3, #0]
 8103728:	681b      	ldr	r3, [r3, #0]
 810372a:	f003 0304 	and.w	r3, r3, #4
 810372e:	2b00      	cmp	r3, #0
 8103730:	bf14      	ite	ne
 8103732:	2301      	movne	r3, #1
 8103734:	2300      	moveq	r3, #0
 8103736:	b2db      	uxtb	r3, r3
 8103738:	e02e      	b.n	8103798 <HAL_DMA_IRQHandler+0x208>
 810373a:	bf00      	nop
 810373c:	10000000 	.word	0x10000000
 8103740:	1b4e81b5 	.word	0x1b4e81b5
 8103744:	40020010 	.word	0x40020010
 8103748:	40020028 	.word	0x40020028
 810374c:	40020040 	.word	0x40020040
 8103750:	40020058 	.word	0x40020058
 8103754:	40020070 	.word	0x40020070
 8103758:	40020088 	.word	0x40020088
 810375c:	400200a0 	.word	0x400200a0
 8103760:	400200b8 	.word	0x400200b8
 8103764:	40020410 	.word	0x40020410
 8103768:	40020428 	.word	0x40020428
 810376c:	40020440 	.word	0x40020440
 8103770:	40020458 	.word	0x40020458
 8103774:	40020470 	.word	0x40020470
 8103778:	40020488 	.word	0x40020488
 810377c:	400204a0 	.word	0x400204a0
 8103780:	400204b8 	.word	0x400204b8
 8103784:	687b      	ldr	r3, [r7, #4]
 8103786:	681b      	ldr	r3, [r3, #0]
 8103788:	681b      	ldr	r3, [r3, #0]
 810378a:	f003 0308 	and.w	r3, r3, #8
 810378e:	2b00      	cmp	r3, #0
 8103790:	bf14      	ite	ne
 8103792:	2301      	movne	r3, #1
 8103794:	2300      	moveq	r3, #0
 8103796:	b2db      	uxtb	r3, r3
 8103798:	2b00      	cmp	r3, #0
 810379a:	d015      	beq.n	81037c8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 810379c:	687b      	ldr	r3, [r7, #4]
 810379e:	681b      	ldr	r3, [r3, #0]
 81037a0:	681a      	ldr	r2, [r3, #0]
 81037a2:	687b      	ldr	r3, [r7, #4]
 81037a4:	681b      	ldr	r3, [r3, #0]
 81037a6:	f022 0204 	bic.w	r2, r2, #4
 81037aa:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 81037ac:	687b      	ldr	r3, [r7, #4]
 81037ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81037b0:	f003 031f 	and.w	r3, r3, #31
 81037b4:	2208      	movs	r2, #8
 81037b6:	409a      	lsls	r2, r3
 81037b8:	6a3b      	ldr	r3, [r7, #32]
 81037ba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 81037bc:	687b      	ldr	r3, [r7, #4]
 81037be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81037c0:	f043 0201 	orr.w	r2, r3, #1
 81037c4:	687b      	ldr	r3, [r7, #4]
 81037c6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81037c8:	687b      	ldr	r3, [r7, #4]
 81037ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81037cc:	f003 031f 	and.w	r3, r3, #31
 81037d0:	69ba      	ldr	r2, [r7, #24]
 81037d2:	fa22 f303 	lsr.w	r3, r2, r3
 81037d6:	f003 0301 	and.w	r3, r3, #1
 81037da:	2b00      	cmp	r3, #0
 81037dc:	d06e      	beq.n	81038bc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 81037de:	687b      	ldr	r3, [r7, #4]
 81037e0:	681b      	ldr	r3, [r3, #0]
 81037e2:	4a69      	ldr	r2, [pc, #420]	; (8103988 <HAL_DMA_IRQHandler+0x3f8>)
 81037e4:	4293      	cmp	r3, r2
 81037e6:	d04a      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 81037e8:	687b      	ldr	r3, [r7, #4]
 81037ea:	681b      	ldr	r3, [r3, #0]
 81037ec:	4a67      	ldr	r2, [pc, #412]	; (810398c <HAL_DMA_IRQHandler+0x3fc>)
 81037ee:	4293      	cmp	r3, r2
 81037f0:	d045      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 81037f2:	687b      	ldr	r3, [r7, #4]
 81037f4:	681b      	ldr	r3, [r3, #0]
 81037f6:	4a66      	ldr	r2, [pc, #408]	; (8103990 <HAL_DMA_IRQHandler+0x400>)
 81037f8:	4293      	cmp	r3, r2
 81037fa:	d040      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 81037fc:	687b      	ldr	r3, [r7, #4]
 81037fe:	681b      	ldr	r3, [r3, #0]
 8103800:	4a64      	ldr	r2, [pc, #400]	; (8103994 <HAL_DMA_IRQHandler+0x404>)
 8103802:	4293      	cmp	r3, r2
 8103804:	d03b      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 8103806:	687b      	ldr	r3, [r7, #4]
 8103808:	681b      	ldr	r3, [r3, #0]
 810380a:	4a63      	ldr	r2, [pc, #396]	; (8103998 <HAL_DMA_IRQHandler+0x408>)
 810380c:	4293      	cmp	r3, r2
 810380e:	d036      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 8103810:	687b      	ldr	r3, [r7, #4]
 8103812:	681b      	ldr	r3, [r3, #0]
 8103814:	4a61      	ldr	r2, [pc, #388]	; (810399c <HAL_DMA_IRQHandler+0x40c>)
 8103816:	4293      	cmp	r3, r2
 8103818:	d031      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 810381a:	687b      	ldr	r3, [r7, #4]
 810381c:	681b      	ldr	r3, [r3, #0]
 810381e:	4a60      	ldr	r2, [pc, #384]	; (81039a0 <HAL_DMA_IRQHandler+0x410>)
 8103820:	4293      	cmp	r3, r2
 8103822:	d02c      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 8103824:	687b      	ldr	r3, [r7, #4]
 8103826:	681b      	ldr	r3, [r3, #0]
 8103828:	4a5e      	ldr	r2, [pc, #376]	; (81039a4 <HAL_DMA_IRQHandler+0x414>)
 810382a:	4293      	cmp	r3, r2
 810382c:	d027      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 810382e:	687b      	ldr	r3, [r7, #4]
 8103830:	681b      	ldr	r3, [r3, #0]
 8103832:	4a5d      	ldr	r2, [pc, #372]	; (81039a8 <HAL_DMA_IRQHandler+0x418>)
 8103834:	4293      	cmp	r3, r2
 8103836:	d022      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 8103838:	687b      	ldr	r3, [r7, #4]
 810383a:	681b      	ldr	r3, [r3, #0]
 810383c:	4a5b      	ldr	r2, [pc, #364]	; (81039ac <HAL_DMA_IRQHandler+0x41c>)
 810383e:	4293      	cmp	r3, r2
 8103840:	d01d      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 8103842:	687b      	ldr	r3, [r7, #4]
 8103844:	681b      	ldr	r3, [r3, #0]
 8103846:	4a5a      	ldr	r2, [pc, #360]	; (81039b0 <HAL_DMA_IRQHandler+0x420>)
 8103848:	4293      	cmp	r3, r2
 810384a:	d018      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 810384c:	687b      	ldr	r3, [r7, #4]
 810384e:	681b      	ldr	r3, [r3, #0]
 8103850:	4a58      	ldr	r2, [pc, #352]	; (81039b4 <HAL_DMA_IRQHandler+0x424>)
 8103852:	4293      	cmp	r3, r2
 8103854:	d013      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 8103856:	687b      	ldr	r3, [r7, #4]
 8103858:	681b      	ldr	r3, [r3, #0]
 810385a:	4a57      	ldr	r2, [pc, #348]	; (81039b8 <HAL_DMA_IRQHandler+0x428>)
 810385c:	4293      	cmp	r3, r2
 810385e:	d00e      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 8103860:	687b      	ldr	r3, [r7, #4]
 8103862:	681b      	ldr	r3, [r3, #0]
 8103864:	4a55      	ldr	r2, [pc, #340]	; (81039bc <HAL_DMA_IRQHandler+0x42c>)
 8103866:	4293      	cmp	r3, r2
 8103868:	d009      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 810386a:	687b      	ldr	r3, [r7, #4]
 810386c:	681b      	ldr	r3, [r3, #0]
 810386e:	4a54      	ldr	r2, [pc, #336]	; (81039c0 <HAL_DMA_IRQHandler+0x430>)
 8103870:	4293      	cmp	r3, r2
 8103872:	d004      	beq.n	810387e <HAL_DMA_IRQHandler+0x2ee>
 8103874:	687b      	ldr	r3, [r7, #4]
 8103876:	681b      	ldr	r3, [r3, #0]
 8103878:	4a52      	ldr	r2, [pc, #328]	; (81039c4 <HAL_DMA_IRQHandler+0x434>)
 810387a:	4293      	cmp	r3, r2
 810387c:	d10a      	bne.n	8103894 <HAL_DMA_IRQHandler+0x304>
 810387e:	687b      	ldr	r3, [r7, #4]
 8103880:	681b      	ldr	r3, [r3, #0]
 8103882:	695b      	ldr	r3, [r3, #20]
 8103884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103888:	2b00      	cmp	r3, #0
 810388a:	bf14      	ite	ne
 810388c:	2301      	movne	r3, #1
 810388e:	2300      	moveq	r3, #0
 8103890:	b2db      	uxtb	r3, r3
 8103892:	e003      	b.n	810389c <HAL_DMA_IRQHandler+0x30c>
 8103894:	687b      	ldr	r3, [r7, #4]
 8103896:	681b      	ldr	r3, [r3, #0]
 8103898:	681b      	ldr	r3, [r3, #0]
 810389a:	2300      	movs	r3, #0
 810389c:	2b00      	cmp	r3, #0
 810389e:	d00d      	beq.n	81038bc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 81038a0:	687b      	ldr	r3, [r7, #4]
 81038a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81038a4:	f003 031f 	and.w	r3, r3, #31
 81038a8:	2201      	movs	r2, #1
 81038aa:	409a      	lsls	r2, r3
 81038ac:	6a3b      	ldr	r3, [r7, #32]
 81038ae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 81038b0:	687b      	ldr	r3, [r7, #4]
 81038b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81038b4:	f043 0202 	orr.w	r2, r3, #2
 81038b8:	687b      	ldr	r3, [r7, #4]
 81038ba:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81038bc:	687b      	ldr	r3, [r7, #4]
 81038be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81038c0:	f003 031f 	and.w	r3, r3, #31
 81038c4:	2204      	movs	r2, #4
 81038c6:	409a      	lsls	r2, r3
 81038c8:	69bb      	ldr	r3, [r7, #24]
 81038ca:	4013      	ands	r3, r2
 81038cc:	2b00      	cmp	r3, #0
 81038ce:	f000 808f 	beq.w	81039f0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 81038d2:	687b      	ldr	r3, [r7, #4]
 81038d4:	681b      	ldr	r3, [r3, #0]
 81038d6:	4a2c      	ldr	r2, [pc, #176]	; (8103988 <HAL_DMA_IRQHandler+0x3f8>)
 81038d8:	4293      	cmp	r3, r2
 81038da:	d04a      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 81038dc:	687b      	ldr	r3, [r7, #4]
 81038de:	681b      	ldr	r3, [r3, #0]
 81038e0:	4a2a      	ldr	r2, [pc, #168]	; (810398c <HAL_DMA_IRQHandler+0x3fc>)
 81038e2:	4293      	cmp	r3, r2
 81038e4:	d045      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 81038e6:	687b      	ldr	r3, [r7, #4]
 81038e8:	681b      	ldr	r3, [r3, #0]
 81038ea:	4a29      	ldr	r2, [pc, #164]	; (8103990 <HAL_DMA_IRQHandler+0x400>)
 81038ec:	4293      	cmp	r3, r2
 81038ee:	d040      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 81038f0:	687b      	ldr	r3, [r7, #4]
 81038f2:	681b      	ldr	r3, [r3, #0]
 81038f4:	4a27      	ldr	r2, [pc, #156]	; (8103994 <HAL_DMA_IRQHandler+0x404>)
 81038f6:	4293      	cmp	r3, r2
 81038f8:	d03b      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 81038fa:	687b      	ldr	r3, [r7, #4]
 81038fc:	681b      	ldr	r3, [r3, #0]
 81038fe:	4a26      	ldr	r2, [pc, #152]	; (8103998 <HAL_DMA_IRQHandler+0x408>)
 8103900:	4293      	cmp	r3, r2
 8103902:	d036      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 8103904:	687b      	ldr	r3, [r7, #4]
 8103906:	681b      	ldr	r3, [r3, #0]
 8103908:	4a24      	ldr	r2, [pc, #144]	; (810399c <HAL_DMA_IRQHandler+0x40c>)
 810390a:	4293      	cmp	r3, r2
 810390c:	d031      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 810390e:	687b      	ldr	r3, [r7, #4]
 8103910:	681b      	ldr	r3, [r3, #0]
 8103912:	4a23      	ldr	r2, [pc, #140]	; (81039a0 <HAL_DMA_IRQHandler+0x410>)
 8103914:	4293      	cmp	r3, r2
 8103916:	d02c      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 8103918:	687b      	ldr	r3, [r7, #4]
 810391a:	681b      	ldr	r3, [r3, #0]
 810391c:	4a21      	ldr	r2, [pc, #132]	; (81039a4 <HAL_DMA_IRQHandler+0x414>)
 810391e:	4293      	cmp	r3, r2
 8103920:	d027      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 8103922:	687b      	ldr	r3, [r7, #4]
 8103924:	681b      	ldr	r3, [r3, #0]
 8103926:	4a20      	ldr	r2, [pc, #128]	; (81039a8 <HAL_DMA_IRQHandler+0x418>)
 8103928:	4293      	cmp	r3, r2
 810392a:	d022      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 810392c:	687b      	ldr	r3, [r7, #4]
 810392e:	681b      	ldr	r3, [r3, #0]
 8103930:	4a1e      	ldr	r2, [pc, #120]	; (81039ac <HAL_DMA_IRQHandler+0x41c>)
 8103932:	4293      	cmp	r3, r2
 8103934:	d01d      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 8103936:	687b      	ldr	r3, [r7, #4]
 8103938:	681b      	ldr	r3, [r3, #0]
 810393a:	4a1d      	ldr	r2, [pc, #116]	; (81039b0 <HAL_DMA_IRQHandler+0x420>)
 810393c:	4293      	cmp	r3, r2
 810393e:	d018      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 8103940:	687b      	ldr	r3, [r7, #4]
 8103942:	681b      	ldr	r3, [r3, #0]
 8103944:	4a1b      	ldr	r2, [pc, #108]	; (81039b4 <HAL_DMA_IRQHandler+0x424>)
 8103946:	4293      	cmp	r3, r2
 8103948:	d013      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 810394a:	687b      	ldr	r3, [r7, #4]
 810394c:	681b      	ldr	r3, [r3, #0]
 810394e:	4a1a      	ldr	r2, [pc, #104]	; (81039b8 <HAL_DMA_IRQHandler+0x428>)
 8103950:	4293      	cmp	r3, r2
 8103952:	d00e      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 8103954:	687b      	ldr	r3, [r7, #4]
 8103956:	681b      	ldr	r3, [r3, #0]
 8103958:	4a18      	ldr	r2, [pc, #96]	; (81039bc <HAL_DMA_IRQHandler+0x42c>)
 810395a:	4293      	cmp	r3, r2
 810395c:	d009      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 810395e:	687b      	ldr	r3, [r7, #4]
 8103960:	681b      	ldr	r3, [r3, #0]
 8103962:	4a17      	ldr	r2, [pc, #92]	; (81039c0 <HAL_DMA_IRQHandler+0x430>)
 8103964:	4293      	cmp	r3, r2
 8103966:	d004      	beq.n	8103972 <HAL_DMA_IRQHandler+0x3e2>
 8103968:	687b      	ldr	r3, [r7, #4]
 810396a:	681b      	ldr	r3, [r3, #0]
 810396c:	4a15      	ldr	r2, [pc, #84]	; (81039c4 <HAL_DMA_IRQHandler+0x434>)
 810396e:	4293      	cmp	r3, r2
 8103970:	d12a      	bne.n	81039c8 <HAL_DMA_IRQHandler+0x438>
 8103972:	687b      	ldr	r3, [r7, #4]
 8103974:	681b      	ldr	r3, [r3, #0]
 8103976:	681b      	ldr	r3, [r3, #0]
 8103978:	f003 0302 	and.w	r3, r3, #2
 810397c:	2b00      	cmp	r3, #0
 810397e:	bf14      	ite	ne
 8103980:	2301      	movne	r3, #1
 8103982:	2300      	moveq	r3, #0
 8103984:	b2db      	uxtb	r3, r3
 8103986:	e023      	b.n	81039d0 <HAL_DMA_IRQHandler+0x440>
 8103988:	40020010 	.word	0x40020010
 810398c:	40020028 	.word	0x40020028
 8103990:	40020040 	.word	0x40020040
 8103994:	40020058 	.word	0x40020058
 8103998:	40020070 	.word	0x40020070
 810399c:	40020088 	.word	0x40020088
 81039a0:	400200a0 	.word	0x400200a0
 81039a4:	400200b8 	.word	0x400200b8
 81039a8:	40020410 	.word	0x40020410
 81039ac:	40020428 	.word	0x40020428
 81039b0:	40020440 	.word	0x40020440
 81039b4:	40020458 	.word	0x40020458
 81039b8:	40020470 	.word	0x40020470
 81039bc:	40020488 	.word	0x40020488
 81039c0:	400204a0 	.word	0x400204a0
 81039c4:	400204b8 	.word	0x400204b8
 81039c8:	687b      	ldr	r3, [r7, #4]
 81039ca:	681b      	ldr	r3, [r3, #0]
 81039cc:	681b      	ldr	r3, [r3, #0]
 81039ce:	2300      	movs	r3, #0
 81039d0:	2b00      	cmp	r3, #0
 81039d2:	d00d      	beq.n	81039f0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 81039d4:	687b      	ldr	r3, [r7, #4]
 81039d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81039d8:	f003 031f 	and.w	r3, r3, #31
 81039dc:	2204      	movs	r2, #4
 81039de:	409a      	lsls	r2, r3
 81039e0:	6a3b      	ldr	r3, [r7, #32]
 81039e2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 81039e4:	687b      	ldr	r3, [r7, #4]
 81039e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81039e8:	f043 0204 	orr.w	r2, r3, #4
 81039ec:	687b      	ldr	r3, [r7, #4]
 81039ee:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81039f0:	687b      	ldr	r3, [r7, #4]
 81039f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81039f4:	f003 031f 	and.w	r3, r3, #31
 81039f8:	2210      	movs	r2, #16
 81039fa:	409a      	lsls	r2, r3
 81039fc:	69bb      	ldr	r3, [r7, #24]
 81039fe:	4013      	ands	r3, r2
 8103a00:	2b00      	cmp	r3, #0
 8103a02:	f000 80a6 	beq.w	8103b52 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8103a06:	687b      	ldr	r3, [r7, #4]
 8103a08:	681b      	ldr	r3, [r3, #0]
 8103a0a:	4a85      	ldr	r2, [pc, #532]	; (8103c20 <HAL_DMA_IRQHandler+0x690>)
 8103a0c:	4293      	cmp	r3, r2
 8103a0e:	d04a      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a10:	687b      	ldr	r3, [r7, #4]
 8103a12:	681b      	ldr	r3, [r3, #0]
 8103a14:	4a83      	ldr	r2, [pc, #524]	; (8103c24 <HAL_DMA_IRQHandler+0x694>)
 8103a16:	4293      	cmp	r3, r2
 8103a18:	d045      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a1a:	687b      	ldr	r3, [r7, #4]
 8103a1c:	681b      	ldr	r3, [r3, #0]
 8103a1e:	4a82      	ldr	r2, [pc, #520]	; (8103c28 <HAL_DMA_IRQHandler+0x698>)
 8103a20:	4293      	cmp	r3, r2
 8103a22:	d040      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a24:	687b      	ldr	r3, [r7, #4]
 8103a26:	681b      	ldr	r3, [r3, #0]
 8103a28:	4a80      	ldr	r2, [pc, #512]	; (8103c2c <HAL_DMA_IRQHandler+0x69c>)
 8103a2a:	4293      	cmp	r3, r2
 8103a2c:	d03b      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a2e:	687b      	ldr	r3, [r7, #4]
 8103a30:	681b      	ldr	r3, [r3, #0]
 8103a32:	4a7f      	ldr	r2, [pc, #508]	; (8103c30 <HAL_DMA_IRQHandler+0x6a0>)
 8103a34:	4293      	cmp	r3, r2
 8103a36:	d036      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a38:	687b      	ldr	r3, [r7, #4]
 8103a3a:	681b      	ldr	r3, [r3, #0]
 8103a3c:	4a7d      	ldr	r2, [pc, #500]	; (8103c34 <HAL_DMA_IRQHandler+0x6a4>)
 8103a3e:	4293      	cmp	r3, r2
 8103a40:	d031      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a42:	687b      	ldr	r3, [r7, #4]
 8103a44:	681b      	ldr	r3, [r3, #0]
 8103a46:	4a7c      	ldr	r2, [pc, #496]	; (8103c38 <HAL_DMA_IRQHandler+0x6a8>)
 8103a48:	4293      	cmp	r3, r2
 8103a4a:	d02c      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a4c:	687b      	ldr	r3, [r7, #4]
 8103a4e:	681b      	ldr	r3, [r3, #0]
 8103a50:	4a7a      	ldr	r2, [pc, #488]	; (8103c3c <HAL_DMA_IRQHandler+0x6ac>)
 8103a52:	4293      	cmp	r3, r2
 8103a54:	d027      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a56:	687b      	ldr	r3, [r7, #4]
 8103a58:	681b      	ldr	r3, [r3, #0]
 8103a5a:	4a79      	ldr	r2, [pc, #484]	; (8103c40 <HAL_DMA_IRQHandler+0x6b0>)
 8103a5c:	4293      	cmp	r3, r2
 8103a5e:	d022      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a60:	687b      	ldr	r3, [r7, #4]
 8103a62:	681b      	ldr	r3, [r3, #0]
 8103a64:	4a77      	ldr	r2, [pc, #476]	; (8103c44 <HAL_DMA_IRQHandler+0x6b4>)
 8103a66:	4293      	cmp	r3, r2
 8103a68:	d01d      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a6a:	687b      	ldr	r3, [r7, #4]
 8103a6c:	681b      	ldr	r3, [r3, #0]
 8103a6e:	4a76      	ldr	r2, [pc, #472]	; (8103c48 <HAL_DMA_IRQHandler+0x6b8>)
 8103a70:	4293      	cmp	r3, r2
 8103a72:	d018      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a74:	687b      	ldr	r3, [r7, #4]
 8103a76:	681b      	ldr	r3, [r3, #0]
 8103a78:	4a74      	ldr	r2, [pc, #464]	; (8103c4c <HAL_DMA_IRQHandler+0x6bc>)
 8103a7a:	4293      	cmp	r3, r2
 8103a7c:	d013      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a7e:	687b      	ldr	r3, [r7, #4]
 8103a80:	681b      	ldr	r3, [r3, #0]
 8103a82:	4a73      	ldr	r2, [pc, #460]	; (8103c50 <HAL_DMA_IRQHandler+0x6c0>)
 8103a84:	4293      	cmp	r3, r2
 8103a86:	d00e      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a88:	687b      	ldr	r3, [r7, #4]
 8103a8a:	681b      	ldr	r3, [r3, #0]
 8103a8c:	4a71      	ldr	r2, [pc, #452]	; (8103c54 <HAL_DMA_IRQHandler+0x6c4>)
 8103a8e:	4293      	cmp	r3, r2
 8103a90:	d009      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a92:	687b      	ldr	r3, [r7, #4]
 8103a94:	681b      	ldr	r3, [r3, #0]
 8103a96:	4a70      	ldr	r2, [pc, #448]	; (8103c58 <HAL_DMA_IRQHandler+0x6c8>)
 8103a98:	4293      	cmp	r3, r2
 8103a9a:	d004      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x516>
 8103a9c:	687b      	ldr	r3, [r7, #4]
 8103a9e:	681b      	ldr	r3, [r3, #0]
 8103aa0:	4a6e      	ldr	r2, [pc, #440]	; (8103c5c <HAL_DMA_IRQHandler+0x6cc>)
 8103aa2:	4293      	cmp	r3, r2
 8103aa4:	d10a      	bne.n	8103abc <HAL_DMA_IRQHandler+0x52c>
 8103aa6:	687b      	ldr	r3, [r7, #4]
 8103aa8:	681b      	ldr	r3, [r3, #0]
 8103aaa:	681b      	ldr	r3, [r3, #0]
 8103aac:	f003 0308 	and.w	r3, r3, #8
 8103ab0:	2b00      	cmp	r3, #0
 8103ab2:	bf14      	ite	ne
 8103ab4:	2301      	movne	r3, #1
 8103ab6:	2300      	moveq	r3, #0
 8103ab8:	b2db      	uxtb	r3, r3
 8103aba:	e009      	b.n	8103ad0 <HAL_DMA_IRQHandler+0x540>
 8103abc:	687b      	ldr	r3, [r7, #4]
 8103abe:	681b      	ldr	r3, [r3, #0]
 8103ac0:	681b      	ldr	r3, [r3, #0]
 8103ac2:	f003 0304 	and.w	r3, r3, #4
 8103ac6:	2b00      	cmp	r3, #0
 8103ac8:	bf14      	ite	ne
 8103aca:	2301      	movne	r3, #1
 8103acc:	2300      	moveq	r3, #0
 8103ace:	b2db      	uxtb	r3, r3
 8103ad0:	2b00      	cmp	r3, #0
 8103ad2:	d03e      	beq.n	8103b52 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103ad4:	687b      	ldr	r3, [r7, #4]
 8103ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103ad8:	f003 031f 	and.w	r3, r3, #31
 8103adc:	2210      	movs	r2, #16
 8103ade:	409a      	lsls	r2, r3
 8103ae0:	6a3b      	ldr	r3, [r7, #32]
 8103ae2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103ae4:	687b      	ldr	r3, [r7, #4]
 8103ae6:	681b      	ldr	r3, [r3, #0]
 8103ae8:	681b      	ldr	r3, [r3, #0]
 8103aea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8103aee:	2b00      	cmp	r3, #0
 8103af0:	d018      	beq.n	8103b24 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8103af2:	687b      	ldr	r3, [r7, #4]
 8103af4:	681b      	ldr	r3, [r3, #0]
 8103af6:	681b      	ldr	r3, [r3, #0]
 8103af8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8103afc:	2b00      	cmp	r3, #0
 8103afe:	d108      	bne.n	8103b12 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8103b00:	687b      	ldr	r3, [r7, #4]
 8103b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103b04:	2b00      	cmp	r3, #0
 8103b06:	d024      	beq.n	8103b52 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8103b08:	687b      	ldr	r3, [r7, #4]
 8103b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103b0c:	6878      	ldr	r0, [r7, #4]
 8103b0e:	4798      	blx	r3
 8103b10:	e01f      	b.n	8103b52 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8103b12:	687b      	ldr	r3, [r7, #4]
 8103b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103b16:	2b00      	cmp	r3, #0
 8103b18:	d01b      	beq.n	8103b52 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8103b1a:	687b      	ldr	r3, [r7, #4]
 8103b1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103b1e:	6878      	ldr	r0, [r7, #4]
 8103b20:	4798      	blx	r3
 8103b22:	e016      	b.n	8103b52 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8103b24:	687b      	ldr	r3, [r7, #4]
 8103b26:	681b      	ldr	r3, [r3, #0]
 8103b28:	681b      	ldr	r3, [r3, #0]
 8103b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103b2e:	2b00      	cmp	r3, #0
 8103b30:	d107      	bne.n	8103b42 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8103b32:	687b      	ldr	r3, [r7, #4]
 8103b34:	681b      	ldr	r3, [r3, #0]
 8103b36:	681a      	ldr	r2, [r3, #0]
 8103b38:	687b      	ldr	r3, [r7, #4]
 8103b3a:	681b      	ldr	r3, [r3, #0]
 8103b3c:	f022 0208 	bic.w	r2, r2, #8
 8103b40:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8103b42:	687b      	ldr	r3, [r7, #4]
 8103b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103b46:	2b00      	cmp	r3, #0
 8103b48:	d003      	beq.n	8103b52 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8103b4a:	687b      	ldr	r3, [r7, #4]
 8103b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103b4e:	6878      	ldr	r0, [r7, #4]
 8103b50:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103b52:	687b      	ldr	r3, [r7, #4]
 8103b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103b56:	f003 031f 	and.w	r3, r3, #31
 8103b5a:	2220      	movs	r2, #32
 8103b5c:	409a      	lsls	r2, r3
 8103b5e:	69bb      	ldr	r3, [r7, #24]
 8103b60:	4013      	ands	r3, r2
 8103b62:	2b00      	cmp	r3, #0
 8103b64:	f000 8110 	beq.w	8103d88 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8103b68:	687b      	ldr	r3, [r7, #4]
 8103b6a:	681b      	ldr	r3, [r3, #0]
 8103b6c:	4a2c      	ldr	r2, [pc, #176]	; (8103c20 <HAL_DMA_IRQHandler+0x690>)
 8103b6e:	4293      	cmp	r3, r2
 8103b70:	d04a      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103b72:	687b      	ldr	r3, [r7, #4]
 8103b74:	681b      	ldr	r3, [r3, #0]
 8103b76:	4a2b      	ldr	r2, [pc, #172]	; (8103c24 <HAL_DMA_IRQHandler+0x694>)
 8103b78:	4293      	cmp	r3, r2
 8103b7a:	d045      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103b7c:	687b      	ldr	r3, [r7, #4]
 8103b7e:	681b      	ldr	r3, [r3, #0]
 8103b80:	4a29      	ldr	r2, [pc, #164]	; (8103c28 <HAL_DMA_IRQHandler+0x698>)
 8103b82:	4293      	cmp	r3, r2
 8103b84:	d040      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103b86:	687b      	ldr	r3, [r7, #4]
 8103b88:	681b      	ldr	r3, [r3, #0]
 8103b8a:	4a28      	ldr	r2, [pc, #160]	; (8103c2c <HAL_DMA_IRQHandler+0x69c>)
 8103b8c:	4293      	cmp	r3, r2
 8103b8e:	d03b      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103b90:	687b      	ldr	r3, [r7, #4]
 8103b92:	681b      	ldr	r3, [r3, #0]
 8103b94:	4a26      	ldr	r2, [pc, #152]	; (8103c30 <HAL_DMA_IRQHandler+0x6a0>)
 8103b96:	4293      	cmp	r3, r2
 8103b98:	d036      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103b9a:	687b      	ldr	r3, [r7, #4]
 8103b9c:	681b      	ldr	r3, [r3, #0]
 8103b9e:	4a25      	ldr	r2, [pc, #148]	; (8103c34 <HAL_DMA_IRQHandler+0x6a4>)
 8103ba0:	4293      	cmp	r3, r2
 8103ba2:	d031      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103ba4:	687b      	ldr	r3, [r7, #4]
 8103ba6:	681b      	ldr	r3, [r3, #0]
 8103ba8:	4a23      	ldr	r2, [pc, #140]	; (8103c38 <HAL_DMA_IRQHandler+0x6a8>)
 8103baa:	4293      	cmp	r3, r2
 8103bac:	d02c      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103bae:	687b      	ldr	r3, [r7, #4]
 8103bb0:	681b      	ldr	r3, [r3, #0]
 8103bb2:	4a22      	ldr	r2, [pc, #136]	; (8103c3c <HAL_DMA_IRQHandler+0x6ac>)
 8103bb4:	4293      	cmp	r3, r2
 8103bb6:	d027      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103bb8:	687b      	ldr	r3, [r7, #4]
 8103bba:	681b      	ldr	r3, [r3, #0]
 8103bbc:	4a20      	ldr	r2, [pc, #128]	; (8103c40 <HAL_DMA_IRQHandler+0x6b0>)
 8103bbe:	4293      	cmp	r3, r2
 8103bc0:	d022      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103bc2:	687b      	ldr	r3, [r7, #4]
 8103bc4:	681b      	ldr	r3, [r3, #0]
 8103bc6:	4a1f      	ldr	r2, [pc, #124]	; (8103c44 <HAL_DMA_IRQHandler+0x6b4>)
 8103bc8:	4293      	cmp	r3, r2
 8103bca:	d01d      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103bcc:	687b      	ldr	r3, [r7, #4]
 8103bce:	681b      	ldr	r3, [r3, #0]
 8103bd0:	4a1d      	ldr	r2, [pc, #116]	; (8103c48 <HAL_DMA_IRQHandler+0x6b8>)
 8103bd2:	4293      	cmp	r3, r2
 8103bd4:	d018      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103bd6:	687b      	ldr	r3, [r7, #4]
 8103bd8:	681b      	ldr	r3, [r3, #0]
 8103bda:	4a1c      	ldr	r2, [pc, #112]	; (8103c4c <HAL_DMA_IRQHandler+0x6bc>)
 8103bdc:	4293      	cmp	r3, r2
 8103bde:	d013      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103be0:	687b      	ldr	r3, [r7, #4]
 8103be2:	681b      	ldr	r3, [r3, #0]
 8103be4:	4a1a      	ldr	r2, [pc, #104]	; (8103c50 <HAL_DMA_IRQHandler+0x6c0>)
 8103be6:	4293      	cmp	r3, r2
 8103be8:	d00e      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	681b      	ldr	r3, [r3, #0]
 8103bee:	4a19      	ldr	r2, [pc, #100]	; (8103c54 <HAL_DMA_IRQHandler+0x6c4>)
 8103bf0:	4293      	cmp	r3, r2
 8103bf2:	d009      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103bf4:	687b      	ldr	r3, [r7, #4]
 8103bf6:	681b      	ldr	r3, [r3, #0]
 8103bf8:	4a17      	ldr	r2, [pc, #92]	; (8103c58 <HAL_DMA_IRQHandler+0x6c8>)
 8103bfa:	4293      	cmp	r3, r2
 8103bfc:	d004      	beq.n	8103c08 <HAL_DMA_IRQHandler+0x678>
 8103bfe:	687b      	ldr	r3, [r7, #4]
 8103c00:	681b      	ldr	r3, [r3, #0]
 8103c02:	4a16      	ldr	r2, [pc, #88]	; (8103c5c <HAL_DMA_IRQHandler+0x6cc>)
 8103c04:	4293      	cmp	r3, r2
 8103c06:	d12b      	bne.n	8103c60 <HAL_DMA_IRQHandler+0x6d0>
 8103c08:	687b      	ldr	r3, [r7, #4]
 8103c0a:	681b      	ldr	r3, [r3, #0]
 8103c0c:	681b      	ldr	r3, [r3, #0]
 8103c0e:	f003 0310 	and.w	r3, r3, #16
 8103c12:	2b00      	cmp	r3, #0
 8103c14:	bf14      	ite	ne
 8103c16:	2301      	movne	r3, #1
 8103c18:	2300      	moveq	r3, #0
 8103c1a:	b2db      	uxtb	r3, r3
 8103c1c:	e02a      	b.n	8103c74 <HAL_DMA_IRQHandler+0x6e4>
 8103c1e:	bf00      	nop
 8103c20:	40020010 	.word	0x40020010
 8103c24:	40020028 	.word	0x40020028
 8103c28:	40020040 	.word	0x40020040
 8103c2c:	40020058 	.word	0x40020058
 8103c30:	40020070 	.word	0x40020070
 8103c34:	40020088 	.word	0x40020088
 8103c38:	400200a0 	.word	0x400200a0
 8103c3c:	400200b8 	.word	0x400200b8
 8103c40:	40020410 	.word	0x40020410
 8103c44:	40020428 	.word	0x40020428
 8103c48:	40020440 	.word	0x40020440
 8103c4c:	40020458 	.word	0x40020458
 8103c50:	40020470 	.word	0x40020470
 8103c54:	40020488 	.word	0x40020488
 8103c58:	400204a0 	.word	0x400204a0
 8103c5c:	400204b8 	.word	0x400204b8
 8103c60:	687b      	ldr	r3, [r7, #4]
 8103c62:	681b      	ldr	r3, [r3, #0]
 8103c64:	681b      	ldr	r3, [r3, #0]
 8103c66:	f003 0302 	and.w	r3, r3, #2
 8103c6a:	2b00      	cmp	r3, #0
 8103c6c:	bf14      	ite	ne
 8103c6e:	2301      	movne	r3, #1
 8103c70:	2300      	moveq	r3, #0
 8103c72:	b2db      	uxtb	r3, r3
 8103c74:	2b00      	cmp	r3, #0
 8103c76:	f000 8087 	beq.w	8103d88 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103c7a:	687b      	ldr	r3, [r7, #4]
 8103c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103c7e:	f003 031f 	and.w	r3, r3, #31
 8103c82:	2220      	movs	r2, #32
 8103c84:	409a      	lsls	r2, r3
 8103c86:	6a3b      	ldr	r3, [r7, #32]
 8103c88:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8103c8a:	687b      	ldr	r3, [r7, #4]
 8103c8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8103c90:	b2db      	uxtb	r3, r3
 8103c92:	2b04      	cmp	r3, #4
 8103c94:	d139      	bne.n	8103d0a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8103c96:	687b      	ldr	r3, [r7, #4]
 8103c98:	681b      	ldr	r3, [r3, #0]
 8103c9a:	681a      	ldr	r2, [r3, #0]
 8103c9c:	687b      	ldr	r3, [r7, #4]
 8103c9e:	681b      	ldr	r3, [r3, #0]
 8103ca0:	f022 0216 	bic.w	r2, r2, #22
 8103ca4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8103ca6:	687b      	ldr	r3, [r7, #4]
 8103ca8:	681b      	ldr	r3, [r3, #0]
 8103caa:	695a      	ldr	r2, [r3, #20]
 8103cac:	687b      	ldr	r3, [r7, #4]
 8103cae:	681b      	ldr	r3, [r3, #0]
 8103cb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8103cb4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8103cb6:	687b      	ldr	r3, [r7, #4]
 8103cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103cba:	2b00      	cmp	r3, #0
 8103cbc:	d103      	bne.n	8103cc6 <HAL_DMA_IRQHandler+0x736>
 8103cbe:	687b      	ldr	r3, [r7, #4]
 8103cc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103cc2:	2b00      	cmp	r3, #0
 8103cc4:	d007      	beq.n	8103cd6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8103cc6:	687b      	ldr	r3, [r7, #4]
 8103cc8:	681b      	ldr	r3, [r3, #0]
 8103cca:	681a      	ldr	r2, [r3, #0]
 8103ccc:	687b      	ldr	r3, [r7, #4]
 8103cce:	681b      	ldr	r3, [r3, #0]
 8103cd0:	f022 0208 	bic.w	r2, r2, #8
 8103cd4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103cd6:	687b      	ldr	r3, [r7, #4]
 8103cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103cda:	f003 031f 	and.w	r3, r3, #31
 8103cde:	223f      	movs	r2, #63	; 0x3f
 8103ce0:	409a      	lsls	r2, r3
 8103ce2:	6a3b      	ldr	r3, [r7, #32]
 8103ce4:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8103ce6:	687b      	ldr	r3, [r7, #4]
 8103ce8:	2200      	movs	r2, #0
 8103cea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8103cee:	687b      	ldr	r3, [r7, #4]
 8103cf0:	2201      	movs	r2, #1
 8103cf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8103cf6:	687b      	ldr	r3, [r7, #4]
 8103cf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103cfa:	2b00      	cmp	r3, #0
 8103cfc:	f000 834a 	beq.w	8104394 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8103d00:	687b      	ldr	r3, [r7, #4]
 8103d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103d04:	6878      	ldr	r0, [r7, #4]
 8103d06:	4798      	blx	r3
          }
          return;
 8103d08:	e344      	b.n	8104394 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103d0a:	687b      	ldr	r3, [r7, #4]
 8103d0c:	681b      	ldr	r3, [r3, #0]
 8103d0e:	681b      	ldr	r3, [r3, #0]
 8103d10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8103d14:	2b00      	cmp	r3, #0
 8103d16:	d018      	beq.n	8103d4a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8103d18:	687b      	ldr	r3, [r7, #4]
 8103d1a:	681b      	ldr	r3, [r3, #0]
 8103d1c:	681b      	ldr	r3, [r3, #0]
 8103d1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8103d22:	2b00      	cmp	r3, #0
 8103d24:	d108      	bne.n	8103d38 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8103d26:	687b      	ldr	r3, [r7, #4]
 8103d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103d2a:	2b00      	cmp	r3, #0
 8103d2c:	d02c      	beq.n	8103d88 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8103d2e:	687b      	ldr	r3, [r7, #4]
 8103d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103d32:	6878      	ldr	r0, [r7, #4]
 8103d34:	4798      	blx	r3
 8103d36:	e027      	b.n	8103d88 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8103d38:	687b      	ldr	r3, [r7, #4]
 8103d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103d3c:	2b00      	cmp	r3, #0
 8103d3e:	d023      	beq.n	8103d88 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8103d40:	687b      	ldr	r3, [r7, #4]
 8103d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103d44:	6878      	ldr	r0, [r7, #4]
 8103d46:	4798      	blx	r3
 8103d48:	e01e      	b.n	8103d88 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8103d4a:	687b      	ldr	r3, [r7, #4]
 8103d4c:	681b      	ldr	r3, [r3, #0]
 8103d4e:	681b      	ldr	r3, [r3, #0]
 8103d50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103d54:	2b00      	cmp	r3, #0
 8103d56:	d10f      	bne.n	8103d78 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8103d58:	687b      	ldr	r3, [r7, #4]
 8103d5a:	681b      	ldr	r3, [r3, #0]
 8103d5c:	681a      	ldr	r2, [r3, #0]
 8103d5e:	687b      	ldr	r3, [r7, #4]
 8103d60:	681b      	ldr	r3, [r3, #0]
 8103d62:	f022 0210 	bic.w	r2, r2, #16
 8103d66:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8103d68:	687b      	ldr	r3, [r7, #4]
 8103d6a:	2200      	movs	r2, #0
 8103d6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8103d70:	687b      	ldr	r3, [r7, #4]
 8103d72:	2201      	movs	r2, #1
 8103d74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8103d78:	687b      	ldr	r3, [r7, #4]
 8103d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103d7c:	2b00      	cmp	r3, #0
 8103d7e:	d003      	beq.n	8103d88 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8103d80:	687b      	ldr	r3, [r7, #4]
 8103d82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103d84:	6878      	ldr	r0, [r7, #4]
 8103d86:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8103d88:	687b      	ldr	r3, [r7, #4]
 8103d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103d8c:	2b00      	cmp	r3, #0
 8103d8e:	f000 8306 	beq.w	810439e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8103d92:	687b      	ldr	r3, [r7, #4]
 8103d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103d96:	f003 0301 	and.w	r3, r3, #1
 8103d9a:	2b00      	cmp	r3, #0
 8103d9c:	f000 8088 	beq.w	8103eb0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8103da0:	687b      	ldr	r3, [r7, #4]
 8103da2:	2204      	movs	r2, #4
 8103da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8103da8:	687b      	ldr	r3, [r7, #4]
 8103daa:	681b      	ldr	r3, [r3, #0]
 8103dac:	4a7a      	ldr	r2, [pc, #488]	; (8103f98 <HAL_DMA_IRQHandler+0xa08>)
 8103dae:	4293      	cmp	r3, r2
 8103db0:	d04a      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103db2:	687b      	ldr	r3, [r7, #4]
 8103db4:	681b      	ldr	r3, [r3, #0]
 8103db6:	4a79      	ldr	r2, [pc, #484]	; (8103f9c <HAL_DMA_IRQHandler+0xa0c>)
 8103db8:	4293      	cmp	r3, r2
 8103dba:	d045      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103dbc:	687b      	ldr	r3, [r7, #4]
 8103dbe:	681b      	ldr	r3, [r3, #0]
 8103dc0:	4a77      	ldr	r2, [pc, #476]	; (8103fa0 <HAL_DMA_IRQHandler+0xa10>)
 8103dc2:	4293      	cmp	r3, r2
 8103dc4:	d040      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103dc6:	687b      	ldr	r3, [r7, #4]
 8103dc8:	681b      	ldr	r3, [r3, #0]
 8103dca:	4a76      	ldr	r2, [pc, #472]	; (8103fa4 <HAL_DMA_IRQHandler+0xa14>)
 8103dcc:	4293      	cmp	r3, r2
 8103dce:	d03b      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103dd0:	687b      	ldr	r3, [r7, #4]
 8103dd2:	681b      	ldr	r3, [r3, #0]
 8103dd4:	4a74      	ldr	r2, [pc, #464]	; (8103fa8 <HAL_DMA_IRQHandler+0xa18>)
 8103dd6:	4293      	cmp	r3, r2
 8103dd8:	d036      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103dda:	687b      	ldr	r3, [r7, #4]
 8103ddc:	681b      	ldr	r3, [r3, #0]
 8103dde:	4a73      	ldr	r2, [pc, #460]	; (8103fac <HAL_DMA_IRQHandler+0xa1c>)
 8103de0:	4293      	cmp	r3, r2
 8103de2:	d031      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103de4:	687b      	ldr	r3, [r7, #4]
 8103de6:	681b      	ldr	r3, [r3, #0]
 8103de8:	4a71      	ldr	r2, [pc, #452]	; (8103fb0 <HAL_DMA_IRQHandler+0xa20>)
 8103dea:	4293      	cmp	r3, r2
 8103dec:	d02c      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103dee:	687b      	ldr	r3, [r7, #4]
 8103df0:	681b      	ldr	r3, [r3, #0]
 8103df2:	4a70      	ldr	r2, [pc, #448]	; (8103fb4 <HAL_DMA_IRQHandler+0xa24>)
 8103df4:	4293      	cmp	r3, r2
 8103df6:	d027      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103df8:	687b      	ldr	r3, [r7, #4]
 8103dfa:	681b      	ldr	r3, [r3, #0]
 8103dfc:	4a6e      	ldr	r2, [pc, #440]	; (8103fb8 <HAL_DMA_IRQHandler+0xa28>)
 8103dfe:	4293      	cmp	r3, r2
 8103e00:	d022      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103e02:	687b      	ldr	r3, [r7, #4]
 8103e04:	681b      	ldr	r3, [r3, #0]
 8103e06:	4a6d      	ldr	r2, [pc, #436]	; (8103fbc <HAL_DMA_IRQHandler+0xa2c>)
 8103e08:	4293      	cmp	r3, r2
 8103e0a:	d01d      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103e0c:	687b      	ldr	r3, [r7, #4]
 8103e0e:	681b      	ldr	r3, [r3, #0]
 8103e10:	4a6b      	ldr	r2, [pc, #428]	; (8103fc0 <HAL_DMA_IRQHandler+0xa30>)
 8103e12:	4293      	cmp	r3, r2
 8103e14:	d018      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103e16:	687b      	ldr	r3, [r7, #4]
 8103e18:	681b      	ldr	r3, [r3, #0]
 8103e1a:	4a6a      	ldr	r2, [pc, #424]	; (8103fc4 <HAL_DMA_IRQHandler+0xa34>)
 8103e1c:	4293      	cmp	r3, r2
 8103e1e:	d013      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103e20:	687b      	ldr	r3, [r7, #4]
 8103e22:	681b      	ldr	r3, [r3, #0]
 8103e24:	4a68      	ldr	r2, [pc, #416]	; (8103fc8 <HAL_DMA_IRQHandler+0xa38>)
 8103e26:	4293      	cmp	r3, r2
 8103e28:	d00e      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103e2a:	687b      	ldr	r3, [r7, #4]
 8103e2c:	681b      	ldr	r3, [r3, #0]
 8103e2e:	4a67      	ldr	r2, [pc, #412]	; (8103fcc <HAL_DMA_IRQHandler+0xa3c>)
 8103e30:	4293      	cmp	r3, r2
 8103e32:	d009      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103e34:	687b      	ldr	r3, [r7, #4]
 8103e36:	681b      	ldr	r3, [r3, #0]
 8103e38:	4a65      	ldr	r2, [pc, #404]	; (8103fd0 <HAL_DMA_IRQHandler+0xa40>)
 8103e3a:	4293      	cmp	r3, r2
 8103e3c:	d004      	beq.n	8103e48 <HAL_DMA_IRQHandler+0x8b8>
 8103e3e:	687b      	ldr	r3, [r7, #4]
 8103e40:	681b      	ldr	r3, [r3, #0]
 8103e42:	4a64      	ldr	r2, [pc, #400]	; (8103fd4 <HAL_DMA_IRQHandler+0xa44>)
 8103e44:	4293      	cmp	r3, r2
 8103e46:	d108      	bne.n	8103e5a <HAL_DMA_IRQHandler+0x8ca>
 8103e48:	687b      	ldr	r3, [r7, #4]
 8103e4a:	681b      	ldr	r3, [r3, #0]
 8103e4c:	681a      	ldr	r2, [r3, #0]
 8103e4e:	687b      	ldr	r3, [r7, #4]
 8103e50:	681b      	ldr	r3, [r3, #0]
 8103e52:	f022 0201 	bic.w	r2, r2, #1
 8103e56:	601a      	str	r2, [r3, #0]
 8103e58:	e007      	b.n	8103e6a <HAL_DMA_IRQHandler+0x8da>
 8103e5a:	687b      	ldr	r3, [r7, #4]
 8103e5c:	681b      	ldr	r3, [r3, #0]
 8103e5e:	681a      	ldr	r2, [r3, #0]
 8103e60:	687b      	ldr	r3, [r7, #4]
 8103e62:	681b      	ldr	r3, [r3, #0]
 8103e64:	f022 0201 	bic.w	r2, r2, #1
 8103e68:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8103e6a:	68fb      	ldr	r3, [r7, #12]
 8103e6c:	3301      	adds	r3, #1
 8103e6e:	60fb      	str	r3, [r7, #12]
 8103e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8103e72:	429a      	cmp	r2, r3
 8103e74:	d307      	bcc.n	8103e86 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8103e76:	687b      	ldr	r3, [r7, #4]
 8103e78:	681b      	ldr	r3, [r3, #0]
 8103e7a:	681b      	ldr	r3, [r3, #0]
 8103e7c:	f003 0301 	and.w	r3, r3, #1
 8103e80:	2b00      	cmp	r3, #0
 8103e82:	d1f2      	bne.n	8103e6a <HAL_DMA_IRQHandler+0x8da>
 8103e84:	e000      	b.n	8103e88 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8103e86:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8103e88:	687b      	ldr	r3, [r7, #4]
 8103e8a:	2200      	movs	r2, #0
 8103e8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8103e90:	687b      	ldr	r3, [r7, #4]
 8103e92:	681b      	ldr	r3, [r3, #0]
 8103e94:	681b      	ldr	r3, [r3, #0]
 8103e96:	f003 0301 	and.w	r3, r3, #1
 8103e9a:	2b00      	cmp	r3, #0
 8103e9c:	d004      	beq.n	8103ea8 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8103e9e:	687b      	ldr	r3, [r7, #4]
 8103ea0:	2203      	movs	r2, #3
 8103ea2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8103ea6:	e003      	b.n	8103eb0 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8103ea8:	687b      	ldr	r3, [r7, #4]
 8103eaa:	2201      	movs	r2, #1
 8103eac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8103eb0:	687b      	ldr	r3, [r7, #4]
 8103eb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103eb4:	2b00      	cmp	r3, #0
 8103eb6:	f000 8272 	beq.w	810439e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8103eba:	687b      	ldr	r3, [r7, #4]
 8103ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103ebe:	6878      	ldr	r0, [r7, #4]
 8103ec0:	4798      	blx	r3
 8103ec2:	e26c      	b.n	810439e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8103ec4:	687b      	ldr	r3, [r7, #4]
 8103ec6:	681b      	ldr	r3, [r3, #0]
 8103ec8:	4a43      	ldr	r2, [pc, #268]	; (8103fd8 <HAL_DMA_IRQHandler+0xa48>)
 8103eca:	4293      	cmp	r3, r2
 8103ecc:	d022      	beq.n	8103f14 <HAL_DMA_IRQHandler+0x984>
 8103ece:	687b      	ldr	r3, [r7, #4]
 8103ed0:	681b      	ldr	r3, [r3, #0]
 8103ed2:	4a42      	ldr	r2, [pc, #264]	; (8103fdc <HAL_DMA_IRQHandler+0xa4c>)
 8103ed4:	4293      	cmp	r3, r2
 8103ed6:	d01d      	beq.n	8103f14 <HAL_DMA_IRQHandler+0x984>
 8103ed8:	687b      	ldr	r3, [r7, #4]
 8103eda:	681b      	ldr	r3, [r3, #0]
 8103edc:	4a40      	ldr	r2, [pc, #256]	; (8103fe0 <HAL_DMA_IRQHandler+0xa50>)
 8103ede:	4293      	cmp	r3, r2
 8103ee0:	d018      	beq.n	8103f14 <HAL_DMA_IRQHandler+0x984>
 8103ee2:	687b      	ldr	r3, [r7, #4]
 8103ee4:	681b      	ldr	r3, [r3, #0]
 8103ee6:	4a3f      	ldr	r2, [pc, #252]	; (8103fe4 <HAL_DMA_IRQHandler+0xa54>)
 8103ee8:	4293      	cmp	r3, r2
 8103eea:	d013      	beq.n	8103f14 <HAL_DMA_IRQHandler+0x984>
 8103eec:	687b      	ldr	r3, [r7, #4]
 8103eee:	681b      	ldr	r3, [r3, #0]
 8103ef0:	4a3d      	ldr	r2, [pc, #244]	; (8103fe8 <HAL_DMA_IRQHandler+0xa58>)
 8103ef2:	4293      	cmp	r3, r2
 8103ef4:	d00e      	beq.n	8103f14 <HAL_DMA_IRQHandler+0x984>
 8103ef6:	687b      	ldr	r3, [r7, #4]
 8103ef8:	681b      	ldr	r3, [r3, #0]
 8103efa:	4a3c      	ldr	r2, [pc, #240]	; (8103fec <HAL_DMA_IRQHandler+0xa5c>)
 8103efc:	4293      	cmp	r3, r2
 8103efe:	d009      	beq.n	8103f14 <HAL_DMA_IRQHandler+0x984>
 8103f00:	687b      	ldr	r3, [r7, #4]
 8103f02:	681b      	ldr	r3, [r3, #0]
 8103f04:	4a3a      	ldr	r2, [pc, #232]	; (8103ff0 <HAL_DMA_IRQHandler+0xa60>)
 8103f06:	4293      	cmp	r3, r2
 8103f08:	d004      	beq.n	8103f14 <HAL_DMA_IRQHandler+0x984>
 8103f0a:	687b      	ldr	r3, [r7, #4]
 8103f0c:	681b      	ldr	r3, [r3, #0]
 8103f0e:	4a39      	ldr	r2, [pc, #228]	; (8103ff4 <HAL_DMA_IRQHandler+0xa64>)
 8103f10:	4293      	cmp	r3, r2
 8103f12:	d101      	bne.n	8103f18 <HAL_DMA_IRQHandler+0x988>
 8103f14:	2301      	movs	r3, #1
 8103f16:	e000      	b.n	8103f1a <HAL_DMA_IRQHandler+0x98a>
 8103f18:	2300      	movs	r3, #0
 8103f1a:	2b00      	cmp	r3, #0
 8103f1c:	f000 823f 	beq.w	810439e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8103f20:	687b      	ldr	r3, [r7, #4]
 8103f22:	681b      	ldr	r3, [r3, #0]
 8103f24:	681b      	ldr	r3, [r3, #0]
 8103f26:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8103f28:	687b      	ldr	r3, [r7, #4]
 8103f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f2c:	f003 031f 	and.w	r3, r3, #31
 8103f30:	2204      	movs	r2, #4
 8103f32:	409a      	lsls	r2, r3
 8103f34:	697b      	ldr	r3, [r7, #20]
 8103f36:	4013      	ands	r3, r2
 8103f38:	2b00      	cmp	r3, #0
 8103f3a:	f000 80cd 	beq.w	81040d8 <HAL_DMA_IRQHandler+0xb48>
 8103f3e:	693b      	ldr	r3, [r7, #16]
 8103f40:	f003 0304 	and.w	r3, r3, #4
 8103f44:	2b00      	cmp	r3, #0
 8103f46:	f000 80c7 	beq.w	81040d8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8103f4a:	687b      	ldr	r3, [r7, #4]
 8103f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f4e:	f003 031f 	and.w	r3, r3, #31
 8103f52:	2204      	movs	r2, #4
 8103f54:	409a      	lsls	r2, r3
 8103f56:	69fb      	ldr	r3, [r7, #28]
 8103f58:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103f5a:	693b      	ldr	r3, [r7, #16]
 8103f5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103f60:	2b00      	cmp	r3, #0
 8103f62:	d049      	beq.n	8103ff8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8103f64:	693b      	ldr	r3, [r7, #16]
 8103f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103f6a:	2b00      	cmp	r3, #0
 8103f6c:	d109      	bne.n	8103f82 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8103f6e:	687b      	ldr	r3, [r7, #4]
 8103f70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103f72:	2b00      	cmp	r3, #0
 8103f74:	f000 8210 	beq.w	8104398 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8103f78:	687b      	ldr	r3, [r7, #4]
 8103f7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103f7c:	6878      	ldr	r0, [r7, #4]
 8103f7e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103f80:	e20a      	b.n	8104398 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8103f82:	687b      	ldr	r3, [r7, #4]
 8103f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103f86:	2b00      	cmp	r3, #0
 8103f88:	f000 8206 	beq.w	8104398 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8103f8c:	687b      	ldr	r3, [r7, #4]
 8103f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103f90:	6878      	ldr	r0, [r7, #4]
 8103f92:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103f94:	e200      	b.n	8104398 <HAL_DMA_IRQHandler+0xe08>
 8103f96:	bf00      	nop
 8103f98:	40020010 	.word	0x40020010
 8103f9c:	40020028 	.word	0x40020028
 8103fa0:	40020040 	.word	0x40020040
 8103fa4:	40020058 	.word	0x40020058
 8103fa8:	40020070 	.word	0x40020070
 8103fac:	40020088 	.word	0x40020088
 8103fb0:	400200a0 	.word	0x400200a0
 8103fb4:	400200b8 	.word	0x400200b8
 8103fb8:	40020410 	.word	0x40020410
 8103fbc:	40020428 	.word	0x40020428
 8103fc0:	40020440 	.word	0x40020440
 8103fc4:	40020458 	.word	0x40020458
 8103fc8:	40020470 	.word	0x40020470
 8103fcc:	40020488 	.word	0x40020488
 8103fd0:	400204a0 	.word	0x400204a0
 8103fd4:	400204b8 	.word	0x400204b8
 8103fd8:	58025408 	.word	0x58025408
 8103fdc:	5802541c 	.word	0x5802541c
 8103fe0:	58025430 	.word	0x58025430
 8103fe4:	58025444 	.word	0x58025444
 8103fe8:	58025458 	.word	0x58025458
 8103fec:	5802546c 	.word	0x5802546c
 8103ff0:	58025480 	.word	0x58025480
 8103ff4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8103ff8:	693b      	ldr	r3, [r7, #16]
 8103ffa:	f003 0320 	and.w	r3, r3, #32
 8103ffe:	2b00      	cmp	r3, #0
 8104000:	d160      	bne.n	81040c4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8104002:	687b      	ldr	r3, [r7, #4]
 8104004:	681b      	ldr	r3, [r3, #0]
 8104006:	4a8c      	ldr	r2, [pc, #560]	; (8104238 <HAL_DMA_IRQHandler+0xca8>)
 8104008:	4293      	cmp	r3, r2
 810400a:	d04a      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 810400c:	687b      	ldr	r3, [r7, #4]
 810400e:	681b      	ldr	r3, [r3, #0]
 8104010:	4a8a      	ldr	r2, [pc, #552]	; (810423c <HAL_DMA_IRQHandler+0xcac>)
 8104012:	4293      	cmp	r3, r2
 8104014:	d045      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 8104016:	687b      	ldr	r3, [r7, #4]
 8104018:	681b      	ldr	r3, [r3, #0]
 810401a:	4a89      	ldr	r2, [pc, #548]	; (8104240 <HAL_DMA_IRQHandler+0xcb0>)
 810401c:	4293      	cmp	r3, r2
 810401e:	d040      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 8104020:	687b      	ldr	r3, [r7, #4]
 8104022:	681b      	ldr	r3, [r3, #0]
 8104024:	4a87      	ldr	r2, [pc, #540]	; (8104244 <HAL_DMA_IRQHandler+0xcb4>)
 8104026:	4293      	cmp	r3, r2
 8104028:	d03b      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 810402a:	687b      	ldr	r3, [r7, #4]
 810402c:	681b      	ldr	r3, [r3, #0]
 810402e:	4a86      	ldr	r2, [pc, #536]	; (8104248 <HAL_DMA_IRQHandler+0xcb8>)
 8104030:	4293      	cmp	r3, r2
 8104032:	d036      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 8104034:	687b      	ldr	r3, [r7, #4]
 8104036:	681b      	ldr	r3, [r3, #0]
 8104038:	4a84      	ldr	r2, [pc, #528]	; (810424c <HAL_DMA_IRQHandler+0xcbc>)
 810403a:	4293      	cmp	r3, r2
 810403c:	d031      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 810403e:	687b      	ldr	r3, [r7, #4]
 8104040:	681b      	ldr	r3, [r3, #0]
 8104042:	4a83      	ldr	r2, [pc, #524]	; (8104250 <HAL_DMA_IRQHandler+0xcc0>)
 8104044:	4293      	cmp	r3, r2
 8104046:	d02c      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 8104048:	687b      	ldr	r3, [r7, #4]
 810404a:	681b      	ldr	r3, [r3, #0]
 810404c:	4a81      	ldr	r2, [pc, #516]	; (8104254 <HAL_DMA_IRQHandler+0xcc4>)
 810404e:	4293      	cmp	r3, r2
 8104050:	d027      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 8104052:	687b      	ldr	r3, [r7, #4]
 8104054:	681b      	ldr	r3, [r3, #0]
 8104056:	4a80      	ldr	r2, [pc, #512]	; (8104258 <HAL_DMA_IRQHandler+0xcc8>)
 8104058:	4293      	cmp	r3, r2
 810405a:	d022      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 810405c:	687b      	ldr	r3, [r7, #4]
 810405e:	681b      	ldr	r3, [r3, #0]
 8104060:	4a7e      	ldr	r2, [pc, #504]	; (810425c <HAL_DMA_IRQHandler+0xccc>)
 8104062:	4293      	cmp	r3, r2
 8104064:	d01d      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 8104066:	687b      	ldr	r3, [r7, #4]
 8104068:	681b      	ldr	r3, [r3, #0]
 810406a:	4a7d      	ldr	r2, [pc, #500]	; (8104260 <HAL_DMA_IRQHandler+0xcd0>)
 810406c:	4293      	cmp	r3, r2
 810406e:	d018      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 8104070:	687b      	ldr	r3, [r7, #4]
 8104072:	681b      	ldr	r3, [r3, #0]
 8104074:	4a7b      	ldr	r2, [pc, #492]	; (8104264 <HAL_DMA_IRQHandler+0xcd4>)
 8104076:	4293      	cmp	r3, r2
 8104078:	d013      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 810407a:	687b      	ldr	r3, [r7, #4]
 810407c:	681b      	ldr	r3, [r3, #0]
 810407e:	4a7a      	ldr	r2, [pc, #488]	; (8104268 <HAL_DMA_IRQHandler+0xcd8>)
 8104080:	4293      	cmp	r3, r2
 8104082:	d00e      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 8104084:	687b      	ldr	r3, [r7, #4]
 8104086:	681b      	ldr	r3, [r3, #0]
 8104088:	4a78      	ldr	r2, [pc, #480]	; (810426c <HAL_DMA_IRQHandler+0xcdc>)
 810408a:	4293      	cmp	r3, r2
 810408c:	d009      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 810408e:	687b      	ldr	r3, [r7, #4]
 8104090:	681b      	ldr	r3, [r3, #0]
 8104092:	4a77      	ldr	r2, [pc, #476]	; (8104270 <HAL_DMA_IRQHandler+0xce0>)
 8104094:	4293      	cmp	r3, r2
 8104096:	d004      	beq.n	81040a2 <HAL_DMA_IRQHandler+0xb12>
 8104098:	687b      	ldr	r3, [r7, #4]
 810409a:	681b      	ldr	r3, [r3, #0]
 810409c:	4a75      	ldr	r2, [pc, #468]	; (8104274 <HAL_DMA_IRQHandler+0xce4>)
 810409e:	4293      	cmp	r3, r2
 81040a0:	d108      	bne.n	81040b4 <HAL_DMA_IRQHandler+0xb24>
 81040a2:	687b      	ldr	r3, [r7, #4]
 81040a4:	681b      	ldr	r3, [r3, #0]
 81040a6:	681a      	ldr	r2, [r3, #0]
 81040a8:	687b      	ldr	r3, [r7, #4]
 81040aa:	681b      	ldr	r3, [r3, #0]
 81040ac:	f022 0208 	bic.w	r2, r2, #8
 81040b0:	601a      	str	r2, [r3, #0]
 81040b2:	e007      	b.n	81040c4 <HAL_DMA_IRQHandler+0xb34>
 81040b4:	687b      	ldr	r3, [r7, #4]
 81040b6:	681b      	ldr	r3, [r3, #0]
 81040b8:	681a      	ldr	r2, [r3, #0]
 81040ba:	687b      	ldr	r3, [r7, #4]
 81040bc:	681b      	ldr	r3, [r3, #0]
 81040be:	f022 0204 	bic.w	r2, r2, #4
 81040c2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 81040c4:	687b      	ldr	r3, [r7, #4]
 81040c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81040c8:	2b00      	cmp	r3, #0
 81040ca:	f000 8165 	beq.w	8104398 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 81040ce:	687b      	ldr	r3, [r7, #4]
 81040d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81040d2:	6878      	ldr	r0, [r7, #4]
 81040d4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81040d6:	e15f      	b.n	8104398 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 81040d8:	687b      	ldr	r3, [r7, #4]
 81040da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81040dc:	f003 031f 	and.w	r3, r3, #31
 81040e0:	2202      	movs	r2, #2
 81040e2:	409a      	lsls	r2, r3
 81040e4:	697b      	ldr	r3, [r7, #20]
 81040e6:	4013      	ands	r3, r2
 81040e8:	2b00      	cmp	r3, #0
 81040ea:	f000 80c5 	beq.w	8104278 <HAL_DMA_IRQHandler+0xce8>
 81040ee:	693b      	ldr	r3, [r7, #16]
 81040f0:	f003 0302 	and.w	r3, r3, #2
 81040f4:	2b00      	cmp	r3, #0
 81040f6:	f000 80bf 	beq.w	8104278 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 81040fa:	687b      	ldr	r3, [r7, #4]
 81040fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81040fe:	f003 031f 	and.w	r3, r3, #31
 8104102:	2202      	movs	r2, #2
 8104104:	409a      	lsls	r2, r3
 8104106:	69fb      	ldr	r3, [r7, #28]
 8104108:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810410a:	693b      	ldr	r3, [r7, #16]
 810410c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104110:	2b00      	cmp	r3, #0
 8104112:	d018      	beq.n	8104146 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8104114:	693b      	ldr	r3, [r7, #16]
 8104116:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810411a:	2b00      	cmp	r3, #0
 810411c:	d109      	bne.n	8104132 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 810411e:	687b      	ldr	r3, [r7, #4]
 8104120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104122:	2b00      	cmp	r3, #0
 8104124:	f000 813a 	beq.w	810439c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8104128:	687b      	ldr	r3, [r7, #4]
 810412a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810412c:	6878      	ldr	r0, [r7, #4]
 810412e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104130:	e134      	b.n	810439c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8104132:	687b      	ldr	r3, [r7, #4]
 8104134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104136:	2b00      	cmp	r3, #0
 8104138:	f000 8130 	beq.w	810439c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 810413c:	687b      	ldr	r3, [r7, #4]
 810413e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104140:	6878      	ldr	r0, [r7, #4]
 8104142:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104144:	e12a      	b.n	810439c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8104146:	693b      	ldr	r3, [r7, #16]
 8104148:	f003 0320 	and.w	r3, r3, #32
 810414c:	2b00      	cmp	r3, #0
 810414e:	d168      	bne.n	8104222 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8104150:	687b      	ldr	r3, [r7, #4]
 8104152:	681b      	ldr	r3, [r3, #0]
 8104154:	4a38      	ldr	r2, [pc, #224]	; (8104238 <HAL_DMA_IRQHandler+0xca8>)
 8104156:	4293      	cmp	r3, r2
 8104158:	d04a      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 810415a:	687b      	ldr	r3, [r7, #4]
 810415c:	681b      	ldr	r3, [r3, #0]
 810415e:	4a37      	ldr	r2, [pc, #220]	; (810423c <HAL_DMA_IRQHandler+0xcac>)
 8104160:	4293      	cmp	r3, r2
 8104162:	d045      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 8104164:	687b      	ldr	r3, [r7, #4]
 8104166:	681b      	ldr	r3, [r3, #0]
 8104168:	4a35      	ldr	r2, [pc, #212]	; (8104240 <HAL_DMA_IRQHandler+0xcb0>)
 810416a:	4293      	cmp	r3, r2
 810416c:	d040      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 810416e:	687b      	ldr	r3, [r7, #4]
 8104170:	681b      	ldr	r3, [r3, #0]
 8104172:	4a34      	ldr	r2, [pc, #208]	; (8104244 <HAL_DMA_IRQHandler+0xcb4>)
 8104174:	4293      	cmp	r3, r2
 8104176:	d03b      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 8104178:	687b      	ldr	r3, [r7, #4]
 810417a:	681b      	ldr	r3, [r3, #0]
 810417c:	4a32      	ldr	r2, [pc, #200]	; (8104248 <HAL_DMA_IRQHandler+0xcb8>)
 810417e:	4293      	cmp	r3, r2
 8104180:	d036      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 8104182:	687b      	ldr	r3, [r7, #4]
 8104184:	681b      	ldr	r3, [r3, #0]
 8104186:	4a31      	ldr	r2, [pc, #196]	; (810424c <HAL_DMA_IRQHandler+0xcbc>)
 8104188:	4293      	cmp	r3, r2
 810418a:	d031      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 810418c:	687b      	ldr	r3, [r7, #4]
 810418e:	681b      	ldr	r3, [r3, #0]
 8104190:	4a2f      	ldr	r2, [pc, #188]	; (8104250 <HAL_DMA_IRQHandler+0xcc0>)
 8104192:	4293      	cmp	r3, r2
 8104194:	d02c      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 8104196:	687b      	ldr	r3, [r7, #4]
 8104198:	681b      	ldr	r3, [r3, #0]
 810419a:	4a2e      	ldr	r2, [pc, #184]	; (8104254 <HAL_DMA_IRQHandler+0xcc4>)
 810419c:	4293      	cmp	r3, r2
 810419e:	d027      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 81041a0:	687b      	ldr	r3, [r7, #4]
 81041a2:	681b      	ldr	r3, [r3, #0]
 81041a4:	4a2c      	ldr	r2, [pc, #176]	; (8104258 <HAL_DMA_IRQHandler+0xcc8>)
 81041a6:	4293      	cmp	r3, r2
 81041a8:	d022      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 81041aa:	687b      	ldr	r3, [r7, #4]
 81041ac:	681b      	ldr	r3, [r3, #0]
 81041ae:	4a2b      	ldr	r2, [pc, #172]	; (810425c <HAL_DMA_IRQHandler+0xccc>)
 81041b0:	4293      	cmp	r3, r2
 81041b2:	d01d      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 81041b4:	687b      	ldr	r3, [r7, #4]
 81041b6:	681b      	ldr	r3, [r3, #0]
 81041b8:	4a29      	ldr	r2, [pc, #164]	; (8104260 <HAL_DMA_IRQHandler+0xcd0>)
 81041ba:	4293      	cmp	r3, r2
 81041bc:	d018      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 81041be:	687b      	ldr	r3, [r7, #4]
 81041c0:	681b      	ldr	r3, [r3, #0]
 81041c2:	4a28      	ldr	r2, [pc, #160]	; (8104264 <HAL_DMA_IRQHandler+0xcd4>)
 81041c4:	4293      	cmp	r3, r2
 81041c6:	d013      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	681b      	ldr	r3, [r3, #0]
 81041cc:	4a26      	ldr	r2, [pc, #152]	; (8104268 <HAL_DMA_IRQHandler+0xcd8>)
 81041ce:	4293      	cmp	r3, r2
 81041d0:	d00e      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 81041d2:	687b      	ldr	r3, [r7, #4]
 81041d4:	681b      	ldr	r3, [r3, #0]
 81041d6:	4a25      	ldr	r2, [pc, #148]	; (810426c <HAL_DMA_IRQHandler+0xcdc>)
 81041d8:	4293      	cmp	r3, r2
 81041da:	d009      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 81041dc:	687b      	ldr	r3, [r7, #4]
 81041de:	681b      	ldr	r3, [r3, #0]
 81041e0:	4a23      	ldr	r2, [pc, #140]	; (8104270 <HAL_DMA_IRQHandler+0xce0>)
 81041e2:	4293      	cmp	r3, r2
 81041e4:	d004      	beq.n	81041f0 <HAL_DMA_IRQHandler+0xc60>
 81041e6:	687b      	ldr	r3, [r7, #4]
 81041e8:	681b      	ldr	r3, [r3, #0]
 81041ea:	4a22      	ldr	r2, [pc, #136]	; (8104274 <HAL_DMA_IRQHandler+0xce4>)
 81041ec:	4293      	cmp	r3, r2
 81041ee:	d108      	bne.n	8104202 <HAL_DMA_IRQHandler+0xc72>
 81041f0:	687b      	ldr	r3, [r7, #4]
 81041f2:	681b      	ldr	r3, [r3, #0]
 81041f4:	681a      	ldr	r2, [r3, #0]
 81041f6:	687b      	ldr	r3, [r7, #4]
 81041f8:	681b      	ldr	r3, [r3, #0]
 81041fa:	f022 0214 	bic.w	r2, r2, #20
 81041fe:	601a      	str	r2, [r3, #0]
 8104200:	e007      	b.n	8104212 <HAL_DMA_IRQHandler+0xc82>
 8104202:	687b      	ldr	r3, [r7, #4]
 8104204:	681b      	ldr	r3, [r3, #0]
 8104206:	681a      	ldr	r2, [r3, #0]
 8104208:	687b      	ldr	r3, [r7, #4]
 810420a:	681b      	ldr	r3, [r3, #0]
 810420c:	f022 020a 	bic.w	r2, r2, #10
 8104210:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8104212:	687b      	ldr	r3, [r7, #4]
 8104214:	2200      	movs	r2, #0
 8104216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 810421a:	687b      	ldr	r3, [r7, #4]
 810421c:	2201      	movs	r2, #1
 810421e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8104222:	687b      	ldr	r3, [r7, #4]
 8104224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104226:	2b00      	cmp	r3, #0
 8104228:	f000 80b8 	beq.w	810439c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 810422c:	687b      	ldr	r3, [r7, #4]
 810422e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104230:	6878      	ldr	r0, [r7, #4]
 8104232:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104234:	e0b2      	b.n	810439c <HAL_DMA_IRQHandler+0xe0c>
 8104236:	bf00      	nop
 8104238:	40020010 	.word	0x40020010
 810423c:	40020028 	.word	0x40020028
 8104240:	40020040 	.word	0x40020040
 8104244:	40020058 	.word	0x40020058
 8104248:	40020070 	.word	0x40020070
 810424c:	40020088 	.word	0x40020088
 8104250:	400200a0 	.word	0x400200a0
 8104254:	400200b8 	.word	0x400200b8
 8104258:	40020410 	.word	0x40020410
 810425c:	40020428 	.word	0x40020428
 8104260:	40020440 	.word	0x40020440
 8104264:	40020458 	.word	0x40020458
 8104268:	40020470 	.word	0x40020470
 810426c:	40020488 	.word	0x40020488
 8104270:	400204a0 	.word	0x400204a0
 8104274:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8104278:	687b      	ldr	r3, [r7, #4]
 810427a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810427c:	f003 031f 	and.w	r3, r3, #31
 8104280:	2208      	movs	r2, #8
 8104282:	409a      	lsls	r2, r3
 8104284:	697b      	ldr	r3, [r7, #20]
 8104286:	4013      	ands	r3, r2
 8104288:	2b00      	cmp	r3, #0
 810428a:	f000 8088 	beq.w	810439e <HAL_DMA_IRQHandler+0xe0e>
 810428e:	693b      	ldr	r3, [r7, #16]
 8104290:	f003 0308 	and.w	r3, r3, #8
 8104294:	2b00      	cmp	r3, #0
 8104296:	f000 8082 	beq.w	810439e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 810429a:	687b      	ldr	r3, [r7, #4]
 810429c:	681b      	ldr	r3, [r3, #0]
 810429e:	4a41      	ldr	r2, [pc, #260]	; (81043a4 <HAL_DMA_IRQHandler+0xe14>)
 81042a0:	4293      	cmp	r3, r2
 81042a2:	d04a      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042a4:	687b      	ldr	r3, [r7, #4]
 81042a6:	681b      	ldr	r3, [r3, #0]
 81042a8:	4a3f      	ldr	r2, [pc, #252]	; (81043a8 <HAL_DMA_IRQHandler+0xe18>)
 81042aa:	4293      	cmp	r3, r2
 81042ac:	d045      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042ae:	687b      	ldr	r3, [r7, #4]
 81042b0:	681b      	ldr	r3, [r3, #0]
 81042b2:	4a3e      	ldr	r2, [pc, #248]	; (81043ac <HAL_DMA_IRQHandler+0xe1c>)
 81042b4:	4293      	cmp	r3, r2
 81042b6:	d040      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042b8:	687b      	ldr	r3, [r7, #4]
 81042ba:	681b      	ldr	r3, [r3, #0]
 81042bc:	4a3c      	ldr	r2, [pc, #240]	; (81043b0 <HAL_DMA_IRQHandler+0xe20>)
 81042be:	4293      	cmp	r3, r2
 81042c0:	d03b      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042c2:	687b      	ldr	r3, [r7, #4]
 81042c4:	681b      	ldr	r3, [r3, #0]
 81042c6:	4a3b      	ldr	r2, [pc, #236]	; (81043b4 <HAL_DMA_IRQHandler+0xe24>)
 81042c8:	4293      	cmp	r3, r2
 81042ca:	d036      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042cc:	687b      	ldr	r3, [r7, #4]
 81042ce:	681b      	ldr	r3, [r3, #0]
 81042d0:	4a39      	ldr	r2, [pc, #228]	; (81043b8 <HAL_DMA_IRQHandler+0xe28>)
 81042d2:	4293      	cmp	r3, r2
 81042d4:	d031      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042d6:	687b      	ldr	r3, [r7, #4]
 81042d8:	681b      	ldr	r3, [r3, #0]
 81042da:	4a38      	ldr	r2, [pc, #224]	; (81043bc <HAL_DMA_IRQHandler+0xe2c>)
 81042dc:	4293      	cmp	r3, r2
 81042de:	d02c      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042e0:	687b      	ldr	r3, [r7, #4]
 81042e2:	681b      	ldr	r3, [r3, #0]
 81042e4:	4a36      	ldr	r2, [pc, #216]	; (81043c0 <HAL_DMA_IRQHandler+0xe30>)
 81042e6:	4293      	cmp	r3, r2
 81042e8:	d027      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042ea:	687b      	ldr	r3, [r7, #4]
 81042ec:	681b      	ldr	r3, [r3, #0]
 81042ee:	4a35      	ldr	r2, [pc, #212]	; (81043c4 <HAL_DMA_IRQHandler+0xe34>)
 81042f0:	4293      	cmp	r3, r2
 81042f2:	d022      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042f4:	687b      	ldr	r3, [r7, #4]
 81042f6:	681b      	ldr	r3, [r3, #0]
 81042f8:	4a33      	ldr	r2, [pc, #204]	; (81043c8 <HAL_DMA_IRQHandler+0xe38>)
 81042fa:	4293      	cmp	r3, r2
 81042fc:	d01d      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 81042fe:	687b      	ldr	r3, [r7, #4]
 8104300:	681b      	ldr	r3, [r3, #0]
 8104302:	4a32      	ldr	r2, [pc, #200]	; (81043cc <HAL_DMA_IRQHandler+0xe3c>)
 8104304:	4293      	cmp	r3, r2
 8104306:	d018      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 8104308:	687b      	ldr	r3, [r7, #4]
 810430a:	681b      	ldr	r3, [r3, #0]
 810430c:	4a30      	ldr	r2, [pc, #192]	; (81043d0 <HAL_DMA_IRQHandler+0xe40>)
 810430e:	4293      	cmp	r3, r2
 8104310:	d013      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 8104312:	687b      	ldr	r3, [r7, #4]
 8104314:	681b      	ldr	r3, [r3, #0]
 8104316:	4a2f      	ldr	r2, [pc, #188]	; (81043d4 <HAL_DMA_IRQHandler+0xe44>)
 8104318:	4293      	cmp	r3, r2
 810431a:	d00e      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 810431c:	687b      	ldr	r3, [r7, #4]
 810431e:	681b      	ldr	r3, [r3, #0]
 8104320:	4a2d      	ldr	r2, [pc, #180]	; (81043d8 <HAL_DMA_IRQHandler+0xe48>)
 8104322:	4293      	cmp	r3, r2
 8104324:	d009      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 8104326:	687b      	ldr	r3, [r7, #4]
 8104328:	681b      	ldr	r3, [r3, #0]
 810432a:	4a2c      	ldr	r2, [pc, #176]	; (81043dc <HAL_DMA_IRQHandler+0xe4c>)
 810432c:	4293      	cmp	r3, r2
 810432e:	d004      	beq.n	810433a <HAL_DMA_IRQHandler+0xdaa>
 8104330:	687b      	ldr	r3, [r7, #4]
 8104332:	681b      	ldr	r3, [r3, #0]
 8104334:	4a2a      	ldr	r2, [pc, #168]	; (81043e0 <HAL_DMA_IRQHandler+0xe50>)
 8104336:	4293      	cmp	r3, r2
 8104338:	d108      	bne.n	810434c <HAL_DMA_IRQHandler+0xdbc>
 810433a:	687b      	ldr	r3, [r7, #4]
 810433c:	681b      	ldr	r3, [r3, #0]
 810433e:	681a      	ldr	r2, [r3, #0]
 8104340:	687b      	ldr	r3, [r7, #4]
 8104342:	681b      	ldr	r3, [r3, #0]
 8104344:	f022 021c 	bic.w	r2, r2, #28
 8104348:	601a      	str	r2, [r3, #0]
 810434a:	e007      	b.n	810435c <HAL_DMA_IRQHandler+0xdcc>
 810434c:	687b      	ldr	r3, [r7, #4]
 810434e:	681b      	ldr	r3, [r3, #0]
 8104350:	681a      	ldr	r2, [r3, #0]
 8104352:	687b      	ldr	r3, [r7, #4]
 8104354:	681b      	ldr	r3, [r3, #0]
 8104356:	f022 020e 	bic.w	r2, r2, #14
 810435a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 810435c:	687b      	ldr	r3, [r7, #4]
 810435e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104360:	f003 031f 	and.w	r3, r3, #31
 8104364:	2201      	movs	r2, #1
 8104366:	409a      	lsls	r2, r3
 8104368:	69fb      	ldr	r3, [r7, #28]
 810436a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 810436c:	687b      	ldr	r3, [r7, #4]
 810436e:	2201      	movs	r2, #1
 8104370:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8104372:	687b      	ldr	r3, [r7, #4]
 8104374:	2200      	movs	r2, #0
 8104376:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 810437a:	687b      	ldr	r3, [r7, #4]
 810437c:	2201      	movs	r2, #1
 810437e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8104382:	687b      	ldr	r3, [r7, #4]
 8104384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104386:	2b00      	cmp	r3, #0
 8104388:	d009      	beq.n	810439e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 810438a:	687b      	ldr	r3, [r7, #4]
 810438c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810438e:	6878      	ldr	r0, [r7, #4]
 8104390:	4798      	blx	r3
 8104392:	e004      	b.n	810439e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8104394:	bf00      	nop
 8104396:	e002      	b.n	810439e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104398:	bf00      	nop
 810439a:	e000      	b.n	810439e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810439c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 810439e:	3728      	adds	r7, #40	; 0x28
 81043a0:	46bd      	mov	sp, r7
 81043a2:	bd80      	pop	{r7, pc}
 81043a4:	40020010 	.word	0x40020010
 81043a8:	40020028 	.word	0x40020028
 81043ac:	40020040 	.word	0x40020040
 81043b0:	40020058 	.word	0x40020058
 81043b4:	40020070 	.word	0x40020070
 81043b8:	40020088 	.word	0x40020088
 81043bc:	400200a0 	.word	0x400200a0
 81043c0:	400200b8 	.word	0x400200b8
 81043c4:	40020410 	.word	0x40020410
 81043c8:	40020428 	.word	0x40020428
 81043cc:	40020440 	.word	0x40020440
 81043d0:	40020458 	.word	0x40020458
 81043d4:	40020470 	.word	0x40020470
 81043d8:	40020488 	.word	0x40020488
 81043dc:	400204a0 	.word	0x400204a0
 81043e0:	400204b8 	.word	0x400204b8

081043e4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 81043e4:	b480      	push	{r7}
 81043e6:	b087      	sub	sp, #28
 81043e8:	af00      	add	r7, sp, #0
 81043ea:	60f8      	str	r0, [r7, #12]
 81043ec:	60b9      	str	r1, [r7, #8]
 81043ee:	607a      	str	r2, [r7, #4]
 81043f0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 81043f2:	68fb      	ldr	r3, [r7, #12]
 81043f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81043f6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 81043f8:	68fb      	ldr	r3, [r7, #12]
 81043fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81043fc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81043fe:	68fb      	ldr	r3, [r7, #12]
 8104400:	681b      	ldr	r3, [r3, #0]
 8104402:	4a84      	ldr	r2, [pc, #528]	; (8104614 <DMA_SetConfig+0x230>)
 8104404:	4293      	cmp	r3, r2
 8104406:	d072      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104408:	68fb      	ldr	r3, [r7, #12]
 810440a:	681b      	ldr	r3, [r3, #0]
 810440c:	4a82      	ldr	r2, [pc, #520]	; (8104618 <DMA_SetConfig+0x234>)
 810440e:	4293      	cmp	r3, r2
 8104410:	d06d      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104412:	68fb      	ldr	r3, [r7, #12]
 8104414:	681b      	ldr	r3, [r3, #0]
 8104416:	4a81      	ldr	r2, [pc, #516]	; (810461c <DMA_SetConfig+0x238>)
 8104418:	4293      	cmp	r3, r2
 810441a:	d068      	beq.n	81044ee <DMA_SetConfig+0x10a>
 810441c:	68fb      	ldr	r3, [r7, #12]
 810441e:	681b      	ldr	r3, [r3, #0]
 8104420:	4a7f      	ldr	r2, [pc, #508]	; (8104620 <DMA_SetConfig+0x23c>)
 8104422:	4293      	cmp	r3, r2
 8104424:	d063      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104426:	68fb      	ldr	r3, [r7, #12]
 8104428:	681b      	ldr	r3, [r3, #0]
 810442a:	4a7e      	ldr	r2, [pc, #504]	; (8104624 <DMA_SetConfig+0x240>)
 810442c:	4293      	cmp	r3, r2
 810442e:	d05e      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104430:	68fb      	ldr	r3, [r7, #12]
 8104432:	681b      	ldr	r3, [r3, #0]
 8104434:	4a7c      	ldr	r2, [pc, #496]	; (8104628 <DMA_SetConfig+0x244>)
 8104436:	4293      	cmp	r3, r2
 8104438:	d059      	beq.n	81044ee <DMA_SetConfig+0x10a>
 810443a:	68fb      	ldr	r3, [r7, #12]
 810443c:	681b      	ldr	r3, [r3, #0]
 810443e:	4a7b      	ldr	r2, [pc, #492]	; (810462c <DMA_SetConfig+0x248>)
 8104440:	4293      	cmp	r3, r2
 8104442:	d054      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104444:	68fb      	ldr	r3, [r7, #12]
 8104446:	681b      	ldr	r3, [r3, #0]
 8104448:	4a79      	ldr	r2, [pc, #484]	; (8104630 <DMA_SetConfig+0x24c>)
 810444a:	4293      	cmp	r3, r2
 810444c:	d04f      	beq.n	81044ee <DMA_SetConfig+0x10a>
 810444e:	68fb      	ldr	r3, [r7, #12]
 8104450:	681b      	ldr	r3, [r3, #0]
 8104452:	4a78      	ldr	r2, [pc, #480]	; (8104634 <DMA_SetConfig+0x250>)
 8104454:	4293      	cmp	r3, r2
 8104456:	d04a      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104458:	68fb      	ldr	r3, [r7, #12]
 810445a:	681b      	ldr	r3, [r3, #0]
 810445c:	4a76      	ldr	r2, [pc, #472]	; (8104638 <DMA_SetConfig+0x254>)
 810445e:	4293      	cmp	r3, r2
 8104460:	d045      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104462:	68fb      	ldr	r3, [r7, #12]
 8104464:	681b      	ldr	r3, [r3, #0]
 8104466:	4a75      	ldr	r2, [pc, #468]	; (810463c <DMA_SetConfig+0x258>)
 8104468:	4293      	cmp	r3, r2
 810446a:	d040      	beq.n	81044ee <DMA_SetConfig+0x10a>
 810446c:	68fb      	ldr	r3, [r7, #12]
 810446e:	681b      	ldr	r3, [r3, #0]
 8104470:	4a73      	ldr	r2, [pc, #460]	; (8104640 <DMA_SetConfig+0x25c>)
 8104472:	4293      	cmp	r3, r2
 8104474:	d03b      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104476:	68fb      	ldr	r3, [r7, #12]
 8104478:	681b      	ldr	r3, [r3, #0]
 810447a:	4a72      	ldr	r2, [pc, #456]	; (8104644 <DMA_SetConfig+0x260>)
 810447c:	4293      	cmp	r3, r2
 810447e:	d036      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104480:	68fb      	ldr	r3, [r7, #12]
 8104482:	681b      	ldr	r3, [r3, #0]
 8104484:	4a70      	ldr	r2, [pc, #448]	; (8104648 <DMA_SetConfig+0x264>)
 8104486:	4293      	cmp	r3, r2
 8104488:	d031      	beq.n	81044ee <DMA_SetConfig+0x10a>
 810448a:	68fb      	ldr	r3, [r7, #12]
 810448c:	681b      	ldr	r3, [r3, #0]
 810448e:	4a6f      	ldr	r2, [pc, #444]	; (810464c <DMA_SetConfig+0x268>)
 8104490:	4293      	cmp	r3, r2
 8104492:	d02c      	beq.n	81044ee <DMA_SetConfig+0x10a>
 8104494:	68fb      	ldr	r3, [r7, #12]
 8104496:	681b      	ldr	r3, [r3, #0]
 8104498:	4a6d      	ldr	r2, [pc, #436]	; (8104650 <DMA_SetConfig+0x26c>)
 810449a:	4293      	cmp	r3, r2
 810449c:	d027      	beq.n	81044ee <DMA_SetConfig+0x10a>
 810449e:	68fb      	ldr	r3, [r7, #12]
 81044a0:	681b      	ldr	r3, [r3, #0]
 81044a2:	4a6c      	ldr	r2, [pc, #432]	; (8104654 <DMA_SetConfig+0x270>)
 81044a4:	4293      	cmp	r3, r2
 81044a6:	d022      	beq.n	81044ee <DMA_SetConfig+0x10a>
 81044a8:	68fb      	ldr	r3, [r7, #12]
 81044aa:	681b      	ldr	r3, [r3, #0]
 81044ac:	4a6a      	ldr	r2, [pc, #424]	; (8104658 <DMA_SetConfig+0x274>)
 81044ae:	4293      	cmp	r3, r2
 81044b0:	d01d      	beq.n	81044ee <DMA_SetConfig+0x10a>
 81044b2:	68fb      	ldr	r3, [r7, #12]
 81044b4:	681b      	ldr	r3, [r3, #0]
 81044b6:	4a69      	ldr	r2, [pc, #420]	; (810465c <DMA_SetConfig+0x278>)
 81044b8:	4293      	cmp	r3, r2
 81044ba:	d018      	beq.n	81044ee <DMA_SetConfig+0x10a>
 81044bc:	68fb      	ldr	r3, [r7, #12]
 81044be:	681b      	ldr	r3, [r3, #0]
 81044c0:	4a67      	ldr	r2, [pc, #412]	; (8104660 <DMA_SetConfig+0x27c>)
 81044c2:	4293      	cmp	r3, r2
 81044c4:	d013      	beq.n	81044ee <DMA_SetConfig+0x10a>
 81044c6:	68fb      	ldr	r3, [r7, #12]
 81044c8:	681b      	ldr	r3, [r3, #0]
 81044ca:	4a66      	ldr	r2, [pc, #408]	; (8104664 <DMA_SetConfig+0x280>)
 81044cc:	4293      	cmp	r3, r2
 81044ce:	d00e      	beq.n	81044ee <DMA_SetConfig+0x10a>
 81044d0:	68fb      	ldr	r3, [r7, #12]
 81044d2:	681b      	ldr	r3, [r3, #0]
 81044d4:	4a64      	ldr	r2, [pc, #400]	; (8104668 <DMA_SetConfig+0x284>)
 81044d6:	4293      	cmp	r3, r2
 81044d8:	d009      	beq.n	81044ee <DMA_SetConfig+0x10a>
 81044da:	68fb      	ldr	r3, [r7, #12]
 81044dc:	681b      	ldr	r3, [r3, #0]
 81044de:	4a63      	ldr	r2, [pc, #396]	; (810466c <DMA_SetConfig+0x288>)
 81044e0:	4293      	cmp	r3, r2
 81044e2:	d004      	beq.n	81044ee <DMA_SetConfig+0x10a>
 81044e4:	68fb      	ldr	r3, [r7, #12]
 81044e6:	681b      	ldr	r3, [r3, #0]
 81044e8:	4a61      	ldr	r2, [pc, #388]	; (8104670 <DMA_SetConfig+0x28c>)
 81044ea:	4293      	cmp	r3, r2
 81044ec:	d101      	bne.n	81044f2 <DMA_SetConfig+0x10e>
 81044ee:	2301      	movs	r3, #1
 81044f0:	e000      	b.n	81044f4 <DMA_SetConfig+0x110>
 81044f2:	2300      	movs	r3, #0
 81044f4:	2b00      	cmp	r3, #0
 81044f6:	d00d      	beq.n	8104514 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81044f8:	68fb      	ldr	r3, [r7, #12]
 81044fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81044fc:	68fa      	ldr	r2, [r7, #12]
 81044fe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8104500:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8104502:	68fb      	ldr	r3, [r7, #12]
 8104504:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104506:	2b00      	cmp	r3, #0
 8104508:	d004      	beq.n	8104514 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 810450a:	68fb      	ldr	r3, [r7, #12]
 810450c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810450e:	68fa      	ldr	r2, [r7, #12]
 8104510:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8104512:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104514:	68fb      	ldr	r3, [r7, #12]
 8104516:	681b      	ldr	r3, [r3, #0]
 8104518:	4a3e      	ldr	r2, [pc, #248]	; (8104614 <DMA_SetConfig+0x230>)
 810451a:	4293      	cmp	r3, r2
 810451c:	d04a      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 810451e:	68fb      	ldr	r3, [r7, #12]
 8104520:	681b      	ldr	r3, [r3, #0]
 8104522:	4a3d      	ldr	r2, [pc, #244]	; (8104618 <DMA_SetConfig+0x234>)
 8104524:	4293      	cmp	r3, r2
 8104526:	d045      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 8104528:	68fb      	ldr	r3, [r7, #12]
 810452a:	681b      	ldr	r3, [r3, #0]
 810452c:	4a3b      	ldr	r2, [pc, #236]	; (810461c <DMA_SetConfig+0x238>)
 810452e:	4293      	cmp	r3, r2
 8104530:	d040      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 8104532:	68fb      	ldr	r3, [r7, #12]
 8104534:	681b      	ldr	r3, [r3, #0]
 8104536:	4a3a      	ldr	r2, [pc, #232]	; (8104620 <DMA_SetConfig+0x23c>)
 8104538:	4293      	cmp	r3, r2
 810453a:	d03b      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 810453c:	68fb      	ldr	r3, [r7, #12]
 810453e:	681b      	ldr	r3, [r3, #0]
 8104540:	4a38      	ldr	r2, [pc, #224]	; (8104624 <DMA_SetConfig+0x240>)
 8104542:	4293      	cmp	r3, r2
 8104544:	d036      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 8104546:	68fb      	ldr	r3, [r7, #12]
 8104548:	681b      	ldr	r3, [r3, #0]
 810454a:	4a37      	ldr	r2, [pc, #220]	; (8104628 <DMA_SetConfig+0x244>)
 810454c:	4293      	cmp	r3, r2
 810454e:	d031      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 8104550:	68fb      	ldr	r3, [r7, #12]
 8104552:	681b      	ldr	r3, [r3, #0]
 8104554:	4a35      	ldr	r2, [pc, #212]	; (810462c <DMA_SetConfig+0x248>)
 8104556:	4293      	cmp	r3, r2
 8104558:	d02c      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 810455a:	68fb      	ldr	r3, [r7, #12]
 810455c:	681b      	ldr	r3, [r3, #0]
 810455e:	4a34      	ldr	r2, [pc, #208]	; (8104630 <DMA_SetConfig+0x24c>)
 8104560:	4293      	cmp	r3, r2
 8104562:	d027      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 8104564:	68fb      	ldr	r3, [r7, #12]
 8104566:	681b      	ldr	r3, [r3, #0]
 8104568:	4a32      	ldr	r2, [pc, #200]	; (8104634 <DMA_SetConfig+0x250>)
 810456a:	4293      	cmp	r3, r2
 810456c:	d022      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 810456e:	68fb      	ldr	r3, [r7, #12]
 8104570:	681b      	ldr	r3, [r3, #0]
 8104572:	4a31      	ldr	r2, [pc, #196]	; (8104638 <DMA_SetConfig+0x254>)
 8104574:	4293      	cmp	r3, r2
 8104576:	d01d      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 8104578:	68fb      	ldr	r3, [r7, #12]
 810457a:	681b      	ldr	r3, [r3, #0]
 810457c:	4a2f      	ldr	r2, [pc, #188]	; (810463c <DMA_SetConfig+0x258>)
 810457e:	4293      	cmp	r3, r2
 8104580:	d018      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 8104582:	68fb      	ldr	r3, [r7, #12]
 8104584:	681b      	ldr	r3, [r3, #0]
 8104586:	4a2e      	ldr	r2, [pc, #184]	; (8104640 <DMA_SetConfig+0x25c>)
 8104588:	4293      	cmp	r3, r2
 810458a:	d013      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 810458c:	68fb      	ldr	r3, [r7, #12]
 810458e:	681b      	ldr	r3, [r3, #0]
 8104590:	4a2c      	ldr	r2, [pc, #176]	; (8104644 <DMA_SetConfig+0x260>)
 8104592:	4293      	cmp	r3, r2
 8104594:	d00e      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 8104596:	68fb      	ldr	r3, [r7, #12]
 8104598:	681b      	ldr	r3, [r3, #0]
 810459a:	4a2b      	ldr	r2, [pc, #172]	; (8104648 <DMA_SetConfig+0x264>)
 810459c:	4293      	cmp	r3, r2
 810459e:	d009      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 81045a0:	68fb      	ldr	r3, [r7, #12]
 81045a2:	681b      	ldr	r3, [r3, #0]
 81045a4:	4a29      	ldr	r2, [pc, #164]	; (810464c <DMA_SetConfig+0x268>)
 81045a6:	4293      	cmp	r3, r2
 81045a8:	d004      	beq.n	81045b4 <DMA_SetConfig+0x1d0>
 81045aa:	68fb      	ldr	r3, [r7, #12]
 81045ac:	681b      	ldr	r3, [r3, #0]
 81045ae:	4a28      	ldr	r2, [pc, #160]	; (8104650 <DMA_SetConfig+0x26c>)
 81045b0:	4293      	cmp	r3, r2
 81045b2:	d101      	bne.n	81045b8 <DMA_SetConfig+0x1d4>
 81045b4:	2301      	movs	r3, #1
 81045b6:	e000      	b.n	81045ba <DMA_SetConfig+0x1d6>
 81045b8:	2300      	movs	r3, #0
 81045ba:	2b00      	cmp	r3, #0
 81045bc:	d05a      	beq.n	8104674 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 81045be:	68fb      	ldr	r3, [r7, #12]
 81045c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81045c2:	f003 031f 	and.w	r3, r3, #31
 81045c6:	223f      	movs	r2, #63	; 0x3f
 81045c8:	409a      	lsls	r2, r3
 81045ca:	697b      	ldr	r3, [r7, #20]
 81045cc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 81045ce:	68fb      	ldr	r3, [r7, #12]
 81045d0:	681b      	ldr	r3, [r3, #0]
 81045d2:	681a      	ldr	r2, [r3, #0]
 81045d4:	68fb      	ldr	r3, [r7, #12]
 81045d6:	681b      	ldr	r3, [r3, #0]
 81045d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 81045dc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 81045de:	68fb      	ldr	r3, [r7, #12]
 81045e0:	681b      	ldr	r3, [r3, #0]
 81045e2:	683a      	ldr	r2, [r7, #0]
 81045e4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 81045e6:	68fb      	ldr	r3, [r7, #12]
 81045e8:	689b      	ldr	r3, [r3, #8]
 81045ea:	2b40      	cmp	r3, #64	; 0x40
 81045ec:	d108      	bne.n	8104600 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 81045ee:	68fb      	ldr	r3, [r7, #12]
 81045f0:	681b      	ldr	r3, [r3, #0]
 81045f2:	687a      	ldr	r2, [r7, #4]
 81045f4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 81045f6:	68fb      	ldr	r3, [r7, #12]
 81045f8:	681b      	ldr	r3, [r3, #0]
 81045fa:	68ba      	ldr	r2, [r7, #8]
 81045fc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 81045fe:	e087      	b.n	8104710 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8104600:	68fb      	ldr	r3, [r7, #12]
 8104602:	681b      	ldr	r3, [r3, #0]
 8104604:	68ba      	ldr	r2, [r7, #8]
 8104606:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8104608:	68fb      	ldr	r3, [r7, #12]
 810460a:	681b      	ldr	r3, [r3, #0]
 810460c:	687a      	ldr	r2, [r7, #4]
 810460e:	60da      	str	r2, [r3, #12]
}
 8104610:	e07e      	b.n	8104710 <DMA_SetConfig+0x32c>
 8104612:	bf00      	nop
 8104614:	40020010 	.word	0x40020010
 8104618:	40020028 	.word	0x40020028
 810461c:	40020040 	.word	0x40020040
 8104620:	40020058 	.word	0x40020058
 8104624:	40020070 	.word	0x40020070
 8104628:	40020088 	.word	0x40020088
 810462c:	400200a0 	.word	0x400200a0
 8104630:	400200b8 	.word	0x400200b8
 8104634:	40020410 	.word	0x40020410
 8104638:	40020428 	.word	0x40020428
 810463c:	40020440 	.word	0x40020440
 8104640:	40020458 	.word	0x40020458
 8104644:	40020470 	.word	0x40020470
 8104648:	40020488 	.word	0x40020488
 810464c:	400204a0 	.word	0x400204a0
 8104650:	400204b8 	.word	0x400204b8
 8104654:	58025408 	.word	0x58025408
 8104658:	5802541c 	.word	0x5802541c
 810465c:	58025430 	.word	0x58025430
 8104660:	58025444 	.word	0x58025444
 8104664:	58025458 	.word	0x58025458
 8104668:	5802546c 	.word	0x5802546c
 810466c:	58025480 	.word	0x58025480
 8104670:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8104674:	68fb      	ldr	r3, [r7, #12]
 8104676:	681b      	ldr	r3, [r3, #0]
 8104678:	4a28      	ldr	r2, [pc, #160]	; (810471c <DMA_SetConfig+0x338>)
 810467a:	4293      	cmp	r3, r2
 810467c:	d022      	beq.n	81046c4 <DMA_SetConfig+0x2e0>
 810467e:	68fb      	ldr	r3, [r7, #12]
 8104680:	681b      	ldr	r3, [r3, #0]
 8104682:	4a27      	ldr	r2, [pc, #156]	; (8104720 <DMA_SetConfig+0x33c>)
 8104684:	4293      	cmp	r3, r2
 8104686:	d01d      	beq.n	81046c4 <DMA_SetConfig+0x2e0>
 8104688:	68fb      	ldr	r3, [r7, #12]
 810468a:	681b      	ldr	r3, [r3, #0]
 810468c:	4a25      	ldr	r2, [pc, #148]	; (8104724 <DMA_SetConfig+0x340>)
 810468e:	4293      	cmp	r3, r2
 8104690:	d018      	beq.n	81046c4 <DMA_SetConfig+0x2e0>
 8104692:	68fb      	ldr	r3, [r7, #12]
 8104694:	681b      	ldr	r3, [r3, #0]
 8104696:	4a24      	ldr	r2, [pc, #144]	; (8104728 <DMA_SetConfig+0x344>)
 8104698:	4293      	cmp	r3, r2
 810469a:	d013      	beq.n	81046c4 <DMA_SetConfig+0x2e0>
 810469c:	68fb      	ldr	r3, [r7, #12]
 810469e:	681b      	ldr	r3, [r3, #0]
 81046a0:	4a22      	ldr	r2, [pc, #136]	; (810472c <DMA_SetConfig+0x348>)
 81046a2:	4293      	cmp	r3, r2
 81046a4:	d00e      	beq.n	81046c4 <DMA_SetConfig+0x2e0>
 81046a6:	68fb      	ldr	r3, [r7, #12]
 81046a8:	681b      	ldr	r3, [r3, #0]
 81046aa:	4a21      	ldr	r2, [pc, #132]	; (8104730 <DMA_SetConfig+0x34c>)
 81046ac:	4293      	cmp	r3, r2
 81046ae:	d009      	beq.n	81046c4 <DMA_SetConfig+0x2e0>
 81046b0:	68fb      	ldr	r3, [r7, #12]
 81046b2:	681b      	ldr	r3, [r3, #0]
 81046b4:	4a1f      	ldr	r2, [pc, #124]	; (8104734 <DMA_SetConfig+0x350>)
 81046b6:	4293      	cmp	r3, r2
 81046b8:	d004      	beq.n	81046c4 <DMA_SetConfig+0x2e0>
 81046ba:	68fb      	ldr	r3, [r7, #12]
 81046bc:	681b      	ldr	r3, [r3, #0]
 81046be:	4a1e      	ldr	r2, [pc, #120]	; (8104738 <DMA_SetConfig+0x354>)
 81046c0:	4293      	cmp	r3, r2
 81046c2:	d101      	bne.n	81046c8 <DMA_SetConfig+0x2e4>
 81046c4:	2301      	movs	r3, #1
 81046c6:	e000      	b.n	81046ca <DMA_SetConfig+0x2e6>
 81046c8:	2300      	movs	r3, #0
 81046ca:	2b00      	cmp	r3, #0
 81046cc:	d020      	beq.n	8104710 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 81046ce:	68fb      	ldr	r3, [r7, #12]
 81046d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81046d2:	f003 031f 	and.w	r3, r3, #31
 81046d6:	2201      	movs	r2, #1
 81046d8:	409a      	lsls	r2, r3
 81046da:	693b      	ldr	r3, [r7, #16]
 81046dc:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 81046de:	68fb      	ldr	r3, [r7, #12]
 81046e0:	681b      	ldr	r3, [r3, #0]
 81046e2:	683a      	ldr	r2, [r7, #0]
 81046e4:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 81046e6:	68fb      	ldr	r3, [r7, #12]
 81046e8:	689b      	ldr	r3, [r3, #8]
 81046ea:	2b40      	cmp	r3, #64	; 0x40
 81046ec:	d108      	bne.n	8104700 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 81046ee:	68fb      	ldr	r3, [r7, #12]
 81046f0:	681b      	ldr	r3, [r3, #0]
 81046f2:	687a      	ldr	r2, [r7, #4]
 81046f4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 81046f6:	68fb      	ldr	r3, [r7, #12]
 81046f8:	681b      	ldr	r3, [r3, #0]
 81046fa:	68ba      	ldr	r2, [r7, #8]
 81046fc:	60da      	str	r2, [r3, #12]
}
 81046fe:	e007      	b.n	8104710 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8104700:	68fb      	ldr	r3, [r7, #12]
 8104702:	681b      	ldr	r3, [r3, #0]
 8104704:	68ba      	ldr	r2, [r7, #8]
 8104706:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8104708:	68fb      	ldr	r3, [r7, #12]
 810470a:	681b      	ldr	r3, [r3, #0]
 810470c:	687a      	ldr	r2, [r7, #4]
 810470e:	60da      	str	r2, [r3, #12]
}
 8104710:	bf00      	nop
 8104712:	371c      	adds	r7, #28
 8104714:	46bd      	mov	sp, r7
 8104716:	f85d 7b04 	ldr.w	r7, [sp], #4
 810471a:	4770      	bx	lr
 810471c:	58025408 	.word	0x58025408
 8104720:	5802541c 	.word	0x5802541c
 8104724:	58025430 	.word	0x58025430
 8104728:	58025444 	.word	0x58025444
 810472c:	58025458 	.word	0x58025458
 8104730:	5802546c 	.word	0x5802546c
 8104734:	58025480 	.word	0x58025480
 8104738:	58025494 	.word	0x58025494

0810473c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 810473c:	b480      	push	{r7}
 810473e:	b085      	sub	sp, #20
 8104740:	af00      	add	r7, sp, #0
 8104742:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104744:	687b      	ldr	r3, [r7, #4]
 8104746:	681b      	ldr	r3, [r3, #0]
 8104748:	4a43      	ldr	r2, [pc, #268]	; (8104858 <DMA_CalcBaseAndBitshift+0x11c>)
 810474a:	4293      	cmp	r3, r2
 810474c:	d04a      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 810474e:	687b      	ldr	r3, [r7, #4]
 8104750:	681b      	ldr	r3, [r3, #0]
 8104752:	4a42      	ldr	r2, [pc, #264]	; (810485c <DMA_CalcBaseAndBitshift+0x120>)
 8104754:	4293      	cmp	r3, r2
 8104756:	d045      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 8104758:	687b      	ldr	r3, [r7, #4]
 810475a:	681b      	ldr	r3, [r3, #0]
 810475c:	4a40      	ldr	r2, [pc, #256]	; (8104860 <DMA_CalcBaseAndBitshift+0x124>)
 810475e:	4293      	cmp	r3, r2
 8104760:	d040      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 8104762:	687b      	ldr	r3, [r7, #4]
 8104764:	681b      	ldr	r3, [r3, #0]
 8104766:	4a3f      	ldr	r2, [pc, #252]	; (8104864 <DMA_CalcBaseAndBitshift+0x128>)
 8104768:	4293      	cmp	r3, r2
 810476a:	d03b      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 810476c:	687b      	ldr	r3, [r7, #4]
 810476e:	681b      	ldr	r3, [r3, #0]
 8104770:	4a3d      	ldr	r2, [pc, #244]	; (8104868 <DMA_CalcBaseAndBitshift+0x12c>)
 8104772:	4293      	cmp	r3, r2
 8104774:	d036      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 8104776:	687b      	ldr	r3, [r7, #4]
 8104778:	681b      	ldr	r3, [r3, #0]
 810477a:	4a3c      	ldr	r2, [pc, #240]	; (810486c <DMA_CalcBaseAndBitshift+0x130>)
 810477c:	4293      	cmp	r3, r2
 810477e:	d031      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 8104780:	687b      	ldr	r3, [r7, #4]
 8104782:	681b      	ldr	r3, [r3, #0]
 8104784:	4a3a      	ldr	r2, [pc, #232]	; (8104870 <DMA_CalcBaseAndBitshift+0x134>)
 8104786:	4293      	cmp	r3, r2
 8104788:	d02c      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 810478a:	687b      	ldr	r3, [r7, #4]
 810478c:	681b      	ldr	r3, [r3, #0]
 810478e:	4a39      	ldr	r2, [pc, #228]	; (8104874 <DMA_CalcBaseAndBitshift+0x138>)
 8104790:	4293      	cmp	r3, r2
 8104792:	d027      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 8104794:	687b      	ldr	r3, [r7, #4]
 8104796:	681b      	ldr	r3, [r3, #0]
 8104798:	4a37      	ldr	r2, [pc, #220]	; (8104878 <DMA_CalcBaseAndBitshift+0x13c>)
 810479a:	4293      	cmp	r3, r2
 810479c:	d022      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 810479e:	687b      	ldr	r3, [r7, #4]
 81047a0:	681b      	ldr	r3, [r3, #0]
 81047a2:	4a36      	ldr	r2, [pc, #216]	; (810487c <DMA_CalcBaseAndBitshift+0x140>)
 81047a4:	4293      	cmp	r3, r2
 81047a6:	d01d      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 81047a8:	687b      	ldr	r3, [r7, #4]
 81047aa:	681b      	ldr	r3, [r3, #0]
 81047ac:	4a34      	ldr	r2, [pc, #208]	; (8104880 <DMA_CalcBaseAndBitshift+0x144>)
 81047ae:	4293      	cmp	r3, r2
 81047b0:	d018      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 81047b2:	687b      	ldr	r3, [r7, #4]
 81047b4:	681b      	ldr	r3, [r3, #0]
 81047b6:	4a33      	ldr	r2, [pc, #204]	; (8104884 <DMA_CalcBaseAndBitshift+0x148>)
 81047b8:	4293      	cmp	r3, r2
 81047ba:	d013      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 81047bc:	687b      	ldr	r3, [r7, #4]
 81047be:	681b      	ldr	r3, [r3, #0]
 81047c0:	4a31      	ldr	r2, [pc, #196]	; (8104888 <DMA_CalcBaseAndBitshift+0x14c>)
 81047c2:	4293      	cmp	r3, r2
 81047c4:	d00e      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 81047c6:	687b      	ldr	r3, [r7, #4]
 81047c8:	681b      	ldr	r3, [r3, #0]
 81047ca:	4a30      	ldr	r2, [pc, #192]	; (810488c <DMA_CalcBaseAndBitshift+0x150>)
 81047cc:	4293      	cmp	r3, r2
 81047ce:	d009      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 81047d0:	687b      	ldr	r3, [r7, #4]
 81047d2:	681b      	ldr	r3, [r3, #0]
 81047d4:	4a2e      	ldr	r2, [pc, #184]	; (8104890 <DMA_CalcBaseAndBitshift+0x154>)
 81047d6:	4293      	cmp	r3, r2
 81047d8:	d004      	beq.n	81047e4 <DMA_CalcBaseAndBitshift+0xa8>
 81047da:	687b      	ldr	r3, [r7, #4]
 81047dc:	681b      	ldr	r3, [r3, #0]
 81047de:	4a2d      	ldr	r2, [pc, #180]	; (8104894 <DMA_CalcBaseAndBitshift+0x158>)
 81047e0:	4293      	cmp	r3, r2
 81047e2:	d101      	bne.n	81047e8 <DMA_CalcBaseAndBitshift+0xac>
 81047e4:	2301      	movs	r3, #1
 81047e6:	e000      	b.n	81047ea <DMA_CalcBaseAndBitshift+0xae>
 81047e8:	2300      	movs	r3, #0
 81047ea:	2b00      	cmp	r3, #0
 81047ec:	d026      	beq.n	810483c <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 81047ee:	687b      	ldr	r3, [r7, #4]
 81047f0:	681b      	ldr	r3, [r3, #0]
 81047f2:	b2db      	uxtb	r3, r3
 81047f4:	3b10      	subs	r3, #16
 81047f6:	4a28      	ldr	r2, [pc, #160]	; (8104898 <DMA_CalcBaseAndBitshift+0x15c>)
 81047f8:	fba2 2303 	umull	r2, r3, r2, r3
 81047fc:	091b      	lsrs	r3, r3, #4
 81047fe:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8104800:	68fb      	ldr	r3, [r7, #12]
 8104802:	f003 0307 	and.w	r3, r3, #7
 8104806:	4a25      	ldr	r2, [pc, #148]	; (810489c <DMA_CalcBaseAndBitshift+0x160>)
 8104808:	5cd3      	ldrb	r3, [r2, r3]
 810480a:	461a      	mov	r2, r3
 810480c:	687b      	ldr	r3, [r7, #4]
 810480e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8104810:	68fb      	ldr	r3, [r7, #12]
 8104812:	2b03      	cmp	r3, #3
 8104814:	d909      	bls.n	810482a <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8104816:	687b      	ldr	r3, [r7, #4]
 8104818:	681b      	ldr	r3, [r3, #0]
 810481a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 810481e:	f023 0303 	bic.w	r3, r3, #3
 8104822:	1d1a      	adds	r2, r3, #4
 8104824:	687b      	ldr	r3, [r7, #4]
 8104826:	659a      	str	r2, [r3, #88]	; 0x58
 8104828:	e00e      	b.n	8104848 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 810482a:	687b      	ldr	r3, [r7, #4]
 810482c:	681b      	ldr	r3, [r3, #0]
 810482e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8104832:	f023 0303 	bic.w	r3, r3, #3
 8104836:	687a      	ldr	r2, [r7, #4]
 8104838:	6593      	str	r3, [r2, #88]	; 0x58
 810483a:	e005      	b.n	8104848 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 810483c:	687b      	ldr	r3, [r7, #4]
 810483e:	681b      	ldr	r3, [r3, #0]
 8104840:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8104844:	687b      	ldr	r3, [r7, #4]
 8104846:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8104848:	687b      	ldr	r3, [r7, #4]
 810484a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 810484c:	4618      	mov	r0, r3
 810484e:	3714      	adds	r7, #20
 8104850:	46bd      	mov	sp, r7
 8104852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104856:	4770      	bx	lr
 8104858:	40020010 	.word	0x40020010
 810485c:	40020028 	.word	0x40020028
 8104860:	40020040 	.word	0x40020040
 8104864:	40020058 	.word	0x40020058
 8104868:	40020070 	.word	0x40020070
 810486c:	40020088 	.word	0x40020088
 8104870:	400200a0 	.word	0x400200a0
 8104874:	400200b8 	.word	0x400200b8
 8104878:	40020410 	.word	0x40020410
 810487c:	40020428 	.word	0x40020428
 8104880:	40020440 	.word	0x40020440
 8104884:	40020458 	.word	0x40020458
 8104888:	40020470 	.word	0x40020470
 810488c:	40020488 	.word	0x40020488
 8104890:	400204a0 	.word	0x400204a0
 8104894:	400204b8 	.word	0x400204b8
 8104898:	aaaaaaab 	.word	0xaaaaaaab
 810489c:	081158bc 	.word	0x081158bc

081048a0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 81048a0:	b480      	push	{r7}
 81048a2:	b085      	sub	sp, #20
 81048a4:	af00      	add	r7, sp, #0
 81048a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81048a8:	2300      	movs	r3, #0
 81048aa:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 81048ac:	687b      	ldr	r3, [r7, #4]
 81048ae:	699b      	ldr	r3, [r3, #24]
 81048b0:	2b00      	cmp	r3, #0
 81048b2:	d120      	bne.n	81048f6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 81048b4:	687b      	ldr	r3, [r7, #4]
 81048b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81048b8:	2b03      	cmp	r3, #3
 81048ba:	d858      	bhi.n	810496e <DMA_CheckFifoParam+0xce>
 81048bc:	a201      	add	r2, pc, #4	; (adr r2, 81048c4 <DMA_CheckFifoParam+0x24>)
 81048be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81048c2:	bf00      	nop
 81048c4:	081048d5 	.word	0x081048d5
 81048c8:	081048e7 	.word	0x081048e7
 81048cc:	081048d5 	.word	0x081048d5
 81048d0:	0810496f 	.word	0x0810496f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 81048d4:	687b      	ldr	r3, [r7, #4]
 81048d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81048d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81048dc:	2b00      	cmp	r3, #0
 81048de:	d048      	beq.n	8104972 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 81048e0:	2301      	movs	r3, #1
 81048e2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 81048e4:	e045      	b.n	8104972 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 81048e6:	687b      	ldr	r3, [r7, #4]
 81048e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81048ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 81048ee:	d142      	bne.n	8104976 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 81048f0:	2301      	movs	r3, #1
 81048f2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 81048f4:	e03f      	b.n	8104976 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 81048f6:	687b      	ldr	r3, [r7, #4]
 81048f8:	699b      	ldr	r3, [r3, #24]
 81048fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81048fe:	d123      	bne.n	8104948 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8104900:	687b      	ldr	r3, [r7, #4]
 8104902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104904:	2b03      	cmp	r3, #3
 8104906:	d838      	bhi.n	810497a <DMA_CheckFifoParam+0xda>
 8104908:	a201      	add	r2, pc, #4	; (adr r2, 8104910 <DMA_CheckFifoParam+0x70>)
 810490a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810490e:	bf00      	nop
 8104910:	08104921 	.word	0x08104921
 8104914:	08104927 	.word	0x08104927
 8104918:	08104921 	.word	0x08104921
 810491c:	08104939 	.word	0x08104939
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8104920:	2301      	movs	r3, #1
 8104922:	73fb      	strb	r3, [r7, #15]
        break;
 8104924:	e030      	b.n	8104988 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104926:	687b      	ldr	r3, [r7, #4]
 8104928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810492a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810492e:	2b00      	cmp	r3, #0
 8104930:	d025      	beq.n	810497e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8104932:	2301      	movs	r3, #1
 8104934:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104936:	e022      	b.n	810497e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8104938:	687b      	ldr	r3, [r7, #4]
 810493a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810493c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8104940:	d11f      	bne.n	8104982 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8104942:	2301      	movs	r3, #1
 8104944:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104946:	e01c      	b.n	8104982 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8104948:	687b      	ldr	r3, [r7, #4]
 810494a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810494c:	2b02      	cmp	r3, #2
 810494e:	d902      	bls.n	8104956 <DMA_CheckFifoParam+0xb6>
 8104950:	2b03      	cmp	r3, #3
 8104952:	d003      	beq.n	810495c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8104954:	e018      	b.n	8104988 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8104956:	2301      	movs	r3, #1
 8104958:	73fb      	strb	r3, [r7, #15]
        break;
 810495a:	e015      	b.n	8104988 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810495c:	687b      	ldr	r3, [r7, #4]
 810495e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104960:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8104964:	2b00      	cmp	r3, #0
 8104966:	d00e      	beq.n	8104986 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8104968:	2301      	movs	r3, #1
 810496a:	73fb      	strb	r3, [r7, #15]
    break;
 810496c:	e00b      	b.n	8104986 <DMA_CheckFifoParam+0xe6>
        break;
 810496e:	bf00      	nop
 8104970:	e00a      	b.n	8104988 <DMA_CheckFifoParam+0xe8>
        break;
 8104972:	bf00      	nop
 8104974:	e008      	b.n	8104988 <DMA_CheckFifoParam+0xe8>
        break;
 8104976:	bf00      	nop
 8104978:	e006      	b.n	8104988 <DMA_CheckFifoParam+0xe8>
        break;
 810497a:	bf00      	nop
 810497c:	e004      	b.n	8104988 <DMA_CheckFifoParam+0xe8>
        break;
 810497e:	bf00      	nop
 8104980:	e002      	b.n	8104988 <DMA_CheckFifoParam+0xe8>
        break;
 8104982:	bf00      	nop
 8104984:	e000      	b.n	8104988 <DMA_CheckFifoParam+0xe8>
    break;
 8104986:	bf00      	nop
    }
  }

  return status;
 8104988:	7bfb      	ldrb	r3, [r7, #15]
}
 810498a:	4618      	mov	r0, r3
 810498c:	3714      	adds	r7, #20
 810498e:	46bd      	mov	sp, r7
 8104990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104994:	4770      	bx	lr
 8104996:	bf00      	nop

08104998 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8104998:	b480      	push	{r7}
 810499a:	b085      	sub	sp, #20
 810499c:	af00      	add	r7, sp, #0
 810499e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 81049a0:	687b      	ldr	r3, [r7, #4]
 81049a2:	681b      	ldr	r3, [r3, #0]
 81049a4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81049a6:	687b      	ldr	r3, [r7, #4]
 81049a8:	681b      	ldr	r3, [r3, #0]
 81049aa:	4a3a      	ldr	r2, [pc, #232]	; (8104a94 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 81049ac:	4293      	cmp	r3, r2
 81049ae:	d022      	beq.n	81049f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81049b0:	687b      	ldr	r3, [r7, #4]
 81049b2:	681b      	ldr	r3, [r3, #0]
 81049b4:	4a38      	ldr	r2, [pc, #224]	; (8104a98 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 81049b6:	4293      	cmp	r3, r2
 81049b8:	d01d      	beq.n	81049f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81049ba:	687b      	ldr	r3, [r7, #4]
 81049bc:	681b      	ldr	r3, [r3, #0]
 81049be:	4a37      	ldr	r2, [pc, #220]	; (8104a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 81049c0:	4293      	cmp	r3, r2
 81049c2:	d018      	beq.n	81049f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81049c4:	687b      	ldr	r3, [r7, #4]
 81049c6:	681b      	ldr	r3, [r3, #0]
 81049c8:	4a35      	ldr	r2, [pc, #212]	; (8104aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 81049ca:	4293      	cmp	r3, r2
 81049cc:	d013      	beq.n	81049f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81049ce:	687b      	ldr	r3, [r7, #4]
 81049d0:	681b      	ldr	r3, [r3, #0]
 81049d2:	4a34      	ldr	r2, [pc, #208]	; (8104aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 81049d4:	4293      	cmp	r3, r2
 81049d6:	d00e      	beq.n	81049f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81049d8:	687b      	ldr	r3, [r7, #4]
 81049da:	681b      	ldr	r3, [r3, #0]
 81049dc:	4a32      	ldr	r2, [pc, #200]	; (8104aa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 81049de:	4293      	cmp	r3, r2
 81049e0:	d009      	beq.n	81049f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81049e2:	687b      	ldr	r3, [r7, #4]
 81049e4:	681b      	ldr	r3, [r3, #0]
 81049e6:	4a31      	ldr	r2, [pc, #196]	; (8104aac <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 81049e8:	4293      	cmp	r3, r2
 81049ea:	d004      	beq.n	81049f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81049ec:	687b      	ldr	r3, [r7, #4]
 81049ee:	681b      	ldr	r3, [r3, #0]
 81049f0:	4a2f      	ldr	r2, [pc, #188]	; (8104ab0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 81049f2:	4293      	cmp	r3, r2
 81049f4:	d101      	bne.n	81049fa <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 81049f6:	2301      	movs	r3, #1
 81049f8:	e000      	b.n	81049fc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 81049fa:	2300      	movs	r3, #0
 81049fc:	2b00      	cmp	r3, #0
 81049fe:	d01c      	beq.n	8104a3a <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8104a00:	687b      	ldr	r3, [r7, #4]
 8104a02:	681b      	ldr	r3, [r3, #0]
 8104a04:	b2db      	uxtb	r3, r3
 8104a06:	3b08      	subs	r3, #8
 8104a08:	4a2a      	ldr	r2, [pc, #168]	; (8104ab4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8104a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8104a0e:	091b      	lsrs	r3, r3, #4
 8104a10:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8104a12:	68fb      	ldr	r3, [r7, #12]
 8104a14:	f103 53b0 	add.w	r3, r3, #369098752	; 0x16000000
 8104a18:	f503 4316 	add.w	r3, r3, #38400	; 0x9600
 8104a1c:	009b      	lsls	r3, r3, #2
 8104a1e:	461a      	mov	r2, r3
 8104a20:	687b      	ldr	r3, [r7, #4]
 8104a22:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8104a24:	687b      	ldr	r3, [r7, #4]
 8104a26:	4a24      	ldr	r2, [pc, #144]	; (8104ab8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8104a28:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8104a2a:	68fb      	ldr	r3, [r7, #12]
 8104a2c:	f003 031f 	and.w	r3, r3, #31
 8104a30:	2201      	movs	r2, #1
 8104a32:	409a      	lsls	r2, r3
 8104a34:	687b      	ldr	r3, [r7, #4]
 8104a36:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8104a38:	e026      	b.n	8104a88 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8104a3a:	687b      	ldr	r3, [r7, #4]
 8104a3c:	681b      	ldr	r3, [r3, #0]
 8104a3e:	b2db      	uxtb	r3, r3
 8104a40:	3b10      	subs	r3, #16
 8104a42:	4a1e      	ldr	r2, [pc, #120]	; (8104abc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8104a44:	fba2 2303 	umull	r2, r3, r2, r3
 8104a48:	091b      	lsrs	r3, r3, #4
 8104a4a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8104a4c:	68bb      	ldr	r3, [r7, #8]
 8104a4e:	4a1c      	ldr	r2, [pc, #112]	; (8104ac0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8104a50:	4293      	cmp	r3, r2
 8104a52:	d806      	bhi.n	8104a62 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 8104a54:	68bb      	ldr	r3, [r7, #8]
 8104a56:	4a1b      	ldr	r2, [pc, #108]	; (8104ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8104a58:	4293      	cmp	r3, r2
 8104a5a:	d902      	bls.n	8104a62 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 8104a5c:	68fb      	ldr	r3, [r7, #12]
 8104a5e:	3308      	adds	r3, #8
 8104a60:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8104a62:	68fb      	ldr	r3, [r7, #12]
 8104a64:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8104a68:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8104a6c:	009b      	lsls	r3, r3, #2
 8104a6e:	461a      	mov	r2, r3
 8104a70:	687b      	ldr	r3, [r7, #4]
 8104a72:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8104a74:	687b      	ldr	r3, [r7, #4]
 8104a76:	4a14      	ldr	r2, [pc, #80]	; (8104ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8104a78:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8104a7a:	68fb      	ldr	r3, [r7, #12]
 8104a7c:	f003 031f 	and.w	r3, r3, #31
 8104a80:	2201      	movs	r2, #1
 8104a82:	409a      	lsls	r2, r3
 8104a84:	687b      	ldr	r3, [r7, #4]
 8104a86:	669a      	str	r2, [r3, #104]	; 0x68
}
 8104a88:	bf00      	nop
 8104a8a:	3714      	adds	r7, #20
 8104a8c:	46bd      	mov	sp, r7
 8104a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a92:	4770      	bx	lr
 8104a94:	58025408 	.word	0x58025408
 8104a98:	5802541c 	.word	0x5802541c
 8104a9c:	58025430 	.word	0x58025430
 8104aa0:	58025444 	.word	0x58025444
 8104aa4:	58025458 	.word	0x58025458
 8104aa8:	5802546c 	.word	0x5802546c
 8104aac:	58025480 	.word	0x58025480
 8104ab0:	58025494 	.word	0x58025494
 8104ab4:	cccccccd 	.word	0xcccccccd
 8104ab8:	58025880 	.word	0x58025880
 8104abc:	aaaaaaab 	.word	0xaaaaaaab
 8104ac0:	400204b8 	.word	0x400204b8
 8104ac4:	4002040f 	.word	0x4002040f
 8104ac8:	40020880 	.word	0x40020880

08104acc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8104acc:	b480      	push	{r7}
 8104ace:	b085      	sub	sp, #20
 8104ad0:	af00      	add	r7, sp, #0
 8104ad2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8104ad4:	687b      	ldr	r3, [r7, #4]
 8104ad6:	685b      	ldr	r3, [r3, #4]
 8104ad8:	b2db      	uxtb	r3, r3
 8104ada:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8104adc:	68fb      	ldr	r3, [r7, #12]
 8104ade:	2b00      	cmp	r3, #0
 8104ae0:	d04a      	beq.n	8104b78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8104ae2:	68fb      	ldr	r3, [r7, #12]
 8104ae4:	2b08      	cmp	r3, #8
 8104ae6:	d847      	bhi.n	8104b78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8104ae8:	687b      	ldr	r3, [r7, #4]
 8104aea:	681b      	ldr	r3, [r3, #0]
 8104aec:	4a25      	ldr	r2, [pc, #148]	; (8104b84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8104aee:	4293      	cmp	r3, r2
 8104af0:	d022      	beq.n	8104b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104af2:	687b      	ldr	r3, [r7, #4]
 8104af4:	681b      	ldr	r3, [r3, #0]
 8104af6:	4a24      	ldr	r2, [pc, #144]	; (8104b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8104af8:	4293      	cmp	r3, r2
 8104afa:	d01d      	beq.n	8104b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104afc:	687b      	ldr	r3, [r7, #4]
 8104afe:	681b      	ldr	r3, [r3, #0]
 8104b00:	4a22      	ldr	r2, [pc, #136]	; (8104b8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8104b02:	4293      	cmp	r3, r2
 8104b04:	d018      	beq.n	8104b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104b06:	687b      	ldr	r3, [r7, #4]
 8104b08:	681b      	ldr	r3, [r3, #0]
 8104b0a:	4a21      	ldr	r2, [pc, #132]	; (8104b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8104b0c:	4293      	cmp	r3, r2
 8104b0e:	d013      	beq.n	8104b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104b10:	687b      	ldr	r3, [r7, #4]
 8104b12:	681b      	ldr	r3, [r3, #0]
 8104b14:	4a1f      	ldr	r2, [pc, #124]	; (8104b94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8104b16:	4293      	cmp	r3, r2
 8104b18:	d00e      	beq.n	8104b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104b1a:	687b      	ldr	r3, [r7, #4]
 8104b1c:	681b      	ldr	r3, [r3, #0]
 8104b1e:	4a1e      	ldr	r2, [pc, #120]	; (8104b98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8104b20:	4293      	cmp	r3, r2
 8104b22:	d009      	beq.n	8104b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104b24:	687b      	ldr	r3, [r7, #4]
 8104b26:	681b      	ldr	r3, [r3, #0]
 8104b28:	4a1c      	ldr	r2, [pc, #112]	; (8104b9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8104b2a:	4293      	cmp	r3, r2
 8104b2c:	d004      	beq.n	8104b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104b2e:	687b      	ldr	r3, [r7, #4]
 8104b30:	681b      	ldr	r3, [r3, #0]
 8104b32:	4a1b      	ldr	r2, [pc, #108]	; (8104ba0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8104b34:	4293      	cmp	r3, r2
 8104b36:	d101      	bne.n	8104b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8104b38:	2301      	movs	r3, #1
 8104b3a:	e000      	b.n	8104b3e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8104b3c:	2300      	movs	r3, #0
 8104b3e:	2b00      	cmp	r3, #0
 8104b40:	d00a      	beq.n	8104b58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8104b42:	68fa      	ldr	r2, [r7, #12]
 8104b44:	4b17      	ldr	r3, [pc, #92]	; (8104ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8104b46:	4413      	add	r3, r2
 8104b48:	009b      	lsls	r3, r3, #2
 8104b4a:	461a      	mov	r2, r3
 8104b4c:	687b      	ldr	r3, [r7, #4]
 8104b4e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8104b50:	687b      	ldr	r3, [r7, #4]
 8104b52:	4a15      	ldr	r2, [pc, #84]	; (8104ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8104b54:	671a      	str	r2, [r3, #112]	; 0x70
 8104b56:	e009      	b.n	8104b6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8104b58:	68fa      	ldr	r2, [r7, #12]
 8104b5a:	4b14      	ldr	r3, [pc, #80]	; (8104bac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8104b5c:	4413      	add	r3, r2
 8104b5e:	009b      	lsls	r3, r3, #2
 8104b60:	461a      	mov	r2, r3
 8104b62:	687b      	ldr	r3, [r7, #4]
 8104b64:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8104b66:	687b      	ldr	r3, [r7, #4]
 8104b68:	4a11      	ldr	r2, [pc, #68]	; (8104bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8104b6a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8104b6c:	68fb      	ldr	r3, [r7, #12]
 8104b6e:	3b01      	subs	r3, #1
 8104b70:	2201      	movs	r2, #1
 8104b72:	409a      	lsls	r2, r3
 8104b74:	687b      	ldr	r3, [r7, #4]
 8104b76:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8104b78:	bf00      	nop
 8104b7a:	3714      	adds	r7, #20
 8104b7c:	46bd      	mov	sp, r7
 8104b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b82:	4770      	bx	lr
 8104b84:	58025408 	.word	0x58025408
 8104b88:	5802541c 	.word	0x5802541c
 8104b8c:	58025430 	.word	0x58025430
 8104b90:	58025444 	.word	0x58025444
 8104b94:	58025458 	.word	0x58025458
 8104b98:	5802546c 	.word	0x5802546c
 8104b9c:	58025480 	.word	0x58025480
 8104ba0:	58025494 	.word	0x58025494
 8104ba4:	1600963f 	.word	0x1600963f
 8104ba8:	58025940 	.word	0x58025940
 8104bac:	1000823f 	.word	0x1000823f
 8104bb0:	40020940 	.word	0x40020940

08104bb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8104bb4:	b480      	push	{r7}
 8104bb6:	b089      	sub	sp, #36	; 0x24
 8104bb8:	af00      	add	r7, sp, #0
 8104bba:	6078      	str	r0, [r7, #4]
 8104bbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8104bbe:	2300      	movs	r3, #0
 8104bc0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8104bc2:	4b89      	ldr	r3, [pc, #548]	; (8104de8 <HAL_GPIO_Init+0x234>)
 8104bc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104bc6:	e194      	b.n	8104ef2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8104bc8:	683b      	ldr	r3, [r7, #0]
 8104bca:	681a      	ldr	r2, [r3, #0]
 8104bcc:	2101      	movs	r1, #1
 8104bce:	69fb      	ldr	r3, [r7, #28]
 8104bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8104bd4:	4013      	ands	r3, r2
 8104bd6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8104bd8:	693b      	ldr	r3, [r7, #16]
 8104bda:	2b00      	cmp	r3, #0
 8104bdc:	f000 8186 	beq.w	8104eec <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8104be0:	683b      	ldr	r3, [r7, #0]
 8104be2:	685b      	ldr	r3, [r3, #4]
 8104be4:	2b01      	cmp	r3, #1
 8104be6:	d00b      	beq.n	8104c00 <HAL_GPIO_Init+0x4c>
 8104be8:	683b      	ldr	r3, [r7, #0]
 8104bea:	685b      	ldr	r3, [r3, #4]
 8104bec:	2b02      	cmp	r3, #2
 8104bee:	d007      	beq.n	8104c00 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8104bf0:	683b      	ldr	r3, [r7, #0]
 8104bf2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8104bf4:	2b11      	cmp	r3, #17
 8104bf6:	d003      	beq.n	8104c00 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8104bf8:	683b      	ldr	r3, [r7, #0]
 8104bfa:	685b      	ldr	r3, [r3, #4]
 8104bfc:	2b12      	cmp	r3, #18
 8104bfe:	d130      	bne.n	8104c62 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8104c00:	687b      	ldr	r3, [r7, #4]
 8104c02:	689b      	ldr	r3, [r3, #8]
 8104c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104c06:	69fb      	ldr	r3, [r7, #28]
 8104c08:	005b      	lsls	r3, r3, #1
 8104c0a:	2203      	movs	r2, #3
 8104c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8104c10:	43db      	mvns	r3, r3
 8104c12:	69ba      	ldr	r2, [r7, #24]
 8104c14:	4013      	ands	r3, r2
 8104c16:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8104c18:	683b      	ldr	r3, [r7, #0]
 8104c1a:	68da      	ldr	r2, [r3, #12]
 8104c1c:	69fb      	ldr	r3, [r7, #28]
 8104c1e:	005b      	lsls	r3, r3, #1
 8104c20:	fa02 f303 	lsl.w	r3, r2, r3
 8104c24:	69ba      	ldr	r2, [r7, #24]
 8104c26:	4313      	orrs	r3, r2
 8104c28:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8104c2a:	687b      	ldr	r3, [r7, #4]
 8104c2c:	69ba      	ldr	r2, [r7, #24]
 8104c2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8104c30:	687b      	ldr	r3, [r7, #4]
 8104c32:	685b      	ldr	r3, [r3, #4]
 8104c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8104c36:	2201      	movs	r2, #1
 8104c38:	69fb      	ldr	r3, [r7, #28]
 8104c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8104c3e:	43db      	mvns	r3, r3
 8104c40:	69ba      	ldr	r2, [r7, #24]
 8104c42:	4013      	ands	r3, r2
 8104c44:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8104c46:	683b      	ldr	r3, [r7, #0]
 8104c48:	685b      	ldr	r3, [r3, #4]
 8104c4a:	091b      	lsrs	r3, r3, #4
 8104c4c:	f003 0201 	and.w	r2, r3, #1
 8104c50:	69fb      	ldr	r3, [r7, #28]
 8104c52:	fa02 f303 	lsl.w	r3, r2, r3
 8104c56:	69ba      	ldr	r2, [r7, #24]
 8104c58:	4313      	orrs	r3, r2
 8104c5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8104c5c:	687b      	ldr	r3, [r7, #4]
 8104c5e:	69ba      	ldr	r2, [r7, #24]
 8104c60:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8104c62:	687b      	ldr	r3, [r7, #4]
 8104c64:	68db      	ldr	r3, [r3, #12]
 8104c66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8104c68:	69fb      	ldr	r3, [r7, #28]
 8104c6a:	005b      	lsls	r3, r3, #1
 8104c6c:	2203      	movs	r2, #3
 8104c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8104c72:	43db      	mvns	r3, r3
 8104c74:	69ba      	ldr	r2, [r7, #24]
 8104c76:	4013      	ands	r3, r2
 8104c78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8104c7a:	683b      	ldr	r3, [r7, #0]
 8104c7c:	689a      	ldr	r2, [r3, #8]
 8104c7e:	69fb      	ldr	r3, [r7, #28]
 8104c80:	005b      	lsls	r3, r3, #1
 8104c82:	fa02 f303 	lsl.w	r3, r2, r3
 8104c86:	69ba      	ldr	r2, [r7, #24]
 8104c88:	4313      	orrs	r3, r2
 8104c8a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8104c8c:	687b      	ldr	r3, [r7, #4]
 8104c8e:	69ba      	ldr	r2, [r7, #24]
 8104c90:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8104c92:	683b      	ldr	r3, [r7, #0]
 8104c94:	685b      	ldr	r3, [r3, #4]
 8104c96:	2b02      	cmp	r3, #2
 8104c98:	d003      	beq.n	8104ca2 <HAL_GPIO_Init+0xee>
 8104c9a:	683b      	ldr	r3, [r7, #0]
 8104c9c:	685b      	ldr	r3, [r3, #4]
 8104c9e:	2b12      	cmp	r3, #18
 8104ca0:	d123      	bne.n	8104cea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8104ca2:	69fb      	ldr	r3, [r7, #28]
 8104ca4:	08da      	lsrs	r2, r3, #3
 8104ca6:	687b      	ldr	r3, [r7, #4]
 8104ca8:	3208      	adds	r2, #8
 8104caa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8104cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8104cb0:	69fb      	ldr	r3, [r7, #28]
 8104cb2:	f003 0307 	and.w	r3, r3, #7
 8104cb6:	009b      	lsls	r3, r3, #2
 8104cb8:	220f      	movs	r2, #15
 8104cba:	fa02 f303 	lsl.w	r3, r2, r3
 8104cbe:	43db      	mvns	r3, r3
 8104cc0:	69ba      	ldr	r2, [r7, #24]
 8104cc2:	4013      	ands	r3, r2
 8104cc4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8104cc6:	683b      	ldr	r3, [r7, #0]
 8104cc8:	691a      	ldr	r2, [r3, #16]
 8104cca:	69fb      	ldr	r3, [r7, #28]
 8104ccc:	f003 0307 	and.w	r3, r3, #7
 8104cd0:	009b      	lsls	r3, r3, #2
 8104cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8104cd6:	69ba      	ldr	r2, [r7, #24]
 8104cd8:	4313      	orrs	r3, r2
 8104cda:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8104cdc:	69fb      	ldr	r3, [r7, #28]
 8104cde:	08da      	lsrs	r2, r3, #3
 8104ce0:	687b      	ldr	r3, [r7, #4]
 8104ce2:	3208      	adds	r2, #8
 8104ce4:	69b9      	ldr	r1, [r7, #24]
 8104ce6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8104cea:	687b      	ldr	r3, [r7, #4]
 8104cec:	681b      	ldr	r3, [r3, #0]
 8104cee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8104cf0:	69fb      	ldr	r3, [r7, #28]
 8104cf2:	005b      	lsls	r3, r3, #1
 8104cf4:	2203      	movs	r2, #3
 8104cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8104cfa:	43db      	mvns	r3, r3
 8104cfc:	69ba      	ldr	r2, [r7, #24]
 8104cfe:	4013      	ands	r3, r2
 8104d00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8104d02:	683b      	ldr	r3, [r7, #0]
 8104d04:	685b      	ldr	r3, [r3, #4]
 8104d06:	f003 0203 	and.w	r2, r3, #3
 8104d0a:	69fb      	ldr	r3, [r7, #28]
 8104d0c:	005b      	lsls	r3, r3, #1
 8104d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8104d12:	69ba      	ldr	r2, [r7, #24]
 8104d14:	4313      	orrs	r3, r2
 8104d16:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8104d18:	687b      	ldr	r3, [r7, #4]
 8104d1a:	69ba      	ldr	r2, [r7, #24]
 8104d1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8104d1e:	683b      	ldr	r3, [r7, #0]
 8104d20:	685b      	ldr	r3, [r3, #4]
 8104d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8104d26:	2b00      	cmp	r3, #0
 8104d28:	f000 80e0 	beq.w	8104eec <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104d2c:	4b2f      	ldr	r3, [pc, #188]	; (8104dec <HAL_GPIO_Init+0x238>)
 8104d2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104d32:	4a2e      	ldr	r2, [pc, #184]	; (8104dec <HAL_GPIO_Init+0x238>)
 8104d34:	f043 0302 	orr.w	r3, r3, #2
 8104d38:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8104d3c:	4b2b      	ldr	r3, [pc, #172]	; (8104dec <HAL_GPIO_Init+0x238>)
 8104d3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104d42:	f003 0302 	and.w	r3, r3, #2
 8104d46:	60fb      	str	r3, [r7, #12]
 8104d48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8104d4a:	4a29      	ldr	r2, [pc, #164]	; (8104df0 <HAL_GPIO_Init+0x23c>)
 8104d4c:	69fb      	ldr	r3, [r7, #28]
 8104d4e:	089b      	lsrs	r3, r3, #2
 8104d50:	3302      	adds	r3, #2
 8104d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8104d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8104d58:	69fb      	ldr	r3, [r7, #28]
 8104d5a:	f003 0303 	and.w	r3, r3, #3
 8104d5e:	009b      	lsls	r3, r3, #2
 8104d60:	220f      	movs	r2, #15
 8104d62:	fa02 f303 	lsl.w	r3, r2, r3
 8104d66:	43db      	mvns	r3, r3
 8104d68:	69ba      	ldr	r2, [r7, #24]
 8104d6a:	4013      	ands	r3, r2
 8104d6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8104d6e:	687b      	ldr	r3, [r7, #4]
 8104d70:	4a20      	ldr	r2, [pc, #128]	; (8104df4 <HAL_GPIO_Init+0x240>)
 8104d72:	4293      	cmp	r3, r2
 8104d74:	d052      	beq.n	8104e1c <HAL_GPIO_Init+0x268>
 8104d76:	687b      	ldr	r3, [r7, #4]
 8104d78:	4a1f      	ldr	r2, [pc, #124]	; (8104df8 <HAL_GPIO_Init+0x244>)
 8104d7a:	4293      	cmp	r3, r2
 8104d7c:	d031      	beq.n	8104de2 <HAL_GPIO_Init+0x22e>
 8104d7e:	687b      	ldr	r3, [r7, #4]
 8104d80:	4a1e      	ldr	r2, [pc, #120]	; (8104dfc <HAL_GPIO_Init+0x248>)
 8104d82:	4293      	cmp	r3, r2
 8104d84:	d02b      	beq.n	8104dde <HAL_GPIO_Init+0x22a>
 8104d86:	687b      	ldr	r3, [r7, #4]
 8104d88:	4a1d      	ldr	r2, [pc, #116]	; (8104e00 <HAL_GPIO_Init+0x24c>)
 8104d8a:	4293      	cmp	r3, r2
 8104d8c:	d025      	beq.n	8104dda <HAL_GPIO_Init+0x226>
 8104d8e:	687b      	ldr	r3, [r7, #4]
 8104d90:	4a1c      	ldr	r2, [pc, #112]	; (8104e04 <HAL_GPIO_Init+0x250>)
 8104d92:	4293      	cmp	r3, r2
 8104d94:	d01f      	beq.n	8104dd6 <HAL_GPIO_Init+0x222>
 8104d96:	687b      	ldr	r3, [r7, #4]
 8104d98:	4a1b      	ldr	r2, [pc, #108]	; (8104e08 <HAL_GPIO_Init+0x254>)
 8104d9a:	4293      	cmp	r3, r2
 8104d9c:	d019      	beq.n	8104dd2 <HAL_GPIO_Init+0x21e>
 8104d9e:	687b      	ldr	r3, [r7, #4]
 8104da0:	4a1a      	ldr	r2, [pc, #104]	; (8104e0c <HAL_GPIO_Init+0x258>)
 8104da2:	4293      	cmp	r3, r2
 8104da4:	d013      	beq.n	8104dce <HAL_GPIO_Init+0x21a>
 8104da6:	687b      	ldr	r3, [r7, #4]
 8104da8:	4a19      	ldr	r2, [pc, #100]	; (8104e10 <HAL_GPIO_Init+0x25c>)
 8104daa:	4293      	cmp	r3, r2
 8104dac:	d00d      	beq.n	8104dca <HAL_GPIO_Init+0x216>
 8104dae:	687b      	ldr	r3, [r7, #4]
 8104db0:	4a18      	ldr	r2, [pc, #96]	; (8104e14 <HAL_GPIO_Init+0x260>)
 8104db2:	4293      	cmp	r3, r2
 8104db4:	d007      	beq.n	8104dc6 <HAL_GPIO_Init+0x212>
 8104db6:	687b      	ldr	r3, [r7, #4]
 8104db8:	4a17      	ldr	r2, [pc, #92]	; (8104e18 <HAL_GPIO_Init+0x264>)
 8104dba:	4293      	cmp	r3, r2
 8104dbc:	d101      	bne.n	8104dc2 <HAL_GPIO_Init+0x20e>
 8104dbe:	2309      	movs	r3, #9
 8104dc0:	e02d      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104dc2:	230a      	movs	r3, #10
 8104dc4:	e02b      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104dc6:	2308      	movs	r3, #8
 8104dc8:	e029      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104dca:	2307      	movs	r3, #7
 8104dcc:	e027      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104dce:	2306      	movs	r3, #6
 8104dd0:	e025      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104dd2:	2305      	movs	r3, #5
 8104dd4:	e023      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104dd6:	2304      	movs	r3, #4
 8104dd8:	e021      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104dda:	2303      	movs	r3, #3
 8104ddc:	e01f      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104dde:	2302      	movs	r3, #2
 8104de0:	e01d      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104de2:	2301      	movs	r3, #1
 8104de4:	e01b      	b.n	8104e1e <HAL_GPIO_Init+0x26a>
 8104de6:	bf00      	nop
 8104de8:	580000c0 	.word	0x580000c0
 8104dec:	58024400 	.word	0x58024400
 8104df0:	58000400 	.word	0x58000400
 8104df4:	58020000 	.word	0x58020000
 8104df8:	58020400 	.word	0x58020400
 8104dfc:	58020800 	.word	0x58020800
 8104e00:	58020c00 	.word	0x58020c00
 8104e04:	58021000 	.word	0x58021000
 8104e08:	58021400 	.word	0x58021400
 8104e0c:	58021800 	.word	0x58021800
 8104e10:	58021c00 	.word	0x58021c00
 8104e14:	58022000 	.word	0x58022000
 8104e18:	58022400 	.word	0x58022400
 8104e1c:	2300      	movs	r3, #0
 8104e1e:	69fa      	ldr	r2, [r7, #28]
 8104e20:	f002 0203 	and.w	r2, r2, #3
 8104e24:	0092      	lsls	r2, r2, #2
 8104e26:	4093      	lsls	r3, r2
 8104e28:	69ba      	ldr	r2, [r7, #24]
 8104e2a:	4313      	orrs	r3, r2
 8104e2c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8104e2e:	4938      	ldr	r1, [pc, #224]	; (8104f10 <HAL_GPIO_Init+0x35c>)
 8104e30:	69fb      	ldr	r3, [r7, #28]
 8104e32:	089b      	lsrs	r3, r3, #2
 8104e34:	3302      	adds	r3, #2
 8104e36:	69ba      	ldr	r2, [r7, #24]
 8104e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8104e3c:	697b      	ldr	r3, [r7, #20]
 8104e3e:	681b      	ldr	r3, [r3, #0]
 8104e40:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104e42:	693b      	ldr	r3, [r7, #16]
 8104e44:	43db      	mvns	r3, r3
 8104e46:	69ba      	ldr	r2, [r7, #24]
 8104e48:	4013      	ands	r3, r2
 8104e4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8104e4c:	683b      	ldr	r3, [r7, #0]
 8104e4e:	685b      	ldr	r3, [r3, #4]
 8104e50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8104e54:	2b00      	cmp	r3, #0
 8104e56:	d003      	beq.n	8104e60 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8104e58:	69ba      	ldr	r2, [r7, #24]
 8104e5a:	693b      	ldr	r3, [r7, #16]
 8104e5c:	4313      	orrs	r3, r2
 8104e5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8104e60:	697b      	ldr	r3, [r7, #20]
 8104e62:	69ba      	ldr	r2, [r7, #24]
 8104e64:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8104e66:	697b      	ldr	r3, [r7, #20]
 8104e68:	685b      	ldr	r3, [r3, #4]
 8104e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104e6c:	693b      	ldr	r3, [r7, #16]
 8104e6e:	43db      	mvns	r3, r3
 8104e70:	69ba      	ldr	r2, [r7, #24]
 8104e72:	4013      	ands	r3, r2
 8104e74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8104e76:	683b      	ldr	r3, [r7, #0]
 8104e78:	685b      	ldr	r3, [r3, #4]
 8104e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104e7e:	2b00      	cmp	r3, #0
 8104e80:	d003      	beq.n	8104e8a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8104e82:	69ba      	ldr	r2, [r7, #24]
 8104e84:	693b      	ldr	r3, [r7, #16]
 8104e86:	4313      	orrs	r3, r2
 8104e88:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8104e8a:	697b      	ldr	r3, [r7, #20]
 8104e8c:	69ba      	ldr	r2, [r7, #24]
 8104e8e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8104e90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8104e94:	681b      	ldr	r3, [r3, #0]
 8104e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104e98:	693b      	ldr	r3, [r7, #16]
 8104e9a:	43db      	mvns	r3, r3
 8104e9c:	69ba      	ldr	r2, [r7, #24]
 8104e9e:	4013      	ands	r3, r2
 8104ea0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8104ea2:	683b      	ldr	r3, [r7, #0]
 8104ea4:	685b      	ldr	r3, [r3, #4]
 8104ea6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8104eaa:	2b00      	cmp	r3, #0
 8104eac:	d003      	beq.n	8104eb6 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8104eae:	69ba      	ldr	r2, [r7, #24]
 8104eb0:	693b      	ldr	r3, [r7, #16]
 8104eb2:	4313      	orrs	r3, r2
 8104eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8104eb6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8104eba:	69bb      	ldr	r3, [r7, #24]
 8104ebc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8104ebe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8104ec2:	685b      	ldr	r3, [r3, #4]
 8104ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104ec6:	693b      	ldr	r3, [r7, #16]
 8104ec8:	43db      	mvns	r3, r3
 8104eca:	69ba      	ldr	r2, [r7, #24]
 8104ecc:	4013      	ands	r3, r2
 8104ece:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8104ed0:	683b      	ldr	r3, [r7, #0]
 8104ed2:	685b      	ldr	r3, [r3, #4]
 8104ed4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8104ed8:	2b00      	cmp	r3, #0
 8104eda:	d003      	beq.n	8104ee4 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8104edc:	69ba      	ldr	r2, [r7, #24]
 8104ede:	693b      	ldr	r3, [r7, #16]
 8104ee0:	4313      	orrs	r3, r2
 8104ee2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8104ee4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8104ee8:	69bb      	ldr	r3, [r7, #24]
 8104eea:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8104eec:	69fb      	ldr	r3, [r7, #28]
 8104eee:	3301      	adds	r3, #1
 8104ef0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104ef2:	683b      	ldr	r3, [r7, #0]
 8104ef4:	681a      	ldr	r2, [r3, #0]
 8104ef6:	69fb      	ldr	r3, [r7, #28]
 8104ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8104efc:	2b00      	cmp	r3, #0
 8104efe:	f47f ae63 	bne.w	8104bc8 <HAL_GPIO_Init+0x14>
  }
}
 8104f02:	bf00      	nop
 8104f04:	3724      	adds	r7, #36	; 0x24
 8104f06:	46bd      	mov	sp, r7
 8104f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f0c:	4770      	bx	lr
 8104f0e:	bf00      	nop
 8104f10:	58000400 	.word	0x58000400

08104f14 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8104f14:	b480      	push	{r7}
 8104f16:	b087      	sub	sp, #28
 8104f18:	af00      	add	r7, sp, #0
 8104f1a:	6078      	str	r0, [r7, #4]
 8104f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8104f1e:	2300      	movs	r3, #0
 8104f20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t tmp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8104f22:	4b75      	ldr	r3, [pc, #468]	; (81050f8 <HAL_GPIO_DeInit+0x1e4>)
 8104f24:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8104f26:	e0d9      	b.n	81050dc <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8104f28:	2201      	movs	r2, #1
 8104f2a:	697b      	ldr	r3, [r7, #20]
 8104f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8104f30:	683a      	ldr	r2, [r7, #0]
 8104f32:	4013      	ands	r3, r2
 8104f34:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8104f36:	68fb      	ldr	r3, [r7, #12]
 8104f38:	2b00      	cmp	r3, #0
 8104f3a:	f000 80cc 	beq.w	81050d6 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8104f3e:	4a6f      	ldr	r2, [pc, #444]	; (81050fc <HAL_GPIO_DeInit+0x1e8>)
 8104f40:	697b      	ldr	r3, [r7, #20]
 8104f42:	089b      	lsrs	r3, r3, #2
 8104f44:	3302      	adds	r3, #2
 8104f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8104f4a:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8104f4c:	697b      	ldr	r3, [r7, #20]
 8104f4e:	f003 0303 	and.w	r3, r3, #3
 8104f52:	009b      	lsls	r3, r3, #2
 8104f54:	220f      	movs	r2, #15
 8104f56:	fa02 f303 	lsl.w	r3, r2, r3
 8104f5a:	68ba      	ldr	r2, [r7, #8]
 8104f5c:	4013      	ands	r3, r2
 8104f5e:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8104f60:	687b      	ldr	r3, [r7, #4]
 8104f62:	4a67      	ldr	r2, [pc, #412]	; (8105100 <HAL_GPIO_DeInit+0x1ec>)
 8104f64:	4293      	cmp	r3, r2
 8104f66:	d037      	beq.n	8104fd8 <HAL_GPIO_DeInit+0xc4>
 8104f68:	687b      	ldr	r3, [r7, #4]
 8104f6a:	4a66      	ldr	r2, [pc, #408]	; (8105104 <HAL_GPIO_DeInit+0x1f0>)
 8104f6c:	4293      	cmp	r3, r2
 8104f6e:	d031      	beq.n	8104fd4 <HAL_GPIO_DeInit+0xc0>
 8104f70:	687b      	ldr	r3, [r7, #4]
 8104f72:	4a65      	ldr	r2, [pc, #404]	; (8105108 <HAL_GPIO_DeInit+0x1f4>)
 8104f74:	4293      	cmp	r3, r2
 8104f76:	d02b      	beq.n	8104fd0 <HAL_GPIO_DeInit+0xbc>
 8104f78:	687b      	ldr	r3, [r7, #4]
 8104f7a:	4a64      	ldr	r2, [pc, #400]	; (810510c <HAL_GPIO_DeInit+0x1f8>)
 8104f7c:	4293      	cmp	r3, r2
 8104f7e:	d025      	beq.n	8104fcc <HAL_GPIO_DeInit+0xb8>
 8104f80:	687b      	ldr	r3, [r7, #4]
 8104f82:	4a63      	ldr	r2, [pc, #396]	; (8105110 <HAL_GPIO_DeInit+0x1fc>)
 8104f84:	4293      	cmp	r3, r2
 8104f86:	d01f      	beq.n	8104fc8 <HAL_GPIO_DeInit+0xb4>
 8104f88:	687b      	ldr	r3, [r7, #4]
 8104f8a:	4a62      	ldr	r2, [pc, #392]	; (8105114 <HAL_GPIO_DeInit+0x200>)
 8104f8c:	4293      	cmp	r3, r2
 8104f8e:	d019      	beq.n	8104fc4 <HAL_GPIO_DeInit+0xb0>
 8104f90:	687b      	ldr	r3, [r7, #4]
 8104f92:	4a61      	ldr	r2, [pc, #388]	; (8105118 <HAL_GPIO_DeInit+0x204>)
 8104f94:	4293      	cmp	r3, r2
 8104f96:	d013      	beq.n	8104fc0 <HAL_GPIO_DeInit+0xac>
 8104f98:	687b      	ldr	r3, [r7, #4]
 8104f9a:	4a60      	ldr	r2, [pc, #384]	; (810511c <HAL_GPIO_DeInit+0x208>)
 8104f9c:	4293      	cmp	r3, r2
 8104f9e:	d00d      	beq.n	8104fbc <HAL_GPIO_DeInit+0xa8>
 8104fa0:	687b      	ldr	r3, [r7, #4]
 8104fa2:	4a5f      	ldr	r2, [pc, #380]	; (8105120 <HAL_GPIO_DeInit+0x20c>)
 8104fa4:	4293      	cmp	r3, r2
 8104fa6:	d007      	beq.n	8104fb8 <HAL_GPIO_DeInit+0xa4>
 8104fa8:	687b      	ldr	r3, [r7, #4]
 8104faa:	4a5e      	ldr	r2, [pc, #376]	; (8105124 <HAL_GPIO_DeInit+0x210>)
 8104fac:	4293      	cmp	r3, r2
 8104fae:	d101      	bne.n	8104fb4 <HAL_GPIO_DeInit+0xa0>
 8104fb0:	2309      	movs	r3, #9
 8104fb2:	e012      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fb4:	230a      	movs	r3, #10
 8104fb6:	e010      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fb8:	2308      	movs	r3, #8
 8104fba:	e00e      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fbc:	2307      	movs	r3, #7
 8104fbe:	e00c      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fc0:	2306      	movs	r3, #6
 8104fc2:	e00a      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fc4:	2305      	movs	r3, #5
 8104fc6:	e008      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fc8:	2304      	movs	r3, #4
 8104fca:	e006      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fcc:	2303      	movs	r3, #3
 8104fce:	e004      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fd0:	2302      	movs	r3, #2
 8104fd2:	e002      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fd4:	2301      	movs	r3, #1
 8104fd6:	e000      	b.n	8104fda <HAL_GPIO_DeInit+0xc6>
 8104fd8:	2300      	movs	r3, #0
 8104fda:	697a      	ldr	r2, [r7, #20]
 8104fdc:	f002 0203 	and.w	r2, r2, #3
 8104fe0:	0092      	lsls	r2, r2, #2
 8104fe2:	4093      	lsls	r3, r2
 8104fe4:	68ba      	ldr	r2, [r7, #8]
 8104fe6:	429a      	cmp	r2, r3
 8104fe8:	d136      	bne.n	8105058 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8104fea:	693b      	ldr	r3, [r7, #16]
 8104fec:	681a      	ldr	r2, [r3, #0]
 8104fee:	68fb      	ldr	r3, [r7, #12]
 8104ff0:	43db      	mvns	r3, r3
 8104ff2:	401a      	ands	r2, r3
 8104ff4:	693b      	ldr	r3, [r7, #16]
 8104ff6:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8104ff8:	693b      	ldr	r3, [r7, #16]
 8104ffa:	685a      	ldr	r2, [r3, #4]
 8104ffc:	68fb      	ldr	r3, [r7, #12]
 8104ffe:	43db      	mvns	r3, r3
 8105000:	401a      	ands	r2, r3
 8105002:	693b      	ldr	r3, [r7, #16]
 8105004:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8105006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810500a:	681a      	ldr	r2, [r3, #0]
 810500c:	68fb      	ldr	r3, [r7, #12]
 810500e:	43db      	mvns	r3, r3
 8105010:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8105014:	4013      	ands	r3, r2
 8105016:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8105018:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810501c:	685a      	ldr	r2, [r3, #4]
 810501e:	68fb      	ldr	r3, [r7, #12]
 8105020:	43db      	mvns	r3, r3
 8105022:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8105026:	4013      	ands	r3, r2
 8105028:	604b      	str	r3, [r1, #4]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 810502a:	697b      	ldr	r3, [r7, #20]
 810502c:	f003 0303 	and.w	r3, r3, #3
 8105030:	009b      	lsls	r3, r3, #2
 8105032:	220f      	movs	r2, #15
 8105034:	fa02 f303 	lsl.w	r3, r2, r3
 8105038:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 810503a:	4a30      	ldr	r2, [pc, #192]	; (81050fc <HAL_GPIO_DeInit+0x1e8>)
 810503c:	697b      	ldr	r3, [r7, #20]
 810503e:	089b      	lsrs	r3, r3, #2
 8105040:	3302      	adds	r3, #2
 8105042:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8105046:	68bb      	ldr	r3, [r7, #8]
 8105048:	43da      	mvns	r2, r3
 810504a:	482c      	ldr	r0, [pc, #176]	; (81050fc <HAL_GPIO_DeInit+0x1e8>)
 810504c:	697b      	ldr	r3, [r7, #20]
 810504e:	089b      	lsrs	r3, r3, #2
 8105050:	400a      	ands	r2, r1
 8105052:	3302      	adds	r3, #2
 8105054:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8105058:	687b      	ldr	r3, [r7, #4]
 810505a:	681a      	ldr	r2, [r3, #0]
 810505c:	697b      	ldr	r3, [r7, #20]
 810505e:	005b      	lsls	r3, r3, #1
 8105060:	2103      	movs	r1, #3
 8105062:	fa01 f303 	lsl.w	r3, r1, r3
 8105066:	431a      	orrs	r2, r3
 8105068:	687b      	ldr	r3, [r7, #4]
 810506a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 810506c:	697b      	ldr	r3, [r7, #20]
 810506e:	08da      	lsrs	r2, r3, #3
 8105070:	687b      	ldr	r3, [r7, #4]
 8105072:	3208      	adds	r2, #8
 8105074:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8105078:	697b      	ldr	r3, [r7, #20]
 810507a:	f003 0307 	and.w	r3, r3, #7
 810507e:	009b      	lsls	r3, r3, #2
 8105080:	220f      	movs	r2, #15
 8105082:	fa02 f303 	lsl.w	r3, r2, r3
 8105086:	43db      	mvns	r3, r3
 8105088:	697a      	ldr	r2, [r7, #20]
 810508a:	08d2      	lsrs	r2, r2, #3
 810508c:	4019      	ands	r1, r3
 810508e:	687b      	ldr	r3, [r7, #4]
 8105090:	3208      	adds	r2, #8
 8105092:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8105096:	687b      	ldr	r3, [r7, #4]
 8105098:	68da      	ldr	r2, [r3, #12]
 810509a:	697b      	ldr	r3, [r7, #20]
 810509c:	005b      	lsls	r3, r3, #1
 810509e:	2103      	movs	r1, #3
 81050a0:	fa01 f303 	lsl.w	r3, r1, r3
 81050a4:	43db      	mvns	r3, r3
 81050a6:	401a      	ands	r2, r3
 81050a8:	687b      	ldr	r3, [r7, #4]
 81050aa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 81050ac:	687b      	ldr	r3, [r7, #4]
 81050ae:	685a      	ldr	r2, [r3, #4]
 81050b0:	2101      	movs	r1, #1
 81050b2:	697b      	ldr	r3, [r7, #20]
 81050b4:	fa01 f303 	lsl.w	r3, r1, r3
 81050b8:	43db      	mvns	r3, r3
 81050ba:	401a      	ands	r2, r3
 81050bc:	687b      	ldr	r3, [r7, #4]
 81050be:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81050c0:	687b      	ldr	r3, [r7, #4]
 81050c2:	689a      	ldr	r2, [r3, #8]
 81050c4:	697b      	ldr	r3, [r7, #20]
 81050c6:	005b      	lsls	r3, r3, #1
 81050c8:	2103      	movs	r1, #3
 81050ca:	fa01 f303 	lsl.w	r3, r1, r3
 81050ce:	43db      	mvns	r3, r3
 81050d0:	401a      	ands	r2, r3
 81050d2:	687b      	ldr	r3, [r7, #4]
 81050d4:	609a      	str	r2, [r3, #8]
    }

    position++;
 81050d6:	697b      	ldr	r3, [r7, #20]
 81050d8:	3301      	adds	r3, #1
 81050da:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 81050dc:	683a      	ldr	r2, [r7, #0]
 81050de:	697b      	ldr	r3, [r7, #20]
 81050e0:	fa22 f303 	lsr.w	r3, r2, r3
 81050e4:	2b00      	cmp	r3, #0
 81050e6:	f47f af1f 	bne.w	8104f28 <HAL_GPIO_DeInit+0x14>
  }
}
 81050ea:	bf00      	nop
 81050ec:	371c      	adds	r7, #28
 81050ee:	46bd      	mov	sp, r7
 81050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81050f4:	4770      	bx	lr
 81050f6:	bf00      	nop
 81050f8:	580000c0 	.word	0x580000c0
 81050fc:	58000400 	.word	0x58000400
 8105100:	58020000 	.word	0x58020000
 8105104:	58020400 	.word	0x58020400
 8105108:	58020800 	.word	0x58020800
 810510c:	58020c00 	.word	0x58020c00
 8105110:	58021000 	.word	0x58021000
 8105114:	58021400 	.word	0x58021400
 8105118:	58021800 	.word	0x58021800
 810511c:	58021c00 	.word	0x58021c00
 8105120:	58022000 	.word	0x58022000
 8105124:	58022400 	.word	0x58022400

08105128 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8105128:	b480      	push	{r7}
 810512a:	b085      	sub	sp, #20
 810512c:	af00      	add	r7, sp, #0
 810512e:	6078      	str	r0, [r7, #4]
 8105130:	460b      	mov	r3, r1
 8105132:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8105134:	687b      	ldr	r3, [r7, #4]
 8105136:	691a      	ldr	r2, [r3, #16]
 8105138:	887b      	ldrh	r3, [r7, #2]
 810513a:	4013      	ands	r3, r2
 810513c:	2b00      	cmp	r3, #0
 810513e:	d002      	beq.n	8105146 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8105140:	2301      	movs	r3, #1
 8105142:	73fb      	strb	r3, [r7, #15]
 8105144:	e001      	b.n	810514a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8105146:	2300      	movs	r3, #0
 8105148:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 810514a:	7bfb      	ldrb	r3, [r7, #15]
}
 810514c:	4618      	mov	r0, r3
 810514e:	3714      	adds	r7, #20
 8105150:	46bd      	mov	sp, r7
 8105152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105156:	4770      	bx	lr

08105158 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8105158:	b480      	push	{r7}
 810515a:	b083      	sub	sp, #12
 810515c:	af00      	add	r7, sp, #0
 810515e:	6078      	str	r0, [r7, #4]
 8105160:	460b      	mov	r3, r1
 8105162:	807b      	strh	r3, [r7, #2]
 8105164:	4613      	mov	r3, r2
 8105166:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8105168:	787b      	ldrb	r3, [r7, #1]
 810516a:	2b00      	cmp	r3, #0
 810516c:	d003      	beq.n	8105176 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 810516e:	887a      	ldrh	r2, [r7, #2]
 8105170:	687b      	ldr	r3, [r7, #4]
 8105172:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8105174:	e003      	b.n	810517e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8105176:	887b      	ldrh	r3, [r7, #2]
 8105178:	041a      	lsls	r2, r3, #16
 810517a:	687b      	ldr	r3, [r7, #4]
 810517c:	619a      	str	r2, [r3, #24]
}
 810517e:	bf00      	nop
 8105180:	370c      	adds	r7, #12
 8105182:	46bd      	mov	sp, r7
 8105184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105188:	4770      	bx	lr
	...

0810518c <HAL_HSEM_Take>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID)
{
 810518c:	b480      	push	{r7}
 810518e:	b083      	sub	sp, #12
 8105190:	af00      	add	r7, sp, #0
 8105192:	6078      	str	r0, [r7, #4]
 8105194:	6039      	str	r1, [r7, #0]
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
  }
#else
  /* First step  write R register with MasterID, processID and take bit=1*/
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK);
 8105196:	490e      	ldr	r1, [pc, #56]	; (81051d0 <HAL_HSEM_Take+0x44>)
 8105198:	683b      	ldr	r3, [r7, #0]
 810519a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 810519e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81051a2:	687a      	ldr	r2, [r7, #4]
 81051a4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */
  if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK))
 81051a8:	4a09      	ldr	r2, [pc, #36]	; (81051d0 <HAL_HSEM_Take+0x44>)
 81051aa:	687b      	ldr	r3, [r7, #4]
 81051ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 81051b0:	683b      	ldr	r3, [r7, #0]
 81051b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 81051b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81051ba:	429a      	cmp	r2, r3
 81051bc:	d101      	bne.n	81051c2 <HAL_HSEM_Take+0x36>
  {
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
 81051be:	2300      	movs	r3, #0
 81051c0:	e000      	b.n	81051c4 <HAL_HSEM_Take+0x38>
  }
#endif

  /* Semaphore take fails*/
  return HAL_ERROR;
 81051c2:	2301      	movs	r3, #1
}
 81051c4:	4618      	mov	r0, r3
 81051c6:	370c      	adds	r7, #12
 81051c8:	46bd      	mov	sp, r7
 81051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81051ce:	4770      	bx	lr
 81051d0:	58026400 	.word	0x58026400

081051d4 <HAL_HSEM_IsSemTaken>:
  * @brief  Check semaphore state Taken or not.
  * @param  SemID: semaphore ID
  * @retval HAL HSEM state
  */
uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID)
{
 81051d4:	b480      	push	{r7}
 81051d6:	b083      	sub	sp, #12
 81051d8:	af00      	add	r7, sp, #0
 81051da:	6078      	str	r0, [r7, #4]
  return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL);
 81051dc:	4a07      	ldr	r2, [pc, #28]	; (81051fc <HAL_HSEM_IsSemTaken+0x28>)
 81051de:	687b      	ldr	r3, [r7, #4]
 81051e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81051e4:	2b00      	cmp	r3, #0
 81051e6:	da01      	bge.n	81051ec <HAL_HSEM_IsSemTaken+0x18>
 81051e8:	2301      	movs	r3, #1
 81051ea:	e000      	b.n	81051ee <HAL_HSEM_IsSemTaken+0x1a>
 81051ec:	2300      	movs	r3, #0
}
 81051ee:	4618      	mov	r0, r3
 81051f0:	370c      	adds	r7, #12
 81051f2:	46bd      	mov	sp, r7
 81051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81051f8:	4770      	bx	lr
 81051fa:	bf00      	nop
 81051fc:	58026400 	.word	0x58026400

08105200 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8105200:	b480      	push	{r7}
 8105202:	b083      	sub	sp, #12
 8105204:	af00      	add	r7, sp, #0
 8105206:	6078      	str	r0, [r7, #4]
 8105208:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 810520a:	4906      	ldr	r1, [pc, #24]	; (8105224 <HAL_HSEM_Release+0x24>)
 810520c:	683b      	ldr	r3, [r7, #0]
 810520e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105212:	687b      	ldr	r3, [r7, #4]
 8105214:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8105218:	bf00      	nop
 810521a:	370c      	adds	r7, #12
 810521c:	46bd      	mov	sp, r7
 810521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105222:	4770      	bx	lr
 8105224:	58026400 	.word	0x58026400

08105228 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8105228:	b480      	push	{r7}
 810522a:	b083      	sub	sp, #12
 810522c:	af00      	add	r7, sp, #0
 810522e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8105230:	4b05      	ldr	r3, [pc, #20]	; (8105248 <HAL_HSEM_ActivateNotification+0x20>)
 8105232:	681a      	ldr	r2, [r3, #0]
 8105234:	4904      	ldr	r1, [pc, #16]	; (8105248 <HAL_HSEM_ActivateNotification+0x20>)
 8105236:	687b      	ldr	r3, [r7, #4]
 8105238:	4313      	orrs	r3, r2
 810523a:	600b      	str	r3, [r1, #0]
#endif
}
 810523c:	bf00      	nop
 810523e:	370c      	adds	r7, #12
 8105240:	46bd      	mov	sp, r7
 8105242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105246:	4770      	bx	lr
 8105248:	58026510 	.word	0x58026510

0810524c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 810524c:	b580      	push	{r7, lr}
 810524e:	b082      	sub	sp, #8
 8105250:	af00      	add	r7, sp, #0
 8105252:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8105254:	687b      	ldr	r3, [r7, #4]
 8105256:	2b00      	cmp	r3, #0
 8105258:	d101      	bne.n	810525e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 810525a:	2301      	movs	r3, #1
 810525c:	e081      	b.n	8105362 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 810525e:	687b      	ldr	r3, [r7, #4]
 8105260:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8105264:	b2db      	uxtb	r3, r3
 8105266:	2b00      	cmp	r3, #0
 8105268:	d106      	bne.n	8105278 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 810526a:	687b      	ldr	r3, [r7, #4]
 810526c:	2200      	movs	r2, #0
 810526e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8105272:	6878      	ldr	r0, [r7, #4]
 8105274:	f7fc f90c 	bl	8101490 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8105278:	687b      	ldr	r3, [r7, #4]
 810527a:	2224      	movs	r2, #36	; 0x24
 810527c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8105280:	687b      	ldr	r3, [r7, #4]
 8105282:	681b      	ldr	r3, [r3, #0]
 8105284:	681a      	ldr	r2, [r3, #0]
 8105286:	687b      	ldr	r3, [r7, #4]
 8105288:	681b      	ldr	r3, [r3, #0]
 810528a:	f022 0201 	bic.w	r2, r2, #1
 810528e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8105290:	687b      	ldr	r3, [r7, #4]
 8105292:	685a      	ldr	r2, [r3, #4]
 8105294:	687b      	ldr	r3, [r7, #4]
 8105296:	681b      	ldr	r3, [r3, #0]
 8105298:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 810529c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 810529e:	687b      	ldr	r3, [r7, #4]
 81052a0:	681b      	ldr	r3, [r3, #0]
 81052a2:	689a      	ldr	r2, [r3, #8]
 81052a4:	687b      	ldr	r3, [r7, #4]
 81052a6:	681b      	ldr	r3, [r3, #0]
 81052a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 81052ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 81052ae:	687b      	ldr	r3, [r7, #4]
 81052b0:	68db      	ldr	r3, [r3, #12]
 81052b2:	2b01      	cmp	r3, #1
 81052b4:	d107      	bne.n	81052c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 81052b6:	687b      	ldr	r3, [r7, #4]
 81052b8:	689a      	ldr	r2, [r3, #8]
 81052ba:	687b      	ldr	r3, [r7, #4]
 81052bc:	681b      	ldr	r3, [r3, #0]
 81052be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 81052c2:	609a      	str	r2, [r3, #8]
 81052c4:	e006      	b.n	81052d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 81052c6:	687b      	ldr	r3, [r7, #4]
 81052c8:	689a      	ldr	r2, [r3, #8]
 81052ca:	687b      	ldr	r3, [r7, #4]
 81052cc:	681b      	ldr	r3, [r3, #0]
 81052ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 81052d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 81052d4:	687b      	ldr	r3, [r7, #4]
 81052d6:	68db      	ldr	r3, [r3, #12]
 81052d8:	2b02      	cmp	r3, #2
 81052da:	d104      	bne.n	81052e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 81052dc:	687b      	ldr	r3, [r7, #4]
 81052de:	681b      	ldr	r3, [r3, #0]
 81052e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81052e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 81052e6:	687b      	ldr	r3, [r7, #4]
 81052e8:	681b      	ldr	r3, [r3, #0]
 81052ea:	685b      	ldr	r3, [r3, #4]
 81052ec:	687a      	ldr	r2, [r7, #4]
 81052ee:	6812      	ldr	r2, [r2, #0]
 81052f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81052f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 81052f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 81052fa:	687b      	ldr	r3, [r7, #4]
 81052fc:	681b      	ldr	r3, [r3, #0]
 81052fe:	68da      	ldr	r2, [r3, #12]
 8105300:	687b      	ldr	r3, [r7, #4]
 8105302:	681b      	ldr	r3, [r3, #0]
 8105304:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8105308:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 810530a:	687b      	ldr	r3, [r7, #4]
 810530c:	691a      	ldr	r2, [r3, #16]
 810530e:	687b      	ldr	r3, [r7, #4]
 8105310:	695b      	ldr	r3, [r3, #20]
 8105312:	ea42 0103 	orr.w	r1, r2, r3
 8105316:	687b      	ldr	r3, [r7, #4]
 8105318:	699b      	ldr	r3, [r3, #24]
 810531a:	021a      	lsls	r2, r3, #8
 810531c:	687b      	ldr	r3, [r7, #4]
 810531e:	681b      	ldr	r3, [r3, #0]
 8105320:	430a      	orrs	r2, r1
 8105322:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8105324:	687b      	ldr	r3, [r7, #4]
 8105326:	69d9      	ldr	r1, [r3, #28]
 8105328:	687b      	ldr	r3, [r7, #4]
 810532a:	6a1a      	ldr	r2, [r3, #32]
 810532c:	687b      	ldr	r3, [r7, #4]
 810532e:	681b      	ldr	r3, [r3, #0]
 8105330:	430a      	orrs	r2, r1
 8105332:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8105334:	687b      	ldr	r3, [r7, #4]
 8105336:	681b      	ldr	r3, [r3, #0]
 8105338:	681a      	ldr	r2, [r3, #0]
 810533a:	687b      	ldr	r3, [r7, #4]
 810533c:	681b      	ldr	r3, [r3, #0]
 810533e:	f042 0201 	orr.w	r2, r2, #1
 8105342:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105344:	687b      	ldr	r3, [r7, #4]
 8105346:	2200      	movs	r2, #0
 8105348:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 810534a:	687b      	ldr	r3, [r7, #4]
 810534c:	2220      	movs	r2, #32
 810534e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8105352:	687b      	ldr	r3, [r7, #4]
 8105354:	2200      	movs	r2, #0
 8105356:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8105358:	687b      	ldr	r3, [r7, #4]
 810535a:	2200      	movs	r2, #0
 810535c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8105360:	2300      	movs	r3, #0
}
 8105362:	4618      	mov	r0, r3
 8105364:	3708      	adds	r7, #8
 8105366:	46bd      	mov	sp, r7
 8105368:	bd80      	pop	{r7, pc}

0810536a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 810536a:	b580      	push	{r7, lr}
 810536c:	b082      	sub	sp, #8
 810536e:	af00      	add	r7, sp, #0
 8105370:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8105372:	687b      	ldr	r3, [r7, #4]
 8105374:	2b00      	cmp	r3, #0
 8105376:	d101      	bne.n	810537c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8105378:	2301      	movs	r3, #1
 810537a:	e021      	b.n	81053c0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 810537c:	687b      	ldr	r3, [r7, #4]
 810537e:	2224      	movs	r2, #36	; 0x24
 8105380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8105384:	687b      	ldr	r3, [r7, #4]
 8105386:	681b      	ldr	r3, [r3, #0]
 8105388:	681a      	ldr	r2, [r3, #0]
 810538a:	687b      	ldr	r3, [r7, #4]
 810538c:	681b      	ldr	r3, [r3, #0]
 810538e:	f022 0201 	bic.w	r2, r2, #1
 8105392:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8105394:	6878      	ldr	r0, [r7, #4]
 8105396:	f7fc f935 	bl	8101604 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810539a:	687b      	ldr	r3, [r7, #4]
 810539c:	2200      	movs	r2, #0
 810539e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 81053a0:	687b      	ldr	r3, [r7, #4]
 81053a2:	2200      	movs	r2, #0
 81053a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 81053a8:	687b      	ldr	r3, [r7, #4]
 81053aa:	2200      	movs	r2, #0
 81053ac:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 81053ae:	687b      	ldr	r3, [r7, #4]
 81053b0:	2200      	movs	r2, #0
 81053b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 81053b6:	687b      	ldr	r3, [r7, #4]
 81053b8:	2200      	movs	r2, #0
 81053ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 81053be:	2300      	movs	r3, #0
}
 81053c0:	4618      	mov	r0, r3
 81053c2:	3708      	adds	r7, #8
 81053c4:	46bd      	mov	sp, r7
 81053c6:	bd80      	pop	{r7, pc}

081053c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81053c8:	b580      	push	{r7, lr}
 81053ca:	b088      	sub	sp, #32
 81053cc:	af02      	add	r7, sp, #8
 81053ce:	60f8      	str	r0, [r7, #12]
 81053d0:	607a      	str	r2, [r7, #4]
 81053d2:	461a      	mov	r2, r3
 81053d4:	460b      	mov	r3, r1
 81053d6:	817b      	strh	r3, [r7, #10]
 81053d8:	4613      	mov	r3, r2
 81053da:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 81053dc:	68fb      	ldr	r3, [r7, #12]
 81053de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81053e2:	b2db      	uxtb	r3, r3
 81053e4:	2b20      	cmp	r3, #32
 81053e6:	f040 80da 	bne.w	810559e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81053ea:	68fb      	ldr	r3, [r7, #12]
 81053ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81053f0:	2b01      	cmp	r3, #1
 81053f2:	d101      	bne.n	81053f8 <HAL_I2C_Master_Transmit+0x30>
 81053f4:	2302      	movs	r3, #2
 81053f6:	e0d3      	b.n	81055a0 <HAL_I2C_Master_Transmit+0x1d8>
 81053f8:	68fb      	ldr	r3, [r7, #12]
 81053fa:	2201      	movs	r2, #1
 81053fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8105400:	f7fc ff82 	bl	8102308 <HAL_GetTick>
 8105404:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8105406:	697b      	ldr	r3, [r7, #20]
 8105408:	9300      	str	r3, [sp, #0]
 810540a:	2319      	movs	r3, #25
 810540c:	2201      	movs	r2, #1
 810540e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8105412:	68f8      	ldr	r0, [r7, #12]
 8105414:	f000 fdde 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105418:	4603      	mov	r3, r0
 810541a:	2b00      	cmp	r3, #0
 810541c:	d001      	beq.n	8105422 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 810541e:	2301      	movs	r3, #1
 8105420:	e0be      	b.n	81055a0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8105422:	68fb      	ldr	r3, [r7, #12]
 8105424:	2221      	movs	r2, #33	; 0x21
 8105426:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 810542a:	68fb      	ldr	r3, [r7, #12]
 810542c:	2210      	movs	r2, #16
 810542e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105432:	68fb      	ldr	r3, [r7, #12]
 8105434:	2200      	movs	r2, #0
 8105436:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8105438:	68fb      	ldr	r3, [r7, #12]
 810543a:	687a      	ldr	r2, [r7, #4]
 810543c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 810543e:	68fb      	ldr	r3, [r7, #12]
 8105440:	893a      	ldrh	r2, [r7, #8]
 8105442:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8105444:	68fb      	ldr	r3, [r7, #12]
 8105446:	2200      	movs	r2, #0
 8105448:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810544a:	68fb      	ldr	r3, [r7, #12]
 810544c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810544e:	b29b      	uxth	r3, r3
 8105450:	2bff      	cmp	r3, #255	; 0xff
 8105452:	d90e      	bls.n	8105472 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8105454:	68fb      	ldr	r3, [r7, #12]
 8105456:	22ff      	movs	r2, #255	; 0xff
 8105458:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 810545a:	68fb      	ldr	r3, [r7, #12]
 810545c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810545e:	b2da      	uxtb	r2, r3
 8105460:	8979      	ldrh	r1, [r7, #10]
 8105462:	4b51      	ldr	r3, [pc, #324]	; (81055a8 <HAL_I2C_Master_Transmit+0x1e0>)
 8105464:	9300      	str	r3, [sp, #0]
 8105466:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810546a:	68f8      	ldr	r0, [r7, #12]
 810546c:	f000 ff40 	bl	81062f0 <I2C_TransferConfig>
 8105470:	e06c      	b.n	810554c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8105472:	68fb      	ldr	r3, [r7, #12]
 8105474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105476:	b29a      	uxth	r2, r3
 8105478:	68fb      	ldr	r3, [r7, #12]
 810547a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 810547c:	68fb      	ldr	r3, [r7, #12]
 810547e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105480:	b2da      	uxtb	r2, r3
 8105482:	8979      	ldrh	r1, [r7, #10]
 8105484:	4b48      	ldr	r3, [pc, #288]	; (81055a8 <HAL_I2C_Master_Transmit+0x1e0>)
 8105486:	9300      	str	r3, [sp, #0]
 8105488:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810548c:	68f8      	ldr	r0, [r7, #12]
 810548e:	f000 ff2f 	bl	81062f0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8105492:	e05b      	b.n	810554c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8105494:	697a      	ldr	r2, [r7, #20]
 8105496:	6a39      	ldr	r1, [r7, #32]
 8105498:	68f8      	ldr	r0, [r7, #12]
 810549a:	f000 fddb 	bl	8106054 <I2C_WaitOnTXISFlagUntilTimeout>
 810549e:	4603      	mov	r3, r0
 81054a0:	2b00      	cmp	r3, #0
 81054a2:	d001      	beq.n	81054a8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 81054a4:	2301      	movs	r3, #1
 81054a6:	e07b      	b.n	81055a0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 81054a8:	68fb      	ldr	r3, [r7, #12]
 81054aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81054ac:	781a      	ldrb	r2, [r3, #0]
 81054ae:	68fb      	ldr	r3, [r7, #12]
 81054b0:	681b      	ldr	r3, [r3, #0]
 81054b2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81054b4:	68fb      	ldr	r3, [r7, #12]
 81054b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81054b8:	1c5a      	adds	r2, r3, #1
 81054ba:	68fb      	ldr	r3, [r7, #12]
 81054bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 81054be:	68fb      	ldr	r3, [r7, #12]
 81054c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81054c2:	b29b      	uxth	r3, r3
 81054c4:	3b01      	subs	r3, #1
 81054c6:	b29a      	uxth	r2, r3
 81054c8:	68fb      	ldr	r3, [r7, #12]
 81054ca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 81054cc:	68fb      	ldr	r3, [r7, #12]
 81054ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81054d0:	3b01      	subs	r3, #1
 81054d2:	b29a      	uxth	r2, r3
 81054d4:	68fb      	ldr	r3, [r7, #12]
 81054d6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81054d8:	68fb      	ldr	r3, [r7, #12]
 81054da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81054dc:	b29b      	uxth	r3, r3
 81054de:	2b00      	cmp	r3, #0
 81054e0:	d034      	beq.n	810554c <HAL_I2C_Master_Transmit+0x184>
 81054e2:	68fb      	ldr	r3, [r7, #12]
 81054e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81054e6:	2b00      	cmp	r3, #0
 81054e8:	d130      	bne.n	810554c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81054ea:	697b      	ldr	r3, [r7, #20]
 81054ec:	9300      	str	r3, [sp, #0]
 81054ee:	6a3b      	ldr	r3, [r7, #32]
 81054f0:	2200      	movs	r2, #0
 81054f2:	2180      	movs	r1, #128	; 0x80
 81054f4:	68f8      	ldr	r0, [r7, #12]
 81054f6:	f000 fd6d 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 81054fa:	4603      	mov	r3, r0
 81054fc:	2b00      	cmp	r3, #0
 81054fe:	d001      	beq.n	8105504 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8105500:	2301      	movs	r3, #1
 8105502:	e04d      	b.n	81055a0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8105504:	68fb      	ldr	r3, [r7, #12]
 8105506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105508:	b29b      	uxth	r3, r3
 810550a:	2bff      	cmp	r3, #255	; 0xff
 810550c:	d90e      	bls.n	810552c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810550e:	68fb      	ldr	r3, [r7, #12]
 8105510:	22ff      	movs	r2, #255	; 0xff
 8105512:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8105514:	68fb      	ldr	r3, [r7, #12]
 8105516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105518:	b2da      	uxtb	r2, r3
 810551a:	8979      	ldrh	r1, [r7, #10]
 810551c:	2300      	movs	r3, #0
 810551e:	9300      	str	r3, [sp, #0]
 8105520:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105524:	68f8      	ldr	r0, [r7, #12]
 8105526:	f000 fee3 	bl	81062f0 <I2C_TransferConfig>
 810552a:	e00f      	b.n	810554c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 810552c:	68fb      	ldr	r3, [r7, #12]
 810552e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105530:	b29a      	uxth	r2, r3
 8105532:	68fb      	ldr	r3, [r7, #12]
 8105534:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8105536:	68fb      	ldr	r3, [r7, #12]
 8105538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810553a:	b2da      	uxtb	r2, r3
 810553c:	8979      	ldrh	r1, [r7, #10]
 810553e:	2300      	movs	r3, #0
 8105540:	9300      	str	r3, [sp, #0]
 8105542:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8105546:	68f8      	ldr	r0, [r7, #12]
 8105548:	f000 fed2 	bl	81062f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 810554c:	68fb      	ldr	r3, [r7, #12]
 810554e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105550:	b29b      	uxth	r3, r3
 8105552:	2b00      	cmp	r3, #0
 8105554:	d19e      	bne.n	8105494 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8105556:	697a      	ldr	r2, [r7, #20]
 8105558:	6a39      	ldr	r1, [r7, #32]
 810555a:	68f8      	ldr	r0, [r7, #12]
 810555c:	f000 fdba 	bl	81060d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8105560:	4603      	mov	r3, r0
 8105562:	2b00      	cmp	r3, #0
 8105564:	d001      	beq.n	810556a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8105566:	2301      	movs	r3, #1
 8105568:	e01a      	b.n	81055a0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810556a:	68fb      	ldr	r3, [r7, #12]
 810556c:	681b      	ldr	r3, [r3, #0]
 810556e:	2220      	movs	r2, #32
 8105570:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8105572:	68fb      	ldr	r3, [r7, #12]
 8105574:	681b      	ldr	r3, [r3, #0]
 8105576:	6859      	ldr	r1, [r3, #4]
 8105578:	68fb      	ldr	r3, [r7, #12]
 810557a:	681a      	ldr	r2, [r3, #0]
 810557c:	4b0b      	ldr	r3, [pc, #44]	; (81055ac <HAL_I2C_Master_Transmit+0x1e4>)
 810557e:	400b      	ands	r3, r1
 8105580:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8105582:	68fb      	ldr	r3, [r7, #12]
 8105584:	2220      	movs	r2, #32
 8105586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 810558a:	68fb      	ldr	r3, [r7, #12]
 810558c:	2200      	movs	r2, #0
 810558e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8105592:	68fb      	ldr	r3, [r7, #12]
 8105594:	2200      	movs	r2, #0
 8105596:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 810559a:	2300      	movs	r3, #0
 810559c:	e000      	b.n	81055a0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 810559e:	2302      	movs	r3, #2
  }
}
 81055a0:	4618      	mov	r0, r3
 81055a2:	3718      	adds	r7, #24
 81055a4:	46bd      	mov	sp, r7
 81055a6:	bd80      	pop	{r7, pc}
 81055a8:	80002000 	.word	0x80002000
 81055ac:	fe00e800 	.word	0xfe00e800

081055b0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81055b0:	b580      	push	{r7, lr}
 81055b2:	b088      	sub	sp, #32
 81055b4:	af02      	add	r7, sp, #8
 81055b6:	60f8      	str	r0, [r7, #12]
 81055b8:	607a      	str	r2, [r7, #4]
 81055ba:	461a      	mov	r2, r3
 81055bc:	460b      	mov	r3, r1
 81055be:	817b      	strh	r3, [r7, #10]
 81055c0:	4613      	mov	r3, r2
 81055c2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 81055c4:	68fb      	ldr	r3, [r7, #12]
 81055c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81055ca:	b2db      	uxtb	r3, r3
 81055cc:	2b20      	cmp	r3, #32
 81055ce:	f040 80db 	bne.w	8105788 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81055d2:	68fb      	ldr	r3, [r7, #12]
 81055d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81055d8:	2b01      	cmp	r3, #1
 81055da:	d101      	bne.n	81055e0 <HAL_I2C_Master_Receive+0x30>
 81055dc:	2302      	movs	r3, #2
 81055de:	e0d4      	b.n	810578a <HAL_I2C_Master_Receive+0x1da>
 81055e0:	68fb      	ldr	r3, [r7, #12]
 81055e2:	2201      	movs	r2, #1
 81055e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81055e8:	f7fc fe8e 	bl	8102308 <HAL_GetTick>
 81055ec:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81055ee:	697b      	ldr	r3, [r7, #20]
 81055f0:	9300      	str	r3, [sp, #0]
 81055f2:	2319      	movs	r3, #25
 81055f4:	2201      	movs	r2, #1
 81055f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81055fa:	68f8      	ldr	r0, [r7, #12]
 81055fc:	f000 fcea 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105600:	4603      	mov	r3, r0
 8105602:	2b00      	cmp	r3, #0
 8105604:	d001      	beq.n	810560a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8105606:	2301      	movs	r3, #1
 8105608:	e0bf      	b.n	810578a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 810560a:	68fb      	ldr	r3, [r7, #12]
 810560c:	2222      	movs	r2, #34	; 0x22
 810560e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8105612:	68fb      	ldr	r3, [r7, #12]
 8105614:	2210      	movs	r2, #16
 8105616:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810561a:	68fb      	ldr	r3, [r7, #12]
 810561c:	2200      	movs	r2, #0
 810561e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8105620:	68fb      	ldr	r3, [r7, #12]
 8105622:	687a      	ldr	r2, [r7, #4]
 8105624:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8105626:	68fb      	ldr	r3, [r7, #12]
 8105628:	893a      	ldrh	r2, [r7, #8]
 810562a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 810562c:	68fb      	ldr	r3, [r7, #12]
 810562e:	2200      	movs	r2, #0
 8105630:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8105632:	68fb      	ldr	r3, [r7, #12]
 8105634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105636:	b29b      	uxth	r3, r3
 8105638:	2bff      	cmp	r3, #255	; 0xff
 810563a:	d90e      	bls.n	810565a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810563c:	68fb      	ldr	r3, [r7, #12]
 810563e:	22ff      	movs	r2, #255	; 0xff
 8105640:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8105642:	68fb      	ldr	r3, [r7, #12]
 8105644:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105646:	b2da      	uxtb	r2, r3
 8105648:	8979      	ldrh	r1, [r7, #10]
 810564a:	4b52      	ldr	r3, [pc, #328]	; (8105794 <HAL_I2C_Master_Receive+0x1e4>)
 810564c:	9300      	str	r3, [sp, #0]
 810564e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105652:	68f8      	ldr	r0, [r7, #12]
 8105654:	f000 fe4c 	bl	81062f0 <I2C_TransferConfig>
 8105658:	e06d      	b.n	8105736 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 810565a:	68fb      	ldr	r3, [r7, #12]
 810565c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810565e:	b29a      	uxth	r2, r3
 8105660:	68fb      	ldr	r3, [r7, #12]
 8105662:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8105664:	68fb      	ldr	r3, [r7, #12]
 8105666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105668:	b2da      	uxtb	r2, r3
 810566a:	8979      	ldrh	r1, [r7, #10]
 810566c:	4b49      	ldr	r3, [pc, #292]	; (8105794 <HAL_I2C_Master_Receive+0x1e4>)
 810566e:	9300      	str	r3, [sp, #0]
 8105670:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8105674:	68f8      	ldr	r0, [r7, #12]
 8105676:	f000 fe3b 	bl	81062f0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 810567a:	e05c      	b.n	8105736 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810567c:	697a      	ldr	r2, [r7, #20]
 810567e:	6a39      	ldr	r1, [r7, #32]
 8105680:	68f8      	ldr	r0, [r7, #12]
 8105682:	f000 fd63 	bl	810614c <I2C_WaitOnRXNEFlagUntilTimeout>
 8105686:	4603      	mov	r3, r0
 8105688:	2b00      	cmp	r3, #0
 810568a:	d001      	beq.n	8105690 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 810568c:	2301      	movs	r3, #1
 810568e:	e07c      	b.n	810578a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8105690:	68fb      	ldr	r3, [r7, #12]
 8105692:	681b      	ldr	r3, [r3, #0]
 8105694:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8105696:	68fb      	ldr	r3, [r7, #12]
 8105698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810569a:	b2d2      	uxtb	r2, r2
 810569c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 810569e:	68fb      	ldr	r3, [r7, #12]
 81056a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81056a2:	1c5a      	adds	r2, r3, #1
 81056a4:	68fb      	ldr	r3, [r7, #12]
 81056a6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 81056a8:	68fb      	ldr	r3, [r7, #12]
 81056aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81056ac:	3b01      	subs	r3, #1
 81056ae:	b29a      	uxth	r2, r3
 81056b0:	68fb      	ldr	r3, [r7, #12]
 81056b2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 81056b4:	68fb      	ldr	r3, [r7, #12]
 81056b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81056b8:	b29b      	uxth	r3, r3
 81056ba:	3b01      	subs	r3, #1
 81056bc:	b29a      	uxth	r2, r3
 81056be:	68fb      	ldr	r3, [r7, #12]
 81056c0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81056c2:	68fb      	ldr	r3, [r7, #12]
 81056c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81056c6:	b29b      	uxth	r3, r3
 81056c8:	2b00      	cmp	r3, #0
 81056ca:	d034      	beq.n	8105736 <HAL_I2C_Master_Receive+0x186>
 81056cc:	68fb      	ldr	r3, [r7, #12]
 81056ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81056d0:	2b00      	cmp	r3, #0
 81056d2:	d130      	bne.n	8105736 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81056d4:	697b      	ldr	r3, [r7, #20]
 81056d6:	9300      	str	r3, [sp, #0]
 81056d8:	6a3b      	ldr	r3, [r7, #32]
 81056da:	2200      	movs	r2, #0
 81056dc:	2180      	movs	r1, #128	; 0x80
 81056de:	68f8      	ldr	r0, [r7, #12]
 81056e0:	f000 fc78 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 81056e4:	4603      	mov	r3, r0
 81056e6:	2b00      	cmp	r3, #0
 81056e8:	d001      	beq.n	81056ee <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 81056ea:	2301      	movs	r3, #1
 81056ec:	e04d      	b.n	810578a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81056ee:	68fb      	ldr	r3, [r7, #12]
 81056f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81056f2:	b29b      	uxth	r3, r3
 81056f4:	2bff      	cmp	r3, #255	; 0xff
 81056f6:	d90e      	bls.n	8105716 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81056f8:	68fb      	ldr	r3, [r7, #12]
 81056fa:	22ff      	movs	r2, #255	; 0xff
 81056fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 81056fe:	68fb      	ldr	r3, [r7, #12]
 8105700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105702:	b2da      	uxtb	r2, r3
 8105704:	8979      	ldrh	r1, [r7, #10]
 8105706:	2300      	movs	r3, #0
 8105708:	9300      	str	r3, [sp, #0]
 810570a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810570e:	68f8      	ldr	r0, [r7, #12]
 8105710:	f000 fdee 	bl	81062f0 <I2C_TransferConfig>
 8105714:	e00f      	b.n	8105736 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8105716:	68fb      	ldr	r3, [r7, #12]
 8105718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810571a:	b29a      	uxth	r2, r3
 810571c:	68fb      	ldr	r3, [r7, #12]
 810571e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8105720:	68fb      	ldr	r3, [r7, #12]
 8105722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105724:	b2da      	uxtb	r2, r3
 8105726:	8979      	ldrh	r1, [r7, #10]
 8105728:	2300      	movs	r3, #0
 810572a:	9300      	str	r3, [sp, #0]
 810572c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8105730:	68f8      	ldr	r0, [r7, #12]
 8105732:	f000 fddd 	bl	81062f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8105736:	68fb      	ldr	r3, [r7, #12]
 8105738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810573a:	b29b      	uxth	r3, r3
 810573c:	2b00      	cmp	r3, #0
 810573e:	d19d      	bne.n	810567c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8105740:	697a      	ldr	r2, [r7, #20]
 8105742:	6a39      	ldr	r1, [r7, #32]
 8105744:	68f8      	ldr	r0, [r7, #12]
 8105746:	f000 fcc5 	bl	81060d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 810574a:	4603      	mov	r3, r0
 810574c:	2b00      	cmp	r3, #0
 810574e:	d001      	beq.n	8105754 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8105750:	2301      	movs	r3, #1
 8105752:	e01a      	b.n	810578a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105754:	68fb      	ldr	r3, [r7, #12]
 8105756:	681b      	ldr	r3, [r3, #0]
 8105758:	2220      	movs	r2, #32
 810575a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810575c:	68fb      	ldr	r3, [r7, #12]
 810575e:	681b      	ldr	r3, [r3, #0]
 8105760:	6859      	ldr	r1, [r3, #4]
 8105762:	68fb      	ldr	r3, [r7, #12]
 8105764:	681a      	ldr	r2, [r3, #0]
 8105766:	4b0c      	ldr	r3, [pc, #48]	; (8105798 <HAL_I2C_Master_Receive+0x1e8>)
 8105768:	400b      	ands	r3, r1
 810576a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 810576c:	68fb      	ldr	r3, [r7, #12]
 810576e:	2220      	movs	r2, #32
 8105770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8105774:	68fb      	ldr	r3, [r7, #12]
 8105776:	2200      	movs	r2, #0
 8105778:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810577c:	68fb      	ldr	r3, [r7, #12]
 810577e:	2200      	movs	r2, #0
 8105780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8105784:	2300      	movs	r3, #0
 8105786:	e000      	b.n	810578a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8105788:	2302      	movs	r3, #2
  }
}
 810578a:	4618      	mov	r0, r3
 810578c:	3718      	adds	r7, #24
 810578e:	46bd      	mov	sp, r7
 8105790:	bd80      	pop	{r7, pc}
 8105792:	bf00      	nop
 8105794:	80002400 	.word	0x80002400
 8105798:	fe00e800 	.word	0xfe00e800

0810579c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810579c:	b580      	push	{r7, lr}
 810579e:	b088      	sub	sp, #32
 81057a0:	af02      	add	r7, sp, #8
 81057a2:	60f8      	str	r0, [r7, #12]
 81057a4:	4608      	mov	r0, r1
 81057a6:	4611      	mov	r1, r2
 81057a8:	461a      	mov	r2, r3
 81057aa:	4603      	mov	r3, r0
 81057ac:	817b      	strh	r3, [r7, #10]
 81057ae:	460b      	mov	r3, r1
 81057b0:	813b      	strh	r3, [r7, #8]
 81057b2:	4613      	mov	r3, r2
 81057b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81057b6:	68fb      	ldr	r3, [r7, #12]
 81057b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81057bc:	b2db      	uxtb	r3, r3
 81057be:	2b20      	cmp	r3, #32
 81057c0:	f040 80f9 	bne.w	81059b6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 81057c4:	6a3b      	ldr	r3, [r7, #32]
 81057c6:	2b00      	cmp	r3, #0
 81057c8:	d002      	beq.n	81057d0 <HAL_I2C_Mem_Write+0x34>
 81057ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 81057cc:	2b00      	cmp	r3, #0
 81057ce:	d105      	bne.n	81057dc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 81057d0:	68fb      	ldr	r3, [r7, #12]
 81057d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 81057d6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 81057d8:	2301      	movs	r3, #1
 81057da:	e0ed      	b.n	81059b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81057dc:	68fb      	ldr	r3, [r7, #12]
 81057de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81057e2:	2b01      	cmp	r3, #1
 81057e4:	d101      	bne.n	81057ea <HAL_I2C_Mem_Write+0x4e>
 81057e6:	2302      	movs	r3, #2
 81057e8:	e0e6      	b.n	81059b8 <HAL_I2C_Mem_Write+0x21c>
 81057ea:	68fb      	ldr	r3, [r7, #12]
 81057ec:	2201      	movs	r2, #1
 81057ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81057f2:	f7fc fd89 	bl	8102308 <HAL_GetTick>
 81057f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81057f8:	697b      	ldr	r3, [r7, #20]
 81057fa:	9300      	str	r3, [sp, #0]
 81057fc:	2319      	movs	r3, #25
 81057fe:	2201      	movs	r2, #1
 8105800:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8105804:	68f8      	ldr	r0, [r7, #12]
 8105806:	f000 fbe5 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 810580a:	4603      	mov	r3, r0
 810580c:	2b00      	cmp	r3, #0
 810580e:	d001      	beq.n	8105814 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8105810:	2301      	movs	r3, #1
 8105812:	e0d1      	b.n	81059b8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8105814:	68fb      	ldr	r3, [r7, #12]
 8105816:	2221      	movs	r2, #33	; 0x21
 8105818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 810581c:	68fb      	ldr	r3, [r7, #12]
 810581e:	2240      	movs	r2, #64	; 0x40
 8105820:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105824:	68fb      	ldr	r3, [r7, #12]
 8105826:	2200      	movs	r2, #0
 8105828:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 810582a:	68fb      	ldr	r3, [r7, #12]
 810582c:	6a3a      	ldr	r2, [r7, #32]
 810582e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8105830:	68fb      	ldr	r3, [r7, #12]
 8105832:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8105834:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8105836:	68fb      	ldr	r3, [r7, #12]
 8105838:	2200      	movs	r2, #0
 810583a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 810583c:	88f8      	ldrh	r0, [r7, #6]
 810583e:	893a      	ldrh	r2, [r7, #8]
 8105840:	8979      	ldrh	r1, [r7, #10]
 8105842:	697b      	ldr	r3, [r7, #20]
 8105844:	9301      	str	r3, [sp, #4]
 8105846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105848:	9300      	str	r3, [sp, #0]
 810584a:	4603      	mov	r3, r0
 810584c:	68f8      	ldr	r0, [r7, #12]
 810584e:	f000 faf5 	bl	8105e3c <I2C_RequestMemoryWrite>
 8105852:	4603      	mov	r3, r0
 8105854:	2b00      	cmp	r3, #0
 8105856:	d005      	beq.n	8105864 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8105858:	68fb      	ldr	r3, [r7, #12]
 810585a:	2200      	movs	r2, #0
 810585c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8105860:	2301      	movs	r3, #1
 8105862:	e0a9      	b.n	81059b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8105864:	68fb      	ldr	r3, [r7, #12]
 8105866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105868:	b29b      	uxth	r3, r3
 810586a:	2bff      	cmp	r3, #255	; 0xff
 810586c:	d90e      	bls.n	810588c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810586e:	68fb      	ldr	r3, [r7, #12]
 8105870:	22ff      	movs	r2, #255	; 0xff
 8105872:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8105874:	68fb      	ldr	r3, [r7, #12]
 8105876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105878:	b2da      	uxtb	r2, r3
 810587a:	8979      	ldrh	r1, [r7, #10]
 810587c:	2300      	movs	r3, #0
 810587e:	9300      	str	r3, [sp, #0]
 8105880:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105884:	68f8      	ldr	r0, [r7, #12]
 8105886:	f000 fd33 	bl	81062f0 <I2C_TransferConfig>
 810588a:	e00f      	b.n	81058ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 810588c:	68fb      	ldr	r3, [r7, #12]
 810588e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105890:	b29a      	uxth	r2, r3
 8105892:	68fb      	ldr	r3, [r7, #12]
 8105894:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8105896:	68fb      	ldr	r3, [r7, #12]
 8105898:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810589a:	b2da      	uxtb	r2, r3
 810589c:	8979      	ldrh	r1, [r7, #10]
 810589e:	2300      	movs	r3, #0
 81058a0:	9300      	str	r3, [sp, #0]
 81058a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81058a6:	68f8      	ldr	r0, [r7, #12]
 81058a8:	f000 fd22 	bl	81062f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81058ac:	697a      	ldr	r2, [r7, #20]
 81058ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 81058b0:	68f8      	ldr	r0, [r7, #12]
 81058b2:	f000 fbcf 	bl	8106054 <I2C_WaitOnTXISFlagUntilTimeout>
 81058b6:	4603      	mov	r3, r0
 81058b8:	2b00      	cmp	r3, #0
 81058ba:	d001      	beq.n	81058c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 81058bc:	2301      	movs	r3, #1
 81058be:	e07b      	b.n	81059b8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 81058c0:	68fb      	ldr	r3, [r7, #12]
 81058c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81058c4:	781a      	ldrb	r2, [r3, #0]
 81058c6:	68fb      	ldr	r3, [r7, #12]
 81058c8:	681b      	ldr	r3, [r3, #0]
 81058ca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81058cc:	68fb      	ldr	r3, [r7, #12]
 81058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81058d0:	1c5a      	adds	r2, r3, #1
 81058d2:	68fb      	ldr	r3, [r7, #12]
 81058d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 81058d6:	68fb      	ldr	r3, [r7, #12]
 81058d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81058da:	b29b      	uxth	r3, r3
 81058dc:	3b01      	subs	r3, #1
 81058de:	b29a      	uxth	r2, r3
 81058e0:	68fb      	ldr	r3, [r7, #12]
 81058e2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 81058e4:	68fb      	ldr	r3, [r7, #12]
 81058e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81058e8:	3b01      	subs	r3, #1
 81058ea:	b29a      	uxth	r2, r3
 81058ec:	68fb      	ldr	r3, [r7, #12]
 81058ee:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81058f0:	68fb      	ldr	r3, [r7, #12]
 81058f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81058f4:	b29b      	uxth	r3, r3
 81058f6:	2b00      	cmp	r3, #0
 81058f8:	d034      	beq.n	8105964 <HAL_I2C_Mem_Write+0x1c8>
 81058fa:	68fb      	ldr	r3, [r7, #12]
 81058fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81058fe:	2b00      	cmp	r3, #0
 8105900:	d130      	bne.n	8105964 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8105902:	697b      	ldr	r3, [r7, #20]
 8105904:	9300      	str	r3, [sp, #0]
 8105906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105908:	2200      	movs	r2, #0
 810590a:	2180      	movs	r1, #128	; 0x80
 810590c:	68f8      	ldr	r0, [r7, #12]
 810590e:	f000 fb61 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105912:	4603      	mov	r3, r0
 8105914:	2b00      	cmp	r3, #0
 8105916:	d001      	beq.n	810591c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8105918:	2301      	movs	r3, #1
 810591a:	e04d      	b.n	81059b8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810591c:	68fb      	ldr	r3, [r7, #12]
 810591e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105920:	b29b      	uxth	r3, r3
 8105922:	2bff      	cmp	r3, #255	; 0xff
 8105924:	d90e      	bls.n	8105944 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8105926:	68fb      	ldr	r3, [r7, #12]
 8105928:	22ff      	movs	r2, #255	; 0xff
 810592a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 810592c:	68fb      	ldr	r3, [r7, #12]
 810592e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105930:	b2da      	uxtb	r2, r3
 8105932:	8979      	ldrh	r1, [r7, #10]
 8105934:	2300      	movs	r3, #0
 8105936:	9300      	str	r3, [sp, #0]
 8105938:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810593c:	68f8      	ldr	r0, [r7, #12]
 810593e:	f000 fcd7 	bl	81062f0 <I2C_TransferConfig>
 8105942:	e00f      	b.n	8105964 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8105944:	68fb      	ldr	r3, [r7, #12]
 8105946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105948:	b29a      	uxth	r2, r3
 810594a:	68fb      	ldr	r3, [r7, #12]
 810594c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 810594e:	68fb      	ldr	r3, [r7, #12]
 8105950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105952:	b2da      	uxtb	r2, r3
 8105954:	8979      	ldrh	r1, [r7, #10]
 8105956:	2300      	movs	r3, #0
 8105958:	9300      	str	r3, [sp, #0]
 810595a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810595e:	68f8      	ldr	r0, [r7, #12]
 8105960:	f000 fcc6 	bl	81062f0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8105964:	68fb      	ldr	r3, [r7, #12]
 8105966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105968:	b29b      	uxth	r3, r3
 810596a:	2b00      	cmp	r3, #0
 810596c:	d19e      	bne.n	81058ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810596e:	697a      	ldr	r2, [r7, #20]
 8105970:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8105972:	68f8      	ldr	r0, [r7, #12]
 8105974:	f000 fbae 	bl	81060d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8105978:	4603      	mov	r3, r0
 810597a:	2b00      	cmp	r3, #0
 810597c:	d001      	beq.n	8105982 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 810597e:	2301      	movs	r3, #1
 8105980:	e01a      	b.n	81059b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105982:	68fb      	ldr	r3, [r7, #12]
 8105984:	681b      	ldr	r3, [r3, #0]
 8105986:	2220      	movs	r2, #32
 8105988:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810598a:	68fb      	ldr	r3, [r7, #12]
 810598c:	681b      	ldr	r3, [r3, #0]
 810598e:	6859      	ldr	r1, [r3, #4]
 8105990:	68fb      	ldr	r3, [r7, #12]
 8105992:	681a      	ldr	r2, [r3, #0]
 8105994:	4b0a      	ldr	r3, [pc, #40]	; (81059c0 <HAL_I2C_Mem_Write+0x224>)
 8105996:	400b      	ands	r3, r1
 8105998:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 810599a:	68fb      	ldr	r3, [r7, #12]
 810599c:	2220      	movs	r2, #32
 810599e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 81059a2:	68fb      	ldr	r3, [r7, #12]
 81059a4:	2200      	movs	r2, #0
 81059a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81059aa:	68fb      	ldr	r3, [r7, #12]
 81059ac:	2200      	movs	r2, #0
 81059ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81059b2:	2300      	movs	r3, #0
 81059b4:	e000      	b.n	81059b8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 81059b6:	2302      	movs	r3, #2
  }
}
 81059b8:	4618      	mov	r0, r3
 81059ba:	3718      	adds	r7, #24
 81059bc:	46bd      	mov	sp, r7
 81059be:	bd80      	pop	{r7, pc}
 81059c0:	fe00e800 	.word	0xfe00e800

081059c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81059c4:	b580      	push	{r7, lr}
 81059c6:	b088      	sub	sp, #32
 81059c8:	af02      	add	r7, sp, #8
 81059ca:	60f8      	str	r0, [r7, #12]
 81059cc:	4608      	mov	r0, r1
 81059ce:	4611      	mov	r1, r2
 81059d0:	461a      	mov	r2, r3
 81059d2:	4603      	mov	r3, r0
 81059d4:	817b      	strh	r3, [r7, #10]
 81059d6:	460b      	mov	r3, r1
 81059d8:	813b      	strh	r3, [r7, #8]
 81059da:	4613      	mov	r3, r2
 81059dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81059de:	68fb      	ldr	r3, [r7, #12]
 81059e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81059e4:	b2db      	uxtb	r3, r3
 81059e6:	2b20      	cmp	r3, #32
 81059e8:	f040 80fd 	bne.w	8105be6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 81059ec:	6a3b      	ldr	r3, [r7, #32]
 81059ee:	2b00      	cmp	r3, #0
 81059f0:	d002      	beq.n	81059f8 <HAL_I2C_Mem_Read+0x34>
 81059f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 81059f4:	2b00      	cmp	r3, #0
 81059f6:	d105      	bne.n	8105a04 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 81059f8:	68fb      	ldr	r3, [r7, #12]
 81059fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 81059fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8105a00:	2301      	movs	r3, #1
 8105a02:	e0f1      	b.n	8105be8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8105a04:	68fb      	ldr	r3, [r7, #12]
 8105a06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8105a0a:	2b01      	cmp	r3, #1
 8105a0c:	d101      	bne.n	8105a12 <HAL_I2C_Mem_Read+0x4e>
 8105a0e:	2302      	movs	r3, #2
 8105a10:	e0ea      	b.n	8105be8 <HAL_I2C_Mem_Read+0x224>
 8105a12:	68fb      	ldr	r3, [r7, #12]
 8105a14:	2201      	movs	r2, #1
 8105a16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8105a1a:	f7fc fc75 	bl	8102308 <HAL_GetTick>
 8105a1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8105a20:	697b      	ldr	r3, [r7, #20]
 8105a22:	9300      	str	r3, [sp, #0]
 8105a24:	2319      	movs	r3, #25
 8105a26:	2201      	movs	r2, #1
 8105a28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8105a2c:	68f8      	ldr	r0, [r7, #12]
 8105a2e:	f000 fad1 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105a32:	4603      	mov	r3, r0
 8105a34:	2b00      	cmp	r3, #0
 8105a36:	d001      	beq.n	8105a3c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8105a38:	2301      	movs	r3, #1
 8105a3a:	e0d5      	b.n	8105be8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8105a3c:	68fb      	ldr	r3, [r7, #12]
 8105a3e:	2222      	movs	r2, #34	; 0x22
 8105a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8105a44:	68fb      	ldr	r3, [r7, #12]
 8105a46:	2240      	movs	r2, #64	; 0x40
 8105a48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105a4c:	68fb      	ldr	r3, [r7, #12]
 8105a4e:	2200      	movs	r2, #0
 8105a50:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8105a52:	68fb      	ldr	r3, [r7, #12]
 8105a54:	6a3a      	ldr	r2, [r7, #32]
 8105a56:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8105a58:	68fb      	ldr	r3, [r7, #12]
 8105a5a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8105a5c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8105a5e:	68fb      	ldr	r3, [r7, #12]
 8105a60:	2200      	movs	r2, #0
 8105a62:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8105a64:	88f8      	ldrh	r0, [r7, #6]
 8105a66:	893a      	ldrh	r2, [r7, #8]
 8105a68:	8979      	ldrh	r1, [r7, #10]
 8105a6a:	697b      	ldr	r3, [r7, #20]
 8105a6c:	9301      	str	r3, [sp, #4]
 8105a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105a70:	9300      	str	r3, [sp, #0]
 8105a72:	4603      	mov	r3, r0
 8105a74:	68f8      	ldr	r0, [r7, #12]
 8105a76:	f000 fa35 	bl	8105ee4 <I2C_RequestMemoryRead>
 8105a7a:	4603      	mov	r3, r0
 8105a7c:	2b00      	cmp	r3, #0
 8105a7e:	d005      	beq.n	8105a8c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8105a80:	68fb      	ldr	r3, [r7, #12]
 8105a82:	2200      	movs	r2, #0
 8105a84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8105a88:	2301      	movs	r3, #1
 8105a8a:	e0ad      	b.n	8105be8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8105a8c:	68fb      	ldr	r3, [r7, #12]
 8105a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105a90:	b29b      	uxth	r3, r3
 8105a92:	2bff      	cmp	r3, #255	; 0xff
 8105a94:	d90e      	bls.n	8105ab4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8105a96:	68fb      	ldr	r3, [r7, #12]
 8105a98:	22ff      	movs	r2, #255	; 0xff
 8105a9a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8105a9c:	68fb      	ldr	r3, [r7, #12]
 8105a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105aa0:	b2da      	uxtb	r2, r3
 8105aa2:	8979      	ldrh	r1, [r7, #10]
 8105aa4:	4b52      	ldr	r3, [pc, #328]	; (8105bf0 <HAL_I2C_Mem_Read+0x22c>)
 8105aa6:	9300      	str	r3, [sp, #0]
 8105aa8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105aac:	68f8      	ldr	r0, [r7, #12]
 8105aae:	f000 fc1f 	bl	81062f0 <I2C_TransferConfig>
 8105ab2:	e00f      	b.n	8105ad4 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8105ab4:	68fb      	ldr	r3, [r7, #12]
 8105ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105ab8:	b29a      	uxth	r2, r3
 8105aba:	68fb      	ldr	r3, [r7, #12]
 8105abc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8105abe:	68fb      	ldr	r3, [r7, #12]
 8105ac0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105ac2:	b2da      	uxtb	r2, r3
 8105ac4:	8979      	ldrh	r1, [r7, #10]
 8105ac6:	4b4a      	ldr	r3, [pc, #296]	; (8105bf0 <HAL_I2C_Mem_Read+0x22c>)
 8105ac8:	9300      	str	r3, [sp, #0]
 8105aca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8105ace:	68f8      	ldr	r0, [r7, #12]
 8105ad0:	f000 fc0e 	bl	81062f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8105ad4:	697b      	ldr	r3, [r7, #20]
 8105ad6:	9300      	str	r3, [sp, #0]
 8105ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105ada:	2200      	movs	r2, #0
 8105adc:	2104      	movs	r1, #4
 8105ade:	68f8      	ldr	r0, [r7, #12]
 8105ae0:	f000 fa78 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105ae4:	4603      	mov	r3, r0
 8105ae6:	2b00      	cmp	r3, #0
 8105ae8:	d001      	beq.n	8105aee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8105aea:	2301      	movs	r3, #1
 8105aec:	e07c      	b.n	8105be8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8105aee:	68fb      	ldr	r3, [r7, #12]
 8105af0:	681b      	ldr	r3, [r3, #0]
 8105af2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8105af4:	68fb      	ldr	r3, [r7, #12]
 8105af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105af8:	b2d2      	uxtb	r2, r2
 8105afa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8105afc:	68fb      	ldr	r3, [r7, #12]
 8105afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105b00:	1c5a      	adds	r2, r3, #1
 8105b02:	68fb      	ldr	r3, [r7, #12]
 8105b04:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8105b06:	68fb      	ldr	r3, [r7, #12]
 8105b08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105b0a:	3b01      	subs	r3, #1
 8105b0c:	b29a      	uxth	r2, r3
 8105b0e:	68fb      	ldr	r3, [r7, #12]
 8105b10:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8105b12:	68fb      	ldr	r3, [r7, #12]
 8105b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105b16:	b29b      	uxth	r3, r3
 8105b18:	3b01      	subs	r3, #1
 8105b1a:	b29a      	uxth	r2, r3
 8105b1c:	68fb      	ldr	r3, [r7, #12]
 8105b1e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8105b20:	68fb      	ldr	r3, [r7, #12]
 8105b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105b24:	b29b      	uxth	r3, r3
 8105b26:	2b00      	cmp	r3, #0
 8105b28:	d034      	beq.n	8105b94 <HAL_I2C_Mem_Read+0x1d0>
 8105b2a:	68fb      	ldr	r3, [r7, #12]
 8105b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105b2e:	2b00      	cmp	r3, #0
 8105b30:	d130      	bne.n	8105b94 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8105b32:	697b      	ldr	r3, [r7, #20]
 8105b34:	9300      	str	r3, [sp, #0]
 8105b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105b38:	2200      	movs	r2, #0
 8105b3a:	2180      	movs	r1, #128	; 0x80
 8105b3c:	68f8      	ldr	r0, [r7, #12]
 8105b3e:	f000 fa49 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105b42:	4603      	mov	r3, r0
 8105b44:	2b00      	cmp	r3, #0
 8105b46:	d001      	beq.n	8105b4c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8105b48:	2301      	movs	r3, #1
 8105b4a:	e04d      	b.n	8105be8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8105b4c:	68fb      	ldr	r3, [r7, #12]
 8105b4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105b50:	b29b      	uxth	r3, r3
 8105b52:	2bff      	cmp	r3, #255	; 0xff
 8105b54:	d90e      	bls.n	8105b74 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8105b56:	68fb      	ldr	r3, [r7, #12]
 8105b58:	22ff      	movs	r2, #255	; 0xff
 8105b5a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8105b5c:	68fb      	ldr	r3, [r7, #12]
 8105b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105b60:	b2da      	uxtb	r2, r3
 8105b62:	8979      	ldrh	r1, [r7, #10]
 8105b64:	2300      	movs	r3, #0
 8105b66:	9300      	str	r3, [sp, #0]
 8105b68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105b6c:	68f8      	ldr	r0, [r7, #12]
 8105b6e:	f000 fbbf 	bl	81062f0 <I2C_TransferConfig>
 8105b72:	e00f      	b.n	8105b94 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8105b74:	68fb      	ldr	r3, [r7, #12]
 8105b76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105b78:	b29a      	uxth	r2, r3
 8105b7a:	68fb      	ldr	r3, [r7, #12]
 8105b7c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8105b7e:	68fb      	ldr	r3, [r7, #12]
 8105b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105b82:	b2da      	uxtb	r2, r3
 8105b84:	8979      	ldrh	r1, [r7, #10]
 8105b86:	2300      	movs	r3, #0
 8105b88:	9300      	str	r3, [sp, #0]
 8105b8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8105b8e:	68f8      	ldr	r0, [r7, #12]
 8105b90:	f000 fbae 	bl	81062f0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8105b94:	68fb      	ldr	r3, [r7, #12]
 8105b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105b98:	b29b      	uxth	r3, r3
 8105b9a:	2b00      	cmp	r3, #0
 8105b9c:	d19a      	bne.n	8105ad4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8105b9e:	697a      	ldr	r2, [r7, #20]
 8105ba0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8105ba2:	68f8      	ldr	r0, [r7, #12]
 8105ba4:	f000 fa96 	bl	81060d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8105ba8:	4603      	mov	r3, r0
 8105baa:	2b00      	cmp	r3, #0
 8105bac:	d001      	beq.n	8105bb2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8105bae:	2301      	movs	r3, #1
 8105bb0:	e01a      	b.n	8105be8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105bb2:	68fb      	ldr	r3, [r7, #12]
 8105bb4:	681b      	ldr	r3, [r3, #0]
 8105bb6:	2220      	movs	r2, #32
 8105bb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8105bba:	68fb      	ldr	r3, [r7, #12]
 8105bbc:	681b      	ldr	r3, [r3, #0]
 8105bbe:	6859      	ldr	r1, [r3, #4]
 8105bc0:	68fb      	ldr	r3, [r7, #12]
 8105bc2:	681a      	ldr	r2, [r3, #0]
 8105bc4:	4b0b      	ldr	r3, [pc, #44]	; (8105bf4 <HAL_I2C_Mem_Read+0x230>)
 8105bc6:	400b      	ands	r3, r1
 8105bc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8105bca:	68fb      	ldr	r3, [r7, #12]
 8105bcc:	2220      	movs	r2, #32
 8105bce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8105bd2:	68fb      	ldr	r3, [r7, #12]
 8105bd4:	2200      	movs	r2, #0
 8105bd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8105bda:	68fb      	ldr	r3, [r7, #12]
 8105bdc:	2200      	movs	r2, #0
 8105bde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8105be2:	2300      	movs	r3, #0
 8105be4:	e000      	b.n	8105be8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8105be6:	2302      	movs	r3, #2
  }
}
 8105be8:	4618      	mov	r0, r3
 8105bea:	3718      	adds	r7, #24
 8105bec:	46bd      	mov	sp, r7
 8105bee:	bd80      	pop	{r7, pc}
 8105bf0:	80002400 	.word	0x80002400
 8105bf4:	fe00e800 	.word	0xfe00e800

08105bf8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8105bf8:	b580      	push	{r7, lr}
 8105bfa:	b08a      	sub	sp, #40	; 0x28
 8105bfc:	af02      	add	r7, sp, #8
 8105bfe:	60f8      	str	r0, [r7, #12]
 8105c00:	607a      	str	r2, [r7, #4]
 8105c02:	603b      	str	r3, [r7, #0]
 8105c04:	460b      	mov	r3, r1
 8105c06:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8105c08:	2300      	movs	r3, #0
 8105c0a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8105c0c:	68fb      	ldr	r3, [r7, #12]
 8105c0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8105c12:	b2db      	uxtb	r3, r3
 8105c14:	2b20      	cmp	r3, #32
 8105c16:	f040 80f1 	bne.w	8105dfc <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8105c1a:	68fb      	ldr	r3, [r7, #12]
 8105c1c:	681b      	ldr	r3, [r3, #0]
 8105c1e:	699b      	ldr	r3, [r3, #24]
 8105c20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105c24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105c28:	d101      	bne.n	8105c2e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8105c2a:	2302      	movs	r3, #2
 8105c2c:	e0e7      	b.n	8105dfe <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8105c2e:	68fb      	ldr	r3, [r7, #12]
 8105c30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8105c34:	2b01      	cmp	r3, #1
 8105c36:	d101      	bne.n	8105c3c <HAL_I2C_IsDeviceReady+0x44>
 8105c38:	2302      	movs	r3, #2
 8105c3a:	e0e0      	b.n	8105dfe <HAL_I2C_IsDeviceReady+0x206>
 8105c3c:	68fb      	ldr	r3, [r7, #12]
 8105c3e:	2201      	movs	r2, #1
 8105c40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8105c44:	68fb      	ldr	r3, [r7, #12]
 8105c46:	2224      	movs	r2, #36	; 0x24
 8105c48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105c4c:	68fb      	ldr	r3, [r7, #12]
 8105c4e:	2200      	movs	r2, #0
 8105c50:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8105c52:	68fb      	ldr	r3, [r7, #12]
 8105c54:	68db      	ldr	r3, [r3, #12]
 8105c56:	2b01      	cmp	r3, #1
 8105c58:	d107      	bne.n	8105c6a <HAL_I2C_IsDeviceReady+0x72>
 8105c5a:	897b      	ldrh	r3, [r7, #10]
 8105c5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8105c60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8105c64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8105c68:	e004      	b.n	8105c74 <HAL_I2C_IsDeviceReady+0x7c>
 8105c6a:	897b      	ldrh	r3, [r7, #10]
 8105c6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8105c70:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8105c74:	68fa      	ldr	r2, [r7, #12]
 8105c76:	6812      	ldr	r2, [r2, #0]
 8105c78:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8105c7a:	f7fc fb45 	bl	8102308 <HAL_GetTick>
 8105c7e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8105c80:	68fb      	ldr	r3, [r7, #12]
 8105c82:	681b      	ldr	r3, [r3, #0]
 8105c84:	699b      	ldr	r3, [r3, #24]
 8105c86:	f003 0320 	and.w	r3, r3, #32
 8105c8a:	2b20      	cmp	r3, #32
 8105c8c:	bf0c      	ite	eq
 8105c8e:	2301      	moveq	r3, #1
 8105c90:	2300      	movne	r3, #0
 8105c92:	b2db      	uxtb	r3, r3
 8105c94:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8105c96:	68fb      	ldr	r3, [r7, #12]
 8105c98:	681b      	ldr	r3, [r3, #0]
 8105c9a:	699b      	ldr	r3, [r3, #24]
 8105c9c:	f003 0310 	and.w	r3, r3, #16
 8105ca0:	2b10      	cmp	r3, #16
 8105ca2:	bf0c      	ite	eq
 8105ca4:	2301      	moveq	r3, #1
 8105ca6:	2300      	movne	r3, #0
 8105ca8:	b2db      	uxtb	r3, r3
 8105caa:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8105cac:	e034      	b.n	8105d18 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8105cae:	683b      	ldr	r3, [r7, #0]
 8105cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105cb4:	d01a      	beq.n	8105cec <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8105cb6:	f7fc fb27 	bl	8102308 <HAL_GetTick>
 8105cba:	4602      	mov	r2, r0
 8105cbc:	69bb      	ldr	r3, [r7, #24]
 8105cbe:	1ad3      	subs	r3, r2, r3
 8105cc0:	683a      	ldr	r2, [r7, #0]
 8105cc2:	429a      	cmp	r2, r3
 8105cc4:	d302      	bcc.n	8105ccc <HAL_I2C_IsDeviceReady+0xd4>
 8105cc6:	683b      	ldr	r3, [r7, #0]
 8105cc8:	2b00      	cmp	r3, #0
 8105cca:	d10f      	bne.n	8105cec <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8105ccc:	68fb      	ldr	r3, [r7, #12]
 8105cce:	2220      	movs	r2, #32
 8105cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8105cd4:	68fb      	ldr	r3, [r7, #12]
 8105cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105cd8:	f043 0220 	orr.w	r2, r3, #32
 8105cdc:	68fb      	ldr	r3, [r7, #12]
 8105cde:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8105ce0:	68fb      	ldr	r3, [r7, #12]
 8105ce2:	2200      	movs	r2, #0
 8105ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8105ce8:	2301      	movs	r3, #1
 8105cea:	e088      	b.n	8105dfe <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8105cec:	68fb      	ldr	r3, [r7, #12]
 8105cee:	681b      	ldr	r3, [r3, #0]
 8105cf0:	699b      	ldr	r3, [r3, #24]
 8105cf2:	f003 0320 	and.w	r3, r3, #32
 8105cf6:	2b20      	cmp	r3, #32
 8105cf8:	bf0c      	ite	eq
 8105cfa:	2301      	moveq	r3, #1
 8105cfc:	2300      	movne	r3, #0
 8105cfe:	b2db      	uxtb	r3, r3
 8105d00:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8105d02:	68fb      	ldr	r3, [r7, #12]
 8105d04:	681b      	ldr	r3, [r3, #0]
 8105d06:	699b      	ldr	r3, [r3, #24]
 8105d08:	f003 0310 	and.w	r3, r3, #16
 8105d0c:	2b10      	cmp	r3, #16
 8105d0e:	bf0c      	ite	eq
 8105d10:	2301      	moveq	r3, #1
 8105d12:	2300      	movne	r3, #0
 8105d14:	b2db      	uxtb	r3, r3
 8105d16:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8105d18:	7ffb      	ldrb	r3, [r7, #31]
 8105d1a:	2b00      	cmp	r3, #0
 8105d1c:	d102      	bne.n	8105d24 <HAL_I2C_IsDeviceReady+0x12c>
 8105d1e:	7fbb      	ldrb	r3, [r7, #30]
 8105d20:	2b00      	cmp	r3, #0
 8105d22:	d0c4      	beq.n	8105cae <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8105d24:	68fb      	ldr	r3, [r7, #12]
 8105d26:	681b      	ldr	r3, [r3, #0]
 8105d28:	699b      	ldr	r3, [r3, #24]
 8105d2a:	f003 0310 	and.w	r3, r3, #16
 8105d2e:	2b10      	cmp	r3, #16
 8105d30:	d01a      	beq.n	8105d68 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8105d32:	69bb      	ldr	r3, [r7, #24]
 8105d34:	9300      	str	r3, [sp, #0]
 8105d36:	683b      	ldr	r3, [r7, #0]
 8105d38:	2200      	movs	r2, #0
 8105d3a:	2120      	movs	r1, #32
 8105d3c:	68f8      	ldr	r0, [r7, #12]
 8105d3e:	f000 f949 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105d42:	4603      	mov	r3, r0
 8105d44:	2b00      	cmp	r3, #0
 8105d46:	d001      	beq.n	8105d4c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8105d48:	2301      	movs	r3, #1
 8105d4a:	e058      	b.n	8105dfe <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105d4c:	68fb      	ldr	r3, [r7, #12]
 8105d4e:	681b      	ldr	r3, [r3, #0]
 8105d50:	2220      	movs	r2, #32
 8105d52:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8105d54:	68fb      	ldr	r3, [r7, #12]
 8105d56:	2220      	movs	r2, #32
 8105d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8105d5c:	68fb      	ldr	r3, [r7, #12]
 8105d5e:	2200      	movs	r2, #0
 8105d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8105d64:	2300      	movs	r3, #0
 8105d66:	e04a      	b.n	8105dfe <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8105d68:	69bb      	ldr	r3, [r7, #24]
 8105d6a:	9300      	str	r3, [sp, #0]
 8105d6c:	683b      	ldr	r3, [r7, #0]
 8105d6e:	2200      	movs	r2, #0
 8105d70:	2120      	movs	r1, #32
 8105d72:	68f8      	ldr	r0, [r7, #12]
 8105d74:	f000 f92e 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105d78:	4603      	mov	r3, r0
 8105d7a:	2b00      	cmp	r3, #0
 8105d7c:	d001      	beq.n	8105d82 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8105d7e:	2301      	movs	r3, #1
 8105d80:	e03d      	b.n	8105dfe <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8105d82:	68fb      	ldr	r3, [r7, #12]
 8105d84:	681b      	ldr	r3, [r3, #0]
 8105d86:	2210      	movs	r2, #16
 8105d88:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105d8a:	68fb      	ldr	r3, [r7, #12]
 8105d8c:	681b      	ldr	r3, [r3, #0]
 8105d8e:	2220      	movs	r2, #32
 8105d90:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8105d92:	697b      	ldr	r3, [r7, #20]
 8105d94:	687a      	ldr	r2, [r7, #4]
 8105d96:	429a      	cmp	r2, r3
 8105d98:	d118      	bne.n	8105dcc <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8105d9a:	68fb      	ldr	r3, [r7, #12]
 8105d9c:	681b      	ldr	r3, [r3, #0]
 8105d9e:	685a      	ldr	r2, [r3, #4]
 8105da0:	68fb      	ldr	r3, [r7, #12]
 8105da2:	681b      	ldr	r3, [r3, #0]
 8105da4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8105da8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8105daa:	69bb      	ldr	r3, [r7, #24]
 8105dac:	9300      	str	r3, [sp, #0]
 8105dae:	683b      	ldr	r3, [r7, #0]
 8105db0:	2200      	movs	r2, #0
 8105db2:	2120      	movs	r1, #32
 8105db4:	68f8      	ldr	r0, [r7, #12]
 8105db6:	f000 f90d 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105dba:	4603      	mov	r3, r0
 8105dbc:	2b00      	cmp	r3, #0
 8105dbe:	d001      	beq.n	8105dc4 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8105dc0:	2301      	movs	r3, #1
 8105dc2:	e01c      	b.n	8105dfe <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105dc4:	68fb      	ldr	r3, [r7, #12]
 8105dc6:	681b      	ldr	r3, [r3, #0]
 8105dc8:	2220      	movs	r2, #32
 8105dca:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8105dcc:	697b      	ldr	r3, [r7, #20]
 8105dce:	3301      	adds	r3, #1
 8105dd0:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 8105dd2:	697b      	ldr	r3, [r7, #20]
 8105dd4:	687a      	ldr	r2, [r7, #4]
 8105dd6:	429a      	cmp	r2, r3
 8105dd8:	f63f af3b 	bhi.w	8105c52 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8105ddc:	68fb      	ldr	r3, [r7, #12]
 8105dde:	2220      	movs	r2, #32
 8105de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8105de4:	68fb      	ldr	r3, [r7, #12]
 8105de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105de8:	f043 0220 	orr.w	r2, r3, #32
 8105dec:	68fb      	ldr	r3, [r7, #12]
 8105dee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8105df0:	68fb      	ldr	r3, [r7, #12]
 8105df2:	2200      	movs	r2, #0
 8105df4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8105df8:	2301      	movs	r3, #1
 8105dfa:	e000      	b.n	8105dfe <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8105dfc:	2302      	movs	r3, #2
  }
}
 8105dfe:	4618      	mov	r0, r3
 8105e00:	3720      	adds	r7, #32
 8105e02:	46bd      	mov	sp, r7
 8105e04:	bd80      	pop	{r7, pc}

08105e06 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8105e06:	b480      	push	{r7}
 8105e08:	b083      	sub	sp, #12
 8105e0a:	af00      	add	r7, sp, #0
 8105e0c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8105e0e:	687b      	ldr	r3, [r7, #4]
 8105e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8105e14:	b2db      	uxtb	r3, r3
}
 8105e16:	4618      	mov	r0, r3
 8105e18:	370c      	adds	r7, #12
 8105e1a:	46bd      	mov	sp, r7
 8105e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105e20:	4770      	bx	lr

08105e22 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
* @retval I2C Error Code
*/
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8105e22:	b480      	push	{r7}
 8105e24:	b083      	sub	sp, #12
 8105e26:	af00      	add	r7, sp, #0
 8105e28:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8105e2a:	687b      	ldr	r3, [r7, #4]
 8105e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8105e2e:	4618      	mov	r0, r3
 8105e30:	370c      	adds	r7, #12
 8105e32:	46bd      	mov	sp, r7
 8105e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105e38:	4770      	bx	lr
	...

08105e3c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8105e3c:	b580      	push	{r7, lr}
 8105e3e:	b086      	sub	sp, #24
 8105e40:	af02      	add	r7, sp, #8
 8105e42:	60f8      	str	r0, [r7, #12]
 8105e44:	4608      	mov	r0, r1
 8105e46:	4611      	mov	r1, r2
 8105e48:	461a      	mov	r2, r3
 8105e4a:	4603      	mov	r3, r0
 8105e4c:	817b      	strh	r3, [r7, #10]
 8105e4e:	460b      	mov	r3, r1
 8105e50:	813b      	strh	r3, [r7, #8]
 8105e52:	4613      	mov	r3, r2
 8105e54:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8105e56:	88fb      	ldrh	r3, [r7, #6]
 8105e58:	b2da      	uxtb	r2, r3
 8105e5a:	8979      	ldrh	r1, [r7, #10]
 8105e5c:	4b20      	ldr	r3, [pc, #128]	; (8105ee0 <I2C_RequestMemoryWrite+0xa4>)
 8105e5e:	9300      	str	r3, [sp, #0]
 8105e60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105e64:	68f8      	ldr	r0, [r7, #12]
 8105e66:	f000 fa43 	bl	81062f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8105e6a:	69fa      	ldr	r2, [r7, #28]
 8105e6c:	69b9      	ldr	r1, [r7, #24]
 8105e6e:	68f8      	ldr	r0, [r7, #12]
 8105e70:	f000 f8f0 	bl	8106054 <I2C_WaitOnTXISFlagUntilTimeout>
 8105e74:	4603      	mov	r3, r0
 8105e76:	2b00      	cmp	r3, #0
 8105e78:	d001      	beq.n	8105e7e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8105e7a:	2301      	movs	r3, #1
 8105e7c:	e02c      	b.n	8105ed8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8105e7e:	88fb      	ldrh	r3, [r7, #6]
 8105e80:	2b01      	cmp	r3, #1
 8105e82:	d105      	bne.n	8105e90 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8105e84:	893b      	ldrh	r3, [r7, #8]
 8105e86:	b2da      	uxtb	r2, r3
 8105e88:	68fb      	ldr	r3, [r7, #12]
 8105e8a:	681b      	ldr	r3, [r3, #0]
 8105e8c:	629a      	str	r2, [r3, #40]	; 0x28
 8105e8e:	e015      	b.n	8105ebc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8105e90:	893b      	ldrh	r3, [r7, #8]
 8105e92:	0a1b      	lsrs	r3, r3, #8
 8105e94:	b29b      	uxth	r3, r3
 8105e96:	b2da      	uxtb	r2, r3
 8105e98:	68fb      	ldr	r3, [r7, #12]
 8105e9a:	681b      	ldr	r3, [r3, #0]
 8105e9c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8105e9e:	69fa      	ldr	r2, [r7, #28]
 8105ea0:	69b9      	ldr	r1, [r7, #24]
 8105ea2:	68f8      	ldr	r0, [r7, #12]
 8105ea4:	f000 f8d6 	bl	8106054 <I2C_WaitOnTXISFlagUntilTimeout>
 8105ea8:	4603      	mov	r3, r0
 8105eaa:	2b00      	cmp	r3, #0
 8105eac:	d001      	beq.n	8105eb2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8105eae:	2301      	movs	r3, #1
 8105eb0:	e012      	b.n	8105ed8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8105eb2:	893b      	ldrh	r3, [r7, #8]
 8105eb4:	b2da      	uxtb	r2, r3
 8105eb6:	68fb      	ldr	r3, [r7, #12]
 8105eb8:	681b      	ldr	r3, [r3, #0]
 8105eba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8105ebc:	69fb      	ldr	r3, [r7, #28]
 8105ebe:	9300      	str	r3, [sp, #0]
 8105ec0:	69bb      	ldr	r3, [r7, #24]
 8105ec2:	2200      	movs	r2, #0
 8105ec4:	2180      	movs	r1, #128	; 0x80
 8105ec6:	68f8      	ldr	r0, [r7, #12]
 8105ec8:	f000 f884 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105ecc:	4603      	mov	r3, r0
 8105ece:	2b00      	cmp	r3, #0
 8105ed0:	d001      	beq.n	8105ed6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8105ed2:	2301      	movs	r3, #1
 8105ed4:	e000      	b.n	8105ed8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8105ed6:	2300      	movs	r3, #0
}
 8105ed8:	4618      	mov	r0, r3
 8105eda:	3710      	adds	r7, #16
 8105edc:	46bd      	mov	sp, r7
 8105ede:	bd80      	pop	{r7, pc}
 8105ee0:	80002000 	.word	0x80002000

08105ee4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8105ee4:	b580      	push	{r7, lr}
 8105ee6:	b086      	sub	sp, #24
 8105ee8:	af02      	add	r7, sp, #8
 8105eea:	60f8      	str	r0, [r7, #12]
 8105eec:	4608      	mov	r0, r1
 8105eee:	4611      	mov	r1, r2
 8105ef0:	461a      	mov	r2, r3
 8105ef2:	4603      	mov	r3, r0
 8105ef4:	817b      	strh	r3, [r7, #10]
 8105ef6:	460b      	mov	r3, r1
 8105ef8:	813b      	strh	r3, [r7, #8]
 8105efa:	4613      	mov	r3, r2
 8105efc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8105efe:	88fb      	ldrh	r3, [r7, #6]
 8105f00:	b2da      	uxtb	r2, r3
 8105f02:	8979      	ldrh	r1, [r7, #10]
 8105f04:	4b20      	ldr	r3, [pc, #128]	; (8105f88 <I2C_RequestMemoryRead+0xa4>)
 8105f06:	9300      	str	r3, [sp, #0]
 8105f08:	2300      	movs	r3, #0
 8105f0a:	68f8      	ldr	r0, [r7, #12]
 8105f0c:	f000 f9f0 	bl	81062f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8105f10:	69fa      	ldr	r2, [r7, #28]
 8105f12:	69b9      	ldr	r1, [r7, #24]
 8105f14:	68f8      	ldr	r0, [r7, #12]
 8105f16:	f000 f89d 	bl	8106054 <I2C_WaitOnTXISFlagUntilTimeout>
 8105f1a:	4603      	mov	r3, r0
 8105f1c:	2b00      	cmp	r3, #0
 8105f1e:	d001      	beq.n	8105f24 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8105f20:	2301      	movs	r3, #1
 8105f22:	e02c      	b.n	8105f7e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8105f24:	88fb      	ldrh	r3, [r7, #6]
 8105f26:	2b01      	cmp	r3, #1
 8105f28:	d105      	bne.n	8105f36 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8105f2a:	893b      	ldrh	r3, [r7, #8]
 8105f2c:	b2da      	uxtb	r2, r3
 8105f2e:	68fb      	ldr	r3, [r7, #12]
 8105f30:	681b      	ldr	r3, [r3, #0]
 8105f32:	629a      	str	r2, [r3, #40]	; 0x28
 8105f34:	e015      	b.n	8105f62 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8105f36:	893b      	ldrh	r3, [r7, #8]
 8105f38:	0a1b      	lsrs	r3, r3, #8
 8105f3a:	b29b      	uxth	r3, r3
 8105f3c:	b2da      	uxtb	r2, r3
 8105f3e:	68fb      	ldr	r3, [r7, #12]
 8105f40:	681b      	ldr	r3, [r3, #0]
 8105f42:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8105f44:	69fa      	ldr	r2, [r7, #28]
 8105f46:	69b9      	ldr	r1, [r7, #24]
 8105f48:	68f8      	ldr	r0, [r7, #12]
 8105f4a:	f000 f883 	bl	8106054 <I2C_WaitOnTXISFlagUntilTimeout>
 8105f4e:	4603      	mov	r3, r0
 8105f50:	2b00      	cmp	r3, #0
 8105f52:	d001      	beq.n	8105f58 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8105f54:	2301      	movs	r3, #1
 8105f56:	e012      	b.n	8105f7e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8105f58:	893b      	ldrh	r3, [r7, #8]
 8105f5a:	b2da      	uxtb	r2, r3
 8105f5c:	68fb      	ldr	r3, [r7, #12]
 8105f5e:	681b      	ldr	r3, [r3, #0]
 8105f60:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8105f62:	69fb      	ldr	r3, [r7, #28]
 8105f64:	9300      	str	r3, [sp, #0]
 8105f66:	69bb      	ldr	r3, [r7, #24]
 8105f68:	2200      	movs	r2, #0
 8105f6a:	2140      	movs	r1, #64	; 0x40
 8105f6c:	68f8      	ldr	r0, [r7, #12]
 8105f6e:	f000 f831 	bl	8105fd4 <I2C_WaitOnFlagUntilTimeout>
 8105f72:	4603      	mov	r3, r0
 8105f74:	2b00      	cmp	r3, #0
 8105f76:	d001      	beq.n	8105f7c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8105f78:	2301      	movs	r3, #1
 8105f7a:	e000      	b.n	8105f7e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8105f7c:	2300      	movs	r3, #0
}
 8105f7e:	4618      	mov	r0, r3
 8105f80:	3710      	adds	r7, #16
 8105f82:	46bd      	mov	sp, r7
 8105f84:	bd80      	pop	{r7, pc}
 8105f86:	bf00      	nop
 8105f88:	80002000 	.word	0x80002000

08105f8c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8105f8c:	b480      	push	{r7}
 8105f8e:	b083      	sub	sp, #12
 8105f90:	af00      	add	r7, sp, #0
 8105f92:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8105f94:	687b      	ldr	r3, [r7, #4]
 8105f96:	681b      	ldr	r3, [r3, #0]
 8105f98:	699b      	ldr	r3, [r3, #24]
 8105f9a:	f003 0302 	and.w	r3, r3, #2
 8105f9e:	2b02      	cmp	r3, #2
 8105fa0:	d103      	bne.n	8105faa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8105fa2:	687b      	ldr	r3, [r7, #4]
 8105fa4:	681b      	ldr	r3, [r3, #0]
 8105fa6:	2200      	movs	r2, #0
 8105fa8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8105faa:	687b      	ldr	r3, [r7, #4]
 8105fac:	681b      	ldr	r3, [r3, #0]
 8105fae:	699b      	ldr	r3, [r3, #24]
 8105fb0:	f003 0301 	and.w	r3, r3, #1
 8105fb4:	2b01      	cmp	r3, #1
 8105fb6:	d007      	beq.n	8105fc8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8105fb8:	687b      	ldr	r3, [r7, #4]
 8105fba:	681b      	ldr	r3, [r3, #0]
 8105fbc:	699a      	ldr	r2, [r3, #24]
 8105fbe:	687b      	ldr	r3, [r7, #4]
 8105fc0:	681b      	ldr	r3, [r3, #0]
 8105fc2:	f042 0201 	orr.w	r2, r2, #1
 8105fc6:	619a      	str	r2, [r3, #24]
  }
}
 8105fc8:	bf00      	nop
 8105fca:	370c      	adds	r7, #12
 8105fcc:	46bd      	mov	sp, r7
 8105fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105fd2:	4770      	bx	lr

08105fd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8105fd4:	b580      	push	{r7, lr}
 8105fd6:	b084      	sub	sp, #16
 8105fd8:	af00      	add	r7, sp, #0
 8105fda:	60f8      	str	r0, [r7, #12]
 8105fdc:	60b9      	str	r1, [r7, #8]
 8105fde:	603b      	str	r3, [r7, #0]
 8105fe0:	4613      	mov	r3, r2
 8105fe2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8105fe4:	e022      	b.n	810602c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8105fe6:	683b      	ldr	r3, [r7, #0]
 8105fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105fec:	d01e      	beq.n	810602c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8105fee:	f7fc f98b 	bl	8102308 <HAL_GetTick>
 8105ff2:	4602      	mov	r2, r0
 8105ff4:	69bb      	ldr	r3, [r7, #24]
 8105ff6:	1ad3      	subs	r3, r2, r3
 8105ff8:	683a      	ldr	r2, [r7, #0]
 8105ffa:	429a      	cmp	r2, r3
 8105ffc:	d302      	bcc.n	8106004 <I2C_WaitOnFlagUntilTimeout+0x30>
 8105ffe:	683b      	ldr	r3, [r7, #0]
 8106000:	2b00      	cmp	r3, #0
 8106002:	d113      	bne.n	810602c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8106004:	68fb      	ldr	r3, [r7, #12]
 8106006:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106008:	f043 0220 	orr.w	r2, r3, #32
 810600c:	68fb      	ldr	r3, [r7, #12]
 810600e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8106010:	68fb      	ldr	r3, [r7, #12]
 8106012:	2220      	movs	r2, #32
 8106014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8106018:	68fb      	ldr	r3, [r7, #12]
 810601a:	2200      	movs	r2, #0
 810601c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8106020:	68fb      	ldr	r3, [r7, #12]
 8106022:	2200      	movs	r2, #0
 8106024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8106028:	2301      	movs	r3, #1
 810602a:	e00f      	b.n	810604c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810602c:	68fb      	ldr	r3, [r7, #12]
 810602e:	681b      	ldr	r3, [r3, #0]
 8106030:	699a      	ldr	r2, [r3, #24]
 8106032:	68bb      	ldr	r3, [r7, #8]
 8106034:	4013      	ands	r3, r2
 8106036:	68ba      	ldr	r2, [r7, #8]
 8106038:	429a      	cmp	r2, r3
 810603a:	bf0c      	ite	eq
 810603c:	2301      	moveq	r3, #1
 810603e:	2300      	movne	r3, #0
 8106040:	b2db      	uxtb	r3, r3
 8106042:	461a      	mov	r2, r3
 8106044:	79fb      	ldrb	r3, [r7, #7]
 8106046:	429a      	cmp	r2, r3
 8106048:	d0cd      	beq.n	8105fe6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 810604a:	2300      	movs	r3, #0
}
 810604c:	4618      	mov	r0, r3
 810604e:	3710      	adds	r7, #16
 8106050:	46bd      	mov	sp, r7
 8106052:	bd80      	pop	{r7, pc}

08106054 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8106054:	b580      	push	{r7, lr}
 8106056:	b084      	sub	sp, #16
 8106058:	af00      	add	r7, sp, #0
 810605a:	60f8      	str	r0, [r7, #12]
 810605c:	60b9      	str	r1, [r7, #8]
 810605e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8106060:	e02c      	b.n	81060bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8106062:	687a      	ldr	r2, [r7, #4]
 8106064:	68b9      	ldr	r1, [r7, #8]
 8106066:	68f8      	ldr	r0, [r7, #12]
 8106068:	f000 f8dc 	bl	8106224 <I2C_IsAcknowledgeFailed>
 810606c:	4603      	mov	r3, r0
 810606e:	2b00      	cmp	r3, #0
 8106070:	d001      	beq.n	8106076 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8106072:	2301      	movs	r3, #1
 8106074:	e02a      	b.n	81060cc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8106076:	68bb      	ldr	r3, [r7, #8]
 8106078:	f1b3 3fff 	cmp.w	r3, #4294967295
 810607c:	d01e      	beq.n	81060bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810607e:	f7fc f943 	bl	8102308 <HAL_GetTick>
 8106082:	4602      	mov	r2, r0
 8106084:	687b      	ldr	r3, [r7, #4]
 8106086:	1ad3      	subs	r3, r2, r3
 8106088:	68ba      	ldr	r2, [r7, #8]
 810608a:	429a      	cmp	r2, r3
 810608c:	d302      	bcc.n	8106094 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 810608e:	68bb      	ldr	r3, [r7, #8]
 8106090:	2b00      	cmp	r3, #0
 8106092:	d113      	bne.n	81060bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8106094:	68fb      	ldr	r3, [r7, #12]
 8106096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106098:	f043 0220 	orr.w	r2, r3, #32
 810609c:	68fb      	ldr	r3, [r7, #12]
 810609e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 81060a0:	68fb      	ldr	r3, [r7, #12]
 81060a2:	2220      	movs	r2, #32
 81060a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81060a8:	68fb      	ldr	r3, [r7, #12]
 81060aa:	2200      	movs	r2, #0
 81060ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81060b0:	68fb      	ldr	r3, [r7, #12]
 81060b2:	2200      	movs	r2, #0
 81060b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 81060b8:	2301      	movs	r3, #1
 81060ba:	e007      	b.n	81060cc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81060bc:	68fb      	ldr	r3, [r7, #12]
 81060be:	681b      	ldr	r3, [r3, #0]
 81060c0:	699b      	ldr	r3, [r3, #24]
 81060c2:	f003 0302 	and.w	r3, r3, #2
 81060c6:	2b02      	cmp	r3, #2
 81060c8:	d1cb      	bne.n	8106062 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 81060ca:	2300      	movs	r3, #0
}
 81060cc:	4618      	mov	r0, r3
 81060ce:	3710      	adds	r7, #16
 81060d0:	46bd      	mov	sp, r7
 81060d2:	bd80      	pop	{r7, pc}

081060d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 81060d4:	b580      	push	{r7, lr}
 81060d6:	b084      	sub	sp, #16
 81060d8:	af00      	add	r7, sp, #0
 81060da:	60f8      	str	r0, [r7, #12]
 81060dc:	60b9      	str	r1, [r7, #8]
 81060de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81060e0:	e028      	b.n	8106134 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 81060e2:	687a      	ldr	r2, [r7, #4]
 81060e4:	68b9      	ldr	r1, [r7, #8]
 81060e6:	68f8      	ldr	r0, [r7, #12]
 81060e8:	f000 f89c 	bl	8106224 <I2C_IsAcknowledgeFailed>
 81060ec:	4603      	mov	r3, r0
 81060ee:	2b00      	cmp	r3, #0
 81060f0:	d001      	beq.n	81060f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 81060f2:	2301      	movs	r3, #1
 81060f4:	e026      	b.n	8106144 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81060f6:	f7fc f907 	bl	8102308 <HAL_GetTick>
 81060fa:	4602      	mov	r2, r0
 81060fc:	687b      	ldr	r3, [r7, #4]
 81060fe:	1ad3      	subs	r3, r2, r3
 8106100:	68ba      	ldr	r2, [r7, #8]
 8106102:	429a      	cmp	r2, r3
 8106104:	d302      	bcc.n	810610c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8106106:	68bb      	ldr	r3, [r7, #8]
 8106108:	2b00      	cmp	r3, #0
 810610a:	d113      	bne.n	8106134 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810610c:	68fb      	ldr	r3, [r7, #12]
 810610e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106110:	f043 0220 	orr.w	r2, r3, #32
 8106114:	68fb      	ldr	r3, [r7, #12]
 8106116:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8106118:	68fb      	ldr	r3, [r7, #12]
 810611a:	2220      	movs	r2, #32
 810611c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8106120:	68fb      	ldr	r3, [r7, #12]
 8106122:	2200      	movs	r2, #0
 8106124:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8106128:	68fb      	ldr	r3, [r7, #12]
 810612a:	2200      	movs	r2, #0
 810612c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8106130:	2301      	movs	r3, #1
 8106132:	e007      	b.n	8106144 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8106134:	68fb      	ldr	r3, [r7, #12]
 8106136:	681b      	ldr	r3, [r3, #0]
 8106138:	699b      	ldr	r3, [r3, #24]
 810613a:	f003 0320 	and.w	r3, r3, #32
 810613e:	2b20      	cmp	r3, #32
 8106140:	d1cf      	bne.n	81060e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8106142:	2300      	movs	r3, #0
}
 8106144:	4618      	mov	r0, r3
 8106146:	3710      	adds	r7, #16
 8106148:	46bd      	mov	sp, r7
 810614a:	bd80      	pop	{r7, pc}

0810614c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 810614c:	b580      	push	{r7, lr}
 810614e:	b084      	sub	sp, #16
 8106150:	af00      	add	r7, sp, #0
 8106152:	60f8      	str	r0, [r7, #12]
 8106154:	60b9      	str	r1, [r7, #8]
 8106156:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8106158:	e055      	b.n	8106206 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 810615a:	687a      	ldr	r2, [r7, #4]
 810615c:	68b9      	ldr	r1, [r7, #8]
 810615e:	68f8      	ldr	r0, [r7, #12]
 8106160:	f000 f860 	bl	8106224 <I2C_IsAcknowledgeFailed>
 8106164:	4603      	mov	r3, r0
 8106166:	2b00      	cmp	r3, #0
 8106168:	d001      	beq.n	810616e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 810616a:	2301      	movs	r3, #1
 810616c:	e053      	b.n	8106216 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 810616e:	68fb      	ldr	r3, [r7, #12]
 8106170:	681b      	ldr	r3, [r3, #0]
 8106172:	699b      	ldr	r3, [r3, #24]
 8106174:	f003 0320 	and.w	r3, r3, #32
 8106178:	2b20      	cmp	r3, #32
 810617a:	d129      	bne.n	81061d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 810617c:	68fb      	ldr	r3, [r7, #12]
 810617e:	681b      	ldr	r3, [r3, #0]
 8106180:	699b      	ldr	r3, [r3, #24]
 8106182:	f003 0304 	and.w	r3, r3, #4
 8106186:	2b04      	cmp	r3, #4
 8106188:	d105      	bne.n	8106196 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 810618a:	68fb      	ldr	r3, [r7, #12]
 810618c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810618e:	2b00      	cmp	r3, #0
 8106190:	d001      	beq.n	8106196 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8106192:	2300      	movs	r3, #0
 8106194:	e03f      	b.n	8106216 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8106196:	68fb      	ldr	r3, [r7, #12]
 8106198:	681b      	ldr	r3, [r3, #0]
 810619a:	2220      	movs	r2, #32
 810619c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 810619e:	68fb      	ldr	r3, [r7, #12]
 81061a0:	681b      	ldr	r3, [r3, #0]
 81061a2:	6859      	ldr	r1, [r3, #4]
 81061a4:	68fb      	ldr	r3, [r7, #12]
 81061a6:	681a      	ldr	r2, [r3, #0]
 81061a8:	4b1d      	ldr	r3, [pc, #116]	; (8106220 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 81061aa:	400b      	ands	r3, r1
 81061ac:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81061ae:	68fb      	ldr	r3, [r7, #12]
 81061b0:	2200      	movs	r2, #0
 81061b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 81061b4:	68fb      	ldr	r3, [r7, #12]
 81061b6:	2220      	movs	r2, #32
 81061b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81061bc:	68fb      	ldr	r3, [r7, #12]
 81061be:	2200      	movs	r2, #0
 81061c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81061c4:	68fb      	ldr	r3, [r7, #12]
 81061c6:	2200      	movs	r2, #0
 81061c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 81061cc:	2301      	movs	r3, #1
 81061ce:	e022      	b.n	8106216 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81061d0:	f7fc f89a 	bl	8102308 <HAL_GetTick>
 81061d4:	4602      	mov	r2, r0
 81061d6:	687b      	ldr	r3, [r7, #4]
 81061d8:	1ad3      	subs	r3, r2, r3
 81061da:	68ba      	ldr	r2, [r7, #8]
 81061dc:	429a      	cmp	r2, r3
 81061de:	d302      	bcc.n	81061e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 81061e0:	68bb      	ldr	r3, [r7, #8]
 81061e2:	2b00      	cmp	r3, #0
 81061e4:	d10f      	bne.n	8106206 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81061e6:	68fb      	ldr	r3, [r7, #12]
 81061e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81061ea:	f043 0220 	orr.w	r2, r3, #32
 81061ee:	68fb      	ldr	r3, [r7, #12]
 81061f0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 81061f2:	68fb      	ldr	r3, [r7, #12]
 81061f4:	2220      	movs	r2, #32
 81061f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 81061fa:	68fb      	ldr	r3, [r7, #12]
 81061fc:	2200      	movs	r2, #0
 81061fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8106202:	2301      	movs	r3, #1
 8106204:	e007      	b.n	8106216 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8106206:	68fb      	ldr	r3, [r7, #12]
 8106208:	681b      	ldr	r3, [r3, #0]
 810620a:	699b      	ldr	r3, [r3, #24]
 810620c:	f003 0304 	and.w	r3, r3, #4
 8106210:	2b04      	cmp	r3, #4
 8106212:	d1a2      	bne.n	810615a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8106214:	2300      	movs	r3, #0
}
 8106216:	4618      	mov	r0, r3
 8106218:	3710      	adds	r7, #16
 810621a:	46bd      	mov	sp, r7
 810621c:	bd80      	pop	{r7, pc}
 810621e:	bf00      	nop
 8106220:	fe00e800 	.word	0xfe00e800

08106224 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8106224:	b580      	push	{r7, lr}
 8106226:	b084      	sub	sp, #16
 8106228:	af00      	add	r7, sp, #0
 810622a:	60f8      	str	r0, [r7, #12]
 810622c:	60b9      	str	r1, [r7, #8]
 810622e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8106230:	68fb      	ldr	r3, [r7, #12]
 8106232:	681b      	ldr	r3, [r3, #0]
 8106234:	699b      	ldr	r3, [r3, #24]
 8106236:	f003 0310 	and.w	r3, r3, #16
 810623a:	2b10      	cmp	r3, #16
 810623c:	d151      	bne.n	81062e2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810623e:	e022      	b.n	8106286 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8106240:	68bb      	ldr	r3, [r7, #8]
 8106242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106246:	d01e      	beq.n	8106286 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106248:	f7fc f85e 	bl	8102308 <HAL_GetTick>
 810624c:	4602      	mov	r2, r0
 810624e:	687b      	ldr	r3, [r7, #4]
 8106250:	1ad3      	subs	r3, r2, r3
 8106252:	68ba      	ldr	r2, [r7, #8]
 8106254:	429a      	cmp	r2, r3
 8106256:	d302      	bcc.n	810625e <I2C_IsAcknowledgeFailed+0x3a>
 8106258:	68bb      	ldr	r3, [r7, #8]
 810625a:	2b00      	cmp	r3, #0
 810625c:	d113      	bne.n	8106286 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810625e:	68fb      	ldr	r3, [r7, #12]
 8106260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106262:	f043 0220 	orr.w	r2, r3, #32
 8106266:	68fb      	ldr	r3, [r7, #12]
 8106268:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 810626a:	68fb      	ldr	r3, [r7, #12]
 810626c:	2220      	movs	r2, #32
 810626e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8106272:	68fb      	ldr	r3, [r7, #12]
 8106274:	2200      	movs	r2, #0
 8106276:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 810627a:	68fb      	ldr	r3, [r7, #12]
 810627c:	2200      	movs	r2, #0
 810627e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8106282:	2301      	movs	r3, #1
 8106284:	e02e      	b.n	81062e4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8106286:	68fb      	ldr	r3, [r7, #12]
 8106288:	681b      	ldr	r3, [r3, #0]
 810628a:	699b      	ldr	r3, [r3, #24]
 810628c:	f003 0320 	and.w	r3, r3, #32
 8106290:	2b20      	cmp	r3, #32
 8106292:	d1d5      	bne.n	8106240 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8106294:	68fb      	ldr	r3, [r7, #12]
 8106296:	681b      	ldr	r3, [r3, #0]
 8106298:	2210      	movs	r2, #16
 810629a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810629c:	68fb      	ldr	r3, [r7, #12]
 810629e:	681b      	ldr	r3, [r3, #0]
 81062a0:	2220      	movs	r2, #32
 81062a2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 81062a4:	68f8      	ldr	r0, [r7, #12]
 81062a6:	f7ff fe71 	bl	8105f8c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81062aa:	68fb      	ldr	r3, [r7, #12]
 81062ac:	681b      	ldr	r3, [r3, #0]
 81062ae:	6859      	ldr	r1, [r3, #4]
 81062b0:	68fb      	ldr	r3, [r7, #12]
 81062b2:	681a      	ldr	r2, [r3, #0]
 81062b4:	4b0d      	ldr	r3, [pc, #52]	; (81062ec <I2C_IsAcknowledgeFailed+0xc8>)
 81062b6:	400b      	ands	r3, r1
 81062b8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 81062ba:	68fb      	ldr	r3, [r7, #12]
 81062bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81062be:	f043 0204 	orr.w	r2, r3, #4
 81062c2:	68fb      	ldr	r3, [r7, #12]
 81062c4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 81062c6:	68fb      	ldr	r3, [r7, #12]
 81062c8:	2220      	movs	r2, #32
 81062ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 81062ce:	68fb      	ldr	r3, [r7, #12]
 81062d0:	2200      	movs	r2, #0
 81062d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81062d6:	68fb      	ldr	r3, [r7, #12]
 81062d8:	2200      	movs	r2, #0
 81062da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 81062de:	2301      	movs	r3, #1
 81062e0:	e000      	b.n	81062e4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 81062e2:	2300      	movs	r3, #0
}
 81062e4:	4618      	mov	r0, r3
 81062e6:	3710      	adds	r7, #16
 81062e8:	46bd      	mov	sp, r7
 81062ea:	bd80      	pop	{r7, pc}
 81062ec:	fe00e800 	.word	0xfe00e800

081062f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 81062f0:	b480      	push	{r7}
 81062f2:	b085      	sub	sp, #20
 81062f4:	af00      	add	r7, sp, #0
 81062f6:	60f8      	str	r0, [r7, #12]
 81062f8:	607b      	str	r3, [r7, #4]
 81062fa:	460b      	mov	r3, r1
 81062fc:	817b      	strh	r3, [r7, #10]
 81062fe:	4613      	mov	r3, r2
 8106300:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8106302:	68fb      	ldr	r3, [r7, #12]
 8106304:	681b      	ldr	r3, [r3, #0]
 8106306:	685a      	ldr	r2, [r3, #4]
 8106308:	69bb      	ldr	r3, [r7, #24]
 810630a:	0d5b      	lsrs	r3, r3, #21
 810630c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8106310:	4b0d      	ldr	r3, [pc, #52]	; (8106348 <I2C_TransferConfig+0x58>)
 8106312:	430b      	orrs	r3, r1
 8106314:	43db      	mvns	r3, r3
 8106316:	ea02 0103 	and.w	r1, r2, r3
 810631a:	897b      	ldrh	r3, [r7, #10]
 810631c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8106320:	7a7b      	ldrb	r3, [r7, #9]
 8106322:	041b      	lsls	r3, r3, #16
 8106324:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8106328:	431a      	orrs	r2, r3
 810632a:	687b      	ldr	r3, [r7, #4]
 810632c:	431a      	orrs	r2, r3
 810632e:	69bb      	ldr	r3, [r7, #24]
 8106330:	431a      	orrs	r2, r3
 8106332:	68fb      	ldr	r3, [r7, #12]
 8106334:	681b      	ldr	r3, [r3, #0]
 8106336:	430a      	orrs	r2, r1
 8106338:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 810633a:	bf00      	nop
 810633c:	3714      	adds	r7, #20
 810633e:	46bd      	mov	sp, r7
 8106340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106344:	4770      	bx	lr
 8106346:	bf00      	nop
 8106348:	03ff63ff 	.word	0x03ff63ff

0810634c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 810634c:	b480      	push	{r7}
 810634e:	b083      	sub	sp, #12
 8106350:	af00      	add	r7, sp, #0
 8106352:	6078      	str	r0, [r7, #4]
 8106354:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8106356:	687b      	ldr	r3, [r7, #4]
 8106358:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810635c:	b2db      	uxtb	r3, r3
 810635e:	2b20      	cmp	r3, #32
 8106360:	d138      	bne.n	81063d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8106362:	687b      	ldr	r3, [r7, #4]
 8106364:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8106368:	2b01      	cmp	r3, #1
 810636a:	d101      	bne.n	8106370 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 810636c:	2302      	movs	r3, #2
 810636e:	e032      	b.n	81063d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8106370:	687b      	ldr	r3, [r7, #4]
 8106372:	2201      	movs	r2, #1
 8106374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8106378:	687b      	ldr	r3, [r7, #4]
 810637a:	2224      	movs	r2, #36	; 0x24
 810637c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8106380:	687b      	ldr	r3, [r7, #4]
 8106382:	681b      	ldr	r3, [r3, #0]
 8106384:	681a      	ldr	r2, [r3, #0]
 8106386:	687b      	ldr	r3, [r7, #4]
 8106388:	681b      	ldr	r3, [r3, #0]
 810638a:	f022 0201 	bic.w	r2, r2, #1
 810638e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8106390:	687b      	ldr	r3, [r7, #4]
 8106392:	681b      	ldr	r3, [r3, #0]
 8106394:	681a      	ldr	r2, [r3, #0]
 8106396:	687b      	ldr	r3, [r7, #4]
 8106398:	681b      	ldr	r3, [r3, #0]
 810639a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 810639e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 81063a0:	687b      	ldr	r3, [r7, #4]
 81063a2:	681b      	ldr	r3, [r3, #0]
 81063a4:	6819      	ldr	r1, [r3, #0]
 81063a6:	687b      	ldr	r3, [r7, #4]
 81063a8:	681b      	ldr	r3, [r3, #0]
 81063aa:	683a      	ldr	r2, [r7, #0]
 81063ac:	430a      	orrs	r2, r1
 81063ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81063b0:	687b      	ldr	r3, [r7, #4]
 81063b2:	681b      	ldr	r3, [r3, #0]
 81063b4:	681a      	ldr	r2, [r3, #0]
 81063b6:	687b      	ldr	r3, [r7, #4]
 81063b8:	681b      	ldr	r3, [r3, #0]
 81063ba:	f042 0201 	orr.w	r2, r2, #1
 81063be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81063c0:	687b      	ldr	r3, [r7, #4]
 81063c2:	2220      	movs	r2, #32
 81063c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81063c8:	687b      	ldr	r3, [r7, #4]
 81063ca:	2200      	movs	r2, #0
 81063cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81063d0:	2300      	movs	r3, #0
 81063d2:	e000      	b.n	81063d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 81063d4:	2302      	movs	r3, #2
  }
}
 81063d6:	4618      	mov	r0, r3
 81063d8:	370c      	adds	r7, #12
 81063da:	46bd      	mov	sp, r7
 81063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81063e0:	4770      	bx	lr

081063e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 81063e2:	b480      	push	{r7}
 81063e4:	b085      	sub	sp, #20
 81063e6:	af00      	add	r7, sp, #0
 81063e8:	6078      	str	r0, [r7, #4]
 81063ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81063ec:	687b      	ldr	r3, [r7, #4]
 81063ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81063f2:	b2db      	uxtb	r3, r3
 81063f4:	2b20      	cmp	r3, #32
 81063f6:	d139      	bne.n	810646c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81063f8:	687b      	ldr	r3, [r7, #4]
 81063fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81063fe:	2b01      	cmp	r3, #1
 8106400:	d101      	bne.n	8106406 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8106402:	2302      	movs	r3, #2
 8106404:	e033      	b.n	810646e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8106406:	687b      	ldr	r3, [r7, #4]
 8106408:	2201      	movs	r2, #1
 810640a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 810640e:	687b      	ldr	r3, [r7, #4]
 8106410:	2224      	movs	r2, #36	; 0x24
 8106412:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8106416:	687b      	ldr	r3, [r7, #4]
 8106418:	681b      	ldr	r3, [r3, #0]
 810641a:	681a      	ldr	r2, [r3, #0]
 810641c:	687b      	ldr	r3, [r7, #4]
 810641e:	681b      	ldr	r3, [r3, #0]
 8106420:	f022 0201 	bic.w	r2, r2, #1
 8106424:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8106426:	687b      	ldr	r3, [r7, #4]
 8106428:	681b      	ldr	r3, [r3, #0]
 810642a:	681b      	ldr	r3, [r3, #0]
 810642c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 810642e:	68fb      	ldr	r3, [r7, #12]
 8106430:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8106434:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8106436:	683b      	ldr	r3, [r7, #0]
 8106438:	021b      	lsls	r3, r3, #8
 810643a:	68fa      	ldr	r2, [r7, #12]
 810643c:	4313      	orrs	r3, r2
 810643e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8106440:	687b      	ldr	r3, [r7, #4]
 8106442:	681b      	ldr	r3, [r3, #0]
 8106444:	68fa      	ldr	r2, [r7, #12]
 8106446:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8106448:	687b      	ldr	r3, [r7, #4]
 810644a:	681b      	ldr	r3, [r3, #0]
 810644c:	681a      	ldr	r2, [r3, #0]
 810644e:	687b      	ldr	r3, [r7, #4]
 8106450:	681b      	ldr	r3, [r3, #0]
 8106452:	f042 0201 	orr.w	r2, r2, #1
 8106456:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8106458:	687b      	ldr	r3, [r7, #4]
 810645a:	2220      	movs	r2, #32
 810645c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8106460:	687b      	ldr	r3, [r7, #4]
 8106462:	2200      	movs	r2, #0
 8106464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8106468:	2300      	movs	r3, #0
 810646a:	e000      	b.n	810646e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 810646c:	2302      	movs	r3, #2
  }
}
 810646e:	4618      	mov	r0, r3
 8106470:	3714      	adds	r7, #20
 8106472:	46bd      	mov	sp, r7
 8106474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106478:	4770      	bx	lr
	...

0810647c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 810647c:	b480      	push	{r7}
 810647e:	b085      	sub	sp, #20
 8106480:	af00      	add	r7, sp, #0
 8106482:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8106484:	4b0d      	ldr	r3, [pc, #52]	; (81064bc <HAL_I2CEx_EnableFastModePlus+0x40>)
 8106486:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810648a:	4a0c      	ldr	r2, [pc, #48]	; (81064bc <HAL_I2CEx_EnableFastModePlus+0x40>)
 810648c:	f043 0302 	orr.w	r3, r3, #2
 8106490:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8106494:	4b09      	ldr	r3, [pc, #36]	; (81064bc <HAL_I2CEx_EnableFastModePlus+0x40>)
 8106496:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810649a:	f003 0302 	and.w	r3, r3, #2
 810649e:	60fb      	str	r3, [r7, #12]
 81064a0:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 81064a2:	4b07      	ldr	r3, [pc, #28]	; (81064c0 <HAL_I2CEx_EnableFastModePlus+0x44>)
 81064a4:	685a      	ldr	r2, [r3, #4]
 81064a6:	4906      	ldr	r1, [pc, #24]	; (81064c0 <HAL_I2CEx_EnableFastModePlus+0x44>)
 81064a8:	687b      	ldr	r3, [r7, #4]
 81064aa:	4313      	orrs	r3, r2
 81064ac:	604b      	str	r3, [r1, #4]
}
 81064ae:	bf00      	nop
 81064b0:	3714      	adds	r7, #20
 81064b2:	46bd      	mov	sp, r7
 81064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81064b8:	4770      	bx	lr
 81064ba:	bf00      	nop
 81064bc:	58024400 	.word	0x58024400
 81064c0:	58000400 	.word	0x58000400

081064c4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 81064c4:	b580      	push	{r7, lr}
 81064c6:	b084      	sub	sp, #16
 81064c8:	af00      	add	r7, sp, #0
 81064ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 81064cc:	687b      	ldr	r3, [r7, #4]
 81064ce:	2b00      	cmp	r3, #0
 81064d0:	d101      	bne.n	81064d6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 81064d2:	2301      	movs	r3, #1
 81064d4:	e038      	b.n	8106548 <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 81064d6:	687b      	ldr	r3, [r7, #4]
 81064d8:	681b      	ldr	r3, [r3, #0]
 81064da:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 81064de:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 81064e0:	687b      	ldr	r3, [r7, #4]
 81064e2:	681b      	ldr	r3, [r3, #0]
 81064e4:	f245 5255 	movw	r2, #21845	; 0x5555
 81064e8:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 81064ea:	687b      	ldr	r3, [r7, #4]
 81064ec:	681b      	ldr	r3, [r3, #0]
 81064ee:	687a      	ldr	r2, [r7, #4]
 81064f0:	6852      	ldr	r2, [r2, #4]
 81064f2:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 81064f4:	687b      	ldr	r3, [r7, #4]
 81064f6:	681b      	ldr	r3, [r3, #0]
 81064f8:	687a      	ldr	r2, [r7, #4]
 81064fa:	6892      	ldr	r2, [r2, #8]
 81064fc:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 81064fe:	f7fb ff03 	bl	8102308 <HAL_GetTick>
 8106502:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8106504:	e008      	b.n	8106518 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8106506:	f7fb feff 	bl	8102308 <HAL_GetTick>
 810650a:	4602      	mov	r2, r0
 810650c:	68fb      	ldr	r3, [r7, #12]
 810650e:	1ad3      	subs	r3, r2, r3
 8106510:	2b30      	cmp	r3, #48	; 0x30
 8106512:	d901      	bls.n	8106518 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8106514:	2303      	movs	r3, #3
 8106516:	e017      	b.n	8106548 <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 8106518:	687b      	ldr	r3, [r7, #4]
 810651a:	681b      	ldr	r3, [r3, #0]
 810651c:	68db      	ldr	r3, [r3, #12]
 810651e:	2b00      	cmp	r3, #0
 8106520:	d1f1      	bne.n	8106506 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8106522:	687b      	ldr	r3, [r7, #4]
 8106524:	681b      	ldr	r3, [r3, #0]
 8106526:	691a      	ldr	r2, [r3, #16]
 8106528:	687b      	ldr	r3, [r7, #4]
 810652a:	68db      	ldr	r3, [r3, #12]
 810652c:	429a      	cmp	r2, r3
 810652e:	d005      	beq.n	810653c <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8106530:	687b      	ldr	r3, [r7, #4]
 8106532:	681b      	ldr	r3, [r3, #0]
 8106534:	687a      	ldr	r2, [r7, #4]
 8106536:	68d2      	ldr	r2, [r2, #12]
 8106538:	611a      	str	r2, [r3, #16]
 810653a:	e004      	b.n	8106546 <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 810653c:	687b      	ldr	r3, [r7, #4]
 810653e:	681b      	ldr	r3, [r3, #0]
 8106540:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8106544:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8106546:	2300      	movs	r3, #0
}
 8106548:	4618      	mov	r0, r3
 810654a:	3710      	adds	r7, #16
 810654c:	46bd      	mov	sp, r7
 810654e:	bd80      	pop	{r7, pc}

08106550 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8106550:	b480      	push	{r7}
 8106552:	b083      	sub	sp, #12
 8106554:	af00      	add	r7, sp, #0
 8106556:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8106558:	687b      	ldr	r3, [r7, #4]
 810655a:	681b      	ldr	r3, [r3, #0]
 810655c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8106560:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8106562:	2300      	movs	r3, #0
}
 8106564:	4618      	mov	r0, r3
 8106566:	370c      	adds	r7, #12
 8106568:	46bd      	mov	sp, r7
 810656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810656e:	4770      	bx	lr

08106570 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8106570:	b580      	push	{r7, lr}
 8106572:	b084      	sub	sp, #16
 8106574:	af00      	add	r7, sp, #0
 8106576:	60f8      	str	r0, [r7, #12]
 8106578:	460b      	mov	r3, r1
 810657a:	607a      	str	r2, [r7, #4]
 810657c:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810657e:	4b35      	ldr	r3, [pc, #212]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8106580:	681b      	ldr	r3, [r3, #0]
 8106582:	f023 0201 	bic.w	r2, r3, #1
 8106586:	4933      	ldr	r1, [pc, #204]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8106588:	68fb      	ldr	r3, [r7, #12]
 810658a:	4313      	orrs	r3, r2
 810658c:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810658e:	687b      	ldr	r3, [r7, #4]
 8106590:	2b00      	cmp	r3, #0
 8106592:	d121      	bne.n	81065d8 <HAL_PWREx_EnterSTOPMode+0x68>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8106594:	f7fb ffe0 	bl	8102558 <HAL_GetCurrentCPUID>
 8106598:	4603      	mov	r3, r0
 810659a:	2b03      	cmp	r3, #3
 810659c:	d154      	bne.n	8106648 <HAL_PWREx_EnterSTOPMode+0xd8>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810659e:	4b2d      	ldr	r3, [pc, #180]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 81065a0:	691b      	ldr	r3, [r3, #16]
 81065a2:	4a2c      	ldr	r2, [pc, #176]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 81065a4:	f023 0301 	bic.w	r3, r3, #1
 81065a8:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81065aa:	4b2b      	ldr	r3, [pc, #172]	; (8106658 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81065ac:	691b      	ldr	r3, [r3, #16]
 81065ae:	4a2a      	ldr	r2, [pc, #168]	; (8106658 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81065b0:	f043 0304 	orr.w	r3, r3, #4
 81065b4:	6113      	str	r3, [r2, #16]
 81065b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 81065ba:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81065be:	7afb      	ldrb	r3, [r7, #11]
 81065c0:	2b01      	cmp	r3, #1
 81065c2:	d101      	bne.n	81065c8 <HAL_PWREx_EnterSTOPMode+0x58>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81065c4:	bf30      	wfi
 81065c6:	e000      	b.n	81065ca <HAL_PWREx_EnterSTOPMode+0x5a>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81065c8:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81065ca:	4b23      	ldr	r3, [pc, #140]	; (8106658 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81065cc:	691b      	ldr	r3, [r3, #16]
 81065ce:	4a22      	ldr	r2, [pc, #136]	; (8106658 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81065d0:	f023 0304 	bic.w	r3, r3, #4
 81065d4:	6113      	str	r3, [r2, #16]
 81065d6:	e03a      	b.n	810664e <HAL_PWREx_EnterSTOPMode+0xde>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81065d8:	687b      	ldr	r3, [r7, #4]
 81065da:	2b01      	cmp	r3, #1
 81065dc:	d121      	bne.n	8106622 <HAL_PWREx_EnterSTOPMode+0xb2>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81065de:	f7fb ffbb 	bl	8102558 <HAL_GetCurrentCPUID>
 81065e2:	4603      	mov	r3, r0
 81065e4:	2b01      	cmp	r3, #1
 81065e6:	d131      	bne.n	810664c <HAL_PWREx_EnterSTOPMode+0xdc>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81065e8:	4b1a      	ldr	r3, [pc, #104]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 81065ea:	695b      	ldr	r3, [r3, #20]
 81065ec:	4a19      	ldr	r2, [pc, #100]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 81065ee:	f023 0302 	bic.w	r3, r3, #2
 81065f2:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81065f4:	4b18      	ldr	r3, [pc, #96]	; (8106658 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81065f6:	691b      	ldr	r3, [r3, #16]
 81065f8:	4a17      	ldr	r2, [pc, #92]	; (8106658 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81065fa:	f043 0304 	orr.w	r3, r3, #4
 81065fe:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8106600:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8106604:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8106608:	7afb      	ldrb	r3, [r7, #11]
 810660a:	2b01      	cmp	r3, #1
 810660c:	d101      	bne.n	8106612 <HAL_PWREx_EnterSTOPMode+0xa2>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810660e:	bf30      	wfi
 8106610:	e000      	b.n	8106614 <HAL_PWREx_EnterSTOPMode+0xa4>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8106612:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8106614:	4b10      	ldr	r3, [pc, #64]	; (8106658 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8106616:	691b      	ldr	r3, [r3, #16]
 8106618:	4a0f      	ldr	r2, [pc, #60]	; (8106658 <HAL_PWREx_EnterSTOPMode+0xe8>)
 810661a:	f023 0304 	bic.w	r3, r3, #4
 810661e:	6113      	str	r3, [r2, #16]
 8106620:	e015      	b.n	810664e <HAL_PWREx_EnterSTOPMode+0xde>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8106622:	f7fb ff99 	bl	8102558 <HAL_GetCurrentCPUID>
 8106626:	4603      	mov	r3, r0
 8106628:	2b03      	cmp	r3, #3
 810662a:	d106      	bne.n	810663a <HAL_PWREx_EnterSTOPMode+0xca>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 810662c:	4b09      	ldr	r3, [pc, #36]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810662e:	691b      	ldr	r3, [r3, #16]
 8106630:	4a08      	ldr	r2, [pc, #32]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8106632:	f023 0304 	bic.w	r3, r3, #4
 8106636:	6113      	str	r3, [r2, #16]
 8106638:	e009      	b.n	810664e <HAL_PWREx_EnterSTOPMode+0xde>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810663a:	4b06      	ldr	r3, [pc, #24]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810663c:	695b      	ldr	r3, [r3, #20]
 810663e:	4a05      	ldr	r2, [pc, #20]	; (8106654 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8106640:	f023 0304 	bic.w	r3, r3, #4
 8106644:	6153      	str	r3, [r2, #20]
 8106646:	e002      	b.n	810664e <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 8106648:	bf00      	nop
 810664a:	e000      	b.n	810664e <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 810664c:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810664e:	3710      	adds	r7, #16
 8106650:	46bd      	mov	sp, r7
 8106652:	bd80      	pop	{r7, pc}
 8106654:	58024800 	.word	0x58024800
 8106658:	e000ed00 	.word	0xe000ed00

0810665c <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 810665c:	b580      	push	{r7, lr}
 810665e:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8106660:	f7fb ff7a 	bl	8102558 <HAL_GetCurrentCPUID>
 8106664:	4603      	mov	r3, r0
 8106666:	2b03      	cmp	r3, #3
 8106668:	d101      	bne.n	810666e <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810666a:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 810666c:	e001      	b.n	8106672 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810666e:	bf40      	sev
    __WFE ();
 8106670:	bf20      	wfe
}
 8106672:	bf00      	nop
 8106674:	bd80      	pop	{r7, pc}
	...

08106678 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8106678:	b480      	push	{r7}
 810667a:	b089      	sub	sp, #36	; 0x24
 810667c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810667e:	4baf      	ldr	r3, [pc, #700]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106680:	691b      	ldr	r3, [r3, #16]
 8106682:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8106686:	2b18      	cmp	r3, #24
 8106688:	f200 814e 	bhi.w	8106928 <HAL_RCC_GetSysClockFreq+0x2b0>
 810668c:	a201      	add	r2, pc, #4	; (adr r2, 8106694 <HAL_RCC_GetSysClockFreq+0x1c>)
 810668e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106692:	bf00      	nop
 8106694:	081066f9 	.word	0x081066f9
 8106698:	08106929 	.word	0x08106929
 810669c:	08106929 	.word	0x08106929
 81066a0:	08106929 	.word	0x08106929
 81066a4:	08106929 	.word	0x08106929
 81066a8:	08106929 	.word	0x08106929
 81066ac:	08106929 	.word	0x08106929
 81066b0:	08106929 	.word	0x08106929
 81066b4:	0810671f 	.word	0x0810671f
 81066b8:	08106929 	.word	0x08106929
 81066bc:	08106929 	.word	0x08106929
 81066c0:	08106929 	.word	0x08106929
 81066c4:	08106929 	.word	0x08106929
 81066c8:	08106929 	.word	0x08106929
 81066cc:	08106929 	.word	0x08106929
 81066d0:	08106929 	.word	0x08106929
 81066d4:	08106725 	.word	0x08106725
 81066d8:	08106929 	.word	0x08106929
 81066dc:	08106929 	.word	0x08106929
 81066e0:	08106929 	.word	0x08106929
 81066e4:	08106929 	.word	0x08106929
 81066e8:	08106929 	.word	0x08106929
 81066ec:	08106929 	.word	0x08106929
 81066f0:	08106929 	.word	0x08106929
 81066f4:	0810672b 	.word	0x0810672b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81066f8:	4b90      	ldr	r3, [pc, #576]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 81066fa:	681b      	ldr	r3, [r3, #0]
 81066fc:	f003 0320 	and.w	r3, r3, #32
 8106700:	2b00      	cmp	r3, #0
 8106702:	d009      	beq.n	8106718 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106704:	4b8d      	ldr	r3, [pc, #564]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106706:	681b      	ldr	r3, [r3, #0]
 8106708:	08db      	lsrs	r3, r3, #3
 810670a:	f003 0303 	and.w	r3, r3, #3
 810670e:	4a8c      	ldr	r2, [pc, #560]	; (8106940 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8106710:	fa22 f303 	lsr.w	r3, r2, r3
 8106714:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8106716:	e10a      	b.n	810692e <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8106718:	4b89      	ldr	r3, [pc, #548]	; (8106940 <HAL_RCC_GetSysClockFreq+0x2c8>)
 810671a:	61bb      	str	r3, [r7, #24]
    break;
 810671c:	e107      	b.n	810692e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 810671e:	4b89      	ldr	r3, [pc, #548]	; (8106944 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8106720:	61bb      	str	r3, [r7, #24]
    break;
 8106722:	e104      	b.n	810692e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8106724:	4b88      	ldr	r3, [pc, #544]	; (8106948 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8106726:	61bb      	str	r3, [r7, #24]
    break;
 8106728:	e101      	b.n	810692e <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810672a:	4b84      	ldr	r3, [pc, #528]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 810672c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810672e:	f003 0303 	and.w	r3, r3, #3
 8106732:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8106734:	4b81      	ldr	r3, [pc, #516]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106738:	091b      	lsrs	r3, r3, #4
 810673a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810673e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8106740:	4b7e      	ldr	r3, [pc, #504]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106744:	f003 0301 	and.w	r3, r3, #1
 8106748:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 810674a:	4b7c      	ldr	r3, [pc, #496]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 810674c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810674e:	08db      	lsrs	r3, r3, #3
 8106750:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106754:	68fa      	ldr	r2, [r7, #12]
 8106756:	fb02 f303 	mul.w	r3, r2, r3
 810675a:	ee07 3a90 	vmov	s15, r3
 810675e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106762:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8106766:	693b      	ldr	r3, [r7, #16]
 8106768:	2b00      	cmp	r3, #0
 810676a:	f000 80da 	beq.w	8106922 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 810676e:	697b      	ldr	r3, [r7, #20]
 8106770:	2b01      	cmp	r3, #1
 8106772:	d05a      	beq.n	810682a <HAL_RCC_GetSysClockFreq+0x1b2>
 8106774:	2b01      	cmp	r3, #1
 8106776:	d302      	bcc.n	810677e <HAL_RCC_GetSysClockFreq+0x106>
 8106778:	2b02      	cmp	r3, #2
 810677a:	d078      	beq.n	810686e <HAL_RCC_GetSysClockFreq+0x1f6>
 810677c:	e099      	b.n	81068b2 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810677e:	4b6f      	ldr	r3, [pc, #444]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106780:	681b      	ldr	r3, [r3, #0]
 8106782:	f003 0320 	and.w	r3, r3, #32
 8106786:	2b00      	cmp	r3, #0
 8106788:	d02d      	beq.n	81067e6 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810678a:	4b6c      	ldr	r3, [pc, #432]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 810678c:	681b      	ldr	r3, [r3, #0]
 810678e:	08db      	lsrs	r3, r3, #3
 8106790:	f003 0303 	and.w	r3, r3, #3
 8106794:	4a6a      	ldr	r2, [pc, #424]	; (8106940 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8106796:	fa22 f303 	lsr.w	r3, r2, r3
 810679a:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810679c:	687b      	ldr	r3, [r7, #4]
 810679e:	ee07 3a90 	vmov	s15, r3
 81067a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81067a6:	693b      	ldr	r3, [r7, #16]
 81067a8:	ee07 3a90 	vmov	s15, r3
 81067ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81067b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81067b4:	4b61      	ldr	r3, [pc, #388]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 81067b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81067b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81067bc:	ee07 3a90 	vmov	s15, r3
 81067c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81067c4:	ed97 6a02 	vldr	s12, [r7, #8]
 81067c8:	eddf 5a60 	vldr	s11, [pc, #384]	; 810694c <HAL_RCC_GetSysClockFreq+0x2d4>
 81067cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81067d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81067d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81067d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81067dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 81067e0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 81067e4:	e087      	b.n	81068f6 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81067e6:	693b      	ldr	r3, [r7, #16]
 81067e8:	ee07 3a90 	vmov	s15, r3
 81067ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81067f0:	eddf 6a57 	vldr	s13, [pc, #348]	; 8106950 <HAL_RCC_GetSysClockFreq+0x2d8>
 81067f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81067f8:	4b50      	ldr	r3, [pc, #320]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 81067fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81067fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106800:	ee07 3a90 	vmov	s15, r3
 8106804:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106808:	ed97 6a02 	vldr	s12, [r7, #8]
 810680c:	eddf 5a4f 	vldr	s11, [pc, #316]	; 810694c <HAL_RCC_GetSysClockFreq+0x2d4>
 8106810:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106814:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106818:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810681c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106824:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106828:	e065      	b.n	81068f6 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810682a:	693b      	ldr	r3, [r7, #16]
 810682c:	ee07 3a90 	vmov	s15, r3
 8106830:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106834:	eddf 6a47 	vldr	s13, [pc, #284]	; 8106954 <HAL_RCC_GetSysClockFreq+0x2dc>
 8106838:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810683c:	4b3f      	ldr	r3, [pc, #252]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 810683e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106840:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106844:	ee07 3a90 	vmov	s15, r3
 8106848:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810684c:	ed97 6a02 	vldr	s12, [r7, #8]
 8106850:	eddf 5a3e 	vldr	s11, [pc, #248]	; 810694c <HAL_RCC_GetSysClockFreq+0x2d4>
 8106854:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106858:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810685c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106860:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106864:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106868:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810686c:	e043      	b.n	81068f6 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810686e:	693b      	ldr	r3, [r7, #16]
 8106870:	ee07 3a90 	vmov	s15, r3
 8106874:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106878:	eddf 6a37 	vldr	s13, [pc, #220]	; 8106958 <HAL_RCC_GetSysClockFreq+0x2e0>
 810687c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106880:	4b2e      	ldr	r3, [pc, #184]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106888:	ee07 3a90 	vmov	s15, r3
 810688c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106890:	ed97 6a02 	vldr	s12, [r7, #8]
 8106894:	eddf 5a2d 	vldr	s11, [pc, #180]	; 810694c <HAL_RCC_GetSysClockFreq+0x2d4>
 8106898:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810689c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81068a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81068a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81068a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 81068ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81068b0:	e021      	b.n	81068f6 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81068b2:	693b      	ldr	r3, [r7, #16]
 81068b4:	ee07 3a90 	vmov	s15, r3
 81068b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068bc:	eddf 6a25 	vldr	s13, [pc, #148]	; 8106954 <HAL_RCC_GetSysClockFreq+0x2dc>
 81068c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81068c4:	4b1d      	ldr	r3, [pc, #116]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 81068c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81068c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81068cc:	ee07 3a90 	vmov	s15, r3
 81068d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81068d4:	ed97 6a02 	vldr	s12, [r7, #8]
 81068d8:	eddf 5a1c 	vldr	s11, [pc, #112]	; 810694c <HAL_RCC_GetSysClockFreq+0x2d4>
 81068dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81068e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81068e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81068e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81068ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 81068f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81068f4:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81068f6:	4b11      	ldr	r3, [pc, #68]	; (810693c <HAL_RCC_GetSysClockFreq+0x2c4>)
 81068f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81068fa:	0a5b      	lsrs	r3, r3, #9
 81068fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106900:	3301      	adds	r3, #1
 8106902:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8106904:	683b      	ldr	r3, [r7, #0]
 8106906:	ee07 3a90 	vmov	s15, r3
 810690a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 810690e:	edd7 6a07 	vldr	s13, [r7, #28]
 8106912:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106916:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810691a:	ee17 3a90 	vmov	r3, s15
 810691e:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8106920:	e005      	b.n	810692e <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8106922:	2300      	movs	r3, #0
 8106924:	61bb      	str	r3, [r7, #24]
    break;
 8106926:	e002      	b.n	810692e <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8106928:	4b06      	ldr	r3, [pc, #24]	; (8106944 <HAL_RCC_GetSysClockFreq+0x2cc>)
 810692a:	61bb      	str	r3, [r7, #24]
    break;
 810692c:	bf00      	nop
  }

  return sysclockfreq;
 810692e:	69bb      	ldr	r3, [r7, #24]
}
 8106930:	4618      	mov	r0, r3
 8106932:	3724      	adds	r7, #36	; 0x24
 8106934:	46bd      	mov	sp, r7
 8106936:	f85d 7b04 	ldr.w	r7, [sp], #4
 810693a:	4770      	bx	lr
 810693c:	58024400 	.word	0x58024400
 8106940:	03d09000 	.word	0x03d09000
 8106944:	003d0900 	.word	0x003d0900
 8106948:	017d7840 	.word	0x017d7840
 810694c:	46000000 	.word	0x46000000
 8106950:	4c742400 	.word	0x4c742400
 8106954:	4a742400 	.word	0x4a742400
 8106958:	4bbebc20 	.word	0x4bbebc20

0810695c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 810695c:	b580      	push	{r7, lr}
 810695e:	b082      	sub	sp, #8
 8106960:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8106962:	f7ff fe89 	bl	8106678 <HAL_RCC_GetSysClockFreq>
 8106966:	4601      	mov	r1, r0
 8106968:	4b11      	ldr	r3, [pc, #68]	; (81069b0 <HAL_RCC_GetHCLKFreq+0x54>)
 810696a:	699b      	ldr	r3, [r3, #24]
 810696c:	0a1b      	lsrs	r3, r3, #8
 810696e:	f003 030f 	and.w	r3, r3, #15
 8106972:	4a10      	ldr	r2, [pc, #64]	; (81069b4 <HAL_RCC_GetHCLKFreq+0x58>)
 8106974:	5cd3      	ldrb	r3, [r2, r3]
 8106976:	f003 031f 	and.w	r3, r3, #31
 810697a:	fa21 f303 	lsr.w	r3, r1, r3
 810697e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8106980:	4b0b      	ldr	r3, [pc, #44]	; (81069b0 <HAL_RCC_GetHCLKFreq+0x54>)
 8106982:	699b      	ldr	r3, [r3, #24]
 8106984:	f003 030f 	and.w	r3, r3, #15
 8106988:	4a0a      	ldr	r2, [pc, #40]	; (81069b4 <HAL_RCC_GetHCLKFreq+0x58>)
 810698a:	5cd3      	ldrb	r3, [r2, r3]
 810698c:	f003 031f 	and.w	r3, r3, #31
 8106990:	687a      	ldr	r2, [r7, #4]
 8106992:	fa22 f303 	lsr.w	r3, r2, r3
 8106996:	4a08      	ldr	r2, [pc, #32]	; (81069b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8106998:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810699a:	4b07      	ldr	r3, [pc, #28]	; (81069b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 810699c:	681b      	ldr	r3, [r3, #0]
 810699e:	4a07      	ldr	r2, [pc, #28]	; (81069bc <HAL_RCC_GetHCLKFreq+0x60>)
 81069a0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 81069a2:	4b05      	ldr	r3, [pc, #20]	; (81069b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 81069a4:	681b      	ldr	r3, [r3, #0]
}
 81069a6:	4618      	mov	r0, r3
 81069a8:	3708      	adds	r7, #8
 81069aa:	46bd      	mov	sp, r7
 81069ac:	bd80      	pop	{r7, pc}
 81069ae:	bf00      	nop
 81069b0:	58024400 	.word	0x58024400
 81069b4:	081158ac 	.word	0x081158ac
 81069b8:	10000004 	.word	0x10000004
 81069bc:	10000000 	.word	0x10000000

081069c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 81069c0:	b580      	push	{r7, lr}
 81069c2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81069c4:	f7ff ffca 	bl	810695c <HAL_RCC_GetHCLKFreq>
 81069c8:	4601      	mov	r1, r0
 81069ca:	4b06      	ldr	r3, [pc, #24]	; (81069e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 81069cc:	69db      	ldr	r3, [r3, #28]
 81069ce:	091b      	lsrs	r3, r3, #4
 81069d0:	f003 0307 	and.w	r3, r3, #7
 81069d4:	4a04      	ldr	r2, [pc, #16]	; (81069e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 81069d6:	5cd3      	ldrb	r3, [r2, r3]
 81069d8:	f003 031f 	and.w	r3, r3, #31
 81069dc:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81069e0:	4618      	mov	r0, r3
 81069e2:	bd80      	pop	{r7, pc}
 81069e4:	58024400 	.word	0x58024400
 81069e8:	081158ac 	.word	0x081158ac

081069ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81069ec:	b580      	push	{r7, lr}
 81069ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81069f0:	f7ff ffb4 	bl	810695c <HAL_RCC_GetHCLKFreq>
 81069f4:	4601      	mov	r1, r0
 81069f6:	4b06      	ldr	r3, [pc, #24]	; (8106a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 81069f8:	69db      	ldr	r3, [r3, #28]
 81069fa:	0a1b      	lsrs	r3, r3, #8
 81069fc:	f003 0307 	and.w	r3, r3, #7
 8106a00:	4a04      	ldr	r2, [pc, #16]	; (8106a14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8106a02:	5cd3      	ldrb	r3, [r2, r3]
 8106a04:	f003 031f 	and.w	r3, r3, #31
 8106a08:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8106a0c:	4618      	mov	r0, r3
 8106a0e:	bd80      	pop	{r7, pc}
 8106a10:	58024400 	.word	0x58024400
 8106a14:	081158ac 	.word	0x081158ac

08106a18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8106a18:	b480      	push	{r7}
 8106a1a:	b083      	sub	sp, #12
 8106a1c:	af00      	add	r7, sp, #0
 8106a1e:	6078      	str	r0, [r7, #4]
 8106a20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8106a22:	687b      	ldr	r3, [r7, #4]
 8106a24:	223f      	movs	r2, #63	; 0x3f
 8106a26:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8106a28:	4b1a      	ldr	r3, [pc, #104]	; (8106a94 <HAL_RCC_GetClockConfig+0x7c>)
 8106a2a:	691b      	ldr	r3, [r3, #16]
 8106a2c:	f003 0207 	and.w	r2, r3, #7
 8106a30:	687b      	ldr	r3, [r7, #4]
 8106a32:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8106a34:	4b17      	ldr	r3, [pc, #92]	; (8106a94 <HAL_RCC_GetClockConfig+0x7c>)
 8106a36:	699b      	ldr	r3, [r3, #24]
 8106a38:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8106a3c:	687b      	ldr	r3, [r7, #4]
 8106a3e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8106a40:	4b14      	ldr	r3, [pc, #80]	; (8106a94 <HAL_RCC_GetClockConfig+0x7c>)
 8106a42:	699b      	ldr	r3, [r3, #24]
 8106a44:	f003 020f 	and.w	r2, r3, #15
 8106a48:	687b      	ldr	r3, [r7, #4]
 8106a4a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8106a4c:	4b11      	ldr	r3, [pc, #68]	; (8106a94 <HAL_RCC_GetClockConfig+0x7c>)
 8106a4e:	699b      	ldr	r3, [r3, #24]
 8106a50:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8106a54:	687b      	ldr	r3, [r7, #4]
 8106a56:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8106a58:	4b0e      	ldr	r3, [pc, #56]	; (8106a94 <HAL_RCC_GetClockConfig+0x7c>)
 8106a5a:	69db      	ldr	r3, [r3, #28]
 8106a5c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8106a60:	687b      	ldr	r3, [r7, #4]
 8106a62:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8106a64:	4b0b      	ldr	r3, [pc, #44]	; (8106a94 <HAL_RCC_GetClockConfig+0x7c>)
 8106a66:	69db      	ldr	r3, [r3, #28]
 8106a68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8106a6c:	687b      	ldr	r3, [r7, #4]
 8106a6e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8106a70:	4b08      	ldr	r3, [pc, #32]	; (8106a94 <HAL_RCC_GetClockConfig+0x7c>)
 8106a72:	6a1b      	ldr	r3, [r3, #32]
 8106a74:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8106a78:	687b      	ldr	r3, [r7, #4]
 8106a7a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8106a7c:	4b06      	ldr	r3, [pc, #24]	; (8106a98 <HAL_RCC_GetClockConfig+0x80>)
 8106a7e:	681b      	ldr	r3, [r3, #0]
 8106a80:	f003 020f 	and.w	r2, r3, #15
 8106a84:	683b      	ldr	r3, [r7, #0]
 8106a86:	601a      	str	r2, [r3, #0]
}
 8106a88:	bf00      	nop
 8106a8a:	370c      	adds	r7, #12
 8106a8c:	46bd      	mov	sp, r7
 8106a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106a92:	4770      	bx	lr
 8106a94:	58024400 	.word	0x58024400
 8106a98:	52002000 	.word	0x52002000

08106a9c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8106a9c:	b580      	push	{r7, lr}
 8106a9e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8106aa0:	f7ff ff5c 	bl	810695c <HAL_RCC_GetHCLKFreq>
 8106aa4:	4601      	mov	r1, r0
 8106aa6:	4b06      	ldr	r3, [pc, #24]	; (8106ac0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8106aa8:	6a1b      	ldr	r3, [r3, #32]
 8106aaa:	091b      	lsrs	r3, r3, #4
 8106aac:	f003 0307 	and.w	r3, r3, #7
 8106ab0:	4a04      	ldr	r2, [pc, #16]	; (8106ac4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8106ab2:	5cd3      	ldrb	r3, [r2, r3]
 8106ab4:	f003 031f 	and.w	r3, r3, #31
 8106ab8:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8106abc:	4618      	mov	r0, r3
 8106abe:	bd80      	pop	{r7, pc}
 8106ac0:	58024400 	.word	0x58024400
 8106ac4:	081158ac 	.word	0x081158ac

08106ac8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8106ac8:	b480      	push	{r7}
 8106aca:	b089      	sub	sp, #36	; 0x24
 8106acc:	af00      	add	r7, sp, #0
 8106ace:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106ad0:	4b9d      	ldr	r3, [pc, #628]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106ad4:	f003 0303 	and.w	r3, r3, #3
 8106ad8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8106ada:	4b9b      	ldr	r3, [pc, #620]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106ade:	0b1b      	lsrs	r3, r3, #12
 8106ae0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106ae4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8106ae6:	4b98      	ldr	r3, [pc, #608]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106aea:	091b      	lsrs	r3, r3, #4
 8106aec:	f003 0301 	and.w	r3, r3, #1
 8106af0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8106af2:	4b95      	ldr	r3, [pc, #596]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8106af6:	08db      	lsrs	r3, r3, #3
 8106af8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106afc:	693a      	ldr	r2, [r7, #16]
 8106afe:	fb02 f303 	mul.w	r3, r2, r3
 8106b02:	ee07 3a90 	vmov	s15, r3
 8106b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b0a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8106b0e:	697b      	ldr	r3, [r7, #20]
 8106b10:	2b00      	cmp	r3, #0
 8106b12:	f000 810a 	beq.w	8106d2a <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8106b16:	69bb      	ldr	r3, [r7, #24]
 8106b18:	2b01      	cmp	r3, #1
 8106b1a:	d05a      	beq.n	8106bd2 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8106b1c:	2b01      	cmp	r3, #1
 8106b1e:	d302      	bcc.n	8106b26 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8106b20:	2b02      	cmp	r3, #2
 8106b22:	d078      	beq.n	8106c16 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8106b24:	e099      	b.n	8106c5a <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106b26:	4b88      	ldr	r3, [pc, #544]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106b28:	681b      	ldr	r3, [r3, #0]
 8106b2a:	f003 0320 	and.w	r3, r3, #32
 8106b2e:	2b00      	cmp	r3, #0
 8106b30:	d02d      	beq.n	8106b8e <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106b32:	4b85      	ldr	r3, [pc, #532]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106b34:	681b      	ldr	r3, [r3, #0]
 8106b36:	08db      	lsrs	r3, r3, #3
 8106b38:	f003 0303 	and.w	r3, r3, #3
 8106b3c:	4a83      	ldr	r2, [pc, #524]	; (8106d4c <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8106b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8106b42:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106b44:	68bb      	ldr	r3, [r7, #8]
 8106b46:	ee07 3a90 	vmov	s15, r3
 8106b4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106b4e:	697b      	ldr	r3, [r7, #20]
 8106b50:	ee07 3a90 	vmov	s15, r3
 8106b54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106b5c:	4b7a      	ldr	r3, [pc, #488]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106b64:	ee07 3a90 	vmov	s15, r3
 8106b68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106b6c:	ed97 6a03 	vldr	s12, [r7, #12]
 8106b70:	eddf 5a77 	vldr	s11, [pc, #476]	; 8106d50 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8106b74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106b78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106b7c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106b80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106b88:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106b8c:	e087      	b.n	8106c9e <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106b8e:	697b      	ldr	r3, [r7, #20]
 8106b90:	ee07 3a90 	vmov	s15, r3
 8106b94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b98:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8106d54 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8106b9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106ba0:	4b69      	ldr	r3, [pc, #420]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106ba8:	ee07 3a90 	vmov	s15, r3
 8106bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bb0:	ed97 6a03 	vldr	s12, [r7, #12]
 8106bb4:	eddf 5a66 	vldr	s11, [pc, #408]	; 8106d50 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8106bb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106bbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106bc0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106bc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106bc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106bcc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106bd0:	e065      	b.n	8106c9e <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106bd2:	697b      	ldr	r3, [r7, #20]
 8106bd4:	ee07 3a90 	vmov	s15, r3
 8106bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106bdc:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8106d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8106be0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106be4:	4b58      	ldr	r3, [pc, #352]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106be8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106bec:	ee07 3a90 	vmov	s15, r3
 8106bf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bf4:	ed97 6a03 	vldr	s12, [r7, #12]
 8106bf8:	eddf 5a55 	vldr	s11, [pc, #340]	; 8106d50 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8106bfc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c04:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c10:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106c14:	e043      	b.n	8106c9e <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106c16:	697b      	ldr	r3, [r7, #20]
 8106c18:	ee07 3a90 	vmov	s15, r3
 8106c1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c20:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8106d5c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8106c24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c28:	4b47      	ldr	r3, [pc, #284]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106c2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c30:	ee07 3a90 	vmov	s15, r3
 8106c34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c38:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c3c:	eddf 5a44 	vldr	s11, [pc, #272]	; 8106d50 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8106c40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c48:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c54:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106c58:	e021      	b.n	8106c9e <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106c5a:	697b      	ldr	r3, [r7, #20]
 8106c5c:	ee07 3a90 	vmov	s15, r3
 8106c60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c64:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8106d58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8106c68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c6c:	4b36      	ldr	r3, [pc, #216]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106c70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c74:	ee07 3a90 	vmov	s15, r3
 8106c78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c7c:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c80:	eddf 5a33 	vldr	s11, [pc, #204]	; 8106d50 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8106c84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c8c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c98:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106c9c:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8106c9e:	4b2a      	ldr	r3, [pc, #168]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106ca2:	0a5b      	lsrs	r3, r3, #9
 8106ca4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106ca8:	ee07 3a90 	vmov	s15, r3
 8106cac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106cb0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106cb4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106cb8:	edd7 6a07 	vldr	s13, [r7, #28]
 8106cbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106cc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106cc4:	ee17 2a90 	vmov	r2, s15
 8106cc8:	687b      	ldr	r3, [r7, #4]
 8106cca:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8106ccc:	4b1e      	ldr	r3, [pc, #120]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106cd0:	0c1b      	lsrs	r3, r3, #16
 8106cd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106cd6:	ee07 3a90 	vmov	s15, r3
 8106cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106cde:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106ce2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106ce6:	edd7 6a07 	vldr	s13, [r7, #28]
 8106cea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106cee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106cf2:	ee17 2a90 	vmov	r2, s15
 8106cf6:	687b      	ldr	r3, [r7, #4]
 8106cf8:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8106cfa:	4b13      	ldr	r3, [pc, #76]	; (8106d48 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106cfe:	0e1b      	lsrs	r3, r3, #24
 8106d00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106d04:	ee07 3a90 	vmov	s15, r3
 8106d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d0c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106d10:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106d14:	edd7 6a07 	vldr	s13, [r7, #28]
 8106d18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106d1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106d20:	ee17 2a90 	vmov	r2, s15
 8106d24:	687b      	ldr	r3, [r7, #4]
 8106d26:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8106d28:	e008      	b.n	8106d3c <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8106d2a:	687b      	ldr	r3, [r7, #4]
 8106d2c:	2200      	movs	r2, #0
 8106d2e:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8106d30:	687b      	ldr	r3, [r7, #4]
 8106d32:	2200      	movs	r2, #0
 8106d34:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8106d36:	687b      	ldr	r3, [r7, #4]
 8106d38:	2200      	movs	r2, #0
 8106d3a:	609a      	str	r2, [r3, #8]
}
 8106d3c:	bf00      	nop
 8106d3e:	3724      	adds	r7, #36	; 0x24
 8106d40:	46bd      	mov	sp, r7
 8106d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d46:	4770      	bx	lr
 8106d48:	58024400 	.word	0x58024400
 8106d4c:	03d09000 	.word	0x03d09000
 8106d50:	46000000 	.word	0x46000000
 8106d54:	4c742400 	.word	0x4c742400
 8106d58:	4a742400 	.word	0x4a742400
 8106d5c:	4bbebc20 	.word	0x4bbebc20

08106d60 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8106d60:	b480      	push	{r7}
 8106d62:	b089      	sub	sp, #36	; 0x24
 8106d64:	af00      	add	r7, sp, #0
 8106d66:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106d68:	4b9d      	ldr	r3, [pc, #628]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106d6c:	f003 0303 	and.w	r3, r3, #3
 8106d70:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8106d72:	4b9b      	ldr	r3, [pc, #620]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106d76:	0d1b      	lsrs	r3, r3, #20
 8106d78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106d7c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8106d7e:	4b98      	ldr	r3, [pc, #608]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106d82:	0a1b      	lsrs	r3, r3, #8
 8106d84:	f003 0301 	and.w	r3, r3, #1
 8106d88:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8106d8a:	4b95      	ldr	r3, [pc, #596]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106d8e:	08db      	lsrs	r3, r3, #3
 8106d90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106d94:	693a      	ldr	r2, [r7, #16]
 8106d96:	fb02 f303 	mul.w	r3, r2, r3
 8106d9a:	ee07 3a90 	vmov	s15, r3
 8106d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106da2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8106da6:	697b      	ldr	r3, [r7, #20]
 8106da8:	2b00      	cmp	r3, #0
 8106daa:	f000 810a 	beq.w	8106fc2 <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8106dae:	69bb      	ldr	r3, [r7, #24]
 8106db0:	2b01      	cmp	r3, #1
 8106db2:	d05a      	beq.n	8106e6a <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8106db4:	2b01      	cmp	r3, #1
 8106db6:	d302      	bcc.n	8106dbe <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8106db8:	2b02      	cmp	r3, #2
 8106dba:	d078      	beq.n	8106eae <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8106dbc:	e099      	b.n	8106ef2 <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106dbe:	4b88      	ldr	r3, [pc, #544]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106dc0:	681b      	ldr	r3, [r3, #0]
 8106dc2:	f003 0320 	and.w	r3, r3, #32
 8106dc6:	2b00      	cmp	r3, #0
 8106dc8:	d02d      	beq.n	8106e26 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106dca:	4b85      	ldr	r3, [pc, #532]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106dcc:	681b      	ldr	r3, [r3, #0]
 8106dce:	08db      	lsrs	r3, r3, #3
 8106dd0:	f003 0303 	and.w	r3, r3, #3
 8106dd4:	4a83      	ldr	r2, [pc, #524]	; (8106fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8106dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8106dda:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106ddc:	68bb      	ldr	r3, [r7, #8]
 8106dde:	ee07 3a90 	vmov	s15, r3
 8106de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106de6:	697b      	ldr	r3, [r7, #20]
 8106de8:	ee07 3a90 	vmov	s15, r3
 8106dec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106df0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106df4:	4b7a      	ldr	r3, [pc, #488]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106dfc:	ee07 3a90 	vmov	s15, r3
 8106e00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e04:	ed97 6a03 	vldr	s12, [r7, #12]
 8106e08:	eddf 5a77 	vldr	s11, [pc, #476]	; 8106fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106e0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106e10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106e14:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106e18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106e1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106e20:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106e24:	e087      	b.n	8106f36 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106e26:	697b      	ldr	r3, [r7, #20]
 8106e28:	ee07 3a90 	vmov	s15, r3
 8106e2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e30:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8106fec <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8106e34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e38:	4b69      	ldr	r3, [pc, #420]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106e3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106e40:	ee07 3a90 	vmov	s15, r3
 8106e44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e48:	ed97 6a03 	vldr	s12, [r7, #12]
 8106e4c:	eddf 5a66 	vldr	s11, [pc, #408]	; 8106fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106e50:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106e54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106e58:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106e5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106e60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106e64:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106e68:	e065      	b.n	8106f36 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106e6a:	697b      	ldr	r3, [r7, #20]
 8106e6c:	ee07 3a90 	vmov	s15, r3
 8106e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e74:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8106ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8106e78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e7c:	4b58      	ldr	r3, [pc, #352]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106e80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106e84:	ee07 3a90 	vmov	s15, r3
 8106e88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e8c:	ed97 6a03 	vldr	s12, [r7, #12]
 8106e90:	eddf 5a55 	vldr	s11, [pc, #340]	; 8106fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106e94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106e98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106e9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106ea0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106ea8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106eac:	e043      	b.n	8106f36 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106eae:	697b      	ldr	r3, [r7, #20]
 8106eb0:	ee07 3a90 	vmov	s15, r3
 8106eb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106eb8:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8106ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8106ebc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106ec0:	4b47      	ldr	r3, [pc, #284]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106ec8:	ee07 3a90 	vmov	s15, r3
 8106ecc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106ed0:	ed97 6a03 	vldr	s12, [r7, #12]
 8106ed4:	eddf 5a44 	vldr	s11, [pc, #272]	; 8106fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106ed8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106edc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106ee0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106ee4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106eec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106ef0:	e021      	b.n	8106f36 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106ef2:	697b      	ldr	r3, [r7, #20]
 8106ef4:	ee07 3a90 	vmov	s15, r3
 8106ef8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106efc:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8106ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8106f00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106f04:	4b36      	ldr	r3, [pc, #216]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106f0c:	ee07 3a90 	vmov	s15, r3
 8106f10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106f14:	ed97 6a03 	vldr	s12, [r7, #12]
 8106f18:	eddf 5a33 	vldr	s11, [pc, #204]	; 8106fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106f1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106f20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106f24:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106f28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106f30:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106f34:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8106f36:	4b2a      	ldr	r3, [pc, #168]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106f3a:	0a5b      	lsrs	r3, r3, #9
 8106f3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106f40:	ee07 3a90 	vmov	s15, r3
 8106f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f48:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106f4c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106f50:	edd7 6a07 	vldr	s13, [r7, #28]
 8106f54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106f58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106f5c:	ee17 2a90 	vmov	r2, s15
 8106f60:	687b      	ldr	r3, [r7, #4]
 8106f62:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8106f64:	4b1e      	ldr	r3, [pc, #120]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106f68:	0c1b      	lsrs	r3, r3, #16
 8106f6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106f6e:	ee07 3a90 	vmov	s15, r3
 8106f72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106f7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106f7e:	edd7 6a07 	vldr	s13, [r7, #28]
 8106f82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106f86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106f8a:	ee17 2a90 	vmov	r2, s15
 8106f8e:	687b      	ldr	r3, [r7, #4]
 8106f90:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8106f92:	4b13      	ldr	r3, [pc, #76]	; (8106fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106f96:	0e1b      	lsrs	r3, r3, #24
 8106f98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106f9c:	ee07 3a90 	vmov	s15, r3
 8106fa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106fa4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106fa8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106fac:	edd7 6a07 	vldr	s13, [r7, #28]
 8106fb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106fb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106fb8:	ee17 2a90 	vmov	r2, s15
 8106fbc:	687b      	ldr	r3, [r7, #4]
 8106fbe:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8106fc0:	e008      	b.n	8106fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8106fc2:	687b      	ldr	r3, [r7, #4]
 8106fc4:	2200      	movs	r2, #0
 8106fc6:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8106fc8:	687b      	ldr	r3, [r7, #4]
 8106fca:	2200      	movs	r2, #0
 8106fcc:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8106fce:	687b      	ldr	r3, [r7, #4]
 8106fd0:	2200      	movs	r2, #0
 8106fd2:	609a      	str	r2, [r3, #8]
}
 8106fd4:	bf00      	nop
 8106fd6:	3724      	adds	r7, #36	; 0x24
 8106fd8:	46bd      	mov	sp, r7
 8106fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106fde:	4770      	bx	lr
 8106fe0:	58024400 	.word	0x58024400
 8106fe4:	03d09000 	.word	0x03d09000
 8106fe8:	46000000 	.word	0x46000000
 8106fec:	4c742400 	.word	0x4c742400
 8106ff0:	4a742400 	.word	0x4a742400
 8106ff4:	4bbebc20 	.word	0x4bbebc20

08106ff8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8106ff8:	b580      	push	{r7, lr}
 8106ffa:	b084      	sub	sp, #16
 8106ffc:	af00      	add	r7, sp, #0
 8106ffe:	6078      	str	r0, [r7, #4]
  uint32_t crc_length = 0UL;
 8107000:	2300      	movs	r3, #0
 8107002:	60fb      	str	r3, [r7, #12]
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8107004:	687b      	ldr	r3, [r7, #4]
 8107006:	2b00      	cmp	r3, #0
 8107008:	d101      	bne.n	810700e <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 810700a:	2301      	movs	r3, #1
 810700c:	e0e2      	b.n	81071d4 <HAL_SPI_Init+0x1dc>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810700e:	687b      	ldr	r3, [r7, #4]
 8107010:	2200      	movs	r2, #0
 8107012:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8107014:	687b      	ldr	r3, [r7, #4]
 8107016:	681b      	ldr	r3, [r3, #0]
 8107018:	4a70      	ldr	r2, [pc, #448]	; (81071dc <HAL_SPI_Init+0x1e4>)
 810701a:	4293      	cmp	r3, r2
 810701c:	d00f      	beq.n	810703e <HAL_SPI_Init+0x46>
 810701e:	687b      	ldr	r3, [r7, #4]
 8107020:	681b      	ldr	r3, [r3, #0]
 8107022:	4a6f      	ldr	r2, [pc, #444]	; (81071e0 <HAL_SPI_Init+0x1e8>)
 8107024:	4293      	cmp	r3, r2
 8107026:	d00a      	beq.n	810703e <HAL_SPI_Init+0x46>
 8107028:	687b      	ldr	r3, [r7, #4]
 810702a:	681b      	ldr	r3, [r3, #0]
 810702c:	4a6d      	ldr	r2, [pc, #436]	; (81071e4 <HAL_SPI_Init+0x1ec>)
 810702e:	4293      	cmp	r3, r2
 8107030:	d005      	beq.n	810703e <HAL_SPI_Init+0x46>
 8107032:	687b      	ldr	r3, [r7, #4]
 8107034:	68db      	ldr	r3, [r3, #12]
 8107036:	2b0f      	cmp	r3, #15
 8107038:	d901      	bls.n	810703e <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 810703a:	2301      	movs	r3, #1
 810703c:	e0ca      	b.n	81071d4 <HAL_SPI_Init+0x1dc>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 810703e:	6878      	ldr	r0, [r7, #4]
 8107040:	f000 fb96 	bl	8107770 <SPI_GetPacketSize>
 8107044:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8107046:	687b      	ldr	r3, [r7, #4]
 8107048:	681b      	ldr	r3, [r3, #0]
 810704a:	4a64      	ldr	r2, [pc, #400]	; (81071dc <HAL_SPI_Init+0x1e4>)
 810704c:	4293      	cmp	r3, r2
 810704e:	d00c      	beq.n	810706a <HAL_SPI_Init+0x72>
 8107050:	687b      	ldr	r3, [r7, #4]
 8107052:	681b      	ldr	r3, [r3, #0]
 8107054:	4a62      	ldr	r2, [pc, #392]	; (81071e0 <HAL_SPI_Init+0x1e8>)
 8107056:	4293      	cmp	r3, r2
 8107058:	d007      	beq.n	810706a <HAL_SPI_Init+0x72>
 810705a:	687b      	ldr	r3, [r7, #4]
 810705c:	681b      	ldr	r3, [r3, #0]
 810705e:	4a61      	ldr	r2, [pc, #388]	; (81071e4 <HAL_SPI_Init+0x1ec>)
 8107060:	4293      	cmp	r3, r2
 8107062:	d002      	beq.n	810706a <HAL_SPI_Init+0x72>
 8107064:	68bb      	ldr	r3, [r7, #8]
 8107066:	2b08      	cmp	r3, #8
 8107068:	d811      	bhi.n	810708e <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810706a:	687b      	ldr	r3, [r7, #4]
 810706c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810706e:	4a5b      	ldr	r2, [pc, #364]	; (81071dc <HAL_SPI_Init+0x1e4>)
 8107070:	4293      	cmp	r3, r2
 8107072:	d009      	beq.n	8107088 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8107074:	687b      	ldr	r3, [r7, #4]
 8107076:	681b      	ldr	r3, [r3, #0]
 8107078:	4a59      	ldr	r2, [pc, #356]	; (81071e0 <HAL_SPI_Init+0x1e8>)
 810707a:	4293      	cmp	r3, r2
 810707c:	d004      	beq.n	8107088 <HAL_SPI_Init+0x90>
 810707e:	687b      	ldr	r3, [r7, #4]
 8107080:	681b      	ldr	r3, [r3, #0]
 8107082:	4a58      	ldr	r2, [pc, #352]	; (81071e4 <HAL_SPI_Init+0x1ec>)
 8107084:	4293      	cmp	r3, r2
 8107086:	d104      	bne.n	8107092 <HAL_SPI_Init+0x9a>
 8107088:	68bb      	ldr	r3, [r7, #8]
 810708a:	2b10      	cmp	r3, #16
 810708c:	d901      	bls.n	8107092 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 810708e:	2301      	movs	r3, #1
 8107090:	e0a0      	b.n	81071d4 <HAL_SPI_Init+0x1dc>
      return HAL_ERROR;
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8107092:	687b      	ldr	r3, [r7, #4]
 8107094:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8107098:	b2db      	uxtb	r3, r3
 810709a:	2b00      	cmp	r3, #0
 810709c:	d106      	bne.n	81070ac <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 810709e:	687b      	ldr	r3, [r7, #4]
 81070a0:	2200      	movs	r2, #0
 81070a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 81070a6:	6878      	ldr	r0, [r7, #4]
 81070a8:	f7fa fc94 	bl	81019d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 81070ac:	687b      	ldr	r3, [r7, #4]
 81070ae:	2202      	movs	r2, #2
 81070b0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81070b4:	687b      	ldr	r3, [r7, #4]
 81070b6:	681b      	ldr	r3, [r3, #0]
 81070b8:	681a      	ldr	r2, [r3, #0]
 81070ba:	687b      	ldr	r3, [r7, #4]
 81070bc:	681b      	ldr	r3, [r3, #0]
 81070be:	f022 0201 	bic.w	r2, r2, #1
 81070c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 81070c4:	687b      	ldr	r3, [r7, #4]
 81070c6:	699b      	ldr	r3, [r3, #24]
 81070c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81070cc:	d110      	bne.n	81070f0 <HAL_SPI_Init+0xf8>
 81070ce:	687b      	ldr	r3, [r7, #4]
 81070d0:	685b      	ldr	r3, [r3, #4]
 81070d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81070d6:	d10b      	bne.n	81070f0 <HAL_SPI_Init+0xf8>
 81070d8:	687b      	ldr	r3, [r7, #4]
 81070da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81070dc:	2b00      	cmp	r3, #0
 81070de:	d107      	bne.n	81070f0 <HAL_SPI_Init+0xf8>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 81070e0:	687b      	ldr	r3, [r7, #4]
 81070e2:	681b      	ldr	r3, [r3, #0]
 81070e4:	681a      	ldr	r2, [r3, #0]
 81070e6:	687b      	ldr	r3, [r7, #4]
 81070e8:	681b      	ldr	r3, [r3, #0]
 81070ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 81070ee:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 81070f0:	687b      	ldr	r3, [r7, #4]
 81070f2:	69da      	ldr	r2, [r3, #28]
 81070f4:	687b      	ldr	r3, [r7, #4]
 81070f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81070f8:	431a      	orrs	r2, r3
 81070fa:	68fb      	ldr	r3, [r7, #12]
 81070fc:	431a      	orrs	r2, r3
 81070fe:	687b      	ldr	r3, [r7, #4]
 8107100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8107102:	ea42 0103 	orr.w	r1, r2, r3
 8107106:	687b      	ldr	r3, [r7, #4]
 8107108:	68da      	ldr	r2, [r3, #12]
 810710a:	687b      	ldr	r3, [r7, #4]
 810710c:	681b      	ldr	r3, [r3, #0]
 810710e:	430a      	orrs	r2, r1
 8107110:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8107112:	687b      	ldr	r3, [r7, #4]
 8107114:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8107116:	687b      	ldr	r3, [r7, #4]
 8107118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810711a:	431a      	orrs	r2, r3
 810711c:	687b      	ldr	r3, [r7, #4]
 810711e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8107120:	431a      	orrs	r2, r3
 8107122:	687b      	ldr	r3, [r7, #4]
 8107124:	699b      	ldr	r3, [r3, #24]
 8107126:	431a      	orrs	r2, r3
 8107128:	687b      	ldr	r3, [r7, #4]
 810712a:	691b      	ldr	r3, [r3, #16]
 810712c:	431a      	orrs	r2, r3
 810712e:	687b      	ldr	r3, [r7, #4]
 8107130:	695b      	ldr	r3, [r3, #20]
 8107132:	431a      	orrs	r2, r3
 8107134:	687b      	ldr	r3, [r7, #4]
 8107136:	6a1b      	ldr	r3, [r3, #32]
 8107138:	431a      	orrs	r2, r3
 810713a:	687b      	ldr	r3, [r7, #4]
 810713c:	685b      	ldr	r3, [r3, #4]
 810713e:	431a      	orrs	r2, r3
 8107140:	687b      	ldr	r3, [r7, #4]
 8107142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107144:	431a      	orrs	r2, r3
 8107146:	687b      	ldr	r3, [r7, #4]
 8107148:	689b      	ldr	r3, [r3, #8]
 810714a:	431a      	orrs	r2, r3
 810714c:	687b      	ldr	r3, [r7, #4]
 810714e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8107150:	ea42 0103 	orr.w	r1, r2, r3
 8107154:	687b      	ldr	r3, [r7, #4]
 8107156:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8107158:	687b      	ldr	r3, [r7, #4]
 810715a:	681b      	ldr	r3, [r3, #0]
 810715c:	430a      	orrs	r2, r1
 810715e:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8107160:	687b      	ldr	r3, [r7, #4]
 8107162:	685b      	ldr	r3, [r3, #4]
 8107164:	2b00      	cmp	r3, #0
 8107166:	d113      	bne.n	8107190 <HAL_SPI_Init+0x198>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8107168:	687b      	ldr	r3, [r7, #4]
 810716a:	681b      	ldr	r3, [r3, #0]
 810716c:	689b      	ldr	r3, [r3, #8]
 810716e:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8107172:	687b      	ldr	r3, [r7, #4]
 8107174:	681b      	ldr	r3, [r3, #0]
 8107176:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810717a:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 810717c:	687b      	ldr	r3, [r7, #4]
 810717e:	681b      	ldr	r3, [r3, #0]
 8107180:	689b      	ldr	r3, [r3, #8]
 8107182:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8107186:	687b      	ldr	r3, [r7, #4]
 8107188:	681b      	ldr	r3, [r3, #0]
 810718a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 810718e:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8107190:	687b      	ldr	r3, [r7, #4]
 8107192:	681b      	ldr	r3, [r3, #0]
 8107194:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8107196:	687b      	ldr	r3, [r7, #4]
 8107198:	681b      	ldr	r3, [r3, #0]
 810719a:	f022 0201 	bic.w	r2, r2, #1
 810719e:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 81071a0:	687b      	ldr	r3, [r7, #4]
 81071a2:	685b      	ldr	r3, [r3, #4]
 81071a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81071a8:	2b00      	cmp	r3, #0
 81071aa:	d00a      	beq.n	81071c2 <HAL_SPI_Init+0x1ca>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 81071ac:	687b      	ldr	r3, [r7, #4]
 81071ae:	681b      	ldr	r3, [r3, #0]
 81071b0:	68db      	ldr	r3, [r3, #12]
 81071b2:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 81071b6:	687b      	ldr	r3, [r7, #4]
 81071b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81071ba:	687b      	ldr	r3, [r7, #4]
 81071bc:	681b      	ldr	r3, [r3, #0]
 81071be:	430a      	orrs	r2, r1
 81071c0:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 81071c2:	687b      	ldr	r3, [r7, #4]
 81071c4:	2200      	movs	r2, #0
 81071c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 81071ca:	687b      	ldr	r3, [r7, #4]
 81071cc:	2201      	movs	r2, #1
 81071ce:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 81071d2:	2300      	movs	r3, #0
}
 81071d4:	4618      	mov	r0, r3
 81071d6:	3710      	adds	r7, #16
 81071d8:	46bd      	mov	sp, r7
 81071da:	bd80      	pop	{r7, pc}
 81071dc:	40013000 	.word	0x40013000
 81071e0:	40003800 	.word	0x40003800
 81071e4:	40003c00 	.word	0x40003c00

081071e8 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 81071e8:	b580      	push	{r7, lr}
 81071ea:	b08a      	sub	sp, #40	; 0x28
 81071ec:	af00      	add	r7, sp, #0
 81071ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 81071f0:	687b      	ldr	r3, [r7, #4]
 81071f2:	681b      	ldr	r3, [r3, #0]
 81071f4:	691b      	ldr	r3, [r3, #16]
 81071f6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 81071f8:	687b      	ldr	r3, [r7, #4]
 81071fa:	681b      	ldr	r3, [r3, #0]
 81071fc:	695b      	ldr	r3, [r3, #20]
 81071fe:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8107200:	6a3a      	ldr	r2, [r7, #32]
 8107202:	69fb      	ldr	r3, [r7, #28]
 8107204:	4013      	ands	r3, r2
 8107206:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8107208:	687b      	ldr	r3, [r7, #4]
 810720a:	681b      	ldr	r3, [r3, #0]
 810720c:	689b      	ldr	r3, [r3, #8]
 810720e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8107210:	2300      	movs	r3, #0
 8107212:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8107214:	687b      	ldr	r3, [r7, #4]
 8107216:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810721a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 810721c:	687b      	ldr	r3, [r7, #4]
 810721e:	681b      	ldr	r3, [r3, #0]
 8107220:	3330      	adds	r3, #48	; 0x30
 8107222:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8107224:	69bb      	ldr	r3, [r7, #24]
 8107226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810722a:	2b00      	cmp	r3, #0
 810722c:	d113      	bne.n	8107256 <HAL_SPI_IRQHandler+0x6e>
 810722e:	69bb      	ldr	r3, [r7, #24]
 8107230:	f003 0320 	and.w	r3, r3, #32
 8107234:	2b00      	cmp	r3, #0
 8107236:	d10e      	bne.n	8107256 <HAL_SPI_IRQHandler+0x6e>
 8107238:	69bb      	ldr	r3, [r7, #24]
 810723a:	f003 0304 	and.w	r3, r3, #4
 810723e:	2b00      	cmp	r3, #0
 8107240:	d009      	beq.n	8107256 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 8107242:	687b      	ldr	r3, [r7, #4]
 8107244:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8107246:	6878      	ldr	r0, [r7, #4]
 8107248:	4798      	blx	r3
    hspi->RxISR(hspi);
 810724a:	687b      	ldr	r3, [r7, #4]
 810724c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810724e:	6878      	ldr	r0, [r7, #4]
 8107250:	4798      	blx	r3
    handled = 1UL;
 8107252:	2301      	movs	r3, #1
 8107254:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8107256:	69bb      	ldr	r3, [r7, #24]
 8107258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810725c:	2b00      	cmp	r3, #0
 810725e:	d10f      	bne.n	8107280 <HAL_SPI_IRQHandler+0x98>
 8107260:	69bb      	ldr	r3, [r7, #24]
 8107262:	f003 0301 	and.w	r3, r3, #1
 8107266:	2b00      	cmp	r3, #0
 8107268:	d00a      	beq.n	8107280 <HAL_SPI_IRQHandler+0x98>
 810726a:	69bb      	ldr	r3, [r7, #24]
 810726c:	f003 0304 	and.w	r3, r3, #4
 8107270:	2b00      	cmp	r3, #0
 8107272:	d105      	bne.n	8107280 <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 8107274:	687b      	ldr	r3, [r7, #4]
 8107276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8107278:	6878      	ldr	r0, [r7, #4]
 810727a:	4798      	blx	r3
    handled = 1UL;
 810727c:	2301      	movs	r3, #1
 810727e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8107280:	69bb      	ldr	r3, [r7, #24]
 8107282:	f003 0320 	and.w	r3, r3, #32
 8107286:	2b00      	cmp	r3, #0
 8107288:	d10f      	bne.n	81072aa <HAL_SPI_IRQHandler+0xc2>
 810728a:	69bb      	ldr	r3, [r7, #24]
 810728c:	f003 0302 	and.w	r3, r3, #2
 8107290:	2b00      	cmp	r3, #0
 8107292:	d00a      	beq.n	81072aa <HAL_SPI_IRQHandler+0xc2>
 8107294:	69bb      	ldr	r3, [r7, #24]
 8107296:	f003 0304 	and.w	r3, r3, #4
 810729a:	2b00      	cmp	r3, #0
 810729c:	d105      	bne.n	81072aa <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 810729e:	687b      	ldr	r3, [r7, #4]
 81072a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81072a2:	6878      	ldr	r0, [r7, #4]
 81072a4:	4798      	blx	r3
    handled = 1UL;
 81072a6:	2301      	movs	r3, #1
 81072a8:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_HSPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 81072aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81072ac:	2b00      	cmp	r3, #0
 81072ae:	f040 8172 	bne.w	8107596 <HAL_SPI_IRQHandler+0x3ae>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 81072b2:	69bb      	ldr	r3, [r7, #24]
 81072b4:	f003 0308 	and.w	r3, r3, #8
 81072b8:	2b00      	cmp	r3, #0
 81072ba:	f000 80a0 	beq.w	81073fe <HAL_SPI_IRQHandler+0x216>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 81072be:	687b      	ldr	r3, [r7, #4]
 81072c0:	681b      	ldr	r3, [r3, #0]
 81072c2:	699a      	ldr	r2, [r3, #24]
 81072c4:	687b      	ldr	r3, [r7, #4]
 81072c6:	681b      	ldr	r3, [r3, #0]
 81072c8:	f042 0208 	orr.w	r2, r2, #8
 81072cc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 81072ce:	687b      	ldr	r3, [r7, #4]
 81072d0:	681b      	ldr	r3, [r3, #0]
 81072d2:	699a      	ldr	r2, [r3, #24]
 81072d4:	687b      	ldr	r3, [r7, #4]
 81072d6:	681b      	ldr	r3, [r3, #0]
 81072d8:	f042 0210 	orr.w	r2, r2, #16
 81072dc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 81072de:	687b      	ldr	r3, [r7, #4]
 81072e0:	681b      	ldr	r3, [r3, #0]
 81072e2:	699a      	ldr	r2, [r3, #24]
 81072e4:	687b      	ldr	r3, [r7, #4]
 81072e6:	681b      	ldr	r3, [r3, #0]
 81072e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81072ec:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 81072ee:	687b      	ldr	r3, [r7, #4]
 81072f0:	681b      	ldr	r3, [r3, #0]
 81072f2:	691a      	ldr	r2, [r3, #16]
 81072f4:	687b      	ldr	r3, [r7, #4]
 81072f6:	681b      	ldr	r3, [r3, #0]
 81072f8:	f022 0208 	bic.w	r2, r2, #8
 81072fc:	611a      	str	r2, [r3, #16]

    /* DMA Normal Mode */
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 81072fe:	697b      	ldr	r3, [r7, #20]
 8107300:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8107304:	2b00      	cmp	r3, #0
 8107306:	d00f      	beq.n	8107328 <HAL_SPI_IRQHandler+0x140>
 8107308:	7cfb      	ldrb	r3, [r7, #19]
 810730a:	2b04      	cmp	r3, #4
 810730c:	d004      	beq.n	8107318 <HAL_SPI_IRQHandler+0x130>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 810730e:	687b      	ldr	r3, [r7, #4]
 8107310:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107312:	69db      	ldr	r3, [r3, #28]
 8107314:	2b00      	cmp	r3, #0
 8107316:	d007      	beq.n	8107328 <HAL_SPI_IRQHandler+0x140>
 8107318:	7cfb      	ldrb	r3, [r7, #19]
 810731a:	2b03      	cmp	r3, #3
 810731c:	d059      	beq.n	81073d2 <HAL_SPI_IRQHandler+0x1ea>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 810731e:	687b      	ldr	r3, [r7, #4]
 8107320:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8107322:	69db      	ldr	r3, [r3, #28]
 8107324:	2b00      	cmp	r3, #0
 8107326:	d154      	bne.n	81073d2 <HAL_SPI_IRQHandler+0x1ea>
    {
      /* For the IT based receive extra polling maybe required for last packet */
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8107328:	687b      	ldr	r3, [r7, #4]
 810732a:	681b      	ldr	r3, [r3, #0]
 810732c:	689b      	ldr	r3, [r3, #8]
 810732e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8107332:	2b00      	cmp	r3, #0
 8107334:	d13d      	bne.n	81073b2 <HAL_SPI_IRQHandler+0x1ca>
      {
        /* Pooling remaining data */
        while (hspi->RxXferCount != 0UL)
 8107336:	e036      	b.n	81073a6 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Receive data in 32 Bit mode */
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8107338:	687b      	ldr	r3, [r7, #4]
 810733a:	68db      	ldr	r3, [r3, #12]
 810733c:	2b0f      	cmp	r3, #15
 810733e:	d90b      	bls.n	8107358 <HAL_SPI_IRQHandler+0x170>
          {
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8107340:	687b      	ldr	r3, [r7, #4]
 8107342:	681a      	ldr	r2, [r3, #0]
 8107344:	687b      	ldr	r3, [r7, #4]
 8107346:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107348:	6b12      	ldr	r2, [r2, #48]	; 0x30
 810734a:	601a      	str	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 810734c:	687b      	ldr	r3, [r7, #4]
 810734e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107350:	1d1a      	adds	r2, r3, #4
 8107352:	687b      	ldr	r3, [r7, #4]
 8107354:	665a      	str	r2, [r3, #100]	; 0x64
 8107356:	e01d      	b.n	8107394 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 16 Bit mode */
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8107358:	687b      	ldr	r3, [r7, #4]
 810735a:	68db      	ldr	r3, [r3, #12]
 810735c:	2b07      	cmp	r3, #7
 810735e:	d90b      	bls.n	8107378 <HAL_SPI_IRQHandler+0x190>
          {
#if defined (__GNUC__)
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8107360:	687b      	ldr	r3, [r7, #4]
 8107362:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107364:	68fa      	ldr	r2, [r7, #12]
 8107366:	8812      	ldrh	r2, [r2, #0]
 8107368:	b292      	uxth	r2, r2
 810736a:	801a      	strh	r2, [r3, #0]
#else
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
            hspi->pRxBuffPtr += sizeof(uint16_t);
 810736c:	687b      	ldr	r3, [r7, #4]
 810736e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107370:	1c9a      	adds	r2, r3, #2
 8107372:	687b      	ldr	r3, [r7, #4]
 8107374:	665a      	str	r2, [r3, #100]	; 0x64
 8107376:	e00d      	b.n	8107394 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 8 Bit mode */
          else
          {
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8107378:	687b      	ldr	r3, [r7, #4]
 810737a:	681b      	ldr	r3, [r3, #0]
 810737c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8107380:	687b      	ldr	r3, [r7, #4]
 8107382:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107384:	7812      	ldrb	r2, [r2, #0]
 8107386:	b2d2      	uxtb	r2, r2
 8107388:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 810738a:	687b      	ldr	r3, [r7, #4]
 810738c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810738e:	1c5a      	adds	r2, r3, #1
 8107390:	687b      	ldr	r3, [r7, #4]
 8107392:	665a      	str	r2, [r3, #100]	; 0x64
          }

          hspi->RxXferCount--;
 8107394:	687b      	ldr	r3, [r7, #4]
 8107396:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810739a:	b29b      	uxth	r3, r3
 810739c:	3b01      	subs	r3, #1
 810739e:	b29a      	uxth	r2, r3
 81073a0:	687b      	ldr	r3, [r7, #4]
 81073a2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 81073a6:	687b      	ldr	r3, [r7, #4]
 81073a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81073ac:	b29b      	uxth	r3, r3
 81073ae:	2b00      	cmp	r3, #0
 81073b0:	d1c2      	bne.n	8107338 <HAL_SPI_IRQHandler+0x150>
        }
      }

      /* Call SPI Standard close procedure */
      SPI_CloseTransfer(hspi);
 81073b2:	6878      	ldr	r0, [r7, #4]
 81073b4:	f000 f93c 	bl	8107630 <SPI_CloseTransfer>

      hspi->State = HAL_SPI_STATE_READY;
 81073b8:	687b      	ldr	r3, [r7, #4]
 81073ba:	2201      	movs	r2, #1
 81073bc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 81073c0:	687b      	ldr	r3, [r7, #4]
 81073c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81073c6:	2b00      	cmp	r3, #0
 81073c8:	d003      	beq.n	81073d2 <HAL_SPI_IRQHandler+0x1ea>
      {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 81073ca:	6878      	ldr	r0, [r7, #4]
 81073cc:	f000 f90c 	bl	81075e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
        return;
 81073d0:	e0e6      	b.n	81075a0 <HAL_SPI_IRQHandler+0x3b8>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 81073d2:	7cfb      	ldrb	r3, [r7, #19]
 81073d4:	2b05      	cmp	r3, #5
 81073d6:	d103      	bne.n	81073e0 <HAL_SPI_IRQHandler+0x1f8>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 81073d8:	6878      	ldr	r0, [r7, #4]
 81073da:	f000 f8fb 	bl	81075d4 <HAL_SPI_TxRxCpltCallback>
    {
      /* end of the appropriate call */
    }
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

    return;
 81073de:	e0dc      	b.n	810759a <HAL_SPI_IRQHandler+0x3b2>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 81073e0:	7cfb      	ldrb	r3, [r7, #19]
 81073e2:	2b04      	cmp	r3, #4
 81073e4:	d103      	bne.n	81073ee <HAL_SPI_IRQHandler+0x206>
      HAL_SPI_RxCpltCallback(hspi);
 81073e6:	6878      	ldr	r0, [r7, #4]
 81073e8:	f000 f8ea 	bl	81075c0 <HAL_SPI_RxCpltCallback>
    return;
 81073ec:	e0d5      	b.n	810759a <HAL_SPI_IRQHandler+0x3b2>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 81073ee:	7cfb      	ldrb	r3, [r7, #19]
 81073f0:	2b03      	cmp	r3, #3
 81073f2:	f040 80d2 	bne.w	810759a <HAL_SPI_IRQHandler+0x3b2>
      HAL_SPI_TxCpltCallback(hspi);
 81073f6:	6878      	ldr	r0, [r7, #4]
 81073f8:	f000 f8d8 	bl	81075ac <HAL_SPI_TxCpltCallback>
    return;
 81073fc:	e0cd      	b.n	810759a <HAL_SPI_IRQHandler+0x3b2>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 81073fe:	69fb      	ldr	r3, [r7, #28]
 8107400:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8107404:	2b00      	cmp	r3, #0
 8107406:	d00d      	beq.n	8107424 <HAL_SPI_IRQHandler+0x23c>
 8107408:	6a3b      	ldr	r3, [r7, #32]
 810740a:	f003 0308 	and.w	r3, r3, #8
 810740e:	2b00      	cmp	r3, #0
 8107410:	d008      	beq.n	8107424 <HAL_SPI_IRQHandler+0x23c>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8107412:	687b      	ldr	r3, [r7, #4]
 8107414:	681b      	ldr	r3, [r3, #0]
 8107416:	699a      	ldr	r2, [r3, #24]
 8107418:	687b      	ldr	r3, [r7, #4]
 810741a:	681b      	ldr	r3, [r3, #0]
 810741c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8107420:	619a      	str	r2, [r3, #24]

    return;
 8107422:	e0bd      	b.n	81075a0 <HAL_SPI_IRQHandler+0x3b8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8107424:	69bb      	ldr	r3, [r7, #24]
 8107426:	f403 7358 	and.w	r3, r3, #864	; 0x360
 810742a:	2b00      	cmp	r3, #0
 810742c:	f000 80b8 	beq.w	81075a0 <HAL_SPI_IRQHandler+0x3b8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8107430:	69bb      	ldr	r3, [r7, #24]
 8107432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107436:	2b00      	cmp	r3, #0
 8107438:	d00f      	beq.n	810745a <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 810743a:	687b      	ldr	r3, [r7, #4]
 810743c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107440:	f043 0204 	orr.w	r2, r3, #4
 8107444:	687b      	ldr	r3, [r7, #4]
 8107446:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 810744a:	687b      	ldr	r3, [r7, #4]
 810744c:	681b      	ldr	r3, [r3, #0]
 810744e:	699a      	ldr	r2, [r3, #24]
 8107450:	687b      	ldr	r3, [r7, #4]
 8107452:	681b      	ldr	r3, [r3, #0]
 8107454:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8107458:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 810745a:	69bb      	ldr	r3, [r7, #24]
 810745c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8107460:	2b00      	cmp	r3, #0
 8107462:	d00f      	beq.n	8107484 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8107464:	687b      	ldr	r3, [r7, #4]
 8107466:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810746a:	f043 0201 	orr.w	r2, r3, #1
 810746e:	687b      	ldr	r3, [r7, #4]
 8107470:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8107474:	687b      	ldr	r3, [r7, #4]
 8107476:	681b      	ldr	r3, [r3, #0]
 8107478:	699a      	ldr	r2, [r3, #24]
 810747a:	687b      	ldr	r3, [r7, #4]
 810747c:	681b      	ldr	r3, [r3, #0]
 810747e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8107482:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8107484:	69bb      	ldr	r3, [r7, #24]
 8107486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810748a:	2b00      	cmp	r3, #0
 810748c:	d00f      	beq.n	81074ae <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 810748e:	687b      	ldr	r3, [r7, #4]
 8107490:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107494:	f043 0208 	orr.w	r2, r3, #8
 8107498:	687b      	ldr	r3, [r7, #4]
 810749a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 810749e:	687b      	ldr	r3, [r7, #4]
 81074a0:	681b      	ldr	r3, [r3, #0]
 81074a2:	699a      	ldr	r2, [r3, #24]
 81074a4:	687b      	ldr	r3, [r7, #4]
 81074a6:	681b      	ldr	r3, [r3, #0]
 81074a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81074ac:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 81074ae:	69bb      	ldr	r3, [r7, #24]
 81074b0:	f003 0320 	and.w	r3, r3, #32
 81074b4:	2b00      	cmp	r3, #0
 81074b6:	d00f      	beq.n	81074d8 <HAL_SPI_IRQHandler+0x2f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 81074b8:	687b      	ldr	r3, [r7, #4]
 81074ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81074be:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 81074c2:	687b      	ldr	r3, [r7, #4]
 81074c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81074c8:	687b      	ldr	r3, [r7, #4]
 81074ca:	681b      	ldr	r3, [r3, #0]
 81074cc:	699a      	ldr	r2, [r3, #24]
 81074ce:	687b      	ldr	r3, [r7, #4]
 81074d0:	681b      	ldr	r3, [r3, #0]
 81074d2:	f042 0220 	orr.w	r2, r2, #32
 81074d6:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 81074d8:	687b      	ldr	r3, [r7, #4]
 81074da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81074de:	2b00      	cmp	r3, #0
 81074e0:	d05d      	beq.n	810759e <HAL_SPI_IRQHandler+0x3b6>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 81074e2:	687b      	ldr	r3, [r7, #4]
 81074e4:	681b      	ldr	r3, [r3, #0]
 81074e6:	681a      	ldr	r2, [r3, #0]
 81074e8:	687b      	ldr	r3, [r7, #4]
 81074ea:	681b      	ldr	r3, [r3, #0]
 81074ec:	f022 0201 	bic.w	r2, r2, #1
 81074f0:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 81074f2:	687b      	ldr	r3, [r7, #4]
 81074f4:	681b      	ldr	r3, [r3, #0]
 81074f6:	691b      	ldr	r3, [r3, #16]
 81074f8:	687a      	ldr	r2, [r7, #4]
 81074fa:	6812      	ldr	r2, [r2, #0]
 81074fc:	f423 735a 	bic.w	r3, r3, #872	; 0x368
 8107500:	f023 0303 	bic.w	r3, r3, #3
 8107504:	6113      	str	r3, [r2, #16]

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8107506:	697b      	ldr	r3, [r7, #20]
 8107508:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 810750c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8107510:	d138      	bne.n	8107584 <HAL_SPI_IRQHandler+0x39c>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8107512:	687b      	ldr	r3, [r7, #4]
 8107514:	681b      	ldr	r3, [r3, #0]
 8107516:	689a      	ldr	r2, [r3, #8]
 8107518:	687b      	ldr	r3, [r7, #4]
 810751a:	681b      	ldr	r3, [r3, #0]
 810751c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8107520:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8107522:	687b      	ldr	r3, [r7, #4]
 8107524:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8107526:	2b00      	cmp	r3, #0
 8107528:	d013      	beq.n	8107552 <HAL_SPI_IRQHandler+0x36a>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 810752a:	687b      	ldr	r3, [r7, #4]
 810752c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810752e:	4a1e      	ldr	r2, [pc, #120]	; (81075a8 <HAL_SPI_IRQHandler+0x3c0>)
 8107530:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8107532:	687b      	ldr	r3, [r7, #4]
 8107534:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8107536:	4618      	mov	r0, r3
 8107538:	f7fb fde6 	bl	8103108 <HAL_DMA_Abort_IT>
 810753c:	4603      	mov	r3, r0
 810753e:	2b00      	cmp	r3, #0
 8107540:	d007      	beq.n	8107552 <HAL_SPI_IRQHandler+0x36a>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8107542:	687b      	ldr	r3, [r7, #4]
 8107544:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107548:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810754c:	687b      	ldr	r3, [r7, #4]
 810754e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8107552:	687b      	ldr	r3, [r7, #4]
 8107554:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107556:	2b00      	cmp	r3, #0
 8107558:	d021      	beq.n	810759e <HAL_SPI_IRQHandler+0x3b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 810755a:	687b      	ldr	r3, [r7, #4]
 810755c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810755e:	4a12      	ldr	r2, [pc, #72]	; (81075a8 <HAL_SPI_IRQHandler+0x3c0>)
 8107560:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8107562:	687b      	ldr	r3, [r7, #4]
 8107564:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107566:	4618      	mov	r0, r3
 8107568:	f7fb fdce 	bl	8103108 <HAL_DMA_Abort_IT>
 810756c:	4603      	mov	r3, r0
 810756e:	2b00      	cmp	r3, #0
 8107570:	d015      	beq.n	810759e <HAL_SPI_IRQHandler+0x3b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8107572:	687b      	ldr	r3, [r7, #4]
 8107574:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107578:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810757c:	687b      	ldr	r3, [r7, #4]
 810757e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8107582:	e00c      	b.n	810759e <HAL_SPI_IRQHandler+0x3b6>
        hspi->State = HAL_SPI_STATE_READY;
 8107584:	687b      	ldr	r3, [r7, #4]
 8107586:	2201      	movs	r2, #1
 8107588:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 810758c:	6878      	ldr	r0, [r7, #4]
 810758e:	f000 f82b 	bl	81075e8 <HAL_SPI_ErrorCallback>
    return;
 8107592:	bf00      	nop
 8107594:	e003      	b.n	810759e <HAL_SPI_IRQHandler+0x3b6>
    return;
 8107596:	bf00      	nop
 8107598:	e002      	b.n	81075a0 <HAL_SPI_IRQHandler+0x3b8>
    return;
 810759a:	bf00      	nop
 810759c:	e000      	b.n	81075a0 <HAL_SPI_IRQHandler+0x3b8>
    return;
 810759e:	bf00      	nop
  }
}
 81075a0:	3728      	adds	r7, #40	; 0x28
 81075a2:	46bd      	mov	sp, r7
 81075a4:	bd80      	pop	{r7, pc}
 81075a6:	bf00      	nop
 81075a8:	081075fd 	.word	0x081075fd

081075ac <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 81075ac:	b480      	push	{r7}
 81075ae:	b083      	sub	sp, #12
 81075b0:	af00      	add	r7, sp, #0
 81075b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 81075b4:	bf00      	nop
 81075b6:	370c      	adds	r7, #12
 81075b8:	46bd      	mov	sp, r7
 81075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075be:	4770      	bx	lr

081075c0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 81075c0:	b480      	push	{r7}
 81075c2:	b083      	sub	sp, #12
 81075c4:	af00      	add	r7, sp, #0
 81075c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 81075c8:	bf00      	nop
 81075ca:	370c      	adds	r7, #12
 81075cc:	46bd      	mov	sp, r7
 81075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075d2:	4770      	bx	lr

081075d4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 81075d4:	b480      	push	{r7}
 81075d6:	b083      	sub	sp, #12
 81075d8:	af00      	add	r7, sp, #0
 81075da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 81075dc:	bf00      	nop
 81075de:	370c      	adds	r7, #12
 81075e0:	46bd      	mov	sp, r7
 81075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075e6:	4770      	bx	lr

081075e8 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 81075e8:	b480      	push	{r7}
 81075ea:	b083      	sub	sp, #12
 81075ec:	af00      	add	r7, sp, #0
 81075ee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 81075f0:	bf00      	nop
 81075f2:	370c      	adds	r7, #12
 81075f4:	46bd      	mov	sp, r7
 81075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075fa:	4770      	bx	lr

081075fc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 81075fc:	b580      	push	{r7, lr}
 81075fe:	b084      	sub	sp, #16
 8107600:	af00      	add	r7, sp, #0
 8107602:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8107604:	687b      	ldr	r3, [r7, #4]
 8107606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8107608:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 810760a:	68fb      	ldr	r3, [r7, #12]
 810760c:	2200      	movs	r2, #0
 810760e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8107612:	68fb      	ldr	r3, [r7, #12]
 8107614:	2200      	movs	r2, #0
 8107616:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 810761a:	68fb      	ldr	r3, [r7, #12]
 810761c:	2201      	movs	r2, #1
 810761e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8107622:	68f8      	ldr	r0, [r7, #12]
 8107624:	f7ff ffe0 	bl	81075e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8107628:	bf00      	nop
 810762a:	3710      	adds	r7, #16
 810762c:	46bd      	mov	sp, r7
 810762e:	bd80      	pop	{r7, pc}

08107630 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8107630:	b480      	push	{r7}
 8107632:	b085      	sub	sp, #20
 8107634:	af00      	add	r7, sp, #0
 8107636:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8107638:	687b      	ldr	r3, [r7, #4]
 810763a:	681b      	ldr	r3, [r3, #0]
 810763c:	695b      	ldr	r3, [r3, #20]
 810763e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8107640:	687b      	ldr	r3, [r7, #4]
 8107642:	681b      	ldr	r3, [r3, #0]
 8107644:	699a      	ldr	r2, [r3, #24]
 8107646:	687b      	ldr	r3, [r7, #4]
 8107648:	681b      	ldr	r3, [r3, #0]
 810764a:	f042 0208 	orr.w	r2, r2, #8
 810764e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8107650:	687b      	ldr	r3, [r7, #4]
 8107652:	681b      	ldr	r3, [r3, #0]
 8107654:	699a      	ldr	r2, [r3, #24]
 8107656:	687b      	ldr	r3, [r7, #4]
 8107658:	681b      	ldr	r3, [r3, #0]
 810765a:	f042 0210 	orr.w	r2, r2, #16
 810765e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8107660:	687b      	ldr	r3, [r7, #4]
 8107662:	681b      	ldr	r3, [r3, #0]
 8107664:	681a      	ldr	r2, [r3, #0]
 8107666:	687b      	ldr	r3, [r7, #4]
 8107668:	681b      	ldr	r3, [r3, #0]
 810766a:	f022 0201 	bic.w	r2, r2, #1
 810766e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8107670:	687b      	ldr	r3, [r7, #4]
 8107672:	681b      	ldr	r3, [r3, #0]
 8107674:	691b      	ldr	r3, [r3, #16]
 8107676:	687a      	ldr	r2, [r7, #4]
 8107678:	6812      	ldr	r2, [r2, #0]
 810767a:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 810767e:	f023 0303 	bic.w	r3, r3, #3
 8107682:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8107684:	687b      	ldr	r3, [r7, #4]
 8107686:	681b      	ldr	r3, [r3, #0]
 8107688:	689a      	ldr	r2, [r3, #8]
 810768a:	687b      	ldr	r3, [r7, #4]
 810768c:	681b      	ldr	r3, [r3, #0]
 810768e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8107692:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8107694:	687b      	ldr	r3, [r7, #4]
 8107696:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810769a:	b2db      	uxtb	r3, r3
 810769c:	2b04      	cmp	r3, #4
 810769e:	d014      	beq.n	81076ca <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 81076a0:	68fb      	ldr	r3, [r7, #12]
 81076a2:	f003 0320 	and.w	r3, r3, #32
 81076a6:	2b00      	cmp	r3, #0
 81076a8:	d00f      	beq.n	81076ca <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 81076aa:	687b      	ldr	r3, [r7, #4]
 81076ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81076b0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 81076b4:	687b      	ldr	r3, [r7, #4]
 81076b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81076ba:	687b      	ldr	r3, [r7, #4]
 81076bc:	681b      	ldr	r3, [r3, #0]
 81076be:	699a      	ldr	r2, [r3, #24]
 81076c0:	687b      	ldr	r3, [r7, #4]
 81076c2:	681b      	ldr	r3, [r3, #0]
 81076c4:	f042 0220 	orr.w	r2, r2, #32
 81076c8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 81076ca:	687b      	ldr	r3, [r7, #4]
 81076cc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81076d0:	b2db      	uxtb	r3, r3
 81076d2:	2b03      	cmp	r3, #3
 81076d4:	d014      	beq.n	8107700 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 81076d6:	68fb      	ldr	r3, [r7, #12]
 81076d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81076dc:	2b00      	cmp	r3, #0
 81076de:	d00f      	beq.n	8107700 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 81076e0:	687b      	ldr	r3, [r7, #4]
 81076e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81076e6:	f043 0204 	orr.w	r2, r3, #4
 81076ea:	687b      	ldr	r3, [r7, #4]
 81076ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 81076f0:	687b      	ldr	r3, [r7, #4]
 81076f2:	681b      	ldr	r3, [r3, #0]
 81076f4:	699a      	ldr	r2, [r3, #24]
 81076f6:	687b      	ldr	r3, [r7, #4]
 81076f8:	681b      	ldr	r3, [r3, #0]
 81076fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 81076fe:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8107700:	68fb      	ldr	r3, [r7, #12]
 8107702:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8107706:	2b00      	cmp	r3, #0
 8107708:	d00f      	beq.n	810772a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 810770a:	687b      	ldr	r3, [r7, #4]
 810770c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107710:	f043 0201 	orr.w	r2, r3, #1
 8107714:	687b      	ldr	r3, [r7, #4]
 8107716:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 810771a:	687b      	ldr	r3, [r7, #4]
 810771c:	681b      	ldr	r3, [r3, #0]
 810771e:	699a      	ldr	r2, [r3, #24]
 8107720:	687b      	ldr	r3, [r7, #4]
 8107722:	681b      	ldr	r3, [r3, #0]
 8107724:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8107728:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 810772a:	68fb      	ldr	r3, [r7, #12]
 810772c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107730:	2b00      	cmp	r3, #0
 8107732:	d00f      	beq.n	8107754 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8107734:	687b      	ldr	r3, [r7, #4]
 8107736:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810773a:	f043 0208 	orr.w	r2, r3, #8
 810773e:	687b      	ldr	r3, [r7, #4]
 8107740:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8107744:	687b      	ldr	r3, [r7, #4]
 8107746:	681b      	ldr	r3, [r3, #0]
 8107748:	699a      	ldr	r2, [r3, #24]
 810774a:	687b      	ldr	r3, [r7, #4]
 810774c:	681b      	ldr	r3, [r3, #0]
 810774e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8107752:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8107754:	687b      	ldr	r3, [r7, #4]
 8107756:	2200      	movs	r2, #0
 8107758:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 810775c:	687b      	ldr	r3, [r7, #4]
 810775e:	2200      	movs	r2, #0
 8107760:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8107764:	bf00      	nop
 8107766:	3714      	adds	r7, #20
 8107768:	46bd      	mov	sp, r7
 810776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810776e:	4770      	bx	lr

08107770 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8107770:	b480      	push	{r7}
 8107772:	b085      	sub	sp, #20
 8107774:	af00      	add	r7, sp, #0
 8107776:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8107778:	687b      	ldr	r3, [r7, #4]
 810777a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810777c:	095b      	lsrs	r3, r3, #5
 810777e:	3301      	adds	r3, #1
 8107780:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8107782:	687b      	ldr	r3, [r7, #4]
 8107784:	68db      	ldr	r3, [r3, #12]
 8107786:	3301      	adds	r3, #1
 8107788:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 810778a:	68bb      	ldr	r3, [r7, #8]
 810778c:	3307      	adds	r3, #7
 810778e:	08db      	lsrs	r3, r3, #3
 8107790:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8107792:	68bb      	ldr	r3, [r7, #8]
 8107794:	68fa      	ldr	r2, [r7, #12]
 8107796:	fb02 f303 	mul.w	r3, r2, r3
}
 810779a:	4618      	mov	r0, r3
 810779c:	3714      	adds	r7, #20
 810779e:	46bd      	mov	sp, r7
 81077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81077a4:	4770      	bx	lr

081077a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 81077a6:	b580      	push	{r7, lr}
 81077a8:	b082      	sub	sp, #8
 81077aa:	af00      	add	r7, sp, #0
 81077ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81077ae:	687b      	ldr	r3, [r7, #4]
 81077b0:	2b00      	cmp	r3, #0
 81077b2:	d101      	bne.n	81077b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 81077b4:	2301      	movs	r3, #1
 81077b6:	e049      	b.n	810784c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81077b8:	687b      	ldr	r3, [r7, #4]
 81077ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81077be:	b2db      	uxtb	r3, r3
 81077c0:	2b00      	cmp	r3, #0
 81077c2:	d106      	bne.n	81077d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81077c4:	687b      	ldr	r3, [r7, #4]
 81077c6:	2200      	movs	r2, #0
 81077c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 81077cc:	6878      	ldr	r0, [r7, #4]
 81077ce:	f000 f841 	bl	8107854 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81077d2:	687b      	ldr	r3, [r7, #4]
 81077d4:	2202      	movs	r2, #2
 81077d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81077da:	687b      	ldr	r3, [r7, #4]
 81077dc:	681a      	ldr	r2, [r3, #0]
 81077de:	687b      	ldr	r3, [r7, #4]
 81077e0:	3304      	adds	r3, #4
 81077e2:	4619      	mov	r1, r3
 81077e4:	4610      	mov	r0, r2
 81077e6:	f000 f9bd 	bl	8107b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81077ea:	687b      	ldr	r3, [r7, #4]
 81077ec:	2201      	movs	r2, #1
 81077ee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81077f2:	687b      	ldr	r3, [r7, #4]
 81077f4:	2201      	movs	r2, #1
 81077f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81077fa:	687b      	ldr	r3, [r7, #4]
 81077fc:	2201      	movs	r2, #1
 81077fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8107802:	687b      	ldr	r3, [r7, #4]
 8107804:	2201      	movs	r2, #1
 8107806:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810780a:	687b      	ldr	r3, [r7, #4]
 810780c:	2201      	movs	r2, #1
 810780e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8107812:	687b      	ldr	r3, [r7, #4]
 8107814:	2201      	movs	r2, #1
 8107816:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810781a:	687b      	ldr	r3, [r7, #4]
 810781c:	2201      	movs	r2, #1
 810781e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8107822:	687b      	ldr	r3, [r7, #4]
 8107824:	2201      	movs	r2, #1
 8107826:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810782a:	687b      	ldr	r3, [r7, #4]
 810782c:	2201      	movs	r2, #1
 810782e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8107832:	687b      	ldr	r3, [r7, #4]
 8107834:	2201      	movs	r2, #1
 8107836:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810783a:	687b      	ldr	r3, [r7, #4]
 810783c:	2201      	movs	r2, #1
 810783e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8107842:	687b      	ldr	r3, [r7, #4]
 8107844:	2201      	movs	r2, #1
 8107846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810784a:	2300      	movs	r3, #0
}
 810784c:	4618      	mov	r0, r3
 810784e:	3708      	adds	r7, #8
 8107850:	46bd      	mov	sp, r7
 8107852:	bd80      	pop	{r7, pc}

08107854 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8107854:	b480      	push	{r7}
 8107856:	b083      	sub	sp, #12
 8107858:	af00      	add	r7, sp, #0
 810785a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 810785c:	bf00      	nop
 810785e:	370c      	adds	r7, #12
 8107860:	46bd      	mov	sp, r7
 8107862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107866:	4770      	bx	lr

08107868 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8107868:	b480      	push	{r7}
 810786a:	b085      	sub	sp, #20
 810786c:	af00      	add	r7, sp, #0
 810786e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8107870:	687b      	ldr	r3, [r7, #4]
 8107872:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8107876:	b2db      	uxtb	r3, r3
 8107878:	2b01      	cmp	r3, #1
 810787a:	d001      	beq.n	8107880 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 810787c:	2301      	movs	r3, #1
 810787e:	e021      	b.n	81078c4 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8107880:	687b      	ldr	r3, [r7, #4]
 8107882:	2202      	movs	r2, #2
 8107884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8107888:	687b      	ldr	r3, [r7, #4]
 810788a:	681b      	ldr	r3, [r3, #0]
 810788c:	68da      	ldr	r2, [r3, #12]
 810788e:	687b      	ldr	r3, [r7, #4]
 8107890:	681b      	ldr	r3, [r3, #0]
 8107892:	f042 0201 	orr.w	r2, r2, #1
 8107896:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8107898:	687b      	ldr	r3, [r7, #4]
 810789a:	681b      	ldr	r3, [r3, #0]
 810789c:	689a      	ldr	r2, [r3, #8]
 810789e:	4b0c      	ldr	r3, [pc, #48]	; (81078d0 <HAL_TIM_Base_Start_IT+0x68>)
 81078a0:	4013      	ands	r3, r2
 81078a2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81078a4:	68fb      	ldr	r3, [r7, #12]
 81078a6:	2b06      	cmp	r3, #6
 81078a8:	d00b      	beq.n	81078c2 <HAL_TIM_Base_Start_IT+0x5a>
 81078aa:	68fb      	ldr	r3, [r7, #12]
 81078ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81078b0:	d007      	beq.n	81078c2 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 81078b2:	687b      	ldr	r3, [r7, #4]
 81078b4:	681b      	ldr	r3, [r3, #0]
 81078b6:	681a      	ldr	r2, [r3, #0]
 81078b8:	687b      	ldr	r3, [r7, #4]
 81078ba:	681b      	ldr	r3, [r3, #0]
 81078bc:	f042 0201 	orr.w	r2, r2, #1
 81078c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 81078c2:	2300      	movs	r3, #0
}
 81078c4:	4618      	mov	r0, r3
 81078c6:	3714      	adds	r7, #20
 81078c8:	46bd      	mov	sp, r7
 81078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81078ce:	4770      	bx	lr
 81078d0:	00010007 	.word	0x00010007

081078d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 81078d4:	b580      	push	{r7, lr}
 81078d6:	b082      	sub	sp, #8
 81078d8:	af00      	add	r7, sp, #0
 81078da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 81078dc:	687b      	ldr	r3, [r7, #4]
 81078de:	681b      	ldr	r3, [r3, #0]
 81078e0:	691b      	ldr	r3, [r3, #16]
 81078e2:	f003 0302 	and.w	r3, r3, #2
 81078e6:	2b02      	cmp	r3, #2
 81078e8:	d122      	bne.n	8107930 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 81078ea:	687b      	ldr	r3, [r7, #4]
 81078ec:	681b      	ldr	r3, [r3, #0]
 81078ee:	68db      	ldr	r3, [r3, #12]
 81078f0:	f003 0302 	and.w	r3, r3, #2
 81078f4:	2b02      	cmp	r3, #2
 81078f6:	d11b      	bne.n	8107930 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 81078f8:	687b      	ldr	r3, [r7, #4]
 81078fa:	681b      	ldr	r3, [r3, #0]
 81078fc:	f06f 0202 	mvn.w	r2, #2
 8107900:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8107902:	687b      	ldr	r3, [r7, #4]
 8107904:	2201      	movs	r2, #1
 8107906:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8107908:	687b      	ldr	r3, [r7, #4]
 810790a:	681b      	ldr	r3, [r3, #0]
 810790c:	699b      	ldr	r3, [r3, #24]
 810790e:	f003 0303 	and.w	r3, r3, #3
 8107912:	2b00      	cmp	r3, #0
 8107914:	d003      	beq.n	810791e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8107916:	6878      	ldr	r0, [r7, #4]
 8107918:	f000 f905 	bl	8107b26 <HAL_TIM_IC_CaptureCallback>
 810791c:	e005      	b.n	810792a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 810791e:	6878      	ldr	r0, [r7, #4]
 8107920:	f000 f8f7 	bl	8107b12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8107924:	6878      	ldr	r0, [r7, #4]
 8107926:	f000 f908 	bl	8107b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810792a:	687b      	ldr	r3, [r7, #4]
 810792c:	2200      	movs	r2, #0
 810792e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8107930:	687b      	ldr	r3, [r7, #4]
 8107932:	681b      	ldr	r3, [r3, #0]
 8107934:	691b      	ldr	r3, [r3, #16]
 8107936:	f003 0304 	and.w	r3, r3, #4
 810793a:	2b04      	cmp	r3, #4
 810793c:	d122      	bne.n	8107984 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 810793e:	687b      	ldr	r3, [r7, #4]
 8107940:	681b      	ldr	r3, [r3, #0]
 8107942:	68db      	ldr	r3, [r3, #12]
 8107944:	f003 0304 	and.w	r3, r3, #4
 8107948:	2b04      	cmp	r3, #4
 810794a:	d11b      	bne.n	8107984 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 810794c:	687b      	ldr	r3, [r7, #4]
 810794e:	681b      	ldr	r3, [r3, #0]
 8107950:	f06f 0204 	mvn.w	r2, #4
 8107954:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8107956:	687b      	ldr	r3, [r7, #4]
 8107958:	2202      	movs	r2, #2
 810795a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 810795c:	687b      	ldr	r3, [r7, #4]
 810795e:	681b      	ldr	r3, [r3, #0]
 8107960:	699b      	ldr	r3, [r3, #24]
 8107962:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8107966:	2b00      	cmp	r3, #0
 8107968:	d003      	beq.n	8107972 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810796a:	6878      	ldr	r0, [r7, #4]
 810796c:	f000 f8db 	bl	8107b26 <HAL_TIM_IC_CaptureCallback>
 8107970:	e005      	b.n	810797e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8107972:	6878      	ldr	r0, [r7, #4]
 8107974:	f000 f8cd 	bl	8107b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8107978:	6878      	ldr	r0, [r7, #4]
 810797a:	f000 f8de 	bl	8107b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810797e:	687b      	ldr	r3, [r7, #4]
 8107980:	2200      	movs	r2, #0
 8107982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8107984:	687b      	ldr	r3, [r7, #4]
 8107986:	681b      	ldr	r3, [r3, #0]
 8107988:	691b      	ldr	r3, [r3, #16]
 810798a:	f003 0308 	and.w	r3, r3, #8
 810798e:	2b08      	cmp	r3, #8
 8107990:	d122      	bne.n	81079d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8107992:	687b      	ldr	r3, [r7, #4]
 8107994:	681b      	ldr	r3, [r3, #0]
 8107996:	68db      	ldr	r3, [r3, #12]
 8107998:	f003 0308 	and.w	r3, r3, #8
 810799c:	2b08      	cmp	r3, #8
 810799e:	d11b      	bne.n	81079d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 81079a0:	687b      	ldr	r3, [r7, #4]
 81079a2:	681b      	ldr	r3, [r3, #0]
 81079a4:	f06f 0208 	mvn.w	r2, #8
 81079a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 81079aa:	687b      	ldr	r3, [r7, #4]
 81079ac:	2204      	movs	r2, #4
 81079ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 81079b0:	687b      	ldr	r3, [r7, #4]
 81079b2:	681b      	ldr	r3, [r3, #0]
 81079b4:	69db      	ldr	r3, [r3, #28]
 81079b6:	f003 0303 	and.w	r3, r3, #3
 81079ba:	2b00      	cmp	r3, #0
 81079bc:	d003      	beq.n	81079c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81079be:	6878      	ldr	r0, [r7, #4]
 81079c0:	f000 f8b1 	bl	8107b26 <HAL_TIM_IC_CaptureCallback>
 81079c4:	e005      	b.n	81079d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81079c6:	6878      	ldr	r0, [r7, #4]
 81079c8:	f000 f8a3 	bl	8107b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81079cc:	6878      	ldr	r0, [r7, #4]
 81079ce:	f000 f8b4 	bl	8107b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81079d2:	687b      	ldr	r3, [r7, #4]
 81079d4:	2200      	movs	r2, #0
 81079d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 81079d8:	687b      	ldr	r3, [r7, #4]
 81079da:	681b      	ldr	r3, [r3, #0]
 81079dc:	691b      	ldr	r3, [r3, #16]
 81079de:	f003 0310 	and.w	r3, r3, #16
 81079e2:	2b10      	cmp	r3, #16
 81079e4:	d122      	bne.n	8107a2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 81079e6:	687b      	ldr	r3, [r7, #4]
 81079e8:	681b      	ldr	r3, [r3, #0]
 81079ea:	68db      	ldr	r3, [r3, #12]
 81079ec:	f003 0310 	and.w	r3, r3, #16
 81079f0:	2b10      	cmp	r3, #16
 81079f2:	d11b      	bne.n	8107a2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 81079f4:	687b      	ldr	r3, [r7, #4]
 81079f6:	681b      	ldr	r3, [r3, #0]
 81079f8:	f06f 0210 	mvn.w	r2, #16
 81079fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 81079fe:	687b      	ldr	r3, [r7, #4]
 8107a00:	2208      	movs	r2, #8
 8107a02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8107a04:	687b      	ldr	r3, [r7, #4]
 8107a06:	681b      	ldr	r3, [r3, #0]
 8107a08:	69db      	ldr	r3, [r3, #28]
 8107a0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8107a0e:	2b00      	cmp	r3, #0
 8107a10:	d003      	beq.n	8107a1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8107a12:	6878      	ldr	r0, [r7, #4]
 8107a14:	f000 f887 	bl	8107b26 <HAL_TIM_IC_CaptureCallback>
 8107a18:	e005      	b.n	8107a26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8107a1a:	6878      	ldr	r0, [r7, #4]
 8107a1c:	f000 f879 	bl	8107b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8107a20:	6878      	ldr	r0, [r7, #4]
 8107a22:	f000 f88a 	bl	8107b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8107a26:	687b      	ldr	r3, [r7, #4]
 8107a28:	2200      	movs	r2, #0
 8107a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8107a2c:	687b      	ldr	r3, [r7, #4]
 8107a2e:	681b      	ldr	r3, [r3, #0]
 8107a30:	691b      	ldr	r3, [r3, #16]
 8107a32:	f003 0301 	and.w	r3, r3, #1
 8107a36:	2b01      	cmp	r3, #1
 8107a38:	d10e      	bne.n	8107a58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8107a3a:	687b      	ldr	r3, [r7, #4]
 8107a3c:	681b      	ldr	r3, [r3, #0]
 8107a3e:	68db      	ldr	r3, [r3, #12]
 8107a40:	f003 0301 	and.w	r3, r3, #1
 8107a44:	2b01      	cmp	r3, #1
 8107a46:	d107      	bne.n	8107a58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8107a48:	687b      	ldr	r3, [r7, #4]
 8107a4a:	681b      	ldr	r3, [r3, #0]
 8107a4c:	f06f 0201 	mvn.w	r2, #1
 8107a50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8107a52:	6878      	ldr	r0, [r7, #4]
 8107a54:	f7f9 fea6 	bl	81017a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8107a58:	687b      	ldr	r3, [r7, #4]
 8107a5a:	681b      	ldr	r3, [r3, #0]
 8107a5c:	691b      	ldr	r3, [r3, #16]
 8107a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8107a62:	2b80      	cmp	r3, #128	; 0x80
 8107a64:	d10e      	bne.n	8107a84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8107a66:	687b      	ldr	r3, [r7, #4]
 8107a68:	681b      	ldr	r3, [r3, #0]
 8107a6a:	68db      	ldr	r3, [r3, #12]
 8107a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8107a70:	2b80      	cmp	r3, #128	; 0x80
 8107a72:	d107      	bne.n	8107a84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8107a74:	687b      	ldr	r3, [r7, #4]
 8107a76:	681b      	ldr	r3, [r3, #0]
 8107a78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8107a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8107a7e:	6878      	ldr	r0, [r7, #4]
 8107a80:	f000 f914 	bl	8107cac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8107a84:	687b      	ldr	r3, [r7, #4]
 8107a86:	681b      	ldr	r3, [r3, #0]
 8107a88:	691b      	ldr	r3, [r3, #16]
 8107a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107a8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107a92:	d10e      	bne.n	8107ab2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8107a94:	687b      	ldr	r3, [r7, #4]
 8107a96:	681b      	ldr	r3, [r3, #0]
 8107a98:	68db      	ldr	r3, [r3, #12]
 8107a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8107a9e:	2b80      	cmp	r3, #128	; 0x80
 8107aa0:	d107      	bne.n	8107ab2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8107aa2:	687b      	ldr	r3, [r7, #4]
 8107aa4:	681b      	ldr	r3, [r3, #0]
 8107aa6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8107aaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8107aac:	6878      	ldr	r0, [r7, #4]
 8107aae:	f000 f907 	bl	8107cc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8107ab2:	687b      	ldr	r3, [r7, #4]
 8107ab4:	681b      	ldr	r3, [r3, #0]
 8107ab6:	691b      	ldr	r3, [r3, #16]
 8107ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107abc:	2b40      	cmp	r3, #64	; 0x40
 8107abe:	d10e      	bne.n	8107ade <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8107ac0:	687b      	ldr	r3, [r7, #4]
 8107ac2:	681b      	ldr	r3, [r3, #0]
 8107ac4:	68db      	ldr	r3, [r3, #12]
 8107ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107aca:	2b40      	cmp	r3, #64	; 0x40
 8107acc:	d107      	bne.n	8107ade <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8107ace:	687b      	ldr	r3, [r7, #4]
 8107ad0:	681b      	ldr	r3, [r3, #0]
 8107ad2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8107ad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8107ad8:	6878      	ldr	r0, [r7, #4]
 8107ada:	f000 f838 	bl	8107b4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8107ade:	687b      	ldr	r3, [r7, #4]
 8107ae0:	681b      	ldr	r3, [r3, #0]
 8107ae2:	691b      	ldr	r3, [r3, #16]
 8107ae4:	f003 0320 	and.w	r3, r3, #32
 8107ae8:	2b20      	cmp	r3, #32
 8107aea:	d10e      	bne.n	8107b0a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8107aec:	687b      	ldr	r3, [r7, #4]
 8107aee:	681b      	ldr	r3, [r3, #0]
 8107af0:	68db      	ldr	r3, [r3, #12]
 8107af2:	f003 0320 	and.w	r3, r3, #32
 8107af6:	2b20      	cmp	r3, #32
 8107af8:	d107      	bne.n	8107b0a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8107afa:	687b      	ldr	r3, [r7, #4]
 8107afc:	681b      	ldr	r3, [r3, #0]
 8107afe:	f06f 0220 	mvn.w	r2, #32
 8107b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8107b04:	6878      	ldr	r0, [r7, #4]
 8107b06:	f000 f8c7 	bl	8107c98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8107b0a:	bf00      	nop
 8107b0c:	3708      	adds	r7, #8
 8107b0e:	46bd      	mov	sp, r7
 8107b10:	bd80      	pop	{r7, pc}

08107b12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8107b12:	b480      	push	{r7}
 8107b14:	b083      	sub	sp, #12
 8107b16:	af00      	add	r7, sp, #0
 8107b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8107b1a:	bf00      	nop
 8107b1c:	370c      	adds	r7, #12
 8107b1e:	46bd      	mov	sp, r7
 8107b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b24:	4770      	bx	lr

08107b26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8107b26:	b480      	push	{r7}
 8107b28:	b083      	sub	sp, #12
 8107b2a:	af00      	add	r7, sp, #0
 8107b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8107b2e:	bf00      	nop
 8107b30:	370c      	adds	r7, #12
 8107b32:	46bd      	mov	sp, r7
 8107b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b38:	4770      	bx	lr

08107b3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8107b3a:	b480      	push	{r7}
 8107b3c:	b083      	sub	sp, #12
 8107b3e:	af00      	add	r7, sp, #0
 8107b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8107b42:	bf00      	nop
 8107b44:	370c      	adds	r7, #12
 8107b46:	46bd      	mov	sp, r7
 8107b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b4c:	4770      	bx	lr

08107b4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8107b4e:	b480      	push	{r7}
 8107b50:	b083      	sub	sp, #12
 8107b52:	af00      	add	r7, sp, #0
 8107b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8107b56:	bf00      	nop
 8107b58:	370c      	adds	r7, #12
 8107b5a:	46bd      	mov	sp, r7
 8107b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b60:	4770      	bx	lr
	...

08107b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8107b64:	b480      	push	{r7}
 8107b66:	b085      	sub	sp, #20
 8107b68:	af00      	add	r7, sp, #0
 8107b6a:	6078      	str	r0, [r7, #4]
 8107b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8107b6e:	687b      	ldr	r3, [r7, #4]
 8107b70:	681b      	ldr	r3, [r3, #0]
 8107b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8107b74:	687b      	ldr	r3, [r7, #4]
 8107b76:	4a40      	ldr	r2, [pc, #256]	; (8107c78 <TIM_Base_SetConfig+0x114>)
 8107b78:	4293      	cmp	r3, r2
 8107b7a:	d013      	beq.n	8107ba4 <TIM_Base_SetConfig+0x40>
 8107b7c:	687b      	ldr	r3, [r7, #4]
 8107b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8107b82:	d00f      	beq.n	8107ba4 <TIM_Base_SetConfig+0x40>
 8107b84:	687b      	ldr	r3, [r7, #4]
 8107b86:	4a3d      	ldr	r2, [pc, #244]	; (8107c7c <TIM_Base_SetConfig+0x118>)
 8107b88:	4293      	cmp	r3, r2
 8107b8a:	d00b      	beq.n	8107ba4 <TIM_Base_SetConfig+0x40>
 8107b8c:	687b      	ldr	r3, [r7, #4]
 8107b8e:	4a3c      	ldr	r2, [pc, #240]	; (8107c80 <TIM_Base_SetConfig+0x11c>)
 8107b90:	4293      	cmp	r3, r2
 8107b92:	d007      	beq.n	8107ba4 <TIM_Base_SetConfig+0x40>
 8107b94:	687b      	ldr	r3, [r7, #4]
 8107b96:	4a3b      	ldr	r2, [pc, #236]	; (8107c84 <TIM_Base_SetConfig+0x120>)
 8107b98:	4293      	cmp	r3, r2
 8107b9a:	d003      	beq.n	8107ba4 <TIM_Base_SetConfig+0x40>
 8107b9c:	687b      	ldr	r3, [r7, #4]
 8107b9e:	4a3a      	ldr	r2, [pc, #232]	; (8107c88 <TIM_Base_SetConfig+0x124>)
 8107ba0:	4293      	cmp	r3, r2
 8107ba2:	d108      	bne.n	8107bb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8107ba4:	68fb      	ldr	r3, [r7, #12]
 8107ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107baa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8107bac:	683b      	ldr	r3, [r7, #0]
 8107bae:	685b      	ldr	r3, [r3, #4]
 8107bb0:	68fa      	ldr	r2, [r7, #12]
 8107bb2:	4313      	orrs	r3, r2
 8107bb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8107bb6:	687b      	ldr	r3, [r7, #4]
 8107bb8:	4a2f      	ldr	r2, [pc, #188]	; (8107c78 <TIM_Base_SetConfig+0x114>)
 8107bba:	4293      	cmp	r3, r2
 8107bbc:	d01f      	beq.n	8107bfe <TIM_Base_SetConfig+0x9a>
 8107bbe:	687b      	ldr	r3, [r7, #4]
 8107bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8107bc4:	d01b      	beq.n	8107bfe <TIM_Base_SetConfig+0x9a>
 8107bc6:	687b      	ldr	r3, [r7, #4]
 8107bc8:	4a2c      	ldr	r2, [pc, #176]	; (8107c7c <TIM_Base_SetConfig+0x118>)
 8107bca:	4293      	cmp	r3, r2
 8107bcc:	d017      	beq.n	8107bfe <TIM_Base_SetConfig+0x9a>
 8107bce:	687b      	ldr	r3, [r7, #4]
 8107bd0:	4a2b      	ldr	r2, [pc, #172]	; (8107c80 <TIM_Base_SetConfig+0x11c>)
 8107bd2:	4293      	cmp	r3, r2
 8107bd4:	d013      	beq.n	8107bfe <TIM_Base_SetConfig+0x9a>
 8107bd6:	687b      	ldr	r3, [r7, #4]
 8107bd8:	4a2a      	ldr	r2, [pc, #168]	; (8107c84 <TIM_Base_SetConfig+0x120>)
 8107bda:	4293      	cmp	r3, r2
 8107bdc:	d00f      	beq.n	8107bfe <TIM_Base_SetConfig+0x9a>
 8107bde:	687b      	ldr	r3, [r7, #4]
 8107be0:	4a29      	ldr	r2, [pc, #164]	; (8107c88 <TIM_Base_SetConfig+0x124>)
 8107be2:	4293      	cmp	r3, r2
 8107be4:	d00b      	beq.n	8107bfe <TIM_Base_SetConfig+0x9a>
 8107be6:	687b      	ldr	r3, [r7, #4]
 8107be8:	4a28      	ldr	r2, [pc, #160]	; (8107c8c <TIM_Base_SetConfig+0x128>)
 8107bea:	4293      	cmp	r3, r2
 8107bec:	d007      	beq.n	8107bfe <TIM_Base_SetConfig+0x9a>
 8107bee:	687b      	ldr	r3, [r7, #4]
 8107bf0:	4a27      	ldr	r2, [pc, #156]	; (8107c90 <TIM_Base_SetConfig+0x12c>)
 8107bf2:	4293      	cmp	r3, r2
 8107bf4:	d003      	beq.n	8107bfe <TIM_Base_SetConfig+0x9a>
 8107bf6:	687b      	ldr	r3, [r7, #4]
 8107bf8:	4a26      	ldr	r2, [pc, #152]	; (8107c94 <TIM_Base_SetConfig+0x130>)
 8107bfa:	4293      	cmp	r3, r2
 8107bfc:	d108      	bne.n	8107c10 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8107bfe:	68fb      	ldr	r3, [r7, #12]
 8107c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107c04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8107c06:	683b      	ldr	r3, [r7, #0]
 8107c08:	68db      	ldr	r3, [r3, #12]
 8107c0a:	68fa      	ldr	r2, [r7, #12]
 8107c0c:	4313      	orrs	r3, r2
 8107c0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8107c10:	68fb      	ldr	r3, [r7, #12]
 8107c12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8107c16:	683b      	ldr	r3, [r7, #0]
 8107c18:	695b      	ldr	r3, [r3, #20]
 8107c1a:	4313      	orrs	r3, r2
 8107c1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8107c1e:	687b      	ldr	r3, [r7, #4]
 8107c20:	68fa      	ldr	r2, [r7, #12]
 8107c22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8107c24:	683b      	ldr	r3, [r7, #0]
 8107c26:	689a      	ldr	r2, [r3, #8]
 8107c28:	687b      	ldr	r3, [r7, #4]
 8107c2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8107c2c:	683b      	ldr	r3, [r7, #0]
 8107c2e:	681a      	ldr	r2, [r3, #0]
 8107c30:	687b      	ldr	r3, [r7, #4]
 8107c32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8107c34:	687b      	ldr	r3, [r7, #4]
 8107c36:	4a10      	ldr	r2, [pc, #64]	; (8107c78 <TIM_Base_SetConfig+0x114>)
 8107c38:	4293      	cmp	r3, r2
 8107c3a:	d00f      	beq.n	8107c5c <TIM_Base_SetConfig+0xf8>
 8107c3c:	687b      	ldr	r3, [r7, #4]
 8107c3e:	4a12      	ldr	r2, [pc, #72]	; (8107c88 <TIM_Base_SetConfig+0x124>)
 8107c40:	4293      	cmp	r3, r2
 8107c42:	d00b      	beq.n	8107c5c <TIM_Base_SetConfig+0xf8>
 8107c44:	687b      	ldr	r3, [r7, #4]
 8107c46:	4a11      	ldr	r2, [pc, #68]	; (8107c8c <TIM_Base_SetConfig+0x128>)
 8107c48:	4293      	cmp	r3, r2
 8107c4a:	d007      	beq.n	8107c5c <TIM_Base_SetConfig+0xf8>
 8107c4c:	687b      	ldr	r3, [r7, #4]
 8107c4e:	4a10      	ldr	r2, [pc, #64]	; (8107c90 <TIM_Base_SetConfig+0x12c>)
 8107c50:	4293      	cmp	r3, r2
 8107c52:	d003      	beq.n	8107c5c <TIM_Base_SetConfig+0xf8>
 8107c54:	687b      	ldr	r3, [r7, #4]
 8107c56:	4a0f      	ldr	r2, [pc, #60]	; (8107c94 <TIM_Base_SetConfig+0x130>)
 8107c58:	4293      	cmp	r3, r2
 8107c5a:	d103      	bne.n	8107c64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8107c5c:	683b      	ldr	r3, [r7, #0]
 8107c5e:	691a      	ldr	r2, [r3, #16]
 8107c60:	687b      	ldr	r3, [r7, #4]
 8107c62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8107c64:	687b      	ldr	r3, [r7, #4]
 8107c66:	2201      	movs	r2, #1
 8107c68:	615a      	str	r2, [r3, #20]
}
 8107c6a:	bf00      	nop
 8107c6c:	3714      	adds	r7, #20
 8107c6e:	46bd      	mov	sp, r7
 8107c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c74:	4770      	bx	lr
 8107c76:	bf00      	nop
 8107c78:	40010000 	.word	0x40010000
 8107c7c:	40000400 	.word	0x40000400
 8107c80:	40000800 	.word	0x40000800
 8107c84:	40000c00 	.word	0x40000c00
 8107c88:	40010400 	.word	0x40010400
 8107c8c:	40014000 	.word	0x40014000
 8107c90:	40014400 	.word	0x40014400
 8107c94:	40014800 	.word	0x40014800

08107c98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8107c98:	b480      	push	{r7}
 8107c9a:	b083      	sub	sp, #12
 8107c9c:	af00      	add	r7, sp, #0
 8107c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8107ca0:	bf00      	nop
 8107ca2:	370c      	adds	r7, #12
 8107ca4:	46bd      	mov	sp, r7
 8107ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107caa:	4770      	bx	lr

08107cac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8107cac:	b480      	push	{r7}
 8107cae:	b083      	sub	sp, #12
 8107cb0:	af00      	add	r7, sp, #0
 8107cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8107cb4:	bf00      	nop
 8107cb6:	370c      	adds	r7, #12
 8107cb8:	46bd      	mov	sp, r7
 8107cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cbe:	4770      	bx	lr

08107cc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8107cc0:	b480      	push	{r7}
 8107cc2:	b083      	sub	sp, #12
 8107cc4:	af00      	add	r7, sp, #0
 8107cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8107cc8:	bf00      	nop
 8107cca:	370c      	adds	r7, #12
 8107ccc:	46bd      	mov	sp, r7
 8107cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cd2:	4770      	bx	lr

08107cd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8107cd4:	b580      	push	{r7, lr}
 8107cd6:	b082      	sub	sp, #8
 8107cd8:	af00      	add	r7, sp, #0
 8107cda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8107cdc:	687b      	ldr	r3, [r7, #4]
 8107cde:	2b00      	cmp	r3, #0
 8107ce0:	d101      	bne.n	8107ce6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8107ce2:	2301      	movs	r3, #1
 8107ce4:	e042      	b.n	8107d6c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8107ce6:	687b      	ldr	r3, [r7, #4]
 8107ce8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8107cec:	2b00      	cmp	r3, #0
 8107cee:	d106      	bne.n	8107cfe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8107cf0:	687b      	ldr	r3, [r7, #4]
 8107cf2:	2200      	movs	r2, #0
 8107cf4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8107cf8:	6878      	ldr	r0, [r7, #4]
 8107cfa:	f7fa f9b9 	bl	8102070 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8107cfe:	687b      	ldr	r3, [r7, #4]
 8107d00:	2224      	movs	r2, #36	; 0x24
 8107d02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8107d06:	687b      	ldr	r3, [r7, #4]
 8107d08:	681b      	ldr	r3, [r3, #0]
 8107d0a:	681a      	ldr	r2, [r3, #0]
 8107d0c:	687b      	ldr	r3, [r7, #4]
 8107d0e:	681b      	ldr	r3, [r3, #0]
 8107d10:	f022 0201 	bic.w	r2, r2, #1
 8107d14:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8107d16:	6878      	ldr	r0, [r7, #4]
 8107d18:	f000 f968 	bl	8107fec <UART_SetConfig>
 8107d1c:	4603      	mov	r3, r0
 8107d1e:	2b01      	cmp	r3, #1
 8107d20:	d101      	bne.n	8107d26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8107d22:	2301      	movs	r3, #1
 8107d24:	e022      	b.n	8107d6c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8107d26:	687b      	ldr	r3, [r7, #4]
 8107d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107d2a:	2b00      	cmp	r3, #0
 8107d2c:	d002      	beq.n	8107d34 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8107d2e:	6878      	ldr	r0, [r7, #4]
 8107d30:	f000 ff0c 	bl	8108b4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8107d34:	687b      	ldr	r3, [r7, #4]
 8107d36:	681b      	ldr	r3, [r3, #0]
 8107d38:	685a      	ldr	r2, [r3, #4]
 8107d3a:	687b      	ldr	r3, [r7, #4]
 8107d3c:	681b      	ldr	r3, [r3, #0]
 8107d3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8107d42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8107d44:	687b      	ldr	r3, [r7, #4]
 8107d46:	681b      	ldr	r3, [r3, #0]
 8107d48:	689a      	ldr	r2, [r3, #8]
 8107d4a:	687b      	ldr	r3, [r7, #4]
 8107d4c:	681b      	ldr	r3, [r3, #0]
 8107d4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8107d52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8107d54:	687b      	ldr	r3, [r7, #4]
 8107d56:	681b      	ldr	r3, [r3, #0]
 8107d58:	681a      	ldr	r2, [r3, #0]
 8107d5a:	687b      	ldr	r3, [r7, #4]
 8107d5c:	681b      	ldr	r3, [r3, #0]
 8107d5e:	f042 0201 	orr.w	r2, r2, #1
 8107d62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8107d64:	6878      	ldr	r0, [r7, #4]
 8107d66:	f000 ff93 	bl	8108c90 <UART_CheckIdleState>
 8107d6a:	4603      	mov	r3, r0
}
 8107d6c:	4618      	mov	r0, r3
 8107d6e:	3708      	adds	r7, #8
 8107d70:	46bd      	mov	sp, r7
 8107d72:	bd80      	pop	{r7, pc}

08107d74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8107d74:	b580      	push	{r7, lr}
 8107d76:	b08a      	sub	sp, #40	; 0x28
 8107d78:	af02      	add	r7, sp, #8
 8107d7a:	60f8      	str	r0, [r7, #12]
 8107d7c:	60b9      	str	r1, [r7, #8]
 8107d7e:	603b      	str	r3, [r7, #0]
 8107d80:	4613      	mov	r3, r2
 8107d82:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8107d84:	68fb      	ldr	r3, [r7, #12]
 8107d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8107d8a:	2b20      	cmp	r3, #32
 8107d8c:	f040 8083 	bne.w	8107e96 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8107d90:	68bb      	ldr	r3, [r7, #8]
 8107d92:	2b00      	cmp	r3, #0
 8107d94:	d002      	beq.n	8107d9c <HAL_UART_Transmit+0x28>
 8107d96:	88fb      	ldrh	r3, [r7, #6]
 8107d98:	2b00      	cmp	r3, #0
 8107d9a:	d101      	bne.n	8107da0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8107d9c:	2301      	movs	r3, #1
 8107d9e:	e07b      	b.n	8107e98 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8107da0:	68fb      	ldr	r3, [r7, #12]
 8107da2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8107da6:	2b01      	cmp	r3, #1
 8107da8:	d101      	bne.n	8107dae <HAL_UART_Transmit+0x3a>
 8107daa:	2302      	movs	r3, #2
 8107dac:	e074      	b.n	8107e98 <HAL_UART_Transmit+0x124>
 8107dae:	68fb      	ldr	r3, [r7, #12]
 8107db0:	2201      	movs	r2, #1
 8107db2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8107db6:	68fb      	ldr	r3, [r7, #12]
 8107db8:	2200      	movs	r2, #0
 8107dba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8107dbe:	68fb      	ldr	r3, [r7, #12]
 8107dc0:	2221      	movs	r2, #33	; 0x21
 8107dc2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8107dc6:	f7fa fa9f 	bl	8102308 <HAL_GetTick>
 8107dca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8107dcc:	68fb      	ldr	r3, [r7, #12]
 8107dce:	88fa      	ldrh	r2, [r7, #6]
 8107dd0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8107dd4:	68fb      	ldr	r3, [r7, #12]
 8107dd6:	88fa      	ldrh	r2, [r7, #6]
 8107dd8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8107ddc:	68fb      	ldr	r3, [r7, #12]
 8107dde:	689b      	ldr	r3, [r3, #8]
 8107de0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107de4:	d108      	bne.n	8107df8 <HAL_UART_Transmit+0x84>
 8107de6:	68fb      	ldr	r3, [r7, #12]
 8107de8:	691b      	ldr	r3, [r3, #16]
 8107dea:	2b00      	cmp	r3, #0
 8107dec:	d104      	bne.n	8107df8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8107dee:	2300      	movs	r3, #0
 8107df0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8107df2:	68bb      	ldr	r3, [r7, #8]
 8107df4:	61bb      	str	r3, [r7, #24]
 8107df6:	e003      	b.n	8107e00 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8107df8:	68bb      	ldr	r3, [r7, #8]
 8107dfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8107dfc:	2300      	movs	r3, #0
 8107dfe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8107e00:	68fb      	ldr	r3, [r7, #12]
 8107e02:	2200      	movs	r2, #0
 8107e04:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8107e08:	e02c      	b.n	8107e64 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8107e0a:	683b      	ldr	r3, [r7, #0]
 8107e0c:	9300      	str	r3, [sp, #0]
 8107e0e:	697b      	ldr	r3, [r7, #20]
 8107e10:	2200      	movs	r2, #0
 8107e12:	2180      	movs	r1, #128	; 0x80
 8107e14:	68f8      	ldr	r0, [r7, #12]
 8107e16:	f000 ff83 	bl	8108d20 <UART_WaitOnFlagUntilTimeout>
 8107e1a:	4603      	mov	r3, r0
 8107e1c:	2b00      	cmp	r3, #0
 8107e1e:	d001      	beq.n	8107e24 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8107e20:	2303      	movs	r3, #3
 8107e22:	e039      	b.n	8107e98 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8107e24:	69fb      	ldr	r3, [r7, #28]
 8107e26:	2b00      	cmp	r3, #0
 8107e28:	d10b      	bne.n	8107e42 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8107e2a:	69bb      	ldr	r3, [r7, #24]
 8107e2c:	881b      	ldrh	r3, [r3, #0]
 8107e2e:	461a      	mov	r2, r3
 8107e30:	68fb      	ldr	r3, [r7, #12]
 8107e32:	681b      	ldr	r3, [r3, #0]
 8107e34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8107e38:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8107e3a:	69bb      	ldr	r3, [r7, #24]
 8107e3c:	3302      	adds	r3, #2
 8107e3e:	61bb      	str	r3, [r7, #24]
 8107e40:	e007      	b.n	8107e52 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8107e42:	69fb      	ldr	r3, [r7, #28]
 8107e44:	781a      	ldrb	r2, [r3, #0]
 8107e46:	68fb      	ldr	r3, [r7, #12]
 8107e48:	681b      	ldr	r3, [r3, #0]
 8107e4a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8107e4c:	69fb      	ldr	r3, [r7, #28]
 8107e4e:	3301      	adds	r3, #1
 8107e50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8107e52:	68fb      	ldr	r3, [r7, #12]
 8107e54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107e58:	b29b      	uxth	r3, r3
 8107e5a:	3b01      	subs	r3, #1
 8107e5c:	b29a      	uxth	r2, r3
 8107e5e:	68fb      	ldr	r3, [r7, #12]
 8107e60:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8107e64:	68fb      	ldr	r3, [r7, #12]
 8107e66:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107e6a:	b29b      	uxth	r3, r3
 8107e6c:	2b00      	cmp	r3, #0
 8107e6e:	d1cc      	bne.n	8107e0a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8107e70:	683b      	ldr	r3, [r7, #0]
 8107e72:	9300      	str	r3, [sp, #0]
 8107e74:	697b      	ldr	r3, [r7, #20]
 8107e76:	2200      	movs	r2, #0
 8107e78:	2140      	movs	r1, #64	; 0x40
 8107e7a:	68f8      	ldr	r0, [r7, #12]
 8107e7c:	f000 ff50 	bl	8108d20 <UART_WaitOnFlagUntilTimeout>
 8107e80:	4603      	mov	r3, r0
 8107e82:	2b00      	cmp	r3, #0
 8107e84:	d001      	beq.n	8107e8a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8107e86:	2303      	movs	r3, #3
 8107e88:	e006      	b.n	8107e98 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8107e8a:	68fb      	ldr	r3, [r7, #12]
 8107e8c:	2220      	movs	r2, #32
 8107e8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8107e92:	2300      	movs	r3, #0
 8107e94:	e000      	b.n	8107e98 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8107e96:	2302      	movs	r3, #2
  }
}
 8107e98:	4618      	mov	r0, r3
 8107e9a:	3720      	adds	r7, #32
 8107e9c:	46bd      	mov	sp, r7
 8107e9e:	bd80      	pop	{r7, pc}

08107ea0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8107ea0:	b580      	push	{r7, lr}
 8107ea2:	b084      	sub	sp, #16
 8107ea4:	af00      	add	r7, sp, #0
 8107ea6:	60f8      	str	r0, [r7, #12]
 8107ea8:	60b9      	str	r1, [r7, #8]
 8107eaa:	4613      	mov	r3, r2
 8107eac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8107eae:	68fb      	ldr	r3, [r7, #12]
 8107eb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107eb4:	2b20      	cmp	r3, #32
 8107eb6:	d170      	bne.n	8107f9a <HAL_UART_Receive_DMA+0xfa>
  {
    if ((pData == NULL) || (Size == 0U))
 8107eb8:	68bb      	ldr	r3, [r7, #8]
 8107eba:	2b00      	cmp	r3, #0
 8107ebc:	d002      	beq.n	8107ec4 <HAL_UART_Receive_DMA+0x24>
 8107ebe:	88fb      	ldrh	r3, [r7, #6]
 8107ec0:	2b00      	cmp	r3, #0
 8107ec2:	d101      	bne.n	8107ec8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8107ec4:	2301      	movs	r3, #1
 8107ec6:	e069      	b.n	8107f9c <HAL_UART_Receive_DMA+0xfc>
    }

    __HAL_LOCK(huart);
 8107ec8:	68fb      	ldr	r3, [r7, #12]
 8107eca:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8107ece:	2b01      	cmp	r3, #1
 8107ed0:	d101      	bne.n	8107ed6 <HAL_UART_Receive_DMA+0x36>
 8107ed2:	2302      	movs	r3, #2
 8107ed4:	e062      	b.n	8107f9c <HAL_UART_Receive_DMA+0xfc>
 8107ed6:	68fb      	ldr	r3, [r7, #12]
 8107ed8:	2201      	movs	r2, #1
 8107eda:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr = pData;
 8107ede:	68fb      	ldr	r3, [r7, #12]
 8107ee0:	68ba      	ldr	r2, [r7, #8]
 8107ee2:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize = Size;
 8107ee4:	68fb      	ldr	r3, [r7, #12]
 8107ee6:	88fa      	ldrh	r2, [r7, #6]
 8107ee8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8107eec:	68fb      	ldr	r3, [r7, #12]
 8107eee:	2200      	movs	r2, #0
 8107ef0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8107ef4:	68fb      	ldr	r3, [r7, #12]
 8107ef6:	2222      	movs	r2, #34	; 0x22
 8107ef8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmarx != NULL)
 8107efc:	68fb      	ldr	r3, [r7, #12]
 8107efe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107f00:	2b00      	cmp	r3, #0
 8107f02:	d02c      	beq.n	8107f5e <HAL_UART_Receive_DMA+0xbe>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8107f04:	68fb      	ldr	r3, [r7, #12]
 8107f06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107f08:	4a26      	ldr	r2, [pc, #152]	; (8107fa4 <HAL_UART_Receive_DMA+0x104>)
 8107f0a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8107f0c:	68fb      	ldr	r3, [r7, #12]
 8107f0e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107f10:	4a25      	ldr	r2, [pc, #148]	; (8107fa8 <HAL_UART_Receive_DMA+0x108>)
 8107f12:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8107f14:	68fb      	ldr	r3, [r7, #12]
 8107f16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107f18:	4a24      	ldr	r2, [pc, #144]	; (8107fac <HAL_UART_Receive_DMA+0x10c>)
 8107f1a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8107f1c:	68fb      	ldr	r3, [r7, #12]
 8107f1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107f20:	2200      	movs	r2, #0
 8107f22:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8107f24:	68fb      	ldr	r3, [r7, #12]
 8107f26:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8107f28:	68fb      	ldr	r3, [r7, #12]
 8107f2a:	681b      	ldr	r3, [r3, #0]
 8107f2c:	3324      	adds	r3, #36	; 0x24
 8107f2e:	4619      	mov	r1, r3
 8107f30:	68fb      	ldr	r3, [r7, #12]
 8107f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107f34:	461a      	mov	r2, r3
 8107f36:	88fb      	ldrh	r3, [r7, #6]
 8107f38:	f7fa fe7c 	bl	8102c34 <HAL_DMA_Start_IT>
 8107f3c:	4603      	mov	r3, r0
 8107f3e:	2b00      	cmp	r3, #0
 8107f40:	d00d      	beq.n	8107f5e <HAL_UART_Receive_DMA+0xbe>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8107f42:	68fb      	ldr	r3, [r7, #12]
 8107f44:	2210      	movs	r2, #16
 8107f46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8107f4a:	68fb      	ldr	r3, [r7, #12]
 8107f4c:	2200      	movs	r2, #0
 8107f4e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8107f52:	68fb      	ldr	r3, [r7, #12]
 8107f54:	2220      	movs	r2, #32
 8107f56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 8107f5a:	2301      	movs	r3, #1
 8107f5c:	e01e      	b.n	8107f9c <HAL_UART_Receive_DMA+0xfc>
      }
    }
    __HAL_UNLOCK(huart);
 8107f5e:	68fb      	ldr	r3, [r7, #12]
 8107f60:	2200      	movs	r2, #0
 8107f62:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8107f66:	68fb      	ldr	r3, [r7, #12]
 8107f68:	681b      	ldr	r3, [r3, #0]
 8107f6a:	681a      	ldr	r2, [r3, #0]
 8107f6c:	68fb      	ldr	r3, [r7, #12]
 8107f6e:	681b      	ldr	r3, [r3, #0]
 8107f70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8107f74:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8107f76:	68fb      	ldr	r3, [r7, #12]
 8107f78:	681b      	ldr	r3, [r3, #0]
 8107f7a:	689a      	ldr	r2, [r3, #8]
 8107f7c:	68fb      	ldr	r3, [r7, #12]
 8107f7e:	681b      	ldr	r3, [r3, #0]
 8107f80:	f042 0201 	orr.w	r2, r2, #1
 8107f84:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8107f86:	68fb      	ldr	r3, [r7, #12]
 8107f88:	681b      	ldr	r3, [r3, #0]
 8107f8a:	689a      	ldr	r2, [r3, #8]
 8107f8c:	68fb      	ldr	r3, [r7, #12]
 8107f8e:	681b      	ldr	r3, [r3, #0]
 8107f90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8107f94:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8107f96:	2300      	movs	r3, #0
 8107f98:	e000      	b.n	8107f9c <HAL_UART_Receive_DMA+0xfc>
  }
  else
  {
    return HAL_BUSY;
 8107f9a:	2302      	movs	r3, #2
  }
}
 8107f9c:	4618      	mov	r0, r3
 8107f9e:	3710      	adds	r7, #16
 8107fa0:	46bd      	mov	sp, r7
 8107fa2:	bd80      	pop	{r7, pc}
 8107fa4:	08108ea3 	.word	0x08108ea3
 8107fa8:	08108f09 	.word	0x08108f09
 8107fac:	08108f25 	.word	0x08108f25

08107fb0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8107fb0:	b480      	push	{r7}
 8107fb2:	b083      	sub	sp, #12
 8107fb4:	af00      	add	r7, sp, #0
 8107fb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8107fb8:	bf00      	nop
 8107fba:	370c      	adds	r7, #12
 8107fbc:	46bd      	mov	sp, r7
 8107fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107fc2:	4770      	bx	lr

08107fc4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8107fc4:	b480      	push	{r7}
 8107fc6:	b083      	sub	sp, #12
 8107fc8:	af00      	add	r7, sp, #0
 8107fca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8107fcc:	bf00      	nop
 8107fce:	370c      	adds	r7, #12
 8107fd0:	46bd      	mov	sp, r7
 8107fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107fd6:	4770      	bx	lr

08107fd8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8107fd8:	b480      	push	{r7}
 8107fda:	b083      	sub	sp, #12
 8107fdc:	af00      	add	r7, sp, #0
 8107fde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8107fe0:	bf00      	nop
 8107fe2:	370c      	adds	r7, #12
 8107fe4:	46bd      	mov	sp, r7
 8107fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107fea:	4770      	bx	lr

08107fec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8107fec:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8107ff0:	b08e      	sub	sp, #56	; 0x38
 8107ff2:	af00      	add	r7, sp, #0
 8107ff4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8107ff6:	2300      	movs	r3, #0
 8107ff8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8107ffc:	687b      	ldr	r3, [r7, #4]
 8107ffe:	689a      	ldr	r2, [r3, #8]
 8108000:	687b      	ldr	r3, [r7, #4]
 8108002:	691b      	ldr	r3, [r3, #16]
 8108004:	431a      	orrs	r2, r3
 8108006:	687b      	ldr	r3, [r7, #4]
 8108008:	695b      	ldr	r3, [r3, #20]
 810800a:	431a      	orrs	r2, r3
 810800c:	687b      	ldr	r3, [r7, #4]
 810800e:	69db      	ldr	r3, [r3, #28]
 8108010:	4313      	orrs	r3, r2
 8108012:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8108014:	687b      	ldr	r3, [r7, #4]
 8108016:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108018:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810801a:	4313      	orrs	r3, r2
 810801c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810801e:	687b      	ldr	r3, [r7, #4]
 8108020:	681b      	ldr	r3, [r3, #0]
 8108022:	681a      	ldr	r2, [r3, #0]
 8108024:	4bc2      	ldr	r3, [pc, #776]	; (8108330 <UART_SetConfig+0x344>)
 8108026:	4013      	ands	r3, r2
 8108028:	687a      	ldr	r2, [r7, #4]
 810802a:	6812      	ldr	r2, [r2, #0]
 810802c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 810802e:	430b      	orrs	r3, r1
 8108030:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8108032:	687b      	ldr	r3, [r7, #4]
 8108034:	681b      	ldr	r3, [r3, #0]
 8108036:	685b      	ldr	r3, [r3, #4]
 8108038:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 810803c:	687b      	ldr	r3, [r7, #4]
 810803e:	68da      	ldr	r2, [r3, #12]
 8108040:	687b      	ldr	r3, [r7, #4]
 8108042:	681b      	ldr	r3, [r3, #0]
 8108044:	430a      	orrs	r2, r1
 8108046:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8108048:	687b      	ldr	r3, [r7, #4]
 810804a:	699b      	ldr	r3, [r3, #24]
 810804c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 810804e:	687b      	ldr	r3, [r7, #4]
 8108050:	681b      	ldr	r3, [r3, #0]
 8108052:	4ab8      	ldr	r2, [pc, #736]	; (8108334 <UART_SetConfig+0x348>)
 8108054:	4293      	cmp	r3, r2
 8108056:	d004      	beq.n	8108062 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8108058:	687b      	ldr	r3, [r7, #4]
 810805a:	6a1b      	ldr	r3, [r3, #32]
 810805c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810805e:	4313      	orrs	r3, r2
 8108060:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8108062:	687b      	ldr	r3, [r7, #4]
 8108064:	681b      	ldr	r3, [r3, #0]
 8108066:	689b      	ldr	r3, [r3, #8]
 8108068:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 810806c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8108070:	687a      	ldr	r2, [r7, #4]
 8108072:	6812      	ldr	r2, [r2, #0]
 8108074:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8108076:	430b      	orrs	r3, r1
 8108078:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 810807a:	687b      	ldr	r3, [r7, #4]
 810807c:	681b      	ldr	r3, [r3, #0]
 810807e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108080:	f023 010f 	bic.w	r1, r3, #15
 8108084:	687b      	ldr	r3, [r7, #4]
 8108086:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8108088:	687b      	ldr	r3, [r7, #4]
 810808a:	681b      	ldr	r3, [r3, #0]
 810808c:	430a      	orrs	r2, r1
 810808e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8108090:	687b      	ldr	r3, [r7, #4]
 8108092:	681b      	ldr	r3, [r3, #0]
 8108094:	4aa8      	ldr	r2, [pc, #672]	; (8108338 <UART_SetConfig+0x34c>)
 8108096:	4293      	cmp	r3, r2
 8108098:	d177      	bne.n	810818a <UART_SetConfig+0x19e>
 810809a:	4ba8      	ldr	r3, [pc, #672]	; (810833c <UART_SetConfig+0x350>)
 810809c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810809e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81080a2:	2b28      	cmp	r3, #40	; 0x28
 81080a4:	d86c      	bhi.n	8108180 <UART_SetConfig+0x194>
 81080a6:	a201      	add	r2, pc, #4	; (adr r2, 81080ac <UART_SetConfig+0xc0>)
 81080a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81080ac:	08108151 	.word	0x08108151
 81080b0:	08108181 	.word	0x08108181
 81080b4:	08108181 	.word	0x08108181
 81080b8:	08108181 	.word	0x08108181
 81080bc:	08108181 	.word	0x08108181
 81080c0:	08108181 	.word	0x08108181
 81080c4:	08108181 	.word	0x08108181
 81080c8:	08108181 	.word	0x08108181
 81080cc:	08108159 	.word	0x08108159
 81080d0:	08108181 	.word	0x08108181
 81080d4:	08108181 	.word	0x08108181
 81080d8:	08108181 	.word	0x08108181
 81080dc:	08108181 	.word	0x08108181
 81080e0:	08108181 	.word	0x08108181
 81080e4:	08108181 	.word	0x08108181
 81080e8:	08108181 	.word	0x08108181
 81080ec:	08108161 	.word	0x08108161
 81080f0:	08108181 	.word	0x08108181
 81080f4:	08108181 	.word	0x08108181
 81080f8:	08108181 	.word	0x08108181
 81080fc:	08108181 	.word	0x08108181
 8108100:	08108181 	.word	0x08108181
 8108104:	08108181 	.word	0x08108181
 8108108:	08108181 	.word	0x08108181
 810810c:	08108169 	.word	0x08108169
 8108110:	08108181 	.word	0x08108181
 8108114:	08108181 	.word	0x08108181
 8108118:	08108181 	.word	0x08108181
 810811c:	08108181 	.word	0x08108181
 8108120:	08108181 	.word	0x08108181
 8108124:	08108181 	.word	0x08108181
 8108128:	08108181 	.word	0x08108181
 810812c:	08108171 	.word	0x08108171
 8108130:	08108181 	.word	0x08108181
 8108134:	08108181 	.word	0x08108181
 8108138:	08108181 	.word	0x08108181
 810813c:	08108181 	.word	0x08108181
 8108140:	08108181 	.word	0x08108181
 8108144:	08108181 	.word	0x08108181
 8108148:	08108181 	.word	0x08108181
 810814c:	08108179 	.word	0x08108179
 8108150:	2301      	movs	r3, #1
 8108152:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108156:	e231      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108158:	2304      	movs	r3, #4
 810815a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810815e:	e22d      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108160:	2308      	movs	r3, #8
 8108162:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108166:	e229      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108168:	2310      	movs	r3, #16
 810816a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810816e:	e225      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108170:	2320      	movs	r3, #32
 8108172:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108176:	e221      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108178:	2340      	movs	r3, #64	; 0x40
 810817a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810817e:	e21d      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108180:	2380      	movs	r3, #128	; 0x80
 8108182:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108186:	bf00      	nop
 8108188:	e218      	b.n	81085bc <UART_SetConfig+0x5d0>
 810818a:	687b      	ldr	r3, [r7, #4]
 810818c:	681b      	ldr	r3, [r3, #0]
 810818e:	4a6c      	ldr	r2, [pc, #432]	; (8108340 <UART_SetConfig+0x354>)
 8108190:	4293      	cmp	r3, r2
 8108192:	d132      	bne.n	81081fa <UART_SetConfig+0x20e>
 8108194:	4b69      	ldr	r3, [pc, #420]	; (810833c <UART_SetConfig+0x350>)
 8108196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108198:	f003 0307 	and.w	r3, r3, #7
 810819c:	2b05      	cmp	r3, #5
 810819e:	d827      	bhi.n	81081f0 <UART_SetConfig+0x204>
 81081a0:	a201      	add	r2, pc, #4	; (adr r2, 81081a8 <UART_SetConfig+0x1bc>)
 81081a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81081a6:	bf00      	nop
 81081a8:	081081c1 	.word	0x081081c1
 81081ac:	081081c9 	.word	0x081081c9
 81081b0:	081081d1 	.word	0x081081d1
 81081b4:	081081d9 	.word	0x081081d9
 81081b8:	081081e1 	.word	0x081081e1
 81081bc:	081081e9 	.word	0x081081e9
 81081c0:	2300      	movs	r3, #0
 81081c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081c6:	e1f9      	b.n	81085bc <UART_SetConfig+0x5d0>
 81081c8:	2304      	movs	r3, #4
 81081ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081ce:	e1f5      	b.n	81085bc <UART_SetConfig+0x5d0>
 81081d0:	2308      	movs	r3, #8
 81081d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081d6:	e1f1      	b.n	81085bc <UART_SetConfig+0x5d0>
 81081d8:	2310      	movs	r3, #16
 81081da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081de:	e1ed      	b.n	81085bc <UART_SetConfig+0x5d0>
 81081e0:	2320      	movs	r3, #32
 81081e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081e6:	e1e9      	b.n	81085bc <UART_SetConfig+0x5d0>
 81081e8:	2340      	movs	r3, #64	; 0x40
 81081ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081ee:	e1e5      	b.n	81085bc <UART_SetConfig+0x5d0>
 81081f0:	2380      	movs	r3, #128	; 0x80
 81081f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081f6:	bf00      	nop
 81081f8:	e1e0      	b.n	81085bc <UART_SetConfig+0x5d0>
 81081fa:	687b      	ldr	r3, [r7, #4]
 81081fc:	681b      	ldr	r3, [r3, #0]
 81081fe:	4a51      	ldr	r2, [pc, #324]	; (8108344 <UART_SetConfig+0x358>)
 8108200:	4293      	cmp	r3, r2
 8108202:	d132      	bne.n	810826a <UART_SetConfig+0x27e>
 8108204:	4b4d      	ldr	r3, [pc, #308]	; (810833c <UART_SetConfig+0x350>)
 8108206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108208:	f003 0307 	and.w	r3, r3, #7
 810820c:	2b05      	cmp	r3, #5
 810820e:	d827      	bhi.n	8108260 <UART_SetConfig+0x274>
 8108210:	a201      	add	r2, pc, #4	; (adr r2, 8108218 <UART_SetConfig+0x22c>)
 8108212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108216:	bf00      	nop
 8108218:	08108231 	.word	0x08108231
 810821c:	08108239 	.word	0x08108239
 8108220:	08108241 	.word	0x08108241
 8108224:	08108249 	.word	0x08108249
 8108228:	08108251 	.word	0x08108251
 810822c:	08108259 	.word	0x08108259
 8108230:	2300      	movs	r3, #0
 8108232:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108236:	e1c1      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108238:	2304      	movs	r3, #4
 810823a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810823e:	e1bd      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108240:	2308      	movs	r3, #8
 8108242:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108246:	e1b9      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108248:	2310      	movs	r3, #16
 810824a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810824e:	e1b5      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108250:	2320      	movs	r3, #32
 8108252:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108256:	e1b1      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108258:	2340      	movs	r3, #64	; 0x40
 810825a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810825e:	e1ad      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108260:	2380      	movs	r3, #128	; 0x80
 8108262:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108266:	bf00      	nop
 8108268:	e1a8      	b.n	81085bc <UART_SetConfig+0x5d0>
 810826a:	687b      	ldr	r3, [r7, #4]
 810826c:	681b      	ldr	r3, [r3, #0]
 810826e:	4a36      	ldr	r2, [pc, #216]	; (8108348 <UART_SetConfig+0x35c>)
 8108270:	4293      	cmp	r3, r2
 8108272:	d132      	bne.n	81082da <UART_SetConfig+0x2ee>
 8108274:	4b31      	ldr	r3, [pc, #196]	; (810833c <UART_SetConfig+0x350>)
 8108276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108278:	f003 0307 	and.w	r3, r3, #7
 810827c:	2b05      	cmp	r3, #5
 810827e:	d827      	bhi.n	81082d0 <UART_SetConfig+0x2e4>
 8108280:	a201      	add	r2, pc, #4	; (adr r2, 8108288 <UART_SetConfig+0x29c>)
 8108282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108286:	bf00      	nop
 8108288:	081082a1 	.word	0x081082a1
 810828c:	081082a9 	.word	0x081082a9
 8108290:	081082b1 	.word	0x081082b1
 8108294:	081082b9 	.word	0x081082b9
 8108298:	081082c1 	.word	0x081082c1
 810829c:	081082c9 	.word	0x081082c9
 81082a0:	2300      	movs	r3, #0
 81082a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81082a6:	e189      	b.n	81085bc <UART_SetConfig+0x5d0>
 81082a8:	2304      	movs	r3, #4
 81082aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81082ae:	e185      	b.n	81085bc <UART_SetConfig+0x5d0>
 81082b0:	2308      	movs	r3, #8
 81082b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81082b6:	e181      	b.n	81085bc <UART_SetConfig+0x5d0>
 81082b8:	2310      	movs	r3, #16
 81082ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81082be:	e17d      	b.n	81085bc <UART_SetConfig+0x5d0>
 81082c0:	2320      	movs	r3, #32
 81082c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81082c6:	e179      	b.n	81085bc <UART_SetConfig+0x5d0>
 81082c8:	2340      	movs	r3, #64	; 0x40
 81082ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81082ce:	e175      	b.n	81085bc <UART_SetConfig+0x5d0>
 81082d0:	2380      	movs	r3, #128	; 0x80
 81082d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81082d6:	bf00      	nop
 81082d8:	e170      	b.n	81085bc <UART_SetConfig+0x5d0>
 81082da:	687b      	ldr	r3, [r7, #4]
 81082dc:	681b      	ldr	r3, [r3, #0]
 81082de:	4a1b      	ldr	r2, [pc, #108]	; (810834c <UART_SetConfig+0x360>)
 81082e0:	4293      	cmp	r3, r2
 81082e2:	d142      	bne.n	810836a <UART_SetConfig+0x37e>
 81082e4:	4b15      	ldr	r3, [pc, #84]	; (810833c <UART_SetConfig+0x350>)
 81082e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81082e8:	f003 0307 	and.w	r3, r3, #7
 81082ec:	2b05      	cmp	r3, #5
 81082ee:	d837      	bhi.n	8108360 <UART_SetConfig+0x374>
 81082f0:	a201      	add	r2, pc, #4	; (adr r2, 81082f8 <UART_SetConfig+0x30c>)
 81082f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81082f6:	bf00      	nop
 81082f8:	08108311 	.word	0x08108311
 81082fc:	08108319 	.word	0x08108319
 8108300:	08108321 	.word	0x08108321
 8108304:	08108329 	.word	0x08108329
 8108308:	08108351 	.word	0x08108351
 810830c:	08108359 	.word	0x08108359
 8108310:	2300      	movs	r3, #0
 8108312:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108316:	e151      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108318:	2304      	movs	r3, #4
 810831a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810831e:	e14d      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108320:	2308      	movs	r3, #8
 8108322:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108326:	e149      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108328:	2310      	movs	r3, #16
 810832a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810832e:	e145      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108330:	cfff69f3 	.word	0xcfff69f3
 8108334:	58000c00 	.word	0x58000c00
 8108338:	40011000 	.word	0x40011000
 810833c:	58024400 	.word	0x58024400
 8108340:	40004400 	.word	0x40004400
 8108344:	40004800 	.word	0x40004800
 8108348:	40004c00 	.word	0x40004c00
 810834c:	40005000 	.word	0x40005000
 8108350:	2320      	movs	r3, #32
 8108352:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108356:	e131      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108358:	2340      	movs	r3, #64	; 0x40
 810835a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810835e:	e12d      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108360:	2380      	movs	r3, #128	; 0x80
 8108362:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108366:	bf00      	nop
 8108368:	e128      	b.n	81085bc <UART_SetConfig+0x5d0>
 810836a:	687b      	ldr	r3, [r7, #4]
 810836c:	681b      	ldr	r3, [r3, #0]
 810836e:	4ab6      	ldr	r2, [pc, #728]	; (8108648 <UART_SetConfig+0x65c>)
 8108370:	4293      	cmp	r3, r2
 8108372:	d178      	bne.n	8108466 <UART_SetConfig+0x47a>
 8108374:	4bb5      	ldr	r3, [pc, #724]	; (810864c <UART_SetConfig+0x660>)
 8108376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108378:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810837c:	2b28      	cmp	r3, #40	; 0x28
 810837e:	d86d      	bhi.n	810845c <UART_SetConfig+0x470>
 8108380:	a201      	add	r2, pc, #4	; (adr r2, 8108388 <UART_SetConfig+0x39c>)
 8108382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108386:	bf00      	nop
 8108388:	0810842d 	.word	0x0810842d
 810838c:	0810845d 	.word	0x0810845d
 8108390:	0810845d 	.word	0x0810845d
 8108394:	0810845d 	.word	0x0810845d
 8108398:	0810845d 	.word	0x0810845d
 810839c:	0810845d 	.word	0x0810845d
 81083a0:	0810845d 	.word	0x0810845d
 81083a4:	0810845d 	.word	0x0810845d
 81083a8:	08108435 	.word	0x08108435
 81083ac:	0810845d 	.word	0x0810845d
 81083b0:	0810845d 	.word	0x0810845d
 81083b4:	0810845d 	.word	0x0810845d
 81083b8:	0810845d 	.word	0x0810845d
 81083bc:	0810845d 	.word	0x0810845d
 81083c0:	0810845d 	.word	0x0810845d
 81083c4:	0810845d 	.word	0x0810845d
 81083c8:	0810843d 	.word	0x0810843d
 81083cc:	0810845d 	.word	0x0810845d
 81083d0:	0810845d 	.word	0x0810845d
 81083d4:	0810845d 	.word	0x0810845d
 81083d8:	0810845d 	.word	0x0810845d
 81083dc:	0810845d 	.word	0x0810845d
 81083e0:	0810845d 	.word	0x0810845d
 81083e4:	0810845d 	.word	0x0810845d
 81083e8:	08108445 	.word	0x08108445
 81083ec:	0810845d 	.word	0x0810845d
 81083f0:	0810845d 	.word	0x0810845d
 81083f4:	0810845d 	.word	0x0810845d
 81083f8:	0810845d 	.word	0x0810845d
 81083fc:	0810845d 	.word	0x0810845d
 8108400:	0810845d 	.word	0x0810845d
 8108404:	0810845d 	.word	0x0810845d
 8108408:	0810844d 	.word	0x0810844d
 810840c:	0810845d 	.word	0x0810845d
 8108410:	0810845d 	.word	0x0810845d
 8108414:	0810845d 	.word	0x0810845d
 8108418:	0810845d 	.word	0x0810845d
 810841c:	0810845d 	.word	0x0810845d
 8108420:	0810845d 	.word	0x0810845d
 8108424:	0810845d 	.word	0x0810845d
 8108428:	08108455 	.word	0x08108455
 810842c:	2301      	movs	r3, #1
 810842e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108432:	e0c3      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108434:	2304      	movs	r3, #4
 8108436:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810843a:	e0bf      	b.n	81085bc <UART_SetConfig+0x5d0>
 810843c:	2308      	movs	r3, #8
 810843e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108442:	e0bb      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108444:	2310      	movs	r3, #16
 8108446:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810844a:	e0b7      	b.n	81085bc <UART_SetConfig+0x5d0>
 810844c:	2320      	movs	r3, #32
 810844e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108452:	e0b3      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108454:	2340      	movs	r3, #64	; 0x40
 8108456:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810845a:	e0af      	b.n	81085bc <UART_SetConfig+0x5d0>
 810845c:	2380      	movs	r3, #128	; 0x80
 810845e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108462:	bf00      	nop
 8108464:	e0aa      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108466:	687b      	ldr	r3, [r7, #4]
 8108468:	681b      	ldr	r3, [r3, #0]
 810846a:	4a79      	ldr	r2, [pc, #484]	; (8108650 <UART_SetConfig+0x664>)
 810846c:	4293      	cmp	r3, r2
 810846e:	d132      	bne.n	81084d6 <UART_SetConfig+0x4ea>
 8108470:	4b76      	ldr	r3, [pc, #472]	; (810864c <UART_SetConfig+0x660>)
 8108472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108474:	f003 0307 	and.w	r3, r3, #7
 8108478:	2b05      	cmp	r3, #5
 810847a:	d827      	bhi.n	81084cc <UART_SetConfig+0x4e0>
 810847c:	a201      	add	r2, pc, #4	; (adr r2, 8108484 <UART_SetConfig+0x498>)
 810847e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108482:	bf00      	nop
 8108484:	0810849d 	.word	0x0810849d
 8108488:	081084a5 	.word	0x081084a5
 810848c:	081084ad 	.word	0x081084ad
 8108490:	081084b5 	.word	0x081084b5
 8108494:	081084bd 	.word	0x081084bd
 8108498:	081084c5 	.word	0x081084c5
 810849c:	2300      	movs	r3, #0
 810849e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81084a2:	e08b      	b.n	81085bc <UART_SetConfig+0x5d0>
 81084a4:	2304      	movs	r3, #4
 81084a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81084aa:	e087      	b.n	81085bc <UART_SetConfig+0x5d0>
 81084ac:	2308      	movs	r3, #8
 81084ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81084b2:	e083      	b.n	81085bc <UART_SetConfig+0x5d0>
 81084b4:	2310      	movs	r3, #16
 81084b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81084ba:	e07f      	b.n	81085bc <UART_SetConfig+0x5d0>
 81084bc:	2320      	movs	r3, #32
 81084be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81084c2:	e07b      	b.n	81085bc <UART_SetConfig+0x5d0>
 81084c4:	2340      	movs	r3, #64	; 0x40
 81084c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81084ca:	e077      	b.n	81085bc <UART_SetConfig+0x5d0>
 81084cc:	2380      	movs	r3, #128	; 0x80
 81084ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81084d2:	bf00      	nop
 81084d4:	e072      	b.n	81085bc <UART_SetConfig+0x5d0>
 81084d6:	687b      	ldr	r3, [r7, #4]
 81084d8:	681b      	ldr	r3, [r3, #0]
 81084da:	4a5e      	ldr	r2, [pc, #376]	; (8108654 <UART_SetConfig+0x668>)
 81084dc:	4293      	cmp	r3, r2
 81084de:	d132      	bne.n	8108546 <UART_SetConfig+0x55a>
 81084e0:	4b5a      	ldr	r3, [pc, #360]	; (810864c <UART_SetConfig+0x660>)
 81084e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81084e4:	f003 0307 	and.w	r3, r3, #7
 81084e8:	2b05      	cmp	r3, #5
 81084ea:	d827      	bhi.n	810853c <UART_SetConfig+0x550>
 81084ec:	a201      	add	r2, pc, #4	; (adr r2, 81084f4 <UART_SetConfig+0x508>)
 81084ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81084f2:	bf00      	nop
 81084f4:	0810850d 	.word	0x0810850d
 81084f8:	08108515 	.word	0x08108515
 81084fc:	0810851d 	.word	0x0810851d
 8108500:	08108525 	.word	0x08108525
 8108504:	0810852d 	.word	0x0810852d
 8108508:	08108535 	.word	0x08108535
 810850c:	2300      	movs	r3, #0
 810850e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108512:	e053      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108514:	2304      	movs	r3, #4
 8108516:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810851a:	e04f      	b.n	81085bc <UART_SetConfig+0x5d0>
 810851c:	2308      	movs	r3, #8
 810851e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108522:	e04b      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108524:	2310      	movs	r3, #16
 8108526:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810852a:	e047      	b.n	81085bc <UART_SetConfig+0x5d0>
 810852c:	2320      	movs	r3, #32
 810852e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108532:	e043      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108534:	2340      	movs	r3, #64	; 0x40
 8108536:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810853a:	e03f      	b.n	81085bc <UART_SetConfig+0x5d0>
 810853c:	2380      	movs	r3, #128	; 0x80
 810853e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108542:	bf00      	nop
 8108544:	e03a      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108546:	687b      	ldr	r3, [r7, #4]
 8108548:	681b      	ldr	r3, [r3, #0]
 810854a:	4a43      	ldr	r2, [pc, #268]	; (8108658 <UART_SetConfig+0x66c>)
 810854c:	4293      	cmp	r3, r2
 810854e:	d132      	bne.n	81085b6 <UART_SetConfig+0x5ca>
 8108550:	4b3e      	ldr	r3, [pc, #248]	; (810864c <UART_SetConfig+0x660>)
 8108552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108554:	f003 0307 	and.w	r3, r3, #7
 8108558:	2b05      	cmp	r3, #5
 810855a:	d827      	bhi.n	81085ac <UART_SetConfig+0x5c0>
 810855c:	a201      	add	r2, pc, #4	; (adr r2, 8108564 <UART_SetConfig+0x578>)
 810855e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108562:	bf00      	nop
 8108564:	0810857d 	.word	0x0810857d
 8108568:	08108585 	.word	0x08108585
 810856c:	0810858d 	.word	0x0810858d
 8108570:	08108595 	.word	0x08108595
 8108574:	0810859d 	.word	0x0810859d
 8108578:	081085a5 	.word	0x081085a5
 810857c:	2302      	movs	r3, #2
 810857e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108582:	e01b      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108584:	2304      	movs	r3, #4
 8108586:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810858a:	e017      	b.n	81085bc <UART_SetConfig+0x5d0>
 810858c:	2308      	movs	r3, #8
 810858e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108592:	e013      	b.n	81085bc <UART_SetConfig+0x5d0>
 8108594:	2310      	movs	r3, #16
 8108596:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810859a:	e00f      	b.n	81085bc <UART_SetConfig+0x5d0>
 810859c:	2320      	movs	r3, #32
 810859e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81085a2:	e00b      	b.n	81085bc <UART_SetConfig+0x5d0>
 81085a4:	2340      	movs	r3, #64	; 0x40
 81085a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81085aa:	e007      	b.n	81085bc <UART_SetConfig+0x5d0>
 81085ac:	2380      	movs	r3, #128	; 0x80
 81085ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81085b2:	bf00      	nop
 81085b4:	e002      	b.n	81085bc <UART_SetConfig+0x5d0>
 81085b6:	2380      	movs	r3, #128	; 0x80
 81085b8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 81085bc:	687b      	ldr	r3, [r7, #4]
 81085be:	681b      	ldr	r3, [r3, #0]
 81085c0:	4a25      	ldr	r2, [pc, #148]	; (8108658 <UART_SetConfig+0x66c>)
 81085c2:	4293      	cmp	r3, r2
 81085c4:	f040 80b8 	bne.w	8108738 <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 81085c8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 81085cc:	2b08      	cmp	r3, #8
 81085ce:	d019      	beq.n	8108604 <UART_SetConfig+0x618>
 81085d0:	2b08      	cmp	r3, #8
 81085d2:	dc04      	bgt.n	81085de <UART_SetConfig+0x5f2>
 81085d4:	2b02      	cmp	r3, #2
 81085d6:	d009      	beq.n	81085ec <UART_SetConfig+0x600>
 81085d8:	2b04      	cmp	r3, #4
 81085da:	d00b      	beq.n	81085f4 <UART_SetConfig+0x608>
 81085dc:	e042      	b.n	8108664 <UART_SetConfig+0x678>
 81085de:	2b20      	cmp	r3, #32
 81085e0:	d02b      	beq.n	810863a <UART_SetConfig+0x64e>
 81085e2:	2b40      	cmp	r3, #64	; 0x40
 81085e4:	d02c      	beq.n	8108640 <UART_SetConfig+0x654>
 81085e6:	2b10      	cmp	r3, #16
 81085e8:	d014      	beq.n	8108614 <UART_SetConfig+0x628>
 81085ea:	e03b      	b.n	8108664 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 81085ec:	f7fe fa56 	bl	8106a9c <HAL_RCCEx_GetD3PCLK1Freq>
 81085f0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 81085f2:	e03d      	b.n	8108670 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81085f4:	f107 0314 	add.w	r3, r7, #20
 81085f8:	4618      	mov	r0, r3
 81085fa:	f7fe fa65 	bl	8106ac8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81085fe:	69bb      	ldr	r3, [r7, #24]
 8108600:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108602:	e035      	b.n	8108670 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108604:	f107 0308 	add.w	r3, r7, #8
 8108608:	4618      	mov	r0, r3
 810860a:	f7fe fba9 	bl	8106d60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810860e:	68fb      	ldr	r3, [r7, #12]
 8108610:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108612:	e02d      	b.n	8108670 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108614:	4b0d      	ldr	r3, [pc, #52]	; (810864c <UART_SetConfig+0x660>)
 8108616:	681b      	ldr	r3, [r3, #0]
 8108618:	f003 0320 	and.w	r3, r3, #32
 810861c:	2b00      	cmp	r3, #0
 810861e:	d009      	beq.n	8108634 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108620:	4b0a      	ldr	r3, [pc, #40]	; (810864c <UART_SetConfig+0x660>)
 8108622:	681b      	ldr	r3, [r3, #0]
 8108624:	08db      	lsrs	r3, r3, #3
 8108626:	f003 0303 	and.w	r3, r3, #3
 810862a:	4a0c      	ldr	r2, [pc, #48]	; (810865c <UART_SetConfig+0x670>)
 810862c:	fa22 f303 	lsr.w	r3, r2, r3
 8108630:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108632:	e01d      	b.n	8108670 <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 8108634:	4b09      	ldr	r3, [pc, #36]	; (810865c <UART_SetConfig+0x670>)
 8108636:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108638:	e01a      	b.n	8108670 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810863a:	4b09      	ldr	r3, [pc, #36]	; (8108660 <UART_SetConfig+0x674>)
 810863c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810863e:	e017      	b.n	8108670 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108640:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108644:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108646:	e013      	b.n	8108670 <UART_SetConfig+0x684>
 8108648:	40011400 	.word	0x40011400
 810864c:	58024400 	.word	0x58024400
 8108650:	40007800 	.word	0x40007800
 8108654:	40007c00 	.word	0x40007c00
 8108658:	58000c00 	.word	0x58000c00
 810865c:	03d09000 	.word	0x03d09000
 8108660:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8108664:	2300      	movs	r3, #0
 8108666:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8108668:	2301      	movs	r3, #1
 810866a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 810866e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8108670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108672:	2b00      	cmp	r3, #0
 8108674:	f000 824d 	beq.w	8108b12 <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8108678:	687b      	ldr	r3, [r7, #4]
 810867a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810867c:	4aad      	ldr	r2, [pc, #692]	; (8108934 <UART_SetConfig+0x948>)
 810867e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108682:	461a      	mov	r2, r3
 8108684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108686:	fbb3 f3f2 	udiv	r3, r3, r2
 810868a:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810868c:	687b      	ldr	r3, [r7, #4]
 810868e:	685a      	ldr	r2, [r3, #4]
 8108690:	4613      	mov	r3, r2
 8108692:	005b      	lsls	r3, r3, #1
 8108694:	4413      	add	r3, r2
 8108696:	6a3a      	ldr	r2, [r7, #32]
 8108698:	429a      	cmp	r2, r3
 810869a:	d305      	bcc.n	81086a8 <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 810869c:	687b      	ldr	r3, [r7, #4]
 810869e:	685b      	ldr	r3, [r3, #4]
 81086a0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81086a2:	6a3a      	ldr	r2, [r7, #32]
 81086a4:	429a      	cmp	r2, r3
 81086a6:	d903      	bls.n	81086b0 <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 81086a8:	2301      	movs	r3, #1
 81086aa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 81086ae:	e230      	b.n	8108b12 <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81086b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81086b2:	4618      	mov	r0, r3
 81086b4:	f04f 0100 	mov.w	r1, #0
 81086b8:	687b      	ldr	r3, [r7, #4]
 81086ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81086bc:	4a9d      	ldr	r2, [pc, #628]	; (8108934 <UART_SetConfig+0x948>)
 81086be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81086c2:	b29b      	uxth	r3, r3
 81086c4:	f04f 0400 	mov.w	r4, #0
 81086c8:	461a      	mov	r2, r3
 81086ca:	4623      	mov	r3, r4
 81086cc:	f7f8 fba4 	bl	8100e18 <__aeabi_uldivmod>
 81086d0:	4603      	mov	r3, r0
 81086d2:	460c      	mov	r4, r1
 81086d4:	4619      	mov	r1, r3
 81086d6:	4622      	mov	r2, r4
 81086d8:	f04f 0300 	mov.w	r3, #0
 81086dc:	f04f 0400 	mov.w	r4, #0
 81086e0:	0214      	lsls	r4, r2, #8
 81086e2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 81086e6:	020b      	lsls	r3, r1, #8
 81086e8:	687a      	ldr	r2, [r7, #4]
 81086ea:	6852      	ldr	r2, [r2, #4]
 81086ec:	0852      	lsrs	r2, r2, #1
 81086ee:	4611      	mov	r1, r2
 81086f0:	f04f 0200 	mov.w	r2, #0
 81086f4:	eb13 0b01 	adds.w	fp, r3, r1
 81086f8:	eb44 0c02 	adc.w	ip, r4, r2
 81086fc:	4658      	mov	r0, fp
 81086fe:	4661      	mov	r1, ip
 8108700:	687b      	ldr	r3, [r7, #4]
 8108702:	685b      	ldr	r3, [r3, #4]
 8108704:	f04f 0400 	mov.w	r4, #0
 8108708:	461a      	mov	r2, r3
 810870a:	4623      	mov	r3, r4
 810870c:	f7f8 fb84 	bl	8100e18 <__aeabi_uldivmod>
 8108710:	4603      	mov	r3, r0
 8108712:	460c      	mov	r4, r1
 8108714:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8108716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108718:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810871c:	d308      	bcc.n	8108730 <UART_SetConfig+0x744>
 810871e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108720:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108724:	d204      	bcs.n	8108730 <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 8108726:	687b      	ldr	r3, [r7, #4]
 8108728:	681b      	ldr	r3, [r3, #0]
 810872a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810872c:	60da      	str	r2, [r3, #12]
 810872e:	e1f0      	b.n	8108b12 <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 8108730:	2301      	movs	r3, #1
 8108732:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8108736:	e1ec      	b.n	8108b12 <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8108738:	687b      	ldr	r3, [r7, #4]
 810873a:	69db      	ldr	r3, [r3, #28]
 810873c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8108740:	f040 8100 	bne.w	8108944 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 8108744:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8108748:	2b40      	cmp	r3, #64	; 0x40
 810874a:	f200 80b7 	bhi.w	81088bc <UART_SetConfig+0x8d0>
 810874e:	a201      	add	r2, pc, #4	; (adr r2, 8108754 <UART_SetConfig+0x768>)
 8108750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108754:	08108859 	.word	0x08108859
 8108758:	08108861 	.word	0x08108861
 810875c:	081088bd 	.word	0x081088bd
 8108760:	081088bd 	.word	0x081088bd
 8108764:	08108869 	.word	0x08108869
 8108768:	081088bd 	.word	0x081088bd
 810876c:	081088bd 	.word	0x081088bd
 8108770:	081088bd 	.word	0x081088bd
 8108774:	08108879 	.word	0x08108879
 8108778:	081088bd 	.word	0x081088bd
 810877c:	081088bd 	.word	0x081088bd
 8108780:	081088bd 	.word	0x081088bd
 8108784:	081088bd 	.word	0x081088bd
 8108788:	081088bd 	.word	0x081088bd
 810878c:	081088bd 	.word	0x081088bd
 8108790:	081088bd 	.word	0x081088bd
 8108794:	08108889 	.word	0x08108889
 8108798:	081088bd 	.word	0x081088bd
 810879c:	081088bd 	.word	0x081088bd
 81087a0:	081088bd 	.word	0x081088bd
 81087a4:	081088bd 	.word	0x081088bd
 81087a8:	081088bd 	.word	0x081088bd
 81087ac:	081088bd 	.word	0x081088bd
 81087b0:	081088bd 	.word	0x081088bd
 81087b4:	081088bd 	.word	0x081088bd
 81087b8:	081088bd 	.word	0x081088bd
 81087bc:	081088bd 	.word	0x081088bd
 81087c0:	081088bd 	.word	0x081088bd
 81087c4:	081088bd 	.word	0x081088bd
 81087c8:	081088bd 	.word	0x081088bd
 81087cc:	081088bd 	.word	0x081088bd
 81087d0:	081088bd 	.word	0x081088bd
 81087d4:	081088af 	.word	0x081088af
 81087d8:	081088bd 	.word	0x081088bd
 81087dc:	081088bd 	.word	0x081088bd
 81087e0:	081088bd 	.word	0x081088bd
 81087e4:	081088bd 	.word	0x081088bd
 81087e8:	081088bd 	.word	0x081088bd
 81087ec:	081088bd 	.word	0x081088bd
 81087f0:	081088bd 	.word	0x081088bd
 81087f4:	081088bd 	.word	0x081088bd
 81087f8:	081088bd 	.word	0x081088bd
 81087fc:	081088bd 	.word	0x081088bd
 8108800:	081088bd 	.word	0x081088bd
 8108804:	081088bd 	.word	0x081088bd
 8108808:	081088bd 	.word	0x081088bd
 810880c:	081088bd 	.word	0x081088bd
 8108810:	081088bd 	.word	0x081088bd
 8108814:	081088bd 	.word	0x081088bd
 8108818:	081088bd 	.word	0x081088bd
 810881c:	081088bd 	.word	0x081088bd
 8108820:	081088bd 	.word	0x081088bd
 8108824:	081088bd 	.word	0x081088bd
 8108828:	081088bd 	.word	0x081088bd
 810882c:	081088bd 	.word	0x081088bd
 8108830:	081088bd 	.word	0x081088bd
 8108834:	081088bd 	.word	0x081088bd
 8108838:	081088bd 	.word	0x081088bd
 810883c:	081088bd 	.word	0x081088bd
 8108840:	081088bd 	.word	0x081088bd
 8108844:	081088bd 	.word	0x081088bd
 8108848:	081088bd 	.word	0x081088bd
 810884c:	081088bd 	.word	0x081088bd
 8108850:	081088bd 	.word	0x081088bd
 8108854:	081088b5 	.word	0x081088b5
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108858:	f7fe f8b2 	bl	81069c0 <HAL_RCC_GetPCLK1Freq>
 810885c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810885e:	e033      	b.n	81088c8 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108860:	f7fe f8c4 	bl	81069ec <HAL_RCC_GetPCLK2Freq>
 8108864:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8108866:	e02f      	b.n	81088c8 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108868:	f107 0314 	add.w	r3, r7, #20
 810886c:	4618      	mov	r0, r3
 810886e:	f7fe f92b 	bl	8106ac8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108872:	69bb      	ldr	r3, [r7, #24]
 8108874:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108876:	e027      	b.n	81088c8 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108878:	f107 0308 	add.w	r3, r7, #8
 810887c:	4618      	mov	r0, r3
 810887e:	f7fe fa6f 	bl	8106d60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108882:	68fb      	ldr	r3, [r7, #12]
 8108884:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108886:	e01f      	b.n	81088c8 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108888:	4b2b      	ldr	r3, [pc, #172]	; (8108938 <UART_SetConfig+0x94c>)
 810888a:	681b      	ldr	r3, [r3, #0]
 810888c:	f003 0320 	and.w	r3, r3, #32
 8108890:	2b00      	cmp	r3, #0
 8108892:	d009      	beq.n	81088a8 <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108894:	4b28      	ldr	r3, [pc, #160]	; (8108938 <UART_SetConfig+0x94c>)
 8108896:	681b      	ldr	r3, [r3, #0]
 8108898:	08db      	lsrs	r3, r3, #3
 810889a:	f003 0303 	and.w	r3, r3, #3
 810889e:	4a27      	ldr	r2, [pc, #156]	; (810893c <UART_SetConfig+0x950>)
 81088a0:	fa22 f303 	lsr.w	r3, r2, r3
 81088a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81088a6:	e00f      	b.n	81088c8 <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 81088a8:	4b24      	ldr	r3, [pc, #144]	; (810893c <UART_SetConfig+0x950>)
 81088aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81088ac:	e00c      	b.n	81088c8 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81088ae:	4b24      	ldr	r3, [pc, #144]	; (8108940 <UART_SetConfig+0x954>)
 81088b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81088b2:	e009      	b.n	81088c8 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81088b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81088b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81088ba:	e005      	b.n	81088c8 <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 81088bc:	2300      	movs	r3, #0
 81088be:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 81088c0:	2301      	movs	r3, #1
 81088c2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 81088c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 81088c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81088ca:	2b00      	cmp	r3, #0
 81088cc:	f000 8121 	beq.w	8108b12 <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81088d0:	687b      	ldr	r3, [r7, #4]
 81088d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81088d4:	4a17      	ldr	r2, [pc, #92]	; (8108934 <UART_SetConfig+0x948>)
 81088d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81088da:	461a      	mov	r2, r3
 81088dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81088de:	fbb3 f3f2 	udiv	r3, r3, r2
 81088e2:	005a      	lsls	r2, r3, #1
 81088e4:	687b      	ldr	r3, [r7, #4]
 81088e6:	685b      	ldr	r3, [r3, #4]
 81088e8:	085b      	lsrs	r3, r3, #1
 81088ea:	441a      	add	r2, r3
 81088ec:	687b      	ldr	r3, [r7, #4]
 81088ee:	685b      	ldr	r3, [r3, #4]
 81088f0:	fbb2 f3f3 	udiv	r3, r2, r3
 81088f4:	b29b      	uxth	r3, r3
 81088f6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81088f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81088fa:	2b0f      	cmp	r3, #15
 81088fc:	d916      	bls.n	810892c <UART_SetConfig+0x940>
 81088fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108900:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108904:	d212      	bcs.n	810892c <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8108906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108908:	b29b      	uxth	r3, r3
 810890a:	f023 030f 	bic.w	r3, r3, #15
 810890e:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8108910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108912:	085b      	lsrs	r3, r3, #1
 8108914:	b29b      	uxth	r3, r3
 8108916:	f003 0307 	and.w	r3, r3, #7
 810891a:	b29a      	uxth	r2, r3
 810891c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 810891e:	4313      	orrs	r3, r2
 8108920:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8108922:	687b      	ldr	r3, [r7, #4]
 8108924:	681b      	ldr	r3, [r3, #0]
 8108926:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8108928:	60da      	str	r2, [r3, #12]
 810892a:	e0f2      	b.n	8108b12 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 810892c:	2301      	movs	r3, #1
 810892e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8108932:	e0ee      	b.n	8108b12 <UART_SetConfig+0xb26>
 8108934:	081158c4 	.word	0x081158c4
 8108938:	58024400 	.word	0x58024400
 810893c:	03d09000 	.word	0x03d09000
 8108940:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 8108944:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8108948:	2b40      	cmp	r3, #64	; 0x40
 810894a:	f200 80b7 	bhi.w	8108abc <UART_SetConfig+0xad0>
 810894e:	a201      	add	r2, pc, #4	; (adr r2, 8108954 <UART_SetConfig+0x968>)
 8108950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108954:	08108a59 	.word	0x08108a59
 8108958:	08108a61 	.word	0x08108a61
 810895c:	08108abd 	.word	0x08108abd
 8108960:	08108abd 	.word	0x08108abd
 8108964:	08108a69 	.word	0x08108a69
 8108968:	08108abd 	.word	0x08108abd
 810896c:	08108abd 	.word	0x08108abd
 8108970:	08108abd 	.word	0x08108abd
 8108974:	08108a79 	.word	0x08108a79
 8108978:	08108abd 	.word	0x08108abd
 810897c:	08108abd 	.word	0x08108abd
 8108980:	08108abd 	.word	0x08108abd
 8108984:	08108abd 	.word	0x08108abd
 8108988:	08108abd 	.word	0x08108abd
 810898c:	08108abd 	.word	0x08108abd
 8108990:	08108abd 	.word	0x08108abd
 8108994:	08108a89 	.word	0x08108a89
 8108998:	08108abd 	.word	0x08108abd
 810899c:	08108abd 	.word	0x08108abd
 81089a0:	08108abd 	.word	0x08108abd
 81089a4:	08108abd 	.word	0x08108abd
 81089a8:	08108abd 	.word	0x08108abd
 81089ac:	08108abd 	.word	0x08108abd
 81089b0:	08108abd 	.word	0x08108abd
 81089b4:	08108abd 	.word	0x08108abd
 81089b8:	08108abd 	.word	0x08108abd
 81089bc:	08108abd 	.word	0x08108abd
 81089c0:	08108abd 	.word	0x08108abd
 81089c4:	08108abd 	.word	0x08108abd
 81089c8:	08108abd 	.word	0x08108abd
 81089cc:	08108abd 	.word	0x08108abd
 81089d0:	08108abd 	.word	0x08108abd
 81089d4:	08108aaf 	.word	0x08108aaf
 81089d8:	08108abd 	.word	0x08108abd
 81089dc:	08108abd 	.word	0x08108abd
 81089e0:	08108abd 	.word	0x08108abd
 81089e4:	08108abd 	.word	0x08108abd
 81089e8:	08108abd 	.word	0x08108abd
 81089ec:	08108abd 	.word	0x08108abd
 81089f0:	08108abd 	.word	0x08108abd
 81089f4:	08108abd 	.word	0x08108abd
 81089f8:	08108abd 	.word	0x08108abd
 81089fc:	08108abd 	.word	0x08108abd
 8108a00:	08108abd 	.word	0x08108abd
 8108a04:	08108abd 	.word	0x08108abd
 8108a08:	08108abd 	.word	0x08108abd
 8108a0c:	08108abd 	.word	0x08108abd
 8108a10:	08108abd 	.word	0x08108abd
 8108a14:	08108abd 	.word	0x08108abd
 8108a18:	08108abd 	.word	0x08108abd
 8108a1c:	08108abd 	.word	0x08108abd
 8108a20:	08108abd 	.word	0x08108abd
 8108a24:	08108abd 	.word	0x08108abd
 8108a28:	08108abd 	.word	0x08108abd
 8108a2c:	08108abd 	.word	0x08108abd
 8108a30:	08108abd 	.word	0x08108abd
 8108a34:	08108abd 	.word	0x08108abd
 8108a38:	08108abd 	.word	0x08108abd
 8108a3c:	08108abd 	.word	0x08108abd
 8108a40:	08108abd 	.word	0x08108abd
 8108a44:	08108abd 	.word	0x08108abd
 8108a48:	08108abd 	.word	0x08108abd
 8108a4c:	08108abd 	.word	0x08108abd
 8108a50:	08108abd 	.word	0x08108abd
 8108a54:	08108ab5 	.word	0x08108ab5
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108a58:	f7fd ffb2 	bl	81069c0 <HAL_RCC_GetPCLK1Freq>
 8108a5c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8108a5e:	e033      	b.n	8108ac8 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108a60:	f7fd ffc4 	bl	81069ec <HAL_RCC_GetPCLK2Freq>
 8108a64:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8108a66:	e02f      	b.n	8108ac8 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108a68:	f107 0314 	add.w	r3, r7, #20
 8108a6c:	4618      	mov	r0, r3
 8108a6e:	f7fe f82b 	bl	8106ac8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108a72:	69bb      	ldr	r3, [r7, #24]
 8108a74:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108a76:	e027      	b.n	8108ac8 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108a78:	f107 0308 	add.w	r3, r7, #8
 8108a7c:	4618      	mov	r0, r3
 8108a7e:	f7fe f96f 	bl	8106d60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108a82:	68fb      	ldr	r3, [r7, #12]
 8108a84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108a86:	e01f      	b.n	8108ac8 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108a88:	4b2c      	ldr	r3, [pc, #176]	; (8108b3c <UART_SetConfig+0xb50>)
 8108a8a:	681b      	ldr	r3, [r3, #0]
 8108a8c:	f003 0320 	and.w	r3, r3, #32
 8108a90:	2b00      	cmp	r3, #0
 8108a92:	d009      	beq.n	8108aa8 <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108a94:	4b29      	ldr	r3, [pc, #164]	; (8108b3c <UART_SetConfig+0xb50>)
 8108a96:	681b      	ldr	r3, [r3, #0]
 8108a98:	08db      	lsrs	r3, r3, #3
 8108a9a:	f003 0303 	and.w	r3, r3, #3
 8108a9e:	4a28      	ldr	r2, [pc, #160]	; (8108b40 <UART_SetConfig+0xb54>)
 8108aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8108aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108aa6:	e00f      	b.n	8108ac8 <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 8108aa8:	4b25      	ldr	r3, [pc, #148]	; (8108b40 <UART_SetConfig+0xb54>)
 8108aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108aac:	e00c      	b.n	8108ac8 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108aae:	4b25      	ldr	r3, [pc, #148]	; (8108b44 <UART_SetConfig+0xb58>)
 8108ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108ab2:	e009      	b.n	8108ac8 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108ab4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108aba:	e005      	b.n	8108ac8 <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 8108abc:	2300      	movs	r3, #0
 8108abe:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8108ac0:	2301      	movs	r3, #1
 8108ac2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8108ac6:	bf00      	nop
    }

    if (pclk != 0U)
 8108ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108aca:	2b00      	cmp	r3, #0
 8108acc:	d021      	beq.n	8108b12 <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108ace:	687b      	ldr	r3, [r7, #4]
 8108ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108ad2:	4a1d      	ldr	r2, [pc, #116]	; (8108b48 <UART_SetConfig+0xb5c>)
 8108ad4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108ad8:	461a      	mov	r2, r3
 8108ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108adc:	fbb3 f2f2 	udiv	r2, r3, r2
 8108ae0:	687b      	ldr	r3, [r7, #4]
 8108ae2:	685b      	ldr	r3, [r3, #4]
 8108ae4:	085b      	lsrs	r3, r3, #1
 8108ae6:	441a      	add	r2, r3
 8108ae8:	687b      	ldr	r3, [r7, #4]
 8108aea:	685b      	ldr	r3, [r3, #4]
 8108aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8108af0:	b29b      	uxth	r3, r3
 8108af2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108af6:	2b0f      	cmp	r3, #15
 8108af8:	d908      	bls.n	8108b0c <UART_SetConfig+0xb20>
 8108afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108b00:	d204      	bcs.n	8108b0c <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 8108b02:	687b      	ldr	r3, [r7, #4]
 8108b04:	681b      	ldr	r3, [r3, #0]
 8108b06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8108b08:	60da      	str	r2, [r3, #12]
 8108b0a:	e002      	b.n	8108b12 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8108b0c:	2301      	movs	r3, #1
 8108b0e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8108b12:	687b      	ldr	r3, [r7, #4]
 8108b14:	2201      	movs	r2, #1
 8108b16:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8108b1a:	687b      	ldr	r3, [r7, #4]
 8108b1c:	2201      	movs	r2, #1
 8108b1e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8108b22:	687b      	ldr	r3, [r7, #4]
 8108b24:	2200      	movs	r2, #0
 8108b26:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8108b28:	687b      	ldr	r3, [r7, #4]
 8108b2a:	2200      	movs	r2, #0
 8108b2c:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8108b2e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8108b32:	4618      	mov	r0, r3
 8108b34:	3738      	adds	r7, #56	; 0x38
 8108b36:	46bd      	mov	sp, r7
 8108b38:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8108b3c:	58024400 	.word	0x58024400
 8108b40:	03d09000 	.word	0x03d09000
 8108b44:	003d0900 	.word	0x003d0900
 8108b48:	081158c4 	.word	0x081158c4

08108b4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8108b4c:	b480      	push	{r7}
 8108b4e:	b083      	sub	sp, #12
 8108b50:	af00      	add	r7, sp, #0
 8108b52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8108b54:	687b      	ldr	r3, [r7, #4]
 8108b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108b58:	f003 0301 	and.w	r3, r3, #1
 8108b5c:	2b00      	cmp	r3, #0
 8108b5e:	d00a      	beq.n	8108b76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8108b60:	687b      	ldr	r3, [r7, #4]
 8108b62:	681b      	ldr	r3, [r3, #0]
 8108b64:	685b      	ldr	r3, [r3, #4]
 8108b66:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8108b6a:	687b      	ldr	r3, [r7, #4]
 8108b6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8108b6e:	687b      	ldr	r3, [r7, #4]
 8108b70:	681b      	ldr	r3, [r3, #0]
 8108b72:	430a      	orrs	r2, r1
 8108b74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8108b76:	687b      	ldr	r3, [r7, #4]
 8108b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108b7a:	f003 0302 	and.w	r3, r3, #2
 8108b7e:	2b00      	cmp	r3, #0
 8108b80:	d00a      	beq.n	8108b98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8108b82:	687b      	ldr	r3, [r7, #4]
 8108b84:	681b      	ldr	r3, [r3, #0]
 8108b86:	685b      	ldr	r3, [r3, #4]
 8108b88:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8108b8c:	687b      	ldr	r3, [r7, #4]
 8108b8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8108b90:	687b      	ldr	r3, [r7, #4]
 8108b92:	681b      	ldr	r3, [r3, #0]
 8108b94:	430a      	orrs	r2, r1
 8108b96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8108b98:	687b      	ldr	r3, [r7, #4]
 8108b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108b9c:	f003 0304 	and.w	r3, r3, #4
 8108ba0:	2b00      	cmp	r3, #0
 8108ba2:	d00a      	beq.n	8108bba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8108ba4:	687b      	ldr	r3, [r7, #4]
 8108ba6:	681b      	ldr	r3, [r3, #0]
 8108ba8:	685b      	ldr	r3, [r3, #4]
 8108baa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8108bae:	687b      	ldr	r3, [r7, #4]
 8108bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108bb2:	687b      	ldr	r3, [r7, #4]
 8108bb4:	681b      	ldr	r3, [r3, #0]
 8108bb6:	430a      	orrs	r2, r1
 8108bb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8108bba:	687b      	ldr	r3, [r7, #4]
 8108bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108bbe:	f003 0308 	and.w	r3, r3, #8
 8108bc2:	2b00      	cmp	r3, #0
 8108bc4:	d00a      	beq.n	8108bdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8108bc6:	687b      	ldr	r3, [r7, #4]
 8108bc8:	681b      	ldr	r3, [r3, #0]
 8108bca:	685b      	ldr	r3, [r3, #4]
 8108bcc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8108bd0:	687b      	ldr	r3, [r7, #4]
 8108bd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8108bd4:	687b      	ldr	r3, [r7, #4]
 8108bd6:	681b      	ldr	r3, [r3, #0]
 8108bd8:	430a      	orrs	r2, r1
 8108bda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8108bdc:	687b      	ldr	r3, [r7, #4]
 8108bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108be0:	f003 0310 	and.w	r3, r3, #16
 8108be4:	2b00      	cmp	r3, #0
 8108be6:	d00a      	beq.n	8108bfe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8108be8:	687b      	ldr	r3, [r7, #4]
 8108bea:	681b      	ldr	r3, [r3, #0]
 8108bec:	689b      	ldr	r3, [r3, #8]
 8108bee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8108bf2:	687b      	ldr	r3, [r7, #4]
 8108bf4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8108bf6:	687b      	ldr	r3, [r7, #4]
 8108bf8:	681b      	ldr	r3, [r3, #0]
 8108bfa:	430a      	orrs	r2, r1
 8108bfc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8108bfe:	687b      	ldr	r3, [r7, #4]
 8108c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108c02:	f003 0320 	and.w	r3, r3, #32
 8108c06:	2b00      	cmp	r3, #0
 8108c08:	d00a      	beq.n	8108c20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8108c0a:	687b      	ldr	r3, [r7, #4]
 8108c0c:	681b      	ldr	r3, [r3, #0]
 8108c0e:	689b      	ldr	r3, [r3, #8]
 8108c10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8108c14:	687b      	ldr	r3, [r7, #4]
 8108c16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8108c18:	687b      	ldr	r3, [r7, #4]
 8108c1a:	681b      	ldr	r3, [r3, #0]
 8108c1c:	430a      	orrs	r2, r1
 8108c1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8108c20:	687b      	ldr	r3, [r7, #4]
 8108c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108c28:	2b00      	cmp	r3, #0
 8108c2a:	d01a      	beq.n	8108c62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108c2c:	687b      	ldr	r3, [r7, #4]
 8108c2e:	681b      	ldr	r3, [r3, #0]
 8108c30:	685b      	ldr	r3, [r3, #4]
 8108c32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8108c36:	687b      	ldr	r3, [r7, #4]
 8108c38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8108c3a:	687b      	ldr	r3, [r7, #4]
 8108c3c:	681b      	ldr	r3, [r3, #0]
 8108c3e:	430a      	orrs	r2, r1
 8108c40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8108c42:	687b      	ldr	r3, [r7, #4]
 8108c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108c46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108c4a:	d10a      	bne.n	8108c62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8108c4c:	687b      	ldr	r3, [r7, #4]
 8108c4e:	681b      	ldr	r3, [r3, #0]
 8108c50:	685b      	ldr	r3, [r3, #4]
 8108c52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8108c56:	687b      	ldr	r3, [r7, #4]
 8108c58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8108c5a:	687b      	ldr	r3, [r7, #4]
 8108c5c:	681b      	ldr	r3, [r3, #0]
 8108c5e:	430a      	orrs	r2, r1
 8108c60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8108c62:	687b      	ldr	r3, [r7, #4]
 8108c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108c6a:	2b00      	cmp	r3, #0
 8108c6c:	d00a      	beq.n	8108c84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8108c6e:	687b      	ldr	r3, [r7, #4]
 8108c70:	681b      	ldr	r3, [r3, #0]
 8108c72:	685b      	ldr	r3, [r3, #4]
 8108c74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8108c78:	687b      	ldr	r3, [r7, #4]
 8108c7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8108c7c:	687b      	ldr	r3, [r7, #4]
 8108c7e:	681b      	ldr	r3, [r3, #0]
 8108c80:	430a      	orrs	r2, r1
 8108c82:	605a      	str	r2, [r3, #4]
  }
}
 8108c84:	bf00      	nop
 8108c86:	370c      	adds	r7, #12
 8108c88:	46bd      	mov	sp, r7
 8108c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108c8e:	4770      	bx	lr

08108c90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8108c90:	b580      	push	{r7, lr}
 8108c92:	b086      	sub	sp, #24
 8108c94:	af02      	add	r7, sp, #8
 8108c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108c98:	687b      	ldr	r3, [r7, #4]
 8108c9a:	2200      	movs	r2, #0
 8108c9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8108ca0:	f7f9 fb32 	bl	8102308 <HAL_GetTick>
 8108ca4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8108ca6:	687b      	ldr	r3, [r7, #4]
 8108ca8:	681b      	ldr	r3, [r3, #0]
 8108caa:	681b      	ldr	r3, [r3, #0]
 8108cac:	f003 0308 	and.w	r3, r3, #8
 8108cb0:	2b08      	cmp	r3, #8
 8108cb2:	d10e      	bne.n	8108cd2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108cb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108cb8:	9300      	str	r3, [sp, #0]
 8108cba:	68fb      	ldr	r3, [r7, #12]
 8108cbc:	2200      	movs	r2, #0
 8108cbe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8108cc2:	6878      	ldr	r0, [r7, #4]
 8108cc4:	f000 f82c 	bl	8108d20 <UART_WaitOnFlagUntilTimeout>
 8108cc8:	4603      	mov	r3, r0
 8108cca:	2b00      	cmp	r3, #0
 8108ccc:	d001      	beq.n	8108cd2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108cce:	2303      	movs	r3, #3
 8108cd0:	e022      	b.n	8108d18 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8108cd2:	687b      	ldr	r3, [r7, #4]
 8108cd4:	681b      	ldr	r3, [r3, #0]
 8108cd6:	681b      	ldr	r3, [r3, #0]
 8108cd8:	f003 0304 	and.w	r3, r3, #4
 8108cdc:	2b04      	cmp	r3, #4
 8108cde:	d10e      	bne.n	8108cfe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108ce0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108ce4:	9300      	str	r3, [sp, #0]
 8108ce6:	68fb      	ldr	r3, [r7, #12]
 8108ce8:	2200      	movs	r2, #0
 8108cea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8108cee:	6878      	ldr	r0, [r7, #4]
 8108cf0:	f000 f816 	bl	8108d20 <UART_WaitOnFlagUntilTimeout>
 8108cf4:	4603      	mov	r3, r0
 8108cf6:	2b00      	cmp	r3, #0
 8108cf8:	d001      	beq.n	8108cfe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108cfa:	2303      	movs	r3, #3
 8108cfc:	e00c      	b.n	8108d18 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8108cfe:	687b      	ldr	r3, [r7, #4]
 8108d00:	2220      	movs	r2, #32
 8108d02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8108d06:	687b      	ldr	r3, [r7, #4]
 8108d08:	2220      	movs	r2, #32
 8108d0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8108d0e:	687b      	ldr	r3, [r7, #4]
 8108d10:	2200      	movs	r2, #0
 8108d12:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8108d16:	2300      	movs	r3, #0
}
 8108d18:	4618      	mov	r0, r3
 8108d1a:	3710      	adds	r7, #16
 8108d1c:	46bd      	mov	sp, r7
 8108d1e:	bd80      	pop	{r7, pc}

08108d20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8108d20:	b580      	push	{r7, lr}
 8108d22:	b084      	sub	sp, #16
 8108d24:	af00      	add	r7, sp, #0
 8108d26:	60f8      	str	r0, [r7, #12]
 8108d28:	60b9      	str	r1, [r7, #8]
 8108d2a:	603b      	str	r3, [r7, #0]
 8108d2c:	4613      	mov	r3, r2
 8108d2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108d30:	e062      	b.n	8108df8 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8108d32:	69bb      	ldr	r3, [r7, #24]
 8108d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108d38:	d05e      	beq.n	8108df8 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8108d3a:	f7f9 fae5 	bl	8102308 <HAL_GetTick>
 8108d3e:	4602      	mov	r2, r0
 8108d40:	683b      	ldr	r3, [r7, #0]
 8108d42:	1ad3      	subs	r3, r2, r3
 8108d44:	69ba      	ldr	r2, [r7, #24]
 8108d46:	429a      	cmp	r2, r3
 8108d48:	d302      	bcc.n	8108d50 <UART_WaitOnFlagUntilTimeout+0x30>
 8108d4a:	69bb      	ldr	r3, [r7, #24]
 8108d4c:	2b00      	cmp	r3, #0
 8108d4e:	d11d      	bne.n	8108d8c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8108d50:	68fb      	ldr	r3, [r7, #12]
 8108d52:	681b      	ldr	r3, [r3, #0]
 8108d54:	681a      	ldr	r2, [r3, #0]
 8108d56:	68fb      	ldr	r3, [r7, #12]
 8108d58:	681b      	ldr	r3, [r3, #0]
 8108d5a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8108d5e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108d60:	68fb      	ldr	r3, [r7, #12]
 8108d62:	681b      	ldr	r3, [r3, #0]
 8108d64:	689a      	ldr	r2, [r3, #8]
 8108d66:	68fb      	ldr	r3, [r7, #12]
 8108d68:	681b      	ldr	r3, [r3, #0]
 8108d6a:	f022 0201 	bic.w	r2, r2, #1
 8108d6e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8108d70:	68fb      	ldr	r3, [r7, #12]
 8108d72:	2220      	movs	r2, #32
 8108d74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8108d78:	68fb      	ldr	r3, [r7, #12]
 8108d7a:	2220      	movs	r2, #32
 8108d7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8108d80:	68fb      	ldr	r3, [r7, #12]
 8108d82:	2200      	movs	r2, #0
 8108d84:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8108d88:	2303      	movs	r3, #3
 8108d8a:	e045      	b.n	8108e18 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8108d8c:	68fb      	ldr	r3, [r7, #12]
 8108d8e:	681b      	ldr	r3, [r3, #0]
 8108d90:	681b      	ldr	r3, [r3, #0]
 8108d92:	f003 0304 	and.w	r3, r3, #4
 8108d96:	2b00      	cmp	r3, #0
 8108d98:	d02e      	beq.n	8108df8 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8108d9a:	68fb      	ldr	r3, [r7, #12]
 8108d9c:	681b      	ldr	r3, [r3, #0]
 8108d9e:	69db      	ldr	r3, [r3, #28]
 8108da0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8108da4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8108da8:	d126      	bne.n	8108df8 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8108daa:	68fb      	ldr	r3, [r7, #12]
 8108dac:	681b      	ldr	r3, [r3, #0]
 8108dae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8108db2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8108db4:	68fb      	ldr	r3, [r7, #12]
 8108db6:	681b      	ldr	r3, [r3, #0]
 8108db8:	681a      	ldr	r2, [r3, #0]
 8108dba:	68fb      	ldr	r3, [r7, #12]
 8108dbc:	681b      	ldr	r3, [r3, #0]
 8108dbe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8108dc2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108dc4:	68fb      	ldr	r3, [r7, #12]
 8108dc6:	681b      	ldr	r3, [r3, #0]
 8108dc8:	689a      	ldr	r2, [r3, #8]
 8108dca:	68fb      	ldr	r3, [r7, #12]
 8108dcc:	681b      	ldr	r3, [r3, #0]
 8108dce:	f022 0201 	bic.w	r2, r2, #1
 8108dd2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8108dd4:	68fb      	ldr	r3, [r7, #12]
 8108dd6:	2220      	movs	r2, #32
 8108dd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8108ddc:	68fb      	ldr	r3, [r7, #12]
 8108dde:	2220      	movs	r2, #32
 8108de0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8108de4:	68fb      	ldr	r3, [r7, #12]
 8108de6:	2220      	movs	r2, #32
 8108de8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8108dec:	68fb      	ldr	r3, [r7, #12]
 8108dee:	2200      	movs	r2, #0
 8108df0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8108df4:	2303      	movs	r3, #3
 8108df6:	e00f      	b.n	8108e18 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108df8:	68fb      	ldr	r3, [r7, #12]
 8108dfa:	681b      	ldr	r3, [r3, #0]
 8108dfc:	69da      	ldr	r2, [r3, #28]
 8108dfe:	68bb      	ldr	r3, [r7, #8]
 8108e00:	4013      	ands	r3, r2
 8108e02:	68ba      	ldr	r2, [r7, #8]
 8108e04:	429a      	cmp	r2, r3
 8108e06:	bf0c      	ite	eq
 8108e08:	2301      	moveq	r3, #1
 8108e0a:	2300      	movne	r3, #0
 8108e0c:	b2db      	uxtb	r3, r3
 8108e0e:	461a      	mov	r2, r3
 8108e10:	79fb      	ldrb	r3, [r7, #7]
 8108e12:	429a      	cmp	r2, r3
 8108e14:	d08d      	beq.n	8108d32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8108e16:	2300      	movs	r3, #0
}
 8108e18:	4618      	mov	r0, r3
 8108e1a:	3710      	adds	r7, #16
 8108e1c:	46bd      	mov	sp, r7
 8108e1e:	bd80      	pop	{r7, pc}

08108e20 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8108e20:	b480      	push	{r7}
 8108e22:	b083      	sub	sp, #12
 8108e24:	af00      	add	r7, sp, #0
 8108e26:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8108e28:	687b      	ldr	r3, [r7, #4]
 8108e2a:	681b      	ldr	r3, [r3, #0]
 8108e2c:	681a      	ldr	r2, [r3, #0]
 8108e2e:	687b      	ldr	r3, [r7, #4]
 8108e30:	681b      	ldr	r3, [r3, #0]
 8108e32:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8108e36:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8108e38:	687b      	ldr	r3, [r7, #4]
 8108e3a:	681b      	ldr	r3, [r3, #0]
 8108e3c:	689a      	ldr	r2, [r3, #8]
 8108e3e:	687b      	ldr	r3, [r7, #4]
 8108e40:	681b      	ldr	r3, [r3, #0]
 8108e42:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8108e46:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8108e48:	687b      	ldr	r3, [r7, #4]
 8108e4a:	2220      	movs	r2, #32
 8108e4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8108e50:	bf00      	nop
 8108e52:	370c      	adds	r7, #12
 8108e54:	46bd      	mov	sp, r7
 8108e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108e5a:	4770      	bx	lr

08108e5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8108e5c:	b480      	push	{r7}
 8108e5e:	b083      	sub	sp, #12
 8108e60:	af00      	add	r7, sp, #0
 8108e62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8108e64:	687b      	ldr	r3, [r7, #4]
 8108e66:	681b      	ldr	r3, [r3, #0]
 8108e68:	681a      	ldr	r2, [r3, #0]
 8108e6a:	687b      	ldr	r3, [r7, #4]
 8108e6c:	681b      	ldr	r3, [r3, #0]
 8108e6e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8108e72:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8108e74:	687b      	ldr	r3, [r7, #4]
 8108e76:	681b      	ldr	r3, [r3, #0]
 8108e78:	689b      	ldr	r3, [r3, #8]
 8108e7a:	687a      	ldr	r2, [r7, #4]
 8108e7c:	6812      	ldr	r2, [r2, #0]
 8108e7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8108e82:	f023 0301 	bic.w	r3, r3, #1
 8108e86:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8108e88:	687b      	ldr	r3, [r7, #4]
 8108e8a:	2220      	movs	r2, #32
 8108e8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8108e90:	687b      	ldr	r3, [r7, #4]
 8108e92:	2200      	movs	r2, #0
 8108e94:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8108e96:	bf00      	nop
 8108e98:	370c      	adds	r7, #12
 8108e9a:	46bd      	mov	sp, r7
 8108e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108ea0:	4770      	bx	lr

08108ea2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8108ea2:	b580      	push	{r7, lr}
 8108ea4:	b084      	sub	sp, #16
 8108ea6:	af00      	add	r7, sp, #0
 8108ea8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8108eaa:	687b      	ldr	r3, [r7, #4]
 8108eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108eae:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8108eb0:	687b      	ldr	r3, [r7, #4]
 8108eb2:	69db      	ldr	r3, [r3, #28]
 8108eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108eb8:	d01f      	beq.n	8108efa <UART_DMAReceiveCplt+0x58>
  {
    huart->RxXferCount = 0U;
 8108eba:	68fb      	ldr	r3, [r7, #12]
 8108ebc:	2200      	movs	r2, #0
 8108ebe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8108ec2:	68fb      	ldr	r3, [r7, #12]
 8108ec4:	681b      	ldr	r3, [r3, #0]
 8108ec6:	681a      	ldr	r2, [r3, #0]
 8108ec8:	68fb      	ldr	r3, [r7, #12]
 8108eca:	681b      	ldr	r3, [r3, #0]
 8108ecc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8108ed0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108ed2:	68fb      	ldr	r3, [r7, #12]
 8108ed4:	681b      	ldr	r3, [r3, #0]
 8108ed6:	689a      	ldr	r2, [r3, #8]
 8108ed8:	68fb      	ldr	r3, [r7, #12]
 8108eda:	681b      	ldr	r3, [r3, #0]
 8108edc:	f022 0201 	bic.w	r2, r2, #1
 8108ee0:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8108ee2:	68fb      	ldr	r3, [r7, #12]
 8108ee4:	681b      	ldr	r3, [r3, #0]
 8108ee6:	689a      	ldr	r2, [r3, #8]
 8108ee8:	68fb      	ldr	r3, [r7, #12]
 8108eea:	681b      	ldr	r3, [r3, #0]
 8108eec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8108ef0:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8108ef2:	68fb      	ldr	r3, [r7, #12]
 8108ef4:	2220      	movs	r2, #32
 8108ef6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8108efa:	68f8      	ldr	r0, [r7, #12]
 8108efc:	f7ff f858 	bl	8107fb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8108f00:	bf00      	nop
 8108f02:	3710      	adds	r7, #16
 8108f04:	46bd      	mov	sp, r7
 8108f06:	bd80      	pop	{r7, pc}

08108f08 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8108f08:	b580      	push	{r7, lr}
 8108f0a:	b084      	sub	sp, #16
 8108f0c:	af00      	add	r7, sp, #0
 8108f0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8108f10:	687b      	ldr	r3, [r7, #4]
 8108f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108f14:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8108f16:	68f8      	ldr	r0, [r7, #12]
 8108f18:	f7ff f854 	bl	8107fc4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8108f1c:	bf00      	nop
 8108f1e:	3710      	adds	r7, #16
 8108f20:	46bd      	mov	sp, r7
 8108f22:	bd80      	pop	{r7, pc}

08108f24 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8108f24:	b580      	push	{r7, lr}
 8108f26:	b086      	sub	sp, #24
 8108f28:	af00      	add	r7, sp, #0
 8108f2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8108f2c:	687b      	ldr	r3, [r7, #4]
 8108f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108f30:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8108f32:	697b      	ldr	r3, [r7, #20]
 8108f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8108f38:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8108f3a:	697b      	ldr	r3, [r7, #20]
 8108f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8108f40:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8108f42:	697b      	ldr	r3, [r7, #20]
 8108f44:	681b      	ldr	r3, [r3, #0]
 8108f46:	689b      	ldr	r3, [r3, #8]
 8108f48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108f4c:	2b80      	cmp	r3, #128	; 0x80
 8108f4e:	d109      	bne.n	8108f64 <UART_DMAError+0x40>
 8108f50:	693b      	ldr	r3, [r7, #16]
 8108f52:	2b21      	cmp	r3, #33	; 0x21
 8108f54:	d106      	bne.n	8108f64 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8108f56:	697b      	ldr	r3, [r7, #20]
 8108f58:	2200      	movs	r2, #0
 8108f5a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8108f5e:	6978      	ldr	r0, [r7, #20]
 8108f60:	f7ff ff5e 	bl	8108e20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8108f64:	697b      	ldr	r3, [r7, #20]
 8108f66:	681b      	ldr	r3, [r3, #0]
 8108f68:	689b      	ldr	r3, [r3, #8]
 8108f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108f6e:	2b40      	cmp	r3, #64	; 0x40
 8108f70:	d109      	bne.n	8108f86 <UART_DMAError+0x62>
 8108f72:	68fb      	ldr	r3, [r7, #12]
 8108f74:	2b22      	cmp	r3, #34	; 0x22
 8108f76:	d106      	bne.n	8108f86 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8108f78:	697b      	ldr	r3, [r7, #20]
 8108f7a:	2200      	movs	r2, #0
 8108f7c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8108f80:	6978      	ldr	r0, [r7, #20]
 8108f82:	f7ff ff6b 	bl	8108e5c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8108f86:	697b      	ldr	r3, [r7, #20]
 8108f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8108f8c:	f043 0210 	orr.w	r2, r3, #16
 8108f90:	697b      	ldr	r3, [r7, #20]
 8108f92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8108f96:	6978      	ldr	r0, [r7, #20]
 8108f98:	f7ff f81e 	bl	8107fd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8108f9c:	bf00      	nop
 8108f9e:	3718      	adds	r7, #24
 8108fa0:	46bd      	mov	sp, r7
 8108fa2:	bd80      	pop	{r7, pc}

08108fa4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8108fa4:	b480      	push	{r7}
 8108fa6:	b085      	sub	sp, #20
 8108fa8:	af00      	add	r7, sp, #0
 8108faa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108fac:	687b      	ldr	r3, [r7, #4]
 8108fae:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8108fb2:	2b01      	cmp	r3, #1
 8108fb4:	d101      	bne.n	8108fba <HAL_UARTEx_DisableFifoMode+0x16>
 8108fb6:	2302      	movs	r3, #2
 8108fb8:	e027      	b.n	810900a <HAL_UARTEx_DisableFifoMode+0x66>
 8108fba:	687b      	ldr	r3, [r7, #4]
 8108fbc:	2201      	movs	r2, #1
 8108fbe:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8108fc2:	687b      	ldr	r3, [r7, #4]
 8108fc4:	2224      	movs	r2, #36	; 0x24
 8108fc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108fca:	687b      	ldr	r3, [r7, #4]
 8108fcc:	681b      	ldr	r3, [r3, #0]
 8108fce:	681b      	ldr	r3, [r3, #0]
 8108fd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108fd2:	687b      	ldr	r3, [r7, #4]
 8108fd4:	681b      	ldr	r3, [r3, #0]
 8108fd6:	681a      	ldr	r2, [r3, #0]
 8108fd8:	687b      	ldr	r3, [r7, #4]
 8108fda:	681b      	ldr	r3, [r3, #0]
 8108fdc:	f022 0201 	bic.w	r2, r2, #1
 8108fe0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8108fe2:	68fb      	ldr	r3, [r7, #12]
 8108fe4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8108fe8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8108fea:	687b      	ldr	r3, [r7, #4]
 8108fec:	2200      	movs	r2, #0
 8108fee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108ff0:	687b      	ldr	r3, [r7, #4]
 8108ff2:	681b      	ldr	r3, [r3, #0]
 8108ff4:	68fa      	ldr	r2, [r7, #12]
 8108ff6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108ff8:	687b      	ldr	r3, [r7, #4]
 8108ffa:	2220      	movs	r2, #32
 8108ffc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8109000:	687b      	ldr	r3, [r7, #4]
 8109002:	2200      	movs	r2, #0
 8109004:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8109008:	2300      	movs	r3, #0
}
 810900a:	4618      	mov	r0, r3
 810900c:	3714      	adds	r7, #20
 810900e:	46bd      	mov	sp, r7
 8109010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109014:	4770      	bx	lr

08109016 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8109016:	b580      	push	{r7, lr}
 8109018:	b084      	sub	sp, #16
 810901a:	af00      	add	r7, sp, #0
 810901c:	6078      	str	r0, [r7, #4]
 810901e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8109020:	687b      	ldr	r3, [r7, #4]
 8109022:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8109026:	2b01      	cmp	r3, #1
 8109028:	d101      	bne.n	810902e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810902a:	2302      	movs	r3, #2
 810902c:	e02d      	b.n	810908a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810902e:	687b      	ldr	r3, [r7, #4]
 8109030:	2201      	movs	r2, #1
 8109032:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8109036:	687b      	ldr	r3, [r7, #4]
 8109038:	2224      	movs	r2, #36	; 0x24
 810903a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810903e:	687b      	ldr	r3, [r7, #4]
 8109040:	681b      	ldr	r3, [r3, #0]
 8109042:	681b      	ldr	r3, [r3, #0]
 8109044:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8109046:	687b      	ldr	r3, [r7, #4]
 8109048:	681b      	ldr	r3, [r3, #0]
 810904a:	681a      	ldr	r2, [r3, #0]
 810904c:	687b      	ldr	r3, [r7, #4]
 810904e:	681b      	ldr	r3, [r3, #0]
 8109050:	f022 0201 	bic.w	r2, r2, #1
 8109054:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8109056:	687b      	ldr	r3, [r7, #4]
 8109058:	681b      	ldr	r3, [r3, #0]
 810905a:	689b      	ldr	r3, [r3, #8]
 810905c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8109060:	687b      	ldr	r3, [r7, #4]
 8109062:	681b      	ldr	r3, [r3, #0]
 8109064:	683a      	ldr	r2, [r7, #0]
 8109066:	430a      	orrs	r2, r1
 8109068:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810906a:	6878      	ldr	r0, [r7, #4]
 810906c:	f000 f850 	bl	8109110 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8109070:	687b      	ldr	r3, [r7, #4]
 8109072:	681b      	ldr	r3, [r3, #0]
 8109074:	68fa      	ldr	r2, [r7, #12]
 8109076:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8109078:	687b      	ldr	r3, [r7, #4]
 810907a:	2220      	movs	r2, #32
 810907c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8109080:	687b      	ldr	r3, [r7, #4]
 8109082:	2200      	movs	r2, #0
 8109084:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8109088:	2300      	movs	r3, #0
}
 810908a:	4618      	mov	r0, r3
 810908c:	3710      	adds	r7, #16
 810908e:	46bd      	mov	sp, r7
 8109090:	bd80      	pop	{r7, pc}

08109092 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8109092:	b580      	push	{r7, lr}
 8109094:	b084      	sub	sp, #16
 8109096:	af00      	add	r7, sp, #0
 8109098:	6078      	str	r0, [r7, #4]
 810909a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810909c:	687b      	ldr	r3, [r7, #4]
 810909e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 81090a2:	2b01      	cmp	r3, #1
 81090a4:	d101      	bne.n	81090aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 81090a6:	2302      	movs	r3, #2
 81090a8:	e02d      	b.n	8109106 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 81090aa:	687b      	ldr	r3, [r7, #4]
 81090ac:	2201      	movs	r2, #1
 81090ae:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 81090b2:	687b      	ldr	r3, [r7, #4]
 81090b4:	2224      	movs	r2, #36	; 0x24
 81090b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81090ba:	687b      	ldr	r3, [r7, #4]
 81090bc:	681b      	ldr	r3, [r3, #0]
 81090be:	681b      	ldr	r3, [r3, #0]
 81090c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81090c2:	687b      	ldr	r3, [r7, #4]
 81090c4:	681b      	ldr	r3, [r3, #0]
 81090c6:	681a      	ldr	r2, [r3, #0]
 81090c8:	687b      	ldr	r3, [r7, #4]
 81090ca:	681b      	ldr	r3, [r3, #0]
 81090cc:	f022 0201 	bic.w	r2, r2, #1
 81090d0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 81090d2:	687b      	ldr	r3, [r7, #4]
 81090d4:	681b      	ldr	r3, [r3, #0]
 81090d6:	689b      	ldr	r3, [r3, #8]
 81090d8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 81090dc:	687b      	ldr	r3, [r7, #4]
 81090de:	681b      	ldr	r3, [r3, #0]
 81090e0:	683a      	ldr	r2, [r7, #0]
 81090e2:	430a      	orrs	r2, r1
 81090e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81090e6:	6878      	ldr	r0, [r7, #4]
 81090e8:	f000 f812 	bl	8109110 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81090ec:	687b      	ldr	r3, [r7, #4]
 81090ee:	681b      	ldr	r3, [r3, #0]
 81090f0:	68fa      	ldr	r2, [r7, #12]
 81090f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81090f4:	687b      	ldr	r3, [r7, #4]
 81090f6:	2220      	movs	r2, #32
 81090f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81090fc:	687b      	ldr	r3, [r7, #4]
 81090fe:	2200      	movs	r2, #0
 8109100:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8109104:	2300      	movs	r3, #0
}
 8109106:	4618      	mov	r0, r3
 8109108:	3710      	adds	r7, #16
 810910a:	46bd      	mov	sp, r7
 810910c:	bd80      	pop	{r7, pc}
	...

08109110 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8109110:	b480      	push	{r7}
 8109112:	b089      	sub	sp, #36	; 0x24
 8109114:	af00      	add	r7, sp, #0
 8109116:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8109118:	4a2f      	ldr	r2, [pc, #188]	; (81091d8 <UARTEx_SetNbDataToProcess+0xc8>)
 810911a:	f107 0314 	add.w	r3, r7, #20
 810911e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8109122:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8109126:	4a2d      	ldr	r2, [pc, #180]	; (81091dc <UARTEx_SetNbDataToProcess+0xcc>)
 8109128:	f107 030c 	add.w	r3, r7, #12
 810912c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8109130:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8109134:	687b      	ldr	r3, [r7, #4]
 8109136:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8109138:	2b00      	cmp	r3, #0
 810913a:	d108      	bne.n	810914e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 810913c:	687b      	ldr	r3, [r7, #4]
 810913e:	2201      	movs	r2, #1
 8109140:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8109144:	687b      	ldr	r3, [r7, #4]
 8109146:	2201      	movs	r2, #1
 8109148:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810914c:	e03d      	b.n	81091ca <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810914e:	2310      	movs	r3, #16
 8109150:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8109152:	2310      	movs	r3, #16
 8109154:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8109156:	687b      	ldr	r3, [r7, #4]
 8109158:	681b      	ldr	r3, [r3, #0]
 810915a:	689b      	ldr	r3, [r3, #8]
 810915c:	0e5b      	lsrs	r3, r3, #25
 810915e:	b2db      	uxtb	r3, r3
 8109160:	f003 0307 	and.w	r3, r3, #7
 8109164:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8109166:	687b      	ldr	r3, [r7, #4]
 8109168:	681b      	ldr	r3, [r3, #0]
 810916a:	689b      	ldr	r3, [r3, #8]
 810916c:	0f5b      	lsrs	r3, r3, #29
 810916e:	b2db      	uxtb	r3, r3
 8109170:	f003 0307 	and.w	r3, r3, #7
 8109174:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8109176:	7fbb      	ldrb	r3, [r7, #30]
 8109178:	7f3a      	ldrb	r2, [r7, #28]
 810917a:	f107 0120 	add.w	r1, r7, #32
 810917e:	440a      	add	r2, r1
 8109180:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8109184:	fb02 f303 	mul.w	r3, r2, r3
 8109188:	7f3a      	ldrb	r2, [r7, #28]
 810918a:	f107 0120 	add.w	r1, r7, #32
 810918e:	440a      	add	r2, r1
 8109190:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8109194:	fb93 f3f2 	sdiv	r3, r3, r2
 8109198:	b29a      	uxth	r2, r3
 810919a:	687b      	ldr	r3, [r7, #4]
 810919c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 81091a0:	7ffb      	ldrb	r3, [r7, #31]
 81091a2:	7f7a      	ldrb	r2, [r7, #29]
 81091a4:	f107 0120 	add.w	r1, r7, #32
 81091a8:	440a      	add	r2, r1
 81091aa:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 81091ae:	fb02 f303 	mul.w	r3, r2, r3
 81091b2:	7f7a      	ldrb	r2, [r7, #29]
 81091b4:	f107 0120 	add.w	r1, r7, #32
 81091b8:	440a      	add	r2, r1
 81091ba:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 81091be:	fb93 f3f2 	sdiv	r3, r3, r2
 81091c2:	b29a      	uxth	r2, r3
 81091c4:	687b      	ldr	r3, [r7, #4]
 81091c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 81091ca:	bf00      	nop
 81091cc:	3724      	adds	r7, #36	; 0x24
 81091ce:	46bd      	mov	sp, r7
 81091d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81091d4:	4770      	bx	lr
 81091d6:	bf00      	nop
 81091d8:	08114f48 	.word	0x08114f48
 81091dc:	08114f50 	.word	0x08114f50

081091e0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 81091e0:	b580      	push	{r7, lr}
 81091e2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 81091e4:	4904      	ldr	r1, [pc, #16]	; (81091f8 <MX_FATFS_Init+0x18>)
 81091e6:	4805      	ldr	r0, [pc, #20]	; (81091fc <MX_FATFS_Init+0x1c>)
 81091e8:	f000 f8b0 	bl	810934c <FATFS_LinkDriver>
 81091ec:	4603      	mov	r3, r0
 81091ee:	461a      	mov	r2, r3
 81091f0:	4b03      	ldr	r3, [pc, #12]	; (8109200 <MX_FATFS_Init+0x20>)
 81091f2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 81091f4:	bf00      	nop
 81091f6:	bd80      	pop	{r7, pc}
 81091f8:	1000e310 	.word	0x1000e310
 81091fc:	10000010 	.word	0x10000010
 8109200:	1000e314 	.word	0x1000e314

08109204 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8109204:	b480      	push	{r7}
 8109206:	b083      	sub	sp, #12
 8109208:	af00      	add	r7, sp, #0
 810920a:	4603      	mov	r3, r0
 810920c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 810920e:	4b06      	ldr	r3, [pc, #24]	; (8109228 <USER_initialize+0x24>)
 8109210:	2201      	movs	r2, #1
 8109212:	701a      	strb	r2, [r3, #0]
    return Stat;
 8109214:	4b04      	ldr	r3, [pc, #16]	; (8109228 <USER_initialize+0x24>)
 8109216:	781b      	ldrb	r3, [r3, #0]
 8109218:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 810921a:	4618      	mov	r0, r3
 810921c:	370c      	adds	r7, #12
 810921e:	46bd      	mov	sp, r7
 8109220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109224:	4770      	bx	lr
 8109226:	bf00      	nop
 8109228:	1000000d 	.word	0x1000000d

0810922c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 810922c:	b480      	push	{r7}
 810922e:	b083      	sub	sp, #12
 8109230:	af00      	add	r7, sp, #0
 8109232:	4603      	mov	r3, r0
 8109234:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8109236:	4b06      	ldr	r3, [pc, #24]	; (8109250 <USER_status+0x24>)
 8109238:	2201      	movs	r2, #1
 810923a:	701a      	strb	r2, [r3, #0]
    return Stat;
 810923c:	4b04      	ldr	r3, [pc, #16]	; (8109250 <USER_status+0x24>)
 810923e:	781b      	ldrb	r3, [r3, #0]
 8109240:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8109242:	4618      	mov	r0, r3
 8109244:	370c      	adds	r7, #12
 8109246:	46bd      	mov	sp, r7
 8109248:	f85d 7b04 	ldr.w	r7, [sp], #4
 810924c:	4770      	bx	lr
 810924e:	bf00      	nop
 8109250:	1000000d 	.word	0x1000000d

08109254 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8109254:	b480      	push	{r7}
 8109256:	b085      	sub	sp, #20
 8109258:	af00      	add	r7, sp, #0
 810925a:	60b9      	str	r1, [r7, #8]
 810925c:	607a      	str	r2, [r7, #4]
 810925e:	603b      	str	r3, [r7, #0]
 8109260:	4603      	mov	r3, r0
 8109262:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8109264:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8109266:	4618      	mov	r0, r3
 8109268:	3714      	adds	r7, #20
 810926a:	46bd      	mov	sp, r7
 810926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109270:	4770      	bx	lr

08109272 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8109272:	b480      	push	{r7}
 8109274:	b085      	sub	sp, #20
 8109276:	af00      	add	r7, sp, #0
 8109278:	60b9      	str	r1, [r7, #8]
 810927a:	607a      	str	r2, [r7, #4]
 810927c:	603b      	str	r3, [r7, #0]
 810927e:	4603      	mov	r3, r0
 8109280:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8109282:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8109284:	4618      	mov	r0, r3
 8109286:	3714      	adds	r7, #20
 8109288:	46bd      	mov	sp, r7
 810928a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810928e:	4770      	bx	lr

08109290 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8109290:	b480      	push	{r7}
 8109292:	b085      	sub	sp, #20
 8109294:	af00      	add	r7, sp, #0
 8109296:	4603      	mov	r3, r0
 8109298:	603a      	str	r2, [r7, #0]
 810929a:	71fb      	strb	r3, [r7, #7]
 810929c:	460b      	mov	r3, r1
 810929e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 81092a0:	2301      	movs	r3, #1
 81092a2:	73fb      	strb	r3, [r7, #15]
    return res;
 81092a4:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 81092a6:	4618      	mov	r0, r3
 81092a8:	3714      	adds	r7, #20
 81092aa:	46bd      	mov	sp, r7
 81092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81092b0:	4770      	bx	lr
	...

081092b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 81092b4:	b480      	push	{r7}
 81092b6:	b087      	sub	sp, #28
 81092b8:	af00      	add	r7, sp, #0
 81092ba:	60f8      	str	r0, [r7, #12]
 81092bc:	60b9      	str	r1, [r7, #8]
 81092be:	4613      	mov	r3, r2
 81092c0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 81092c2:	2301      	movs	r3, #1
 81092c4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 81092c6:	2300      	movs	r3, #0
 81092c8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 81092ca:	4b1f      	ldr	r3, [pc, #124]	; (8109348 <FATFS_LinkDriverEx+0x94>)
 81092cc:	7a5b      	ldrb	r3, [r3, #9]
 81092ce:	b2db      	uxtb	r3, r3
 81092d0:	2b00      	cmp	r3, #0
 81092d2:	d131      	bne.n	8109338 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 81092d4:	4b1c      	ldr	r3, [pc, #112]	; (8109348 <FATFS_LinkDriverEx+0x94>)
 81092d6:	7a5b      	ldrb	r3, [r3, #9]
 81092d8:	b2db      	uxtb	r3, r3
 81092da:	461a      	mov	r2, r3
 81092dc:	4b1a      	ldr	r3, [pc, #104]	; (8109348 <FATFS_LinkDriverEx+0x94>)
 81092de:	2100      	movs	r1, #0
 81092e0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 81092e2:	4b19      	ldr	r3, [pc, #100]	; (8109348 <FATFS_LinkDriverEx+0x94>)
 81092e4:	7a5b      	ldrb	r3, [r3, #9]
 81092e6:	b2db      	uxtb	r3, r3
 81092e8:	4a17      	ldr	r2, [pc, #92]	; (8109348 <FATFS_LinkDriverEx+0x94>)
 81092ea:	009b      	lsls	r3, r3, #2
 81092ec:	4413      	add	r3, r2
 81092ee:	68fa      	ldr	r2, [r7, #12]
 81092f0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 81092f2:	4b15      	ldr	r3, [pc, #84]	; (8109348 <FATFS_LinkDriverEx+0x94>)
 81092f4:	7a5b      	ldrb	r3, [r3, #9]
 81092f6:	b2db      	uxtb	r3, r3
 81092f8:	461a      	mov	r2, r3
 81092fa:	4b13      	ldr	r3, [pc, #76]	; (8109348 <FATFS_LinkDriverEx+0x94>)
 81092fc:	4413      	add	r3, r2
 81092fe:	79fa      	ldrb	r2, [r7, #7]
 8109300:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8109302:	4b11      	ldr	r3, [pc, #68]	; (8109348 <FATFS_LinkDriverEx+0x94>)
 8109304:	7a5b      	ldrb	r3, [r3, #9]
 8109306:	b2db      	uxtb	r3, r3
 8109308:	1c5a      	adds	r2, r3, #1
 810930a:	b2d1      	uxtb	r1, r2
 810930c:	4a0e      	ldr	r2, [pc, #56]	; (8109348 <FATFS_LinkDriverEx+0x94>)
 810930e:	7251      	strb	r1, [r2, #9]
 8109310:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8109312:	7dbb      	ldrb	r3, [r7, #22]
 8109314:	3330      	adds	r3, #48	; 0x30
 8109316:	b2da      	uxtb	r2, r3
 8109318:	68bb      	ldr	r3, [r7, #8]
 810931a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 810931c:	68bb      	ldr	r3, [r7, #8]
 810931e:	3301      	adds	r3, #1
 8109320:	223a      	movs	r2, #58	; 0x3a
 8109322:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8109324:	68bb      	ldr	r3, [r7, #8]
 8109326:	3302      	adds	r3, #2
 8109328:	222f      	movs	r2, #47	; 0x2f
 810932a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 810932c:	68bb      	ldr	r3, [r7, #8]
 810932e:	3303      	adds	r3, #3
 8109330:	2200      	movs	r2, #0
 8109332:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8109334:	2300      	movs	r3, #0
 8109336:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8109338:	7dfb      	ldrb	r3, [r7, #23]
}
 810933a:	4618      	mov	r0, r3
 810933c:	371c      	adds	r7, #28
 810933e:	46bd      	mov	sp, r7
 8109340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109344:	4770      	bx	lr
 8109346:	bf00      	nop
 8109348:	10000484 	.word	0x10000484

0810934c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 810934c:	b580      	push	{r7, lr}
 810934e:	b082      	sub	sp, #8
 8109350:	af00      	add	r7, sp, #0
 8109352:	6078      	str	r0, [r7, #4]
 8109354:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8109356:	2200      	movs	r2, #0
 8109358:	6839      	ldr	r1, [r7, #0]
 810935a:	6878      	ldr	r0, [r7, #4]
 810935c:	f7ff ffaa 	bl	81092b4 <FATFS_LinkDriverEx>
 8109360:	4603      	mov	r3, r0
}
 8109362:	4618      	mov	r0, r3
 8109364:	3708      	adds	r7, #8
 8109366:	46bd      	mov	sp, r7
 8109368:	bd80      	pop	{r7, pc}

0810936a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 810936a:	b480      	push	{r7}
 810936c:	b085      	sub	sp, #20
 810936e:	af00      	add	r7, sp, #0
 8109370:	4603      	mov	r3, r0
 8109372:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8109374:	2300      	movs	r3, #0
 8109376:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8109378:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810937c:	2b84      	cmp	r3, #132	; 0x84
 810937e:	d005      	beq.n	810938c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8109380:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8109384:	68fb      	ldr	r3, [r7, #12]
 8109386:	4413      	add	r3, r2
 8109388:	3303      	adds	r3, #3
 810938a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 810938c:	68fb      	ldr	r3, [r7, #12]
}
 810938e:	4618      	mov	r0, r3
 8109390:	3714      	adds	r7, #20
 8109392:	46bd      	mov	sp, r7
 8109394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109398:	4770      	bx	lr

0810939a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 810939a:	b580      	push	{r7, lr}
 810939c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 810939e:	f001 fbe3 	bl	810ab68 <vTaskStartScheduler>
  
  return osOK;
 81093a2:	2300      	movs	r3, #0
}
 81093a4:	4618      	mov	r0, r3
 81093a6:	bd80      	pop	{r7, pc}

081093a8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 81093a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 81093aa:	b089      	sub	sp, #36	; 0x24
 81093ac:	af04      	add	r7, sp, #16
 81093ae:	6078      	str	r0, [r7, #4]
 81093b0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 81093b2:	687b      	ldr	r3, [r7, #4]
 81093b4:	695b      	ldr	r3, [r3, #20]
 81093b6:	2b00      	cmp	r3, #0
 81093b8:	d020      	beq.n	81093fc <osThreadCreate+0x54>
 81093ba:	687b      	ldr	r3, [r7, #4]
 81093bc:	699b      	ldr	r3, [r3, #24]
 81093be:	2b00      	cmp	r3, #0
 81093c0:	d01c      	beq.n	81093fc <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81093c2:	687b      	ldr	r3, [r7, #4]
 81093c4:	685c      	ldr	r4, [r3, #4]
 81093c6:	687b      	ldr	r3, [r7, #4]
 81093c8:	681d      	ldr	r5, [r3, #0]
 81093ca:	687b      	ldr	r3, [r7, #4]
 81093cc:	691e      	ldr	r6, [r3, #16]
 81093ce:	687b      	ldr	r3, [r7, #4]
 81093d0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 81093d4:	4618      	mov	r0, r3
 81093d6:	f7ff ffc8 	bl	810936a <makeFreeRtosPriority>
 81093da:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 81093dc:	687b      	ldr	r3, [r7, #4]
 81093de:	695b      	ldr	r3, [r3, #20]
 81093e0:	687a      	ldr	r2, [r7, #4]
 81093e2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81093e4:	9202      	str	r2, [sp, #8]
 81093e6:	9301      	str	r3, [sp, #4]
 81093e8:	9100      	str	r1, [sp, #0]
 81093ea:	683b      	ldr	r3, [r7, #0]
 81093ec:	4632      	mov	r2, r6
 81093ee:	4629      	mov	r1, r5
 81093f0:	4620      	mov	r0, r4
 81093f2:	f001 f967 	bl	810a6c4 <xTaskCreateStatic>
 81093f6:	4603      	mov	r3, r0
 81093f8:	60fb      	str	r3, [r7, #12]
 81093fa:	e01c      	b.n	8109436 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81093fc:	687b      	ldr	r3, [r7, #4]
 81093fe:	685c      	ldr	r4, [r3, #4]
 8109400:	687b      	ldr	r3, [r7, #4]
 8109402:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8109404:	687b      	ldr	r3, [r7, #4]
 8109406:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8109408:	b29e      	uxth	r6, r3
 810940a:	687b      	ldr	r3, [r7, #4]
 810940c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8109410:	4618      	mov	r0, r3
 8109412:	f7ff ffaa 	bl	810936a <makeFreeRtosPriority>
 8109416:	4602      	mov	r2, r0
 8109418:	f107 030c 	add.w	r3, r7, #12
 810941c:	9301      	str	r3, [sp, #4]
 810941e:	9200      	str	r2, [sp, #0]
 8109420:	683b      	ldr	r3, [r7, #0]
 8109422:	4632      	mov	r2, r6
 8109424:	4629      	mov	r1, r5
 8109426:	4620      	mov	r0, r4
 8109428:	f001 f9a6 	bl	810a778 <xTaskCreate>
 810942c:	4603      	mov	r3, r0
 810942e:	2b01      	cmp	r3, #1
 8109430:	d001      	beq.n	8109436 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8109432:	2300      	movs	r3, #0
 8109434:	e000      	b.n	8109438 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8109436:	68fb      	ldr	r3, [r7, #12]
}
 8109438:	4618      	mov	r0, r3
 810943a:	3714      	adds	r7, #20
 810943c:	46bd      	mov	sp, r7
 810943e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08109440 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8109440:	b580      	push	{r7, lr}
 8109442:	b084      	sub	sp, #16
 8109444:	af00      	add	r7, sp, #0
 8109446:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8109448:	687b      	ldr	r3, [r7, #4]
 810944a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 810944c:	68fb      	ldr	r3, [r7, #12]
 810944e:	2b00      	cmp	r3, #0
 8109450:	d001      	beq.n	8109456 <osDelay+0x16>
 8109452:	68fb      	ldr	r3, [r7, #12]
 8109454:	e000      	b.n	8109458 <osDelay+0x18>
 8109456:	2301      	movs	r3, #1
 8109458:	4618      	mov	r0, r3
 810945a:	f001 fb51 	bl	810ab00 <vTaskDelay>
  
  return osOK;
 810945e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8109460:	4618      	mov	r0, r3
 8109462:	3710      	adds	r7, #16
 8109464:	46bd      	mov	sp, r7
 8109466:	bd80      	pop	{r7, pc}

08109468 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8109468:	b580      	push	{r7, lr}
 810946a:	b086      	sub	sp, #24
 810946c:	af02      	add	r7, sp, #8
 810946e:	6078      	str	r0, [r7, #4]
 8109470:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8109472:	687b      	ldr	r3, [r7, #4]
 8109474:	685b      	ldr	r3, [r3, #4]
 8109476:	2b00      	cmp	r3, #0
 8109478:	d010      	beq.n	810949c <osSemaphoreCreate+0x34>
    if (count == 1) {
 810947a:	683b      	ldr	r3, [r7, #0]
 810947c:	2b01      	cmp	r3, #1
 810947e:	d10b      	bne.n	8109498 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8109480:	687b      	ldr	r3, [r7, #4]
 8109482:	685a      	ldr	r2, [r3, #4]
 8109484:	2303      	movs	r3, #3
 8109486:	9300      	str	r3, [sp, #0]
 8109488:	4613      	mov	r3, r2
 810948a:	2200      	movs	r2, #0
 810948c:	2100      	movs	r1, #0
 810948e:	2001      	movs	r0, #1
 8109490:	f000 fd10 	bl	8109eb4 <xQueueGenericCreateStatic>
 8109494:	4603      	mov	r3, r0
 8109496:	e016      	b.n	81094c6 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8109498:	2300      	movs	r3, #0
 810949a:	e014      	b.n	81094c6 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 810949c:	683b      	ldr	r3, [r7, #0]
 810949e:	2b01      	cmp	r3, #1
 81094a0:	d110      	bne.n	81094c4 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 81094a2:	2203      	movs	r2, #3
 81094a4:	2100      	movs	r1, #0
 81094a6:	2001      	movs	r0, #1
 81094a8:	f000 fd77 	bl	8109f9a <xQueueGenericCreate>
 81094ac:	60f8      	str	r0, [r7, #12]
 81094ae:	68fb      	ldr	r3, [r7, #12]
 81094b0:	2b00      	cmp	r3, #0
 81094b2:	d005      	beq.n	81094c0 <osSemaphoreCreate+0x58>
 81094b4:	2300      	movs	r3, #0
 81094b6:	2200      	movs	r2, #0
 81094b8:	2100      	movs	r1, #0
 81094ba:	68f8      	ldr	r0, [r7, #12]
 81094bc:	f000 fdfe 	bl	810a0bc <xQueueGenericSend>
      return sema;
 81094c0:	68fb      	ldr	r3, [r7, #12]
 81094c2:	e000      	b.n	81094c6 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 81094c4:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 81094c6:	4618      	mov	r0, r3
 81094c8:	3710      	adds	r7, #16
 81094ca:	46bd      	mov	sp, r7
 81094cc:	bd80      	pop	{r7, pc}
	...

081094d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 81094d0:	b580      	push	{r7, lr}
 81094d2:	b08a      	sub	sp, #40	; 0x28
 81094d4:	af00      	add	r7, sp, #0
 81094d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 81094d8:	2300      	movs	r3, #0
 81094da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 81094dc:	f001 fba2 	bl	810ac24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 81094e0:	4b57      	ldr	r3, [pc, #348]	; (8109640 <pvPortMalloc+0x170>)
 81094e2:	681b      	ldr	r3, [r3, #0]
 81094e4:	2b00      	cmp	r3, #0
 81094e6:	d101      	bne.n	81094ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 81094e8:	f000 f90c 	bl	8109704 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 81094ec:	4b55      	ldr	r3, [pc, #340]	; (8109644 <pvPortMalloc+0x174>)
 81094ee:	681a      	ldr	r2, [r3, #0]
 81094f0:	687b      	ldr	r3, [r7, #4]
 81094f2:	4013      	ands	r3, r2
 81094f4:	2b00      	cmp	r3, #0
 81094f6:	f040 808c 	bne.w	8109612 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 81094fa:	687b      	ldr	r3, [r7, #4]
 81094fc:	2b00      	cmp	r3, #0
 81094fe:	d01c      	beq.n	810953a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8109500:	2208      	movs	r2, #8
 8109502:	687b      	ldr	r3, [r7, #4]
 8109504:	4413      	add	r3, r2
 8109506:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8109508:	687b      	ldr	r3, [r7, #4]
 810950a:	f003 0307 	and.w	r3, r3, #7
 810950e:	2b00      	cmp	r3, #0
 8109510:	d013      	beq.n	810953a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8109512:	687b      	ldr	r3, [r7, #4]
 8109514:	f023 0307 	bic.w	r3, r3, #7
 8109518:	3308      	adds	r3, #8
 810951a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 810951c:	687b      	ldr	r3, [r7, #4]
 810951e:	f003 0307 	and.w	r3, r3, #7
 8109522:	2b00      	cmp	r3, #0
 8109524:	d009      	beq.n	810953a <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8109526:	f04f 0350 	mov.w	r3, #80	; 0x50
 810952a:	f383 8811 	msr	BASEPRI, r3
 810952e:	f3bf 8f6f 	isb	sy
 8109532:	f3bf 8f4f 	dsb	sy
 8109536:	617b      	str	r3, [r7, #20]
 8109538:	e7fe      	b.n	8109538 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 810953a:	687b      	ldr	r3, [r7, #4]
 810953c:	2b00      	cmp	r3, #0
 810953e:	d068      	beq.n	8109612 <pvPortMalloc+0x142>
 8109540:	4b41      	ldr	r3, [pc, #260]	; (8109648 <pvPortMalloc+0x178>)
 8109542:	681b      	ldr	r3, [r3, #0]
 8109544:	687a      	ldr	r2, [r7, #4]
 8109546:	429a      	cmp	r2, r3
 8109548:	d863      	bhi.n	8109612 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 810954a:	4b40      	ldr	r3, [pc, #256]	; (810964c <pvPortMalloc+0x17c>)
 810954c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 810954e:	4b3f      	ldr	r3, [pc, #252]	; (810964c <pvPortMalloc+0x17c>)
 8109550:	681b      	ldr	r3, [r3, #0]
 8109552:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8109554:	e004      	b.n	8109560 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8109556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109558:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 810955a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810955c:	681b      	ldr	r3, [r3, #0]
 810955e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8109560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109562:	685b      	ldr	r3, [r3, #4]
 8109564:	687a      	ldr	r2, [r7, #4]
 8109566:	429a      	cmp	r2, r3
 8109568:	d903      	bls.n	8109572 <pvPortMalloc+0xa2>
 810956a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810956c:	681b      	ldr	r3, [r3, #0]
 810956e:	2b00      	cmp	r3, #0
 8109570:	d1f1      	bne.n	8109556 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8109572:	4b33      	ldr	r3, [pc, #204]	; (8109640 <pvPortMalloc+0x170>)
 8109574:	681b      	ldr	r3, [r3, #0]
 8109576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8109578:	429a      	cmp	r2, r3
 810957a:	d04a      	beq.n	8109612 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 810957c:	6a3b      	ldr	r3, [r7, #32]
 810957e:	681b      	ldr	r3, [r3, #0]
 8109580:	2208      	movs	r2, #8
 8109582:	4413      	add	r3, r2
 8109584:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8109586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109588:	681a      	ldr	r2, [r3, #0]
 810958a:	6a3b      	ldr	r3, [r7, #32]
 810958c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 810958e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109590:	685a      	ldr	r2, [r3, #4]
 8109592:	687b      	ldr	r3, [r7, #4]
 8109594:	1ad2      	subs	r2, r2, r3
 8109596:	2308      	movs	r3, #8
 8109598:	005b      	lsls	r3, r3, #1
 810959a:	429a      	cmp	r2, r3
 810959c:	d91e      	bls.n	81095dc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 810959e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81095a0:	687b      	ldr	r3, [r7, #4]
 81095a2:	4413      	add	r3, r2
 81095a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 81095a6:	69bb      	ldr	r3, [r7, #24]
 81095a8:	f003 0307 	and.w	r3, r3, #7
 81095ac:	2b00      	cmp	r3, #0
 81095ae:	d009      	beq.n	81095c4 <pvPortMalloc+0xf4>
 81095b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 81095b4:	f383 8811 	msr	BASEPRI, r3
 81095b8:	f3bf 8f6f 	isb	sy
 81095bc:	f3bf 8f4f 	dsb	sy
 81095c0:	613b      	str	r3, [r7, #16]
 81095c2:	e7fe      	b.n	81095c2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 81095c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81095c6:	685a      	ldr	r2, [r3, #4]
 81095c8:	687b      	ldr	r3, [r7, #4]
 81095ca:	1ad2      	subs	r2, r2, r3
 81095cc:	69bb      	ldr	r3, [r7, #24]
 81095ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 81095d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81095d2:	687a      	ldr	r2, [r7, #4]
 81095d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 81095d6:	69b8      	ldr	r0, [r7, #24]
 81095d8:	f000 f8f6 	bl	81097c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 81095dc:	4b1a      	ldr	r3, [pc, #104]	; (8109648 <pvPortMalloc+0x178>)
 81095de:	681a      	ldr	r2, [r3, #0]
 81095e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81095e2:	685b      	ldr	r3, [r3, #4]
 81095e4:	1ad3      	subs	r3, r2, r3
 81095e6:	4a18      	ldr	r2, [pc, #96]	; (8109648 <pvPortMalloc+0x178>)
 81095e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 81095ea:	4b17      	ldr	r3, [pc, #92]	; (8109648 <pvPortMalloc+0x178>)
 81095ec:	681a      	ldr	r2, [r3, #0]
 81095ee:	4b18      	ldr	r3, [pc, #96]	; (8109650 <pvPortMalloc+0x180>)
 81095f0:	681b      	ldr	r3, [r3, #0]
 81095f2:	429a      	cmp	r2, r3
 81095f4:	d203      	bcs.n	81095fe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 81095f6:	4b14      	ldr	r3, [pc, #80]	; (8109648 <pvPortMalloc+0x178>)
 81095f8:	681b      	ldr	r3, [r3, #0]
 81095fa:	4a15      	ldr	r2, [pc, #84]	; (8109650 <pvPortMalloc+0x180>)
 81095fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 81095fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109600:	685a      	ldr	r2, [r3, #4]
 8109602:	4b10      	ldr	r3, [pc, #64]	; (8109644 <pvPortMalloc+0x174>)
 8109604:	681b      	ldr	r3, [r3, #0]
 8109606:	431a      	orrs	r2, r3
 8109608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810960a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 810960c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810960e:	2200      	movs	r2, #0
 8109610:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8109612:	f001 fb15 	bl	810ac40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8109616:	69fb      	ldr	r3, [r7, #28]
 8109618:	f003 0307 	and.w	r3, r3, #7
 810961c:	2b00      	cmp	r3, #0
 810961e:	d009      	beq.n	8109634 <pvPortMalloc+0x164>
 8109620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109624:	f383 8811 	msr	BASEPRI, r3
 8109628:	f3bf 8f6f 	isb	sy
 810962c:	f3bf 8f4f 	dsb	sy
 8109630:	60fb      	str	r3, [r7, #12]
 8109632:	e7fe      	b.n	8109632 <pvPortMalloc+0x162>
	return pvReturn;
 8109634:	69fb      	ldr	r3, [r7, #28]
}
 8109636:	4618      	mov	r0, r3
 8109638:	3728      	adds	r7, #40	; 0x28
 810963a:	46bd      	mov	sp, r7
 810963c:	bd80      	pop	{r7, pc}
 810963e:	bf00      	nop
 8109640:	10008498 	.word	0x10008498
 8109644:	100084a4 	.word	0x100084a4
 8109648:	1000849c 	.word	0x1000849c
 810964c:	10008490 	.word	0x10008490
 8109650:	100084a0 	.word	0x100084a0

08109654 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8109654:	b580      	push	{r7, lr}
 8109656:	b086      	sub	sp, #24
 8109658:	af00      	add	r7, sp, #0
 810965a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 810965c:	687b      	ldr	r3, [r7, #4]
 810965e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8109660:	687b      	ldr	r3, [r7, #4]
 8109662:	2b00      	cmp	r3, #0
 8109664:	d046      	beq.n	81096f4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8109666:	2308      	movs	r3, #8
 8109668:	425b      	negs	r3, r3
 810966a:	697a      	ldr	r2, [r7, #20]
 810966c:	4413      	add	r3, r2
 810966e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8109670:	697b      	ldr	r3, [r7, #20]
 8109672:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8109674:	693b      	ldr	r3, [r7, #16]
 8109676:	685a      	ldr	r2, [r3, #4]
 8109678:	4b20      	ldr	r3, [pc, #128]	; (81096fc <vPortFree+0xa8>)
 810967a:	681b      	ldr	r3, [r3, #0]
 810967c:	4013      	ands	r3, r2
 810967e:	2b00      	cmp	r3, #0
 8109680:	d109      	bne.n	8109696 <vPortFree+0x42>
 8109682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109686:	f383 8811 	msr	BASEPRI, r3
 810968a:	f3bf 8f6f 	isb	sy
 810968e:	f3bf 8f4f 	dsb	sy
 8109692:	60fb      	str	r3, [r7, #12]
 8109694:	e7fe      	b.n	8109694 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8109696:	693b      	ldr	r3, [r7, #16]
 8109698:	681b      	ldr	r3, [r3, #0]
 810969a:	2b00      	cmp	r3, #0
 810969c:	d009      	beq.n	81096b2 <vPortFree+0x5e>
 810969e:	f04f 0350 	mov.w	r3, #80	; 0x50
 81096a2:	f383 8811 	msr	BASEPRI, r3
 81096a6:	f3bf 8f6f 	isb	sy
 81096aa:	f3bf 8f4f 	dsb	sy
 81096ae:	60bb      	str	r3, [r7, #8]
 81096b0:	e7fe      	b.n	81096b0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 81096b2:	693b      	ldr	r3, [r7, #16]
 81096b4:	685a      	ldr	r2, [r3, #4]
 81096b6:	4b11      	ldr	r3, [pc, #68]	; (81096fc <vPortFree+0xa8>)
 81096b8:	681b      	ldr	r3, [r3, #0]
 81096ba:	4013      	ands	r3, r2
 81096bc:	2b00      	cmp	r3, #0
 81096be:	d019      	beq.n	81096f4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 81096c0:	693b      	ldr	r3, [r7, #16]
 81096c2:	681b      	ldr	r3, [r3, #0]
 81096c4:	2b00      	cmp	r3, #0
 81096c6:	d115      	bne.n	81096f4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 81096c8:	693b      	ldr	r3, [r7, #16]
 81096ca:	685a      	ldr	r2, [r3, #4]
 81096cc:	4b0b      	ldr	r3, [pc, #44]	; (81096fc <vPortFree+0xa8>)
 81096ce:	681b      	ldr	r3, [r3, #0]
 81096d0:	43db      	mvns	r3, r3
 81096d2:	401a      	ands	r2, r3
 81096d4:	693b      	ldr	r3, [r7, #16]
 81096d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 81096d8:	f001 faa4 	bl	810ac24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 81096dc:	693b      	ldr	r3, [r7, #16]
 81096de:	685a      	ldr	r2, [r3, #4]
 81096e0:	4b07      	ldr	r3, [pc, #28]	; (8109700 <vPortFree+0xac>)
 81096e2:	681b      	ldr	r3, [r3, #0]
 81096e4:	4413      	add	r3, r2
 81096e6:	4a06      	ldr	r2, [pc, #24]	; (8109700 <vPortFree+0xac>)
 81096e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 81096ea:	6938      	ldr	r0, [r7, #16]
 81096ec:	f000 f86c 	bl	81097c8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 81096f0:	f001 faa6 	bl	810ac40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 81096f4:	bf00      	nop
 81096f6:	3718      	adds	r7, #24
 81096f8:	46bd      	mov	sp, r7
 81096fa:	bd80      	pop	{r7, pc}
 81096fc:	100084a4 	.word	0x100084a4
 8109700:	1000849c 	.word	0x1000849c

08109704 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8109704:	b480      	push	{r7}
 8109706:	b085      	sub	sp, #20
 8109708:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 810970a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810970e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8109710:	4b27      	ldr	r3, [pc, #156]	; (81097b0 <prvHeapInit+0xac>)
 8109712:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8109714:	68fb      	ldr	r3, [r7, #12]
 8109716:	f003 0307 	and.w	r3, r3, #7
 810971a:	2b00      	cmp	r3, #0
 810971c:	d00c      	beq.n	8109738 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 810971e:	68fb      	ldr	r3, [r7, #12]
 8109720:	3307      	adds	r3, #7
 8109722:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8109724:	68fb      	ldr	r3, [r7, #12]
 8109726:	f023 0307 	bic.w	r3, r3, #7
 810972a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 810972c:	68ba      	ldr	r2, [r7, #8]
 810972e:	68fb      	ldr	r3, [r7, #12]
 8109730:	1ad3      	subs	r3, r2, r3
 8109732:	4a1f      	ldr	r2, [pc, #124]	; (81097b0 <prvHeapInit+0xac>)
 8109734:	4413      	add	r3, r2
 8109736:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8109738:	68fb      	ldr	r3, [r7, #12]
 810973a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 810973c:	4a1d      	ldr	r2, [pc, #116]	; (81097b4 <prvHeapInit+0xb0>)
 810973e:	687b      	ldr	r3, [r7, #4]
 8109740:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8109742:	4b1c      	ldr	r3, [pc, #112]	; (81097b4 <prvHeapInit+0xb0>)
 8109744:	2200      	movs	r2, #0
 8109746:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8109748:	687b      	ldr	r3, [r7, #4]
 810974a:	68ba      	ldr	r2, [r7, #8]
 810974c:	4413      	add	r3, r2
 810974e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8109750:	2208      	movs	r2, #8
 8109752:	68fb      	ldr	r3, [r7, #12]
 8109754:	1a9b      	subs	r3, r3, r2
 8109756:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8109758:	68fb      	ldr	r3, [r7, #12]
 810975a:	f023 0307 	bic.w	r3, r3, #7
 810975e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8109760:	68fb      	ldr	r3, [r7, #12]
 8109762:	4a15      	ldr	r2, [pc, #84]	; (81097b8 <prvHeapInit+0xb4>)
 8109764:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8109766:	4b14      	ldr	r3, [pc, #80]	; (81097b8 <prvHeapInit+0xb4>)
 8109768:	681b      	ldr	r3, [r3, #0]
 810976a:	2200      	movs	r2, #0
 810976c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 810976e:	4b12      	ldr	r3, [pc, #72]	; (81097b8 <prvHeapInit+0xb4>)
 8109770:	681b      	ldr	r3, [r3, #0]
 8109772:	2200      	movs	r2, #0
 8109774:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8109776:	687b      	ldr	r3, [r7, #4]
 8109778:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 810977a:	683b      	ldr	r3, [r7, #0]
 810977c:	68fa      	ldr	r2, [r7, #12]
 810977e:	1ad2      	subs	r2, r2, r3
 8109780:	683b      	ldr	r3, [r7, #0]
 8109782:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8109784:	4b0c      	ldr	r3, [pc, #48]	; (81097b8 <prvHeapInit+0xb4>)
 8109786:	681a      	ldr	r2, [r3, #0]
 8109788:	683b      	ldr	r3, [r7, #0]
 810978a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 810978c:	683b      	ldr	r3, [r7, #0]
 810978e:	685b      	ldr	r3, [r3, #4]
 8109790:	4a0a      	ldr	r2, [pc, #40]	; (81097bc <prvHeapInit+0xb8>)
 8109792:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8109794:	683b      	ldr	r3, [r7, #0]
 8109796:	685b      	ldr	r3, [r3, #4]
 8109798:	4a09      	ldr	r2, [pc, #36]	; (81097c0 <prvHeapInit+0xbc>)
 810979a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 810979c:	4b09      	ldr	r3, [pc, #36]	; (81097c4 <prvHeapInit+0xc0>)
 810979e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 81097a2:	601a      	str	r2, [r3, #0]
}
 81097a4:	bf00      	nop
 81097a6:	3714      	adds	r7, #20
 81097a8:	46bd      	mov	sp, r7
 81097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81097ae:	4770      	bx	lr
 81097b0:	10000490 	.word	0x10000490
 81097b4:	10008490 	.word	0x10008490
 81097b8:	10008498 	.word	0x10008498
 81097bc:	100084a0 	.word	0x100084a0
 81097c0:	1000849c 	.word	0x1000849c
 81097c4:	100084a4 	.word	0x100084a4

081097c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 81097c8:	b480      	push	{r7}
 81097ca:	b085      	sub	sp, #20
 81097cc:	af00      	add	r7, sp, #0
 81097ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 81097d0:	4b28      	ldr	r3, [pc, #160]	; (8109874 <prvInsertBlockIntoFreeList+0xac>)
 81097d2:	60fb      	str	r3, [r7, #12]
 81097d4:	e002      	b.n	81097dc <prvInsertBlockIntoFreeList+0x14>
 81097d6:	68fb      	ldr	r3, [r7, #12]
 81097d8:	681b      	ldr	r3, [r3, #0]
 81097da:	60fb      	str	r3, [r7, #12]
 81097dc:	68fb      	ldr	r3, [r7, #12]
 81097de:	681b      	ldr	r3, [r3, #0]
 81097e0:	687a      	ldr	r2, [r7, #4]
 81097e2:	429a      	cmp	r2, r3
 81097e4:	d8f7      	bhi.n	81097d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 81097e6:	68fb      	ldr	r3, [r7, #12]
 81097e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 81097ea:	68fb      	ldr	r3, [r7, #12]
 81097ec:	685b      	ldr	r3, [r3, #4]
 81097ee:	68ba      	ldr	r2, [r7, #8]
 81097f0:	4413      	add	r3, r2
 81097f2:	687a      	ldr	r2, [r7, #4]
 81097f4:	429a      	cmp	r2, r3
 81097f6:	d108      	bne.n	810980a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 81097f8:	68fb      	ldr	r3, [r7, #12]
 81097fa:	685a      	ldr	r2, [r3, #4]
 81097fc:	687b      	ldr	r3, [r7, #4]
 81097fe:	685b      	ldr	r3, [r3, #4]
 8109800:	441a      	add	r2, r3
 8109802:	68fb      	ldr	r3, [r7, #12]
 8109804:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8109806:	68fb      	ldr	r3, [r7, #12]
 8109808:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 810980a:	687b      	ldr	r3, [r7, #4]
 810980c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 810980e:	687b      	ldr	r3, [r7, #4]
 8109810:	685b      	ldr	r3, [r3, #4]
 8109812:	68ba      	ldr	r2, [r7, #8]
 8109814:	441a      	add	r2, r3
 8109816:	68fb      	ldr	r3, [r7, #12]
 8109818:	681b      	ldr	r3, [r3, #0]
 810981a:	429a      	cmp	r2, r3
 810981c:	d118      	bne.n	8109850 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 810981e:	68fb      	ldr	r3, [r7, #12]
 8109820:	681a      	ldr	r2, [r3, #0]
 8109822:	4b15      	ldr	r3, [pc, #84]	; (8109878 <prvInsertBlockIntoFreeList+0xb0>)
 8109824:	681b      	ldr	r3, [r3, #0]
 8109826:	429a      	cmp	r2, r3
 8109828:	d00d      	beq.n	8109846 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 810982a:	687b      	ldr	r3, [r7, #4]
 810982c:	685a      	ldr	r2, [r3, #4]
 810982e:	68fb      	ldr	r3, [r7, #12]
 8109830:	681b      	ldr	r3, [r3, #0]
 8109832:	685b      	ldr	r3, [r3, #4]
 8109834:	441a      	add	r2, r3
 8109836:	687b      	ldr	r3, [r7, #4]
 8109838:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 810983a:	68fb      	ldr	r3, [r7, #12]
 810983c:	681b      	ldr	r3, [r3, #0]
 810983e:	681a      	ldr	r2, [r3, #0]
 8109840:	687b      	ldr	r3, [r7, #4]
 8109842:	601a      	str	r2, [r3, #0]
 8109844:	e008      	b.n	8109858 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8109846:	4b0c      	ldr	r3, [pc, #48]	; (8109878 <prvInsertBlockIntoFreeList+0xb0>)
 8109848:	681a      	ldr	r2, [r3, #0]
 810984a:	687b      	ldr	r3, [r7, #4]
 810984c:	601a      	str	r2, [r3, #0]
 810984e:	e003      	b.n	8109858 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8109850:	68fb      	ldr	r3, [r7, #12]
 8109852:	681a      	ldr	r2, [r3, #0]
 8109854:	687b      	ldr	r3, [r7, #4]
 8109856:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8109858:	68fa      	ldr	r2, [r7, #12]
 810985a:	687b      	ldr	r3, [r7, #4]
 810985c:	429a      	cmp	r2, r3
 810985e:	d002      	beq.n	8109866 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8109860:	68fb      	ldr	r3, [r7, #12]
 8109862:	687a      	ldr	r2, [r7, #4]
 8109864:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8109866:	bf00      	nop
 8109868:	3714      	adds	r7, #20
 810986a:	46bd      	mov	sp, r7
 810986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109870:	4770      	bx	lr
 8109872:	bf00      	nop
 8109874:	10008490 	.word	0x10008490
 8109878:	10008498 	.word	0x10008498

0810987c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 810987c:	b480      	push	{r7}
 810987e:	b083      	sub	sp, #12
 8109880:	af00      	add	r7, sp, #0
 8109882:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8109884:	687b      	ldr	r3, [r7, #4]
 8109886:	f103 0208 	add.w	r2, r3, #8
 810988a:	687b      	ldr	r3, [r7, #4]
 810988c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 810988e:	687b      	ldr	r3, [r7, #4]
 8109890:	f04f 32ff 	mov.w	r2, #4294967295
 8109894:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8109896:	687b      	ldr	r3, [r7, #4]
 8109898:	f103 0208 	add.w	r2, r3, #8
 810989c:	687b      	ldr	r3, [r7, #4]
 810989e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 81098a0:	687b      	ldr	r3, [r7, #4]
 81098a2:	f103 0208 	add.w	r2, r3, #8
 81098a6:	687b      	ldr	r3, [r7, #4]
 81098a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 81098aa:	687b      	ldr	r3, [r7, #4]
 81098ac:	2200      	movs	r2, #0
 81098ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 81098b0:	bf00      	nop
 81098b2:	370c      	adds	r7, #12
 81098b4:	46bd      	mov	sp, r7
 81098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81098ba:	4770      	bx	lr

081098bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 81098bc:	b480      	push	{r7}
 81098be:	b083      	sub	sp, #12
 81098c0:	af00      	add	r7, sp, #0
 81098c2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 81098c4:	687b      	ldr	r3, [r7, #4]
 81098c6:	2200      	movs	r2, #0
 81098c8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 81098ca:	bf00      	nop
 81098cc:	370c      	adds	r7, #12
 81098ce:	46bd      	mov	sp, r7
 81098d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81098d4:	4770      	bx	lr

081098d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 81098d6:	b480      	push	{r7}
 81098d8:	b085      	sub	sp, #20
 81098da:	af00      	add	r7, sp, #0
 81098dc:	6078      	str	r0, [r7, #4]
 81098de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 81098e0:	687b      	ldr	r3, [r7, #4]
 81098e2:	685b      	ldr	r3, [r3, #4]
 81098e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 81098e6:	683b      	ldr	r3, [r7, #0]
 81098e8:	68fa      	ldr	r2, [r7, #12]
 81098ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 81098ec:	68fb      	ldr	r3, [r7, #12]
 81098ee:	689a      	ldr	r2, [r3, #8]
 81098f0:	683b      	ldr	r3, [r7, #0]
 81098f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 81098f4:	68fb      	ldr	r3, [r7, #12]
 81098f6:	689b      	ldr	r3, [r3, #8]
 81098f8:	683a      	ldr	r2, [r7, #0]
 81098fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 81098fc:	68fb      	ldr	r3, [r7, #12]
 81098fe:	683a      	ldr	r2, [r7, #0]
 8109900:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8109902:	683b      	ldr	r3, [r7, #0]
 8109904:	687a      	ldr	r2, [r7, #4]
 8109906:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8109908:	687b      	ldr	r3, [r7, #4]
 810990a:	681b      	ldr	r3, [r3, #0]
 810990c:	1c5a      	adds	r2, r3, #1
 810990e:	687b      	ldr	r3, [r7, #4]
 8109910:	601a      	str	r2, [r3, #0]
}
 8109912:	bf00      	nop
 8109914:	3714      	adds	r7, #20
 8109916:	46bd      	mov	sp, r7
 8109918:	f85d 7b04 	ldr.w	r7, [sp], #4
 810991c:	4770      	bx	lr

0810991e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 810991e:	b480      	push	{r7}
 8109920:	b085      	sub	sp, #20
 8109922:	af00      	add	r7, sp, #0
 8109924:	6078      	str	r0, [r7, #4]
 8109926:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8109928:	683b      	ldr	r3, [r7, #0]
 810992a:	681b      	ldr	r3, [r3, #0]
 810992c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 810992e:	68bb      	ldr	r3, [r7, #8]
 8109930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109934:	d103      	bne.n	810993e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8109936:	687b      	ldr	r3, [r7, #4]
 8109938:	691b      	ldr	r3, [r3, #16]
 810993a:	60fb      	str	r3, [r7, #12]
 810993c:	e00c      	b.n	8109958 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 810993e:	687b      	ldr	r3, [r7, #4]
 8109940:	3308      	adds	r3, #8
 8109942:	60fb      	str	r3, [r7, #12]
 8109944:	e002      	b.n	810994c <vListInsert+0x2e>
 8109946:	68fb      	ldr	r3, [r7, #12]
 8109948:	685b      	ldr	r3, [r3, #4]
 810994a:	60fb      	str	r3, [r7, #12]
 810994c:	68fb      	ldr	r3, [r7, #12]
 810994e:	685b      	ldr	r3, [r3, #4]
 8109950:	681b      	ldr	r3, [r3, #0]
 8109952:	68ba      	ldr	r2, [r7, #8]
 8109954:	429a      	cmp	r2, r3
 8109956:	d2f6      	bcs.n	8109946 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8109958:	68fb      	ldr	r3, [r7, #12]
 810995a:	685a      	ldr	r2, [r3, #4]
 810995c:	683b      	ldr	r3, [r7, #0]
 810995e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8109960:	683b      	ldr	r3, [r7, #0]
 8109962:	685b      	ldr	r3, [r3, #4]
 8109964:	683a      	ldr	r2, [r7, #0]
 8109966:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8109968:	683b      	ldr	r3, [r7, #0]
 810996a:	68fa      	ldr	r2, [r7, #12]
 810996c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 810996e:	68fb      	ldr	r3, [r7, #12]
 8109970:	683a      	ldr	r2, [r7, #0]
 8109972:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8109974:	683b      	ldr	r3, [r7, #0]
 8109976:	687a      	ldr	r2, [r7, #4]
 8109978:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 810997a:	687b      	ldr	r3, [r7, #4]
 810997c:	681b      	ldr	r3, [r3, #0]
 810997e:	1c5a      	adds	r2, r3, #1
 8109980:	687b      	ldr	r3, [r7, #4]
 8109982:	601a      	str	r2, [r3, #0]
}
 8109984:	bf00      	nop
 8109986:	3714      	adds	r7, #20
 8109988:	46bd      	mov	sp, r7
 810998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810998e:	4770      	bx	lr

08109990 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8109990:	b480      	push	{r7}
 8109992:	b085      	sub	sp, #20
 8109994:	af00      	add	r7, sp, #0
 8109996:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8109998:	687b      	ldr	r3, [r7, #4]
 810999a:	691b      	ldr	r3, [r3, #16]
 810999c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 810999e:	687b      	ldr	r3, [r7, #4]
 81099a0:	685b      	ldr	r3, [r3, #4]
 81099a2:	687a      	ldr	r2, [r7, #4]
 81099a4:	6892      	ldr	r2, [r2, #8]
 81099a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 81099a8:	687b      	ldr	r3, [r7, #4]
 81099aa:	689b      	ldr	r3, [r3, #8]
 81099ac:	687a      	ldr	r2, [r7, #4]
 81099ae:	6852      	ldr	r2, [r2, #4]
 81099b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 81099b2:	68fb      	ldr	r3, [r7, #12]
 81099b4:	685b      	ldr	r3, [r3, #4]
 81099b6:	687a      	ldr	r2, [r7, #4]
 81099b8:	429a      	cmp	r2, r3
 81099ba:	d103      	bne.n	81099c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 81099bc:	687b      	ldr	r3, [r7, #4]
 81099be:	689a      	ldr	r2, [r3, #8]
 81099c0:	68fb      	ldr	r3, [r7, #12]
 81099c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 81099c4:	687b      	ldr	r3, [r7, #4]
 81099c6:	2200      	movs	r2, #0
 81099c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 81099ca:	68fb      	ldr	r3, [r7, #12]
 81099cc:	681b      	ldr	r3, [r3, #0]
 81099ce:	1e5a      	subs	r2, r3, #1
 81099d0:	68fb      	ldr	r3, [r7, #12]
 81099d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 81099d4:	68fb      	ldr	r3, [r7, #12]
 81099d6:	681b      	ldr	r3, [r3, #0]
}
 81099d8:	4618      	mov	r0, r3
 81099da:	3714      	adds	r7, #20
 81099dc:	46bd      	mov	sp, r7
 81099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81099e2:	4770      	bx	lr

081099e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 81099e4:	b480      	push	{r7}
 81099e6:	b085      	sub	sp, #20
 81099e8:	af00      	add	r7, sp, #0
 81099ea:	60f8      	str	r0, [r7, #12]
 81099ec:	60b9      	str	r1, [r7, #8]
 81099ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 81099f0:	68fb      	ldr	r3, [r7, #12]
 81099f2:	3b04      	subs	r3, #4
 81099f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 81099f6:	68fb      	ldr	r3, [r7, #12]
 81099f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 81099fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 81099fe:	68fb      	ldr	r3, [r7, #12]
 8109a00:	3b04      	subs	r3, #4
 8109a02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8109a04:	68bb      	ldr	r3, [r7, #8]
 8109a06:	f023 0201 	bic.w	r2, r3, #1
 8109a0a:	68fb      	ldr	r3, [r7, #12]
 8109a0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8109a0e:	68fb      	ldr	r3, [r7, #12]
 8109a10:	3b04      	subs	r3, #4
 8109a12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8109a14:	4a0c      	ldr	r2, [pc, #48]	; (8109a48 <pxPortInitialiseStack+0x64>)
 8109a16:	68fb      	ldr	r3, [r7, #12]
 8109a18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8109a1a:	68fb      	ldr	r3, [r7, #12]
 8109a1c:	3b14      	subs	r3, #20
 8109a1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8109a20:	687a      	ldr	r2, [r7, #4]
 8109a22:	68fb      	ldr	r3, [r7, #12]
 8109a24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8109a26:	68fb      	ldr	r3, [r7, #12]
 8109a28:	3b04      	subs	r3, #4
 8109a2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8109a2c:	68fb      	ldr	r3, [r7, #12]
 8109a2e:	f06f 0202 	mvn.w	r2, #2
 8109a32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8109a34:	68fb      	ldr	r3, [r7, #12]
 8109a36:	3b20      	subs	r3, #32
 8109a38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8109a3a:	68fb      	ldr	r3, [r7, #12]
}
 8109a3c:	4618      	mov	r0, r3
 8109a3e:	3714      	adds	r7, #20
 8109a40:	46bd      	mov	sp, r7
 8109a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109a46:	4770      	bx	lr
 8109a48:	08109a4d 	.word	0x08109a4d

08109a4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8109a4c:	b480      	push	{r7}
 8109a4e:	b085      	sub	sp, #20
 8109a50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8109a52:	2300      	movs	r3, #0
 8109a54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8109a56:	4b11      	ldr	r3, [pc, #68]	; (8109a9c <prvTaskExitError+0x50>)
 8109a58:	681b      	ldr	r3, [r3, #0]
 8109a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109a5e:	d009      	beq.n	8109a74 <prvTaskExitError+0x28>
 8109a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109a64:	f383 8811 	msr	BASEPRI, r3
 8109a68:	f3bf 8f6f 	isb	sy
 8109a6c:	f3bf 8f4f 	dsb	sy
 8109a70:	60fb      	str	r3, [r7, #12]
 8109a72:	e7fe      	b.n	8109a72 <prvTaskExitError+0x26>
 8109a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109a78:	f383 8811 	msr	BASEPRI, r3
 8109a7c:	f3bf 8f6f 	isb	sy
 8109a80:	f3bf 8f4f 	dsb	sy
 8109a84:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8109a86:	bf00      	nop
 8109a88:	687b      	ldr	r3, [r7, #4]
 8109a8a:	2b00      	cmp	r3, #0
 8109a8c:	d0fc      	beq.n	8109a88 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8109a8e:	bf00      	nop
 8109a90:	3714      	adds	r7, #20
 8109a92:	46bd      	mov	sp, r7
 8109a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109a98:	4770      	bx	lr
 8109a9a:	bf00      	nop
 8109a9c:	10000024 	.word	0x10000024

08109aa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8109aa0:	4b07      	ldr	r3, [pc, #28]	; (8109ac0 <pxCurrentTCBConst2>)
 8109aa2:	6819      	ldr	r1, [r3, #0]
 8109aa4:	6808      	ldr	r0, [r1, #0]
 8109aa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109aaa:	f380 8809 	msr	PSP, r0
 8109aae:	f3bf 8f6f 	isb	sy
 8109ab2:	f04f 0000 	mov.w	r0, #0
 8109ab6:	f380 8811 	msr	BASEPRI, r0
 8109aba:	4770      	bx	lr
 8109abc:	f3af 8000 	nop.w

08109ac0 <pxCurrentTCBConst2>:
 8109ac0:	100084b0 	.word	0x100084b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8109ac4:	bf00      	nop
 8109ac6:	bf00      	nop

08109ac8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8109ac8:	4808      	ldr	r0, [pc, #32]	; (8109aec <prvPortStartFirstTask+0x24>)
 8109aca:	6800      	ldr	r0, [r0, #0]
 8109acc:	6800      	ldr	r0, [r0, #0]
 8109ace:	f380 8808 	msr	MSP, r0
 8109ad2:	f04f 0000 	mov.w	r0, #0
 8109ad6:	f380 8814 	msr	CONTROL, r0
 8109ada:	b662      	cpsie	i
 8109adc:	b661      	cpsie	f
 8109ade:	f3bf 8f4f 	dsb	sy
 8109ae2:	f3bf 8f6f 	isb	sy
 8109ae6:	df00      	svc	0
 8109ae8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8109aea:	bf00      	nop
 8109aec:	e000ed08 	.word	0xe000ed08

08109af0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8109af0:	b580      	push	{r7, lr}
 8109af2:	b086      	sub	sp, #24
 8109af4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8109af6:	4b44      	ldr	r3, [pc, #272]	; (8109c08 <xPortStartScheduler+0x118>)
 8109af8:	681b      	ldr	r3, [r3, #0]
 8109afa:	4a44      	ldr	r2, [pc, #272]	; (8109c0c <xPortStartScheduler+0x11c>)
 8109afc:	4293      	cmp	r3, r2
 8109afe:	d109      	bne.n	8109b14 <xPortStartScheduler+0x24>
 8109b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109b04:	f383 8811 	msr	BASEPRI, r3
 8109b08:	f3bf 8f6f 	isb	sy
 8109b0c:	f3bf 8f4f 	dsb	sy
 8109b10:	613b      	str	r3, [r7, #16]
 8109b12:	e7fe      	b.n	8109b12 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8109b14:	4b3c      	ldr	r3, [pc, #240]	; (8109c08 <xPortStartScheduler+0x118>)
 8109b16:	681b      	ldr	r3, [r3, #0]
 8109b18:	4a3d      	ldr	r2, [pc, #244]	; (8109c10 <xPortStartScheduler+0x120>)
 8109b1a:	4293      	cmp	r3, r2
 8109b1c:	d109      	bne.n	8109b32 <xPortStartScheduler+0x42>
 8109b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109b22:	f383 8811 	msr	BASEPRI, r3
 8109b26:	f3bf 8f6f 	isb	sy
 8109b2a:	f3bf 8f4f 	dsb	sy
 8109b2e:	60fb      	str	r3, [r7, #12]
 8109b30:	e7fe      	b.n	8109b30 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8109b32:	4b38      	ldr	r3, [pc, #224]	; (8109c14 <xPortStartScheduler+0x124>)
 8109b34:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8109b36:	697b      	ldr	r3, [r7, #20]
 8109b38:	781b      	ldrb	r3, [r3, #0]
 8109b3a:	b2db      	uxtb	r3, r3
 8109b3c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8109b3e:	697b      	ldr	r3, [r7, #20]
 8109b40:	22ff      	movs	r2, #255	; 0xff
 8109b42:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8109b44:	697b      	ldr	r3, [r7, #20]
 8109b46:	781b      	ldrb	r3, [r3, #0]
 8109b48:	b2db      	uxtb	r3, r3
 8109b4a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8109b4c:	78fb      	ldrb	r3, [r7, #3]
 8109b4e:	b2db      	uxtb	r3, r3
 8109b50:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8109b54:	b2da      	uxtb	r2, r3
 8109b56:	4b30      	ldr	r3, [pc, #192]	; (8109c18 <xPortStartScheduler+0x128>)
 8109b58:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8109b5a:	4b30      	ldr	r3, [pc, #192]	; (8109c1c <xPortStartScheduler+0x12c>)
 8109b5c:	2207      	movs	r2, #7
 8109b5e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8109b60:	e009      	b.n	8109b76 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8109b62:	4b2e      	ldr	r3, [pc, #184]	; (8109c1c <xPortStartScheduler+0x12c>)
 8109b64:	681b      	ldr	r3, [r3, #0]
 8109b66:	3b01      	subs	r3, #1
 8109b68:	4a2c      	ldr	r2, [pc, #176]	; (8109c1c <xPortStartScheduler+0x12c>)
 8109b6a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8109b6c:	78fb      	ldrb	r3, [r7, #3]
 8109b6e:	b2db      	uxtb	r3, r3
 8109b70:	005b      	lsls	r3, r3, #1
 8109b72:	b2db      	uxtb	r3, r3
 8109b74:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8109b76:	78fb      	ldrb	r3, [r7, #3]
 8109b78:	b2db      	uxtb	r3, r3
 8109b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8109b7e:	2b80      	cmp	r3, #128	; 0x80
 8109b80:	d0ef      	beq.n	8109b62 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8109b82:	4b26      	ldr	r3, [pc, #152]	; (8109c1c <xPortStartScheduler+0x12c>)
 8109b84:	681b      	ldr	r3, [r3, #0]
 8109b86:	f1c3 0307 	rsb	r3, r3, #7
 8109b8a:	2b04      	cmp	r3, #4
 8109b8c:	d009      	beq.n	8109ba2 <xPortStartScheduler+0xb2>
 8109b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109b92:	f383 8811 	msr	BASEPRI, r3
 8109b96:	f3bf 8f6f 	isb	sy
 8109b9a:	f3bf 8f4f 	dsb	sy
 8109b9e:	60bb      	str	r3, [r7, #8]
 8109ba0:	e7fe      	b.n	8109ba0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8109ba2:	4b1e      	ldr	r3, [pc, #120]	; (8109c1c <xPortStartScheduler+0x12c>)
 8109ba4:	681b      	ldr	r3, [r3, #0]
 8109ba6:	021b      	lsls	r3, r3, #8
 8109ba8:	4a1c      	ldr	r2, [pc, #112]	; (8109c1c <xPortStartScheduler+0x12c>)
 8109baa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8109bac:	4b1b      	ldr	r3, [pc, #108]	; (8109c1c <xPortStartScheduler+0x12c>)
 8109bae:	681b      	ldr	r3, [r3, #0]
 8109bb0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8109bb4:	4a19      	ldr	r2, [pc, #100]	; (8109c1c <xPortStartScheduler+0x12c>)
 8109bb6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8109bb8:	687b      	ldr	r3, [r7, #4]
 8109bba:	b2da      	uxtb	r2, r3
 8109bbc:	697b      	ldr	r3, [r7, #20]
 8109bbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8109bc0:	4b17      	ldr	r3, [pc, #92]	; (8109c20 <xPortStartScheduler+0x130>)
 8109bc2:	681b      	ldr	r3, [r3, #0]
 8109bc4:	4a16      	ldr	r2, [pc, #88]	; (8109c20 <xPortStartScheduler+0x130>)
 8109bc6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8109bca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8109bcc:	4b14      	ldr	r3, [pc, #80]	; (8109c20 <xPortStartScheduler+0x130>)
 8109bce:	681b      	ldr	r3, [r3, #0]
 8109bd0:	4a13      	ldr	r2, [pc, #76]	; (8109c20 <xPortStartScheduler+0x130>)
 8109bd2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8109bd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8109bd8:	f000 f8d6 	bl	8109d88 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8109bdc:	4b11      	ldr	r3, [pc, #68]	; (8109c24 <xPortStartScheduler+0x134>)
 8109bde:	2200      	movs	r2, #0
 8109be0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8109be2:	f000 f8f5 	bl	8109dd0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8109be6:	4b10      	ldr	r3, [pc, #64]	; (8109c28 <xPortStartScheduler+0x138>)
 8109be8:	681b      	ldr	r3, [r3, #0]
 8109bea:	4a0f      	ldr	r2, [pc, #60]	; (8109c28 <xPortStartScheduler+0x138>)
 8109bec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8109bf0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8109bf2:	f7ff ff69 	bl	8109ac8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8109bf6:	f001 f977 	bl	810aee8 <vTaskSwitchContext>
	prvTaskExitError();
 8109bfa:	f7ff ff27 	bl	8109a4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8109bfe:	2300      	movs	r3, #0
}
 8109c00:	4618      	mov	r0, r3
 8109c02:	3718      	adds	r7, #24
 8109c04:	46bd      	mov	sp, r7
 8109c06:	bd80      	pop	{r7, pc}
 8109c08:	e000ed00 	.word	0xe000ed00
 8109c0c:	410fc271 	.word	0x410fc271
 8109c10:	410fc270 	.word	0x410fc270
 8109c14:	e000e400 	.word	0xe000e400
 8109c18:	100084a8 	.word	0x100084a8
 8109c1c:	100084ac 	.word	0x100084ac
 8109c20:	e000ed20 	.word	0xe000ed20
 8109c24:	10000024 	.word	0x10000024
 8109c28:	e000ef34 	.word	0xe000ef34

08109c2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8109c2c:	b480      	push	{r7}
 8109c2e:	b083      	sub	sp, #12
 8109c30:	af00      	add	r7, sp, #0
 8109c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109c36:	f383 8811 	msr	BASEPRI, r3
 8109c3a:	f3bf 8f6f 	isb	sy
 8109c3e:	f3bf 8f4f 	dsb	sy
 8109c42:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8109c44:	4b0e      	ldr	r3, [pc, #56]	; (8109c80 <vPortEnterCritical+0x54>)
 8109c46:	681b      	ldr	r3, [r3, #0]
 8109c48:	3301      	adds	r3, #1
 8109c4a:	4a0d      	ldr	r2, [pc, #52]	; (8109c80 <vPortEnterCritical+0x54>)
 8109c4c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8109c4e:	4b0c      	ldr	r3, [pc, #48]	; (8109c80 <vPortEnterCritical+0x54>)
 8109c50:	681b      	ldr	r3, [r3, #0]
 8109c52:	2b01      	cmp	r3, #1
 8109c54:	d10e      	bne.n	8109c74 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8109c56:	4b0b      	ldr	r3, [pc, #44]	; (8109c84 <vPortEnterCritical+0x58>)
 8109c58:	681b      	ldr	r3, [r3, #0]
 8109c5a:	b2db      	uxtb	r3, r3
 8109c5c:	2b00      	cmp	r3, #0
 8109c5e:	d009      	beq.n	8109c74 <vPortEnterCritical+0x48>
 8109c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109c64:	f383 8811 	msr	BASEPRI, r3
 8109c68:	f3bf 8f6f 	isb	sy
 8109c6c:	f3bf 8f4f 	dsb	sy
 8109c70:	603b      	str	r3, [r7, #0]
 8109c72:	e7fe      	b.n	8109c72 <vPortEnterCritical+0x46>
	}
}
 8109c74:	bf00      	nop
 8109c76:	370c      	adds	r7, #12
 8109c78:	46bd      	mov	sp, r7
 8109c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109c7e:	4770      	bx	lr
 8109c80:	10000024 	.word	0x10000024
 8109c84:	e000ed04 	.word	0xe000ed04

08109c88 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8109c88:	b480      	push	{r7}
 8109c8a:	b083      	sub	sp, #12
 8109c8c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8109c8e:	4b11      	ldr	r3, [pc, #68]	; (8109cd4 <vPortExitCritical+0x4c>)
 8109c90:	681b      	ldr	r3, [r3, #0]
 8109c92:	2b00      	cmp	r3, #0
 8109c94:	d109      	bne.n	8109caa <vPortExitCritical+0x22>
 8109c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109c9a:	f383 8811 	msr	BASEPRI, r3
 8109c9e:	f3bf 8f6f 	isb	sy
 8109ca2:	f3bf 8f4f 	dsb	sy
 8109ca6:	607b      	str	r3, [r7, #4]
 8109ca8:	e7fe      	b.n	8109ca8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8109caa:	4b0a      	ldr	r3, [pc, #40]	; (8109cd4 <vPortExitCritical+0x4c>)
 8109cac:	681b      	ldr	r3, [r3, #0]
 8109cae:	3b01      	subs	r3, #1
 8109cb0:	4a08      	ldr	r2, [pc, #32]	; (8109cd4 <vPortExitCritical+0x4c>)
 8109cb2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8109cb4:	4b07      	ldr	r3, [pc, #28]	; (8109cd4 <vPortExitCritical+0x4c>)
 8109cb6:	681b      	ldr	r3, [r3, #0]
 8109cb8:	2b00      	cmp	r3, #0
 8109cba:	d104      	bne.n	8109cc6 <vPortExitCritical+0x3e>
 8109cbc:	2300      	movs	r3, #0
 8109cbe:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8109cc0:	683b      	ldr	r3, [r7, #0]
 8109cc2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8109cc6:	bf00      	nop
 8109cc8:	370c      	adds	r7, #12
 8109cca:	46bd      	mov	sp, r7
 8109ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109cd0:	4770      	bx	lr
 8109cd2:	bf00      	nop
 8109cd4:	10000024 	.word	0x10000024
	...

08109ce0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8109ce0:	f3ef 8009 	mrs	r0, PSP
 8109ce4:	f3bf 8f6f 	isb	sy
 8109ce8:	4b15      	ldr	r3, [pc, #84]	; (8109d40 <pxCurrentTCBConst>)
 8109cea:	681a      	ldr	r2, [r3, #0]
 8109cec:	f01e 0f10 	tst.w	lr, #16
 8109cf0:	bf08      	it	eq
 8109cf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8109cf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109cfa:	6010      	str	r0, [r2, #0]
 8109cfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8109d00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8109d04:	f380 8811 	msr	BASEPRI, r0
 8109d08:	f3bf 8f4f 	dsb	sy
 8109d0c:	f3bf 8f6f 	isb	sy
 8109d10:	f001 f8ea 	bl	810aee8 <vTaskSwitchContext>
 8109d14:	f04f 0000 	mov.w	r0, #0
 8109d18:	f380 8811 	msr	BASEPRI, r0
 8109d1c:	bc09      	pop	{r0, r3}
 8109d1e:	6819      	ldr	r1, [r3, #0]
 8109d20:	6808      	ldr	r0, [r1, #0]
 8109d22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109d26:	f01e 0f10 	tst.w	lr, #16
 8109d2a:	bf08      	it	eq
 8109d2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8109d30:	f380 8809 	msr	PSP, r0
 8109d34:	f3bf 8f6f 	isb	sy
 8109d38:	4770      	bx	lr
 8109d3a:	bf00      	nop
 8109d3c:	f3af 8000 	nop.w

08109d40 <pxCurrentTCBConst>:
 8109d40:	100084b0 	.word	0x100084b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8109d44:	bf00      	nop
 8109d46:	bf00      	nop

08109d48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8109d48:	b580      	push	{r7, lr}
 8109d4a:	b082      	sub	sp, #8
 8109d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8109d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109d52:	f383 8811 	msr	BASEPRI, r3
 8109d56:	f3bf 8f6f 	isb	sy
 8109d5a:	f3bf 8f4f 	dsb	sy
 8109d5e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8109d60:	f001 f80a 	bl	810ad78 <xTaskIncrementTick>
 8109d64:	4603      	mov	r3, r0
 8109d66:	2b00      	cmp	r3, #0
 8109d68:	d003      	beq.n	8109d72 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8109d6a:	4b06      	ldr	r3, [pc, #24]	; (8109d84 <SysTick_Handler+0x3c>)
 8109d6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8109d70:	601a      	str	r2, [r3, #0]
 8109d72:	2300      	movs	r3, #0
 8109d74:	603b      	str	r3, [r7, #0]
	__asm volatile
 8109d76:	683b      	ldr	r3, [r7, #0]
 8109d78:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8109d7c:	bf00      	nop
 8109d7e:	3708      	adds	r7, #8
 8109d80:	46bd      	mov	sp, r7
 8109d82:	bd80      	pop	{r7, pc}
 8109d84:	e000ed04 	.word	0xe000ed04

08109d88 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8109d88:	b480      	push	{r7}
 8109d8a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8109d8c:	4b0b      	ldr	r3, [pc, #44]	; (8109dbc <vPortSetupTimerInterrupt+0x34>)
 8109d8e:	2200      	movs	r2, #0
 8109d90:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8109d92:	4b0b      	ldr	r3, [pc, #44]	; (8109dc0 <vPortSetupTimerInterrupt+0x38>)
 8109d94:	2200      	movs	r2, #0
 8109d96:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8109d98:	4b0a      	ldr	r3, [pc, #40]	; (8109dc4 <vPortSetupTimerInterrupt+0x3c>)
 8109d9a:	681b      	ldr	r3, [r3, #0]
 8109d9c:	4a0a      	ldr	r2, [pc, #40]	; (8109dc8 <vPortSetupTimerInterrupt+0x40>)
 8109d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8109da2:	099b      	lsrs	r3, r3, #6
 8109da4:	4a09      	ldr	r2, [pc, #36]	; (8109dcc <vPortSetupTimerInterrupt+0x44>)
 8109da6:	3b01      	subs	r3, #1
 8109da8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8109daa:	4b04      	ldr	r3, [pc, #16]	; (8109dbc <vPortSetupTimerInterrupt+0x34>)
 8109dac:	2207      	movs	r2, #7
 8109dae:	601a      	str	r2, [r3, #0]
}
 8109db0:	bf00      	nop
 8109db2:	46bd      	mov	sp, r7
 8109db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109db8:	4770      	bx	lr
 8109dba:	bf00      	nop
 8109dbc:	e000e010 	.word	0xe000e010
 8109dc0:	e000e018 	.word	0xe000e018
 8109dc4:	10000004 	.word	0x10000004
 8109dc8:	10624dd3 	.word	0x10624dd3
 8109dcc:	e000e014 	.word	0xe000e014

08109dd0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8109dd0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8109de0 <vPortEnableVFP+0x10>
 8109dd4:	6801      	ldr	r1, [r0, #0]
 8109dd6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8109dda:	6001      	str	r1, [r0, #0]
 8109ddc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8109dde:	bf00      	nop
 8109de0:	e000ed88 	.word	0xe000ed88

08109de4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8109de4:	b580      	push	{r7, lr}
 8109de6:	b084      	sub	sp, #16
 8109de8:	af00      	add	r7, sp, #0
 8109dea:	6078      	str	r0, [r7, #4]
 8109dec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8109dee:	687b      	ldr	r3, [r7, #4]
 8109df0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8109df2:	68fb      	ldr	r3, [r7, #12]
 8109df4:	2b00      	cmp	r3, #0
 8109df6:	d109      	bne.n	8109e0c <xQueueGenericReset+0x28>
	__asm volatile
 8109df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109dfc:	f383 8811 	msr	BASEPRI, r3
 8109e00:	f3bf 8f6f 	isb	sy
 8109e04:	f3bf 8f4f 	dsb	sy
 8109e08:	60bb      	str	r3, [r7, #8]
 8109e0a:	e7fe      	b.n	8109e0a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8109e0c:	f7ff ff0e 	bl	8109c2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8109e10:	68fb      	ldr	r3, [r7, #12]
 8109e12:	681a      	ldr	r2, [r3, #0]
 8109e14:	68fb      	ldr	r3, [r7, #12]
 8109e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109e18:	68f9      	ldr	r1, [r7, #12]
 8109e1a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8109e1c:	fb01 f303 	mul.w	r3, r1, r3
 8109e20:	441a      	add	r2, r3
 8109e22:	68fb      	ldr	r3, [r7, #12]
 8109e24:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8109e26:	68fb      	ldr	r3, [r7, #12]
 8109e28:	2200      	movs	r2, #0
 8109e2a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8109e2c:	68fb      	ldr	r3, [r7, #12]
 8109e2e:	681a      	ldr	r2, [r3, #0]
 8109e30:	68fb      	ldr	r3, [r7, #12]
 8109e32:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8109e34:	68fb      	ldr	r3, [r7, #12]
 8109e36:	681a      	ldr	r2, [r3, #0]
 8109e38:	68fb      	ldr	r3, [r7, #12]
 8109e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109e3c:	3b01      	subs	r3, #1
 8109e3e:	68f9      	ldr	r1, [r7, #12]
 8109e40:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8109e42:	fb01 f303 	mul.w	r3, r1, r3
 8109e46:	441a      	add	r2, r3
 8109e48:	68fb      	ldr	r3, [r7, #12]
 8109e4a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8109e4c:	68fb      	ldr	r3, [r7, #12]
 8109e4e:	22ff      	movs	r2, #255	; 0xff
 8109e50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8109e54:	68fb      	ldr	r3, [r7, #12]
 8109e56:	22ff      	movs	r2, #255	; 0xff
 8109e58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8109e5c:	683b      	ldr	r3, [r7, #0]
 8109e5e:	2b00      	cmp	r3, #0
 8109e60:	d114      	bne.n	8109e8c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8109e62:	68fb      	ldr	r3, [r7, #12]
 8109e64:	691b      	ldr	r3, [r3, #16]
 8109e66:	2b00      	cmp	r3, #0
 8109e68:	d01a      	beq.n	8109ea0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8109e6a:	68fb      	ldr	r3, [r7, #12]
 8109e6c:	3310      	adds	r3, #16
 8109e6e:	4618      	mov	r0, r3
 8109e70:	f001 f8b8 	bl	810afe4 <xTaskRemoveFromEventList>
 8109e74:	4603      	mov	r3, r0
 8109e76:	2b00      	cmp	r3, #0
 8109e78:	d012      	beq.n	8109ea0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8109e7a:	4b0d      	ldr	r3, [pc, #52]	; (8109eb0 <xQueueGenericReset+0xcc>)
 8109e7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8109e80:	601a      	str	r2, [r3, #0]
 8109e82:	f3bf 8f4f 	dsb	sy
 8109e86:	f3bf 8f6f 	isb	sy
 8109e8a:	e009      	b.n	8109ea0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8109e8c:	68fb      	ldr	r3, [r7, #12]
 8109e8e:	3310      	adds	r3, #16
 8109e90:	4618      	mov	r0, r3
 8109e92:	f7ff fcf3 	bl	810987c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8109e96:	68fb      	ldr	r3, [r7, #12]
 8109e98:	3324      	adds	r3, #36	; 0x24
 8109e9a:	4618      	mov	r0, r3
 8109e9c:	f7ff fcee 	bl	810987c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8109ea0:	f7ff fef2 	bl	8109c88 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8109ea4:	2301      	movs	r3, #1
}
 8109ea6:	4618      	mov	r0, r3
 8109ea8:	3710      	adds	r7, #16
 8109eaa:	46bd      	mov	sp, r7
 8109eac:	bd80      	pop	{r7, pc}
 8109eae:	bf00      	nop
 8109eb0:	e000ed04 	.word	0xe000ed04

08109eb4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8109eb4:	b580      	push	{r7, lr}
 8109eb6:	b08e      	sub	sp, #56	; 0x38
 8109eb8:	af02      	add	r7, sp, #8
 8109eba:	60f8      	str	r0, [r7, #12]
 8109ebc:	60b9      	str	r1, [r7, #8]
 8109ebe:	607a      	str	r2, [r7, #4]
 8109ec0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8109ec2:	68fb      	ldr	r3, [r7, #12]
 8109ec4:	2b00      	cmp	r3, #0
 8109ec6:	d109      	bne.n	8109edc <xQueueGenericCreateStatic+0x28>
 8109ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109ecc:	f383 8811 	msr	BASEPRI, r3
 8109ed0:	f3bf 8f6f 	isb	sy
 8109ed4:	f3bf 8f4f 	dsb	sy
 8109ed8:	62bb      	str	r3, [r7, #40]	; 0x28
 8109eda:	e7fe      	b.n	8109eda <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8109edc:	683b      	ldr	r3, [r7, #0]
 8109ede:	2b00      	cmp	r3, #0
 8109ee0:	d109      	bne.n	8109ef6 <xQueueGenericCreateStatic+0x42>
 8109ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109ee6:	f383 8811 	msr	BASEPRI, r3
 8109eea:	f3bf 8f6f 	isb	sy
 8109eee:	f3bf 8f4f 	dsb	sy
 8109ef2:	627b      	str	r3, [r7, #36]	; 0x24
 8109ef4:	e7fe      	b.n	8109ef4 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8109ef6:	687b      	ldr	r3, [r7, #4]
 8109ef8:	2b00      	cmp	r3, #0
 8109efa:	d002      	beq.n	8109f02 <xQueueGenericCreateStatic+0x4e>
 8109efc:	68bb      	ldr	r3, [r7, #8]
 8109efe:	2b00      	cmp	r3, #0
 8109f00:	d001      	beq.n	8109f06 <xQueueGenericCreateStatic+0x52>
 8109f02:	2301      	movs	r3, #1
 8109f04:	e000      	b.n	8109f08 <xQueueGenericCreateStatic+0x54>
 8109f06:	2300      	movs	r3, #0
 8109f08:	2b00      	cmp	r3, #0
 8109f0a:	d109      	bne.n	8109f20 <xQueueGenericCreateStatic+0x6c>
 8109f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109f10:	f383 8811 	msr	BASEPRI, r3
 8109f14:	f3bf 8f6f 	isb	sy
 8109f18:	f3bf 8f4f 	dsb	sy
 8109f1c:	623b      	str	r3, [r7, #32]
 8109f1e:	e7fe      	b.n	8109f1e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8109f20:	687b      	ldr	r3, [r7, #4]
 8109f22:	2b00      	cmp	r3, #0
 8109f24:	d102      	bne.n	8109f2c <xQueueGenericCreateStatic+0x78>
 8109f26:	68bb      	ldr	r3, [r7, #8]
 8109f28:	2b00      	cmp	r3, #0
 8109f2a:	d101      	bne.n	8109f30 <xQueueGenericCreateStatic+0x7c>
 8109f2c:	2301      	movs	r3, #1
 8109f2e:	e000      	b.n	8109f32 <xQueueGenericCreateStatic+0x7e>
 8109f30:	2300      	movs	r3, #0
 8109f32:	2b00      	cmp	r3, #0
 8109f34:	d109      	bne.n	8109f4a <xQueueGenericCreateStatic+0x96>
 8109f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109f3a:	f383 8811 	msr	BASEPRI, r3
 8109f3e:	f3bf 8f6f 	isb	sy
 8109f42:	f3bf 8f4f 	dsb	sy
 8109f46:	61fb      	str	r3, [r7, #28]
 8109f48:	e7fe      	b.n	8109f48 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8109f4a:	2348      	movs	r3, #72	; 0x48
 8109f4c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8109f4e:	697b      	ldr	r3, [r7, #20]
 8109f50:	2b48      	cmp	r3, #72	; 0x48
 8109f52:	d009      	beq.n	8109f68 <xQueueGenericCreateStatic+0xb4>
 8109f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109f58:	f383 8811 	msr	BASEPRI, r3
 8109f5c:	f3bf 8f6f 	isb	sy
 8109f60:	f3bf 8f4f 	dsb	sy
 8109f64:	61bb      	str	r3, [r7, #24]
 8109f66:	e7fe      	b.n	8109f66 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8109f68:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8109f6a:	683b      	ldr	r3, [r7, #0]
 8109f6c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8109f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109f70:	2b00      	cmp	r3, #0
 8109f72:	d00d      	beq.n	8109f90 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8109f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109f76:	2201      	movs	r2, #1
 8109f78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8109f7c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8109f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109f82:	9300      	str	r3, [sp, #0]
 8109f84:	4613      	mov	r3, r2
 8109f86:	687a      	ldr	r2, [r7, #4]
 8109f88:	68b9      	ldr	r1, [r7, #8]
 8109f8a:	68f8      	ldr	r0, [r7, #12]
 8109f8c:	f000 f844 	bl	810a018 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8109f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8109f92:	4618      	mov	r0, r3
 8109f94:	3730      	adds	r7, #48	; 0x30
 8109f96:	46bd      	mov	sp, r7
 8109f98:	bd80      	pop	{r7, pc}

08109f9a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8109f9a:	b580      	push	{r7, lr}
 8109f9c:	b08a      	sub	sp, #40	; 0x28
 8109f9e:	af02      	add	r7, sp, #8
 8109fa0:	60f8      	str	r0, [r7, #12]
 8109fa2:	60b9      	str	r1, [r7, #8]
 8109fa4:	4613      	mov	r3, r2
 8109fa6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8109fa8:	68fb      	ldr	r3, [r7, #12]
 8109faa:	2b00      	cmp	r3, #0
 8109fac:	d109      	bne.n	8109fc2 <xQueueGenericCreate+0x28>
 8109fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109fb2:	f383 8811 	msr	BASEPRI, r3
 8109fb6:	f3bf 8f6f 	isb	sy
 8109fba:	f3bf 8f4f 	dsb	sy
 8109fbe:	613b      	str	r3, [r7, #16]
 8109fc0:	e7fe      	b.n	8109fc0 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8109fc2:	68bb      	ldr	r3, [r7, #8]
 8109fc4:	2b00      	cmp	r3, #0
 8109fc6:	d102      	bne.n	8109fce <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8109fc8:	2300      	movs	r3, #0
 8109fca:	61fb      	str	r3, [r7, #28]
 8109fcc:	e004      	b.n	8109fd8 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8109fce:	68fb      	ldr	r3, [r7, #12]
 8109fd0:	68ba      	ldr	r2, [r7, #8]
 8109fd2:	fb02 f303 	mul.w	r3, r2, r3
 8109fd6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8109fd8:	69fb      	ldr	r3, [r7, #28]
 8109fda:	3348      	adds	r3, #72	; 0x48
 8109fdc:	4618      	mov	r0, r3
 8109fde:	f7ff fa77 	bl	81094d0 <pvPortMalloc>
 8109fe2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8109fe4:	69bb      	ldr	r3, [r7, #24]
 8109fe6:	2b00      	cmp	r3, #0
 8109fe8:	d011      	beq.n	810a00e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8109fea:	69bb      	ldr	r3, [r7, #24]
 8109fec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8109fee:	697b      	ldr	r3, [r7, #20]
 8109ff0:	3348      	adds	r3, #72	; 0x48
 8109ff2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8109ff4:	69bb      	ldr	r3, [r7, #24]
 8109ff6:	2200      	movs	r2, #0
 8109ff8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8109ffc:	79fa      	ldrb	r2, [r7, #7]
 8109ffe:	69bb      	ldr	r3, [r7, #24]
 810a000:	9300      	str	r3, [sp, #0]
 810a002:	4613      	mov	r3, r2
 810a004:	697a      	ldr	r2, [r7, #20]
 810a006:	68b9      	ldr	r1, [r7, #8]
 810a008:	68f8      	ldr	r0, [r7, #12]
 810a00a:	f000 f805 	bl	810a018 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 810a00e:	69bb      	ldr	r3, [r7, #24]
	}
 810a010:	4618      	mov	r0, r3
 810a012:	3720      	adds	r7, #32
 810a014:	46bd      	mov	sp, r7
 810a016:	bd80      	pop	{r7, pc}

0810a018 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 810a018:	b580      	push	{r7, lr}
 810a01a:	b084      	sub	sp, #16
 810a01c:	af00      	add	r7, sp, #0
 810a01e:	60f8      	str	r0, [r7, #12]
 810a020:	60b9      	str	r1, [r7, #8]
 810a022:	607a      	str	r2, [r7, #4]
 810a024:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 810a026:	68bb      	ldr	r3, [r7, #8]
 810a028:	2b00      	cmp	r3, #0
 810a02a:	d103      	bne.n	810a034 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 810a02c:	69bb      	ldr	r3, [r7, #24]
 810a02e:	69ba      	ldr	r2, [r7, #24]
 810a030:	601a      	str	r2, [r3, #0]
 810a032:	e002      	b.n	810a03a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 810a034:	69bb      	ldr	r3, [r7, #24]
 810a036:	687a      	ldr	r2, [r7, #4]
 810a038:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 810a03a:	69bb      	ldr	r3, [r7, #24]
 810a03c:	68fa      	ldr	r2, [r7, #12]
 810a03e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 810a040:	69bb      	ldr	r3, [r7, #24]
 810a042:	68ba      	ldr	r2, [r7, #8]
 810a044:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 810a046:	2101      	movs	r1, #1
 810a048:	69b8      	ldr	r0, [r7, #24]
 810a04a:	f7ff fecb 	bl	8109de4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 810a04e:	bf00      	nop
 810a050:	3710      	adds	r7, #16
 810a052:	46bd      	mov	sp, r7
 810a054:	bd80      	pop	{r7, pc}

0810a056 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 810a056:	b580      	push	{r7, lr}
 810a058:	b082      	sub	sp, #8
 810a05a:	af00      	add	r7, sp, #0
 810a05c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 810a05e:	687b      	ldr	r3, [r7, #4]
 810a060:	2b00      	cmp	r3, #0
 810a062:	d00e      	beq.n	810a082 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 810a064:	687b      	ldr	r3, [r7, #4]
 810a066:	2200      	movs	r2, #0
 810a068:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 810a06a:	687b      	ldr	r3, [r7, #4]
 810a06c:	2200      	movs	r2, #0
 810a06e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 810a070:	687b      	ldr	r3, [r7, #4]
 810a072:	2200      	movs	r2, #0
 810a074:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 810a076:	2300      	movs	r3, #0
 810a078:	2200      	movs	r2, #0
 810a07a:	2100      	movs	r1, #0
 810a07c:	6878      	ldr	r0, [r7, #4]
 810a07e:	f000 f81d 	bl	810a0bc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 810a082:	bf00      	nop
 810a084:	3708      	adds	r7, #8
 810a086:	46bd      	mov	sp, r7
 810a088:	bd80      	pop	{r7, pc}

0810a08a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 810a08a:	b580      	push	{r7, lr}
 810a08c:	b086      	sub	sp, #24
 810a08e:	af00      	add	r7, sp, #0
 810a090:	4603      	mov	r3, r0
 810a092:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 810a094:	2301      	movs	r3, #1
 810a096:	617b      	str	r3, [r7, #20]
 810a098:	2300      	movs	r3, #0
 810a09a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 810a09c:	79fb      	ldrb	r3, [r7, #7]
 810a09e:	461a      	mov	r2, r3
 810a0a0:	6939      	ldr	r1, [r7, #16]
 810a0a2:	6978      	ldr	r0, [r7, #20]
 810a0a4:	f7ff ff79 	bl	8109f9a <xQueueGenericCreate>
 810a0a8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 810a0aa:	68f8      	ldr	r0, [r7, #12]
 810a0ac:	f7ff ffd3 	bl	810a056 <prvInitialiseMutex>

		return xNewQueue;
 810a0b0:	68fb      	ldr	r3, [r7, #12]
	}
 810a0b2:	4618      	mov	r0, r3
 810a0b4:	3718      	adds	r7, #24
 810a0b6:	46bd      	mov	sp, r7
 810a0b8:	bd80      	pop	{r7, pc}
	...

0810a0bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 810a0bc:	b580      	push	{r7, lr}
 810a0be:	b08e      	sub	sp, #56	; 0x38
 810a0c0:	af00      	add	r7, sp, #0
 810a0c2:	60f8      	str	r0, [r7, #12]
 810a0c4:	60b9      	str	r1, [r7, #8]
 810a0c6:	607a      	str	r2, [r7, #4]
 810a0c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 810a0ca:	2300      	movs	r3, #0
 810a0cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 810a0ce:	68fb      	ldr	r3, [r7, #12]
 810a0d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 810a0d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a0d4:	2b00      	cmp	r3, #0
 810a0d6:	d109      	bne.n	810a0ec <xQueueGenericSend+0x30>
 810a0d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a0dc:	f383 8811 	msr	BASEPRI, r3
 810a0e0:	f3bf 8f6f 	isb	sy
 810a0e4:	f3bf 8f4f 	dsb	sy
 810a0e8:	62bb      	str	r3, [r7, #40]	; 0x28
 810a0ea:	e7fe      	b.n	810a0ea <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810a0ec:	68bb      	ldr	r3, [r7, #8]
 810a0ee:	2b00      	cmp	r3, #0
 810a0f0:	d103      	bne.n	810a0fa <xQueueGenericSend+0x3e>
 810a0f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a0f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a0f6:	2b00      	cmp	r3, #0
 810a0f8:	d101      	bne.n	810a0fe <xQueueGenericSend+0x42>
 810a0fa:	2301      	movs	r3, #1
 810a0fc:	e000      	b.n	810a100 <xQueueGenericSend+0x44>
 810a0fe:	2300      	movs	r3, #0
 810a100:	2b00      	cmp	r3, #0
 810a102:	d109      	bne.n	810a118 <xQueueGenericSend+0x5c>
 810a104:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a108:	f383 8811 	msr	BASEPRI, r3
 810a10c:	f3bf 8f6f 	isb	sy
 810a110:	f3bf 8f4f 	dsb	sy
 810a114:	627b      	str	r3, [r7, #36]	; 0x24
 810a116:	e7fe      	b.n	810a116 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 810a118:	683b      	ldr	r3, [r7, #0]
 810a11a:	2b02      	cmp	r3, #2
 810a11c:	d103      	bne.n	810a126 <xQueueGenericSend+0x6a>
 810a11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810a122:	2b01      	cmp	r3, #1
 810a124:	d101      	bne.n	810a12a <xQueueGenericSend+0x6e>
 810a126:	2301      	movs	r3, #1
 810a128:	e000      	b.n	810a12c <xQueueGenericSend+0x70>
 810a12a:	2300      	movs	r3, #0
 810a12c:	2b00      	cmp	r3, #0
 810a12e:	d109      	bne.n	810a144 <xQueueGenericSend+0x88>
 810a130:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a134:	f383 8811 	msr	BASEPRI, r3
 810a138:	f3bf 8f6f 	isb	sy
 810a13c:	f3bf 8f4f 	dsb	sy
 810a140:	623b      	str	r3, [r7, #32]
 810a142:	e7fe      	b.n	810a142 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 810a144:	f001 f904 	bl	810b350 <xTaskGetSchedulerState>
 810a148:	4603      	mov	r3, r0
 810a14a:	2b00      	cmp	r3, #0
 810a14c:	d102      	bne.n	810a154 <xQueueGenericSend+0x98>
 810a14e:	687b      	ldr	r3, [r7, #4]
 810a150:	2b00      	cmp	r3, #0
 810a152:	d101      	bne.n	810a158 <xQueueGenericSend+0x9c>
 810a154:	2301      	movs	r3, #1
 810a156:	e000      	b.n	810a15a <xQueueGenericSend+0x9e>
 810a158:	2300      	movs	r3, #0
 810a15a:	2b00      	cmp	r3, #0
 810a15c:	d109      	bne.n	810a172 <xQueueGenericSend+0xb6>
 810a15e:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a162:	f383 8811 	msr	BASEPRI, r3
 810a166:	f3bf 8f6f 	isb	sy
 810a16a:	f3bf 8f4f 	dsb	sy
 810a16e:	61fb      	str	r3, [r7, #28]
 810a170:	e7fe      	b.n	810a170 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 810a172:	f7ff fd5b 	bl	8109c2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 810a176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a178:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810a17a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a17c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810a17e:	429a      	cmp	r2, r3
 810a180:	d302      	bcc.n	810a188 <xQueueGenericSend+0xcc>
 810a182:	683b      	ldr	r3, [r7, #0]
 810a184:	2b02      	cmp	r3, #2
 810a186:	d129      	bne.n	810a1dc <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 810a188:	683a      	ldr	r2, [r7, #0]
 810a18a:	68b9      	ldr	r1, [r7, #8]
 810a18c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810a18e:	f000 f9af 	bl	810a4f0 <prvCopyDataToQueue>
 810a192:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 810a194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a198:	2b00      	cmp	r3, #0
 810a19a:	d010      	beq.n	810a1be <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810a19c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a19e:	3324      	adds	r3, #36	; 0x24
 810a1a0:	4618      	mov	r0, r3
 810a1a2:	f000 ff1f 	bl	810afe4 <xTaskRemoveFromEventList>
 810a1a6:	4603      	mov	r3, r0
 810a1a8:	2b00      	cmp	r3, #0
 810a1aa:	d013      	beq.n	810a1d4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 810a1ac:	4b3f      	ldr	r3, [pc, #252]	; (810a2ac <xQueueGenericSend+0x1f0>)
 810a1ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a1b2:	601a      	str	r2, [r3, #0]
 810a1b4:	f3bf 8f4f 	dsb	sy
 810a1b8:	f3bf 8f6f 	isb	sy
 810a1bc:	e00a      	b.n	810a1d4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 810a1be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a1c0:	2b00      	cmp	r3, #0
 810a1c2:	d007      	beq.n	810a1d4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 810a1c4:	4b39      	ldr	r3, [pc, #228]	; (810a2ac <xQueueGenericSend+0x1f0>)
 810a1c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a1ca:	601a      	str	r2, [r3, #0]
 810a1cc:	f3bf 8f4f 	dsb	sy
 810a1d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 810a1d4:	f7ff fd58 	bl	8109c88 <vPortExitCritical>
				return pdPASS;
 810a1d8:	2301      	movs	r3, #1
 810a1da:	e063      	b.n	810a2a4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 810a1dc:	687b      	ldr	r3, [r7, #4]
 810a1de:	2b00      	cmp	r3, #0
 810a1e0:	d103      	bne.n	810a1ea <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 810a1e2:	f7ff fd51 	bl	8109c88 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 810a1e6:	2300      	movs	r3, #0
 810a1e8:	e05c      	b.n	810a2a4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 810a1ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a1ec:	2b00      	cmp	r3, #0
 810a1ee:	d106      	bne.n	810a1fe <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 810a1f0:	f107 0314 	add.w	r3, r7, #20
 810a1f4:	4618      	mov	r0, r3
 810a1f6:	f000 ff57 	bl	810b0a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 810a1fa:	2301      	movs	r3, #1
 810a1fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810a1fe:	f7ff fd43 	bl	8109c88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 810a202:	f000 fd0f 	bl	810ac24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 810a206:	f7ff fd11 	bl	8109c2c <vPortEnterCritical>
 810a20a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a20c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810a210:	b25b      	sxtb	r3, r3
 810a212:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a216:	d103      	bne.n	810a220 <xQueueGenericSend+0x164>
 810a218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a21a:	2200      	movs	r2, #0
 810a21c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810a220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a222:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810a226:	b25b      	sxtb	r3, r3
 810a228:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a22c:	d103      	bne.n	810a236 <xQueueGenericSend+0x17a>
 810a22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a230:	2200      	movs	r2, #0
 810a232:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810a236:	f7ff fd27 	bl	8109c88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810a23a:	1d3a      	adds	r2, r7, #4
 810a23c:	f107 0314 	add.w	r3, r7, #20
 810a240:	4611      	mov	r1, r2
 810a242:	4618      	mov	r0, r3
 810a244:	f000 ff46 	bl	810b0d4 <xTaskCheckForTimeOut>
 810a248:	4603      	mov	r3, r0
 810a24a:	2b00      	cmp	r3, #0
 810a24c:	d124      	bne.n	810a298 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 810a24e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810a250:	f000 fa20 	bl	810a694 <prvIsQueueFull>
 810a254:	4603      	mov	r3, r0
 810a256:	2b00      	cmp	r3, #0
 810a258:	d018      	beq.n	810a28c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 810a25a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a25c:	3310      	adds	r3, #16
 810a25e:	687a      	ldr	r2, [r7, #4]
 810a260:	4611      	mov	r1, r2
 810a262:	4618      	mov	r0, r3
 810a264:	f000 fe9a 	bl	810af9c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 810a268:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810a26a:	f000 f9ab 	bl	810a5c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 810a26e:	f000 fce7 	bl	810ac40 <xTaskResumeAll>
 810a272:	4603      	mov	r3, r0
 810a274:	2b00      	cmp	r3, #0
 810a276:	f47f af7c 	bne.w	810a172 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 810a27a:	4b0c      	ldr	r3, [pc, #48]	; (810a2ac <xQueueGenericSend+0x1f0>)
 810a27c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a280:	601a      	str	r2, [r3, #0]
 810a282:	f3bf 8f4f 	dsb	sy
 810a286:	f3bf 8f6f 	isb	sy
 810a28a:	e772      	b.n	810a172 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 810a28c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810a28e:	f000 f999 	bl	810a5c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 810a292:	f000 fcd5 	bl	810ac40 <xTaskResumeAll>
 810a296:	e76c      	b.n	810a172 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 810a298:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810a29a:	f000 f993 	bl	810a5c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 810a29e:	f000 fccf 	bl	810ac40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 810a2a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 810a2a4:	4618      	mov	r0, r3
 810a2a6:	3738      	adds	r7, #56	; 0x38
 810a2a8:	46bd      	mov	sp, r7
 810a2aa:	bd80      	pop	{r7, pc}
 810a2ac:	e000ed04 	.word	0xe000ed04

0810a2b0 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 810a2b0:	b580      	push	{r7, lr}
 810a2b2:	b08e      	sub	sp, #56	; 0x38
 810a2b4:	af00      	add	r7, sp, #0
 810a2b6:	6078      	str	r0, [r7, #4]
 810a2b8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 810a2ba:	2300      	movs	r3, #0
 810a2bc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 810a2be:	687b      	ldr	r3, [r7, #4]
 810a2c0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 810a2c2:	2300      	movs	r3, #0
 810a2c4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 810a2c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a2c8:	2b00      	cmp	r3, #0
 810a2ca:	d109      	bne.n	810a2e0 <xQueueSemaphoreTake+0x30>
 810a2cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a2d0:	f383 8811 	msr	BASEPRI, r3
 810a2d4:	f3bf 8f6f 	isb	sy
 810a2d8:	f3bf 8f4f 	dsb	sy
 810a2dc:	623b      	str	r3, [r7, #32]
 810a2de:	e7fe      	b.n	810a2de <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 810a2e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a2e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a2e4:	2b00      	cmp	r3, #0
 810a2e6:	d009      	beq.n	810a2fc <xQueueSemaphoreTake+0x4c>
 810a2e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a2ec:	f383 8811 	msr	BASEPRI, r3
 810a2f0:	f3bf 8f6f 	isb	sy
 810a2f4:	f3bf 8f4f 	dsb	sy
 810a2f8:	61fb      	str	r3, [r7, #28]
 810a2fa:	e7fe      	b.n	810a2fa <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 810a2fc:	f001 f828 	bl	810b350 <xTaskGetSchedulerState>
 810a300:	4603      	mov	r3, r0
 810a302:	2b00      	cmp	r3, #0
 810a304:	d102      	bne.n	810a30c <xQueueSemaphoreTake+0x5c>
 810a306:	683b      	ldr	r3, [r7, #0]
 810a308:	2b00      	cmp	r3, #0
 810a30a:	d101      	bne.n	810a310 <xQueueSemaphoreTake+0x60>
 810a30c:	2301      	movs	r3, #1
 810a30e:	e000      	b.n	810a312 <xQueueSemaphoreTake+0x62>
 810a310:	2300      	movs	r3, #0
 810a312:	2b00      	cmp	r3, #0
 810a314:	d109      	bne.n	810a32a <xQueueSemaphoreTake+0x7a>
 810a316:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a31a:	f383 8811 	msr	BASEPRI, r3
 810a31e:	f3bf 8f6f 	isb	sy
 810a322:	f3bf 8f4f 	dsb	sy
 810a326:	61bb      	str	r3, [r7, #24]
 810a328:	e7fe      	b.n	810a328 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 810a32a:	f7ff fc7f 	bl	8109c2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 810a32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810a332:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 810a334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a336:	2b00      	cmp	r3, #0
 810a338:	d024      	beq.n	810a384 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 810a33a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a33c:	1e5a      	subs	r2, r3, #1
 810a33e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a340:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810a342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a344:	681b      	ldr	r3, [r3, #0]
 810a346:	2b00      	cmp	r3, #0
 810a348:	d104      	bne.n	810a354 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 810a34a:	f001 f9bb 	bl	810b6c4 <pvTaskIncrementMutexHeldCount>
 810a34e:	4602      	mov	r2, r0
 810a350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a352:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810a354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a356:	691b      	ldr	r3, [r3, #16]
 810a358:	2b00      	cmp	r3, #0
 810a35a:	d00f      	beq.n	810a37c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810a35c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a35e:	3310      	adds	r3, #16
 810a360:	4618      	mov	r0, r3
 810a362:	f000 fe3f 	bl	810afe4 <xTaskRemoveFromEventList>
 810a366:	4603      	mov	r3, r0
 810a368:	2b00      	cmp	r3, #0
 810a36a:	d007      	beq.n	810a37c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 810a36c:	4b53      	ldr	r3, [pc, #332]	; (810a4bc <xQueueSemaphoreTake+0x20c>)
 810a36e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a372:	601a      	str	r2, [r3, #0]
 810a374:	f3bf 8f4f 	dsb	sy
 810a378:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 810a37c:	f7ff fc84 	bl	8109c88 <vPortExitCritical>
				return pdPASS;
 810a380:	2301      	movs	r3, #1
 810a382:	e096      	b.n	810a4b2 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 810a384:	683b      	ldr	r3, [r7, #0]
 810a386:	2b00      	cmp	r3, #0
 810a388:	d110      	bne.n	810a3ac <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 810a38a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a38c:	2b00      	cmp	r3, #0
 810a38e:	d009      	beq.n	810a3a4 <xQueueSemaphoreTake+0xf4>
 810a390:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a394:	f383 8811 	msr	BASEPRI, r3
 810a398:	f3bf 8f6f 	isb	sy
 810a39c:	f3bf 8f4f 	dsb	sy
 810a3a0:	617b      	str	r3, [r7, #20]
 810a3a2:	e7fe      	b.n	810a3a2 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 810a3a4:	f7ff fc70 	bl	8109c88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 810a3a8:	2300      	movs	r3, #0
 810a3aa:	e082      	b.n	810a4b2 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 810a3ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a3ae:	2b00      	cmp	r3, #0
 810a3b0:	d106      	bne.n	810a3c0 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 810a3b2:	f107 030c 	add.w	r3, r7, #12
 810a3b6:	4618      	mov	r0, r3
 810a3b8:	f000 fe76 	bl	810b0a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 810a3bc:	2301      	movs	r3, #1
 810a3be:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810a3c0:	f7ff fc62 	bl	8109c88 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 810a3c4:	f000 fc2e 	bl	810ac24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 810a3c8:	f7ff fc30 	bl	8109c2c <vPortEnterCritical>
 810a3cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a3ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810a3d2:	b25b      	sxtb	r3, r3
 810a3d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a3d8:	d103      	bne.n	810a3e2 <xQueueSemaphoreTake+0x132>
 810a3da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a3dc:	2200      	movs	r2, #0
 810a3de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810a3e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a3e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810a3e8:	b25b      	sxtb	r3, r3
 810a3ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a3ee:	d103      	bne.n	810a3f8 <xQueueSemaphoreTake+0x148>
 810a3f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a3f2:	2200      	movs	r2, #0
 810a3f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810a3f8:	f7ff fc46 	bl	8109c88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810a3fc:	463a      	mov	r2, r7
 810a3fe:	f107 030c 	add.w	r3, r7, #12
 810a402:	4611      	mov	r1, r2
 810a404:	4618      	mov	r0, r3
 810a406:	f000 fe65 	bl	810b0d4 <xTaskCheckForTimeOut>
 810a40a:	4603      	mov	r3, r0
 810a40c:	2b00      	cmp	r3, #0
 810a40e:	d132      	bne.n	810a476 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810a410:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a412:	f000 f929 	bl	810a668 <prvIsQueueEmpty>
 810a416:	4603      	mov	r3, r0
 810a418:	2b00      	cmp	r3, #0
 810a41a:	d026      	beq.n	810a46a <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810a41c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a41e:	681b      	ldr	r3, [r3, #0]
 810a420:	2b00      	cmp	r3, #0
 810a422:	d109      	bne.n	810a438 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 810a424:	f7ff fc02 	bl	8109c2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 810a428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a42a:	689b      	ldr	r3, [r3, #8]
 810a42c:	4618      	mov	r0, r3
 810a42e:	f000 ffad 	bl	810b38c <xTaskPriorityInherit>
 810a432:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 810a434:	f7ff fc28 	bl	8109c88 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 810a438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a43a:	3324      	adds	r3, #36	; 0x24
 810a43c:	683a      	ldr	r2, [r7, #0]
 810a43e:	4611      	mov	r1, r2
 810a440:	4618      	mov	r0, r3
 810a442:	f000 fdab 	bl	810af9c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 810a446:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a448:	f000 f8bc 	bl	810a5c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 810a44c:	f000 fbf8 	bl	810ac40 <xTaskResumeAll>
 810a450:	4603      	mov	r3, r0
 810a452:	2b00      	cmp	r3, #0
 810a454:	f47f af69 	bne.w	810a32a <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 810a458:	4b18      	ldr	r3, [pc, #96]	; (810a4bc <xQueueSemaphoreTake+0x20c>)
 810a45a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a45e:	601a      	str	r2, [r3, #0]
 810a460:	f3bf 8f4f 	dsb	sy
 810a464:	f3bf 8f6f 	isb	sy
 810a468:	e75f      	b.n	810a32a <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 810a46a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a46c:	f000 f8aa 	bl	810a5c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 810a470:	f000 fbe6 	bl	810ac40 <xTaskResumeAll>
 810a474:	e759      	b.n	810a32a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 810a476:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a478:	f000 f8a4 	bl	810a5c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 810a47c:	f000 fbe0 	bl	810ac40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810a480:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a482:	f000 f8f1 	bl	810a668 <prvIsQueueEmpty>
 810a486:	4603      	mov	r3, r0
 810a488:	2b00      	cmp	r3, #0
 810a48a:	f43f af4e 	beq.w	810a32a <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 810a48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a490:	2b00      	cmp	r3, #0
 810a492:	d00d      	beq.n	810a4b0 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 810a494:	f7ff fbca 	bl	8109c2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 810a498:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a49a:	f000 f811 	bl	810a4c0 <prvGetDisinheritPriorityAfterTimeout>
 810a49e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 810a4a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a4a2:	689b      	ldr	r3, [r3, #8]
 810a4a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 810a4a6:	4618      	mov	r0, r3
 810a4a8:	f001 f874 	bl	810b594 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 810a4ac:	f7ff fbec 	bl	8109c88 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 810a4b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 810a4b2:	4618      	mov	r0, r3
 810a4b4:	3738      	adds	r7, #56	; 0x38
 810a4b6:	46bd      	mov	sp, r7
 810a4b8:	bd80      	pop	{r7, pc}
 810a4ba:	bf00      	nop
 810a4bc:	e000ed04 	.word	0xe000ed04

0810a4c0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 810a4c0:	b480      	push	{r7}
 810a4c2:	b085      	sub	sp, #20
 810a4c4:	af00      	add	r7, sp, #0
 810a4c6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 810a4c8:	687b      	ldr	r3, [r7, #4]
 810a4ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a4cc:	2b00      	cmp	r3, #0
 810a4ce:	d006      	beq.n	810a4de <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 810a4d0:	687b      	ldr	r3, [r7, #4]
 810a4d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810a4d4:	681b      	ldr	r3, [r3, #0]
 810a4d6:	f1c3 0307 	rsb	r3, r3, #7
 810a4da:	60fb      	str	r3, [r7, #12]
 810a4dc:	e001      	b.n	810a4e2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 810a4de:	2300      	movs	r3, #0
 810a4e0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 810a4e2:	68fb      	ldr	r3, [r7, #12]
	}
 810a4e4:	4618      	mov	r0, r3
 810a4e6:	3714      	adds	r7, #20
 810a4e8:	46bd      	mov	sp, r7
 810a4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a4ee:	4770      	bx	lr

0810a4f0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 810a4f0:	b580      	push	{r7, lr}
 810a4f2:	b086      	sub	sp, #24
 810a4f4:	af00      	add	r7, sp, #0
 810a4f6:	60f8      	str	r0, [r7, #12]
 810a4f8:	60b9      	str	r1, [r7, #8]
 810a4fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 810a4fc:	2300      	movs	r3, #0
 810a4fe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 810a500:	68fb      	ldr	r3, [r7, #12]
 810a502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810a504:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 810a506:	68fb      	ldr	r3, [r7, #12]
 810a508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a50a:	2b00      	cmp	r3, #0
 810a50c:	d10d      	bne.n	810a52a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810a50e:	68fb      	ldr	r3, [r7, #12]
 810a510:	681b      	ldr	r3, [r3, #0]
 810a512:	2b00      	cmp	r3, #0
 810a514:	d14d      	bne.n	810a5b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 810a516:	68fb      	ldr	r3, [r7, #12]
 810a518:	689b      	ldr	r3, [r3, #8]
 810a51a:	4618      	mov	r0, r3
 810a51c:	f000 ffb6 	bl	810b48c <xTaskPriorityDisinherit>
 810a520:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 810a522:	68fb      	ldr	r3, [r7, #12]
 810a524:	2200      	movs	r2, #0
 810a526:	609a      	str	r2, [r3, #8]
 810a528:	e043      	b.n	810a5b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 810a52a:	687b      	ldr	r3, [r7, #4]
 810a52c:	2b00      	cmp	r3, #0
 810a52e:	d119      	bne.n	810a564 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 810a530:	68fb      	ldr	r3, [r7, #12]
 810a532:	6858      	ldr	r0, [r3, #4]
 810a534:	68fb      	ldr	r3, [r7, #12]
 810a536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a538:	461a      	mov	r2, r3
 810a53a:	68b9      	ldr	r1, [r7, #8]
 810a53c:	f007 fe3a 	bl	81121b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 810a540:	68fb      	ldr	r3, [r7, #12]
 810a542:	685a      	ldr	r2, [r3, #4]
 810a544:	68fb      	ldr	r3, [r7, #12]
 810a546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a548:	441a      	add	r2, r3
 810a54a:	68fb      	ldr	r3, [r7, #12]
 810a54c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 810a54e:	68fb      	ldr	r3, [r7, #12]
 810a550:	685a      	ldr	r2, [r3, #4]
 810a552:	68fb      	ldr	r3, [r7, #12]
 810a554:	689b      	ldr	r3, [r3, #8]
 810a556:	429a      	cmp	r2, r3
 810a558:	d32b      	bcc.n	810a5b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 810a55a:	68fb      	ldr	r3, [r7, #12]
 810a55c:	681a      	ldr	r2, [r3, #0]
 810a55e:	68fb      	ldr	r3, [r7, #12]
 810a560:	605a      	str	r2, [r3, #4]
 810a562:	e026      	b.n	810a5b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 810a564:	68fb      	ldr	r3, [r7, #12]
 810a566:	68d8      	ldr	r0, [r3, #12]
 810a568:	68fb      	ldr	r3, [r7, #12]
 810a56a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a56c:	461a      	mov	r2, r3
 810a56e:	68b9      	ldr	r1, [r7, #8]
 810a570:	f007 fe20 	bl	81121b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 810a574:	68fb      	ldr	r3, [r7, #12]
 810a576:	68da      	ldr	r2, [r3, #12]
 810a578:	68fb      	ldr	r3, [r7, #12]
 810a57a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a57c:	425b      	negs	r3, r3
 810a57e:	441a      	add	r2, r3
 810a580:	68fb      	ldr	r3, [r7, #12]
 810a582:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 810a584:	68fb      	ldr	r3, [r7, #12]
 810a586:	68da      	ldr	r2, [r3, #12]
 810a588:	68fb      	ldr	r3, [r7, #12]
 810a58a:	681b      	ldr	r3, [r3, #0]
 810a58c:	429a      	cmp	r2, r3
 810a58e:	d207      	bcs.n	810a5a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 810a590:	68fb      	ldr	r3, [r7, #12]
 810a592:	689a      	ldr	r2, [r3, #8]
 810a594:	68fb      	ldr	r3, [r7, #12]
 810a596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a598:	425b      	negs	r3, r3
 810a59a:	441a      	add	r2, r3
 810a59c:	68fb      	ldr	r3, [r7, #12]
 810a59e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 810a5a0:	687b      	ldr	r3, [r7, #4]
 810a5a2:	2b02      	cmp	r3, #2
 810a5a4:	d105      	bne.n	810a5b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 810a5a6:	693b      	ldr	r3, [r7, #16]
 810a5a8:	2b00      	cmp	r3, #0
 810a5aa:	d002      	beq.n	810a5b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 810a5ac:	693b      	ldr	r3, [r7, #16]
 810a5ae:	3b01      	subs	r3, #1
 810a5b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 810a5b2:	693b      	ldr	r3, [r7, #16]
 810a5b4:	1c5a      	adds	r2, r3, #1
 810a5b6:	68fb      	ldr	r3, [r7, #12]
 810a5b8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 810a5ba:	697b      	ldr	r3, [r7, #20]
}
 810a5bc:	4618      	mov	r0, r3
 810a5be:	3718      	adds	r7, #24
 810a5c0:	46bd      	mov	sp, r7
 810a5c2:	bd80      	pop	{r7, pc}

0810a5c4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 810a5c4:	b580      	push	{r7, lr}
 810a5c6:	b084      	sub	sp, #16
 810a5c8:	af00      	add	r7, sp, #0
 810a5ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 810a5cc:	f7ff fb2e 	bl	8109c2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 810a5d0:	687b      	ldr	r3, [r7, #4]
 810a5d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810a5d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 810a5d8:	e011      	b.n	810a5fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 810a5da:	687b      	ldr	r3, [r7, #4]
 810a5dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a5de:	2b00      	cmp	r3, #0
 810a5e0:	d012      	beq.n	810a608 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810a5e2:	687b      	ldr	r3, [r7, #4]
 810a5e4:	3324      	adds	r3, #36	; 0x24
 810a5e6:	4618      	mov	r0, r3
 810a5e8:	f000 fcfc 	bl	810afe4 <xTaskRemoveFromEventList>
 810a5ec:	4603      	mov	r3, r0
 810a5ee:	2b00      	cmp	r3, #0
 810a5f0:	d001      	beq.n	810a5f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 810a5f2:	f000 fdcf 	bl	810b194 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 810a5f6:	7bfb      	ldrb	r3, [r7, #15]
 810a5f8:	3b01      	subs	r3, #1
 810a5fa:	b2db      	uxtb	r3, r3
 810a5fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 810a5fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 810a602:	2b00      	cmp	r3, #0
 810a604:	dce9      	bgt.n	810a5da <prvUnlockQueue+0x16>
 810a606:	e000      	b.n	810a60a <prvUnlockQueue+0x46>
					break;
 810a608:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 810a60a:	687b      	ldr	r3, [r7, #4]
 810a60c:	22ff      	movs	r2, #255	; 0xff
 810a60e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 810a612:	f7ff fb39 	bl	8109c88 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 810a616:	f7ff fb09 	bl	8109c2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 810a61a:	687b      	ldr	r3, [r7, #4]
 810a61c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810a620:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 810a622:	e011      	b.n	810a648 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810a624:	687b      	ldr	r3, [r7, #4]
 810a626:	691b      	ldr	r3, [r3, #16]
 810a628:	2b00      	cmp	r3, #0
 810a62a:	d012      	beq.n	810a652 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810a62c:	687b      	ldr	r3, [r7, #4]
 810a62e:	3310      	adds	r3, #16
 810a630:	4618      	mov	r0, r3
 810a632:	f000 fcd7 	bl	810afe4 <xTaskRemoveFromEventList>
 810a636:	4603      	mov	r3, r0
 810a638:	2b00      	cmp	r3, #0
 810a63a:	d001      	beq.n	810a640 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 810a63c:	f000 fdaa 	bl	810b194 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 810a640:	7bbb      	ldrb	r3, [r7, #14]
 810a642:	3b01      	subs	r3, #1
 810a644:	b2db      	uxtb	r3, r3
 810a646:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 810a648:	f997 300e 	ldrsb.w	r3, [r7, #14]
 810a64c:	2b00      	cmp	r3, #0
 810a64e:	dce9      	bgt.n	810a624 <prvUnlockQueue+0x60>
 810a650:	e000      	b.n	810a654 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 810a652:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 810a654:	687b      	ldr	r3, [r7, #4]
 810a656:	22ff      	movs	r2, #255	; 0xff
 810a658:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 810a65c:	f7ff fb14 	bl	8109c88 <vPortExitCritical>
}
 810a660:	bf00      	nop
 810a662:	3710      	adds	r7, #16
 810a664:	46bd      	mov	sp, r7
 810a666:	bd80      	pop	{r7, pc}

0810a668 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 810a668:	b580      	push	{r7, lr}
 810a66a:	b084      	sub	sp, #16
 810a66c:	af00      	add	r7, sp, #0
 810a66e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 810a670:	f7ff fadc 	bl	8109c2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 810a674:	687b      	ldr	r3, [r7, #4]
 810a676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810a678:	2b00      	cmp	r3, #0
 810a67a:	d102      	bne.n	810a682 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 810a67c:	2301      	movs	r3, #1
 810a67e:	60fb      	str	r3, [r7, #12]
 810a680:	e001      	b.n	810a686 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 810a682:	2300      	movs	r3, #0
 810a684:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 810a686:	f7ff faff 	bl	8109c88 <vPortExitCritical>

	return xReturn;
 810a68a:	68fb      	ldr	r3, [r7, #12]
}
 810a68c:	4618      	mov	r0, r3
 810a68e:	3710      	adds	r7, #16
 810a690:	46bd      	mov	sp, r7
 810a692:	bd80      	pop	{r7, pc}

0810a694 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 810a694:	b580      	push	{r7, lr}
 810a696:	b084      	sub	sp, #16
 810a698:	af00      	add	r7, sp, #0
 810a69a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 810a69c:	f7ff fac6 	bl	8109c2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 810a6a0:	687b      	ldr	r3, [r7, #4]
 810a6a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810a6a4:	687b      	ldr	r3, [r7, #4]
 810a6a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810a6a8:	429a      	cmp	r2, r3
 810a6aa:	d102      	bne.n	810a6b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 810a6ac:	2301      	movs	r3, #1
 810a6ae:	60fb      	str	r3, [r7, #12]
 810a6b0:	e001      	b.n	810a6b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 810a6b2:	2300      	movs	r3, #0
 810a6b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 810a6b6:	f7ff fae7 	bl	8109c88 <vPortExitCritical>

	return xReturn;
 810a6ba:	68fb      	ldr	r3, [r7, #12]
}
 810a6bc:	4618      	mov	r0, r3
 810a6be:	3710      	adds	r7, #16
 810a6c0:	46bd      	mov	sp, r7
 810a6c2:	bd80      	pop	{r7, pc}

0810a6c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 810a6c4:	b580      	push	{r7, lr}
 810a6c6:	b08e      	sub	sp, #56	; 0x38
 810a6c8:	af04      	add	r7, sp, #16
 810a6ca:	60f8      	str	r0, [r7, #12]
 810a6cc:	60b9      	str	r1, [r7, #8]
 810a6ce:	607a      	str	r2, [r7, #4]
 810a6d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 810a6d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a6d4:	2b00      	cmp	r3, #0
 810a6d6:	d109      	bne.n	810a6ec <xTaskCreateStatic+0x28>
 810a6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a6dc:	f383 8811 	msr	BASEPRI, r3
 810a6e0:	f3bf 8f6f 	isb	sy
 810a6e4:	f3bf 8f4f 	dsb	sy
 810a6e8:	623b      	str	r3, [r7, #32]
 810a6ea:	e7fe      	b.n	810a6ea <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 810a6ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a6ee:	2b00      	cmp	r3, #0
 810a6f0:	d109      	bne.n	810a706 <xTaskCreateStatic+0x42>
 810a6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a6f6:	f383 8811 	msr	BASEPRI, r3
 810a6fa:	f3bf 8f6f 	isb	sy
 810a6fe:	f3bf 8f4f 	dsb	sy
 810a702:	61fb      	str	r3, [r7, #28]
 810a704:	e7fe      	b.n	810a704 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 810a706:	2354      	movs	r3, #84	; 0x54
 810a708:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 810a70a:	693b      	ldr	r3, [r7, #16]
 810a70c:	2b54      	cmp	r3, #84	; 0x54
 810a70e:	d009      	beq.n	810a724 <xTaskCreateStatic+0x60>
 810a710:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a714:	f383 8811 	msr	BASEPRI, r3
 810a718:	f3bf 8f6f 	isb	sy
 810a71c:	f3bf 8f4f 	dsb	sy
 810a720:	61bb      	str	r3, [r7, #24]
 810a722:	e7fe      	b.n	810a722 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 810a724:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 810a726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a728:	2b00      	cmp	r3, #0
 810a72a:	d01e      	beq.n	810a76a <xTaskCreateStatic+0xa6>
 810a72c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a72e:	2b00      	cmp	r3, #0
 810a730:	d01b      	beq.n	810a76a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 810a732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a734:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 810a736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810a738:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810a73a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 810a73c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810a73e:	2202      	movs	r2, #2
 810a740:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 810a744:	2300      	movs	r3, #0
 810a746:	9303      	str	r3, [sp, #12]
 810a748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810a74a:	9302      	str	r3, [sp, #8]
 810a74c:	f107 0314 	add.w	r3, r7, #20
 810a750:	9301      	str	r3, [sp, #4]
 810a752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a754:	9300      	str	r3, [sp, #0]
 810a756:	683b      	ldr	r3, [r7, #0]
 810a758:	687a      	ldr	r2, [r7, #4]
 810a75a:	68b9      	ldr	r1, [r7, #8]
 810a75c:	68f8      	ldr	r0, [r7, #12]
 810a75e:	f000 f850 	bl	810a802 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 810a762:	6a78      	ldr	r0, [r7, #36]	; 0x24
 810a764:	f000 f8d4 	bl	810a910 <prvAddNewTaskToReadyList>
 810a768:	e001      	b.n	810a76e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 810a76a:	2300      	movs	r3, #0
 810a76c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 810a76e:	697b      	ldr	r3, [r7, #20]
	}
 810a770:	4618      	mov	r0, r3
 810a772:	3728      	adds	r7, #40	; 0x28
 810a774:	46bd      	mov	sp, r7
 810a776:	bd80      	pop	{r7, pc}

0810a778 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 810a778:	b580      	push	{r7, lr}
 810a77a:	b08c      	sub	sp, #48	; 0x30
 810a77c:	af04      	add	r7, sp, #16
 810a77e:	60f8      	str	r0, [r7, #12]
 810a780:	60b9      	str	r1, [r7, #8]
 810a782:	603b      	str	r3, [r7, #0]
 810a784:	4613      	mov	r3, r2
 810a786:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 810a788:	88fb      	ldrh	r3, [r7, #6]
 810a78a:	009b      	lsls	r3, r3, #2
 810a78c:	4618      	mov	r0, r3
 810a78e:	f7fe fe9f 	bl	81094d0 <pvPortMalloc>
 810a792:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 810a794:	697b      	ldr	r3, [r7, #20]
 810a796:	2b00      	cmp	r3, #0
 810a798:	d00e      	beq.n	810a7b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 810a79a:	2054      	movs	r0, #84	; 0x54
 810a79c:	f7fe fe98 	bl	81094d0 <pvPortMalloc>
 810a7a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 810a7a2:	69fb      	ldr	r3, [r7, #28]
 810a7a4:	2b00      	cmp	r3, #0
 810a7a6:	d003      	beq.n	810a7b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 810a7a8:	69fb      	ldr	r3, [r7, #28]
 810a7aa:	697a      	ldr	r2, [r7, #20]
 810a7ac:	631a      	str	r2, [r3, #48]	; 0x30
 810a7ae:	e005      	b.n	810a7bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 810a7b0:	6978      	ldr	r0, [r7, #20]
 810a7b2:	f7fe ff4f 	bl	8109654 <vPortFree>
 810a7b6:	e001      	b.n	810a7bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 810a7b8:	2300      	movs	r3, #0
 810a7ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 810a7bc:	69fb      	ldr	r3, [r7, #28]
 810a7be:	2b00      	cmp	r3, #0
 810a7c0:	d017      	beq.n	810a7f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 810a7c2:	69fb      	ldr	r3, [r7, #28]
 810a7c4:	2200      	movs	r2, #0
 810a7c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 810a7ca:	88fa      	ldrh	r2, [r7, #6]
 810a7cc:	2300      	movs	r3, #0
 810a7ce:	9303      	str	r3, [sp, #12]
 810a7d0:	69fb      	ldr	r3, [r7, #28]
 810a7d2:	9302      	str	r3, [sp, #8]
 810a7d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a7d6:	9301      	str	r3, [sp, #4]
 810a7d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a7da:	9300      	str	r3, [sp, #0]
 810a7dc:	683b      	ldr	r3, [r7, #0]
 810a7de:	68b9      	ldr	r1, [r7, #8]
 810a7e0:	68f8      	ldr	r0, [r7, #12]
 810a7e2:	f000 f80e 	bl	810a802 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 810a7e6:	69f8      	ldr	r0, [r7, #28]
 810a7e8:	f000 f892 	bl	810a910 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 810a7ec:	2301      	movs	r3, #1
 810a7ee:	61bb      	str	r3, [r7, #24]
 810a7f0:	e002      	b.n	810a7f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 810a7f2:	f04f 33ff 	mov.w	r3, #4294967295
 810a7f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 810a7f8:	69bb      	ldr	r3, [r7, #24]
	}
 810a7fa:	4618      	mov	r0, r3
 810a7fc:	3720      	adds	r7, #32
 810a7fe:	46bd      	mov	sp, r7
 810a800:	bd80      	pop	{r7, pc}

0810a802 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 810a802:	b580      	push	{r7, lr}
 810a804:	b088      	sub	sp, #32
 810a806:	af00      	add	r7, sp, #0
 810a808:	60f8      	str	r0, [r7, #12]
 810a80a:	60b9      	str	r1, [r7, #8]
 810a80c:	607a      	str	r2, [r7, #4]
 810a80e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 810a810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a812:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810a814:	687b      	ldr	r3, [r7, #4]
 810a816:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 810a81a:	3b01      	subs	r3, #1
 810a81c:	009b      	lsls	r3, r3, #2
 810a81e:	4413      	add	r3, r2
 810a820:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 810a822:	69bb      	ldr	r3, [r7, #24]
 810a824:	f023 0307 	bic.w	r3, r3, #7
 810a828:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 810a82a:	69bb      	ldr	r3, [r7, #24]
 810a82c:	f003 0307 	and.w	r3, r3, #7
 810a830:	2b00      	cmp	r3, #0
 810a832:	d009      	beq.n	810a848 <prvInitialiseNewTask+0x46>
 810a834:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a838:	f383 8811 	msr	BASEPRI, r3
 810a83c:	f3bf 8f6f 	isb	sy
 810a840:	f3bf 8f4f 	dsb	sy
 810a844:	617b      	str	r3, [r7, #20]
 810a846:	e7fe      	b.n	810a846 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 810a848:	68bb      	ldr	r3, [r7, #8]
 810a84a:	2b00      	cmp	r3, #0
 810a84c:	d01f      	beq.n	810a88e <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 810a84e:	2300      	movs	r3, #0
 810a850:	61fb      	str	r3, [r7, #28]
 810a852:	e012      	b.n	810a87a <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 810a854:	68ba      	ldr	r2, [r7, #8]
 810a856:	69fb      	ldr	r3, [r7, #28]
 810a858:	4413      	add	r3, r2
 810a85a:	7819      	ldrb	r1, [r3, #0]
 810a85c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a85e:	69fb      	ldr	r3, [r7, #28]
 810a860:	4413      	add	r3, r2
 810a862:	3334      	adds	r3, #52	; 0x34
 810a864:	460a      	mov	r2, r1
 810a866:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 810a868:	68ba      	ldr	r2, [r7, #8]
 810a86a:	69fb      	ldr	r3, [r7, #28]
 810a86c:	4413      	add	r3, r2
 810a86e:	781b      	ldrb	r3, [r3, #0]
 810a870:	2b00      	cmp	r3, #0
 810a872:	d006      	beq.n	810a882 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 810a874:	69fb      	ldr	r3, [r7, #28]
 810a876:	3301      	adds	r3, #1
 810a878:	61fb      	str	r3, [r7, #28]
 810a87a:	69fb      	ldr	r3, [r7, #28]
 810a87c:	2b0f      	cmp	r3, #15
 810a87e:	d9e9      	bls.n	810a854 <prvInitialiseNewTask+0x52>
 810a880:	e000      	b.n	810a884 <prvInitialiseNewTask+0x82>
			{
				break;
 810a882:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 810a884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a886:	2200      	movs	r2, #0
 810a888:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 810a88c:	e003      	b.n	810a896 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 810a88e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a890:	2200      	movs	r2, #0
 810a892:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 810a896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a898:	2b06      	cmp	r3, #6
 810a89a:	d901      	bls.n	810a8a0 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 810a89c:	2306      	movs	r3, #6
 810a89e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 810a8a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810a8a4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 810a8a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810a8aa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 810a8ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8ae:	2200      	movs	r2, #0
 810a8b0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 810a8b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8b4:	3304      	adds	r3, #4
 810a8b6:	4618      	mov	r0, r3
 810a8b8:	f7ff f800 	bl	81098bc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 810a8bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8be:	3318      	adds	r3, #24
 810a8c0:	4618      	mov	r0, r3
 810a8c2:	f7fe fffb 	bl	81098bc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 810a8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a8ca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810a8cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a8ce:	f1c3 0207 	rsb	r2, r3, #7
 810a8d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8d4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 810a8d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a8da:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 810a8dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8de:	2200      	movs	r2, #0
 810a8e0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 810a8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8e4:	2200      	movs	r2, #0
 810a8e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 810a8ea:	683a      	ldr	r2, [r7, #0]
 810a8ec:	68f9      	ldr	r1, [r7, #12]
 810a8ee:	69b8      	ldr	r0, [r7, #24]
 810a8f0:	f7ff f878 	bl	81099e4 <pxPortInitialiseStack>
 810a8f4:	4602      	mov	r2, r0
 810a8f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a8f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 810a8fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a8fc:	2b00      	cmp	r3, #0
 810a8fe:	d002      	beq.n	810a906 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 810a900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a902:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a904:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810a906:	bf00      	nop
 810a908:	3720      	adds	r7, #32
 810a90a:	46bd      	mov	sp, r7
 810a90c:	bd80      	pop	{r7, pc}
	...

0810a910 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 810a910:	b580      	push	{r7, lr}
 810a912:	b082      	sub	sp, #8
 810a914:	af00      	add	r7, sp, #0
 810a916:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 810a918:	f7ff f988 	bl	8109c2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 810a91c:	4b2a      	ldr	r3, [pc, #168]	; (810a9c8 <prvAddNewTaskToReadyList+0xb8>)
 810a91e:	681b      	ldr	r3, [r3, #0]
 810a920:	3301      	adds	r3, #1
 810a922:	4a29      	ldr	r2, [pc, #164]	; (810a9c8 <prvAddNewTaskToReadyList+0xb8>)
 810a924:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 810a926:	4b29      	ldr	r3, [pc, #164]	; (810a9cc <prvAddNewTaskToReadyList+0xbc>)
 810a928:	681b      	ldr	r3, [r3, #0]
 810a92a:	2b00      	cmp	r3, #0
 810a92c:	d109      	bne.n	810a942 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 810a92e:	4a27      	ldr	r2, [pc, #156]	; (810a9cc <prvAddNewTaskToReadyList+0xbc>)
 810a930:	687b      	ldr	r3, [r7, #4]
 810a932:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 810a934:	4b24      	ldr	r3, [pc, #144]	; (810a9c8 <prvAddNewTaskToReadyList+0xb8>)
 810a936:	681b      	ldr	r3, [r3, #0]
 810a938:	2b01      	cmp	r3, #1
 810a93a:	d110      	bne.n	810a95e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 810a93c:	f000 fc4e 	bl	810b1dc <prvInitialiseTaskLists>
 810a940:	e00d      	b.n	810a95e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 810a942:	4b23      	ldr	r3, [pc, #140]	; (810a9d0 <prvAddNewTaskToReadyList+0xc0>)
 810a944:	681b      	ldr	r3, [r3, #0]
 810a946:	2b00      	cmp	r3, #0
 810a948:	d109      	bne.n	810a95e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 810a94a:	4b20      	ldr	r3, [pc, #128]	; (810a9cc <prvAddNewTaskToReadyList+0xbc>)
 810a94c:	681b      	ldr	r3, [r3, #0]
 810a94e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a950:	687b      	ldr	r3, [r7, #4]
 810a952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a954:	429a      	cmp	r2, r3
 810a956:	d802      	bhi.n	810a95e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 810a958:	4a1c      	ldr	r2, [pc, #112]	; (810a9cc <prvAddNewTaskToReadyList+0xbc>)
 810a95a:	687b      	ldr	r3, [r7, #4]
 810a95c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 810a95e:	4b1d      	ldr	r3, [pc, #116]	; (810a9d4 <prvAddNewTaskToReadyList+0xc4>)
 810a960:	681b      	ldr	r3, [r3, #0]
 810a962:	3301      	adds	r3, #1
 810a964:	4a1b      	ldr	r2, [pc, #108]	; (810a9d4 <prvAddNewTaskToReadyList+0xc4>)
 810a966:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 810a968:	687b      	ldr	r3, [r7, #4]
 810a96a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a96c:	2201      	movs	r2, #1
 810a96e:	409a      	lsls	r2, r3
 810a970:	4b19      	ldr	r3, [pc, #100]	; (810a9d8 <prvAddNewTaskToReadyList+0xc8>)
 810a972:	681b      	ldr	r3, [r3, #0]
 810a974:	4313      	orrs	r3, r2
 810a976:	4a18      	ldr	r2, [pc, #96]	; (810a9d8 <prvAddNewTaskToReadyList+0xc8>)
 810a978:	6013      	str	r3, [r2, #0]
 810a97a:	687b      	ldr	r3, [r7, #4]
 810a97c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a97e:	4613      	mov	r3, r2
 810a980:	009b      	lsls	r3, r3, #2
 810a982:	4413      	add	r3, r2
 810a984:	009b      	lsls	r3, r3, #2
 810a986:	4a15      	ldr	r2, [pc, #84]	; (810a9dc <prvAddNewTaskToReadyList+0xcc>)
 810a988:	441a      	add	r2, r3
 810a98a:	687b      	ldr	r3, [r7, #4]
 810a98c:	3304      	adds	r3, #4
 810a98e:	4619      	mov	r1, r3
 810a990:	4610      	mov	r0, r2
 810a992:	f7fe ffa0 	bl	81098d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 810a996:	f7ff f977 	bl	8109c88 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 810a99a:	4b0d      	ldr	r3, [pc, #52]	; (810a9d0 <prvAddNewTaskToReadyList+0xc0>)
 810a99c:	681b      	ldr	r3, [r3, #0]
 810a99e:	2b00      	cmp	r3, #0
 810a9a0:	d00e      	beq.n	810a9c0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 810a9a2:	4b0a      	ldr	r3, [pc, #40]	; (810a9cc <prvAddNewTaskToReadyList+0xbc>)
 810a9a4:	681b      	ldr	r3, [r3, #0]
 810a9a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a9a8:	687b      	ldr	r3, [r7, #4]
 810a9aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a9ac:	429a      	cmp	r2, r3
 810a9ae:	d207      	bcs.n	810a9c0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 810a9b0:	4b0b      	ldr	r3, [pc, #44]	; (810a9e0 <prvAddNewTaskToReadyList+0xd0>)
 810a9b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a9b6:	601a      	str	r2, [r3, #0]
 810a9b8:	f3bf 8f4f 	dsb	sy
 810a9bc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810a9c0:	bf00      	nop
 810a9c2:	3708      	adds	r7, #8
 810a9c4:	46bd      	mov	sp, r7
 810a9c6:	bd80      	pop	{r7, pc}
 810a9c8:	100085b0 	.word	0x100085b0
 810a9cc:	100084b0 	.word	0x100084b0
 810a9d0:	100085bc 	.word	0x100085bc
 810a9d4:	100085cc 	.word	0x100085cc
 810a9d8:	100085b8 	.word	0x100085b8
 810a9dc:	100084b4 	.word	0x100084b4
 810a9e0:	e000ed04 	.word	0xe000ed04

0810a9e4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 810a9e4:	b580      	push	{r7, lr}
 810a9e6:	b084      	sub	sp, #16
 810a9e8:	af00      	add	r7, sp, #0
 810a9ea:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 810a9ec:	f7ff f91e 	bl	8109c2c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 810a9f0:	687b      	ldr	r3, [r7, #4]
 810a9f2:	2b00      	cmp	r3, #0
 810a9f4:	d102      	bne.n	810a9fc <vTaskDelete+0x18>
 810a9f6:	4b38      	ldr	r3, [pc, #224]	; (810aad8 <vTaskDelete+0xf4>)
 810a9f8:	681b      	ldr	r3, [r3, #0]
 810a9fa:	e000      	b.n	810a9fe <vTaskDelete+0x1a>
 810a9fc:	687b      	ldr	r3, [r7, #4]
 810a9fe:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810aa00:	68fb      	ldr	r3, [r7, #12]
 810aa02:	3304      	adds	r3, #4
 810aa04:	4618      	mov	r0, r3
 810aa06:	f7fe ffc3 	bl	8109990 <uxListRemove>
 810aa0a:	4603      	mov	r3, r0
 810aa0c:	2b00      	cmp	r3, #0
 810aa0e:	d115      	bne.n	810aa3c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 810aa10:	68fb      	ldr	r3, [r7, #12]
 810aa12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810aa14:	4931      	ldr	r1, [pc, #196]	; (810aadc <vTaskDelete+0xf8>)
 810aa16:	4613      	mov	r3, r2
 810aa18:	009b      	lsls	r3, r3, #2
 810aa1a:	4413      	add	r3, r2
 810aa1c:	009b      	lsls	r3, r3, #2
 810aa1e:	440b      	add	r3, r1
 810aa20:	681b      	ldr	r3, [r3, #0]
 810aa22:	2b00      	cmp	r3, #0
 810aa24:	d10a      	bne.n	810aa3c <vTaskDelete+0x58>
 810aa26:	68fb      	ldr	r3, [r7, #12]
 810aa28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810aa2a:	2201      	movs	r2, #1
 810aa2c:	fa02 f303 	lsl.w	r3, r2, r3
 810aa30:	43da      	mvns	r2, r3
 810aa32:	4b2b      	ldr	r3, [pc, #172]	; (810aae0 <vTaskDelete+0xfc>)
 810aa34:	681b      	ldr	r3, [r3, #0]
 810aa36:	4013      	ands	r3, r2
 810aa38:	4a29      	ldr	r2, [pc, #164]	; (810aae0 <vTaskDelete+0xfc>)
 810aa3a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 810aa3c:	68fb      	ldr	r3, [r7, #12]
 810aa3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810aa40:	2b00      	cmp	r3, #0
 810aa42:	d004      	beq.n	810aa4e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810aa44:	68fb      	ldr	r3, [r7, #12]
 810aa46:	3318      	adds	r3, #24
 810aa48:	4618      	mov	r0, r3
 810aa4a:	f7fe ffa1 	bl	8109990 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 810aa4e:	4b25      	ldr	r3, [pc, #148]	; (810aae4 <vTaskDelete+0x100>)
 810aa50:	681b      	ldr	r3, [r3, #0]
 810aa52:	3301      	adds	r3, #1
 810aa54:	4a23      	ldr	r2, [pc, #140]	; (810aae4 <vTaskDelete+0x100>)
 810aa56:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 810aa58:	4b1f      	ldr	r3, [pc, #124]	; (810aad8 <vTaskDelete+0xf4>)
 810aa5a:	681b      	ldr	r3, [r3, #0]
 810aa5c:	68fa      	ldr	r2, [r7, #12]
 810aa5e:	429a      	cmp	r2, r3
 810aa60:	d10b      	bne.n	810aa7a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 810aa62:	68fb      	ldr	r3, [r7, #12]
 810aa64:	3304      	adds	r3, #4
 810aa66:	4619      	mov	r1, r3
 810aa68:	481f      	ldr	r0, [pc, #124]	; (810aae8 <vTaskDelete+0x104>)
 810aa6a:	f7fe ff34 	bl	81098d6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 810aa6e:	4b1f      	ldr	r3, [pc, #124]	; (810aaec <vTaskDelete+0x108>)
 810aa70:	681b      	ldr	r3, [r3, #0]
 810aa72:	3301      	adds	r3, #1
 810aa74:	4a1d      	ldr	r2, [pc, #116]	; (810aaec <vTaskDelete+0x108>)
 810aa76:	6013      	str	r3, [r2, #0]
 810aa78:	e009      	b.n	810aa8e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 810aa7a:	4b1d      	ldr	r3, [pc, #116]	; (810aaf0 <vTaskDelete+0x10c>)
 810aa7c:	681b      	ldr	r3, [r3, #0]
 810aa7e:	3b01      	subs	r3, #1
 810aa80:	4a1b      	ldr	r2, [pc, #108]	; (810aaf0 <vTaskDelete+0x10c>)
 810aa82:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 810aa84:	68f8      	ldr	r0, [r7, #12]
 810aa86:	f000 fc15 	bl	810b2b4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 810aa8a:	f000 fc41 	bl	810b310 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 810aa8e:	f7ff f8fb 	bl	8109c88 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 810aa92:	4b18      	ldr	r3, [pc, #96]	; (810aaf4 <vTaskDelete+0x110>)
 810aa94:	681b      	ldr	r3, [r3, #0]
 810aa96:	2b00      	cmp	r3, #0
 810aa98:	d01a      	beq.n	810aad0 <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 810aa9a:	4b0f      	ldr	r3, [pc, #60]	; (810aad8 <vTaskDelete+0xf4>)
 810aa9c:	681b      	ldr	r3, [r3, #0]
 810aa9e:	68fa      	ldr	r2, [r7, #12]
 810aaa0:	429a      	cmp	r2, r3
 810aaa2:	d115      	bne.n	810aad0 <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 810aaa4:	4b14      	ldr	r3, [pc, #80]	; (810aaf8 <vTaskDelete+0x114>)
 810aaa6:	681b      	ldr	r3, [r3, #0]
 810aaa8:	2b00      	cmp	r3, #0
 810aaaa:	d009      	beq.n	810aac0 <vTaskDelete+0xdc>
 810aaac:	f04f 0350 	mov.w	r3, #80	; 0x50
 810aab0:	f383 8811 	msr	BASEPRI, r3
 810aab4:	f3bf 8f6f 	isb	sy
 810aab8:	f3bf 8f4f 	dsb	sy
 810aabc:	60bb      	str	r3, [r7, #8]
 810aabe:	e7fe      	b.n	810aabe <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 810aac0:	4b0e      	ldr	r3, [pc, #56]	; (810aafc <vTaskDelete+0x118>)
 810aac2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810aac6:	601a      	str	r2, [r3, #0]
 810aac8:	f3bf 8f4f 	dsb	sy
 810aacc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 810aad0:	bf00      	nop
 810aad2:	3710      	adds	r7, #16
 810aad4:	46bd      	mov	sp, r7
 810aad6:	bd80      	pop	{r7, pc}
 810aad8:	100084b0 	.word	0x100084b0
 810aadc:	100084b4 	.word	0x100084b4
 810aae0:	100085b8 	.word	0x100085b8
 810aae4:	100085cc 	.word	0x100085cc
 810aae8:	10008584 	.word	0x10008584
 810aaec:	10008598 	.word	0x10008598
 810aaf0:	100085b0 	.word	0x100085b0
 810aaf4:	100085bc 	.word	0x100085bc
 810aaf8:	100085d8 	.word	0x100085d8
 810aafc:	e000ed04 	.word	0xe000ed04

0810ab00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 810ab00:	b580      	push	{r7, lr}
 810ab02:	b084      	sub	sp, #16
 810ab04:	af00      	add	r7, sp, #0
 810ab06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 810ab08:	2300      	movs	r3, #0
 810ab0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 810ab0c:	687b      	ldr	r3, [r7, #4]
 810ab0e:	2b00      	cmp	r3, #0
 810ab10:	d016      	beq.n	810ab40 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 810ab12:	4b13      	ldr	r3, [pc, #76]	; (810ab60 <vTaskDelay+0x60>)
 810ab14:	681b      	ldr	r3, [r3, #0]
 810ab16:	2b00      	cmp	r3, #0
 810ab18:	d009      	beq.n	810ab2e <vTaskDelay+0x2e>
 810ab1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810ab1e:	f383 8811 	msr	BASEPRI, r3
 810ab22:	f3bf 8f6f 	isb	sy
 810ab26:	f3bf 8f4f 	dsb	sy
 810ab2a:	60bb      	str	r3, [r7, #8]
 810ab2c:	e7fe      	b.n	810ab2c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 810ab2e:	f000 f879 	bl	810ac24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 810ab32:	2100      	movs	r1, #0
 810ab34:	6878      	ldr	r0, [r7, #4]
 810ab36:	f000 fdd9 	bl	810b6ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 810ab3a:	f000 f881 	bl	810ac40 <xTaskResumeAll>
 810ab3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 810ab40:	68fb      	ldr	r3, [r7, #12]
 810ab42:	2b00      	cmp	r3, #0
 810ab44:	d107      	bne.n	810ab56 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 810ab46:	4b07      	ldr	r3, [pc, #28]	; (810ab64 <vTaskDelay+0x64>)
 810ab48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810ab4c:	601a      	str	r2, [r3, #0]
 810ab4e:	f3bf 8f4f 	dsb	sy
 810ab52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 810ab56:	bf00      	nop
 810ab58:	3710      	adds	r7, #16
 810ab5a:	46bd      	mov	sp, r7
 810ab5c:	bd80      	pop	{r7, pc}
 810ab5e:	bf00      	nop
 810ab60:	100085d8 	.word	0x100085d8
 810ab64:	e000ed04 	.word	0xe000ed04

0810ab68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 810ab68:	b580      	push	{r7, lr}
 810ab6a:	b08a      	sub	sp, #40	; 0x28
 810ab6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 810ab6e:	2300      	movs	r3, #0
 810ab70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 810ab72:	2300      	movs	r3, #0
 810ab74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 810ab76:	463a      	mov	r2, r7
 810ab78:	1d39      	adds	r1, r7, #4
 810ab7a:	f107 0308 	add.w	r3, r7, #8
 810ab7e:	4618      	mov	r0, r3
 810ab80:	f7f6 fb2e 	bl	81011e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 810ab84:	6839      	ldr	r1, [r7, #0]
 810ab86:	687b      	ldr	r3, [r7, #4]
 810ab88:	68ba      	ldr	r2, [r7, #8]
 810ab8a:	9202      	str	r2, [sp, #8]
 810ab8c:	9301      	str	r3, [sp, #4]
 810ab8e:	2300      	movs	r3, #0
 810ab90:	9300      	str	r3, [sp, #0]
 810ab92:	2300      	movs	r3, #0
 810ab94:	460a      	mov	r2, r1
 810ab96:	491d      	ldr	r1, [pc, #116]	; (810ac0c <vTaskStartScheduler+0xa4>)
 810ab98:	481d      	ldr	r0, [pc, #116]	; (810ac10 <vTaskStartScheduler+0xa8>)
 810ab9a:	f7ff fd93 	bl	810a6c4 <xTaskCreateStatic>
 810ab9e:	4602      	mov	r2, r0
 810aba0:	4b1c      	ldr	r3, [pc, #112]	; (810ac14 <vTaskStartScheduler+0xac>)
 810aba2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 810aba4:	4b1b      	ldr	r3, [pc, #108]	; (810ac14 <vTaskStartScheduler+0xac>)
 810aba6:	681b      	ldr	r3, [r3, #0]
 810aba8:	2b00      	cmp	r3, #0
 810abaa:	d002      	beq.n	810abb2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 810abac:	2301      	movs	r3, #1
 810abae:	617b      	str	r3, [r7, #20]
 810abb0:	e001      	b.n	810abb6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 810abb2:	2300      	movs	r3, #0
 810abb4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 810abb6:	697b      	ldr	r3, [r7, #20]
 810abb8:	2b01      	cmp	r3, #1
 810abba:	d115      	bne.n	810abe8 <vTaskStartScheduler+0x80>
 810abbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 810abc0:	f383 8811 	msr	BASEPRI, r3
 810abc4:	f3bf 8f6f 	isb	sy
 810abc8:	f3bf 8f4f 	dsb	sy
 810abcc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 810abce:	4b12      	ldr	r3, [pc, #72]	; (810ac18 <vTaskStartScheduler+0xb0>)
 810abd0:	f04f 32ff 	mov.w	r2, #4294967295
 810abd4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 810abd6:	4b11      	ldr	r3, [pc, #68]	; (810ac1c <vTaskStartScheduler+0xb4>)
 810abd8:	2201      	movs	r2, #1
 810abda:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 810abdc:	4b10      	ldr	r3, [pc, #64]	; (810ac20 <vTaskStartScheduler+0xb8>)
 810abde:	2200      	movs	r2, #0
 810abe0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 810abe2:	f7fe ff85 	bl	8109af0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 810abe6:	e00d      	b.n	810ac04 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 810abe8:	697b      	ldr	r3, [r7, #20]
 810abea:	f1b3 3fff 	cmp.w	r3, #4294967295
 810abee:	d109      	bne.n	810ac04 <vTaskStartScheduler+0x9c>
 810abf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 810abf4:	f383 8811 	msr	BASEPRI, r3
 810abf8:	f3bf 8f6f 	isb	sy
 810abfc:	f3bf 8f4f 	dsb	sy
 810ac00:	60fb      	str	r3, [r7, #12]
 810ac02:	e7fe      	b.n	810ac02 <vTaskStartScheduler+0x9a>
}
 810ac04:	bf00      	nop
 810ac06:	3718      	adds	r7, #24
 810ac08:	46bd      	mov	sp, r7
 810ac0a:	bd80      	pop	{r7, pc}
 810ac0c:	08114f58 	.word	0x08114f58
 810ac10:	0810b1ad 	.word	0x0810b1ad
 810ac14:	100085d4 	.word	0x100085d4
 810ac18:	100085d0 	.word	0x100085d0
 810ac1c:	100085bc 	.word	0x100085bc
 810ac20:	100085b4 	.word	0x100085b4

0810ac24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 810ac24:	b480      	push	{r7}
 810ac26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 810ac28:	4b04      	ldr	r3, [pc, #16]	; (810ac3c <vTaskSuspendAll+0x18>)
 810ac2a:	681b      	ldr	r3, [r3, #0]
 810ac2c:	3301      	adds	r3, #1
 810ac2e:	4a03      	ldr	r2, [pc, #12]	; (810ac3c <vTaskSuspendAll+0x18>)
 810ac30:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 810ac32:	bf00      	nop
 810ac34:	46bd      	mov	sp, r7
 810ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ac3a:	4770      	bx	lr
 810ac3c:	100085d8 	.word	0x100085d8

0810ac40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 810ac40:	b580      	push	{r7, lr}
 810ac42:	b084      	sub	sp, #16
 810ac44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 810ac46:	2300      	movs	r3, #0
 810ac48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 810ac4a:	2300      	movs	r3, #0
 810ac4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 810ac4e:	4b41      	ldr	r3, [pc, #260]	; (810ad54 <xTaskResumeAll+0x114>)
 810ac50:	681b      	ldr	r3, [r3, #0]
 810ac52:	2b00      	cmp	r3, #0
 810ac54:	d109      	bne.n	810ac6a <xTaskResumeAll+0x2a>
 810ac56:	f04f 0350 	mov.w	r3, #80	; 0x50
 810ac5a:	f383 8811 	msr	BASEPRI, r3
 810ac5e:	f3bf 8f6f 	isb	sy
 810ac62:	f3bf 8f4f 	dsb	sy
 810ac66:	603b      	str	r3, [r7, #0]
 810ac68:	e7fe      	b.n	810ac68 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 810ac6a:	f7fe ffdf 	bl	8109c2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 810ac6e:	4b39      	ldr	r3, [pc, #228]	; (810ad54 <xTaskResumeAll+0x114>)
 810ac70:	681b      	ldr	r3, [r3, #0]
 810ac72:	3b01      	subs	r3, #1
 810ac74:	4a37      	ldr	r2, [pc, #220]	; (810ad54 <xTaskResumeAll+0x114>)
 810ac76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810ac78:	4b36      	ldr	r3, [pc, #216]	; (810ad54 <xTaskResumeAll+0x114>)
 810ac7a:	681b      	ldr	r3, [r3, #0]
 810ac7c:	2b00      	cmp	r3, #0
 810ac7e:	d161      	bne.n	810ad44 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 810ac80:	4b35      	ldr	r3, [pc, #212]	; (810ad58 <xTaskResumeAll+0x118>)
 810ac82:	681b      	ldr	r3, [r3, #0]
 810ac84:	2b00      	cmp	r3, #0
 810ac86:	d05d      	beq.n	810ad44 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 810ac88:	e02e      	b.n	810ace8 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810ac8a:	4b34      	ldr	r3, [pc, #208]	; (810ad5c <xTaskResumeAll+0x11c>)
 810ac8c:	68db      	ldr	r3, [r3, #12]
 810ac8e:	68db      	ldr	r3, [r3, #12]
 810ac90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810ac92:	68fb      	ldr	r3, [r7, #12]
 810ac94:	3318      	adds	r3, #24
 810ac96:	4618      	mov	r0, r3
 810ac98:	f7fe fe7a 	bl	8109990 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810ac9c:	68fb      	ldr	r3, [r7, #12]
 810ac9e:	3304      	adds	r3, #4
 810aca0:	4618      	mov	r0, r3
 810aca2:	f7fe fe75 	bl	8109990 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 810aca6:	68fb      	ldr	r3, [r7, #12]
 810aca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810acaa:	2201      	movs	r2, #1
 810acac:	409a      	lsls	r2, r3
 810acae:	4b2c      	ldr	r3, [pc, #176]	; (810ad60 <xTaskResumeAll+0x120>)
 810acb0:	681b      	ldr	r3, [r3, #0]
 810acb2:	4313      	orrs	r3, r2
 810acb4:	4a2a      	ldr	r2, [pc, #168]	; (810ad60 <xTaskResumeAll+0x120>)
 810acb6:	6013      	str	r3, [r2, #0]
 810acb8:	68fb      	ldr	r3, [r7, #12]
 810acba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810acbc:	4613      	mov	r3, r2
 810acbe:	009b      	lsls	r3, r3, #2
 810acc0:	4413      	add	r3, r2
 810acc2:	009b      	lsls	r3, r3, #2
 810acc4:	4a27      	ldr	r2, [pc, #156]	; (810ad64 <xTaskResumeAll+0x124>)
 810acc6:	441a      	add	r2, r3
 810acc8:	68fb      	ldr	r3, [r7, #12]
 810acca:	3304      	adds	r3, #4
 810accc:	4619      	mov	r1, r3
 810acce:	4610      	mov	r0, r2
 810acd0:	f7fe fe01 	bl	81098d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810acd4:	68fb      	ldr	r3, [r7, #12]
 810acd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810acd8:	4b23      	ldr	r3, [pc, #140]	; (810ad68 <xTaskResumeAll+0x128>)
 810acda:	681b      	ldr	r3, [r3, #0]
 810acdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810acde:	429a      	cmp	r2, r3
 810ace0:	d302      	bcc.n	810ace8 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 810ace2:	4b22      	ldr	r3, [pc, #136]	; (810ad6c <xTaskResumeAll+0x12c>)
 810ace4:	2201      	movs	r2, #1
 810ace6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 810ace8:	4b1c      	ldr	r3, [pc, #112]	; (810ad5c <xTaskResumeAll+0x11c>)
 810acea:	681b      	ldr	r3, [r3, #0]
 810acec:	2b00      	cmp	r3, #0
 810acee:	d1cc      	bne.n	810ac8a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 810acf0:	68fb      	ldr	r3, [r7, #12]
 810acf2:	2b00      	cmp	r3, #0
 810acf4:	d001      	beq.n	810acfa <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 810acf6:	f000 fb0b 	bl	810b310 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 810acfa:	4b1d      	ldr	r3, [pc, #116]	; (810ad70 <xTaskResumeAll+0x130>)
 810acfc:	681b      	ldr	r3, [r3, #0]
 810acfe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 810ad00:	687b      	ldr	r3, [r7, #4]
 810ad02:	2b00      	cmp	r3, #0
 810ad04:	d010      	beq.n	810ad28 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 810ad06:	f000 f837 	bl	810ad78 <xTaskIncrementTick>
 810ad0a:	4603      	mov	r3, r0
 810ad0c:	2b00      	cmp	r3, #0
 810ad0e:	d002      	beq.n	810ad16 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 810ad10:	4b16      	ldr	r3, [pc, #88]	; (810ad6c <xTaskResumeAll+0x12c>)
 810ad12:	2201      	movs	r2, #1
 810ad14:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 810ad16:	687b      	ldr	r3, [r7, #4]
 810ad18:	3b01      	subs	r3, #1
 810ad1a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 810ad1c:	687b      	ldr	r3, [r7, #4]
 810ad1e:	2b00      	cmp	r3, #0
 810ad20:	d1f1      	bne.n	810ad06 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 810ad22:	4b13      	ldr	r3, [pc, #76]	; (810ad70 <xTaskResumeAll+0x130>)
 810ad24:	2200      	movs	r2, #0
 810ad26:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 810ad28:	4b10      	ldr	r3, [pc, #64]	; (810ad6c <xTaskResumeAll+0x12c>)
 810ad2a:	681b      	ldr	r3, [r3, #0]
 810ad2c:	2b00      	cmp	r3, #0
 810ad2e:	d009      	beq.n	810ad44 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 810ad30:	2301      	movs	r3, #1
 810ad32:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 810ad34:	4b0f      	ldr	r3, [pc, #60]	; (810ad74 <xTaskResumeAll+0x134>)
 810ad36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810ad3a:	601a      	str	r2, [r3, #0]
 810ad3c:	f3bf 8f4f 	dsb	sy
 810ad40:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 810ad44:	f7fe ffa0 	bl	8109c88 <vPortExitCritical>

	return xAlreadyYielded;
 810ad48:	68bb      	ldr	r3, [r7, #8]
}
 810ad4a:	4618      	mov	r0, r3
 810ad4c:	3710      	adds	r7, #16
 810ad4e:	46bd      	mov	sp, r7
 810ad50:	bd80      	pop	{r7, pc}
 810ad52:	bf00      	nop
 810ad54:	100085d8 	.word	0x100085d8
 810ad58:	100085b0 	.word	0x100085b0
 810ad5c:	10008570 	.word	0x10008570
 810ad60:	100085b8 	.word	0x100085b8
 810ad64:	100084b4 	.word	0x100084b4
 810ad68:	100084b0 	.word	0x100084b0
 810ad6c:	100085c4 	.word	0x100085c4
 810ad70:	100085c0 	.word	0x100085c0
 810ad74:	e000ed04 	.word	0xe000ed04

0810ad78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 810ad78:	b580      	push	{r7, lr}
 810ad7a:	b086      	sub	sp, #24
 810ad7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 810ad7e:	2300      	movs	r3, #0
 810ad80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810ad82:	4b4e      	ldr	r3, [pc, #312]	; (810aebc <xTaskIncrementTick+0x144>)
 810ad84:	681b      	ldr	r3, [r3, #0]
 810ad86:	2b00      	cmp	r3, #0
 810ad88:	f040 8087 	bne.w	810ae9a <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 810ad8c:	4b4c      	ldr	r3, [pc, #304]	; (810aec0 <xTaskIncrementTick+0x148>)
 810ad8e:	681b      	ldr	r3, [r3, #0]
 810ad90:	3301      	adds	r3, #1
 810ad92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 810ad94:	4a4a      	ldr	r2, [pc, #296]	; (810aec0 <xTaskIncrementTick+0x148>)
 810ad96:	693b      	ldr	r3, [r7, #16]
 810ad98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 810ad9a:	693b      	ldr	r3, [r7, #16]
 810ad9c:	2b00      	cmp	r3, #0
 810ad9e:	d11f      	bne.n	810ade0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 810ada0:	4b48      	ldr	r3, [pc, #288]	; (810aec4 <xTaskIncrementTick+0x14c>)
 810ada2:	681b      	ldr	r3, [r3, #0]
 810ada4:	681b      	ldr	r3, [r3, #0]
 810ada6:	2b00      	cmp	r3, #0
 810ada8:	d009      	beq.n	810adbe <xTaskIncrementTick+0x46>
 810adaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 810adae:	f383 8811 	msr	BASEPRI, r3
 810adb2:	f3bf 8f6f 	isb	sy
 810adb6:	f3bf 8f4f 	dsb	sy
 810adba:	603b      	str	r3, [r7, #0]
 810adbc:	e7fe      	b.n	810adbc <xTaskIncrementTick+0x44>
 810adbe:	4b41      	ldr	r3, [pc, #260]	; (810aec4 <xTaskIncrementTick+0x14c>)
 810adc0:	681b      	ldr	r3, [r3, #0]
 810adc2:	60fb      	str	r3, [r7, #12]
 810adc4:	4b40      	ldr	r3, [pc, #256]	; (810aec8 <xTaskIncrementTick+0x150>)
 810adc6:	681b      	ldr	r3, [r3, #0]
 810adc8:	4a3e      	ldr	r2, [pc, #248]	; (810aec4 <xTaskIncrementTick+0x14c>)
 810adca:	6013      	str	r3, [r2, #0]
 810adcc:	4a3e      	ldr	r2, [pc, #248]	; (810aec8 <xTaskIncrementTick+0x150>)
 810adce:	68fb      	ldr	r3, [r7, #12]
 810add0:	6013      	str	r3, [r2, #0]
 810add2:	4b3e      	ldr	r3, [pc, #248]	; (810aecc <xTaskIncrementTick+0x154>)
 810add4:	681b      	ldr	r3, [r3, #0]
 810add6:	3301      	adds	r3, #1
 810add8:	4a3c      	ldr	r2, [pc, #240]	; (810aecc <xTaskIncrementTick+0x154>)
 810adda:	6013      	str	r3, [r2, #0]
 810addc:	f000 fa98 	bl	810b310 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 810ade0:	4b3b      	ldr	r3, [pc, #236]	; (810aed0 <xTaskIncrementTick+0x158>)
 810ade2:	681b      	ldr	r3, [r3, #0]
 810ade4:	693a      	ldr	r2, [r7, #16]
 810ade6:	429a      	cmp	r2, r3
 810ade8:	d348      	bcc.n	810ae7c <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810adea:	4b36      	ldr	r3, [pc, #216]	; (810aec4 <xTaskIncrementTick+0x14c>)
 810adec:	681b      	ldr	r3, [r3, #0]
 810adee:	681b      	ldr	r3, [r3, #0]
 810adf0:	2b00      	cmp	r3, #0
 810adf2:	d104      	bne.n	810adfe <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810adf4:	4b36      	ldr	r3, [pc, #216]	; (810aed0 <xTaskIncrementTick+0x158>)
 810adf6:	f04f 32ff 	mov.w	r2, #4294967295
 810adfa:	601a      	str	r2, [r3, #0]
					break;
 810adfc:	e03e      	b.n	810ae7c <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810adfe:	4b31      	ldr	r3, [pc, #196]	; (810aec4 <xTaskIncrementTick+0x14c>)
 810ae00:	681b      	ldr	r3, [r3, #0]
 810ae02:	68db      	ldr	r3, [r3, #12]
 810ae04:	68db      	ldr	r3, [r3, #12]
 810ae06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 810ae08:	68bb      	ldr	r3, [r7, #8]
 810ae0a:	685b      	ldr	r3, [r3, #4]
 810ae0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 810ae0e:	693a      	ldr	r2, [r7, #16]
 810ae10:	687b      	ldr	r3, [r7, #4]
 810ae12:	429a      	cmp	r2, r3
 810ae14:	d203      	bcs.n	810ae1e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 810ae16:	4a2e      	ldr	r2, [pc, #184]	; (810aed0 <xTaskIncrementTick+0x158>)
 810ae18:	687b      	ldr	r3, [r7, #4]
 810ae1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 810ae1c:	e02e      	b.n	810ae7c <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810ae1e:	68bb      	ldr	r3, [r7, #8]
 810ae20:	3304      	adds	r3, #4
 810ae22:	4618      	mov	r0, r3
 810ae24:	f7fe fdb4 	bl	8109990 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 810ae28:	68bb      	ldr	r3, [r7, #8]
 810ae2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810ae2c:	2b00      	cmp	r3, #0
 810ae2e:	d004      	beq.n	810ae3a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810ae30:	68bb      	ldr	r3, [r7, #8]
 810ae32:	3318      	adds	r3, #24
 810ae34:	4618      	mov	r0, r3
 810ae36:	f7fe fdab 	bl	8109990 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 810ae3a:	68bb      	ldr	r3, [r7, #8]
 810ae3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810ae3e:	2201      	movs	r2, #1
 810ae40:	409a      	lsls	r2, r3
 810ae42:	4b24      	ldr	r3, [pc, #144]	; (810aed4 <xTaskIncrementTick+0x15c>)
 810ae44:	681b      	ldr	r3, [r3, #0]
 810ae46:	4313      	orrs	r3, r2
 810ae48:	4a22      	ldr	r2, [pc, #136]	; (810aed4 <xTaskIncrementTick+0x15c>)
 810ae4a:	6013      	str	r3, [r2, #0]
 810ae4c:	68bb      	ldr	r3, [r7, #8]
 810ae4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810ae50:	4613      	mov	r3, r2
 810ae52:	009b      	lsls	r3, r3, #2
 810ae54:	4413      	add	r3, r2
 810ae56:	009b      	lsls	r3, r3, #2
 810ae58:	4a1f      	ldr	r2, [pc, #124]	; (810aed8 <xTaskIncrementTick+0x160>)
 810ae5a:	441a      	add	r2, r3
 810ae5c:	68bb      	ldr	r3, [r7, #8]
 810ae5e:	3304      	adds	r3, #4
 810ae60:	4619      	mov	r1, r3
 810ae62:	4610      	mov	r0, r2
 810ae64:	f7fe fd37 	bl	81098d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810ae68:	68bb      	ldr	r3, [r7, #8]
 810ae6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810ae6c:	4b1b      	ldr	r3, [pc, #108]	; (810aedc <xTaskIncrementTick+0x164>)
 810ae6e:	681b      	ldr	r3, [r3, #0]
 810ae70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810ae72:	429a      	cmp	r2, r3
 810ae74:	d3b9      	bcc.n	810adea <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 810ae76:	2301      	movs	r3, #1
 810ae78:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810ae7a:	e7b6      	b.n	810adea <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 810ae7c:	4b17      	ldr	r3, [pc, #92]	; (810aedc <xTaskIncrementTick+0x164>)
 810ae7e:	681b      	ldr	r3, [r3, #0]
 810ae80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810ae82:	4915      	ldr	r1, [pc, #84]	; (810aed8 <xTaskIncrementTick+0x160>)
 810ae84:	4613      	mov	r3, r2
 810ae86:	009b      	lsls	r3, r3, #2
 810ae88:	4413      	add	r3, r2
 810ae8a:	009b      	lsls	r3, r3, #2
 810ae8c:	440b      	add	r3, r1
 810ae8e:	681b      	ldr	r3, [r3, #0]
 810ae90:	2b01      	cmp	r3, #1
 810ae92:	d907      	bls.n	810aea4 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 810ae94:	2301      	movs	r3, #1
 810ae96:	617b      	str	r3, [r7, #20]
 810ae98:	e004      	b.n	810aea4 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 810ae9a:	4b11      	ldr	r3, [pc, #68]	; (810aee0 <xTaskIncrementTick+0x168>)
 810ae9c:	681b      	ldr	r3, [r3, #0]
 810ae9e:	3301      	adds	r3, #1
 810aea0:	4a0f      	ldr	r2, [pc, #60]	; (810aee0 <xTaskIncrementTick+0x168>)
 810aea2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 810aea4:	4b0f      	ldr	r3, [pc, #60]	; (810aee4 <xTaskIncrementTick+0x16c>)
 810aea6:	681b      	ldr	r3, [r3, #0]
 810aea8:	2b00      	cmp	r3, #0
 810aeaa:	d001      	beq.n	810aeb0 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 810aeac:	2301      	movs	r3, #1
 810aeae:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 810aeb0:	697b      	ldr	r3, [r7, #20]
}
 810aeb2:	4618      	mov	r0, r3
 810aeb4:	3718      	adds	r7, #24
 810aeb6:	46bd      	mov	sp, r7
 810aeb8:	bd80      	pop	{r7, pc}
 810aeba:	bf00      	nop
 810aebc:	100085d8 	.word	0x100085d8
 810aec0:	100085b4 	.word	0x100085b4
 810aec4:	10008568 	.word	0x10008568
 810aec8:	1000856c 	.word	0x1000856c
 810aecc:	100085c8 	.word	0x100085c8
 810aed0:	100085d0 	.word	0x100085d0
 810aed4:	100085b8 	.word	0x100085b8
 810aed8:	100084b4 	.word	0x100084b4
 810aedc:	100084b0 	.word	0x100084b0
 810aee0:	100085c0 	.word	0x100085c0
 810aee4:	100085c4 	.word	0x100085c4

0810aee8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 810aee8:	b480      	push	{r7}
 810aeea:	b087      	sub	sp, #28
 810aeec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 810aeee:	4b26      	ldr	r3, [pc, #152]	; (810af88 <vTaskSwitchContext+0xa0>)
 810aef0:	681b      	ldr	r3, [r3, #0]
 810aef2:	2b00      	cmp	r3, #0
 810aef4:	d003      	beq.n	810aefe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 810aef6:	4b25      	ldr	r3, [pc, #148]	; (810af8c <vTaskSwitchContext+0xa4>)
 810aef8:	2201      	movs	r2, #1
 810aefa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 810aefc:	e03e      	b.n	810af7c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 810aefe:	4b23      	ldr	r3, [pc, #140]	; (810af8c <vTaskSwitchContext+0xa4>)
 810af00:	2200      	movs	r2, #0
 810af02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810af04:	4b22      	ldr	r3, [pc, #136]	; (810af90 <vTaskSwitchContext+0xa8>)
 810af06:	681b      	ldr	r3, [r3, #0]
 810af08:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 810af0a:	68fb      	ldr	r3, [r7, #12]
 810af0c:	fab3 f383 	clz	r3, r3
 810af10:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 810af12:	7afb      	ldrb	r3, [r7, #11]
 810af14:	f1c3 031f 	rsb	r3, r3, #31
 810af18:	617b      	str	r3, [r7, #20]
 810af1a:	491e      	ldr	r1, [pc, #120]	; (810af94 <vTaskSwitchContext+0xac>)
 810af1c:	697a      	ldr	r2, [r7, #20]
 810af1e:	4613      	mov	r3, r2
 810af20:	009b      	lsls	r3, r3, #2
 810af22:	4413      	add	r3, r2
 810af24:	009b      	lsls	r3, r3, #2
 810af26:	440b      	add	r3, r1
 810af28:	681b      	ldr	r3, [r3, #0]
 810af2a:	2b00      	cmp	r3, #0
 810af2c:	d109      	bne.n	810af42 <vTaskSwitchContext+0x5a>
	__asm volatile
 810af2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 810af32:	f383 8811 	msr	BASEPRI, r3
 810af36:	f3bf 8f6f 	isb	sy
 810af3a:	f3bf 8f4f 	dsb	sy
 810af3e:	607b      	str	r3, [r7, #4]
 810af40:	e7fe      	b.n	810af40 <vTaskSwitchContext+0x58>
 810af42:	697a      	ldr	r2, [r7, #20]
 810af44:	4613      	mov	r3, r2
 810af46:	009b      	lsls	r3, r3, #2
 810af48:	4413      	add	r3, r2
 810af4a:	009b      	lsls	r3, r3, #2
 810af4c:	4a11      	ldr	r2, [pc, #68]	; (810af94 <vTaskSwitchContext+0xac>)
 810af4e:	4413      	add	r3, r2
 810af50:	613b      	str	r3, [r7, #16]
 810af52:	693b      	ldr	r3, [r7, #16]
 810af54:	685b      	ldr	r3, [r3, #4]
 810af56:	685a      	ldr	r2, [r3, #4]
 810af58:	693b      	ldr	r3, [r7, #16]
 810af5a:	605a      	str	r2, [r3, #4]
 810af5c:	693b      	ldr	r3, [r7, #16]
 810af5e:	685a      	ldr	r2, [r3, #4]
 810af60:	693b      	ldr	r3, [r7, #16]
 810af62:	3308      	adds	r3, #8
 810af64:	429a      	cmp	r2, r3
 810af66:	d104      	bne.n	810af72 <vTaskSwitchContext+0x8a>
 810af68:	693b      	ldr	r3, [r7, #16]
 810af6a:	685b      	ldr	r3, [r3, #4]
 810af6c:	685a      	ldr	r2, [r3, #4]
 810af6e:	693b      	ldr	r3, [r7, #16]
 810af70:	605a      	str	r2, [r3, #4]
 810af72:	693b      	ldr	r3, [r7, #16]
 810af74:	685b      	ldr	r3, [r3, #4]
 810af76:	68db      	ldr	r3, [r3, #12]
 810af78:	4a07      	ldr	r2, [pc, #28]	; (810af98 <vTaskSwitchContext+0xb0>)
 810af7a:	6013      	str	r3, [r2, #0]
}
 810af7c:	bf00      	nop
 810af7e:	371c      	adds	r7, #28
 810af80:	46bd      	mov	sp, r7
 810af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 810af86:	4770      	bx	lr
 810af88:	100085d8 	.word	0x100085d8
 810af8c:	100085c4 	.word	0x100085c4
 810af90:	100085b8 	.word	0x100085b8
 810af94:	100084b4 	.word	0x100084b4
 810af98:	100084b0 	.word	0x100084b0

0810af9c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 810af9c:	b580      	push	{r7, lr}
 810af9e:	b084      	sub	sp, #16
 810afa0:	af00      	add	r7, sp, #0
 810afa2:	6078      	str	r0, [r7, #4]
 810afa4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 810afa6:	687b      	ldr	r3, [r7, #4]
 810afa8:	2b00      	cmp	r3, #0
 810afaa:	d109      	bne.n	810afc0 <vTaskPlaceOnEventList+0x24>
 810afac:	f04f 0350 	mov.w	r3, #80	; 0x50
 810afb0:	f383 8811 	msr	BASEPRI, r3
 810afb4:	f3bf 8f6f 	isb	sy
 810afb8:	f3bf 8f4f 	dsb	sy
 810afbc:	60fb      	str	r3, [r7, #12]
 810afbe:	e7fe      	b.n	810afbe <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 810afc0:	4b07      	ldr	r3, [pc, #28]	; (810afe0 <vTaskPlaceOnEventList+0x44>)
 810afc2:	681b      	ldr	r3, [r3, #0]
 810afc4:	3318      	adds	r3, #24
 810afc6:	4619      	mov	r1, r3
 810afc8:	6878      	ldr	r0, [r7, #4]
 810afca:	f7fe fca8 	bl	810991e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 810afce:	2101      	movs	r1, #1
 810afd0:	6838      	ldr	r0, [r7, #0]
 810afd2:	f000 fb8b 	bl	810b6ec <prvAddCurrentTaskToDelayedList>
}
 810afd6:	bf00      	nop
 810afd8:	3710      	adds	r7, #16
 810afda:	46bd      	mov	sp, r7
 810afdc:	bd80      	pop	{r7, pc}
 810afde:	bf00      	nop
 810afe0:	100084b0 	.word	0x100084b0

0810afe4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 810afe4:	b580      	push	{r7, lr}
 810afe6:	b086      	sub	sp, #24
 810afe8:	af00      	add	r7, sp, #0
 810afea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810afec:	687b      	ldr	r3, [r7, #4]
 810afee:	68db      	ldr	r3, [r3, #12]
 810aff0:	68db      	ldr	r3, [r3, #12]
 810aff2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 810aff4:	693b      	ldr	r3, [r7, #16]
 810aff6:	2b00      	cmp	r3, #0
 810aff8:	d109      	bne.n	810b00e <xTaskRemoveFromEventList+0x2a>
 810affa:	f04f 0350 	mov.w	r3, #80	; 0x50
 810affe:	f383 8811 	msr	BASEPRI, r3
 810b002:	f3bf 8f6f 	isb	sy
 810b006:	f3bf 8f4f 	dsb	sy
 810b00a:	60fb      	str	r3, [r7, #12]
 810b00c:	e7fe      	b.n	810b00c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 810b00e:	693b      	ldr	r3, [r7, #16]
 810b010:	3318      	adds	r3, #24
 810b012:	4618      	mov	r0, r3
 810b014:	f7fe fcbc 	bl	8109990 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810b018:	4b1d      	ldr	r3, [pc, #116]	; (810b090 <xTaskRemoveFromEventList+0xac>)
 810b01a:	681b      	ldr	r3, [r3, #0]
 810b01c:	2b00      	cmp	r3, #0
 810b01e:	d11c      	bne.n	810b05a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 810b020:	693b      	ldr	r3, [r7, #16]
 810b022:	3304      	adds	r3, #4
 810b024:	4618      	mov	r0, r3
 810b026:	f7fe fcb3 	bl	8109990 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 810b02a:	693b      	ldr	r3, [r7, #16]
 810b02c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b02e:	2201      	movs	r2, #1
 810b030:	409a      	lsls	r2, r3
 810b032:	4b18      	ldr	r3, [pc, #96]	; (810b094 <xTaskRemoveFromEventList+0xb0>)
 810b034:	681b      	ldr	r3, [r3, #0]
 810b036:	4313      	orrs	r3, r2
 810b038:	4a16      	ldr	r2, [pc, #88]	; (810b094 <xTaskRemoveFromEventList+0xb0>)
 810b03a:	6013      	str	r3, [r2, #0]
 810b03c:	693b      	ldr	r3, [r7, #16]
 810b03e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b040:	4613      	mov	r3, r2
 810b042:	009b      	lsls	r3, r3, #2
 810b044:	4413      	add	r3, r2
 810b046:	009b      	lsls	r3, r3, #2
 810b048:	4a13      	ldr	r2, [pc, #76]	; (810b098 <xTaskRemoveFromEventList+0xb4>)
 810b04a:	441a      	add	r2, r3
 810b04c:	693b      	ldr	r3, [r7, #16]
 810b04e:	3304      	adds	r3, #4
 810b050:	4619      	mov	r1, r3
 810b052:	4610      	mov	r0, r2
 810b054:	f7fe fc3f 	bl	81098d6 <vListInsertEnd>
 810b058:	e005      	b.n	810b066 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 810b05a:	693b      	ldr	r3, [r7, #16]
 810b05c:	3318      	adds	r3, #24
 810b05e:	4619      	mov	r1, r3
 810b060:	480e      	ldr	r0, [pc, #56]	; (810b09c <xTaskRemoveFromEventList+0xb8>)
 810b062:	f7fe fc38 	bl	81098d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 810b066:	693b      	ldr	r3, [r7, #16]
 810b068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b06a:	4b0d      	ldr	r3, [pc, #52]	; (810b0a0 <xTaskRemoveFromEventList+0xbc>)
 810b06c:	681b      	ldr	r3, [r3, #0]
 810b06e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b070:	429a      	cmp	r2, r3
 810b072:	d905      	bls.n	810b080 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 810b074:	2301      	movs	r3, #1
 810b076:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 810b078:	4b0a      	ldr	r3, [pc, #40]	; (810b0a4 <xTaskRemoveFromEventList+0xc0>)
 810b07a:	2201      	movs	r2, #1
 810b07c:	601a      	str	r2, [r3, #0]
 810b07e:	e001      	b.n	810b084 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 810b080:	2300      	movs	r3, #0
 810b082:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 810b084:	697b      	ldr	r3, [r7, #20]
}
 810b086:	4618      	mov	r0, r3
 810b088:	3718      	adds	r7, #24
 810b08a:	46bd      	mov	sp, r7
 810b08c:	bd80      	pop	{r7, pc}
 810b08e:	bf00      	nop
 810b090:	100085d8 	.word	0x100085d8
 810b094:	100085b8 	.word	0x100085b8
 810b098:	100084b4 	.word	0x100084b4
 810b09c:	10008570 	.word	0x10008570
 810b0a0:	100084b0 	.word	0x100084b0
 810b0a4:	100085c4 	.word	0x100085c4

0810b0a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 810b0a8:	b480      	push	{r7}
 810b0aa:	b083      	sub	sp, #12
 810b0ac:	af00      	add	r7, sp, #0
 810b0ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 810b0b0:	4b06      	ldr	r3, [pc, #24]	; (810b0cc <vTaskInternalSetTimeOutState+0x24>)
 810b0b2:	681a      	ldr	r2, [r3, #0]
 810b0b4:	687b      	ldr	r3, [r7, #4]
 810b0b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 810b0b8:	4b05      	ldr	r3, [pc, #20]	; (810b0d0 <vTaskInternalSetTimeOutState+0x28>)
 810b0ba:	681a      	ldr	r2, [r3, #0]
 810b0bc:	687b      	ldr	r3, [r7, #4]
 810b0be:	605a      	str	r2, [r3, #4]
}
 810b0c0:	bf00      	nop
 810b0c2:	370c      	adds	r7, #12
 810b0c4:	46bd      	mov	sp, r7
 810b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b0ca:	4770      	bx	lr
 810b0cc:	100085c8 	.word	0x100085c8
 810b0d0:	100085b4 	.word	0x100085b4

0810b0d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 810b0d4:	b580      	push	{r7, lr}
 810b0d6:	b088      	sub	sp, #32
 810b0d8:	af00      	add	r7, sp, #0
 810b0da:	6078      	str	r0, [r7, #4]
 810b0dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 810b0de:	687b      	ldr	r3, [r7, #4]
 810b0e0:	2b00      	cmp	r3, #0
 810b0e2:	d109      	bne.n	810b0f8 <xTaskCheckForTimeOut+0x24>
 810b0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b0e8:	f383 8811 	msr	BASEPRI, r3
 810b0ec:	f3bf 8f6f 	isb	sy
 810b0f0:	f3bf 8f4f 	dsb	sy
 810b0f4:	613b      	str	r3, [r7, #16]
 810b0f6:	e7fe      	b.n	810b0f6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 810b0f8:	683b      	ldr	r3, [r7, #0]
 810b0fa:	2b00      	cmp	r3, #0
 810b0fc:	d109      	bne.n	810b112 <xTaskCheckForTimeOut+0x3e>
 810b0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b102:	f383 8811 	msr	BASEPRI, r3
 810b106:	f3bf 8f6f 	isb	sy
 810b10a:	f3bf 8f4f 	dsb	sy
 810b10e:	60fb      	str	r3, [r7, #12]
 810b110:	e7fe      	b.n	810b110 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 810b112:	f7fe fd8b 	bl	8109c2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 810b116:	4b1d      	ldr	r3, [pc, #116]	; (810b18c <xTaskCheckForTimeOut+0xb8>)
 810b118:	681b      	ldr	r3, [r3, #0]
 810b11a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 810b11c:	687b      	ldr	r3, [r7, #4]
 810b11e:	685b      	ldr	r3, [r3, #4]
 810b120:	69ba      	ldr	r2, [r7, #24]
 810b122:	1ad3      	subs	r3, r2, r3
 810b124:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 810b126:	683b      	ldr	r3, [r7, #0]
 810b128:	681b      	ldr	r3, [r3, #0]
 810b12a:	f1b3 3fff 	cmp.w	r3, #4294967295
 810b12e:	d102      	bne.n	810b136 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 810b130:	2300      	movs	r3, #0
 810b132:	61fb      	str	r3, [r7, #28]
 810b134:	e023      	b.n	810b17e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 810b136:	687b      	ldr	r3, [r7, #4]
 810b138:	681a      	ldr	r2, [r3, #0]
 810b13a:	4b15      	ldr	r3, [pc, #84]	; (810b190 <xTaskCheckForTimeOut+0xbc>)
 810b13c:	681b      	ldr	r3, [r3, #0]
 810b13e:	429a      	cmp	r2, r3
 810b140:	d007      	beq.n	810b152 <xTaskCheckForTimeOut+0x7e>
 810b142:	687b      	ldr	r3, [r7, #4]
 810b144:	685b      	ldr	r3, [r3, #4]
 810b146:	69ba      	ldr	r2, [r7, #24]
 810b148:	429a      	cmp	r2, r3
 810b14a:	d302      	bcc.n	810b152 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 810b14c:	2301      	movs	r3, #1
 810b14e:	61fb      	str	r3, [r7, #28]
 810b150:	e015      	b.n	810b17e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 810b152:	683b      	ldr	r3, [r7, #0]
 810b154:	681b      	ldr	r3, [r3, #0]
 810b156:	697a      	ldr	r2, [r7, #20]
 810b158:	429a      	cmp	r2, r3
 810b15a:	d20b      	bcs.n	810b174 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 810b15c:	683b      	ldr	r3, [r7, #0]
 810b15e:	681a      	ldr	r2, [r3, #0]
 810b160:	697b      	ldr	r3, [r7, #20]
 810b162:	1ad2      	subs	r2, r2, r3
 810b164:	683b      	ldr	r3, [r7, #0]
 810b166:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 810b168:	6878      	ldr	r0, [r7, #4]
 810b16a:	f7ff ff9d 	bl	810b0a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 810b16e:	2300      	movs	r3, #0
 810b170:	61fb      	str	r3, [r7, #28]
 810b172:	e004      	b.n	810b17e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 810b174:	683b      	ldr	r3, [r7, #0]
 810b176:	2200      	movs	r2, #0
 810b178:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 810b17a:	2301      	movs	r3, #1
 810b17c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 810b17e:	f7fe fd83 	bl	8109c88 <vPortExitCritical>

	return xReturn;
 810b182:	69fb      	ldr	r3, [r7, #28]
}
 810b184:	4618      	mov	r0, r3
 810b186:	3720      	adds	r7, #32
 810b188:	46bd      	mov	sp, r7
 810b18a:	bd80      	pop	{r7, pc}
 810b18c:	100085b4 	.word	0x100085b4
 810b190:	100085c8 	.word	0x100085c8

0810b194 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 810b194:	b480      	push	{r7}
 810b196:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 810b198:	4b03      	ldr	r3, [pc, #12]	; (810b1a8 <vTaskMissedYield+0x14>)
 810b19a:	2201      	movs	r2, #1
 810b19c:	601a      	str	r2, [r3, #0]
}
 810b19e:	bf00      	nop
 810b1a0:	46bd      	mov	sp, r7
 810b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b1a6:	4770      	bx	lr
 810b1a8:	100085c4 	.word	0x100085c4

0810b1ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 810b1ac:	b580      	push	{r7, lr}
 810b1ae:	b082      	sub	sp, #8
 810b1b0:	af00      	add	r7, sp, #0
 810b1b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 810b1b4:	f000 f852 	bl	810b25c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 810b1b8:	4b06      	ldr	r3, [pc, #24]	; (810b1d4 <prvIdleTask+0x28>)
 810b1ba:	681b      	ldr	r3, [r3, #0]
 810b1bc:	2b01      	cmp	r3, #1
 810b1be:	d9f9      	bls.n	810b1b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 810b1c0:	4b05      	ldr	r3, [pc, #20]	; (810b1d8 <prvIdleTask+0x2c>)
 810b1c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810b1c6:	601a      	str	r2, [r3, #0]
 810b1c8:	f3bf 8f4f 	dsb	sy
 810b1cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 810b1d0:	e7f0      	b.n	810b1b4 <prvIdleTask+0x8>
 810b1d2:	bf00      	nop
 810b1d4:	100084b4 	.word	0x100084b4
 810b1d8:	e000ed04 	.word	0xe000ed04

0810b1dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 810b1dc:	b580      	push	{r7, lr}
 810b1de:	b082      	sub	sp, #8
 810b1e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 810b1e2:	2300      	movs	r3, #0
 810b1e4:	607b      	str	r3, [r7, #4]
 810b1e6:	e00c      	b.n	810b202 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 810b1e8:	687a      	ldr	r2, [r7, #4]
 810b1ea:	4613      	mov	r3, r2
 810b1ec:	009b      	lsls	r3, r3, #2
 810b1ee:	4413      	add	r3, r2
 810b1f0:	009b      	lsls	r3, r3, #2
 810b1f2:	4a12      	ldr	r2, [pc, #72]	; (810b23c <prvInitialiseTaskLists+0x60>)
 810b1f4:	4413      	add	r3, r2
 810b1f6:	4618      	mov	r0, r3
 810b1f8:	f7fe fb40 	bl	810987c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 810b1fc:	687b      	ldr	r3, [r7, #4]
 810b1fe:	3301      	adds	r3, #1
 810b200:	607b      	str	r3, [r7, #4]
 810b202:	687b      	ldr	r3, [r7, #4]
 810b204:	2b06      	cmp	r3, #6
 810b206:	d9ef      	bls.n	810b1e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 810b208:	480d      	ldr	r0, [pc, #52]	; (810b240 <prvInitialiseTaskLists+0x64>)
 810b20a:	f7fe fb37 	bl	810987c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 810b20e:	480d      	ldr	r0, [pc, #52]	; (810b244 <prvInitialiseTaskLists+0x68>)
 810b210:	f7fe fb34 	bl	810987c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 810b214:	480c      	ldr	r0, [pc, #48]	; (810b248 <prvInitialiseTaskLists+0x6c>)
 810b216:	f7fe fb31 	bl	810987c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 810b21a:	480c      	ldr	r0, [pc, #48]	; (810b24c <prvInitialiseTaskLists+0x70>)
 810b21c:	f7fe fb2e 	bl	810987c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 810b220:	480b      	ldr	r0, [pc, #44]	; (810b250 <prvInitialiseTaskLists+0x74>)
 810b222:	f7fe fb2b 	bl	810987c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 810b226:	4b0b      	ldr	r3, [pc, #44]	; (810b254 <prvInitialiseTaskLists+0x78>)
 810b228:	4a05      	ldr	r2, [pc, #20]	; (810b240 <prvInitialiseTaskLists+0x64>)
 810b22a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 810b22c:	4b0a      	ldr	r3, [pc, #40]	; (810b258 <prvInitialiseTaskLists+0x7c>)
 810b22e:	4a05      	ldr	r2, [pc, #20]	; (810b244 <prvInitialiseTaskLists+0x68>)
 810b230:	601a      	str	r2, [r3, #0]
}
 810b232:	bf00      	nop
 810b234:	3708      	adds	r7, #8
 810b236:	46bd      	mov	sp, r7
 810b238:	bd80      	pop	{r7, pc}
 810b23a:	bf00      	nop
 810b23c:	100084b4 	.word	0x100084b4
 810b240:	10008540 	.word	0x10008540
 810b244:	10008554 	.word	0x10008554
 810b248:	10008570 	.word	0x10008570
 810b24c:	10008584 	.word	0x10008584
 810b250:	1000859c 	.word	0x1000859c
 810b254:	10008568 	.word	0x10008568
 810b258:	1000856c 	.word	0x1000856c

0810b25c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 810b25c:	b580      	push	{r7, lr}
 810b25e:	b082      	sub	sp, #8
 810b260:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810b262:	e019      	b.n	810b298 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 810b264:	f7fe fce2 	bl	8109c2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810b268:	4b0f      	ldr	r3, [pc, #60]	; (810b2a8 <prvCheckTasksWaitingTermination+0x4c>)
 810b26a:	68db      	ldr	r3, [r3, #12]
 810b26c:	68db      	ldr	r3, [r3, #12]
 810b26e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810b270:	687b      	ldr	r3, [r7, #4]
 810b272:	3304      	adds	r3, #4
 810b274:	4618      	mov	r0, r3
 810b276:	f7fe fb8b 	bl	8109990 <uxListRemove>
				--uxCurrentNumberOfTasks;
 810b27a:	4b0c      	ldr	r3, [pc, #48]	; (810b2ac <prvCheckTasksWaitingTermination+0x50>)
 810b27c:	681b      	ldr	r3, [r3, #0]
 810b27e:	3b01      	subs	r3, #1
 810b280:	4a0a      	ldr	r2, [pc, #40]	; (810b2ac <prvCheckTasksWaitingTermination+0x50>)
 810b282:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 810b284:	4b0a      	ldr	r3, [pc, #40]	; (810b2b0 <prvCheckTasksWaitingTermination+0x54>)
 810b286:	681b      	ldr	r3, [r3, #0]
 810b288:	3b01      	subs	r3, #1
 810b28a:	4a09      	ldr	r2, [pc, #36]	; (810b2b0 <prvCheckTasksWaitingTermination+0x54>)
 810b28c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 810b28e:	f7fe fcfb 	bl	8109c88 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 810b292:	6878      	ldr	r0, [r7, #4]
 810b294:	f000 f80e 	bl	810b2b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810b298:	4b05      	ldr	r3, [pc, #20]	; (810b2b0 <prvCheckTasksWaitingTermination+0x54>)
 810b29a:	681b      	ldr	r3, [r3, #0]
 810b29c:	2b00      	cmp	r3, #0
 810b29e:	d1e1      	bne.n	810b264 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 810b2a0:	bf00      	nop
 810b2a2:	3708      	adds	r7, #8
 810b2a4:	46bd      	mov	sp, r7
 810b2a6:	bd80      	pop	{r7, pc}
 810b2a8:	10008584 	.word	0x10008584
 810b2ac:	100085b0 	.word	0x100085b0
 810b2b0:	10008598 	.word	0x10008598

0810b2b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 810b2b4:	b580      	push	{r7, lr}
 810b2b6:	b084      	sub	sp, #16
 810b2b8:	af00      	add	r7, sp, #0
 810b2ba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 810b2bc:	687b      	ldr	r3, [r7, #4]
 810b2be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 810b2c2:	2b00      	cmp	r3, #0
 810b2c4:	d108      	bne.n	810b2d8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 810b2c6:	687b      	ldr	r3, [r7, #4]
 810b2c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810b2ca:	4618      	mov	r0, r3
 810b2cc:	f7fe f9c2 	bl	8109654 <vPortFree>
				vPortFree( pxTCB );
 810b2d0:	6878      	ldr	r0, [r7, #4]
 810b2d2:	f7fe f9bf 	bl	8109654 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 810b2d6:	e017      	b.n	810b308 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 810b2d8:	687b      	ldr	r3, [r7, #4]
 810b2da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 810b2de:	2b01      	cmp	r3, #1
 810b2e0:	d103      	bne.n	810b2ea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 810b2e2:	6878      	ldr	r0, [r7, #4]
 810b2e4:	f7fe f9b6 	bl	8109654 <vPortFree>
	}
 810b2e8:	e00e      	b.n	810b308 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 810b2ea:	687b      	ldr	r3, [r7, #4]
 810b2ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 810b2f0:	2b02      	cmp	r3, #2
 810b2f2:	d009      	beq.n	810b308 <prvDeleteTCB+0x54>
 810b2f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b2f8:	f383 8811 	msr	BASEPRI, r3
 810b2fc:	f3bf 8f6f 	isb	sy
 810b300:	f3bf 8f4f 	dsb	sy
 810b304:	60fb      	str	r3, [r7, #12]
 810b306:	e7fe      	b.n	810b306 <prvDeleteTCB+0x52>
	}
 810b308:	bf00      	nop
 810b30a:	3710      	adds	r7, #16
 810b30c:	46bd      	mov	sp, r7
 810b30e:	bd80      	pop	{r7, pc}

0810b310 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 810b310:	b480      	push	{r7}
 810b312:	b083      	sub	sp, #12
 810b314:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810b316:	4b0c      	ldr	r3, [pc, #48]	; (810b348 <prvResetNextTaskUnblockTime+0x38>)
 810b318:	681b      	ldr	r3, [r3, #0]
 810b31a:	681b      	ldr	r3, [r3, #0]
 810b31c:	2b00      	cmp	r3, #0
 810b31e:	d104      	bne.n	810b32a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 810b320:	4b0a      	ldr	r3, [pc, #40]	; (810b34c <prvResetNextTaskUnblockTime+0x3c>)
 810b322:	f04f 32ff 	mov.w	r2, #4294967295
 810b326:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 810b328:	e008      	b.n	810b33c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810b32a:	4b07      	ldr	r3, [pc, #28]	; (810b348 <prvResetNextTaskUnblockTime+0x38>)
 810b32c:	681b      	ldr	r3, [r3, #0]
 810b32e:	68db      	ldr	r3, [r3, #12]
 810b330:	68db      	ldr	r3, [r3, #12]
 810b332:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 810b334:	687b      	ldr	r3, [r7, #4]
 810b336:	685b      	ldr	r3, [r3, #4]
 810b338:	4a04      	ldr	r2, [pc, #16]	; (810b34c <prvResetNextTaskUnblockTime+0x3c>)
 810b33a:	6013      	str	r3, [r2, #0]
}
 810b33c:	bf00      	nop
 810b33e:	370c      	adds	r7, #12
 810b340:	46bd      	mov	sp, r7
 810b342:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b346:	4770      	bx	lr
 810b348:	10008568 	.word	0x10008568
 810b34c:	100085d0 	.word	0x100085d0

0810b350 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 810b350:	b480      	push	{r7}
 810b352:	b083      	sub	sp, #12
 810b354:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 810b356:	4b0b      	ldr	r3, [pc, #44]	; (810b384 <xTaskGetSchedulerState+0x34>)
 810b358:	681b      	ldr	r3, [r3, #0]
 810b35a:	2b00      	cmp	r3, #0
 810b35c:	d102      	bne.n	810b364 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 810b35e:	2301      	movs	r3, #1
 810b360:	607b      	str	r3, [r7, #4]
 810b362:	e008      	b.n	810b376 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810b364:	4b08      	ldr	r3, [pc, #32]	; (810b388 <xTaskGetSchedulerState+0x38>)
 810b366:	681b      	ldr	r3, [r3, #0]
 810b368:	2b00      	cmp	r3, #0
 810b36a:	d102      	bne.n	810b372 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 810b36c:	2302      	movs	r3, #2
 810b36e:	607b      	str	r3, [r7, #4]
 810b370:	e001      	b.n	810b376 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 810b372:	2300      	movs	r3, #0
 810b374:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 810b376:	687b      	ldr	r3, [r7, #4]
	}
 810b378:	4618      	mov	r0, r3
 810b37a:	370c      	adds	r7, #12
 810b37c:	46bd      	mov	sp, r7
 810b37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b382:	4770      	bx	lr
 810b384:	100085bc 	.word	0x100085bc
 810b388:	100085d8 	.word	0x100085d8

0810b38c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 810b38c:	b580      	push	{r7, lr}
 810b38e:	b084      	sub	sp, #16
 810b390:	af00      	add	r7, sp, #0
 810b392:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 810b394:	687b      	ldr	r3, [r7, #4]
 810b396:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 810b398:	2300      	movs	r3, #0
 810b39a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 810b39c:	687b      	ldr	r3, [r7, #4]
 810b39e:	2b00      	cmp	r3, #0
 810b3a0:	d069      	beq.n	810b476 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 810b3a2:	68bb      	ldr	r3, [r7, #8]
 810b3a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b3a6:	4b36      	ldr	r3, [pc, #216]	; (810b480 <xTaskPriorityInherit+0xf4>)
 810b3a8:	681b      	ldr	r3, [r3, #0]
 810b3aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b3ac:	429a      	cmp	r2, r3
 810b3ae:	d259      	bcs.n	810b464 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 810b3b0:	68bb      	ldr	r3, [r7, #8]
 810b3b2:	699b      	ldr	r3, [r3, #24]
 810b3b4:	2b00      	cmp	r3, #0
 810b3b6:	db06      	blt.n	810b3c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810b3b8:	4b31      	ldr	r3, [pc, #196]	; (810b480 <xTaskPriorityInherit+0xf4>)
 810b3ba:	681b      	ldr	r3, [r3, #0]
 810b3bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b3be:	f1c3 0207 	rsb	r2, r3, #7
 810b3c2:	68bb      	ldr	r3, [r7, #8]
 810b3c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 810b3c6:	68bb      	ldr	r3, [r7, #8]
 810b3c8:	6959      	ldr	r1, [r3, #20]
 810b3ca:	68bb      	ldr	r3, [r7, #8]
 810b3cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b3ce:	4613      	mov	r3, r2
 810b3d0:	009b      	lsls	r3, r3, #2
 810b3d2:	4413      	add	r3, r2
 810b3d4:	009b      	lsls	r3, r3, #2
 810b3d6:	4a2b      	ldr	r2, [pc, #172]	; (810b484 <xTaskPriorityInherit+0xf8>)
 810b3d8:	4413      	add	r3, r2
 810b3da:	4299      	cmp	r1, r3
 810b3dc:	d13a      	bne.n	810b454 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810b3de:	68bb      	ldr	r3, [r7, #8]
 810b3e0:	3304      	adds	r3, #4
 810b3e2:	4618      	mov	r0, r3
 810b3e4:	f7fe fad4 	bl	8109990 <uxListRemove>
 810b3e8:	4603      	mov	r3, r0
 810b3ea:	2b00      	cmp	r3, #0
 810b3ec:	d115      	bne.n	810b41a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 810b3ee:	68bb      	ldr	r3, [r7, #8]
 810b3f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b3f2:	4924      	ldr	r1, [pc, #144]	; (810b484 <xTaskPriorityInherit+0xf8>)
 810b3f4:	4613      	mov	r3, r2
 810b3f6:	009b      	lsls	r3, r3, #2
 810b3f8:	4413      	add	r3, r2
 810b3fa:	009b      	lsls	r3, r3, #2
 810b3fc:	440b      	add	r3, r1
 810b3fe:	681b      	ldr	r3, [r3, #0]
 810b400:	2b00      	cmp	r3, #0
 810b402:	d10a      	bne.n	810b41a <xTaskPriorityInherit+0x8e>
 810b404:	68bb      	ldr	r3, [r7, #8]
 810b406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b408:	2201      	movs	r2, #1
 810b40a:	fa02 f303 	lsl.w	r3, r2, r3
 810b40e:	43da      	mvns	r2, r3
 810b410:	4b1d      	ldr	r3, [pc, #116]	; (810b488 <xTaskPriorityInherit+0xfc>)
 810b412:	681b      	ldr	r3, [r3, #0]
 810b414:	4013      	ands	r3, r2
 810b416:	4a1c      	ldr	r2, [pc, #112]	; (810b488 <xTaskPriorityInherit+0xfc>)
 810b418:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 810b41a:	4b19      	ldr	r3, [pc, #100]	; (810b480 <xTaskPriorityInherit+0xf4>)
 810b41c:	681b      	ldr	r3, [r3, #0]
 810b41e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b420:	68bb      	ldr	r3, [r7, #8]
 810b422:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 810b424:	68bb      	ldr	r3, [r7, #8]
 810b426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b428:	2201      	movs	r2, #1
 810b42a:	409a      	lsls	r2, r3
 810b42c:	4b16      	ldr	r3, [pc, #88]	; (810b488 <xTaskPriorityInherit+0xfc>)
 810b42e:	681b      	ldr	r3, [r3, #0]
 810b430:	4313      	orrs	r3, r2
 810b432:	4a15      	ldr	r2, [pc, #84]	; (810b488 <xTaskPriorityInherit+0xfc>)
 810b434:	6013      	str	r3, [r2, #0]
 810b436:	68bb      	ldr	r3, [r7, #8]
 810b438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b43a:	4613      	mov	r3, r2
 810b43c:	009b      	lsls	r3, r3, #2
 810b43e:	4413      	add	r3, r2
 810b440:	009b      	lsls	r3, r3, #2
 810b442:	4a10      	ldr	r2, [pc, #64]	; (810b484 <xTaskPriorityInherit+0xf8>)
 810b444:	441a      	add	r2, r3
 810b446:	68bb      	ldr	r3, [r7, #8]
 810b448:	3304      	adds	r3, #4
 810b44a:	4619      	mov	r1, r3
 810b44c:	4610      	mov	r0, r2
 810b44e:	f7fe fa42 	bl	81098d6 <vListInsertEnd>
 810b452:	e004      	b.n	810b45e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 810b454:	4b0a      	ldr	r3, [pc, #40]	; (810b480 <xTaskPriorityInherit+0xf4>)
 810b456:	681b      	ldr	r3, [r3, #0]
 810b458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b45a:	68bb      	ldr	r3, [r7, #8]
 810b45c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 810b45e:	2301      	movs	r3, #1
 810b460:	60fb      	str	r3, [r7, #12]
 810b462:	e008      	b.n	810b476 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 810b464:	68bb      	ldr	r3, [r7, #8]
 810b466:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810b468:	4b05      	ldr	r3, [pc, #20]	; (810b480 <xTaskPriorityInherit+0xf4>)
 810b46a:	681b      	ldr	r3, [r3, #0]
 810b46c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b46e:	429a      	cmp	r2, r3
 810b470:	d201      	bcs.n	810b476 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 810b472:	2301      	movs	r3, #1
 810b474:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 810b476:	68fb      	ldr	r3, [r7, #12]
	}
 810b478:	4618      	mov	r0, r3
 810b47a:	3710      	adds	r7, #16
 810b47c:	46bd      	mov	sp, r7
 810b47e:	bd80      	pop	{r7, pc}
 810b480:	100084b0 	.word	0x100084b0
 810b484:	100084b4 	.word	0x100084b4
 810b488:	100085b8 	.word	0x100085b8

0810b48c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 810b48c:	b580      	push	{r7, lr}
 810b48e:	b086      	sub	sp, #24
 810b490:	af00      	add	r7, sp, #0
 810b492:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 810b494:	687b      	ldr	r3, [r7, #4]
 810b496:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 810b498:	2300      	movs	r3, #0
 810b49a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 810b49c:	687b      	ldr	r3, [r7, #4]
 810b49e:	2b00      	cmp	r3, #0
 810b4a0:	d06c      	beq.n	810b57c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 810b4a2:	4b39      	ldr	r3, [pc, #228]	; (810b588 <xTaskPriorityDisinherit+0xfc>)
 810b4a4:	681b      	ldr	r3, [r3, #0]
 810b4a6:	693a      	ldr	r2, [r7, #16]
 810b4a8:	429a      	cmp	r2, r3
 810b4aa:	d009      	beq.n	810b4c0 <xTaskPriorityDisinherit+0x34>
 810b4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b4b0:	f383 8811 	msr	BASEPRI, r3
 810b4b4:	f3bf 8f6f 	isb	sy
 810b4b8:	f3bf 8f4f 	dsb	sy
 810b4bc:	60fb      	str	r3, [r7, #12]
 810b4be:	e7fe      	b.n	810b4be <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 810b4c0:	693b      	ldr	r3, [r7, #16]
 810b4c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b4c4:	2b00      	cmp	r3, #0
 810b4c6:	d109      	bne.n	810b4dc <xTaskPriorityDisinherit+0x50>
 810b4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b4cc:	f383 8811 	msr	BASEPRI, r3
 810b4d0:	f3bf 8f6f 	isb	sy
 810b4d4:	f3bf 8f4f 	dsb	sy
 810b4d8:	60bb      	str	r3, [r7, #8]
 810b4da:	e7fe      	b.n	810b4da <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 810b4dc:	693b      	ldr	r3, [r7, #16]
 810b4de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b4e0:	1e5a      	subs	r2, r3, #1
 810b4e2:	693b      	ldr	r3, [r7, #16]
 810b4e4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 810b4e6:	693b      	ldr	r3, [r7, #16]
 810b4e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b4ea:	693b      	ldr	r3, [r7, #16]
 810b4ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810b4ee:	429a      	cmp	r2, r3
 810b4f0:	d044      	beq.n	810b57c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 810b4f2:	693b      	ldr	r3, [r7, #16]
 810b4f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b4f6:	2b00      	cmp	r3, #0
 810b4f8:	d140      	bne.n	810b57c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810b4fa:	693b      	ldr	r3, [r7, #16]
 810b4fc:	3304      	adds	r3, #4
 810b4fe:	4618      	mov	r0, r3
 810b500:	f7fe fa46 	bl	8109990 <uxListRemove>
 810b504:	4603      	mov	r3, r0
 810b506:	2b00      	cmp	r3, #0
 810b508:	d115      	bne.n	810b536 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 810b50a:	693b      	ldr	r3, [r7, #16]
 810b50c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b50e:	491f      	ldr	r1, [pc, #124]	; (810b58c <xTaskPriorityDisinherit+0x100>)
 810b510:	4613      	mov	r3, r2
 810b512:	009b      	lsls	r3, r3, #2
 810b514:	4413      	add	r3, r2
 810b516:	009b      	lsls	r3, r3, #2
 810b518:	440b      	add	r3, r1
 810b51a:	681b      	ldr	r3, [r3, #0]
 810b51c:	2b00      	cmp	r3, #0
 810b51e:	d10a      	bne.n	810b536 <xTaskPriorityDisinherit+0xaa>
 810b520:	693b      	ldr	r3, [r7, #16]
 810b522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b524:	2201      	movs	r2, #1
 810b526:	fa02 f303 	lsl.w	r3, r2, r3
 810b52a:	43da      	mvns	r2, r3
 810b52c:	4b18      	ldr	r3, [pc, #96]	; (810b590 <xTaskPriorityDisinherit+0x104>)
 810b52e:	681b      	ldr	r3, [r3, #0]
 810b530:	4013      	ands	r3, r2
 810b532:	4a17      	ldr	r2, [pc, #92]	; (810b590 <xTaskPriorityDisinherit+0x104>)
 810b534:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 810b536:	693b      	ldr	r3, [r7, #16]
 810b538:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810b53a:	693b      	ldr	r3, [r7, #16]
 810b53c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810b53e:	693b      	ldr	r3, [r7, #16]
 810b540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b542:	f1c3 0207 	rsb	r2, r3, #7
 810b546:	693b      	ldr	r3, [r7, #16]
 810b548:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 810b54a:	693b      	ldr	r3, [r7, #16]
 810b54c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b54e:	2201      	movs	r2, #1
 810b550:	409a      	lsls	r2, r3
 810b552:	4b0f      	ldr	r3, [pc, #60]	; (810b590 <xTaskPriorityDisinherit+0x104>)
 810b554:	681b      	ldr	r3, [r3, #0]
 810b556:	4313      	orrs	r3, r2
 810b558:	4a0d      	ldr	r2, [pc, #52]	; (810b590 <xTaskPriorityDisinherit+0x104>)
 810b55a:	6013      	str	r3, [r2, #0]
 810b55c:	693b      	ldr	r3, [r7, #16]
 810b55e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b560:	4613      	mov	r3, r2
 810b562:	009b      	lsls	r3, r3, #2
 810b564:	4413      	add	r3, r2
 810b566:	009b      	lsls	r3, r3, #2
 810b568:	4a08      	ldr	r2, [pc, #32]	; (810b58c <xTaskPriorityDisinherit+0x100>)
 810b56a:	441a      	add	r2, r3
 810b56c:	693b      	ldr	r3, [r7, #16]
 810b56e:	3304      	adds	r3, #4
 810b570:	4619      	mov	r1, r3
 810b572:	4610      	mov	r0, r2
 810b574:	f7fe f9af 	bl	81098d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 810b578:	2301      	movs	r3, #1
 810b57a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 810b57c:	697b      	ldr	r3, [r7, #20]
	}
 810b57e:	4618      	mov	r0, r3
 810b580:	3718      	adds	r7, #24
 810b582:	46bd      	mov	sp, r7
 810b584:	bd80      	pop	{r7, pc}
 810b586:	bf00      	nop
 810b588:	100084b0 	.word	0x100084b0
 810b58c:	100084b4 	.word	0x100084b4
 810b590:	100085b8 	.word	0x100085b8

0810b594 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 810b594:	b580      	push	{r7, lr}
 810b596:	b088      	sub	sp, #32
 810b598:	af00      	add	r7, sp, #0
 810b59a:	6078      	str	r0, [r7, #4]
 810b59c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 810b59e:	687b      	ldr	r3, [r7, #4]
 810b5a0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 810b5a2:	2301      	movs	r3, #1
 810b5a4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 810b5a6:	687b      	ldr	r3, [r7, #4]
 810b5a8:	2b00      	cmp	r3, #0
 810b5aa:	f000 8081 	beq.w	810b6b0 <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 810b5ae:	69bb      	ldr	r3, [r7, #24]
 810b5b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b5b2:	2b00      	cmp	r3, #0
 810b5b4:	d109      	bne.n	810b5ca <vTaskPriorityDisinheritAfterTimeout+0x36>
 810b5b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b5ba:	f383 8811 	msr	BASEPRI, r3
 810b5be:	f3bf 8f6f 	isb	sy
 810b5c2:	f3bf 8f4f 	dsb	sy
 810b5c6:	60fb      	str	r3, [r7, #12]
 810b5c8:	e7fe      	b.n	810b5c8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 810b5ca:	69bb      	ldr	r3, [r7, #24]
 810b5cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810b5ce:	683a      	ldr	r2, [r7, #0]
 810b5d0:	429a      	cmp	r2, r3
 810b5d2:	d902      	bls.n	810b5da <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 810b5d4:	683b      	ldr	r3, [r7, #0]
 810b5d6:	61fb      	str	r3, [r7, #28]
 810b5d8:	e002      	b.n	810b5e0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 810b5da:	69bb      	ldr	r3, [r7, #24]
 810b5dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810b5de:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 810b5e0:	69bb      	ldr	r3, [r7, #24]
 810b5e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b5e4:	69fa      	ldr	r2, [r7, #28]
 810b5e6:	429a      	cmp	r2, r3
 810b5e8:	d062      	beq.n	810b6b0 <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 810b5ea:	69bb      	ldr	r3, [r7, #24]
 810b5ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b5ee:	697a      	ldr	r2, [r7, #20]
 810b5f0:	429a      	cmp	r2, r3
 810b5f2:	d15d      	bne.n	810b6b0 <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 810b5f4:	4b30      	ldr	r3, [pc, #192]	; (810b6b8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 810b5f6:	681b      	ldr	r3, [r3, #0]
 810b5f8:	69ba      	ldr	r2, [r7, #24]
 810b5fa:	429a      	cmp	r2, r3
 810b5fc:	d109      	bne.n	810b612 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 810b5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b602:	f383 8811 	msr	BASEPRI, r3
 810b606:	f3bf 8f6f 	isb	sy
 810b60a:	f3bf 8f4f 	dsb	sy
 810b60e:	60bb      	str	r3, [r7, #8]
 810b610:	e7fe      	b.n	810b610 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 810b612:	69bb      	ldr	r3, [r7, #24]
 810b614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b616:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 810b618:	69bb      	ldr	r3, [r7, #24]
 810b61a:	69fa      	ldr	r2, [r7, #28]
 810b61c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 810b61e:	69bb      	ldr	r3, [r7, #24]
 810b620:	699b      	ldr	r3, [r3, #24]
 810b622:	2b00      	cmp	r3, #0
 810b624:	db04      	blt.n	810b630 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810b626:	69fb      	ldr	r3, [r7, #28]
 810b628:	f1c3 0207 	rsb	r2, r3, #7
 810b62c:	69bb      	ldr	r3, [r7, #24]
 810b62e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 810b630:	69bb      	ldr	r3, [r7, #24]
 810b632:	6959      	ldr	r1, [r3, #20]
 810b634:	693a      	ldr	r2, [r7, #16]
 810b636:	4613      	mov	r3, r2
 810b638:	009b      	lsls	r3, r3, #2
 810b63a:	4413      	add	r3, r2
 810b63c:	009b      	lsls	r3, r3, #2
 810b63e:	4a1f      	ldr	r2, [pc, #124]	; (810b6bc <vTaskPriorityDisinheritAfterTimeout+0x128>)
 810b640:	4413      	add	r3, r2
 810b642:	4299      	cmp	r1, r3
 810b644:	d134      	bne.n	810b6b0 <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810b646:	69bb      	ldr	r3, [r7, #24]
 810b648:	3304      	adds	r3, #4
 810b64a:	4618      	mov	r0, r3
 810b64c:	f7fe f9a0 	bl	8109990 <uxListRemove>
 810b650:	4603      	mov	r3, r0
 810b652:	2b00      	cmp	r3, #0
 810b654:	d115      	bne.n	810b682 <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 810b656:	69bb      	ldr	r3, [r7, #24]
 810b658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b65a:	4918      	ldr	r1, [pc, #96]	; (810b6bc <vTaskPriorityDisinheritAfterTimeout+0x128>)
 810b65c:	4613      	mov	r3, r2
 810b65e:	009b      	lsls	r3, r3, #2
 810b660:	4413      	add	r3, r2
 810b662:	009b      	lsls	r3, r3, #2
 810b664:	440b      	add	r3, r1
 810b666:	681b      	ldr	r3, [r3, #0]
 810b668:	2b00      	cmp	r3, #0
 810b66a:	d10a      	bne.n	810b682 <vTaskPriorityDisinheritAfterTimeout+0xee>
 810b66c:	69bb      	ldr	r3, [r7, #24]
 810b66e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b670:	2201      	movs	r2, #1
 810b672:	fa02 f303 	lsl.w	r3, r2, r3
 810b676:	43da      	mvns	r2, r3
 810b678:	4b11      	ldr	r3, [pc, #68]	; (810b6c0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 810b67a:	681b      	ldr	r3, [r3, #0]
 810b67c:	4013      	ands	r3, r2
 810b67e:	4a10      	ldr	r2, [pc, #64]	; (810b6c0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 810b680:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 810b682:	69bb      	ldr	r3, [r7, #24]
 810b684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b686:	2201      	movs	r2, #1
 810b688:	409a      	lsls	r2, r3
 810b68a:	4b0d      	ldr	r3, [pc, #52]	; (810b6c0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 810b68c:	681b      	ldr	r3, [r3, #0]
 810b68e:	4313      	orrs	r3, r2
 810b690:	4a0b      	ldr	r2, [pc, #44]	; (810b6c0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 810b692:	6013      	str	r3, [r2, #0]
 810b694:	69bb      	ldr	r3, [r7, #24]
 810b696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b698:	4613      	mov	r3, r2
 810b69a:	009b      	lsls	r3, r3, #2
 810b69c:	4413      	add	r3, r2
 810b69e:	009b      	lsls	r3, r3, #2
 810b6a0:	4a06      	ldr	r2, [pc, #24]	; (810b6bc <vTaskPriorityDisinheritAfterTimeout+0x128>)
 810b6a2:	441a      	add	r2, r3
 810b6a4:	69bb      	ldr	r3, [r7, #24]
 810b6a6:	3304      	adds	r3, #4
 810b6a8:	4619      	mov	r1, r3
 810b6aa:	4610      	mov	r0, r2
 810b6ac:	f7fe f913 	bl	81098d6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 810b6b0:	bf00      	nop
 810b6b2:	3720      	adds	r7, #32
 810b6b4:	46bd      	mov	sp, r7
 810b6b6:	bd80      	pop	{r7, pc}
 810b6b8:	100084b0 	.word	0x100084b0
 810b6bc:	100084b4 	.word	0x100084b4
 810b6c0:	100085b8 	.word	0x100085b8

0810b6c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 810b6c4:	b480      	push	{r7}
 810b6c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 810b6c8:	4b07      	ldr	r3, [pc, #28]	; (810b6e8 <pvTaskIncrementMutexHeldCount+0x24>)
 810b6ca:	681b      	ldr	r3, [r3, #0]
 810b6cc:	2b00      	cmp	r3, #0
 810b6ce:	d004      	beq.n	810b6da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 810b6d0:	4b05      	ldr	r3, [pc, #20]	; (810b6e8 <pvTaskIncrementMutexHeldCount+0x24>)
 810b6d2:	681b      	ldr	r3, [r3, #0]
 810b6d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810b6d6:	3201      	adds	r2, #1
 810b6d8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 810b6da:	4b03      	ldr	r3, [pc, #12]	; (810b6e8 <pvTaskIncrementMutexHeldCount+0x24>)
 810b6dc:	681b      	ldr	r3, [r3, #0]
	}
 810b6de:	4618      	mov	r0, r3
 810b6e0:	46bd      	mov	sp, r7
 810b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b6e6:	4770      	bx	lr
 810b6e8:	100084b0 	.word	0x100084b0

0810b6ec <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 810b6ec:	b580      	push	{r7, lr}
 810b6ee:	b084      	sub	sp, #16
 810b6f0:	af00      	add	r7, sp, #0
 810b6f2:	6078      	str	r0, [r7, #4]
 810b6f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 810b6f6:	4b29      	ldr	r3, [pc, #164]	; (810b79c <prvAddCurrentTaskToDelayedList+0xb0>)
 810b6f8:	681b      	ldr	r3, [r3, #0]
 810b6fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810b6fc:	4b28      	ldr	r3, [pc, #160]	; (810b7a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b6fe:	681b      	ldr	r3, [r3, #0]
 810b700:	3304      	adds	r3, #4
 810b702:	4618      	mov	r0, r3
 810b704:	f7fe f944 	bl	8109990 <uxListRemove>
 810b708:	4603      	mov	r3, r0
 810b70a:	2b00      	cmp	r3, #0
 810b70c:	d10b      	bne.n	810b726 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 810b70e:	4b24      	ldr	r3, [pc, #144]	; (810b7a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b710:	681b      	ldr	r3, [r3, #0]
 810b712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b714:	2201      	movs	r2, #1
 810b716:	fa02 f303 	lsl.w	r3, r2, r3
 810b71a:	43da      	mvns	r2, r3
 810b71c:	4b21      	ldr	r3, [pc, #132]	; (810b7a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 810b71e:	681b      	ldr	r3, [r3, #0]
 810b720:	4013      	ands	r3, r2
 810b722:	4a20      	ldr	r2, [pc, #128]	; (810b7a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 810b724:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 810b726:	687b      	ldr	r3, [r7, #4]
 810b728:	f1b3 3fff 	cmp.w	r3, #4294967295
 810b72c:	d10a      	bne.n	810b744 <prvAddCurrentTaskToDelayedList+0x58>
 810b72e:	683b      	ldr	r3, [r7, #0]
 810b730:	2b00      	cmp	r3, #0
 810b732:	d007      	beq.n	810b744 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810b734:	4b1a      	ldr	r3, [pc, #104]	; (810b7a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b736:	681b      	ldr	r3, [r3, #0]
 810b738:	3304      	adds	r3, #4
 810b73a:	4619      	mov	r1, r3
 810b73c:	481a      	ldr	r0, [pc, #104]	; (810b7a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 810b73e:	f7fe f8ca 	bl	81098d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 810b742:	e026      	b.n	810b792 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 810b744:	68fa      	ldr	r2, [r7, #12]
 810b746:	687b      	ldr	r3, [r7, #4]
 810b748:	4413      	add	r3, r2
 810b74a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 810b74c:	4b14      	ldr	r3, [pc, #80]	; (810b7a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b74e:	681b      	ldr	r3, [r3, #0]
 810b750:	68ba      	ldr	r2, [r7, #8]
 810b752:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 810b754:	68ba      	ldr	r2, [r7, #8]
 810b756:	68fb      	ldr	r3, [r7, #12]
 810b758:	429a      	cmp	r2, r3
 810b75a:	d209      	bcs.n	810b770 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810b75c:	4b13      	ldr	r3, [pc, #76]	; (810b7ac <prvAddCurrentTaskToDelayedList+0xc0>)
 810b75e:	681a      	ldr	r2, [r3, #0]
 810b760:	4b0f      	ldr	r3, [pc, #60]	; (810b7a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b762:	681b      	ldr	r3, [r3, #0]
 810b764:	3304      	adds	r3, #4
 810b766:	4619      	mov	r1, r3
 810b768:	4610      	mov	r0, r2
 810b76a:	f7fe f8d8 	bl	810991e <vListInsert>
}
 810b76e:	e010      	b.n	810b792 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810b770:	4b0f      	ldr	r3, [pc, #60]	; (810b7b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 810b772:	681a      	ldr	r2, [r3, #0]
 810b774:	4b0a      	ldr	r3, [pc, #40]	; (810b7a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b776:	681b      	ldr	r3, [r3, #0]
 810b778:	3304      	adds	r3, #4
 810b77a:	4619      	mov	r1, r3
 810b77c:	4610      	mov	r0, r2
 810b77e:	f7fe f8ce 	bl	810991e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 810b782:	4b0c      	ldr	r3, [pc, #48]	; (810b7b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 810b784:	681b      	ldr	r3, [r3, #0]
 810b786:	68ba      	ldr	r2, [r7, #8]
 810b788:	429a      	cmp	r2, r3
 810b78a:	d202      	bcs.n	810b792 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 810b78c:	4a09      	ldr	r2, [pc, #36]	; (810b7b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 810b78e:	68bb      	ldr	r3, [r7, #8]
 810b790:	6013      	str	r3, [r2, #0]
}
 810b792:	bf00      	nop
 810b794:	3710      	adds	r7, #16
 810b796:	46bd      	mov	sp, r7
 810b798:	bd80      	pop	{r7, pc}
 810b79a:	bf00      	nop
 810b79c:	100085b4 	.word	0x100085b4
 810b7a0:	100084b0 	.word	0x100084b0
 810b7a4:	100085b8 	.word	0x100085b8
 810b7a8:	1000859c 	.word	0x1000859c
 810b7ac:	1000856c 	.word	0x1000856c
 810b7b0:	10008568 	.word	0x10008568
 810b7b4:	100085d0 	.word	0x100085d0

0810b7b8 <_ZN7ConsoleC1EP20__UART_HandleTypeDef>:



osSemaphoreDef(console_sem);

Console::Console(UART_HandleTypeDef* uart) : console_uart(uart) {
 810b7b8:	b580      	push	{r7, lr}
 810b7ba:	b082      	sub	sp, #8
 810b7bc:	af00      	add	r7, sp, #0
 810b7be:	6078      	str	r0, [r7, #4]
 810b7c0:	6039      	str	r1, [r7, #0]
 810b7c2:	687b      	ldr	r3, [r7, #4]
 810b7c4:	683a      	ldr	r2, [r7, #0]
 810b7c6:	601a      	str	r2, [r3, #0]
	console_uart = uart;
 810b7c8:	687b      	ldr	r3, [r7, #4]
 810b7ca:	683a      	ldr	r2, [r7, #0]
 810b7cc:	601a      	str	r2, [r3, #0]
	console_semaphore = osSemaphoreCreate(osSemaphore(console_sem), 3);
 810b7ce:	2103      	movs	r1, #3
 810b7d0:	4805      	ldr	r0, [pc, #20]	; (810b7e8 <_ZN7ConsoleC1EP20__UART_HandleTypeDef+0x30>)
 810b7d2:	f7fd fe49 	bl	8109468 <osSemaphoreCreate>
 810b7d6:	4602      	mov	r2, r0
 810b7d8:	687b      	ldr	r3, [r7, #4]
 810b7da:	605a      	str	r2, [r3, #4]
}
 810b7dc:	687b      	ldr	r3, [r7, #4]
 810b7de:	4618      	mov	r0, r3
 810b7e0:	3708      	adds	r7, #8
 810b7e2:	46bd      	mov	sp, r7
 810b7e4:	bd80      	pop	{r7, pc}
 810b7e6:	bf00      	nop
 810b7e8:	081158dc 	.word	0x081158dc

0810b7ec <_ZN7Console8transmitEPhm>:

void Console::unlock() {
	osSemaphoreRelease(console_semaphore);
}

void Console::transmit(uint8_t* buffer, uint32_t length) {
 810b7ec:	b580      	push	{r7, lr}
 810b7ee:	b084      	sub	sp, #16
 810b7f0:	af00      	add	r7, sp, #0
 810b7f2:	60f8      	str	r0, [r7, #12]
 810b7f4:	60b9      	str	r1, [r7, #8]
 810b7f6:	607a      	str	r2, [r7, #4]
	while(HAL_HSEM_IsSemTaken(HARDWARE_SEMAPHORE));
 810b7f8:	2002      	movs	r0, #2
 810b7fa:	f7f9 fceb 	bl	81051d4 <HAL_HSEM_IsSemTaken>
 810b7fe:	4603      	mov	r3, r0
 810b800:	2b00      	cmp	r3, #0
 810b802:	bf14      	ite	ne
 810b804:	2301      	movne	r3, #1
 810b806:	2300      	moveq	r3, #0
 810b808:	b2db      	uxtb	r3, r3
 810b80a:	2b00      	cmp	r3, #0
 810b80c:	d000      	beq.n	810b810 <_ZN7Console8transmitEPhm+0x24>
 810b80e:	e7f3      	b.n	810b7f8 <_ZN7Console8transmitEPhm+0xc>

	HAL_HSEM_Take(HARDWARE_SEMAPHORE, 2);
 810b810:	2102      	movs	r1, #2
 810b812:	2002      	movs	r0, #2
 810b814:	f7f9 fcba 	bl	810518c <HAL_HSEM_Take>
	HAL_UART_Transmit(console_uart, buffer, length, 0xFFFFFF);
 810b818:	68fb      	ldr	r3, [r7, #12]
 810b81a:	6818      	ldr	r0, [r3, #0]
 810b81c:	687b      	ldr	r3, [r7, #4]
 810b81e:	b29a      	uxth	r2, r3
 810b820:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 810b824:	68b9      	ldr	r1, [r7, #8]
 810b826:	f7fc faa5 	bl	8107d74 <HAL_UART_Transmit>
	HAL_HSEM_Release(HARDWARE_SEMAPHORE, 2);
 810b82a:	2102      	movs	r1, #2
 810b82c:	2002      	movs	r0, #2
 810b82e:	f7f9 fce7 	bl	8105200 <HAL_HSEM_Release>
}
 810b832:	bf00      	nop
 810b834:	3710      	adds	r7, #16
 810b836:	46bd      	mov	sp, r7
 810b838:	bd80      	pop	{r7, pc}

0810b83a <_ZN7Console5printEPKc>:

void Console::print(const char* buffer) {
 810b83a:	b580      	push	{r7, lr}
 810b83c:	b082      	sub	sp, #8
 810b83e:	af00      	add	r7, sp, #0
 810b840:	6078      	str	r0, [r7, #4]
 810b842:	6039      	str	r1, [r7, #0]
	transmit((uint8_t*) buffer, strlen(buffer));
 810b844:	6838      	ldr	r0, [r7, #0]
 810b846:	f7f4 fd55 	bl	81002f4 <strlen>
 810b84a:	4603      	mov	r3, r0
 810b84c:	461a      	mov	r2, r3
 810b84e:	6839      	ldr	r1, [r7, #0]
 810b850:	6878      	ldr	r0, [r7, #4]
 810b852:	f7ff ffcb 	bl	810b7ec <_ZN7Console8transmitEPhm>
}
 810b856:	bf00      	nop
 810b858:	3708      	adds	r7, #8
 810b85a:	46bd      	mov	sp, r7
 810b85c:	bd80      	pop	{r7, pc}

0810b85e <_ZN7Console6printfEPKcz>:

void Console::printf(const char *format, ...) {
 810b85e:	b40e      	push	{r1, r2, r3}
 810b860:	b580      	push	{r7, lr}
 810b862:	b085      	sub	sp, #20
 810b864:	af00      	add	r7, sp, #0
 810b866:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 810b868:	f107 0320 	add.w	r3, r7, #32
 810b86c:	60fb      	str	r3, [r7, #12]

	if(vsprintf(buffer, format, args) > 0) {
 810b86e:	687b      	ldr	r3, [r7, #4]
 810b870:	3308      	adds	r3, #8
 810b872:	68fa      	ldr	r2, [r7, #12]
 810b874:	69f9      	ldr	r1, [r7, #28]
 810b876:	4618      	mov	r0, r3
 810b878:	f007 fa94 	bl	8112da4 <vsiprintf>
 810b87c:	4603      	mov	r3, r0
 810b87e:	2b00      	cmp	r3, #0
 810b880:	bfcc      	ite	gt
 810b882:	2301      	movgt	r3, #1
 810b884:	2300      	movle	r3, #0
 810b886:	b2db      	uxtb	r3, r3
 810b888:	2b00      	cmp	r3, #0
 810b88a:	d005      	beq.n	810b898 <_ZN7Console6printfEPKcz+0x3a>
		print(buffer);
 810b88c:	687b      	ldr	r3, [r7, #4]
 810b88e:	3308      	adds	r3, #8
 810b890:	4619      	mov	r1, r3
 810b892:	6878      	ldr	r0, [r7, #4]
 810b894:	f7ff ffd1 	bl	810b83a <_ZN7Console5printEPKc>
	}

	va_end(args);
}
 810b898:	bf00      	nop
 810b89a:	3714      	adds	r7, #20
 810b89c:	46bd      	mov	sp, r7
 810b89e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810b8a2:	b003      	add	sp, #12
 810b8a4:	4770      	bx	lr
	...

0810b8a8 <_Z41__static_initialization_and_destruction_0ii>:


Console console(&huart3);
Monitor monitor;
Profiler profiler;
Terminal terminal;
 810b8a8:	b580      	push	{r7, lr}
 810b8aa:	b082      	sub	sp, #8
 810b8ac:	af00      	add	r7, sp, #0
 810b8ae:	6078      	str	r0, [r7, #4]
 810b8b0:	6039      	str	r1, [r7, #0]
 810b8b2:	687b      	ldr	r3, [r7, #4]
 810b8b4:	2b01      	cmp	r3, #1
 810b8b6:	d108      	bne.n	810b8ca <_Z41__static_initialization_and_destruction_0ii+0x22>
 810b8b8:	683b      	ldr	r3, [r7, #0]
 810b8ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 810b8be:	4293      	cmp	r3, r2
 810b8c0:	d103      	bne.n	810b8ca <_Z41__static_initialization_and_destruction_0ii+0x22>
Console console(&huart3);
 810b8c2:	4904      	ldr	r1, [pc, #16]	; (810b8d4 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 810b8c4:	4804      	ldr	r0, [pc, #16]	; (810b8d8 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 810b8c6:	f7ff ff77 	bl	810b7b8 <_ZN7ConsoleC1EP20__UART_HandleTypeDef>
Terminal terminal;
 810b8ca:	bf00      	nop
 810b8cc:	3708      	adds	r7, #8
 810b8ce:	46bd      	mov	sp, r7
 810b8d0:	bd80      	pop	{r7, pc}
 810b8d2:	bf00      	nop
 810b8d4:	1000e208 	.word	0x1000e208
 810b8d8:	100085dc 	.word	0x100085dc

0810b8dc <_GLOBAL__sub_I_console>:
 810b8dc:	b580      	push	{r7, lr}
 810b8de:	af00      	add	r7, sp, #0
 810b8e0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 810b8e4:	2001      	movs	r0, #1
 810b8e6:	f7ff ffdf 	bl	810b8a8 <_Z41__static_initialization_and_destruction_0ii>
 810b8ea:	bd80      	pop	{r7, pc}

0810b8ec <_ZN8Profiler6enableEv>:
			profiler->depth_to_display--;
		}
	}
}

void Profiler::enable() {
 810b8ec:	b480      	push	{r7}
 810b8ee:	b085      	sub	sp, #20
 810b8f0:	af00      	add	r7, sp, #0
 810b8f2:	6078      	str	r0, [r7, #4]
	profiling_requested = true;
 810b8f4:	687b      	ldr	r3, [r7, #4]
 810b8f6:	2201      	movs	r2, #1
 810b8f8:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340

	for(uint8_t i = 0; i < NUM_PROFILERS; i++) {
 810b8fc:	2300      	movs	r3, #0
 810b8fe:	73fb      	strb	r3, [r7, #15]
 810b900:	7bfb      	ldrb	r3, [r7, #15]
 810b902:	2b0f      	cmp	r3, #15
 810b904:	d80c      	bhi.n	810b920 <_ZN8Profiler6enableEv+0x34>
		profilers[i].depth_to_display = -1;
 810b906:	7bfb      	ldrb	r3, [r7, #15]
 810b908:	687a      	ldr	r2, [r7, #4]
 810b90a:	2134      	movs	r1, #52	; 0x34
 810b90c:	fb01 f303 	mul.w	r3, r1, r3
 810b910:	4413      	add	r3, r2
 810b912:	3308      	adds	r3, #8
 810b914:	22ff      	movs	r2, #255	; 0xff
 810b916:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < NUM_PROFILERS; i++) {
 810b918:	7bfb      	ldrb	r3, [r7, #15]
 810b91a:	3301      	adds	r3, #1
 810b91c:	73fb      	strb	r3, [r7, #15]
 810b91e:	e7ef      	b.n	810b900 <_ZN8Profiler6enableEv+0x14>
	}
}
 810b920:	bf00      	nop
 810b922:	3714      	adds	r7, #20
 810b924:	46bd      	mov	sp, r7
 810b926:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b92a:	4770      	bx	lr

0810b92c <_ZN8Profiler7disableEv>:

void Profiler::disable() {
 810b92c:	b480      	push	{r7}
 810b92e:	b083      	sub	sp, #12
 810b930:	af00      	add	r7, sp, #0
 810b932:	6078      	str	r0, [r7, #4]
	profiling = false;
 810b934:	687b      	ldr	r3, [r7, #4]
 810b936:	2200      	movs	r2, #0
 810b938:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
}
 810b93c:	bf00      	nop
 810b93e:	370c      	adds	r7, #12
 810b940:	46bd      	mov	sp, r7
 810b942:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b946:	4770      	bx	lr

0810b948 <_ZN6ThreadD1Ev>:
public:
	Thread(const char* name);
	Thread(const char* name, osPriority priority);
	Thread(const char* name, uint32_t stackSize);
	Thread(const char* name, osPriority priority, uint32_t stackSize);
	virtual ~Thread() {};
 810b948:	b480      	push	{r7}
 810b94a:	b083      	sub	sp, #12
 810b94c:	af00      	add	r7, sp, #0
 810b94e:	6078      	str	r0, [r7, #4]
 810b950:	4a04      	ldr	r2, [pc, #16]	; (810b964 <_ZN6ThreadD1Ev+0x1c>)
 810b952:	687b      	ldr	r3, [r7, #4]
 810b954:	601a      	str	r2, [r3, #0]
 810b956:	687b      	ldr	r3, [r7, #4]
 810b958:	4618      	mov	r0, r3
 810b95a:	370c      	adds	r7, #12
 810b95c:	46bd      	mov	sp, r7
 810b95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b962:	4770      	bx	lr
 810b964:	08115904 	.word	0x08115904

0810b968 <_ZN6ThreadD0Ev>:
 810b968:	b580      	push	{r7, lr}
 810b96a:	b082      	sub	sp, #8
 810b96c:	af00      	add	r7, sp, #0
 810b96e:	6078      	str	r0, [r7, #4]
 810b970:	6878      	ldr	r0, [r7, #4]
 810b972:	f7ff ffe9 	bl	810b948 <_ZN6ThreadD1Ev>
 810b976:	2110      	movs	r1, #16
 810b978:	6878      	ldr	r0, [r7, #4]
 810b97a:	f006 fa96 	bl	8111eaa <_ZdlPvj>
 810b97e:	687b      	ldr	r3, [r7, #4]
 810b980:	4618      	mov	r0, r3
 810b982:	3708      	adds	r7, #8
 810b984:	46bd      	mov	sp, r7
 810b986:	bd80      	pop	{r7, pc}

0810b988 <_ZN5ShellC1EP20__UART_HandleTypeDefP8Terminal>:


#include "Debug.h"


Shell::Shell(UART_HandleTypeDef* uart, Terminal* terminal) : Thread("Shell"), uart(uart), terminal(terminal) {
 810b988:	b580      	push	{r7, lr}
 810b98a:	b084      	sub	sp, #16
 810b98c:	af00      	add	r7, sp, #0
 810b98e:	60f8      	str	r0, [r7, #12]
 810b990:	60b9      	str	r1, [r7, #8]
 810b992:	607a      	str	r2, [r7, #4]
 810b994:	68fb      	ldr	r3, [r7, #12]
 810b996:	4910      	ldr	r1, [pc, #64]	; (810b9d8 <_ZN5ShellC1EP20__UART_HandleTypeDefP8Terminal+0x50>)
 810b998:	4618      	mov	r0, r3
 810b99a:	f005 ff8b 	bl	81118b4 <_ZN6ThreadC1EPKc>
 810b99e:	4a0f      	ldr	r2, [pc, #60]	; (810b9dc <_ZN5ShellC1EP20__UART_HandleTypeDefP8Terminal+0x54>)
 810b9a0:	68fb      	ldr	r3, [r7, #12]
 810b9a2:	601a      	str	r2, [r3, #0]
 810b9a4:	68fb      	ldr	r3, [r7, #12]
 810b9a6:	68ba      	ldr	r2, [r7, #8]
 810b9a8:	611a      	str	r2, [r3, #16]
 810b9aa:	68fb      	ldr	r3, [r7, #12]
 810b9ac:	687a      	ldr	r2, [r7, #4]
 810b9ae:	615a      	str	r2, [r3, #20]
 810b9b0:	68fb      	ldr	r3, [r7, #12]
 810b9b2:	2200      	movs	r2, #0
 810b9b4:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
 810b9b8:	68fb      	ldr	r3, [r7, #12]
 810b9ba:	2200      	movs	r2, #0
 810b9bc:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
	cmd.components[0].component = command_buffer; // Bind command structure to buffer
 810b9c0:	68fb      	ldr	r3, [r7, #12]
 810b9c2:	f503 7206 	add.w	r2, r3, #536	; 0x218
 810b9c6:	68fb      	ldr	r3, [r7, #12]
 810b9c8:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
}
 810b9cc:	68fb      	ldr	r3, [r7, #12]
 810b9ce:	4618      	mov	r0, r3
 810b9d0:	3710      	adds	r7, #16
 810b9d2:	46bd      	mov	sp, r7
 810b9d4:	bd80      	pop	{r7, pc}
 810b9d6:	bf00      	nop
 810b9d8:	08114f60 	.word	0x08114f60
 810b9dc:	081158ec 	.word	0x081158ec

0810b9e0 <_ZN5Shell4initEv>:

void Shell::init() {
 810b9e0:	b580      	push	{r7, lr}
 810b9e2:	b082      	sub	sp, #8
 810b9e4:	af00      	add	r7, sp, #0
 810b9e6:	6078      	str	r0, [r7, #4]
	console.printf("\x1b[2J\x1b[H");
 810b9e8:	490a      	ldr	r1, [pc, #40]	; (810ba14 <_ZN5Shell4initEv+0x34>)
 810b9ea:	480b      	ldr	r0, [pc, #44]	; (810ba18 <_ZN5Shell4initEv+0x38>)
 810b9ec:	f7ff ff37 	bl	810b85e <_ZN7Console6printfEPKcz>
	console.printf("----- EPFL Xplore Avionics Shell -----\r\n");
 810b9f0:	490a      	ldr	r1, [pc, #40]	; (810ba1c <_ZN5Shell4initEv+0x3c>)
 810b9f2:	4809      	ldr	r0, [pc, #36]	; (810ba18 <_ZN5Shell4initEv+0x38>)
 810b9f4:	f7ff ff33 	bl	810b85e <_ZN7Console6printfEPKcz>
	HAL_UART_Receive_DMA(uart, dma_buffer, CMD_BUFFER_SIZE);
 810b9f8:	687b      	ldr	r3, [r7, #4]
 810b9fa:	6918      	ldr	r0, [r3, #16]
 810b9fc:	687b      	ldr	r3, [r7, #4]
 810b9fe:	3318      	adds	r3, #24
 810ba00:	f44f 7200 	mov.w	r2, #512	; 0x200
 810ba04:	4619      	mov	r1, r3
 810ba06:	f7fc fa4b 	bl	8107ea0 <HAL_UART_Receive_DMA>
}
 810ba0a:	bf00      	nop
 810ba0c:	3708      	adds	r7, #8
 810ba0e:	46bd      	mov	sp, r7
 810ba10:	bd80      	pop	{r7, pc}
 810ba12:	bf00      	nop
 810ba14:	08114f68 	.word	0x08114f68
 810ba18:	100085dc 	.word	0x100085dc
 810ba1c:	08114f70 	.word	0x08114f70

0810ba20 <_ZN5Shell4loopEv>:

void Shell::loop() {
 810ba20:	b580      	push	{r7, lr}
 810ba22:	b082      	sub	sp, #8
 810ba24:	af00      	add	r7, sp, #0
 810ba26:	6078      	str	r0, [r7, #4]
	endDmaStreamIndex = CMD_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 810ba28:	687b      	ldr	r3, [r7, #4]
 810ba2a:	691b      	ldr	r3, [r3, #16]
 810ba2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810ba2e:	681b      	ldr	r3, [r3, #0]
 810ba30:	4a50      	ldr	r2, [pc, #320]	; (810bb74 <_ZN5Shell4loopEv+0x154>)
 810ba32:	4293      	cmp	r3, r2
 810ba34:	d068      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810ba36:	687b      	ldr	r3, [r7, #4]
 810ba38:	691b      	ldr	r3, [r3, #16]
 810ba3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810ba3c:	681b      	ldr	r3, [r3, #0]
 810ba3e:	4a4e      	ldr	r2, [pc, #312]	; (810bb78 <_ZN5Shell4loopEv+0x158>)
 810ba40:	4293      	cmp	r3, r2
 810ba42:	d061      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810ba44:	687b      	ldr	r3, [r7, #4]
 810ba46:	691b      	ldr	r3, [r3, #16]
 810ba48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810ba4a:	681b      	ldr	r3, [r3, #0]
 810ba4c:	4a4b      	ldr	r2, [pc, #300]	; (810bb7c <_ZN5Shell4loopEv+0x15c>)
 810ba4e:	4293      	cmp	r3, r2
 810ba50:	d05a      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810ba52:	687b      	ldr	r3, [r7, #4]
 810ba54:	691b      	ldr	r3, [r3, #16]
 810ba56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810ba58:	681b      	ldr	r3, [r3, #0]
 810ba5a:	4a49      	ldr	r2, [pc, #292]	; (810bb80 <_ZN5Shell4loopEv+0x160>)
 810ba5c:	4293      	cmp	r3, r2
 810ba5e:	d053      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810ba60:	687b      	ldr	r3, [r7, #4]
 810ba62:	691b      	ldr	r3, [r3, #16]
 810ba64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810ba66:	681b      	ldr	r3, [r3, #0]
 810ba68:	4a46      	ldr	r2, [pc, #280]	; (810bb84 <_ZN5Shell4loopEv+0x164>)
 810ba6a:	4293      	cmp	r3, r2
 810ba6c:	d04c      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810ba6e:	687b      	ldr	r3, [r7, #4]
 810ba70:	691b      	ldr	r3, [r3, #16]
 810ba72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810ba74:	681b      	ldr	r3, [r3, #0]
 810ba76:	4a44      	ldr	r2, [pc, #272]	; (810bb88 <_ZN5Shell4loopEv+0x168>)
 810ba78:	4293      	cmp	r3, r2
 810ba7a:	d045      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810ba7c:	687b      	ldr	r3, [r7, #4]
 810ba7e:	691b      	ldr	r3, [r3, #16]
 810ba80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810ba82:	681b      	ldr	r3, [r3, #0]
 810ba84:	4a41      	ldr	r2, [pc, #260]	; (810bb8c <_ZN5Shell4loopEv+0x16c>)
 810ba86:	4293      	cmp	r3, r2
 810ba88:	d03e      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810ba8a:	687b      	ldr	r3, [r7, #4]
 810ba8c:	691b      	ldr	r3, [r3, #16]
 810ba8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810ba90:	681b      	ldr	r3, [r3, #0]
 810ba92:	4a3f      	ldr	r2, [pc, #252]	; (810bb90 <_ZN5Shell4loopEv+0x170>)
 810ba94:	4293      	cmp	r3, r2
 810ba96:	d037      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810ba98:	687b      	ldr	r3, [r7, #4]
 810ba9a:	691b      	ldr	r3, [r3, #16]
 810ba9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810ba9e:	681b      	ldr	r3, [r3, #0]
 810baa0:	4a3c      	ldr	r2, [pc, #240]	; (810bb94 <_ZN5Shell4loopEv+0x174>)
 810baa2:	4293      	cmp	r3, r2
 810baa4:	d030      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810baa6:	687b      	ldr	r3, [r7, #4]
 810baa8:	691b      	ldr	r3, [r3, #16]
 810baaa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810baac:	681b      	ldr	r3, [r3, #0]
 810baae:	4a3a      	ldr	r2, [pc, #232]	; (810bb98 <_ZN5Shell4loopEv+0x178>)
 810bab0:	4293      	cmp	r3, r2
 810bab2:	d029      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810bab4:	687b      	ldr	r3, [r7, #4]
 810bab6:	691b      	ldr	r3, [r3, #16]
 810bab8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810baba:	681b      	ldr	r3, [r3, #0]
 810babc:	4a37      	ldr	r2, [pc, #220]	; (810bb9c <_ZN5Shell4loopEv+0x17c>)
 810babe:	4293      	cmp	r3, r2
 810bac0:	d022      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810bac2:	687b      	ldr	r3, [r7, #4]
 810bac4:	691b      	ldr	r3, [r3, #16]
 810bac6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810bac8:	681b      	ldr	r3, [r3, #0]
 810baca:	4a35      	ldr	r2, [pc, #212]	; (810bba0 <_ZN5Shell4loopEv+0x180>)
 810bacc:	4293      	cmp	r3, r2
 810bace:	d01b      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810bad0:	687b      	ldr	r3, [r7, #4]
 810bad2:	691b      	ldr	r3, [r3, #16]
 810bad4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810bad6:	681b      	ldr	r3, [r3, #0]
 810bad8:	4a32      	ldr	r2, [pc, #200]	; (810bba4 <_ZN5Shell4loopEv+0x184>)
 810bada:	4293      	cmp	r3, r2
 810badc:	d014      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810bade:	687b      	ldr	r3, [r7, #4]
 810bae0:	691b      	ldr	r3, [r3, #16]
 810bae2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810bae4:	681b      	ldr	r3, [r3, #0]
 810bae6:	4a30      	ldr	r2, [pc, #192]	; (810bba8 <_ZN5Shell4loopEv+0x188>)
 810bae8:	4293      	cmp	r3, r2
 810baea:	d00d      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810baec:	687b      	ldr	r3, [r7, #4]
 810baee:	691b      	ldr	r3, [r3, #16]
 810baf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810baf2:	681b      	ldr	r3, [r3, #0]
 810baf4:	4a2d      	ldr	r2, [pc, #180]	; (810bbac <_ZN5Shell4loopEv+0x18c>)
 810baf6:	4293      	cmp	r3, r2
 810baf8:	d006      	beq.n	810bb08 <_ZN5Shell4loopEv+0xe8>
 810bafa:	687b      	ldr	r3, [r7, #4]
 810bafc:	691b      	ldr	r3, [r3, #16]
 810bafe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810bb00:	681b      	ldr	r3, [r3, #0]
 810bb02:	4a2b      	ldr	r2, [pc, #172]	; (810bbb0 <_ZN5Shell4loopEv+0x190>)
 810bb04:	4293      	cmp	r3, r2
 810bb06:	d107      	bne.n	810bb18 <_ZN5Shell4loopEv+0xf8>
 810bb08:	687b      	ldr	r3, [r7, #4]
 810bb0a:	691b      	ldr	r3, [r3, #16]
 810bb0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810bb0e:	681b      	ldr	r3, [r3, #0]
 810bb10:	685b      	ldr	r3, [r3, #4]
 810bb12:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 810bb16:	e006      	b.n	810bb26 <_ZN5Shell4loopEv+0x106>
 810bb18:	687b      	ldr	r3, [r7, #4]
 810bb1a:	691b      	ldr	r3, [r3, #16]
 810bb1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810bb1e:	681b      	ldr	r3, [r3, #0]
 810bb20:	685b      	ldr	r3, [r3, #4]
 810bb22:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 810bb26:	687a      	ldr	r2, [r7, #4]
 810bb28:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c

	while(lastDmaStreamIndex != endDmaStreamIndex) {
 810bb2c:	687b      	ldr	r3, [r7, #4]
 810bb2e:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 810bb32:	687b      	ldr	r3, [r7, #4]
 810bb34:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 810bb38:	429a      	cmp	r2, r3
 810bb3a:	d013      	beq.n	810bb64 <_ZN5Shell4loopEv+0x144>
		receiveByte(dma_buffer[lastDmaStreamIndex]);
 810bb3c:	687b      	ldr	r3, [r7, #4]
 810bb3e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 810bb42:	687a      	ldr	r2, [r7, #4]
 810bb44:	4413      	add	r3, r2
 810bb46:	7e1b      	ldrb	r3, [r3, #24]
 810bb48:	4619      	mov	r1, r3
 810bb4a:	6878      	ldr	r0, [r7, #4]
 810bb4c:	f000 f832 	bl	810bbb4 <_ZN5Shell11receiveByteEc>
		lastDmaStreamIndex = (lastDmaStreamIndex + 1) % CMD_BUFFER_SIZE;
 810bb50:	687b      	ldr	r3, [r7, #4]
 810bb52:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 810bb56:	3301      	adds	r3, #1
 810bb58:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810bb5c:	687b      	ldr	r3, [r7, #4]
 810bb5e:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
	while(lastDmaStreamIndex != endDmaStreamIndex) {
 810bb62:	e7e3      	b.n	810bb2c <_ZN5Shell4loopEv+0x10c>
	}

	osDelay(10 / portTICK_PERIOD_MS);
 810bb64:	200a      	movs	r0, #10
 810bb66:	f7fd fc6b 	bl	8109440 <osDelay>
}
 810bb6a:	bf00      	nop
 810bb6c:	3708      	adds	r7, #8
 810bb6e:	46bd      	mov	sp, r7
 810bb70:	bd80      	pop	{r7, pc}
 810bb72:	bf00      	nop
 810bb74:	40020010 	.word	0x40020010
 810bb78:	40020028 	.word	0x40020028
 810bb7c:	40020040 	.word	0x40020040
 810bb80:	40020058 	.word	0x40020058
 810bb84:	40020070 	.word	0x40020070
 810bb88:	40020088 	.word	0x40020088
 810bb8c:	400200a0 	.word	0x400200a0
 810bb90:	400200b8 	.word	0x400200b8
 810bb94:	40020410 	.word	0x40020410
 810bb98:	40020428 	.word	0x40020428
 810bb9c:	40020440 	.word	0x40020440
 810bba0:	40020458 	.word	0x40020458
 810bba4:	40020470 	.word	0x40020470
 810bba8:	40020488 	.word	0x40020488
 810bbac:	400204a0 	.word	0x400204a0
 810bbb0:	400204b8 	.word	0x400204b8

0810bbb4 <_ZN5Shell11receiveByteEc>:


void Shell::receiveByte(char cbuf) {
 810bbb4:	b580      	push	{r7, lr}
 810bbb6:	b084      	sub	sp, #16
 810bbb8:	af00      	add	r7, sp, #0
 810bbba:	6078      	str	r0, [r7, #4]
 810bbbc:	460b      	mov	r3, r1
 810bbbe:	70fb      	strb	r3, [r7, #3]
	if(cbuf == '\0') {
 810bbc0:	78fb      	ldrb	r3, [r7, #3]
 810bbc2:	2b00      	cmp	r3, #0
 810bbc4:	f000 809f 	beq.w	810bd06 <_ZN5Shell11receiveByteEc+0x152>
		return;
	}

	if(cbuf != '\n' && cbuf != '\r' && command_index < CMD_BUFFER_SIZE) {
 810bbc8:	78fb      	ldrb	r3, [r7, #3]
 810bbca:	2b0a      	cmp	r3, #10
 810bbcc:	d050      	beq.n	810bc70 <_ZN5Shell11receiveByteEc+0xbc>
 810bbce:	78fb      	ldrb	r3, [r7, #3]
 810bbd0:	2b0d      	cmp	r3, #13
 810bbd2:	d04d      	beq.n	810bc70 <_ZN5Shell11receiveByteEc+0xbc>
		command_buffer[command_index++] = cbuf;
 810bbd4:	687b      	ldr	r3, [r7, #4]
 810bbd6:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 810bbda:	1c5a      	adds	r2, r3, #1
 810bbdc:	b2d1      	uxtb	r1, r2
 810bbde:	687a      	ldr	r2, [r7, #4]
 810bbe0:	f882 1420 	strb.w	r1, [r2, #1056]	; 0x420
 810bbe4:	461a      	mov	r2, r3
 810bbe6:	687b      	ldr	r3, [r7, #4]
 810bbe8:	4413      	add	r3, r2
 810bbea:	78fa      	ldrb	r2, [r7, #3]
 810bbec:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218

		if(cbuf == ' ') {
 810bbf0:	78fb      	ldrb	r3, [r7, #3]
 810bbf2:	2b20      	cmp	r3, #32
 810bbf4:	f040 8089 	bne.w	810bd0a <_ZN5Shell11receiveByteEc+0x156>
			uint8_t start_index = (&cmd.components[cmd.num_components].component[0] - &command_buffer[0]);
 810bbf8:	687b      	ldr	r3, [r7, #4]
 810bbfa:	f893 3464 	ldrb.w	r3, [r3, #1124]	; 0x464
 810bbfe:	687a      	ldr	r2, [r7, #4]
 810bc00:	3384      	adds	r3, #132	; 0x84
 810bc02:	00db      	lsls	r3, r3, #3
 810bc04:	4413      	add	r3, r2
 810bc06:	685b      	ldr	r3, [r3, #4]
 810bc08:	461a      	mov	r2, r3
 810bc0a:	687b      	ldr	r3, [r7, #4]
 810bc0c:	f503 7306 	add.w	r3, r3, #536	; 0x218
 810bc10:	1ad3      	subs	r3, r2, r3
 810bc12:	73fb      	strb	r3, [r7, #15]

			cmd.components[cmd.num_components].length = command_index - start_index - 1;
 810bc14:	687b      	ldr	r3, [r7, #4]
 810bc16:	f893 2420 	ldrb.w	r2, [r3, #1056]	; 0x420
 810bc1a:	7bfb      	ldrb	r3, [r7, #15]
 810bc1c:	1ad3      	subs	r3, r2, r3
 810bc1e:	b2db      	uxtb	r3, r3
 810bc20:	687a      	ldr	r2, [r7, #4]
 810bc22:	f892 2464 	ldrb.w	r2, [r2, #1124]	; 0x464
 810bc26:	4610      	mov	r0, r2
 810bc28:	3b01      	subs	r3, #1
 810bc2a:	b2d9      	uxtb	r1, r3
 810bc2c:	687a      	ldr	r2, [r7, #4]
 810bc2e:	f100 0384 	add.w	r3, r0, #132	; 0x84
 810bc32:	00db      	lsls	r3, r3, #3
 810bc34:	4413      	add	r3, r2
 810bc36:	460a      	mov	r2, r1
 810bc38:	721a      	strb	r2, [r3, #8]
			cmd.num_components++;
 810bc3a:	687b      	ldr	r3, [r7, #4]
 810bc3c:	f893 3464 	ldrb.w	r3, [r3, #1124]	; 0x464
 810bc40:	3301      	adds	r3, #1
 810bc42:	b2da      	uxtb	r2, r3
 810bc44:	687b      	ldr	r3, [r7, #4]
 810bc46:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
			cmd.components[cmd.num_components].component = &command_buffer[command_index];
 810bc4a:	687b      	ldr	r3, [r7, #4]
 810bc4c:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 810bc50:	461a      	mov	r2, r3
 810bc52:	687b      	ldr	r3, [r7, #4]
 810bc54:	f893 3464 	ldrb.w	r3, [r3, #1124]	; 0x464
 810bc58:	4618      	mov	r0, r3
 810bc5a:	f502 7306 	add.w	r3, r2, #536	; 0x218
 810bc5e:	687a      	ldr	r2, [r7, #4]
 810bc60:	441a      	add	r2, r3
 810bc62:	6879      	ldr	r1, [r7, #4]
 810bc64:	f100 0384 	add.w	r3, r0, #132	; 0x84
 810bc68:	00db      	lsls	r3, r3, #3
 810bc6a:	440b      	add	r3, r1
 810bc6c:	605a      	str	r2, [r3, #4]
		}
 810bc6e:	e04c      	b.n	810bd0a <_ZN5Shell11receiveByteEc+0x156>
	} else {
		uint8_t start_index = (&cmd.components[cmd.num_components].component[0] - &command_buffer[0]);
 810bc70:	687b      	ldr	r3, [r7, #4]
 810bc72:	f893 3464 	ldrb.w	r3, [r3, #1124]	; 0x464
 810bc76:	687a      	ldr	r2, [r7, #4]
 810bc78:	3384      	adds	r3, #132	; 0x84
 810bc7a:	00db      	lsls	r3, r3, #3
 810bc7c:	4413      	add	r3, r2
 810bc7e:	685b      	ldr	r3, [r3, #4]
 810bc80:	461a      	mov	r2, r3
 810bc82:	687b      	ldr	r3, [r7, #4]
 810bc84:	f503 7306 	add.w	r3, r3, #536	; 0x218
 810bc88:	1ad3      	subs	r3, r2, r3
 810bc8a:	73bb      	strb	r3, [r7, #14]
		cmd.components[cmd.num_components].length = command_index - start_index;
 810bc8c:	687b      	ldr	r3, [r7, #4]
 810bc8e:	f893 2420 	ldrb.w	r2, [r3, #1056]	; 0x420
 810bc92:	687b      	ldr	r3, [r7, #4]
 810bc94:	f893 3464 	ldrb.w	r3, [r3, #1124]	; 0x464
 810bc98:	4618      	mov	r0, r3
 810bc9a:	7bbb      	ldrb	r3, [r7, #14]
 810bc9c:	1ad3      	subs	r3, r2, r3
 810bc9e:	b2d9      	uxtb	r1, r3
 810bca0:	687a      	ldr	r2, [r7, #4]
 810bca2:	f100 0384 	add.w	r3, r0, #132	; 0x84
 810bca6:	00db      	lsls	r3, r3, #3
 810bca8:	4413      	add	r3, r2
 810bcaa:	460a      	mov	r2, r1
 810bcac:	721a      	strb	r2, [r3, #8]

		if(command_index - start_index > 0) {
 810bcae:	687b      	ldr	r3, [r7, #4]
 810bcb0:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 810bcb4:	461a      	mov	r2, r3
 810bcb6:	7bbb      	ldrb	r3, [r7, #14]
 810bcb8:	1ad3      	subs	r3, r2, r3
 810bcba:	2b00      	cmp	r3, #0
 810bcbc:	dd07      	ble.n	810bcce <_ZN5Shell11receiveByteEc+0x11a>
			cmd.num_components++;
 810bcbe:	687b      	ldr	r3, [r7, #4]
 810bcc0:	f893 3464 	ldrb.w	r3, [r3, #1124]	; 0x464
 810bcc4:	3301      	adds	r3, #1
 810bcc6:	b2da      	uxtb	r2, r3
 810bcc8:	687b      	ldr	r3, [r7, #4]
 810bcca:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
		}

		terminal->execute(&cmd, &console);
 810bcce:	687b      	ldr	r3, [r7, #4]
 810bcd0:	6958      	ldr	r0, [r3, #20]
 810bcd2:	687b      	ldr	r3, [r7, #4]
 810bcd4:	f203 4324 	addw	r3, r3, #1060	; 0x424
 810bcd8:	4a0e      	ldr	r2, [pc, #56]	; (810bd14 <_ZN5Shell11receiveByteEc+0x160>)
 810bcda:	4619      	mov	r1, r3
 810bcdc:	f000 f872 	bl	810bdc4 <_ZN8Terminal7executeEP12ShellCommandP7Console>

		command_index = 0;
 810bce0:	687b      	ldr	r3, [r7, #4]
 810bce2:	2200      	movs	r2, #0
 810bce4:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
		cmd.num_components = 0;
 810bce8:	687b      	ldr	r3, [r7, #4]
 810bcea:	2200      	movs	r2, #0
 810bcec:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
		cmd.components[0].length = 0;
 810bcf0:	687b      	ldr	r3, [r7, #4]
 810bcf2:	2200      	movs	r2, #0
 810bcf4:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
		cmd.components[0].component = command_buffer;
 810bcf8:	687b      	ldr	r3, [r7, #4]
 810bcfa:	f503 7206 	add.w	r2, r3, #536	; 0x218
 810bcfe:	687b      	ldr	r3, [r7, #4]
 810bd00:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
 810bd04:	e002      	b.n	810bd0c <_ZN5Shell11receiveByteEc+0x158>
		return;
 810bd06:	bf00      	nop
 810bd08:	e000      	b.n	810bd0c <_ZN5Shell11receiveByteEc+0x158>
		}
 810bd0a:	bf00      	nop
	}
}
 810bd0c:	3710      	adds	r7, #16
 810bd0e:	46bd      	mov	sp, r7
 810bd10:	bd80      	pop	{r7, pc}
 810bd12:	bf00      	nop
 810bd14:	100085dc 	.word	0x100085dc

0810bd18 <_ZN5ShellD1Ev>:

#define CMD_BUFFER_SIZE 512



class Shell : public Thread {
 810bd18:	b580      	push	{r7, lr}
 810bd1a:	b082      	sub	sp, #8
 810bd1c:	af00      	add	r7, sp, #0
 810bd1e:	6078      	str	r0, [r7, #4]
 810bd20:	4a05      	ldr	r2, [pc, #20]	; (810bd38 <_ZN5ShellD1Ev+0x20>)
 810bd22:	687b      	ldr	r3, [r7, #4]
 810bd24:	601a      	str	r2, [r3, #0]
 810bd26:	687b      	ldr	r3, [r7, #4]
 810bd28:	4618      	mov	r0, r3
 810bd2a:	f7ff fe0d 	bl	810b948 <_ZN6ThreadD1Ev>
 810bd2e:	687b      	ldr	r3, [r7, #4]
 810bd30:	4618      	mov	r0, r3
 810bd32:	3708      	adds	r7, #8
 810bd34:	46bd      	mov	sp, r7
 810bd36:	bd80      	pop	{r7, pc}
 810bd38:	081158ec 	.word	0x081158ec

0810bd3c <_ZN5ShellD0Ev>:
 810bd3c:	b580      	push	{r7, lr}
 810bd3e:	b082      	sub	sp, #8
 810bd40:	af00      	add	r7, sp, #0
 810bd42:	6078      	str	r0, [r7, #4]
 810bd44:	6878      	ldr	r0, [r7, #4]
 810bd46:	f7ff ffe7 	bl	810bd18 <_ZN5ShellD1Ev>
 810bd4a:	f44f 618d 	mov.w	r1, #1128	; 0x468
 810bd4e:	6878      	ldr	r0, [r7, #4]
 810bd50:	f006 f8ab 	bl	8111eaa <_ZdlPvj>
 810bd54:	687b      	ldr	r3, [r7, #4]
 810bd56:	4618      	mov	r0, r3
 810bd58:	3708      	adds	r7, #8
 810bd5a:	46bd      	mov	sp, r7
 810bd5c:	bd80      	pop	{r7, pc}

0810bd5e <_ZN16CommandComponent7matchesEPKc>:

struct CommandComponent {
	const char* component;
	uint8_t length;

	bool matches(const char* target) {
 810bd5e:	b480      	push	{r7}
 810bd60:	b085      	sub	sp, #20
 810bd62:	af00      	add	r7, sp, #0
 810bd64:	6078      	str	r0, [r7, #4]
 810bd66:	6039      	str	r1, [r7, #0]
		uint8_t i;

		for(i = 0; i < length; i++) {
 810bd68:	2300      	movs	r3, #0
 810bd6a:	73fb      	strb	r3, [r7, #15]
 810bd6c:	687b      	ldr	r3, [r7, #4]
 810bd6e:	791b      	ldrb	r3, [r3, #4]
 810bd70:	7bfa      	ldrb	r2, [r7, #15]
 810bd72:	429a      	cmp	r2, r3
 810bd74:	d216      	bcs.n	810bda4 <_ZN16CommandComponent7matchesEPKc+0x46>
			if(target[i] != component[i] || target[i] == '\0') {
 810bd76:	7bfb      	ldrb	r3, [r7, #15]
 810bd78:	683a      	ldr	r2, [r7, #0]
 810bd7a:	4413      	add	r3, r2
 810bd7c:	781a      	ldrb	r2, [r3, #0]
 810bd7e:	687b      	ldr	r3, [r7, #4]
 810bd80:	6819      	ldr	r1, [r3, #0]
 810bd82:	7bfb      	ldrb	r3, [r7, #15]
 810bd84:	440b      	add	r3, r1
 810bd86:	781b      	ldrb	r3, [r3, #0]
 810bd88:	429a      	cmp	r2, r3
 810bd8a:	d105      	bne.n	810bd98 <_ZN16CommandComponent7matchesEPKc+0x3a>
 810bd8c:	7bfb      	ldrb	r3, [r7, #15]
 810bd8e:	683a      	ldr	r2, [r7, #0]
 810bd90:	4413      	add	r3, r2
 810bd92:	781b      	ldrb	r3, [r3, #0]
 810bd94:	2b00      	cmp	r3, #0
 810bd96:	d101      	bne.n	810bd9c <_ZN16CommandComponent7matchesEPKc+0x3e>
				return false;
 810bd98:	2300      	movs	r3, #0
 810bd9a:	e00c      	b.n	810bdb6 <_ZN16CommandComponent7matchesEPKc+0x58>
		for(i = 0; i < length; i++) {
 810bd9c:	7bfb      	ldrb	r3, [r7, #15]
 810bd9e:	3301      	adds	r3, #1
 810bda0:	73fb      	strb	r3, [r7, #15]
 810bda2:	e7e3      	b.n	810bd6c <_ZN16CommandComponent7matchesEPKc+0xe>
			}
		}

		return target[i] == '\0';
 810bda4:	7bfb      	ldrb	r3, [r7, #15]
 810bda6:	683a      	ldr	r2, [r7, #0]
 810bda8:	4413      	add	r3, r2
 810bdaa:	781b      	ldrb	r3, [r3, #0]
 810bdac:	2b00      	cmp	r3, #0
 810bdae:	bf0c      	ite	eq
 810bdb0:	2301      	moveq	r3, #1
 810bdb2:	2300      	movne	r3, #0
 810bdb4:	b2db      	uxtb	r3, r3
	}
 810bdb6:	4618      	mov	r0, r3
 810bdb8:	3714      	adds	r7, #20
 810bdba:	46bd      	mov	sp, r7
 810bdbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bdc0:	4770      	bx	lr
	...

0810bdc4 <_ZN8Terminal7executeEP12ShellCommandP7Console>:


#define EQUALS(index, str) (cmd->num_components > (index) && cmd->components[(index)].matches((str)))


void Terminal::execute(ShellCommand* cmd, Console* feedback) {
 810bdc4:	b580      	push	{r7, lr}
 810bdc6:	b086      	sub	sp, #24
 810bdc8:	af00      	add	r7, sp, #0
 810bdca:	60f8      	str	r0, [r7, #12]
 810bdcc:	60b9      	str	r1, [r7, #8]
 810bdce:	607a      	str	r2, [r7, #4]
	if(cmd->num_components > 0) {
 810bdd0:	68bb      	ldr	r3, [r7, #8]
 810bdd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bdd6:	2b00      	cmp	r3, #0
 810bdd8:	f000 81e3 	beq.w	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		if(EQUALS(0, "help")) {
 810bddc:	68bb      	ldr	r3, [r7, #8]
 810bdde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bde2:	2b00      	cmp	r3, #0
 810bde4:	d009      	beq.n	810bdfa <_ZN8Terminal7executeEP12ShellCommandP7Console+0x36>
 810bde6:	68bb      	ldr	r3, [r7, #8]
 810bde8:	49a8      	ldr	r1, [pc, #672]	; (810c08c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2c8>)
 810bdea:	4618      	mov	r0, r3
 810bdec:	f7ff ffb7 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810bdf0:	4603      	mov	r3, r0
 810bdf2:	2b00      	cmp	r3, #0
 810bdf4:	d001      	beq.n	810bdfa <_ZN8Terminal7executeEP12ShellCommandP7Console+0x36>
 810bdf6:	2301      	movs	r3, #1
 810bdf8:	e000      	b.n	810bdfc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x38>
 810bdfa:	2300      	movs	r3, #0
 810bdfc:	2b00      	cmp	r3, #0
 810bdfe:	d01c      	beq.n	810be3a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x76>
			feedback->printf("> Xplore Avionics available commands:\r\n");
 810be00:	49a3      	ldr	r1, [pc, #652]	; (810c090 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2cc>)
 810be02:	6878      	ldr	r0, [r7, #4]
 810be04:	f7ff fd2b 	bl	810b85e <_ZN7Console6printfEPKcz>
			feedback->printf("> clear: clears the screen\r\n");
 810be08:	49a2      	ldr	r1, [pc, #648]	; (810c094 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2d0>)
 810be0a:	6878      	ldr	r0, [r7, #4]
 810be0c:	f7ff fd27 	bl	810b85e <_ZN7Console6printfEPKcz>
			feedback->printf("> help: shows this help page\r\n");
 810be10:	49a1      	ldr	r1, [pc, #644]	; (810c098 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2d4>)
 810be12:	6878      	ldr	r0, [r7, #4]
 810be14:	f7ff fd23 	bl	810b85e <_ZN7Console6printfEPKcz>
			feedback->printf("> monitor: enables or disables a specific monitor\r\n");
 810be18:	49a0      	ldr	r1, [pc, #640]	; (810c09c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2d8>)
 810be1a:	6878      	ldr	r0, [r7, #4]
 810be1c:	f7ff fd1f 	bl	810b85e <_ZN7Console6printfEPKcz>
			feedback->printf("> profiler: enables or disables the embedded profiler\r\n");
 810be20:	499f      	ldr	r1, [pc, #636]	; (810c0a0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2dc>)
 810be22:	6878      	ldr	r0, [r7, #4]
 810be24:	f7ff fd1b 	bl	810b85e <_ZN7Console6printfEPKcz>
			feedback->printf("> reset: performs a software reset of the avionics\r\n");
 810be28:	499e      	ldr	r1, [pc, #632]	; (810c0a4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2e0>)
 810be2a:	6878      	ldr	r0, [r7, #4]
 810be2c:	f7ff fd17 	bl	810b85e <_ZN7Console6printfEPKcz>
			feedback->printf("> version: displays the current terminal version\r\n");
 810be30:	499d      	ldr	r1, [pc, #628]	; (810c0a8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2e4>)
 810be32:	6878      	ldr	r0, [r7, #4]
 810be34:	f7ff fd13 	bl	810b85e <_ZN7Console6printfEPKcz>
			}
		} else {
			feedback->printf("> %.*s: command not found\r\n", cmd->components[0].length, cmd->components[0].component);
		}
	}
}
 810be38:	e1b3      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "version")) {
 810be3a:	68bb      	ldr	r3, [r7, #8]
 810be3c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810be40:	2b00      	cmp	r3, #0
 810be42:	d009      	beq.n	810be58 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x94>
 810be44:	68bb      	ldr	r3, [r7, #8]
 810be46:	4999      	ldr	r1, [pc, #612]	; (810c0ac <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2e8>)
 810be48:	4618      	mov	r0, r3
 810be4a:	f7ff ff88 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810be4e:	4603      	mov	r3, r0
 810be50:	2b00      	cmp	r3, #0
 810be52:	d001      	beq.n	810be58 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x94>
 810be54:	2301      	movs	r3, #1
 810be56:	e000      	b.n	810be5a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x96>
 810be58:	2300      	movs	r3, #0
 810be5a:	2b00      	cmp	r3, #0
 810be5c:	d004      	beq.n	810be68 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xa4>
			feedback->printf("> Xplore Avionics Terminal v1.0 by Arion Zimmermann\r\n");
 810be5e:	4994      	ldr	r1, [pc, #592]	; (810c0b0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2ec>)
 810be60:	6878      	ldr	r0, [r7, #4]
 810be62:	f7ff fcfc 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810be66:	e19c      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "reset")) {
 810be68:	68bb      	ldr	r3, [r7, #8]
 810be6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810be6e:	2b00      	cmp	r3, #0
 810be70:	d009      	beq.n	810be86 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xc2>
 810be72:	68bb      	ldr	r3, [r7, #8]
 810be74:	498f      	ldr	r1, [pc, #572]	; (810c0b4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2f0>)
 810be76:	4618      	mov	r0, r3
 810be78:	f7ff ff71 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810be7c:	4603      	mov	r3, r0
 810be7e:	2b00      	cmp	r3, #0
 810be80:	d001      	beq.n	810be86 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xc2>
 810be82:	2301      	movs	r3, #1
 810be84:	e000      	b.n	810be88 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xc4>
 810be86:	2300      	movs	r3, #0
 810be88:	2b00      	cmp	r3, #0
 810be8a:	d002      	beq.n	810be92 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xce>
			HAL_NVIC_SystemReset();
 810be8c:	f7f6 fb5f 	bl	810254e <HAL_NVIC_SystemReset>
}
 810be90:	e187      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "time")) {
 810be92:	68bb      	ldr	r3, [r7, #8]
 810be94:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810be98:	2b00      	cmp	r3, #0
 810be9a:	d009      	beq.n	810beb0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xec>
 810be9c:	68bb      	ldr	r3, [r7, #8]
 810be9e:	4986      	ldr	r1, [pc, #536]	; (810c0b8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2f4>)
 810bea0:	4618      	mov	r0, r3
 810bea2:	f7ff ff5c 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810bea6:	4603      	mov	r3, r0
 810bea8:	2b00      	cmp	r3, #0
 810beaa:	d001      	beq.n	810beb0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xec>
 810beac:	2301      	movs	r3, #1
 810beae:	e000      	b.n	810beb2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xee>
 810beb0:	2300      	movs	r3, #0
 810beb2:	2b00      	cmp	r3, #0
 810beb4:	d008      	beq.n	810bec8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x104>
			feedback->printf("%d\r\n", HAL_GetTick());
 810beb6:	f7f6 fa27 	bl	8102308 <HAL_GetTick>
 810beba:	4603      	mov	r3, r0
 810bebc:	461a      	mov	r2, r3
 810bebe:	497f      	ldr	r1, [pc, #508]	; (810c0bc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2f8>)
 810bec0:	6878      	ldr	r0, [r7, #4]
 810bec2:	f7ff fccc 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810bec6:	e16c      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "clear")) {
 810bec8:	68bb      	ldr	r3, [r7, #8]
 810beca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bece:	2b00      	cmp	r3, #0
 810bed0:	d009      	beq.n	810bee6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x122>
 810bed2:	68bb      	ldr	r3, [r7, #8]
 810bed4:	497a      	ldr	r1, [pc, #488]	; (810c0c0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2fc>)
 810bed6:	4618      	mov	r0, r3
 810bed8:	f7ff ff41 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810bedc:	4603      	mov	r3, r0
 810bede:	2b00      	cmp	r3, #0
 810bee0:	d001      	beq.n	810bee6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x122>
 810bee2:	2301      	movs	r3, #1
 810bee4:	e000      	b.n	810bee8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x124>
 810bee6:	2300      	movs	r3, #0
 810bee8:	2b00      	cmp	r3, #0
 810beea:	d004      	beq.n	810bef6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x132>
			feedback->printf("\x1b[2J\x1b[H\e7");
 810beec:	4975      	ldr	r1, [pc, #468]	; (810c0c4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x300>)
 810beee:	6878      	ldr	r0, [r7, #4]
 810bef0:	f7ff fcb5 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810bef4:	e155      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "profiler")) {
 810bef6:	68bb      	ldr	r3, [r7, #8]
 810bef8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810befc:	2b00      	cmp	r3, #0
 810befe:	d009      	beq.n	810bf14 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x150>
 810bf00:	68bb      	ldr	r3, [r7, #8]
 810bf02:	4971      	ldr	r1, [pc, #452]	; (810c0c8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x304>)
 810bf04:	4618      	mov	r0, r3
 810bf06:	f7ff ff2a 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810bf0a:	4603      	mov	r3, r0
 810bf0c:	2b00      	cmp	r3, #0
 810bf0e:	d001      	beq.n	810bf14 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x150>
 810bf10:	2301      	movs	r3, #1
 810bf12:	e000      	b.n	810bf16 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x152>
 810bf14:	2300      	movs	r3, #0
 810bf16:	2b00      	cmp	r3, #0
 810bf18:	d042      	beq.n	810bfa0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1dc>
			if(EQUALS(1, "enable")) {
 810bf1a:	68bb      	ldr	r3, [r7, #8]
 810bf1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bf20:	2b01      	cmp	r3, #1
 810bf22:	d90a      	bls.n	810bf3a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x176>
 810bf24:	68bb      	ldr	r3, [r7, #8]
 810bf26:	3308      	adds	r3, #8
 810bf28:	4968      	ldr	r1, [pc, #416]	; (810c0cc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x308>)
 810bf2a:	4618      	mov	r0, r3
 810bf2c:	f7ff ff17 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810bf30:	4603      	mov	r3, r0
 810bf32:	2b00      	cmp	r3, #0
 810bf34:	d001      	beq.n	810bf3a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x176>
 810bf36:	2301      	movs	r3, #1
 810bf38:	e000      	b.n	810bf3c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x178>
 810bf3a:	2300      	movs	r3, #0
 810bf3c:	2b00      	cmp	r3, #0
 810bf3e:	d00b      	beq.n	810bf58 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x194>
				profiler.enable();
 810bf40:	4863      	ldr	r0, [pc, #396]	; (810c0d0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x30c>)
 810bf42:	f7ff fcd3 	bl	810b8ec <_ZN8Profiler6enableEv>
				feedback->printf("\x1b[2J");
 810bf46:	4963      	ldr	r1, [pc, #396]	; (810c0d4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x310>)
 810bf48:	6878      	ldr	r0, [r7, #4]
 810bf4a:	f7ff fc88 	bl	810b85e <_ZN7Console6printfEPKcz>
				feedback->printf("> Profiler now enabled\r\n");
 810bf4e:	4962      	ldr	r1, [pc, #392]	; (810c0d8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x314>)
 810bf50:	6878      	ldr	r0, [r7, #4]
 810bf52:	f7ff fc84 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810bf56:	e124      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
			} else if(EQUALS(1, "disable")) {
 810bf58:	68bb      	ldr	r3, [r7, #8]
 810bf5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bf5e:	2b01      	cmp	r3, #1
 810bf60:	d90a      	bls.n	810bf78 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1b4>
 810bf62:	68bb      	ldr	r3, [r7, #8]
 810bf64:	3308      	adds	r3, #8
 810bf66:	495d      	ldr	r1, [pc, #372]	; (810c0dc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x318>)
 810bf68:	4618      	mov	r0, r3
 810bf6a:	f7ff fef8 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810bf6e:	4603      	mov	r3, r0
 810bf70:	2b00      	cmp	r3, #0
 810bf72:	d001      	beq.n	810bf78 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1b4>
 810bf74:	2301      	movs	r3, #1
 810bf76:	e000      	b.n	810bf7a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1b6>
 810bf78:	2300      	movs	r3, #0
 810bf7a:	2b00      	cmp	r3, #0
 810bf7c:	d00b      	beq.n	810bf96 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1d2>
				profiler.disable();
 810bf7e:	4854      	ldr	r0, [pc, #336]	; (810c0d0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x30c>)
 810bf80:	f7ff fcd4 	bl	810b92c <_ZN8Profiler7disableEv>
				feedback->printf("\x1b[2J");
 810bf84:	4953      	ldr	r1, [pc, #332]	; (810c0d4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x310>)
 810bf86:	6878      	ldr	r0, [r7, #4]
 810bf88:	f7ff fc69 	bl	810b85e <_ZN7Console6printfEPKcz>
				feedback->printf("> Profiler now disabled\r\n");
 810bf8c:	4954      	ldr	r1, [pc, #336]	; (810c0e0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x31c>)
 810bf8e:	6878      	ldr	r0, [r7, #4]
 810bf90:	f7ff fc65 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810bf94:	e105      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
				feedback->printf("> Usage: profiler { enable | disable }\r\n");
 810bf96:	4953      	ldr	r1, [pc, #332]	; (810c0e4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x320>)
 810bf98:	6878      	ldr	r0, [r7, #4]
 810bf9a:	f7ff fc60 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810bf9e:	e100      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "verbose")) {
 810bfa0:	68bb      	ldr	r3, [r7, #8]
 810bfa2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bfa6:	2b00      	cmp	r3, #0
 810bfa8:	d009      	beq.n	810bfbe <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1fa>
 810bfaa:	68bb      	ldr	r3, [r7, #8]
 810bfac:	494e      	ldr	r1, [pc, #312]	; (810c0e8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x324>)
 810bfae:	4618      	mov	r0, r3
 810bfb0:	f7ff fed5 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810bfb4:	4603      	mov	r3, r0
 810bfb6:	2b00      	cmp	r3, #0
 810bfb8:	d001      	beq.n	810bfbe <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1fa>
 810bfba:	2301      	movs	r3, #1
 810bfbc:	e000      	b.n	810bfc0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1fc>
 810bfbe:	2300      	movs	r3, #0
 810bfc0:	2b00      	cmp	r3, #0
 810bfc2:	d03a      	beq.n	810c03a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x276>
			if(EQUALS(1, "on")) {
 810bfc4:	68bb      	ldr	r3, [r7, #8]
 810bfc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bfca:	2b01      	cmp	r3, #1
 810bfcc:	d90a      	bls.n	810bfe4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x220>
 810bfce:	68bb      	ldr	r3, [r7, #8]
 810bfd0:	3308      	adds	r3, #8
 810bfd2:	4946      	ldr	r1, [pc, #280]	; (810c0ec <_ZN8Terminal7executeEP12ShellCommandP7Console+0x328>)
 810bfd4:	4618      	mov	r0, r3
 810bfd6:	f7ff fec2 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810bfda:	4603      	mov	r3, r0
 810bfdc:	2b00      	cmp	r3, #0
 810bfde:	d001      	beq.n	810bfe4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x220>
 810bfe0:	2301      	movs	r3, #1
 810bfe2:	e000      	b.n	810bfe6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x222>
 810bfe4:	2300      	movs	r3, #0
 810bfe6:	2b00      	cmp	r3, #0
 810bfe8:	d007      	beq.n	810bffa <_ZN8Terminal7executeEP12ShellCommandP7Console+0x236>
				verbose = true;
 810bfea:	68fb      	ldr	r3, [r7, #12]
 810bfec:	2201      	movs	r2, #1
 810bfee:	701a      	strb	r2, [r3, #0]
				feedback->printf("> Verbose mode enabled\r\n");
 810bff0:	493f      	ldr	r1, [pc, #252]	; (810c0f0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x32c>)
 810bff2:	6878      	ldr	r0, [r7, #4]
 810bff4:	f7ff fc33 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810bff8:	e0d3      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
			} else if(EQUALS(1, "off")) {
 810bffa:	68bb      	ldr	r3, [r7, #8]
 810bffc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810c000:	2b01      	cmp	r3, #1
 810c002:	d90a      	bls.n	810c01a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x256>
 810c004:	68bb      	ldr	r3, [r7, #8]
 810c006:	3308      	adds	r3, #8
 810c008:	493a      	ldr	r1, [pc, #232]	; (810c0f4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x330>)
 810c00a:	4618      	mov	r0, r3
 810c00c:	f7ff fea7 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810c010:	4603      	mov	r3, r0
 810c012:	2b00      	cmp	r3, #0
 810c014:	d001      	beq.n	810c01a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x256>
 810c016:	2301      	movs	r3, #1
 810c018:	e000      	b.n	810c01c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x258>
 810c01a:	2300      	movs	r3, #0
 810c01c:	2b00      	cmp	r3, #0
 810c01e:	d007      	beq.n	810c030 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x26c>
				verbose = false;
 810c020:	68fb      	ldr	r3, [r7, #12]
 810c022:	2200      	movs	r2, #0
 810c024:	701a      	strb	r2, [r3, #0]
				feedback->printf("> Verbose mode disabled\r\n");
 810c026:	4934      	ldr	r1, [pc, #208]	; (810c0f8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x334>)
 810c028:	6878      	ldr	r0, [r7, #4]
 810c02a:	f7ff fc18 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810c02e:	e0b8      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
				feedback->printf("> Usage: verbose { on | off }\r\n");
 810c030:	4932      	ldr	r1, [pc, #200]	; (810c0fc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x338>)
 810c032:	6878      	ldr	r0, [r7, #4]
 810c034:	f7ff fc13 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810c038:	e0b3      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "monitor")) {
 810c03a:	68bb      	ldr	r3, [r7, #8]
 810c03c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810c040:	2b00      	cmp	r3, #0
 810c042:	d009      	beq.n	810c058 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x294>
 810c044:	68bb      	ldr	r3, [r7, #8]
 810c046:	492e      	ldr	r1, [pc, #184]	; (810c100 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x33c>)
 810c048:	4618      	mov	r0, r3
 810c04a:	f7ff fe88 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810c04e:	4603      	mov	r3, r0
 810c050:	2b00      	cmp	r3, #0
 810c052:	d001      	beq.n	810c058 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x294>
 810c054:	2301      	movs	r3, #1
 810c056:	e000      	b.n	810c05a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x296>
 810c058:	2300      	movs	r3, #0
 810c05a:	2b00      	cmp	r3, #0
 810c05c:	f000 8098 	beq.w	810c190 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3cc>
			if(EQUALS(1, "enable") && cmd->num_components >= 3) {
 810c060:	68bb      	ldr	r3, [r7, #8]
 810c062:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810c066:	2b01      	cmp	r3, #1
 810c068:	d94c      	bls.n	810c104 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x340>
 810c06a:	68bb      	ldr	r3, [r7, #8]
 810c06c:	3308      	adds	r3, #8
 810c06e:	4917      	ldr	r1, [pc, #92]	; (810c0cc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x308>)
 810c070:	4618      	mov	r0, r3
 810c072:	f7ff fe74 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810c076:	4603      	mov	r3, r0
 810c078:	2b00      	cmp	r3, #0
 810c07a:	d043      	beq.n	810c104 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x340>
 810c07c:	68bb      	ldr	r3, [r7, #8]
 810c07e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810c082:	2b02      	cmp	r3, #2
 810c084:	d93e      	bls.n	810c104 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x340>
 810c086:	2301      	movs	r3, #1
 810c088:	e03d      	b.n	810c106 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x342>
 810c08a:	bf00      	nop
 810c08c:	08114f9c 	.word	0x08114f9c
 810c090:	08114fa4 	.word	0x08114fa4
 810c094:	08114fcc 	.word	0x08114fcc
 810c098:	08114fec 	.word	0x08114fec
 810c09c:	0811500c 	.word	0x0811500c
 810c0a0:	08115040 	.word	0x08115040
 810c0a4:	08115078 	.word	0x08115078
 810c0a8:	081150b0 	.word	0x081150b0
 810c0ac:	081150e4 	.word	0x081150e4
 810c0b0:	081150ec 	.word	0x081150ec
 810c0b4:	08115124 	.word	0x08115124
 810c0b8:	0811512c 	.word	0x0811512c
 810c0bc:	08115134 	.word	0x08115134
 810c0c0:	0811513c 	.word	0x0811513c
 810c0c4:	08115144 	.word	0x08115144
 810c0c8:	08115150 	.word	0x08115150
 810c0cc:	0811515c 	.word	0x0811515c
 810c0d0:	100086e4 	.word	0x100086e4
 810c0d4:	08115164 	.word	0x08115164
 810c0d8:	0811516c 	.word	0x0811516c
 810c0dc:	08115188 	.word	0x08115188
 810c0e0:	08115190 	.word	0x08115190
 810c0e4:	081151ac 	.word	0x081151ac
 810c0e8:	081151d8 	.word	0x081151d8
 810c0ec:	081151e0 	.word	0x081151e0
 810c0f0:	081151e4 	.word	0x081151e4
 810c0f4:	08115200 	.word	0x08115200
 810c0f8:	08115204 	.word	0x08115204
 810c0fc:	08115220 	.word	0x08115220
 810c100:	08115240 	.word	0x08115240
 810c104:	2300      	movs	r3, #0
 810c106:	2b00      	cmp	r3, #0
 810c108:	d020      	beq.n	810c14c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x388>
				uint8_t location = 0;
 810c10a:	2300      	movs	r3, #0
 810c10c:	75fb      	strb	r3, [r7, #23]
				uint8_t refresh_rate = 1;
 810c10e:	2301      	movs	r3, #1
 810c110:	75bb      	strb	r3, [r7, #22]
				if(cmd->num_components > 3) {
 810c112:	68bb      	ldr	r3, [r7, #8]
 810c114:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810c118:	2b03      	cmp	r3, #3
 810c11a:	d906      	bls.n	810c12a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x366>
					location = atoi(cmd->components[3].component);
 810c11c:	68bb      	ldr	r3, [r7, #8]
 810c11e:	699b      	ldr	r3, [r3, #24]
 810c120:	4618      	mov	r0, r3
 810c122:	f006 f819 	bl	8112158 <atoi>
 810c126:	4603      	mov	r3, r0
 810c128:	75fb      	strb	r3, [r7, #23]
				if(cmd->num_components > 4) {
 810c12a:	68bb      	ldr	r3, [r7, #8]
 810c12c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810c130:	2b04      	cmp	r3, #4
 810c132:	d906      	bls.n	810c142 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x37e>
					refresh_rate = atoi(cmd->components[4].component);
 810c134:	68bb      	ldr	r3, [r7, #8]
 810c136:	6a1b      	ldr	r3, [r3, #32]
 810c138:	4618      	mov	r0, r3
 810c13a:	f006 f80d 	bl	8112158 <atoi>
 810c13e:	4603      	mov	r3, r0
 810c140:	75bb      	strb	r3, [r7, #22]
				feedback->printf("\x1b[2J");
 810c142:	491a      	ldr	r1, [pc, #104]	; (810c1ac <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3e8>)
 810c144:	6878      	ldr	r0, [r7, #4]
 810c146:	f7ff fb8a 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810c14a:	e02a      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
			} else if(EQUALS(1, "disable") && cmd->num_components == 3) {
 810c14c:	68bb      	ldr	r3, [r7, #8]
 810c14e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810c152:	2b01      	cmp	r3, #1
 810c154:	d90f      	bls.n	810c176 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3b2>
 810c156:	68bb      	ldr	r3, [r7, #8]
 810c158:	3308      	adds	r3, #8
 810c15a:	4915      	ldr	r1, [pc, #84]	; (810c1b0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3ec>)
 810c15c:	4618      	mov	r0, r3
 810c15e:	f7ff fdfe 	bl	810bd5e <_ZN16CommandComponent7matchesEPKc>
 810c162:	4603      	mov	r3, r0
 810c164:	2b00      	cmp	r3, #0
 810c166:	d006      	beq.n	810c176 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3b2>
 810c168:	68bb      	ldr	r3, [r7, #8]
 810c16a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810c16e:	2b03      	cmp	r3, #3
 810c170:	d101      	bne.n	810c176 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3b2>
 810c172:	2301      	movs	r3, #1
 810c174:	e000      	b.n	810c178 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3b4>
 810c176:	2300      	movs	r3, #0
 810c178:	2b00      	cmp	r3, #0
 810c17a:	d004      	beq.n	810c186 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3c2>
				feedback->printf("\x1b[2J");
 810c17c:	490b      	ldr	r1, [pc, #44]	; (810c1ac <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3e8>)
 810c17e:	6878      	ldr	r0, [r7, #4]
 810c180:	f7ff fb6d 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810c184:	e00d      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
				feedback->printf("> Usage: monitor { enable | disable } { sensor | state | kalman | flash | can | telemetry | airbrakes } [location] [refresh rate; default: 10]\r\n");
 810c186:	490b      	ldr	r1, [pc, #44]	; (810c1b4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3f0>)
 810c188:	6878      	ldr	r0, [r7, #4]
 810c18a:	f7ff fb68 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810c18e:	e008      	b.n	810c1a2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
			feedback->printf("> %.*s: command not found\r\n", cmd->components[0].length, cmd->components[0].component);
 810c190:	68bb      	ldr	r3, [r7, #8]
 810c192:	791b      	ldrb	r3, [r3, #4]
 810c194:	461a      	mov	r2, r3
 810c196:	68bb      	ldr	r3, [r7, #8]
 810c198:	681b      	ldr	r3, [r3, #0]
 810c19a:	4907      	ldr	r1, [pc, #28]	; (810c1b8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3f4>)
 810c19c:	6878      	ldr	r0, [r7, #4]
 810c19e:	f7ff fb5e 	bl	810b85e <_ZN7Console6printfEPKcz>
}
 810c1a2:	bf00      	nop
 810c1a4:	3718      	adds	r7, #24
 810c1a6:	46bd      	mov	sp, r7
 810c1a8:	bd80      	pop	{r7, pc}
 810c1aa:	bf00      	nop
 810c1ac:	08115164 	.word	0x08115164
 810c1b0:	08115188 	.word	0x08115188
 810c1b4:	08115248 	.word	0x08115248
 810c1b8:	081152dc 	.word	0x081152dc

0810c1bc <_Znwj>:

#include "Operators.h"

#include "cmsis_os.h"

void * operator new(size_t size) {
 810c1bc:	b580      	push	{r7, lr}
 810c1be:	b082      	sub	sp, #8
 810c1c0:	af00      	add	r7, sp, #0
 810c1c2:	6078      	str	r0, [r7, #4]
    return pvPortMalloc(size);
 810c1c4:	6878      	ldr	r0, [r7, #4]
 810c1c6:	f7fd f983 	bl	81094d0 <pvPortMalloc>
 810c1ca:	4603      	mov	r3, r0
}
 810c1cc:	4618      	mov	r0, r3
 810c1ce:	3708      	adds	r7, #8
 810c1d0:	46bd      	mov	sp, r7
 810c1d2:	bd80      	pop	{r7, pc}

0810c1d4 <_ZdlPv>:

void * operator new[](size_t size) {
    return pvPortMalloc(size);
}

void operator delete(void* ptr) {
 810c1d4:	b580      	push	{r7, lr}
 810c1d6:	b082      	sub	sp, #8
 810c1d8:	af00      	add	r7, sp, #0
 810c1da:	6078      	str	r0, [r7, #4]
    vPortFree(ptr);
 810c1dc:	6878      	ldr	r0, [r7, #4]
 810c1de:	f7fd fa39 	bl	8109654 <vPortFree>
}
 810c1e2:	bf00      	nop
 810c1e4:	3708      	adds	r7, #8
 810c1e6:	46bd      	mov	sp, r7
 810c1e8:	bd80      	pop	{r7, pc}

0810c1ea <_ZN7ADS111313ads1113_delayEi>:

#include <Libraries/ADS1113/ads1113.h>

#define MAX_VALUE 32768

void ADS1113::ads1113_delay(int time){
 810c1ea:	b580      	push	{r7, lr}
 810c1ec:	b082      	sub	sp, #8
 810c1ee:	af00      	add	r7, sp, #0
 810c1f0:	6078      	str	r0, [r7, #4]
 810c1f2:	6039      	str	r1, [r7, #0]
#ifdef FREERTOS_ENABLED
  osDelay(time);
 810c1f4:	683b      	ldr	r3, [r7, #0]
 810c1f6:	4618      	mov	r0, r3
 810c1f8:	f7fd f922 	bl	8109440 <osDelay>
#else
  HAL_Delay(time);
#endif
}
 810c1fc:	bf00      	nop
 810c1fe:	3708      	adds	r7, #8
 810c200:	46bd      	mov	sp, r7
 810c202:	bd80      	pop	{r7, pc}

0810c204 <_ZN7ADS1113C1EP19__I2C_HandleTypeDefhf>:

ADS1113::ADS1113(I2C_HandleTypeDef *hi2c, uint8_t i2cAddress, float multiplier):
 810c204:	b480      	push	{r7}
 810c206:	b085      	sub	sp, #20
 810c208:	af00      	add	r7, sp, #0
 810c20a:	60f8      	str	r0, [r7, #12]
 810c20c:	60b9      	str	r1, [r7, #8]
 810c20e:	4613      	mov	r3, r2
 810c210:	ed87 0a00 	vstr	s0, [r7]
 810c214:	71fb      	strb	r3, [r7, #7]
	_i2cAddress(i2cAddress),
	_conversionDelay(ADS1113_CONVERSIONDELAY),
	_bitShift(0),
	_ads1113_i2c_port(hi2c),
	_multiplier(multiplier / (MAX_VALUE >> _bitShift))
 810c216:	68fb      	ldr	r3, [r7, #12]
 810c218:	79fa      	ldrb	r2, [r7, #7]
 810c21a:	701a      	strb	r2, [r3, #0]
 810c21c:	68fb      	ldr	r3, [r7, #12]
 810c21e:	2209      	movs	r2, #9
 810c220:	705a      	strb	r2, [r3, #1]
 810c222:	68fb      	ldr	r3, [r7, #12]
 810c224:	2200      	movs	r2, #0
 810c226:	709a      	strb	r2, [r3, #2]
 810c228:	68fb      	ldr	r3, [r7, #12]
 810c22a:	68ba      	ldr	r2, [r7, #8]
 810c22c:	605a      	str	r2, [r3, #4]
 810c22e:	68fb      	ldr	r3, [r7, #12]
 810c230:	789b      	ldrb	r3, [r3, #2]
 810c232:	461a      	mov	r2, r3
 810c234:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810c238:	4113      	asrs	r3, r2
 810c23a:	ee07 3a90 	vmov	s15, r3
 810c23e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 810c242:	edd7 6a00 	vldr	s13, [r7]
 810c246:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810c24a:	68fb      	ldr	r3, [r7, #12]
 810c24c:	edc3 7a02 	vstr	s15, [r3, #8]
{
	//while(!init());
}
 810c250:	68fb      	ldr	r3, [r7, #12]
 810c252:	4618      	mov	r0, r3
 810c254:	3714      	adds	r7, #20
 810c256:	46bd      	mov	sp, r7
 810c258:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c25c:	4770      	bx	lr

0810c25e <_ZN7ADS11135beginEv>:

bool ADS1113::begin(){
 810c25e:	b580      	push	{r7, lr}
 810c260:	b082      	sub	sp, #8
 810c262:	af00      	add	r7, sp, #0
 810c264:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_Init(_ads1113_i2c_port) == HAL_OK){
 810c266:	687b      	ldr	r3, [r7, #4]
 810c268:	685b      	ldr	r3, [r3, #4]
 810c26a:	4618      	mov	r0, r3
 810c26c:	f7f8 ffee 	bl	810524c <HAL_I2C_Init>
 810c270:	4603      	mov	r3, r0
 810c272:	2b00      	cmp	r3, #0
 810c274:	bf0c      	ite	eq
 810c276:	2301      	moveq	r3, #1
 810c278:	2300      	movne	r3, #0
 810c27a:	b2db      	uxtb	r3, r3
 810c27c:	2b00      	cmp	r3, #0
 810c27e:	d014      	beq.n	810c2aa <_ZN7ADS11135beginEv+0x4c>
		if(HAL_I2C_IsDeviceReady(_ads1113_i2c_port, (_i2cAddress<<1), 10, 100) == HAL_OK)
 810c280:	687b      	ldr	r3, [r7, #4]
 810c282:	6858      	ldr	r0, [r3, #4]
 810c284:	687b      	ldr	r3, [r7, #4]
 810c286:	781b      	ldrb	r3, [r3, #0]
 810c288:	b29b      	uxth	r3, r3
 810c28a:	005b      	lsls	r3, r3, #1
 810c28c:	b299      	uxth	r1, r3
 810c28e:	2364      	movs	r3, #100	; 0x64
 810c290:	220a      	movs	r2, #10
 810c292:	f7f9 fcb1 	bl	8105bf8 <HAL_I2C_IsDeviceReady>
 810c296:	4603      	mov	r3, r0
 810c298:	2b00      	cmp	r3, #0
 810c29a:	bf0c      	ite	eq
 810c29c:	2301      	moveq	r3, #1
 810c29e:	2300      	movne	r3, #0
 810c2a0:	b2db      	uxtb	r3, r3
 810c2a2:	2b00      	cmp	r3, #0
 810c2a4:	d001      	beq.n	810c2aa <_ZN7ADS11135beginEv+0x4c>
			return true;
 810c2a6:	2301      	movs	r3, #1
 810c2a8:	e000      	b.n	810c2ac <_ZN7ADS11135beginEv+0x4e>
	}
	return false;
 810c2aa:	2300      	movs	r3, #0
}
 810c2ac:	4618      	mov	r0, r3
 810c2ae:	3708      	adds	r7, #8
 810c2b0:	46bd      	mov	sp, r7
 810c2b2:	bd80      	pop	{r7, pc}

0810c2b4 <_ZL13writeRegisterP19__I2C_HandleTypeDeftht>:

	return true;
}

/* Write to register in ADS1113 directly */
static bool writeRegister(I2C_HandleTypeDef* i2c_port, uint16_t i2cAddress, uint8_t reg, uint16_t value) {
 810c2b4:	b580      	push	{r7, lr}
 810c2b6:	b08a      	sub	sp, #40	; 0x28
 810c2b8:	af04      	add	r7, sp, #16
 810c2ba:	60f8      	str	r0, [r7, #12]
 810c2bc:	4608      	mov	r0, r1
 810c2be:	4611      	mov	r1, r2
 810c2c0:	461a      	mov	r2, r3
 810c2c2:	4603      	mov	r3, r0
 810c2c4:	817b      	strh	r3, [r7, #10]
 810c2c6:	460b      	mov	r3, r1
 810c2c8:	727b      	strb	r3, [r7, #9]
 810c2ca:	4613      	mov	r3, r2
 810c2cc:	80fb      	strh	r3, [r7, #6]
	uint8_t pData[2];
	pData[0] = (value >> 8);
 810c2ce:	88fb      	ldrh	r3, [r7, #6]
 810c2d0:	121b      	asrs	r3, r3, #8
 810c2d2:	b2db      	uxtb	r3, r3
 810c2d4:	753b      	strb	r3, [r7, #20]
	pData[1] = value & 0xff;
 810c2d6:	88fb      	ldrh	r3, [r7, #6]
 810c2d8:	b2db      	uxtb	r3, r3
 810c2da:	757b      	strb	r3, [r7, #21]

	if(HAL_I2C_IsDeviceReady(i2c_port, i2cAddress << 1, 10, 10) != HAL_OK) {
 810c2dc:	897b      	ldrh	r3, [r7, #10]
 810c2de:	005b      	lsls	r3, r3, #1
 810c2e0:	b299      	uxth	r1, r3
 810c2e2:	230a      	movs	r3, #10
 810c2e4:	220a      	movs	r2, #10
 810c2e6:	68f8      	ldr	r0, [r7, #12]
 810c2e8:	f7f9 fc86 	bl	8105bf8 <HAL_I2C_IsDeviceReady>
 810c2ec:	4603      	mov	r3, r0
 810c2ee:	2b00      	cmp	r3, #0
 810c2f0:	bf14      	ite	ne
 810c2f2:	2301      	movne	r3, #1
 810c2f4:	2300      	moveq	r3, #0
 810c2f6:	b2db      	uxtb	r3, r3
 810c2f8:	2b00      	cmp	r3, #0
 810c2fa:	d001      	beq.n	810c300 <_ZL13writeRegisterP19__I2C_HandleTypeDeftht+0x4c>
		return false;
 810c2fc:	2300      	movs	r3, #0
 810c2fe:	e015      	b.n	810c32c <_ZL13writeRegisterP19__I2C_HandleTypeDeftht+0x78>
	}

	return HAL_I2C_Mem_Write(i2c_port, i2cAddress << 1, reg, I2C_MEMADD_SIZE_8BIT, pData, 2, 10) == HAL_OK;
 810c300:	897b      	ldrh	r3, [r7, #10]
 810c302:	005b      	lsls	r3, r3, #1
 810c304:	b299      	uxth	r1, r3
 810c306:	7a7b      	ldrb	r3, [r7, #9]
 810c308:	b29a      	uxth	r2, r3
 810c30a:	230a      	movs	r3, #10
 810c30c:	9302      	str	r3, [sp, #8]
 810c30e:	2302      	movs	r3, #2
 810c310:	9301      	str	r3, [sp, #4]
 810c312:	f107 0314 	add.w	r3, r7, #20
 810c316:	9300      	str	r3, [sp, #0]
 810c318:	2301      	movs	r3, #1
 810c31a:	68f8      	ldr	r0, [r7, #12]
 810c31c:	f7f9 fa3e 	bl	810579c <HAL_I2C_Mem_Write>
 810c320:	4603      	mov	r3, r0
 810c322:	2b00      	cmp	r3, #0
 810c324:	bf0c      	ite	eq
 810c326:	2301      	moveq	r3, #1
 810c328:	2300      	movne	r3, #0
 810c32a:	b2db      	uxtb	r3, r3
}
 810c32c:	4618      	mov	r0, r3
 810c32e:	3718      	adds	r7, #24
 810c330:	46bd      	mov	sp, r7
 810c332:	bd80      	pop	{r7, pc}

0810c334 <_ZL12readRegisterP19__I2C_HandleTypeDefth>:

/* Read from register in ADS1113 directly */
static uint16_t readRegister(I2C_HandleTypeDef* i2c_port, uint16_t i2cAddress, uint8_t reg) {
 810c334:	b580      	push	{r7, lr}
 810c336:	b088      	sub	sp, #32
 810c338:	af04      	add	r7, sp, #16
 810c33a:	6078      	str	r0, [r7, #4]
 810c33c:	460b      	mov	r3, r1
 810c33e:	807b      	strh	r3, [r7, #2]
 810c340:	4613      	mov	r3, r2
 810c342:	707b      	strb	r3, [r7, #1]
	uint8_t pData[2];

	if(HAL_I2C_IsDeviceReady(i2c_port, i2cAddress << 1, 10, 10) != HAL_OK) {
 810c344:	887b      	ldrh	r3, [r7, #2]
 810c346:	005b      	lsls	r3, r3, #1
 810c348:	b299      	uxth	r1, r3
 810c34a:	230a      	movs	r3, #10
 810c34c:	220a      	movs	r2, #10
 810c34e:	6878      	ldr	r0, [r7, #4]
 810c350:	f7f9 fc52 	bl	8105bf8 <HAL_I2C_IsDeviceReady>
 810c354:	4603      	mov	r3, r0
 810c356:	2b00      	cmp	r3, #0
 810c358:	bf14      	ite	ne
 810c35a:	2301      	movne	r3, #1
 810c35c:	2300      	moveq	r3, #0
 810c35e:	b2db      	uxtb	r3, r3
 810c360:	2b00      	cmp	r3, #0
 810c362:	d001      	beq.n	810c368 <_ZL12readRegisterP19__I2C_HandleTypeDefth+0x34>
		return false;
 810c364:	2300      	movs	r3, #0
 810c366:	e022      	b.n	810c3ae <_ZL12readRegisterP19__I2C_HandleTypeDefth+0x7a>
	}

	if(HAL_I2C_Mem_Read(i2c_port, i2cAddress << 1, reg, I2C_MEMADD_SIZE_8BIT, pData, 2, 10) != HAL_OK) {
 810c368:	887b      	ldrh	r3, [r7, #2]
 810c36a:	005b      	lsls	r3, r3, #1
 810c36c:	b299      	uxth	r1, r3
 810c36e:	787b      	ldrb	r3, [r7, #1]
 810c370:	b29a      	uxth	r2, r3
 810c372:	230a      	movs	r3, #10
 810c374:	9302      	str	r3, [sp, #8]
 810c376:	2302      	movs	r3, #2
 810c378:	9301      	str	r3, [sp, #4]
 810c37a:	f107 030c 	add.w	r3, r7, #12
 810c37e:	9300      	str	r3, [sp, #0]
 810c380:	2301      	movs	r3, #1
 810c382:	6878      	ldr	r0, [r7, #4]
 810c384:	f7f9 fb1e 	bl	81059c4 <HAL_I2C_Mem_Read>
 810c388:	4603      	mov	r3, r0
 810c38a:	2b00      	cmp	r3, #0
 810c38c:	bf14      	ite	ne
 810c38e:	2301      	movne	r3, #1
 810c390:	2300      	moveq	r3, #0
 810c392:	b2db      	uxtb	r3, r3
 810c394:	2b00      	cmp	r3, #0
 810c396:	d001      	beq.n	810c39c <_ZL12readRegisterP19__I2C_HandleTypeDefth+0x68>
		return false;
 810c398:	2300      	movs	r3, #0
 810c39a:	e008      	b.n	810c3ae <_ZL12readRegisterP19__I2C_HandleTypeDefth+0x7a>
	}

	uint16_t regData = ((pData[0] << 8) | pData[1]);
 810c39c:	7b3b      	ldrb	r3, [r7, #12]
 810c39e:	021b      	lsls	r3, r3, #8
 810c3a0:	b21a      	sxth	r2, r3
 810c3a2:	7b7b      	ldrb	r3, [r7, #13]
 810c3a4:	b21b      	sxth	r3, r3
 810c3a6:	4313      	orrs	r3, r2
 810c3a8:	b21b      	sxth	r3, r3
 810c3aa:	81fb      	strh	r3, [r7, #14]

	return regData; //CHECK HERE IF THERE ARE ERRORS : inverse pData[0] and pData[1]
 810c3ac:	89fb      	ldrh	r3, [r7, #14]
}
 810c3ae:	4618      	mov	r0, r3
 810c3b0:	3710      	adds	r7, #16
 810c3b2:	46bd      	mov	sp, r7
 810c3b4:	bd80      	pop	{r7, pc}

0810c3b6 <_ZN7ADS111324readADC_Differential_0_1ERst>:
  // Shift 12-bit results right 4 bits for the ADS1X15
  raw = readRegister(_ads1113_i2c_port, _i2cAddress, ADS1X15_REG_POINTER_CONVERT) >> _bitShift;
  return true;
}

bool ADS1113::readADC_Differential_0_1(int16_t& raw, uint16_t sampleRate) {
 810c3b6:	b580      	push	{r7, lr}
 810c3b8:	b086      	sub	sp, #24
 810c3ba:	af00      	add	r7, sp, #0
 810c3bc:	60f8      	str	r0, [r7, #12]
 810c3be:	60b9      	str	r1, [r7, #8]
 810c3c0:	4613      	mov	r3, r2
 810c3c2:	80fb      	strh	r3, [r7, #6]
  // Start with default values
  uint16_t config =
 810c3c4:	f240 1303 	movw	r3, #259	; 0x103
 810c3c8:	82bb      	strh	r3, [r7, #20]
      ADS1X15_REG_CONFIG_CPOL_ACTVLOW | // Alert/Rdy active low   (default val)
      ADS1X15_REG_CONFIG_CMODE_TRAD |   // Traditional comparator (default val)
      ADS1X15_REG_CONFIG_MODE_SINGLE;   // Single-shot mode (default)

  // Set data rate
  config |= sampleRate;
 810c3ca:	8aba      	ldrh	r2, [r7, #20]
 810c3cc:	88fb      	ldrh	r3, [r7, #6]
 810c3ce:	4313      	orrs	r3, r2
 810c3d0:	82bb      	strh	r3, [r7, #20]

  // Set channels
  config |= ADS1X15_REG_CONFIG_MUX_DIFF_0_1; // AIN0 = P, AIN1 = N

  // Set 'start single-conversion' bit
  config |= ADS1X15_REG_CONFIG_OS_SINGLE;
 810c3d2:	8abb      	ldrh	r3, [r7, #20]
 810c3d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 810c3d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 810c3dc:	82bb      	strh	r3, [r7, #20]

  // Write config register to the ADC
  if(!writeRegister(_ads1113_i2c_port, _i2cAddress, ADS1X15_REG_POINTER_CONFIG, config)) {
 810c3de:	68fb      	ldr	r3, [r7, #12]
 810c3e0:	6858      	ldr	r0, [r3, #4]
 810c3e2:	68fb      	ldr	r3, [r7, #12]
 810c3e4:	781b      	ldrb	r3, [r3, #0]
 810c3e6:	b299      	uxth	r1, r3
 810c3e8:	8abb      	ldrh	r3, [r7, #20]
 810c3ea:	2201      	movs	r2, #1
 810c3ec:	f7ff ff62 	bl	810c2b4 <_ZL13writeRegisterP19__I2C_HandleTypeDeftht>
 810c3f0:	4603      	mov	r3, r0
 810c3f2:	f083 0301 	eor.w	r3, r3, #1
 810c3f6:	b2db      	uxtb	r3, r3
 810c3f8:	2b00      	cmp	r3, #0
 810c3fa:	d001      	beq.n	810c400 <_ZN7ADS111324readADC_Differential_0_1ERst+0x4a>
	  return false;
 810c3fc:	2300      	movs	r3, #0
 810c3fe:	e017      	b.n	810c430 <_ZN7ADS111324readADC_Differential_0_1ERst+0x7a>
  }

  // Wait for the conversion to complete
  for(uint8_t i = 0; i < 100; i++) {
 810c400:	2300      	movs	r3, #0
 810c402:	75fb      	strb	r3, [r7, #23]
 810c404:	7dfb      	ldrb	r3, [r7, #23]
 810c406:	2b63      	cmp	r3, #99	; 0x63
 810c408:	d80a      	bhi.n	810c420 <_ZN7ADS111324readADC_Differential_0_1ERst+0x6a>
  	  if(conversionComplete()) {
 810c40a:	68f8      	ldr	r0, [r7, #12]
 810c40c:	f000 f84b 	bl	810c4a6 <_ZN7ADS111318conversionCompleteEv>
 810c410:	4603      	mov	r3, r0
 810c412:	2b00      	cmp	r3, #0
 810c414:	d103      	bne.n	810c41e <_ZN7ADS111324readADC_Differential_0_1ERst+0x68>
  for(uint8_t i = 0; i < 100; i++) {
 810c416:	7dfb      	ldrb	r3, [r7, #23]
 810c418:	3301      	adds	r3, #1
 810c41a:	75fb      	strb	r3, [r7, #23]
 810c41c:	e7f2      	b.n	810c404 <_ZN7ADS111324readADC_Differential_0_1ERst+0x4e>
  		  break;
 810c41e:	bf00      	nop
  	  }
    }

  // Read the conversion results
  raw = getLastConversionResults();
 810c420:	68f8      	ldr	r0, [r7, #12]
 810c422:	f000 f809 	bl	810c438 <_ZN7ADS111324getLastConversionResultsEv>
 810c426:	4603      	mov	r3, r0
 810c428:	461a      	mov	r2, r3
 810c42a:	68bb      	ldr	r3, [r7, #8]
 810c42c:	801a      	strh	r2, [r3, #0]
  return true;
 810c42e:	2301      	movs	r3, #1
}
 810c430:	4618      	mov	r0, r3
 810c432:	3718      	adds	r7, #24
 810c434:	46bd      	mov	sp, r7
 810c436:	bd80      	pop	{r7, pc}

0810c438 <_ZN7ADS111324getLastConversionResultsEv>:

int16_t ADS1113::getLastConversionResults() {
 810c438:	b580      	push	{r7, lr}
 810c43a:	b084      	sub	sp, #16
 810c43c:	af00      	add	r7, sp, #0
 810c43e:	6078      	str	r0, [r7, #4]
	// Wait for the conversion to complete
	ads1113_delay(_conversionDelay);
 810c440:	687b      	ldr	r3, [r7, #4]
 810c442:	785b      	ldrb	r3, [r3, #1]
 810c444:	4619      	mov	r1, r3
 810c446:	6878      	ldr	r0, [r7, #4]
 810c448:	f7ff fecf 	bl	810c1ea <_ZN7ADS111313ads1113_delayEi>

	// Read the conversion results
	uint16_t res = readRegister(_ads1113_i2c_port, _i2cAddress, ADS1X15_REG_POINTER_CONVERT) >> _bitShift;
 810c44c:	687b      	ldr	r3, [r7, #4]
 810c44e:	6858      	ldr	r0, [r3, #4]
 810c450:	687b      	ldr	r3, [r7, #4]
 810c452:	781b      	ldrb	r3, [r3, #0]
 810c454:	b29b      	uxth	r3, r3
 810c456:	2200      	movs	r2, #0
 810c458:	4619      	mov	r1, r3
 810c45a:	f7ff ff6b 	bl	810c334 <_ZL12readRegisterP19__I2C_HandleTypeDefth>
 810c45e:	4603      	mov	r3, r0
 810c460:	461a      	mov	r2, r3
 810c462:	687b      	ldr	r3, [r7, #4]
 810c464:	789b      	ldrb	r3, [r3, #2]
 810c466:	fa42 f303 	asr.w	r3, r2, r3
 810c46a:	81fb      	strh	r3, [r7, #14]
	if(res == 0) res++;
 810c46c:	89fb      	ldrh	r3, [r7, #14]
 810c46e:	2b00      	cmp	r3, #0
 810c470:	d102      	bne.n	810c478 <_ZN7ADS111324getLastConversionResultsEv+0x40>
 810c472:	89fb      	ldrh	r3, [r7, #14]
 810c474:	3301      	adds	r3, #1
 810c476:	81fb      	strh	r3, [r7, #14]

	if (_bitShift == 0) {
 810c478:	687b      	ldr	r3, [r7, #4]
 810c47a:	789b      	ldrb	r3, [r3, #2]
 810c47c:	2b00      	cmp	r3, #0
 810c47e:	d102      	bne.n	810c486 <_ZN7ADS111324getLastConversionResultsEv+0x4e>
		return (int16_t)res;
 810c480:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810c484:	e00b      	b.n	810c49e <_ZN7ADS111324getLastConversionResultsEv+0x66>
	}
	else {
	// Shift 12-bit results right 4 bits for the ADS1X15,
	// making sure we keep the sign bit intact
		if (res > 0x07FF) {
 810c486:	89fb      	ldrh	r3, [r7, #14]
 810c488:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810c48c:	d305      	bcc.n	810c49a <_ZN7ADS111324getLastConversionResultsEv+0x62>
			// negative number - extend the sign to 16th bit
			res |= 0xF000;
 810c48e:	89fb      	ldrh	r3, [r7, #14]
 810c490:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 810c494:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 810c498:	81fb      	strh	r3, [r7, #14]
		}
	return (int16_t)res;
 810c49a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
	}
}
 810c49e:	4618      	mov	r0, r3
 810c4a0:	3710      	adds	r7, #16
 810c4a2:	46bd      	mov	sp, r7
 810c4a4:	bd80      	pop	{r7, pc}

0810c4a6 <_ZN7ADS111318conversionCompleteEv>:

bool ADS1113::conversionComplete() {
 810c4a6:	b580      	push	{r7, lr}
 810c4a8:	b082      	sub	sp, #8
 810c4aa:	af00      	add	r7, sp, #0
 810c4ac:	6078      	str	r0, [r7, #4]
  return (readRegister(_ads1113_i2c_port, _i2cAddress, ADS1X15_REG_POINTER_CONFIG) & 0x8000) != 0;
 810c4ae:	687b      	ldr	r3, [r7, #4]
 810c4b0:	6858      	ldr	r0, [r3, #4]
 810c4b2:	687b      	ldr	r3, [r7, #4]
 810c4b4:	781b      	ldrb	r3, [r3, #0]
 810c4b6:	b29b      	uxth	r3, r3
 810c4b8:	2201      	movs	r2, #1
 810c4ba:	4619      	mov	r1, r3
 810c4bc:	f7ff ff3a 	bl	810c334 <_ZL12readRegisterP19__I2C_HandleTypeDefth>
 810c4c0:	4603      	mov	r3, r0
 810c4c2:	b21b      	sxth	r3, r3
 810c4c4:	b29b      	uxth	r3, r3
 810c4c6:	0bdb      	lsrs	r3, r3, #15
 810c4c8:	b2db      	uxtb	r3, r3
}
 810c4ca:	4618      	mov	r0, r3
 810c4cc:	3708      	adds	r7, #8
 810c4ce:	46bd      	mov	sp, r7
 810c4d0:	bd80      	pop	{r7, pc}

0810c4d2 <_ZN7ADS111313getMultiplierEv>:

float ADS1113::getMultiplier(){
 810c4d2:	b480      	push	{r7}
 810c4d4:	b083      	sub	sp, #12
 810c4d6:	af00      	add	r7, sp, #0
 810c4d8:	6078      	str	r0, [r7, #4]
	return _multiplier;
 810c4da:	687b      	ldr	r3, [r7, #4]
 810c4dc:	689b      	ldr	r3, [r3, #8]
 810c4de:	ee07 3a90 	vmov	s15, r3
}
 810c4e2:	eeb0 0a67 	vmov.f32	s0, s15
 810c4e6:	370c      	adds	r7, #12
 810c4e8:	46bd      	mov	sp, r7
 810c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c4ee:	4770      	bx	lr

0810c4f0 <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 810c4f0:	b480      	push	{r7}
 810c4f2:	b083      	sub	sp, #12
 810c4f4:	af00      	add	r7, sp, #0
 810c4f6:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 810c4f8:	687b      	ldr	r3, [r7, #4]
 810c4fa:	2203      	movs	r2, #3
 810c4fc:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 810c4fe:	687b      	ldr	r3, [r7, #4]
 810c500:	2200      	movs	r2, #0
 810c502:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 810c504:	687b      	ldr	r3, [r7, #4]
 810c506:	2203      	movs	r2, #3
 810c508:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 810c50a:	687b      	ldr	r3, [r7, #4]
 810c50c:	2203      	movs	r2, #3
 810c50e:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 810c510:	687b      	ldr	r3, [r7, #4]
 810c512:	2203      	movs	r2, #3
 810c514:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 810c516:	687b      	ldr	r3, [r7, #4]
 810c518:	2203      	movs	r2, #3
 810c51a:	715a      	strb	r2, [r3, #5]
}
 810c51c:	bf00      	nop
 810c51e:	370c      	adds	r7, #12
 810c520:	46bd      	mov	sp, r7
 810c522:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c526:	4770      	bx	lr

0810c528 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 810c528:	b580      	push	{r7, lr}
 810c52a:	b08a      	sub	sp, #40	; 0x28
 810c52c:	af04      	add	r7, sp, #16
 810c52e:	60f8      	str	r0, [r7, #12]
 810c530:	460b      	mov	r3, r1
 810c532:	607a      	str	r2, [r7, #4]
 810c534:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 810c536:	68fb      	ldr	r3, [r7, #12]
 810c538:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810c53a:	005b      	lsls	r3, r3, #1
 810c53c:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 100)
 810c53e:	68fb      	ldr	r3, [r7, #12]
 810c540:	6a98      	ldr	r0, [r3, #40]	; 0x28
 810c542:	7afb      	ldrb	r3, [r7, #11]
 810c544:	b29a      	uxth	r2, r3
 810c546:	8af9      	ldrh	r1, [r7, #22]
 810c548:	2364      	movs	r3, #100	; 0x64
 810c54a:	9302      	str	r3, [sp, #8]
 810c54c:	2302      	movs	r3, #2
 810c54e:	9301      	str	r3, [sp, #4]
 810c550:	f107 0314 	add.w	r3, r7, #20
 810c554:	9300      	str	r3, [sp, #0]
 810c556:	2301      	movs	r3, #1
 810c558:	f7f9 fa34 	bl	81059c4 <HAL_I2C_Mem_Read>
 810c55c:	4603      	mov	r3, r0
 810c55e:	2b00      	cmp	r3, #0
 810c560:	d10b      	bne.n	810c57a <read_register16+0x52>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 810c562:	7d7b      	ldrb	r3, [r7, #21]
 810c564:	021b      	lsls	r3, r3, #8
 810c566:	b21a      	sxth	r2, r3
 810c568:	7d3b      	ldrb	r3, [r7, #20]
 810c56a:	b21b      	sxth	r3, r3
 810c56c:	4313      	orrs	r3, r2
 810c56e:	b21b      	sxth	r3, r3
 810c570:	b29a      	uxth	r2, r3
 810c572:	687b      	ldr	r3, [r7, #4]
 810c574:	801a      	strh	r2, [r3, #0]
		return true;
 810c576:	2301      	movs	r3, #1
 810c578:	e000      	b.n	810c57c <read_register16+0x54>
	} else {
		return false;
 810c57a:	2300      	movs	r3, #0
	}

}
 810c57c:	4618      	mov	r0, r3
 810c57e:	3718      	adds	r7, #24
 810c580:	46bd      	mov	sp, r7
 810c582:	bd80      	pop	{r7, pc}

0810c584 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 810c584:	b590      	push	{r4, r7, lr}
 810c586:	b08b      	sub	sp, #44	; 0x2c
 810c588:	af04      	add	r7, sp, #16
 810c58a:	60f8      	str	r0, [r7, #12]
 810c58c:	607a      	str	r2, [r7, #4]
 810c58e:	461a      	mov	r2, r3
 810c590:	460b      	mov	r3, r1
 810c592:	72fb      	strb	r3, [r7, #11]
 810c594:	4613      	mov	r3, r2
 810c596:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 810c598:	68fb      	ldr	r3, [r7, #12]
 810c59a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810c59c:	005b      	lsls	r3, r3, #1
 810c59e:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 100) == HAL_OK) {
 810c5a0:	68fb      	ldr	r3, [r7, #12]
 810c5a2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 810c5a4:	7afb      	ldrb	r3, [r7, #11]
 810c5a6:	b29c      	uxth	r4, r3
 810c5a8:	7abb      	ldrb	r3, [r7, #10]
 810c5aa:	b29b      	uxth	r3, r3
 810c5ac:	8af9      	ldrh	r1, [r7, #22]
 810c5ae:	2264      	movs	r2, #100	; 0x64
 810c5b0:	9202      	str	r2, [sp, #8]
 810c5b2:	9301      	str	r3, [sp, #4]
 810c5b4:	687b      	ldr	r3, [r7, #4]
 810c5b6:	9300      	str	r3, [sp, #0]
 810c5b8:	2301      	movs	r3, #1
 810c5ba:	4622      	mov	r2, r4
 810c5bc:	f7f9 fa02 	bl	81059c4 <HAL_I2C_Mem_Read>
 810c5c0:	4603      	mov	r3, r0
 810c5c2:	2b00      	cmp	r3, #0
 810c5c4:	d101      	bne.n	810c5ca <read_data+0x46>
		return 0;
 810c5c6:	2300      	movs	r3, #0
 810c5c8:	e000      	b.n	810c5cc <read_data+0x48>
	} else {
		return 1;
 810c5ca:	2301      	movs	r3, #1
	}

}
 810c5cc:	4618      	mov	r0, r3
 810c5ce:	371c      	adds	r7, #28
 810c5d0:	46bd      	mov	sp, r7
 810c5d2:	bd90      	pop	{r4, r7, pc}

0810c5d4 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 810c5d4:	b580      	push	{r7, lr}
 810c5d6:	b082      	sub	sp, #8
 810c5d8:	af00      	add	r7, sp, #0
 810c5da:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 810c5dc:	687b      	ldr	r3, [r7, #4]
 810c5de:	461a      	mov	r2, r3
 810c5e0:	2188      	movs	r1, #136	; 0x88
 810c5e2:	6878      	ldr	r0, [r7, #4]
 810c5e4:	f7ff ffa0 	bl	810c528 <read_register16>
 810c5e8:	4603      	mov	r3, r0
 810c5ea:	2b00      	cmp	r3, #0
 810c5ec:	d06f      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 810c5ee:	687b      	ldr	r3, [r7, #4]
 810c5f0:	3302      	adds	r3, #2
 810c5f2:	461a      	mov	r2, r3
 810c5f4:	218a      	movs	r1, #138	; 0x8a
 810c5f6:	6878      	ldr	r0, [r7, #4]
 810c5f8:	f7ff ff96 	bl	810c528 <read_register16>
 810c5fc:	4603      	mov	r3, r0
 810c5fe:	2b00      	cmp	r3, #0
 810c600:	d065      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 810c602:	687b      	ldr	r3, [r7, #4]
 810c604:	3304      	adds	r3, #4
 810c606:	461a      	mov	r2, r3
 810c608:	218c      	movs	r1, #140	; 0x8c
 810c60a:	6878      	ldr	r0, [r7, #4]
 810c60c:	f7ff ff8c 	bl	810c528 <read_register16>
 810c610:	4603      	mov	r3, r0
 810c612:	2b00      	cmp	r3, #0
 810c614:	d05b      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 810c616:	687b      	ldr	r3, [r7, #4]
 810c618:	3306      	adds	r3, #6
 810c61a:	461a      	mov	r2, r3
 810c61c:	218e      	movs	r1, #142	; 0x8e
 810c61e:	6878      	ldr	r0, [r7, #4]
 810c620:	f7ff ff82 	bl	810c528 <read_register16>
 810c624:	4603      	mov	r3, r0
 810c626:	2b00      	cmp	r3, #0
 810c628:	d051      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 810c62a:	687b      	ldr	r3, [r7, #4]
 810c62c:	3308      	adds	r3, #8
 810c62e:	461a      	mov	r2, r3
 810c630:	2190      	movs	r1, #144	; 0x90
 810c632:	6878      	ldr	r0, [r7, #4]
 810c634:	f7ff ff78 	bl	810c528 <read_register16>
 810c638:	4603      	mov	r3, r0
 810c63a:	2b00      	cmp	r3, #0
 810c63c:	d047      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 810c63e:	687b      	ldr	r3, [r7, #4]
 810c640:	330a      	adds	r3, #10
 810c642:	461a      	mov	r2, r3
 810c644:	2192      	movs	r1, #146	; 0x92
 810c646:	6878      	ldr	r0, [r7, #4]
 810c648:	f7ff ff6e 	bl	810c528 <read_register16>
 810c64c:	4603      	mov	r3, r0
 810c64e:	2b00      	cmp	r3, #0
 810c650:	d03d      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 810c652:	687b      	ldr	r3, [r7, #4]
 810c654:	330c      	adds	r3, #12
 810c656:	461a      	mov	r2, r3
 810c658:	2194      	movs	r1, #148	; 0x94
 810c65a:	6878      	ldr	r0, [r7, #4]
 810c65c:	f7ff ff64 	bl	810c528 <read_register16>
 810c660:	4603      	mov	r3, r0
 810c662:	2b00      	cmp	r3, #0
 810c664:	d033      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 810c666:	687b      	ldr	r3, [r7, #4]
 810c668:	330e      	adds	r3, #14
 810c66a:	461a      	mov	r2, r3
 810c66c:	2196      	movs	r1, #150	; 0x96
 810c66e:	6878      	ldr	r0, [r7, #4]
 810c670:	f7ff ff5a 	bl	810c528 <read_register16>
 810c674:	4603      	mov	r3, r0
 810c676:	2b00      	cmp	r3, #0
 810c678:	d029      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 810c67a:	687b      	ldr	r3, [r7, #4]
 810c67c:	3310      	adds	r3, #16
 810c67e:	461a      	mov	r2, r3
 810c680:	2198      	movs	r1, #152	; 0x98
 810c682:	6878      	ldr	r0, [r7, #4]
 810c684:	f7ff ff50 	bl	810c528 <read_register16>
 810c688:	4603      	mov	r3, r0
 810c68a:	2b00      	cmp	r3, #0
 810c68c:	d01f      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 810c68e:	687b      	ldr	r3, [r7, #4]
 810c690:	3312      	adds	r3, #18
 810c692:	461a      	mov	r2, r3
 810c694:	219a      	movs	r1, #154	; 0x9a
 810c696:	6878      	ldr	r0, [r7, #4]
 810c698:	f7ff ff46 	bl	810c528 <read_register16>
 810c69c:	4603      	mov	r3, r0
 810c69e:	2b00      	cmp	r3, #0
 810c6a0:	d015      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 810c6a2:	687b      	ldr	r3, [r7, #4]
 810c6a4:	3314      	adds	r3, #20
 810c6a6:	461a      	mov	r2, r3
 810c6a8:	219c      	movs	r1, #156	; 0x9c
 810c6aa:	6878      	ldr	r0, [r7, #4]
 810c6ac:	f7ff ff3c 	bl	810c528 <read_register16>
 810c6b0:	4603      	mov	r3, r0
 810c6b2:	2b00      	cmp	r3, #0
 810c6b4:	d00b      	beq.n	810c6ce <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 810c6b6:	687b      	ldr	r3, [r7, #4]
 810c6b8:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 810c6ba:	461a      	mov	r2, r3
 810c6bc:	219e      	movs	r1, #158	; 0x9e
 810c6be:	6878      	ldr	r0, [r7, #4]
 810c6c0:	f7ff ff32 	bl	810c528 <read_register16>
 810c6c4:	4603      	mov	r3, r0
 810c6c6:	2b00      	cmp	r3, #0
 810c6c8:	d001      	beq.n	810c6ce <read_calibration_data+0xfa>

		return true;
 810c6ca:	2301      	movs	r3, #1
 810c6cc:	e000      	b.n	810c6d0 <read_calibration_data+0xfc>
	}

	return false;
 810c6ce:	2300      	movs	r3, #0
}
 810c6d0:	4618      	mov	r0, r3
 810c6d2:	3708      	adds	r7, #8
 810c6d4:	46bd      	mov	sp, r7
 810c6d6:	bd80      	pop	{r7, pc}

0810c6d8 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 810c6d8:	b580      	push	{r7, lr}
 810c6da:	b084      	sub	sp, #16
 810c6dc:	af00      	add	r7, sp, #0
 810c6de:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 810c6e0:	687b      	ldr	r3, [r7, #4]
 810c6e2:	f103 0218 	add.w	r2, r3, #24
 810c6e6:	2301      	movs	r3, #1
 810c6e8:	21a1      	movs	r1, #161	; 0xa1
 810c6ea:	6878      	ldr	r0, [r7, #4]
 810c6ec:	f7ff ff4a 	bl	810c584 <read_data>
 810c6f0:	4603      	mov	r3, r0
 810c6f2:	2b00      	cmp	r3, #0
 810c6f4:	d14b      	bne.n	810c78e <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 810c6f6:	687b      	ldr	r3, [r7, #4]
 810c6f8:	331a      	adds	r3, #26
 810c6fa:	461a      	mov	r2, r3
 810c6fc:	21e1      	movs	r1, #225	; 0xe1
 810c6fe:	6878      	ldr	r0, [r7, #4]
 810c700:	f7ff ff12 	bl	810c528 <read_register16>
 810c704:	4603      	mov	r3, r0
 810c706:	2b00      	cmp	r3, #0
 810c708:	d041      	beq.n	810c78e <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 810c70a:	687b      	ldr	r3, [r7, #4]
 810c70c:	f103 021c 	add.w	r2, r3, #28
 810c710:	2301      	movs	r3, #1
 810c712:	21e3      	movs	r1, #227	; 0xe3
 810c714:	6878      	ldr	r0, [r7, #4]
 810c716:	f7ff ff35 	bl	810c584 <read_data>
 810c71a:	4603      	mov	r3, r0
 810c71c:	2b00      	cmp	r3, #0
 810c71e:	d136      	bne.n	810c78e <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 810c720:	f107 030e 	add.w	r3, r7, #14
 810c724:	461a      	mov	r2, r3
 810c726:	21e4      	movs	r1, #228	; 0xe4
 810c728:	6878      	ldr	r0, [r7, #4]
 810c72a:	f7ff fefd 	bl	810c528 <read_register16>
 810c72e:	4603      	mov	r3, r0
 810c730:	2b00      	cmp	r3, #0
 810c732:	d02c      	beq.n	810c78e <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 810c734:	f107 030c 	add.w	r3, r7, #12
 810c738:	461a      	mov	r2, r3
 810c73a:	21e5      	movs	r1, #229	; 0xe5
 810c73c:	6878      	ldr	r0, [r7, #4]
 810c73e:	f7ff fef3 	bl	810c528 <read_register16>
 810c742:	4603      	mov	r3, r0
 810c744:	2b00      	cmp	r3, #0
 810c746:	d022      	beq.n	810c78e <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 810c748:	687b      	ldr	r3, [r7, #4]
 810c74a:	f103 0222 	add.w	r2, r3, #34	; 0x22
 810c74e:	2301      	movs	r3, #1
 810c750:	21e7      	movs	r1, #231	; 0xe7
 810c752:	6878      	ldr	r0, [r7, #4]
 810c754:	f7ff ff16 	bl	810c584 <read_data>
 810c758:	4603      	mov	r3, r0
 810c75a:	2b00      	cmp	r3, #0
 810c75c:	d117      	bne.n	810c78e <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 810c75e:	89fb      	ldrh	r3, [r7, #14]
 810c760:	011b      	lsls	r3, r3, #4
 810c762:	b21b      	sxth	r3, r3
 810c764:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 810c768:	b21a      	sxth	r2, r3
 810c76a:	89fb      	ldrh	r3, [r7, #14]
 810c76c:	121b      	asrs	r3, r3, #8
 810c76e:	b21b      	sxth	r3, r3
 810c770:	f003 030f 	and.w	r3, r3, #15
 810c774:	b21b      	sxth	r3, r3
 810c776:	4313      	orrs	r3, r2
 810c778:	b21a      	sxth	r2, r3
 810c77a:	687b      	ldr	r3, [r7, #4]
 810c77c:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 810c77e:	89bb      	ldrh	r3, [r7, #12]
 810c780:	091b      	lsrs	r3, r3, #4
 810c782:	b29b      	uxth	r3, r3
 810c784:	b21a      	sxth	r2, r3
 810c786:	687b      	ldr	r3, [r7, #4]
 810c788:	841a      	strh	r2, [r3, #32]

		return true;
 810c78a:	2301      	movs	r3, #1
 810c78c:	e000      	b.n	810c790 <read_hum_calibration_data+0xb8>
	}

	return false;
 810c78e:	2300      	movs	r3, #0
}
 810c790:	4618      	mov	r0, r3
 810c792:	3710      	adds	r7, #16
 810c794:	46bd      	mov	sp, r7
 810c796:	bd80      	pop	{r7, pc}

0810c798 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 810c798:	b580      	push	{r7, lr}
 810c79a:	b088      	sub	sp, #32
 810c79c:	af04      	add	r7, sp, #16
 810c79e:	6078      	str	r0, [r7, #4]
 810c7a0:	460b      	mov	r3, r1
 810c7a2:	70fb      	strb	r3, [r7, #3]
 810c7a4:	4613      	mov	r3, r2
 810c7a6:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 810c7a8:	687b      	ldr	r3, [r7, #4]
 810c7aa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810c7ac:	005b      	lsls	r3, r3, #1
 810c7ae:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 810c7b0:	687b      	ldr	r3, [r7, #4]
 810c7b2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 810c7b4:	78fb      	ldrb	r3, [r7, #3]
 810c7b6:	b29a      	uxth	r2, r3
 810c7b8:	89f9      	ldrh	r1, [r7, #14]
 810c7ba:	f242 7310 	movw	r3, #10000	; 0x2710
 810c7be:	9302      	str	r3, [sp, #8]
 810c7c0:	2301      	movs	r3, #1
 810c7c2:	9301      	str	r3, [sp, #4]
 810c7c4:	1cbb      	adds	r3, r7, #2
 810c7c6:	9300      	str	r3, [sp, #0]
 810c7c8:	2301      	movs	r3, #1
 810c7ca:	f7f8 ffe7 	bl	810579c <HAL_I2C_Mem_Write>
 810c7ce:	4603      	mov	r3, r0
 810c7d0:	2b00      	cmp	r3, #0
 810c7d2:	d101      	bne.n	810c7d8 <write_register8+0x40>
		return false;
 810c7d4:	2300      	movs	r3, #0
 810c7d6:	e000      	b.n	810c7da <write_register8+0x42>
	else
		return true;
 810c7d8:	2301      	movs	r3, #1
}
 810c7da:	4618      	mov	r0, r3
 810c7dc:	3710      	adds	r7, #16
 810c7de:	46bd      	mov	sp, r7
 810c7e0:	bd80      	pop	{r7, pc}

0810c7e2 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 810c7e2:	b580      	push	{r7, lr}
 810c7e4:	b084      	sub	sp, #16
 810c7e6:	af00      	add	r7, sp, #0
 810c7e8:	6078      	str	r0, [r7, #4]
 810c7ea:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 810c7ec:	687b      	ldr	r3, [r7, #4]
 810c7ee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810c7f0:	2b76      	cmp	r3, #118	; 0x76
 810c7f2:	d005      	beq.n	810c800 <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 810c7f4:	687b      	ldr	r3, [r7, #4]
 810c7f6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810c7f8:	2b77      	cmp	r3, #119	; 0x77
 810c7fa:	d001      	beq.n	810c800 <bmp280_init+0x1e>

		return false;
 810c7fc:	2300      	movs	r3, #0
 810c7fe:	e099      	b.n	810c934 <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 810c800:	687b      	ldr	r3, [r7, #4]
 810c802:	f103 0232 	add.w	r2, r3, #50	; 0x32
 810c806:	2301      	movs	r3, #1
 810c808:	21d0      	movs	r1, #208	; 0xd0
 810c80a:	6878      	ldr	r0, [r7, #4]
 810c80c:	f7ff feba 	bl	810c584 <read_data>
 810c810:	4603      	mov	r3, r0
 810c812:	2b00      	cmp	r3, #0
 810c814:	d001      	beq.n	810c81a <bmp280_init+0x38>
		return false;
 810c816:	2300      	movs	r3, #0
 810c818:	e08c      	b.n	810c934 <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 810c81a:	687b      	ldr	r3, [r7, #4]
 810c81c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810c820:	2b58      	cmp	r3, #88	; 0x58
 810c822:	d006      	beq.n	810c832 <bmp280_init+0x50>
 810c824:	687b      	ldr	r3, [r7, #4]
 810c826:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810c82a:	2b60      	cmp	r3, #96	; 0x60
 810c82c:	d001      	beq.n	810c832 <bmp280_init+0x50>

		return false;
 810c82e:	2300      	movs	r3, #0
 810c830:	e080      	b.n	810c934 <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 810c832:	22b6      	movs	r2, #182	; 0xb6
 810c834:	21e0      	movs	r1, #224	; 0xe0
 810c836:	6878      	ldr	r0, [r7, #4]
 810c838:	f7ff ffae 	bl	810c798 <write_register8>
 810c83c:	4603      	mov	r3, r0
 810c83e:	2b00      	cmp	r3, #0
 810c840:	d001      	beq.n	810c846 <bmp280_init+0x64>
		return false;
 810c842:	2300      	movs	r3, #0
 810c844:	e076      	b.n	810c934 <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 810c846:	f107 020c 	add.w	r2, r7, #12
 810c84a:	2301      	movs	r3, #1
 810c84c:	21f3      	movs	r1, #243	; 0xf3
 810c84e:	6878      	ldr	r0, [r7, #4]
 810c850:	f7ff fe98 	bl	810c584 <read_data>
 810c854:	4603      	mov	r3, r0
 810c856:	2b00      	cmp	r3, #0
 810c858:	d1f5      	bne.n	810c846 <bmp280_init+0x64>
				&& (status & 1) == 0)
 810c85a:	7b3b      	ldrb	r3, [r7, #12]
 810c85c:	f003 0301 	and.w	r3, r3, #1
 810c860:	2b00      	cmp	r3, #0
 810c862:	d1f0      	bne.n	810c846 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 810c864:	6878      	ldr	r0, [r7, #4]
 810c866:	f7ff feb5 	bl	810c5d4 <read_calibration_data>
 810c86a:	4603      	mov	r3, r0
 810c86c:	f083 0301 	eor.w	r3, r3, #1
 810c870:	b2db      	uxtb	r3, r3
 810c872:	2b00      	cmp	r3, #0
 810c874:	d100      	bne.n	810c878 <bmp280_init+0x96>
 810c876:	e001      	b.n	810c87c <bmp280_init+0x9a>
		return false;
 810c878:	2300      	movs	r3, #0
 810c87a:	e05b      	b.n	810c934 <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 810c87c:	687b      	ldr	r3, [r7, #4]
 810c87e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810c882:	2b60      	cmp	r3, #96	; 0x60
 810c884:	d10a      	bne.n	810c89c <bmp280_init+0xba>
 810c886:	6878      	ldr	r0, [r7, #4]
 810c888:	f7ff ff26 	bl	810c6d8 <read_hum_calibration_data>
 810c88c:	4603      	mov	r3, r0
 810c88e:	f083 0301 	eor.w	r3, r3, #1
 810c892:	b2db      	uxtb	r3, r3
 810c894:	2b00      	cmp	r3, #0
 810c896:	d001      	beq.n	810c89c <bmp280_init+0xba>
		return false;
 810c898:	2300      	movs	r3, #0
 810c89a:	e04b      	b.n	810c934 <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 810c89c:	683b      	ldr	r3, [r7, #0]
 810c89e:	795b      	ldrb	r3, [r3, #5]
 810c8a0:	015b      	lsls	r3, r3, #5
 810c8a2:	b25a      	sxtb	r2, r3
 810c8a4:	683b      	ldr	r3, [r7, #0]
 810c8a6:	785b      	ldrb	r3, [r3, #1]
 810c8a8:	009b      	lsls	r3, r3, #2
 810c8aa:	b25b      	sxtb	r3, r3
 810c8ac:	4313      	orrs	r3, r2
 810c8ae:	b25b      	sxtb	r3, r3
 810c8b0:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 810c8b2:	7bfb      	ldrb	r3, [r7, #15]
 810c8b4:	461a      	mov	r2, r3
 810c8b6:	21f5      	movs	r1, #245	; 0xf5
 810c8b8:	6878      	ldr	r0, [r7, #4]
 810c8ba:	f7ff ff6d 	bl	810c798 <write_register8>
 810c8be:	4603      	mov	r3, r0
 810c8c0:	2b00      	cmp	r3, #0
 810c8c2:	d001      	beq.n	810c8c8 <bmp280_init+0xe6>
		return false;
 810c8c4:	2300      	movs	r3, #0
 810c8c6:	e035      	b.n	810c934 <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 810c8c8:	683b      	ldr	r3, [r7, #0]
 810c8ca:	781b      	ldrb	r3, [r3, #0]
 810c8cc:	2b01      	cmp	r3, #1
 810c8ce:	d102      	bne.n	810c8d6 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 810c8d0:	683b      	ldr	r3, [r7, #0]
 810c8d2:	2200      	movs	r2, #0
 810c8d4:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 810c8d6:	683b      	ldr	r3, [r7, #0]
 810c8d8:	78db      	ldrb	r3, [r3, #3]
 810c8da:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 810c8dc:	b25a      	sxtb	r2, r3
 810c8de:	683b      	ldr	r3, [r7, #0]
 810c8e0:	789b      	ldrb	r3, [r3, #2]
 810c8e2:	009b      	lsls	r3, r3, #2
 810c8e4:	b25b      	sxtb	r3, r3
 810c8e6:	4313      	orrs	r3, r2
 810c8e8:	b25a      	sxtb	r2, r3
 810c8ea:	683b      	ldr	r3, [r7, #0]
 810c8ec:	781b      	ldrb	r3, [r3, #0]
 810c8ee:	b25b      	sxtb	r3, r3
 810c8f0:	4313      	orrs	r3, r2
 810c8f2:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 810c8f4:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 810c8f6:	687b      	ldr	r3, [r7, #4]
 810c8f8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810c8fc:	2b60      	cmp	r3, #96	; 0x60
 810c8fe:	d10d      	bne.n	810c91c <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 810c900:	683b      	ldr	r3, [r7, #0]
 810c902:	791b      	ldrb	r3, [r3, #4]
 810c904:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 810c906:	7b7b      	ldrb	r3, [r7, #13]
 810c908:	461a      	mov	r2, r3
 810c90a:	21f2      	movs	r1, #242	; 0xf2
 810c90c:	6878      	ldr	r0, [r7, #4]
 810c90e:	f7ff ff43 	bl	810c798 <write_register8>
 810c912:	4603      	mov	r3, r0
 810c914:	2b00      	cmp	r3, #0
 810c916:	d001      	beq.n	810c91c <bmp280_init+0x13a>
			return false;
 810c918:	2300      	movs	r3, #0
 810c91a:	e00b      	b.n	810c934 <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 810c91c:	7bbb      	ldrb	r3, [r7, #14]
 810c91e:	461a      	mov	r2, r3
 810c920:	21f4      	movs	r1, #244	; 0xf4
 810c922:	6878      	ldr	r0, [r7, #4]
 810c924:	f7ff ff38 	bl	810c798 <write_register8>
 810c928:	4603      	mov	r3, r0
 810c92a:	2b00      	cmp	r3, #0
 810c92c:	d001      	beq.n	810c932 <bmp280_init+0x150>
		return false;
 810c92e:	2300      	movs	r3, #0
 810c930:	e000      	b.n	810c934 <bmp280_init+0x152>
	}

	return true;
 810c932:	2301      	movs	r3, #1
}
 810c934:	4618      	mov	r0, r3
 810c936:	3710      	adds	r7, #16
 810c938:	46bd      	mov	sp, r7
 810c93a:	bd80      	pop	{r7, pc}

0810c93c <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 810c93c:	b480      	push	{r7}
 810c93e:	b087      	sub	sp, #28
 810c940:	af00      	add	r7, sp, #0
 810c942:	60f8      	str	r0, [r7, #12]
 810c944:	60b9      	str	r1, [r7, #8]
 810c946:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 810c948:	68bb      	ldr	r3, [r7, #8]
 810c94a:	10da      	asrs	r2, r3, #3
 810c94c:	68fb      	ldr	r3, [r7, #12]
 810c94e:	881b      	ldrh	r3, [r3, #0]
 810c950:	005b      	lsls	r3, r3, #1
 810c952:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 810c954:	68fa      	ldr	r2, [r7, #12]
 810c956:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 810c95a:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 810c95e:	12db      	asrs	r3, r3, #11
 810c960:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 810c962:	68bb      	ldr	r3, [r7, #8]
 810c964:	111b      	asrs	r3, r3, #4
 810c966:	68fa      	ldr	r2, [r7, #12]
 810c968:	8812      	ldrh	r2, [r2, #0]
 810c96a:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 810c96c:	68ba      	ldr	r2, [r7, #8]
 810c96e:	1112      	asrs	r2, r2, #4
 810c970:	68f9      	ldr	r1, [r7, #12]
 810c972:	8809      	ldrh	r1, [r1, #0]
 810c974:	1a52      	subs	r2, r2, r1
 810c976:	fb02 f303 	mul.w	r3, r2, r3
 810c97a:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 810c97c:	68fa      	ldr	r2, [r7, #12]
 810c97e:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 810c982:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 810c986:	139b      	asrs	r3, r3, #14
 810c988:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 810c98a:	697a      	ldr	r2, [r7, #20]
 810c98c:	693b      	ldr	r3, [r7, #16]
 810c98e:	441a      	add	r2, r3
 810c990:	687b      	ldr	r3, [r7, #4]
 810c992:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 810c994:	687b      	ldr	r3, [r7, #4]
 810c996:	681a      	ldr	r2, [r3, #0]
 810c998:	4613      	mov	r3, r2
 810c99a:	009b      	lsls	r3, r3, #2
 810c99c:	4413      	add	r3, r2
 810c99e:	3380      	adds	r3, #128	; 0x80
 810c9a0:	121b      	asrs	r3, r3, #8
}
 810c9a2:	4618      	mov	r0, r3
 810c9a4:	371c      	adds	r7, #28
 810c9a6:	46bd      	mov	sp, r7
 810c9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c9ac:	4770      	bx	lr

0810c9ae <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 810c9ae:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 810c9b2:	b08a      	sub	sp, #40	; 0x28
 810c9b4:	af00      	add	r7, sp, #0
 810c9b6:	60f8      	str	r0, [r7, #12]
 810c9b8:	60b9      	str	r1, [r7, #8]
 810c9ba:	607a      	str	r2, [r7, #4]
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 810c9bc:	687b      	ldr	r3, [r7, #4]
 810c9be:	4619      	mov	r1, r3
 810c9c0:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810c9c4:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 810c9c8:	f142 34ff 	adc.w	r4, r2, #4294967295
 810c9cc:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 810c9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810c9d2:	6a3a      	ldr	r2, [r7, #32]
 810c9d4:	fb02 f203 	mul.w	r2, r2, r3
 810c9d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810c9da:	6a39      	ldr	r1, [r7, #32]
 810c9dc:	fb01 f303 	mul.w	r3, r1, r3
 810c9e0:	441a      	add	r2, r3
 810c9e2:	6a39      	ldr	r1, [r7, #32]
 810c9e4:	6a3b      	ldr	r3, [r7, #32]
 810c9e6:	fba1 3403 	umull	r3, r4, r1, r3
 810c9ea:	4422      	add	r2, r4
 810c9ec:	4614      	mov	r4, r2
 810c9ee:	68fa      	ldr	r2, [r7, #12]
 810c9f0:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 810c9f4:	b211      	sxth	r1, r2
 810c9f6:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810c9fa:	fb01 f504 	mul.w	r5, r1, r4
 810c9fe:	fb03 f002 	mul.w	r0, r3, r2
 810ca02:	4428      	add	r0, r5
 810ca04:	fba3 3401 	umull	r3, r4, r3, r1
 810ca08:	1902      	adds	r2, r0, r4
 810ca0a:	4614      	mov	r4, r2
 810ca0c:	e9c7 3406 	strd	r3, r4, [r7, #24]
 810ca10:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 810ca14:	68fb      	ldr	r3, [r7, #12]
 810ca16:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 810ca1a:	b21b      	sxth	r3, r3
 810ca1c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 810ca20:	6a3a      	ldr	r2, [r7, #32]
 810ca22:	fb04 f102 	mul.w	r1, r4, r2
 810ca26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810ca28:	fb03 f202 	mul.w	r2, r3, r2
 810ca2c:	1888      	adds	r0, r1, r2
 810ca2e:	6a3a      	ldr	r2, [r7, #32]
 810ca30:	fba2 1203 	umull	r1, r2, r2, r3
 810ca34:	1883      	adds	r3, r0, r2
 810ca36:	461a      	mov	r2, r3
 810ca38:	f04f 0500 	mov.w	r5, #0
 810ca3c:	f04f 0600 	mov.w	r6, #0
 810ca40:	0456      	lsls	r6, r2, #17
 810ca42:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 810ca46:	044d      	lsls	r5, r1, #17
 810ca48:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 810ca4c:	186b      	adds	r3, r5, r1
 810ca4e:	eb46 0402 	adc.w	r4, r6, r2
 810ca52:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 810ca56:	68fb      	ldr	r3, [r7, #12]
 810ca58:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 810ca5c:	b219      	sxth	r1, r3
 810ca5e:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810ca62:	f04f 0500 	mov.w	r5, #0
 810ca66:	f04f 0600 	mov.w	r6, #0
 810ca6a:	00ce      	lsls	r6, r1, #3
 810ca6c:	2500      	movs	r5, #0
 810ca6e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 810ca72:	186b      	adds	r3, r5, r1
 810ca74:	eb46 0402 	adc.w	r4, r6, r2
 810ca78:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 810ca7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810ca7e:	6a3a      	ldr	r2, [r7, #32]
 810ca80:	fb02 f203 	mul.w	r2, r2, r3
 810ca84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810ca86:	6a39      	ldr	r1, [r7, #32]
 810ca88:	fb01 f303 	mul.w	r3, r1, r3
 810ca8c:	441a      	add	r2, r3
 810ca8e:	6a39      	ldr	r1, [r7, #32]
 810ca90:	6a3b      	ldr	r3, [r7, #32]
 810ca92:	fba1 3403 	umull	r3, r4, r1, r3
 810ca96:	4422      	add	r2, r4
 810ca98:	4614      	mov	r4, r2
 810ca9a:	68fa      	ldr	r2, [r7, #12]
 810ca9c:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 810caa0:	b211      	sxth	r1, r2
 810caa2:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810caa6:	fb01 f504 	mul.w	r5, r1, r4
 810caaa:	fb03 f002 	mul.w	r0, r3, r2
 810caae:	4428      	add	r0, r5
 810cab0:	fba3 3401 	umull	r3, r4, r3, r1
 810cab4:	1902      	adds	r2, r0, r4
 810cab6:	4614      	mov	r4, r2
 810cab8:	f04f 0100 	mov.w	r1, #0
 810cabc:	f04f 0200 	mov.w	r2, #0
 810cac0:	0a19      	lsrs	r1, r3, #8
 810cac2:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 810cac6:	1222      	asrs	r2, r4, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 810cac8:	68fb      	ldr	r3, [r7, #12]
 810caca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 810cace:	b21b      	sxth	r3, r3
 810cad0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 810cad4:	6a38      	ldr	r0, [r7, #32]
 810cad6:	fb04 f500 	mul.w	r5, r4, r0
 810cada:	6a78      	ldr	r0, [r7, #36]	; 0x24
 810cadc:	fb03 f000 	mul.w	r0, r3, r0
 810cae0:	4428      	add	r0, r5
 810cae2:	6a3d      	ldr	r5, [r7, #32]
 810cae4:	fba5 5603 	umull	r5, r6, r5, r3
 810cae8:	1983      	adds	r3, r0, r6
 810caea:	461e      	mov	r6, r3
 810caec:	f04f 0b00 	mov.w	fp, #0
 810caf0:	f04f 0c00 	mov.w	ip, #0
 810caf4:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 810caf8:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 810cafc:	ea4f 3b05 	mov.w	fp, r5, lsl #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 810cb00:	eb1b 0301 	adds.w	r3, fp, r1
 810cb04:	eb4c 0402 	adc.w	r4, ip, r2
 810cb08:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 810cb0c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 810cb10:	1c19      	adds	r1, r3, #0
 810cb12:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 810cb16:	68fb      	ldr	r3, [r7, #12]
 810cb18:	88db      	ldrh	r3, [r3, #6]
 810cb1a:	b29b      	uxth	r3, r3
 810cb1c:	f04f 0400 	mov.w	r4, #0
 810cb20:	fb03 f502 	mul.w	r5, r3, r2
 810cb24:	fb01 f004 	mul.w	r0, r1, r4
 810cb28:	4428      	add	r0, r5
 810cb2a:	fba1 3403 	umull	r3, r4, r1, r3
 810cb2e:	1902      	adds	r2, r0, r4
 810cb30:	4614      	mov	r4, r2
 810cb32:	f04f 0100 	mov.w	r1, #0
 810cb36:	f04f 0200 	mov.w	r2, #0
 810cb3a:	1061      	asrs	r1, r4, #1
 810cb3c:	17e2      	asrs	r2, r4, #31
 810cb3e:	e9c7 1208 	strd	r1, r2, [r7, #32]

	if (var1 == 0) {
 810cb42:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 810cb46:	4323      	orrs	r3, r4
 810cb48:	d101      	bne.n	810cb4e <compensate_pressure+0x1a0>
		return 0;  // avoid exception caused by division by zero
 810cb4a:	2300      	movs	r3, #0
 810cb4c:	e0d4      	b.n	810ccf8 <compensate_pressure+0x34a>
	}

	p = 1048576 - adc_press;
 810cb4e:	68bb      	ldr	r3, [r7, #8]
 810cb50:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 810cb54:	ea4f 74e3 	mov.w	r4, r3, asr #31
 810cb58:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = (((p << 31) - var2) * 3125) / var1;
 810cb5c:	693b      	ldr	r3, [r7, #16]
 810cb5e:	ea4f 0963 	mov.w	r9, r3, asr #1
 810cb62:	693b      	ldr	r3, [r7, #16]
 810cb64:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 810cb68:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 810cb6c:	4645      	mov	r5, r8
 810cb6e:	464e      	mov	r6, r9
 810cb70:	1aed      	subs	r5, r5, r3
 810cb72:	eb66 0604 	sbc.w	r6, r6, r4
 810cb76:	46a8      	mov	r8, r5
 810cb78:	46b1      	mov	r9, r6
 810cb7a:	eb18 0308 	adds.w	r3, r8, r8
 810cb7e:	eb49 0409 	adc.w	r4, r9, r9
 810cb82:	4698      	mov	r8, r3
 810cb84:	46a1      	mov	r9, r4
 810cb86:	eb18 0805 	adds.w	r8, r8, r5
 810cb8a:	eb49 0906 	adc.w	r9, r9, r6
 810cb8e:	f04f 0100 	mov.w	r1, #0
 810cb92:	f04f 0200 	mov.w	r2, #0
 810cb96:	ea4f 1289 	mov.w	r2, r9, lsl #6
 810cb9a:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 810cb9e:	ea4f 1188 	mov.w	r1, r8, lsl #6
 810cba2:	eb18 0801 	adds.w	r8, r8, r1
 810cba6:	eb49 0902 	adc.w	r9, r9, r2
 810cbaa:	f04f 0100 	mov.w	r1, #0
 810cbae:	f04f 0200 	mov.w	r2, #0
 810cbb2:	ea4f 0289 	mov.w	r2, r9, lsl #2
 810cbb6:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 810cbba:	ea4f 0188 	mov.w	r1, r8, lsl #2
 810cbbe:	4688      	mov	r8, r1
 810cbc0:	4691      	mov	r9, r2
 810cbc2:	eb18 0805 	adds.w	r8, r8, r5
 810cbc6:	eb49 0906 	adc.w	r9, r9, r6
 810cbca:	f04f 0100 	mov.w	r1, #0
 810cbce:	f04f 0200 	mov.w	r2, #0
 810cbd2:	ea4f 0289 	mov.w	r2, r9, lsl #2
 810cbd6:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 810cbda:	ea4f 0188 	mov.w	r1, r8, lsl #2
 810cbde:	4688      	mov	r8, r1
 810cbe0:	4691      	mov	r9, r2
 810cbe2:	eb18 0005 	adds.w	r0, r8, r5
 810cbe6:	eb49 0106 	adc.w	r1, r9, r6
 810cbea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 810cbee:	f7f4 f8c3 	bl	8100d78 <__aeabi_ldivmod>
 810cbf2:	4603      	mov	r3, r0
 810cbf4:	460c      	mov	r4, r1
 810cbf6:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 810cbfa:	68fb      	ldr	r3, [r7, #12]
 810cbfc:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 810cc00:	b219      	sxth	r1, r3
 810cc02:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810cc06:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 810cc0a:	f04f 0300 	mov.w	r3, #0
 810cc0e:	f04f 0400 	mov.w	r4, #0
 810cc12:	0b6b      	lsrs	r3, r5, #13
 810cc14:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 810cc18:	1374      	asrs	r4, r6, #13
 810cc1a:	fb03 f502 	mul.w	r5, r3, r2
 810cc1e:	fb01 f004 	mul.w	r0, r1, r4
 810cc22:	4428      	add	r0, r5
 810cc24:	fba1 1203 	umull	r1, r2, r1, r3
 810cc28:	1883      	adds	r3, r0, r2
 810cc2a:	461a      	mov	r2, r3
 810cc2c:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 810cc30:	f04f 0300 	mov.w	r3, #0
 810cc34:	f04f 0400 	mov.w	r4, #0
 810cc38:	0b6b      	lsrs	r3, r5, #13
 810cc3a:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 810cc3e:	1374      	asrs	r4, r6, #13
 810cc40:	fb03 f502 	mul.w	r5, r3, r2
 810cc44:	fb01 f004 	mul.w	r0, r1, r4
 810cc48:	4428      	add	r0, r5
 810cc4a:	fba1 1203 	umull	r1, r2, r1, r3
 810cc4e:	1883      	adds	r3, r0, r2
 810cc50:	461a      	mov	r2, r3
 810cc52:	f04f 0300 	mov.w	r3, #0
 810cc56:	f04f 0400 	mov.w	r4, #0
 810cc5a:	0e4b      	lsrs	r3, r1, #25
 810cc5c:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 810cc60:	1654      	asrs	r4, r2, #25
 810cc62:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 810cc66:	68fb      	ldr	r3, [r7, #12]
 810cc68:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 810cc6c:	b21b      	sxth	r3, r3
 810cc6e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 810cc72:	693a      	ldr	r2, [r7, #16]
 810cc74:	fb04 f102 	mul.w	r1, r4, r2
 810cc78:	697a      	ldr	r2, [r7, #20]
 810cc7a:	fb03 f202 	mul.w	r2, r3, r2
 810cc7e:	1888      	adds	r0, r1, r2
 810cc80:	693a      	ldr	r2, [r7, #16]
 810cc82:	fba2 1203 	umull	r1, r2, r2, r3
 810cc86:	1883      	adds	r3, r0, r2
 810cc88:	461a      	mov	r2, r3
 810cc8a:	f04f 0300 	mov.w	r3, #0
 810cc8e:	f04f 0400 	mov.w	r4, #0
 810cc92:	0ccb      	lsrs	r3, r1, #19
 810cc94:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 810cc98:	14d4      	asrs	r4, r2, #19
 810cc9a:	e9c7 3406 	strd	r3, r4, [r7, #24]

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 810cc9e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 810cca2:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 810cca6:	eb11 0803 	adds.w	r8, r1, r3
 810ccaa:	eb42 0904 	adc.w	r9, r2, r4
 810ccae:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 810ccb2:	eb13 0508 	adds.w	r5, r3, r8
 810ccb6:	eb44 0609 	adc.w	r6, r4, r9
 810ccba:	f04f 0100 	mov.w	r1, #0
 810ccbe:	f04f 0200 	mov.w	r2, #0
 810ccc2:	0a29      	lsrs	r1, r5, #8
 810ccc4:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 810ccc8:	1232      	asrs	r2, r6, #8
 810ccca:	68fb      	ldr	r3, [r7, #12]
 810cccc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 810ccd0:	b21d      	sxth	r5, r3
 810ccd2:	ea4f 76e5 	mov.w	r6, r5, asr #31
 810ccd6:	f04f 0800 	mov.w	r8, #0
 810ccda:	f04f 0900 	mov.w	r9, #0
 810ccde:	ea4f 1906 	mov.w	r9, r6, lsl #4
 810cce2:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 810cce6:	ea4f 1805 	mov.w	r8, r5, lsl #4
 810ccea:	eb18 0301 	adds.w	r3, r8, r1
 810ccee:	eb49 0402 	adc.w	r4, r9, r2
 810ccf2:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return p;
 810ccf6:	693b      	ldr	r3, [r7, #16]
}
 810ccf8:	4618      	mov	r0, r3
 810ccfa:	3728      	adds	r7, #40	; 0x28
 810ccfc:	46bd      	mov	sp, r7
 810ccfe:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}

0810cd02 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 810cd02:	b480      	push	{r7}
 810cd04:	b087      	sub	sp, #28
 810cd06:	af00      	add	r7, sp, #0
 810cd08:	60f8      	str	r0, [r7, #12]
 810cd0a:	60b9      	str	r1, [r7, #8]
 810cd0c:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 810cd0e:	687b      	ldr	r3, [r7, #4]
 810cd10:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 810cd14:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 810cd16:	68bb      	ldr	r3, [r7, #8]
 810cd18:	039a      	lsls	r2, r3, #14
 810cd1a:	68fb      	ldr	r3, [r7, #12]
 810cd1c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 810cd20:	051b      	lsls	r3, r3, #20
 810cd22:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 810cd24:	68fb      	ldr	r3, [r7, #12]
 810cd26:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 810cd2a:	4619      	mov	r1, r3
 810cd2c:	697b      	ldr	r3, [r7, #20]
 810cd2e:	fb03 f301 	mul.w	r3, r3, r1
 810cd32:	1ad3      	subs	r3, r2, r3
 810cd34:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 810cd38:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 810cd3a:	68fa      	ldr	r2, [r7, #12]
 810cd3c:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 810cd40:	4611      	mov	r1, r2
 810cd42:	697a      	ldr	r2, [r7, #20]
 810cd44:	fb02 f201 	mul.w	r2, r2, r1
 810cd48:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 810cd4a:	68f9      	ldr	r1, [r7, #12]
 810cd4c:	7f09      	ldrb	r1, [r1, #28]
 810cd4e:	4608      	mov	r0, r1
 810cd50:	6979      	ldr	r1, [r7, #20]
 810cd52:	fb01 f100 	mul.w	r1, r1, r0
 810cd56:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 810cd58:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 810cd5c:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 810cd60:	1292      	asrs	r2, r2, #10
 810cd62:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 810cd66:	68f9      	ldr	r1, [r7, #12]
 810cd68:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 810cd6c:	fb01 f202 	mul.w	r2, r1, r2
 810cd70:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 810cd74:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 810cd76:	fb02 f303 	mul.w	r3, r2, r3
 810cd7a:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 810cd7c:	697b      	ldr	r3, [r7, #20]
 810cd7e:	13db      	asrs	r3, r3, #15
 810cd80:	697a      	ldr	r2, [r7, #20]
 810cd82:	13d2      	asrs	r2, r2, #15
 810cd84:	fb02 f303 	mul.w	r3, r2, r3
 810cd88:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 810cd8a:	68fa      	ldr	r2, [r7, #12]
 810cd8c:	7e12      	ldrb	r2, [r2, #24]
 810cd8e:	fb02 f303 	mul.w	r3, r2, r3
 810cd92:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 810cd94:	697a      	ldr	r2, [r7, #20]
 810cd96:	1ad3      	subs	r3, r2, r3
 810cd98:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 810cd9a:	697b      	ldr	r3, [r7, #20]
 810cd9c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 810cda0:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 810cda2:	697b      	ldr	r3, [r7, #20]
 810cda4:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 810cda8:	bfa8      	it	ge
 810cdaa:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 810cdae:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 810cdb0:	697b      	ldr	r3, [r7, #20]
 810cdb2:	131b      	asrs	r3, r3, #12
}
 810cdb4:	4618      	mov	r0, r3
 810cdb6:	371c      	adds	r7, #28
 810cdb8:	46bd      	mov	sp, r7
 810cdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 810cdbe:	4770      	bx	lr

0810cdc0 <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 810cdc0:	b580      	push	{r7, lr}
 810cdc2:	b08c      	sub	sp, #48	; 0x30
 810cdc4:	af00      	add	r7, sp, #0
 810cdc6:	60f8      	str	r0, [r7, #12]
 810cdc8:	60b9      	str	r1, [r7, #8]
 810cdca:	607a      	str	r2, [r7, #4]
 810cdcc:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 810cdce:	68fb      	ldr	r3, [r7, #12]
 810cdd0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810cdd4:	2b60      	cmp	r3, #96	; 0x60
 810cdd6:	d007      	beq.n	810cde8 <bmp280_read_fixed+0x28>
		if (humidity)
 810cdd8:	683b      	ldr	r3, [r7, #0]
 810cdda:	2b00      	cmp	r3, #0
 810cddc:	d002      	beq.n	810cde4 <bmp280_read_fixed+0x24>
			*humidity = 0;
 810cdde:	683b      	ldr	r3, [r7, #0]
 810cde0:	2200      	movs	r2, #0
 810cde2:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 810cde4:	2300      	movs	r3, #0
 810cde6:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 810cde8:	683b      	ldr	r3, [r7, #0]
 810cdea:	2b00      	cmp	r3, #0
 810cdec:	d001      	beq.n	810cdf2 <bmp280_read_fixed+0x32>
 810cdee:	2308      	movs	r3, #8
 810cdf0:	e000      	b.n	810cdf4 <bmp280_read_fixed+0x34>
 810cdf2:	2306      	movs	r3, #6
 810cdf4:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 810cdf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810cdf8:	b2db      	uxtb	r3, r3
 810cdfa:	f107 0218 	add.w	r2, r7, #24
 810cdfe:	21f7      	movs	r1, #247	; 0xf7
 810ce00:	68f8      	ldr	r0, [r7, #12]
 810ce02:	f7ff fbbf 	bl	810c584 <read_data>
 810ce06:	4603      	mov	r3, r0
 810ce08:	2b00      	cmp	r3, #0
 810ce0a:	d001      	beq.n	810ce10 <bmp280_read_fixed+0x50>
		return false;
 810ce0c:	2300      	movs	r3, #0
 810ce0e:	e038      	b.n	810ce82 <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 810ce10:	7e3b      	ldrb	r3, [r7, #24]
 810ce12:	031a      	lsls	r2, r3, #12
 810ce14:	7e7b      	ldrb	r3, [r7, #25]
 810ce16:	011b      	lsls	r3, r3, #4
 810ce18:	4313      	orrs	r3, r2
 810ce1a:	7eba      	ldrb	r2, [r7, #26]
 810ce1c:	0912      	lsrs	r2, r2, #4
 810ce1e:	b2d2      	uxtb	r2, r2
 810ce20:	4313      	orrs	r3, r2
 810ce22:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 810ce24:	7efb      	ldrb	r3, [r7, #27]
 810ce26:	031a      	lsls	r2, r3, #12
 810ce28:	7f3b      	ldrb	r3, [r7, #28]
 810ce2a:	011b      	lsls	r3, r3, #4
 810ce2c:	4313      	orrs	r3, r2
 810ce2e:	7f7a      	ldrb	r2, [r7, #29]
 810ce30:	0912      	lsrs	r2, r2, #4
 810ce32:	b2d2      	uxtb	r2, r2
 810ce34:	4313      	orrs	r3, r2
 810ce36:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 810ce38:	f107 0314 	add.w	r3, r7, #20
 810ce3c:	461a      	mov	r2, r3
 810ce3e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 810ce40:	68f8      	ldr	r0, [r7, #12]
 810ce42:	f7ff fd7b 	bl	810c93c <compensate_temperature>
 810ce46:	4602      	mov	r2, r0
 810ce48:	68bb      	ldr	r3, [r7, #8]
 810ce4a:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 810ce4c:	697b      	ldr	r3, [r7, #20]
 810ce4e:	461a      	mov	r2, r3
 810ce50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810ce52:	68f8      	ldr	r0, [r7, #12]
 810ce54:	f7ff fdab 	bl	810c9ae <compensate_pressure>
 810ce58:	4602      	mov	r2, r0
 810ce5a:	687b      	ldr	r3, [r7, #4]
 810ce5c:	601a      	str	r2, [r3, #0]

	if (humidity) {
 810ce5e:	683b      	ldr	r3, [r7, #0]
 810ce60:	2b00      	cmp	r3, #0
 810ce62:	d00d      	beq.n	810ce80 <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 810ce64:	7fbb      	ldrb	r3, [r7, #30]
 810ce66:	021b      	lsls	r3, r3, #8
 810ce68:	7ffa      	ldrb	r2, [r7, #31]
 810ce6a:	4313      	orrs	r3, r2
 810ce6c:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 810ce6e:	697b      	ldr	r3, [r7, #20]
 810ce70:	461a      	mov	r2, r3
 810ce72:	6a39      	ldr	r1, [r7, #32]
 810ce74:	68f8      	ldr	r0, [r7, #12]
 810ce76:	f7ff ff44 	bl	810cd02 <compensate_humidity>
 810ce7a:	4602      	mov	r2, r0
 810ce7c:	683b      	ldr	r3, [r7, #0]
 810ce7e:	601a      	str	r2, [r3, #0]
	}

	return true;
 810ce80:	2301      	movs	r3, #1
}
 810ce82:	4618      	mov	r0, r3
 810ce84:	3730      	adds	r7, #48	; 0x30
 810ce86:	46bd      	mov	sp, r7
 810ce88:	bd80      	pop	{r7, pc}
	...

0810ce8c <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 810ce8c:	b580      	push	{r7, lr}
 810ce8e:	b088      	sub	sp, #32
 810ce90:	af00      	add	r7, sp, #0
 810ce92:	60f8      	str	r0, [r7, #12]
 810ce94:	60b9      	str	r1, [r7, #8]
 810ce96:	607a      	str	r2, [r7, #4]
 810ce98:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 810ce9a:	683b      	ldr	r3, [r7, #0]
 810ce9c:	2b00      	cmp	r3, #0
 810ce9e:	d002      	beq.n	810cea6 <bmp280_read_float+0x1a>
 810cea0:	f107 0314 	add.w	r3, r7, #20
 810cea4:	e000      	b.n	810cea8 <bmp280_read_float+0x1c>
 810cea6:	2300      	movs	r3, #0
 810cea8:	f107 0218 	add.w	r2, r7, #24
 810ceac:	f107 011c 	add.w	r1, r7, #28
 810ceb0:	68f8      	ldr	r0, [r7, #12]
 810ceb2:	f7ff ff85 	bl	810cdc0 <bmp280_read_fixed>
 810ceb6:	4603      	mov	r3, r0
 810ceb8:	2b00      	cmp	r3, #0
 810ceba:	d028      	beq.n	810cf0e <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 810cebc:	69fb      	ldr	r3, [r7, #28]
 810cebe:	ee07 3a90 	vmov	s15, r3
 810cec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 810cec6:	eddf 6a14 	vldr	s13, [pc, #80]	; 810cf18 <bmp280_read_float+0x8c>
 810ceca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810cece:	68bb      	ldr	r3, [r7, #8]
 810ced0:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 810ced4:	69bb      	ldr	r3, [r7, #24]
 810ced6:	ee07 3a90 	vmov	s15, r3
 810ceda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 810cede:	eddf 6a0f 	vldr	s13, [pc, #60]	; 810cf1c <bmp280_read_float+0x90>
 810cee2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810cee6:	687b      	ldr	r3, [r7, #4]
 810cee8:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 810ceec:	683b      	ldr	r3, [r7, #0]
 810ceee:	2b00      	cmp	r3, #0
 810cef0:	d00b      	beq.n	810cf0a <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 810cef2:	697b      	ldr	r3, [r7, #20]
 810cef4:	ee07 3a90 	vmov	s15, r3
 810cef8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 810cefc:	eddf 6a08 	vldr	s13, [pc, #32]	; 810cf20 <bmp280_read_float+0x94>
 810cf00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810cf04:	683b      	ldr	r3, [r7, #0]
 810cf06:	edc3 7a00 	vstr	s15, [r3]
		return true;
 810cf0a:	2301      	movs	r3, #1
 810cf0c:	e000      	b.n	810cf10 <bmp280_read_float+0x84>
	}

	return false;
 810cf0e:	2300      	movs	r3, #0
}
 810cf10:	4618      	mov	r0, r3
 810cf12:	3720      	adds	r7, #32
 810cf14:	46bd      	mov	sp, r7
 810cf16:	bd80      	pop	{r7, pc}
 810cf18:	42c80000 	.word	0x42c80000
 810cf1c:	43800000 	.word	0x43800000
 810cf20:	44800000 	.word	0x44800000

0810cf24 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 810cf24:	b580      	push	{r7, lr}
 810cf26:	b082      	sub	sp, #8
 810cf28:	af00      	add	r7, sp, #0
 810cf2a:	4603      	mov	r3, r0
 810cf2c:	71fb      	strb	r3, [r7, #7]
 810cf2e:	79fb      	ldrb	r3, [r7, #7]
 810cf30:	4619      	mov	r1, r3
 810cf32:	2007      	movs	r0, #7
 810cf34:	f000 fa8e 	bl	810d454 <bno055_writeData>
 810cf38:	bf00      	nop
 810cf3a:	3708      	adds	r7, #8
 810cf3c:	46bd      	mov	sp, r7
 810cf3e:	bd80      	pop	{r7, pc}

0810cf40 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 810cf40:	b580      	push	{r7, lr}
 810cf42:	b082      	sub	sp, #8
 810cf44:	af00      	add	r7, sp, #0
 810cf46:	4603      	mov	r3, r0
 810cf48:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 810cf4a:	79fb      	ldrb	r3, [r7, #7]
 810cf4c:	4619      	mov	r1, r3
 810cf4e:	203d      	movs	r0, #61	; 0x3d
 810cf50:	f000 fa80 	bl	810d454 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 810cf54:	79fb      	ldrb	r3, [r7, #7]
 810cf56:	2b00      	cmp	r3, #0
 810cf58:	d103      	bne.n	810cf62 <bno055_setOperationMode+0x22>
    bno055_delay(19);
 810cf5a:	2013      	movs	r0, #19
 810cf5c:	f000 fa6e 	bl	810d43c <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 810cf60:	e002      	b.n	810cf68 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 810cf62:	2007      	movs	r0, #7
 810cf64:	f000 fa6a 	bl	810d43c <bno055_delay>
}
 810cf68:	bf00      	nop
 810cf6a:	3708      	adds	r7, #8
 810cf6c:	46bd      	mov	sp, r7
 810cf6e:	bd80      	pop	{r7, pc}

0810cf70 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 810cf70:	b580      	push	{r7, lr}
 810cf72:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 810cf74:	2000      	movs	r0, #0
 810cf76:	f7ff ffe3 	bl	810cf40 <bno055_setOperationMode>
}
 810cf7a:	bf00      	nop
 810cf7c:	bd80      	pop	{r7, pc}

0810cf7e <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 810cf7e:	b580      	push	{r7, lr}
 810cf80:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 810cf82:	200c      	movs	r0, #12
 810cf84:	f7ff ffdc 	bl	810cf40 <bno055_setOperationMode>
}
 810cf88:	bf00      	nop
 810cf8a:	bd80      	pop	{r7, pc}

0810cf8c <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 810cf8c:	b580      	push	{r7, lr}
 810cf8e:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 810cf90:	2120      	movs	r1, #32
 810cf92:	203f      	movs	r0, #63	; 0x3f
 810cf94:	f000 fa5e 	bl	810d454 <bno055_writeData>
  bno055_delay(700);
 810cf98:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 810cf9c:	f000 fa4e 	bl	810d43c <bno055_delay>
}
 810cfa0:	bf00      	nop
 810cfa2:	bd80      	pop	{r7, pc}

0810cfa4 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 810cfa4:	b580      	push	{r7, lr}
 810cfa6:	b082      	sub	sp, #8
 810cfa8:	af00      	add	r7, sp, #0
  bno055_reset();
 810cfaa:	f7ff ffef 	bl	810cf8c <bno055_reset>

  uint8_t id = 0;
 810cfae:	2300      	movs	r3, #0
 810cfb0:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 810cfb2:	1dfb      	adds	r3, r7, #7
 810cfb4:	2201      	movs	r2, #1
 810cfb6:	4619      	mov	r1, r3
 810cfb8:	2000      	movs	r0, #0
 810cfba:	f000 fb37 	bl	810d62c <bno055_readData>
  if (id != BNO055_ID) {
	  //Pas russi :/
	  /* IMPLEMENT ME */
  }
  bno055_setPage(0);
 810cfbe:	2000      	movs	r0, #0
 810cfc0:	f7ff ffb0 	bl	810cf24 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 810cfc4:	2100      	movs	r1, #0
 810cfc6:	203f      	movs	r0, #63	; 0x3f
 810cfc8:	f000 fa44 	bl	810d454 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 810cfcc:	f7ff ffd0 	bl	810cf70 <bno055_setOperationModeConfig>
  bno055_delay(10);
 810cfd0:	200a      	movs	r0, #10
 810cfd2:	f000 fa33 	bl	810d43c <bno055_delay>
}
 810cfd6:	bf00      	nop
 810cfd8:	3708      	adds	r7, #8
 810cfda:	46bd      	mov	sp, r7
 810cfdc:	bd80      	pop	{r7, pc}

0810cfde <bno055_getSystemError>:
  res.magState = (tmp >> 1) & 0x01;
  res.accState = (tmp >> 0) & 0x01;
  return res;
}

uint8_t bno055_getSystemError() {
 810cfde:	b580      	push	{r7, lr}
 810cfe0:	b082      	sub	sp, #8
 810cfe2:	af00      	add	r7, sp, #0
  bno055_setPage(0);
 810cfe4:	2000      	movs	r0, #0
 810cfe6:	f7ff ff9d 	bl	810cf24 <bno055_setPage>
  uint8_t tmp;
  bno055_readData(BNO055_SYS_ERR, &tmp, 1);
 810cfea:	1dfb      	adds	r3, r7, #7
 810cfec:	2201      	movs	r2, #1
 810cfee:	4619      	mov	r1, r3
 810cff0:	203a      	movs	r0, #58	; 0x3a
 810cff2:	f000 fb1b 	bl	810d62c <bno055_readData>
  return tmp;
 810cff6:	79fb      	ldrb	r3, [r7, #7]
}
 810cff8:	4618      	mov	r0, r3
 810cffa:	3708      	adds	r7, #8
 810cffc:	46bd      	mov	sp, r7
 810cffe:	bd80      	pop	{r7, pc}

0810d000 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 810d000:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810d004:	b09f      	sub	sp, #124	; 0x7c
 810d006:	af00      	add	r7, sp, #0
 810d008:	4603      	mov	r3, r0
 810d00a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 810d00e:	2000      	movs	r0, #0
 810d010:	f7ff ff88 	bl	810cf24 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 810d014:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d018:	2b20      	cmp	r3, #32
 810d01a:	d108      	bne.n	810d02e <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 810d01c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 810d020:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d024:	2208      	movs	r2, #8
 810d026:	4618      	mov	r0, r3
 810d028:	f000 fb00 	bl	810d62c <bno055_readData>
 810d02c:	e007      	b.n	810d03e <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 810d02e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 810d032:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d036:	2206      	movs	r2, #6
 810d038:	4618      	mov	r0, r3
 810d03a:	f000 faf7 	bl	810d62c <bno055_readData>

  double scale = 1;
 810d03e:	f04f 0300 	mov.w	r3, #0
 810d042:	4c8b      	ldr	r4, [pc, #556]	; (810d270 <bno055_getVector+0x270>)
 810d044:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 810d048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d04c:	2b0e      	cmp	r3, #14
 810d04e:	d109      	bne.n	810d064 <bno055_getVector+0x64>
    scale = magScale;
 810d050:	4b88      	ldr	r3, [pc, #544]	; (810d274 <bno055_getVector+0x274>)
 810d052:	881b      	ldrh	r3, [r3, #0]
 810d054:	4618      	mov	r0, r3
 810d056:	f7f3 faed 	bl	8100634 <__aeabi_ui2d>
 810d05a:	4603      	mov	r3, r0
 810d05c:	460c      	mov	r4, r1
 810d05e:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
 810d062:	e03e      	b.n	810d0e2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 810d064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d068:	2b08      	cmp	r3, #8
 810d06a:	d007      	beq.n	810d07c <bno055_getVector+0x7c>
 810d06c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d070:	2b28      	cmp	r3, #40	; 0x28
 810d072:	d003      	beq.n	810d07c <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 810d074:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d078:	2b2e      	cmp	r3, #46	; 0x2e
 810d07a:	d109      	bne.n	810d090 <bno055_getVector+0x90>
    scale = accelScale;
 810d07c:	4b7e      	ldr	r3, [pc, #504]	; (810d278 <bno055_getVector+0x278>)
 810d07e:	881b      	ldrh	r3, [r3, #0]
 810d080:	4618      	mov	r0, r3
 810d082:	f7f3 fad7 	bl	8100634 <__aeabi_ui2d>
 810d086:	4603      	mov	r3, r0
 810d088:	460c      	mov	r4, r1
 810d08a:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
 810d08e:	e028      	b.n	810d0e2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 810d090:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d094:	2b14      	cmp	r3, #20
 810d096:	d109      	bne.n	810d0ac <bno055_getVector+0xac>
    scale = angularRateScale;
 810d098:	4b78      	ldr	r3, [pc, #480]	; (810d27c <bno055_getVector+0x27c>)
 810d09a:	881b      	ldrh	r3, [r3, #0]
 810d09c:	4618      	mov	r0, r3
 810d09e:	f7f3 fac9 	bl	8100634 <__aeabi_ui2d>
 810d0a2:	4603      	mov	r3, r0
 810d0a4:	460c      	mov	r4, r1
 810d0a6:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
 810d0aa:	e01a      	b.n	810d0e2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 810d0ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d0b0:	2b1a      	cmp	r3, #26
 810d0b2:	d109      	bne.n	810d0c8 <bno055_getVector+0xc8>
    scale = eulerScale;
 810d0b4:	4b72      	ldr	r3, [pc, #456]	; (810d280 <bno055_getVector+0x280>)
 810d0b6:	881b      	ldrh	r3, [r3, #0]
 810d0b8:	4618      	mov	r0, r3
 810d0ba:	f7f3 fabb 	bl	8100634 <__aeabi_ui2d>
 810d0be:	4603      	mov	r3, r0
 810d0c0:	460c      	mov	r4, r1
 810d0c2:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
 810d0c6:	e00c      	b.n	810d0e2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 810d0c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d0cc:	2b20      	cmp	r3, #32
 810d0ce:	d108      	bne.n	810d0e2 <bno055_getVector+0xe2>
    scale = quaScale;
 810d0d0:	4b6c      	ldr	r3, [pc, #432]	; (810d284 <bno055_getVector+0x284>)
 810d0d2:	881b      	ldrh	r3, [r3, #0]
 810d0d4:	4618      	mov	r0, r3
 810d0d6:	f7f3 faad 	bl	8100634 <__aeabi_ui2d>
 810d0da:	4603      	mov	r3, r0
 810d0dc:	460c      	mov	r4, r1
 810d0de:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 810d0e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 810d0e6:	2220      	movs	r2, #32
 810d0e8:	2100      	movs	r1, #0
 810d0ea:	4618      	mov	r0, r3
 810d0ec:	f005 f86d 	bl	81121ca <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 810d0f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810d0f4:	2b20      	cmp	r3, #32
 810d0f6:	d150      	bne.n	810d19a <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 810d0f8:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 810d0fc:	021b      	lsls	r3, r3, #8
 810d0fe:	b21a      	sxth	r2, r3
 810d100:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 810d104:	b21b      	sxth	r3, r3
 810d106:	4313      	orrs	r3, r2
 810d108:	b21b      	sxth	r3, r3
 810d10a:	4618      	mov	r0, r3
 810d10c:	f7f3 faa2 	bl	8100654 <__aeabi_i2d>
 810d110:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810d114:	f7f3 fc32 	bl	810097c <__aeabi_ddiv>
 810d118:	4603      	mov	r3, r0
 810d11a:	460c      	mov	r4, r1
 810d11c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 810d120:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 810d124:	021b      	lsls	r3, r3, #8
 810d126:	b21a      	sxth	r2, r3
 810d128:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 810d12c:	b21b      	sxth	r3, r3
 810d12e:	4313      	orrs	r3, r2
 810d130:	b21b      	sxth	r3, r3
 810d132:	4618      	mov	r0, r3
 810d134:	f7f3 fa8e 	bl	8100654 <__aeabi_i2d>
 810d138:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810d13c:	f7f3 fc1e 	bl	810097c <__aeabi_ddiv>
 810d140:	4603      	mov	r3, r0
 810d142:	460c      	mov	r4, r1
 810d144:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 810d148:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 810d14c:	021b      	lsls	r3, r3, #8
 810d14e:	b21a      	sxth	r2, r3
 810d150:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 810d154:	b21b      	sxth	r3, r3
 810d156:	4313      	orrs	r3, r2
 810d158:	b21b      	sxth	r3, r3
 810d15a:	4618      	mov	r0, r3
 810d15c:	f7f3 fa7a 	bl	8100654 <__aeabi_i2d>
 810d160:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810d164:	f7f3 fc0a 	bl	810097c <__aeabi_ddiv>
 810d168:	4603      	mov	r3, r0
 810d16a:	460c      	mov	r4, r1
 810d16c:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 810d170:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 810d174:	021b      	lsls	r3, r3, #8
 810d176:	b21a      	sxth	r2, r3
 810d178:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 810d17c:	b21b      	sxth	r3, r3
 810d17e:	4313      	orrs	r3, r2
 810d180:	b21b      	sxth	r3, r3
 810d182:	4618      	mov	r0, r3
 810d184:	f7f3 fa66 	bl	8100654 <__aeabi_i2d>
 810d188:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810d18c:	f7f3 fbf6 	bl	810097c <__aeabi_ddiv>
 810d190:	4603      	mov	r3, r0
 810d192:	460c      	mov	r4, r1
 810d194:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
 810d198:	e03b      	b.n	810d212 <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 810d19a:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 810d19e:	021b      	lsls	r3, r3, #8
 810d1a0:	b21a      	sxth	r2, r3
 810d1a2:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 810d1a6:	b21b      	sxth	r3, r3
 810d1a8:	4313      	orrs	r3, r2
 810d1aa:	b21b      	sxth	r3, r3
 810d1ac:	4618      	mov	r0, r3
 810d1ae:	f7f3 fa51 	bl	8100654 <__aeabi_i2d>
 810d1b2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810d1b6:	f7f3 fbe1 	bl	810097c <__aeabi_ddiv>
 810d1ba:	4603      	mov	r3, r0
 810d1bc:	460c      	mov	r4, r1
 810d1be:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 810d1c2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 810d1c6:	021b      	lsls	r3, r3, #8
 810d1c8:	b21a      	sxth	r2, r3
 810d1ca:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 810d1ce:	b21b      	sxth	r3, r3
 810d1d0:	4313      	orrs	r3, r2
 810d1d2:	b21b      	sxth	r3, r3
 810d1d4:	4618      	mov	r0, r3
 810d1d6:	f7f3 fa3d 	bl	8100654 <__aeabi_i2d>
 810d1da:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810d1de:	f7f3 fbcd 	bl	810097c <__aeabi_ddiv>
 810d1e2:	4603      	mov	r3, r0
 810d1e4:	460c      	mov	r4, r1
 810d1e6:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 810d1ea:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 810d1ee:	021b      	lsls	r3, r3, #8
 810d1f0:	b21a      	sxth	r2, r3
 810d1f2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 810d1f6:	b21b      	sxth	r3, r3
 810d1f8:	4313      	orrs	r3, r2
 810d1fa:	b21b      	sxth	r3, r3
 810d1fc:	4618      	mov	r0, r3
 810d1fe:	f7f3 fa29 	bl	8100654 <__aeabi_i2d>
 810d202:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810d206:	f7f3 fbb9 	bl	810097c <__aeabi_ddiv>
 810d20a:	4603      	mov	r3, r0
 810d20c:	460c      	mov	r4, r1
 810d20e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
  }

  return xyz;
 810d212:	f107 0450 	add.w	r4, r7, #80	; 0x50
 810d216:	f107 0528 	add.w	r5, r7, #40	; 0x28
 810d21a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 810d21c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810d21e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 810d222:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 810d226:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 810d22a:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 810d22e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 810d232:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 810d236:	ec49 8b14 	vmov	d4, r8, r9
 810d23a:	ec46 5b15 	vmov	d5, r5, r6
 810d23e:	ec42 1b16 	vmov	d6, r1, r2
 810d242:	ec44 3b17 	vmov	d7, r3, r4
}
 810d246:	eeb0 0a44 	vmov.f32	s0, s8
 810d24a:	eef0 0a64 	vmov.f32	s1, s9
 810d24e:	eeb0 1a45 	vmov.f32	s2, s10
 810d252:	eef0 1a65 	vmov.f32	s3, s11
 810d256:	eeb0 2a46 	vmov.f32	s4, s12
 810d25a:	eef0 2a66 	vmov.f32	s5, s13
 810d25e:	eeb0 3a47 	vmov.f32	s6, s14
 810d262:	eef0 3a67 	vmov.f32	s7, s15
 810d266:	377c      	adds	r7, #124	; 0x7c
 810d268:	46bd      	mov	sp, r7
 810d26a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810d26e:	bf00      	nop
 810d270:	3ff00000 	.word	0x3ff00000
 810d274:	1000002e 	.word	0x1000002e
 810d278:	10000028 	.word	0x10000028
 810d27c:	1000002a 	.word	0x1000002a
 810d280:	1000002c 	.word	0x1000002c
 810d284:	10000030 	.word	0x10000030

0810d288 <bno055_getVectorAccelerometer>:

bno055_vector_t bno055_getVectorAccelerometer() {
 810d288:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810d28c:	b091      	sub	sp, #68	; 0x44
 810d28e:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
 810d290:	2008      	movs	r0, #8
 810d292:	f7ff feb5 	bl	810d000 <bno055_getVector>
 810d296:	eeb0 4a40 	vmov.f32	s8, s0
 810d29a:	eef0 4a60 	vmov.f32	s9, s1
 810d29e:	eeb0 5a41 	vmov.f32	s10, s2
 810d2a2:	eef0 5a61 	vmov.f32	s11, s3
 810d2a6:	eeb0 6a42 	vmov.f32	s12, s4
 810d2aa:	eef0 6a62 	vmov.f32	s13, s5
 810d2ae:	eeb0 7a43 	vmov.f32	s14, s6
 810d2b2:	eef0 7a63 	vmov.f32	s15, s7
 810d2b6:	ed87 4b08 	vstr	d4, [r7, #32]
 810d2ba:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 810d2be:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 810d2c2:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 810d2c6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 810d2ca:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 810d2ce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 810d2d2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 810d2d6:	ec49 8b14 	vmov	d4, r8, r9
 810d2da:	ec46 5b15 	vmov	d5, r5, r6
 810d2de:	ec42 1b16 	vmov	d6, r1, r2
 810d2e2:	ec44 3b17 	vmov	d7, r3, r4
}
 810d2e6:	eeb0 0a44 	vmov.f32	s0, s8
 810d2ea:	eef0 0a64 	vmov.f32	s1, s9
 810d2ee:	eeb0 1a45 	vmov.f32	s2, s10
 810d2f2:	eef0 1a65 	vmov.f32	s3, s11
 810d2f6:	eeb0 2a46 	vmov.f32	s4, s12
 810d2fa:	eef0 2a66 	vmov.f32	s5, s13
 810d2fe:	eeb0 3a47 	vmov.f32	s6, s14
 810d302:	eef0 3a67 	vmov.f32	s7, s15
 810d306:	3744      	adds	r7, #68	; 0x44
 810d308:	46bd      	mov	sp, r7
 810d30a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0810d30e <bno055_getVectorEuler>:
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
bno055_vector_t bno055_getVectorEuler() {
 810d30e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810d312:	b091      	sub	sp, #68	; 0x44
 810d314:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 810d316:	201a      	movs	r0, #26
 810d318:	f7ff fe72 	bl	810d000 <bno055_getVector>
 810d31c:	eeb0 4a40 	vmov.f32	s8, s0
 810d320:	eef0 4a60 	vmov.f32	s9, s1
 810d324:	eeb0 5a41 	vmov.f32	s10, s2
 810d328:	eef0 5a61 	vmov.f32	s11, s3
 810d32c:	eeb0 6a42 	vmov.f32	s12, s4
 810d330:	eef0 6a62 	vmov.f32	s13, s5
 810d334:	eeb0 7a43 	vmov.f32	s14, s6
 810d338:	eef0 7a63 	vmov.f32	s15, s7
 810d33c:	ed87 4b08 	vstr	d4, [r7, #32]
 810d340:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 810d344:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 810d348:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 810d34c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 810d350:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 810d354:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 810d358:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 810d35c:	ec49 8b14 	vmov	d4, r8, r9
 810d360:	ec46 5b15 	vmov	d5, r5, r6
 810d364:	ec42 1b16 	vmov	d6, r1, r2
 810d368:	ec44 3b17 	vmov	d7, r3, r4
}
 810d36c:	eeb0 0a44 	vmov.f32	s0, s8
 810d370:	eef0 0a64 	vmov.f32	s1, s9
 810d374:	eeb0 1a45 	vmov.f32	s2, s10
 810d378:	eef0 1a65 	vmov.f32	s3, s11
 810d37c:	eeb0 2a46 	vmov.f32	s4, s12
 810d380:	eef0 2a66 	vmov.f32	s5, s13
 810d384:	eeb0 3a47 	vmov.f32	s6, s14
 810d388:	eef0 3a67 	vmov.f32	s7, s15
 810d38c:	3744      	adds	r7, #68	; 0x44
 810d38e:	46bd      	mov	sp, r7
 810d390:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0810d394 <bno055_getVectorGravity>:
bno055_vector_t bno055_getVectorLinearAccel() {
  return bno055_getVector(BNO055_VECTOR_LINEARACCEL);
}
bno055_vector_t bno055_getVectorGravity() {
 810d394:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810d398:	b091      	sub	sp, #68	; 0x44
 810d39a:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GRAVITY);
 810d39c:	202e      	movs	r0, #46	; 0x2e
 810d39e:	f7ff fe2f 	bl	810d000 <bno055_getVector>
 810d3a2:	eeb0 4a40 	vmov.f32	s8, s0
 810d3a6:	eef0 4a60 	vmov.f32	s9, s1
 810d3aa:	eeb0 5a41 	vmov.f32	s10, s2
 810d3ae:	eef0 5a61 	vmov.f32	s11, s3
 810d3b2:	eeb0 6a42 	vmov.f32	s12, s4
 810d3b6:	eef0 6a62 	vmov.f32	s13, s5
 810d3ba:	eeb0 7a43 	vmov.f32	s14, s6
 810d3be:	eef0 7a63 	vmov.f32	s15, s7
 810d3c2:	ed87 4b08 	vstr	d4, [r7, #32]
 810d3c6:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 810d3ca:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 810d3ce:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 810d3d2:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 810d3d6:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 810d3da:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 810d3de:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 810d3e2:	ec49 8b14 	vmov	d4, r8, r9
 810d3e6:	ec46 5b15 	vmov	d5, r5, r6
 810d3ea:	ec42 1b16 	vmov	d6, r1, r2
 810d3ee:	ec44 3b17 	vmov	d7, r3, r4
}
 810d3f2:	eeb0 0a44 	vmov.f32	s0, s8
 810d3f6:	eef0 0a64 	vmov.f32	s1, s9
 810d3fa:	eeb0 1a45 	vmov.f32	s2, s10
 810d3fe:	eef0 1a65 	vmov.f32	s3, s11
 810d402:	eeb0 2a46 	vmov.f32	s4, s12
 810d406:	eef0 2a66 	vmov.f32	s5, s13
 810d40a:	eeb0 3a47 	vmov.f32	s6, s14
 810d40e:	eef0 3a67 	vmov.f32	s7, s15
 810d412:	3744      	adds	r7, #68	; 0x44
 810d414:	46bd      	mov	sp, r7
 810d416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0810d41c <bno055_assignI2C>:
#include "bno055_stm32.h"
#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 810d41c:	b480      	push	{r7}
 810d41e:	b083      	sub	sp, #12
 810d420:	af00      	add	r7, sp, #0
 810d422:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 810d424:	4a04      	ldr	r2, [pc, #16]	; (810d438 <bno055_assignI2C+0x1c>)
 810d426:	687b      	ldr	r3, [r7, #4]
 810d428:	6013      	str	r3, [r2, #0]
}
 810d42a:	bf00      	nop
 810d42c:	370c      	adds	r7, #12
 810d42e:	46bd      	mov	sp, r7
 810d430:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d434:	4770      	bx	lr
 810d436:	bf00      	nop
 810d438:	1000e77c 	.word	0x1000e77c

0810d43c <bno055_delay>:

void bno055_delay(int time) {
 810d43c:	b580      	push	{r7, lr}
 810d43e:	b082      	sub	sp, #8
 810d440:	af00      	add	r7, sp, #0
 810d442:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
 810d444:	6878      	ldr	r0, [r7, #4]
 810d446:	f7fb fffb 	bl	8109440 <osDelay>
#else
  HAL_Delay(time);
#endif
}
 810d44a:	bf00      	nop
 810d44c:	3708      	adds	r7, #8
 810d44e:	46bd      	mov	sp, r7
 810d450:	bd80      	pop	{r7, pc}
	...

0810d454 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 810d454:	b580      	push	{r7, lr}
 810d456:	b088      	sub	sp, #32
 810d458:	af02      	add	r7, sp, #8
 810d45a:	4603      	mov	r3, r0
 810d45c:	460a      	mov	r2, r1
 810d45e:	71fb      	strb	r3, [r7, #7]
 810d460:	4613      	mov	r3, r2
 810d462:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 810d464:	79fb      	ldrb	r3, [r7, #7]
 810d466:	733b      	strb	r3, [r7, #12]
 810d468:	79bb      	ldrb	r3, [r7, #6]
 810d46a:	737b      	strb	r3, [r7, #13]
  uint8_t status;

  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 810d46c:	4b5a      	ldr	r3, [pc, #360]	; (810d5d8 <bno055_writeData+0x184>)
 810d46e:	6818      	ldr	r0, [r3, #0]
 810d470:	f107 020c 	add.w	r2, r7, #12
 810d474:	230a      	movs	r3, #10
 810d476:	9300      	str	r3, [sp, #0]
 810d478:	2302      	movs	r3, #2
 810d47a:	2150      	movs	r1, #80	; 0x50
 810d47c:	f7f7 ffa4 	bl	81053c8 <HAL_I2C_Master_Transmit>
 810d480:	4603      	mov	r3, r0
 810d482:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);


  if (status == HAL_OK) {
 810d484:	7dfb      	ldrb	r3, [r7, #23]
 810d486:	2b00      	cmp	r3, #0
 810d488:	f000 80a0 	beq.w	810d5cc <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 810d48c:	7dfb      	ldrb	r3, [r7, #23]
 810d48e:	2b01      	cmp	r3, #1
 810d490:	d103      	bne.n	810d49a <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 810d492:	4852      	ldr	r0, [pc, #328]	; (810d5dc <bno055_writeData+0x188>)
 810d494:	f005 fb72 	bl	8112b7c <puts>
 810d498:	e012      	b.n	810d4c0 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 810d49a:	7dfb      	ldrb	r3, [r7, #23]
 810d49c:	2b03      	cmp	r3, #3
 810d49e:	d103      	bne.n	810d4a8 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 810d4a0:	484f      	ldr	r0, [pc, #316]	; (810d5e0 <bno055_writeData+0x18c>)
 810d4a2:	f005 fb6b 	bl	8112b7c <puts>
 810d4a6:	e00b      	b.n	810d4c0 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 810d4a8:	7dfb      	ldrb	r3, [r7, #23]
 810d4aa:	2b02      	cmp	r3, #2
 810d4ac:	d103      	bne.n	810d4b6 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 810d4ae:	484d      	ldr	r0, [pc, #308]	; (810d5e4 <bno055_writeData+0x190>)
 810d4b0:	f005 fb64 	bl	8112b7c <puts>
 810d4b4:	e004      	b.n	810d4c0 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 810d4b6:	7dfb      	ldrb	r3, [r7, #23]
 810d4b8:	4619      	mov	r1, r3
 810d4ba:	484b      	ldr	r0, [pc, #300]	; (810d5e8 <bno055_writeData+0x194>)
 810d4bc:	f005 faea 	bl	8112a94 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 810d4c0:	4b45      	ldr	r3, [pc, #276]	; (810d5d8 <bno055_writeData+0x184>)
 810d4c2:	681b      	ldr	r3, [r3, #0]
 810d4c4:	4618      	mov	r0, r3
 810d4c6:	f7f8 fcac 	bl	8105e22 <HAL_I2C_GetError>
 810d4ca:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 810d4cc:	693b      	ldr	r3, [r7, #16]
 810d4ce:	2b00      	cmp	r3, #0
 810d4d0:	d07e      	beq.n	810d5d0 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 810d4d2:	693b      	ldr	r3, [r7, #16]
 810d4d4:	2b01      	cmp	r3, #1
 810d4d6:	d103      	bne.n	810d4e0 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 810d4d8:	4844      	ldr	r0, [pc, #272]	; (810d5ec <bno055_writeData+0x198>)
 810d4da:	f005 fb4f 	bl	8112b7c <puts>
 810d4de:	e021      	b.n	810d524 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 810d4e0:	693b      	ldr	r3, [r7, #16]
 810d4e2:	2b02      	cmp	r3, #2
 810d4e4:	d103      	bne.n	810d4ee <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 810d4e6:	4842      	ldr	r0, [pc, #264]	; (810d5f0 <bno055_writeData+0x19c>)
 810d4e8:	f005 fb48 	bl	8112b7c <puts>
 810d4ec:	e01a      	b.n	810d524 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 810d4ee:	693b      	ldr	r3, [r7, #16]
 810d4f0:	2b04      	cmp	r3, #4
 810d4f2:	d103      	bne.n	810d4fc <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 810d4f4:	483f      	ldr	r0, [pc, #252]	; (810d5f4 <bno055_writeData+0x1a0>)
 810d4f6:	f005 fb41 	bl	8112b7c <puts>
 810d4fa:	e013      	b.n	810d524 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 810d4fc:	693b      	ldr	r3, [r7, #16]
 810d4fe:	2b08      	cmp	r3, #8
 810d500:	d103      	bne.n	810d50a <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 810d502:	483d      	ldr	r0, [pc, #244]	; (810d5f8 <bno055_writeData+0x1a4>)
 810d504:	f005 fb3a 	bl	8112b7c <puts>
 810d508:	e00c      	b.n	810d524 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 810d50a:	693b      	ldr	r3, [r7, #16]
 810d50c:	2b10      	cmp	r3, #16
 810d50e:	d103      	bne.n	810d518 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 810d510:	483a      	ldr	r0, [pc, #232]	; (810d5fc <bno055_writeData+0x1a8>)
 810d512:	f005 fb33 	bl	8112b7c <puts>
 810d516:	e005      	b.n	810d524 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 810d518:	693b      	ldr	r3, [r7, #16]
 810d51a:	2b20      	cmp	r3, #32
 810d51c:	d102      	bne.n	810d524 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 810d51e:	4838      	ldr	r0, [pc, #224]	; (810d600 <bno055_writeData+0x1ac>)
 810d520:	f005 fb2c 	bl	8112b7c <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 810d524:	4b2c      	ldr	r3, [pc, #176]	; (810d5d8 <bno055_writeData+0x184>)
 810d526:	681b      	ldr	r3, [r3, #0]
 810d528:	4618      	mov	r0, r3
 810d52a:	f7f8 fc6c 	bl	8105e06 <HAL_I2C_GetState>
 810d52e:	4603      	mov	r3, r0
 810d530:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 810d532:	7bfb      	ldrb	r3, [r7, #15]
 810d534:	2b00      	cmp	r3, #0
 810d536:	d103      	bne.n	810d540 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 810d538:	4832      	ldr	r0, [pc, #200]	; (810d604 <bno055_writeData+0x1b0>)
 810d53a:	f005 fb1f 	bl	8112b7c <puts>
 810d53e:	e048      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 810d540:	7bfb      	ldrb	r3, [r7, #15]
 810d542:	2b20      	cmp	r3, #32
 810d544:	d103      	bne.n	810d54e <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 810d546:	482f      	ldr	r0, [pc, #188]	; (810d604 <bno055_writeData+0x1b0>)
 810d548:	f005 fb18 	bl	8112b7c <puts>
 810d54c:	e041      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 810d54e:	7bfb      	ldrb	r3, [r7, #15]
 810d550:	2b24      	cmp	r3, #36	; 0x24
 810d552:	d103      	bne.n	810d55c <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 810d554:	482c      	ldr	r0, [pc, #176]	; (810d608 <bno055_writeData+0x1b4>)
 810d556:	f005 fb11 	bl	8112b7c <puts>
 810d55a:	e03a      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 810d55c:	7bfb      	ldrb	r3, [r7, #15]
 810d55e:	2b21      	cmp	r3, #33	; 0x21
 810d560:	d103      	bne.n	810d56a <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 810d562:	482a      	ldr	r0, [pc, #168]	; (810d60c <bno055_writeData+0x1b8>)
 810d564:	f005 fb0a 	bl	8112b7c <puts>
 810d568:	e033      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 810d56a:	7bfb      	ldrb	r3, [r7, #15]
 810d56c:	2b22      	cmp	r3, #34	; 0x22
 810d56e:	d103      	bne.n	810d578 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 810d570:	4827      	ldr	r0, [pc, #156]	; (810d610 <bno055_writeData+0x1bc>)
 810d572:	f005 fb03 	bl	8112b7c <puts>
 810d576:	e02c      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 810d578:	7bfb      	ldrb	r3, [r7, #15]
 810d57a:	2b28      	cmp	r3, #40	; 0x28
 810d57c:	d103      	bne.n	810d586 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 810d57e:	4825      	ldr	r0, [pc, #148]	; (810d614 <bno055_writeData+0x1c0>)
 810d580:	f005 fafc 	bl	8112b7c <puts>
 810d584:	e025      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 810d586:	7bfb      	ldrb	r3, [r7, #15]
 810d588:	2b29      	cmp	r3, #41	; 0x29
 810d58a:	d103      	bne.n	810d594 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 810d58c:	4822      	ldr	r0, [pc, #136]	; (810d618 <bno055_writeData+0x1c4>)
 810d58e:	f005 faf5 	bl	8112b7c <puts>
 810d592:	e01e      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 810d594:	7bfb      	ldrb	r3, [r7, #15]
 810d596:	2b2a      	cmp	r3, #42	; 0x2a
 810d598:	d103      	bne.n	810d5a2 <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 810d59a:	4820      	ldr	r0, [pc, #128]	; (810d61c <bno055_writeData+0x1c8>)
 810d59c:	f005 faee 	bl	8112b7c <puts>
 810d5a0:	e017      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 810d5a2:	7bfb      	ldrb	r3, [r7, #15]
 810d5a4:	2b60      	cmp	r3, #96	; 0x60
 810d5a6:	d103      	bne.n	810d5b0 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 810d5a8:	481d      	ldr	r0, [pc, #116]	; (810d620 <bno055_writeData+0x1cc>)
 810d5aa:	f005 fae7 	bl	8112b7c <puts>
 810d5ae:	e010      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 810d5b0:	7bfb      	ldrb	r3, [r7, #15]
 810d5b2:	2ba0      	cmp	r3, #160	; 0xa0
 810d5b4:	d103      	bne.n	810d5be <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 810d5b6:	481b      	ldr	r0, [pc, #108]	; (810d624 <bno055_writeData+0x1d0>)
 810d5b8:	f005 fae0 	bl	8112b7c <puts>
 810d5bc:	e009      	b.n	810d5d2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 810d5be:	7bfb      	ldrb	r3, [r7, #15]
 810d5c0:	2be0      	cmp	r3, #224	; 0xe0
 810d5c2:	d106      	bne.n	810d5d2 <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 810d5c4:	4818      	ldr	r0, [pc, #96]	; (810d628 <bno055_writeData+0x1d4>)
 810d5c6:	f005 fad9 	bl	8112b7c <puts>
 810d5ca:	e002      	b.n	810d5d2 <bno055_writeData+0x17e>
    return;
 810d5cc:	bf00      	nop
 810d5ce:	e000      	b.n	810d5d2 <bno055_writeData+0x17e>
    return;
 810d5d0:	bf00      	nop
  }
}
 810d5d2:	3718      	adds	r7, #24
 810d5d4:	46bd      	mov	sp, r7
 810d5d6:	bd80      	pop	{r7, pc}
 810d5d8:	1000e77c 	.word	0x1000e77c
 810d5dc:	081152f8 	.word	0x081152f8
 810d5e0:	0811531c 	.word	0x0811531c
 810d5e4:	08115344 	.word	0x08115344
 810d5e8:	08115368 	.word	0x08115368
 810d5ec:	08115380 	.word	0x08115380
 810d5f0:	08115394 	.word	0x08115394
 810d5f4:	081153a8 	.word	0x081153a8
 810d5f8:	081153bc 	.word	0x081153bc
 810d5fc:	081153d0 	.word	0x081153d0
 810d600:	081153e4 	.word	0x081153e4
 810d604:	081153fc 	.word	0x081153fc
 810d608:	08115414 	.word	0x08115414
 810d60c:	08115428 	.word	0x08115428
 810d610:	08115440 	.word	0x08115440
 810d614:	08115458 	.word	0x08115458
 810d618:	08115470 	.word	0x08115470
 810d61c:	08115490 	.word	0x08115490
 810d620:	081154b0 	.word	0x081154b0
 810d624:	081154c8 	.word	0x081154c8
 810d628:	081154e0 	.word	0x081154e0

0810d62c <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 810d62c:	b580      	push	{r7, lr}
 810d62e:	b084      	sub	sp, #16
 810d630:	af02      	add	r7, sp, #8
 810d632:	4603      	mov	r3, r0
 810d634:	6039      	str	r1, [r7, #0]
 810d636:	71fb      	strb	r3, [r7, #7]
 810d638:	4613      	mov	r3, r2
 810d63a:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 810d63c:	4b0b      	ldr	r3, [pc, #44]	; (810d66c <bno055_readData+0x40>)
 810d63e:	6818      	ldr	r0, [r3, #0]
 810d640:	1dfa      	adds	r2, r7, #7
 810d642:	2364      	movs	r3, #100	; 0x64
 810d644:	9300      	str	r3, [sp, #0]
 810d646:	2301      	movs	r3, #1
 810d648:	2150      	movs	r1, #80	; 0x50
 810d64a:	f7f7 febd 	bl	81053c8 <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 810d64e:	4b07      	ldr	r3, [pc, #28]	; (810d66c <bno055_readData+0x40>)
 810d650:	6818      	ldr	r0, [r3, #0]
 810d652:	79bb      	ldrb	r3, [r7, #6]
 810d654:	b29a      	uxth	r2, r3
 810d656:	2364      	movs	r3, #100	; 0x64
 810d658:	9300      	str	r3, [sp, #0]
 810d65a:	4613      	mov	r3, r2
 810d65c:	683a      	ldr	r2, [r7, #0]
 810d65e:	2150      	movs	r1, #80	; 0x50
 810d660:	f7f7 ffa6 	bl	81055b0 <HAL_I2C_Master_Receive>
                         100);
}
 810d664:	bf00      	nop
 810d666:	3708      	adds	r7, #8
 810d668:	46bd      	mov	sp, r7
 810d66a:	bd80      	pop	{r7, pc}
 810d66c:	1000e77c 	.word	0x1000e77c

0810d670 <HX711_delay_ns>:
#define	TIMEOUT 150 //cpu ticks
const uint32_t clockPulse = 200; //ns

//#############################################################################################
__STATIC_INLINE void HX711_delay_ns(uint64_t nanoseconds)
{
 810d670:	b5b0      	push	{r4, r5, r7, lr}
 810d672:	b084      	sub	sp, #16
 810d674:	af00      	add	r7, sp, #0
 810d676:	e9c7 0100 	strd	r0, r1, [r7]
  uint64_t clk_cycle_start = DWT->CYCCNT;
 810d67a:	4b1f      	ldr	r3, [pc, #124]	; (810d6f8 <HX711_delay_ns+0x88>)
 810d67c:	685b      	ldr	r3, [r3, #4]
 810d67e:	f04f 0400 	mov.w	r4, #0
 810d682:	e9c7 3402 	strd	r3, r4, [r7, #8]
  nanoseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 810d686:	f7f9 f969 	bl	810695c <HAL_RCC_GetHCLKFreq>
 810d68a:	4602      	mov	r2, r0
 810d68c:	4b1b      	ldr	r3, [pc, #108]	; (810d6fc <HX711_delay_ns+0x8c>)
 810d68e:	fba3 2302 	umull	r2, r3, r3, r2
 810d692:	0c9b      	lsrs	r3, r3, #18
 810d694:	f04f 0400 	mov.w	r4, #0
 810d698:	687a      	ldr	r2, [r7, #4]
 810d69a:	fb03 f102 	mul.w	r1, r3, r2
 810d69e:	683a      	ldr	r2, [r7, #0]
 810d6a0:	fb04 f202 	mul.w	r2, r4, r2
 810d6a4:	440a      	add	r2, r1
 810d6a6:	6839      	ldr	r1, [r7, #0]
 810d6a8:	fba1 3403 	umull	r3, r4, r1, r3
 810d6ac:	4422      	add	r2, r4
 810d6ae:	4614      	mov	r4, r2
 810d6b0:	e9c7 3400 	strd	r3, r4, [r7]
 810d6b4:	e9c7 3400 	strd	r3, r4, [r7]
  while ((DWT->CYCCNT - clk_cycle_start) < nanoseconds/1000);
 810d6b8:	bf00      	nop
 810d6ba:	4b0f      	ldr	r3, [pc, #60]	; (810d6f8 <HX711_delay_ns+0x88>)
 810d6bc:	685b      	ldr	r3, [r3, #4]
 810d6be:	4619      	mov	r1, r3
 810d6c0:	f04f 0200 	mov.w	r2, #0
 810d6c4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 810d6c8:	1ac9      	subs	r1, r1, r3
 810d6ca:	eb62 0204 	sbc.w	r2, r2, r4
 810d6ce:	460c      	mov	r4, r1
 810d6d0:	4615      	mov	r5, r2
 810d6d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 810d6d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 810d6da:	f04f 0300 	mov.w	r3, #0
 810d6de:	f7f3 fb9b 	bl	8100e18 <__aeabi_uldivmod>
 810d6e2:	4602      	mov	r2, r0
 810d6e4:	460b      	mov	r3, r1
 810d6e6:	429d      	cmp	r5, r3
 810d6e8:	bf08      	it	eq
 810d6ea:	4294      	cmpeq	r4, r2
 810d6ec:	d3e5      	bcc.n	810d6ba <HX711_delay_ns+0x4a>
}
 810d6ee:	bf00      	nop
 810d6f0:	3710      	adds	r7, #16
 810d6f2:	46bd      	mov	sp, r7
 810d6f4:	bdb0      	pop	{r4, r5, r7, pc}
 810d6f6:	bf00      	nop
 810d6f8:	e0001000 	.word	0xe0001000
 810d6fc:	431bde83 	.word	0x431bde83

0810d700 <HX711_begin>:
	hx711.di_gpio = hx711.di_gpio;
	hx711.di_pin = hx711.di_pin;
}*/
//#############################################################################################
void  HX711_begin(struct HX711 hx711)
{
 810d700:	b590      	push	{r4, r7, lr}
 810d702:	b087      	sub	sp, #28
 810d704:	af02      	add	r7, sp, #8
 810d706:	463c      	mov	r4, r7
 810d708:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  HX711_init(hx711);
 810d70c:	463b      	mov	r3, r7
 810d70e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810d710:	f000 f834 	bl	810d77c <HX711_init>
  //initialise tick register
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 810d714:	4b17      	ldr	r3, [pc, #92]	; (810d774 <HX711_begin+0x74>)
 810d716:	68db      	ldr	r3, [r3, #12]
 810d718:	4a16      	ldr	r2, [pc, #88]	; (810d774 <HX711_begin+0x74>)
 810d71a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810d71e:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 810d720:	4b15      	ldr	r3, [pc, #84]	; (810d778 <HX711_begin+0x78>)
 810d722:	2200      	movs	r2, #0
 810d724:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 810d726:	4b14      	ldr	r3, [pc, #80]	; (810d778 <HX711_begin+0x78>)
 810d728:	681b      	ldr	r3, [r3, #0]
 810d72a:	4a13      	ldr	r2, [pc, #76]	; (810d778 <HX711_begin+0x78>)
 810d72c:	f043 0301 	orr.w	r3, r3, #1
 810d730:	6013      	str	r3, [r2, #0]

  //start first reahx711.ding
  HAL_GPIO_WritePin(hx711.sck_gpio, hx711.sck_pin, GPIO_PIN_SET);
 810d732:	683b      	ldr	r3, [r7, #0]
 810d734:	687a      	ldr	r2, [r7, #4]
 810d736:	b291      	uxth	r1, r2
 810d738:	2201      	movs	r2, #1
 810d73a:	4618      	mov	r0, r3
 810d73c:	f7f7 fd0c 	bl	8105158 <HAL_GPIO_WritePin>
  HX711_delay(10);
 810d740:	200a      	movs	r0, #10
 810d742:	f7f4 fded 	bl	8102320 <HAL_Delay>
  HAL_GPIO_WritePin(hx711.sck_gpio, hx711.sck_pin, GPIO_PIN_RESET);
 810d746:	683b      	ldr	r3, [r7, #0]
 810d748:	687a      	ldr	r2, [r7, #4]
 810d74a:	b291      	uxth	r1, r2
 810d74c:	2200      	movs	r2, #0
 810d74e:	4618      	mov	r0, r3
 810d750:	f7f7 fd02 	bl	8105158 <HAL_GPIO_WritePin>
  HX711_delay(10);
 810d754:	200a      	movs	r0, #10
 810d756:	f7f4 fde3 	bl	8102320 <HAL_Delay>
  HX711_valueAve(hx711, 8);
 810d75a:	2308      	movs	r3, #8
 810d75c:	9300      	str	r3, [sp, #0]
 810d75e:	463b      	mov	r3, r7
 810d760:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810d762:	f000 f8cc 	bl	810d8fe <HX711_valueAve>
  HX711_delay(100);
 810d766:	2064      	movs	r0, #100	; 0x64
 810d768:	f7f4 fdda 	bl	8102320 <HAL_Delay>
}
 810d76c:	bf00      	nop
 810d76e:	3714      	adds	r7, #20
 810d770:	46bd      	mov	sp, r7
 810d772:	bd90      	pop	{r4, r7, pc}
 810d774:	e000edf0 	.word	0xe000edf0
 810d778:	e0001000 	.word	0xe0001000

0810d77c <HX711_init>:
//#############################################################################################
//setup HX711 pins
void  HX711_init(struct HX711 hx711)
{
 810d77c:	b590      	push	{r4, r7, lr}
 810d77e:	b08b      	sub	sp, #44	; 0x2c
 810d780:	af00      	add	r7, sp, #0
 810d782:	463c      	mov	r4, r7
 810d784:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  GPIO_InitTypeDef  gpio;
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 810d788:	2301      	movs	r3, #1
 810d78a:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 810d78c:	2300      	movs	r3, #0
 810d78e:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 810d790:	2302      	movs	r3, #2
 810d792:	623b      	str	r3, [r7, #32]
  gpio.Pin = hx711.sck_pin;
 810d794:	687b      	ldr	r3, [r7, #4]
 810d796:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(hx711.sck_gpio, &gpio);
 810d798:	683b      	ldr	r3, [r7, #0]
 810d79a:	f107 0214 	add.w	r2, r7, #20
 810d79e:	4611      	mov	r1, r2
 810d7a0:	4618      	mov	r0, r3
 810d7a2:	f7f7 fa07 	bl	8104bb4 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 810d7a6:	2300      	movs	r3, #0
 810d7a8:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 810d7aa:	2301      	movs	r3, #1
 810d7ac:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 810d7ae:	2302      	movs	r3, #2
 810d7b0:	623b      	str	r3, [r7, #32]
  gpio.Pin = hx711.di_pin;
 810d7b2:	68fb      	ldr	r3, [r7, #12]
 810d7b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(hx711.di_gpio, &gpio);
 810d7b6:	68bb      	ldr	r3, [r7, #8]
 810d7b8:	f107 0214 	add.w	r2, r7, #20
 810d7bc:	4611      	mov	r1, r2
 810d7be:	4618      	mov	r0, r3
 810d7c0:	f7f7 f9f8 	bl	8104bb4 <HAL_GPIO_Init>

}
 810d7c4:	bf00      	nop
 810d7c6:	372c      	adds	r7, #44	; 0x2c
 810d7c8:	46bd      	mov	sp, r7
 810d7ca:	bd90      	pop	{r4, r7, pc}

0810d7cc <HX711_checkReadiness>:

bool HX711_checkReadiness(struct HX711 hx711)
{
 810d7cc:	b590      	push	{r4, r7, lr}
 810d7ce:	b087      	sub	sp, #28
 810d7d0:	af00      	add	r7, sp, #0
 810d7d2:	463c      	mov	r4, r7
 810d7d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t startTime = HAL_GetTick();
 810d7d8:	f7f4 fd96 	bl	8102308 <HAL_GetTick>
 810d7dc:	6178      	str	r0, [r7, #20]

	while(!HX711_isReady(hx711)) {
 810d7de:	e008      	b.n	810d7f2 <HX711_checkReadiness+0x26>
		if(HAL_GetTick() - startTime > TIMEOUT) {
 810d7e0:	f7f4 fd92 	bl	8102308 <HAL_GetTick>
 810d7e4:	4602      	mov	r2, r0
 810d7e6:	697b      	ldr	r3, [r7, #20]
 810d7e8:	1ad3      	subs	r3, r2, r3
 810d7ea:	2b96      	cmp	r3, #150	; 0x96
 810d7ec:	d901      	bls.n	810d7f2 <HX711_checkReadiness+0x26>
			return false;
 810d7ee:	2300      	movs	r3, #0
 810d7f0:	e007      	b.n	810d802 <HX711_checkReadiness+0x36>
	while(!HX711_isReady(hx711)) {
 810d7f2:	463b      	mov	r3, r7
 810d7f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810d7f6:	f000 f8b9 	bl	810d96c <HX711_isReady>
 810d7fa:	4603      	mov	r3, r0
 810d7fc:	2b00      	cmp	r3, #0
 810d7fe:	d0ef      	beq.n	810d7e0 <HX711_checkReadiness+0x14>
		}
	}

	return true;
 810d800:	2301      	movs	r3, #1
}
 810d802:	4618      	mov	r0, r3
 810d804:	371c      	adds	r7, #28
 810d806:	46bd      	mov	sp, r7
 810d808:	bd90      	pop	{r4, r7, pc}

0810d80a <HX711_value>:
//#############################################################################################
int32_t HX711_value(struct HX711 hx711)
{
 810d80a:	b590      	push	{r4, r7, lr}
 810d80c:	b089      	sub	sp, #36	; 0x24
 810d80e:	af00      	add	r7, sp, #0
 810d810:	463c      	mov	r4, r7
 810d812:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t data = 0;
 810d816:	2300      	movs	r3, #0
 810d818:	61fb      	str	r3, [r7, #28]
  uint32_t  startTime = HAL_GetTick();
 810d81a:	f7f4 fd75 	bl	8102308 <HAL_GetTick>
 810d81e:	6178      	str	r0, [r7, #20]
  while(!HX711_isReady(hx711))
 810d820:	e008      	b.n	810d834 <HX711_value+0x2a>
    {
      if(HAL_GetTick() - startTime > TIMEOUT)
 810d822:	f7f4 fd71 	bl	8102308 <HAL_GetTick>
 810d826:	4602      	mov	r2, r0
 810d828:	697b      	ldr	r3, [r7, #20]
 810d82a:	1ad3      	subs	r3, r2, r3
 810d82c:	2b96      	cmp	r3, #150	; 0x96
 810d82e:	d901      	bls.n	810d834 <HX711_value+0x2a>
        return 0;
 810d830:	2300      	movs	r3, #0
 810d832:	e060      	b.n	810d8f6 <HX711_value+0xec>
  while(!HX711_isReady(hx711))
 810d834:	463b      	mov	r3, r7
 810d836:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810d838:	f000 f898 	bl	810d96c <HX711_isReady>
 810d83c:	4603      	mov	r3, r0
 810d83e:	2b00      	cmp	r3, #0
 810d840:	d0ef      	beq.n	810d822 <HX711_value+0x18>
    }
  for(int8_t i=0; i<24 ; i++)
 810d842:	2300      	movs	r3, #0
 810d844:	76fb      	strb	r3, [r7, #27]
 810d846:	e031      	b.n	810d8ac <HX711_value+0xa2>
  {
    HAL_GPIO_WritePin(hx711.sck_gpio, hx711.sck_pin, GPIO_PIN_SET);
 810d848:	683b      	ldr	r3, [r7, #0]
 810d84a:	687a      	ldr	r2, [r7, #4]
 810d84c:	b291      	uxth	r1, r2
 810d84e:	2201      	movs	r2, #1
 810d850:	4618      	mov	r0, r3
 810d852:	f7f7 fc81 	bl	8105158 <HAL_GPIO_WritePin>
    HX711_delay_ns(clockPulse);
 810d856:	23c8      	movs	r3, #200	; 0xc8
 810d858:	f04f 0400 	mov.w	r4, #0
 810d85c:	4618      	mov	r0, r3
 810d85e:	4621      	mov	r1, r4
 810d860:	f7ff ff06 	bl	810d670 <HX711_delay_ns>
    data = data << 1;    
 810d864:	69fb      	ldr	r3, [r7, #28]
 810d866:	005b      	lsls	r3, r3, #1
 810d868:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_WritePin(hx711.sck_gpio, hx711.sck_pin, GPIO_PIN_RESET);
 810d86a:	683b      	ldr	r3, [r7, #0]
 810d86c:	687a      	ldr	r2, [r7, #4]
 810d86e:	b291      	uxth	r1, r2
 810d870:	2200      	movs	r2, #0
 810d872:	4618      	mov	r0, r3
 810d874:	f7f7 fc70 	bl	8105158 <HAL_GPIO_WritePin>
    HX711_delay_ns(clockPulse);
 810d878:	23c8      	movs	r3, #200	; 0xc8
 810d87a:	f04f 0400 	mov.w	r4, #0
 810d87e:	4618      	mov	r0, r3
 810d880:	4621      	mov	r1, r4
 810d882:	f7ff fef5 	bl	810d670 <HX711_delay_ns>
    if(HAL_GPIO_ReadPin(hx711.di_gpio, hx711.di_pin) == GPIO_PIN_SET)
 810d886:	68bb      	ldr	r3, [r7, #8]
 810d888:	68fa      	ldr	r2, [r7, #12]
 810d88a:	b292      	uxth	r2, r2
 810d88c:	4611      	mov	r1, r2
 810d88e:	4618      	mov	r0, r3
 810d890:	f7f7 fc4a 	bl	8105128 <HAL_GPIO_ReadPin>
 810d894:	4603      	mov	r3, r0
 810d896:	2b01      	cmp	r3, #1
 810d898:	d102      	bne.n	810d8a0 <HX711_value+0x96>
      data ++;
 810d89a:	69fb      	ldr	r3, [r7, #28]
 810d89c:	3301      	adds	r3, #1
 810d89e:	61fb      	str	r3, [r7, #28]
  for(int8_t i=0; i<24 ; i++)
 810d8a0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 810d8a4:	b2db      	uxtb	r3, r3
 810d8a6:	3301      	adds	r3, #1
 810d8a8:	b2db      	uxtb	r3, r3
 810d8aa:	76fb      	strb	r3, [r7, #27]
 810d8ac:	f997 301b 	ldrsb.w	r3, [r7, #27]
 810d8b0:	2b17      	cmp	r3, #23
 810d8b2:	ddc9      	ble.n	810d848 <HX711_value+0x3e>
  }
  data = data ^ 0x800000; 
 810d8b4:	69fb      	ldr	r3, [r7, #28]
 810d8b6:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 810d8ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_WritePin(hx711.sck_gpio, hx711.sck_pin, GPIO_PIN_SET);
 810d8bc:	683b      	ldr	r3, [r7, #0]
 810d8be:	687a      	ldr	r2, [r7, #4]
 810d8c0:	b291      	uxth	r1, r2
 810d8c2:	2201      	movs	r2, #1
 810d8c4:	4618      	mov	r0, r3
 810d8c6:	f7f7 fc47 	bl	8105158 <HAL_GPIO_WritePin>
  HX711_delay_ns(clockPulse);
 810d8ca:	23c8      	movs	r3, #200	; 0xc8
 810d8cc:	f04f 0400 	mov.w	r4, #0
 810d8d0:	4618      	mov	r0, r3
 810d8d2:	4621      	mov	r1, r4
 810d8d4:	f7ff fecc 	bl	810d670 <HX711_delay_ns>
  HAL_GPIO_WritePin(hx711.sck_gpio, hx711.sck_pin, GPIO_PIN_RESET);
 810d8d8:	683b      	ldr	r3, [r7, #0]
 810d8da:	687a      	ldr	r2, [r7, #4]
 810d8dc:	b291      	uxth	r1, r2
 810d8de:	2200      	movs	r2, #0
 810d8e0:	4618      	mov	r0, r3
 810d8e2:	f7f7 fc39 	bl	8105158 <HAL_GPIO_WritePin>
  HX711_delay_ns(clockPulse);
 810d8e6:	23c8      	movs	r3, #200	; 0xc8
 810d8e8:	f04f 0400 	mov.w	r4, #0
 810d8ec:	4618      	mov	r0, r3
 810d8ee:	4621      	mov	r1, r4
 810d8f0:	f7ff febe 	bl	810d670 <HX711_delay_ns>
  return data;    
 810d8f4:	69fb      	ldr	r3, [r7, #28]
}
 810d8f6:	4618      	mov	r0, r3
 810d8f8:	3724      	adds	r7, #36	; 0x24
 810d8fa:	46bd      	mov	sp, r7
 810d8fc:	bd90      	pop	{r4, r7, pc}

0810d8fe <HX711_valueAve>:
//#############################################################################################
int32_t HX711_valueAve(struct HX711 hx711, uint16_t sample)
{
 810d8fe:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 810d902:	b088      	sub	sp, #32
 810d904:	af00      	add	r7, sp, #0
 810d906:	463c      	mov	r4, r7
 810d908:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  int64_t  ave = 0;
 810d90c:	f04f 0300 	mov.w	r3, #0
 810d910:	f04f 0400 	mov.w	r4, #0
 810d914:	e9c7 3406 	strd	r3, r4, [r7, #24]
  for(uint16_t i=0 ; i<sample ; i++)
 810d918:	2300      	movs	r3, #0
 810d91a:	82fb      	strh	r3, [r7, #22]
 810d91c:	e012      	b.n	810d944 <HX711_valueAve+0x46>
    ave += HX711_value(hx711);
 810d91e:	463b      	mov	r3, r7
 810d920:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810d922:	f7ff ff72 	bl	810d80a <HX711_value>
 810d926:	4603      	mov	r3, r0
 810d928:	469b      	mov	fp, r3
 810d92a:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 810d92e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 810d932:	eb1b 0301 	adds.w	r3, fp, r1
 810d936:	eb4c 0402 	adc.w	r4, ip, r2
 810d93a:	e9c7 3406 	strd	r3, r4, [r7, #24]
  for(uint16_t i=0 ; i<sample ; i++)
 810d93e:	8afb      	ldrh	r3, [r7, #22]
 810d940:	3301      	adds	r3, #1
 810d942:	82fb      	strh	r3, [r7, #22]
 810d944:	8afa      	ldrh	r2, [r7, #22]
 810d946:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 810d948:	429a      	cmp	r2, r3
 810d94a:	d3e8      	bcc.n	810d91e <HX711_valueAve+0x20>

  return (int32_t)(ave / sample);
 810d94c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 810d94e:	f04f 0400 	mov.w	r4, #0
 810d952:	461a      	mov	r2, r3
 810d954:	4623      	mov	r3, r4
 810d956:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 810d95a:	f7f3 fa0d 	bl	8100d78 <__aeabi_ldivmod>
 810d95e:	4603      	mov	r3, r0
 810d960:	460c      	mov	r4, r1
}
 810d962:	4618      	mov	r0, r3
 810d964:	3720      	adds	r7, #32
 810d966:	46bd      	mov	sp, r7
 810d968:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0810d96c <HX711_isReady>:
//#############################################################################################
int HX711_isReady(struct HX711 hx711) {
 810d96c:	b590      	push	{r4, r7, lr}
 810d96e:	b085      	sub	sp, #20
 810d970:	af00      	add	r7, sp, #0
 810d972:	463c      	mov	r4, r7
 810d974:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	return HAL_GPIO_ReadPin(hx711.di_gpio, hx711.di_pin) == GPIO_PIN_RESET;
 810d978:	68bb      	ldr	r3, [r7, #8]
 810d97a:	68fa      	ldr	r2, [r7, #12]
 810d97c:	b292      	uxth	r2, r2
 810d97e:	4611      	mov	r1, r2
 810d980:	4618      	mov	r0, r3
 810d982:	f7f7 fbd1 	bl	8105128 <HAL_GPIO_ReadPin>
 810d986:	4603      	mov	r3, r0
 810d988:	2b00      	cmp	r3, #0
 810d98a:	bf0c      	ite	eq
 810d98c:	2301      	moveq	r3, #1
 810d98e:	2300      	movne	r3, #0
 810d990:	b2db      	uxtb	r3, r3
}
 810d992:	4618      	mov	r0, r3
 810d994:	3714      	adds	r7, #20
 810d996:	46bd      	mov	sp, r7
 810d998:	bd90      	pop	{r4, r7, pc}

0810d99a <_ZNSt14_Function_baseC1Ev>:
	static void
	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
      };

    _Function_base() : _M_manager(nullptr) { }
 810d99a:	b480      	push	{r7}
 810d99c:	b083      	sub	sp, #12
 810d99e:	af00      	add	r7, sp, #0
 810d9a0:	6078      	str	r0, [r7, #4]
 810d9a2:	687b      	ldr	r3, [r7, #4]
 810d9a4:	2200      	movs	r2, #0
 810d9a6:	609a      	str	r2, [r3, #8]
 810d9a8:	687b      	ldr	r3, [r7, #4]
 810d9aa:	4618      	mov	r0, r3
 810d9ac:	370c      	adds	r7, #12
 810d9ae:	46bd      	mov	sp, r7
 810d9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d9b4:	4770      	bx	lr

0810d9b6 <_ZNSt14_Function_baseD1Ev>:

    ~_Function_base()
 810d9b6:	b580      	push	{r7, lr}
 810d9b8:	b082      	sub	sp, #8
 810d9ba:	af00      	add	r7, sp, #0
 810d9bc:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 810d9be:	687b      	ldr	r3, [r7, #4]
 810d9c0:	689b      	ldr	r3, [r3, #8]
 810d9c2:	2b00      	cmp	r3, #0
 810d9c4:	d005      	beq.n	810d9d2 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 810d9c6:	687b      	ldr	r3, [r7, #4]
 810d9c8:	689b      	ldr	r3, [r3, #8]
 810d9ca:	6878      	ldr	r0, [r7, #4]
 810d9cc:	6879      	ldr	r1, [r7, #4]
 810d9ce:	2203      	movs	r2, #3
 810d9d0:	4798      	blx	r3
    }
 810d9d2:	687b      	ldr	r3, [r7, #4]
 810d9d4:	4618      	mov	r0, r3
 810d9d6:	3708      	adds	r7, #8
 810d9d8:	46bd      	mov	sp, r7
 810d9da:	bd80      	pop	{r7, pc}

0810d9dc <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 810d9dc:	b480      	push	{r7}
 810d9de:	b083      	sub	sp, #12
 810d9e0:	af00      	add	r7, sp, #0
 810d9e2:	6078      	str	r0, [r7, #4]
 810d9e4:	687b      	ldr	r3, [r7, #4]
 810d9e6:	689b      	ldr	r3, [r3, #8]
 810d9e8:	2b00      	cmp	r3, #0
 810d9ea:	bf0c      	ite	eq
 810d9ec:	2301      	moveq	r3, #1
 810d9ee:	2300      	movne	r3, #0
 810d9f0:	b2db      	uxtb	r3, r3
 810d9f2:	4618      	mov	r0, r3
 810d9f4:	370c      	adds	r7, #12
 810d9f6:	46bd      	mov	sp, r7
 810d9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d9fc:	4770      	bx	lr
	...

0810da00 <_ZN8IODriverD1Ev>:
#include <functional>


class IODriver {
public:
	virtual ~IODriver() {}
 810da00:	b480      	push	{r7}
 810da02:	b083      	sub	sp, #12
 810da04:	af00      	add	r7, sp, #0
 810da06:	6078      	str	r0, [r7, #4]
 810da08:	4a04      	ldr	r2, [pc, #16]	; (810da1c <_ZN8IODriverD1Ev+0x1c>)
 810da0a:	687b      	ldr	r3, [r7, #4]
 810da0c:	601a      	str	r2, [r3, #0]
 810da0e:	687b      	ldr	r3, [r7, #4]
 810da10:	4618      	mov	r0, r3
 810da12:	370c      	adds	r7, #12
 810da14:	46bd      	mov	sp, r7
 810da16:	f85d 7b04 	ldr.w	r7, [sp], #4
 810da1a:	4770      	bx	lr
 810da1c:	08115958 	.word	0x08115958

0810da20 <_ZN8IODriverD0Ev>:
 810da20:	b580      	push	{r7, lr}
 810da22:	b082      	sub	sp, #8
 810da24:	af00      	add	r7, sp, #0
 810da26:	6078      	str	r0, [r7, #4]
 810da28:	6878      	ldr	r0, [r7, #4]
 810da2a:	f7ff ffe9 	bl	810da00 <_ZN8IODriverD1Ev>
 810da2e:	2104      	movs	r1, #4
 810da30:	6878      	ldr	r0, [r7, #4]
 810da32:	f004 fa3a 	bl	8111eaa <_ZdlPvj>
 810da36:	687b      	ldr	r3, [r7, #4]
 810da38:	4618      	mov	r0, r3
 810da3a:	3708      	adds	r7, #8
 810da3c:	46bd      	mov	sp, r7
 810da3e:	bd80      	pop	{r7, pc}

0810da40 <_ZNSt8functionIFvhPhmEED1Ev>:
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 810da40:	b580      	push	{r7, lr}
 810da42:	b082      	sub	sp, #8
 810da44:	af00      	add	r7, sp, #0
 810da46:	6078      	str	r0, [r7, #4]
 810da48:	687b      	ldr	r3, [r7, #4]
 810da4a:	4618      	mov	r0, r3
 810da4c:	f7ff ffb3 	bl	810d9b6 <_ZNSt14_Function_baseD1Ev>
 810da50:	687b      	ldr	r3, [r7, #4]
 810da52:	4618      	mov	r0, r3
 810da54:	3708      	adds	r7, #8
 810da56:	46bd      	mov	sp, r7
 810da58:	bd80      	pop	{r7, pc}
	...

0810da5c <_ZN8IODriverC1Ev>:
class IODriver {
 810da5c:	b480      	push	{r7}
 810da5e:	b083      	sub	sp, #12
 810da60:	af00      	add	r7, sp, #0
 810da62:	6078      	str	r0, [r7, #4]
 810da64:	4a04      	ldr	r2, [pc, #16]	; (810da78 <_ZN8IODriverC1Ev+0x1c>)
 810da66:	687b      	ldr	r3, [r7, #4]
 810da68:	601a      	str	r2, [r3, #0]
 810da6a:	687b      	ldr	r3, [r7, #4]
 810da6c:	4618      	mov	r0, r3
 810da6e:	370c      	adds	r7, #12
 810da70:	46bd      	mov	sp, r7
 810da72:	f85d 7b04 	ldr.w	r7, [sp], #4
 810da76:	4770      	bx	lr
 810da78:	08115958 	.word	0x08115958

0810da7c <_ZN16BufferedIODriverC1EPVhS1_j>:
#include <cstring>

#ifdef BUILD_WITH_BUFFERED_IO


BufferedIODriver::BufferedIODriver(volatile uint8_t* bufferStorage, volatile uint8_t* bufferControl, size_t length) : bufferStorage(bufferStorage), bufferControl(bufferControl), bufferLength(length), readIndex(0), receiverFunc(nullptr) {
 810da7c:	b580      	push	{r7, lr}
 810da7e:	b084      	sub	sp, #16
 810da80:	af00      	add	r7, sp, #0
 810da82:	60f8      	str	r0, [r7, #12]
 810da84:	60b9      	str	r1, [r7, #8]
 810da86:	607a      	str	r2, [r7, #4]
 810da88:	603b      	str	r3, [r7, #0]
 810da8a:	68fb      	ldr	r3, [r7, #12]
 810da8c:	4618      	mov	r0, r3
 810da8e:	f7ff ffe5 	bl	810da5c <_ZN8IODriverC1Ev>
 810da92:	4a11      	ldr	r2, [pc, #68]	; (810dad8 <_ZN16BufferedIODriverC1EPVhS1_j+0x5c>)
 810da94:	68fb      	ldr	r3, [r7, #12]
 810da96:	601a      	str	r2, [r3, #0]
 810da98:	68fb      	ldr	r3, [r7, #12]
 810da9a:	68ba      	ldr	r2, [r7, #8]
 810da9c:	609a      	str	r2, [r3, #8]
 810da9e:	68fb      	ldr	r3, [r7, #12]
 810daa0:	687a      	ldr	r2, [r7, #4]
 810daa2:	60da      	str	r2, [r3, #12]
 810daa4:	68fb      	ldr	r3, [r7, #12]
 810daa6:	683a      	ldr	r2, [r7, #0]
 810daa8:	611a      	str	r2, [r3, #16]
 810daaa:	68fb      	ldr	r3, [r7, #12]
 810daac:	2200      	movs	r2, #0
 810daae:	829a      	strh	r2, [r3, #20]
 810dab0:	68fb      	ldr	r3, [r7, #12]
 810dab2:	3318      	adds	r3, #24
 810dab4:	2100      	movs	r1, #0
 810dab6:	4618      	mov	r0, r3
 810dab8:	f000 f8b1 	bl	810dc1e <_ZNSt8functionIFvhPhmEEC1EDn>
	semaphore = xSemaphoreCreateMutex();
 810dabc:	2001      	movs	r0, #1
 810dabe:	f7fc fae4 	bl	810a08a <xQueueCreateMutex>
 810dac2:	4602      	mov	r2, r0
 810dac4:	68fb      	ldr	r3, [r7, #12]
 810dac6:	605a      	str	r2, [r3, #4]
	*bufferControl = 0;
 810dac8:	687b      	ldr	r3, [r7, #4]
 810daca:	2200      	movs	r2, #0
 810dacc:	701a      	strb	r2, [r3, #0]
}
 810dace:	68fb      	ldr	r3, [r7, #12]
 810dad0:	4618      	mov	r0, r3
 810dad2:	3710      	adds	r7, #16
 810dad4:	46bd      	mov	sp, r7
 810dad6:	bd80      	pop	{r7, pc}
 810dad8:	08115940 	.word	0x08115940

0810dadc <_ZN16BufferedIODriver7receiveERKSt8functionIFvhPhmEE>:

void BufferedIODriver::receive(const std::function<void (uint8_t sender_id, uint8_t* buffer, uint32_t length)> &receiver) {
 810dadc:	b580      	push	{r7, lr}
 810dade:	b082      	sub	sp, #8
 810dae0:	af00      	add	r7, sp, #0
 810dae2:	6078      	str	r0, [r7, #4]
 810dae4:	6039      	str	r1, [r7, #0]
	receiverFunc = receiver;
 810dae6:	687b      	ldr	r3, [r7, #4]
 810dae8:	3318      	adds	r3, #24
 810daea:	6839      	ldr	r1, [r7, #0]
 810daec:	4618      	mov	r0, r3
 810daee:	f000 f8a4 	bl	810dc3a <_ZNSt8functionIFvhPhmEEaSERKS2_>
}
 810daf2:	bf00      	nop
 810daf4:	3708      	adds	r7, #8
 810daf6:	46bd      	mov	sp, r7
 810daf8:	bd80      	pop	{r7, pc}

0810dafa <_ZN16BufferedIODriver8transmitEPhm>:
/*
 * Writes data to a buffer shared between Cortex-M4 and Cortex-M7
 * Any thread can call this function
 * Assumes there is no overrun
 */
void BufferedIODriver::transmit(uint8_t* data, uint32_t length) {
 810dafa:	b580      	push	{r7, lr}
 810dafc:	b088      	sub	sp, #32
 810dafe:	af00      	add	r7, sp, #0
 810db00:	60f8      	str	r0, [r7, #12]
 810db02:	60b9      	str	r1, [r7, #8]
 810db04:	607a      	str	r2, [r7, #4]
	if(xSemaphoreTake(semaphore, portMAX_DELAY) == pdTRUE) {
 810db06:	68fb      	ldr	r3, [r7, #12]
 810db08:	685b      	ldr	r3, [r3, #4]
 810db0a:	f04f 31ff 	mov.w	r1, #4294967295
 810db0e:	4618      	mov	r0, r3
 810db10:	f7fc fbce 	bl	810a2b0 <xQueueSemaphoreTake>
 810db14:	4603      	mov	r3, r0
 810db16:	2b01      	cmp	r3, #1
 810db18:	bf0c      	ite	eq
 810db1a:	2301      	moveq	r3, #1
 810db1c:	2300      	movne	r3, #0
 810db1e:	b2db      	uxtb	r3, r3
 810db20:	2b00      	cmp	r3, #0
 810db22:	d056      	beq.n	810dbd2 <_ZN16BufferedIODriver8transmitEPhm+0xd8>
		while(HAL_HSEM_Take(1, 1) != HAL_OK);
 810db24:	2101      	movs	r1, #1
 810db26:	2001      	movs	r0, #1
 810db28:	f7f7 fb30 	bl	810518c <HAL_HSEM_Take>
 810db2c:	4603      	mov	r3, r0
 810db2e:	2b00      	cmp	r3, #0
 810db30:	bf14      	ite	ne
 810db32:	2301      	movne	r3, #1
 810db34:	2300      	moveq	r3, #0
 810db36:	b2db      	uxtb	r3, r3
 810db38:	2b00      	cmp	r3, #0
 810db3a:	d000      	beq.n	810db3e <_ZN16BufferedIODriver8transmitEPhm+0x44>
 810db3c:	e7f2      	b.n	810db24 <_ZN16BufferedIODriver8transmitEPhm+0x2a>

		uint8_t writeIndex = *bufferControl;
 810db3e:	68fb      	ldr	r3, [r7, #12]
 810db40:	68db      	ldr	r3, [r3, #12]
 810db42:	781b      	ldrb	r3, [r3, #0]
 810db44:	77fb      	strb	r3, [r7, #31]
		uint8_t* buffer = (uint8_t*) bufferStorage;
 810db46:	68fb      	ldr	r3, [r7, #12]
 810db48:	689b      	ldr	r3, [r3, #8]
 810db4a:	61bb      	str	r3, [r7, #24]

		if(writeIndex + length < bufferLength) {
 810db4c:	7ffa      	ldrb	r2, [r7, #31]
 810db4e:	687b      	ldr	r3, [r7, #4]
 810db50:	441a      	add	r2, r3
 810db52:	68fb      	ldr	r3, [r7, #12]
 810db54:	691b      	ldr	r3, [r3, #16]
 810db56:	429a      	cmp	r2, r3
 810db58:	d20d      	bcs.n	810db76 <_ZN16BufferedIODriver8transmitEPhm+0x7c>
			memcpy(buffer + writeIndex, data, length);
 810db5a:	7ffb      	ldrb	r3, [r7, #31]
 810db5c:	69ba      	ldr	r2, [r7, #24]
 810db5e:	4413      	add	r3, r2
 810db60:	687a      	ldr	r2, [r7, #4]
 810db62:	68b9      	ldr	r1, [r7, #8]
 810db64:	4618      	mov	r0, r3
 810db66:	f004 fb25 	bl	81121b4 <memcpy>
			writeIndex += length;
 810db6a:	687b      	ldr	r3, [r7, #4]
 810db6c:	b2da      	uxtb	r2, r3
 810db6e:	7ffb      	ldrb	r3, [r7, #31]
 810db70:	4413      	add	r3, r2
 810db72:	77fb      	strb	r3, [r7, #31]
 810db74:	e01e      	b.n	810dbb4 <_ZN16BufferedIODriver8transmitEPhm+0xba>
		} else {
			uint16_t firstSize = bufferLength - writeIndex;
 810db76:	68fb      	ldr	r3, [r7, #12]
 810db78:	691b      	ldr	r3, [r3, #16]
 810db7a:	b29a      	uxth	r2, r3
 810db7c:	7ffb      	ldrb	r3, [r7, #31]
 810db7e:	b29b      	uxth	r3, r3
 810db80:	1ad3      	subs	r3, r2, r3
 810db82:	82fb      	strh	r3, [r7, #22]
			memcpy(buffer + writeIndex, data, firstSize);
 810db84:	7ffb      	ldrb	r3, [r7, #31]
 810db86:	69ba      	ldr	r2, [r7, #24]
 810db88:	4413      	add	r3, r2
 810db8a:	8afa      	ldrh	r2, [r7, #22]
 810db8c:	68b9      	ldr	r1, [r7, #8]
 810db8e:	4618      	mov	r0, r3
 810db90:	f004 fb10 	bl	81121b4 <memcpy>
			memcpy(buffer, data + firstSize, length - firstSize);
 810db94:	8afb      	ldrh	r3, [r7, #22]
 810db96:	68ba      	ldr	r2, [r7, #8]
 810db98:	18d1      	adds	r1, r2, r3
 810db9a:	8afb      	ldrh	r3, [r7, #22]
 810db9c:	687a      	ldr	r2, [r7, #4]
 810db9e:	1ad3      	subs	r3, r2, r3
 810dba0:	461a      	mov	r2, r3
 810dba2:	69b8      	ldr	r0, [r7, #24]
 810dba4:	f004 fb06 	bl	81121b4 <memcpy>
			writeIndex = length - firstSize;
 810dba8:	687b      	ldr	r3, [r7, #4]
 810dbaa:	b2da      	uxtb	r2, r3
 810dbac:	8afb      	ldrh	r3, [r7, #22]
 810dbae:	b2db      	uxtb	r3, r3
 810dbb0:	1ad3      	subs	r3, r2, r3
 810dbb2:	77fb      	strb	r3, [r7, #31]
		}

		*bufferControl = writeIndex;
 810dbb4:	68fb      	ldr	r3, [r7, #12]
 810dbb6:	68db      	ldr	r3, [r3, #12]
 810dbb8:	7ffa      	ldrb	r2, [r7, #31]
 810dbba:	701a      	strb	r2, [r3, #0]

		HAL_HSEM_Release(1, 1);
 810dbbc:	2101      	movs	r1, #1
 810dbbe:	2001      	movs	r0, #1
 810dbc0:	f7f7 fb1e 	bl	8105200 <HAL_HSEM_Release>
		xSemaphoreGive(semaphore);
 810dbc4:	68fb      	ldr	r3, [r7, #12]
 810dbc6:	6858      	ldr	r0, [r3, #4]
 810dbc8:	2300      	movs	r3, #0
 810dbca:	2200      	movs	r2, #0
 810dbcc:	2100      	movs	r1, #0
 810dbce:	f7fc fa75 	bl	810a0bc <xQueueGenericSend>
	}
}
 810dbd2:	bf00      	nop
 810dbd4:	3720      	adds	r7, #32
 810dbd6:	46bd      	mov	sp, r7
 810dbd8:	bd80      	pop	{r7, pc}

0810dbda <_ZNSt8functionIFvhPhmEEC1ERKS2_>:
    function(_Functor) -> function<_Signature>;
#endif

  // Out-of-line member definitions.
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
 810dbda:	b580      	push	{r7, lr}
 810dbdc:	b082      	sub	sp, #8
 810dbde:	af00      	add	r7, sp, #0
 810dbe0:	6078      	str	r0, [r7, #4]
 810dbe2:	6039      	str	r1, [r7, #0]
    function(const function& __x)
    : _Function_base()
 810dbe4:	687b      	ldr	r3, [r7, #4]
 810dbe6:	4618      	mov	r0, r3
 810dbe8:	f7ff fed7 	bl	810d99a <_ZNSt14_Function_baseC1Ev>
    {
      if (static_cast<bool>(__x))
 810dbec:	6838      	ldr	r0, [r7, #0]
 810dbee:	f000 f83f 	bl	810dc70 <_ZNKSt8functionIFvhPhmEEcvbEv>
 810dbf2:	4603      	mov	r3, r0
 810dbf4:	2b00      	cmp	r3, #0
 810dbf6:	d00d      	beq.n	810dc14 <_ZNSt8functionIFvhPhmEEC1ERKS2_+0x3a>
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 810dbf8:	683b      	ldr	r3, [r7, #0]
 810dbfa:	689b      	ldr	r3, [r3, #8]
 810dbfc:	6878      	ldr	r0, [r7, #4]
 810dbfe:	6839      	ldr	r1, [r7, #0]
 810dc00:	2202      	movs	r2, #2
 810dc02:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
 810dc04:	683b      	ldr	r3, [r7, #0]
 810dc06:	68da      	ldr	r2, [r3, #12]
 810dc08:	687b      	ldr	r3, [r7, #4]
 810dc0a:	60da      	str	r2, [r3, #12]
	  _M_manager = __x._M_manager;
 810dc0c:	683b      	ldr	r3, [r7, #0]
 810dc0e:	689a      	ldr	r2, [r3, #8]
 810dc10:	687b      	ldr	r3, [r7, #4]
 810dc12:	609a      	str	r2, [r3, #8]
	}
    }
 810dc14:	687b      	ldr	r3, [r7, #4]
 810dc16:	4618      	mov	r0, r3
 810dc18:	3708      	adds	r7, #8
 810dc1a:	46bd      	mov	sp, r7
 810dc1c:	bd80      	pop	{r7, pc}

0810dc1e <_ZNSt8functionIFvhPhmEEC1EDn>:
      function(nullptr_t) noexcept
 810dc1e:	b580      	push	{r7, lr}
 810dc20:	b082      	sub	sp, #8
 810dc22:	af00      	add	r7, sp, #0
 810dc24:	6078      	str	r0, [r7, #4]
 810dc26:	6039      	str	r1, [r7, #0]
      : _Function_base() { }
 810dc28:	687b      	ldr	r3, [r7, #4]
 810dc2a:	4618      	mov	r0, r3
 810dc2c:	f7ff feb5 	bl	810d99a <_ZNSt14_Function_baseC1Ev>
 810dc30:	687b      	ldr	r3, [r7, #4]
 810dc32:	4618      	mov	r0, r3
 810dc34:	3708      	adds	r7, #8
 810dc36:	46bd      	mov	sp, r7
 810dc38:	bd80      	pop	{r7, pc}

0810dc3a <_ZNSt8functionIFvhPhmEEaSERKS2_>:
      operator=(const function& __x)
 810dc3a:	b580      	push	{r7, lr}
 810dc3c:	b086      	sub	sp, #24
 810dc3e:	af00      	add	r7, sp, #0
 810dc40:	6078      	str	r0, [r7, #4]
 810dc42:	6039      	str	r1, [r7, #0]
	function(__x).swap(*this);
 810dc44:	f107 0308 	add.w	r3, r7, #8
 810dc48:	6839      	ldr	r1, [r7, #0]
 810dc4a:	4618      	mov	r0, r3
 810dc4c:	f7ff ffc5 	bl	810dbda <_ZNSt8functionIFvhPhmEEC1ERKS2_>
 810dc50:	f107 0308 	add.w	r3, r7, #8
 810dc54:	6879      	ldr	r1, [r7, #4]
 810dc56:	4618      	mov	r0, r3
 810dc58:	f000 f81a 	bl	810dc90 <_ZNSt8functionIFvhPhmEE4swapERS2_>
 810dc5c:	f107 0308 	add.w	r3, r7, #8
 810dc60:	4618      	mov	r0, r3
 810dc62:	f7ff feed 	bl	810da40 <_ZNSt8functionIFvhPhmEED1Ev>
	return *this;
 810dc66:	687b      	ldr	r3, [r7, #4]
      }
 810dc68:	4618      	mov	r0, r3
 810dc6a:	3718      	adds	r7, #24
 810dc6c:	46bd      	mov	sp, r7
 810dc6e:	bd80      	pop	{r7, pc}

0810dc70 <_ZNKSt8functionIFvhPhmEEcvbEv>:
      explicit operator bool() const noexcept
 810dc70:	b580      	push	{r7, lr}
 810dc72:	b082      	sub	sp, #8
 810dc74:	af00      	add	r7, sp, #0
 810dc76:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 810dc78:	687b      	ldr	r3, [r7, #4]
 810dc7a:	4618      	mov	r0, r3
 810dc7c:	f7ff feae 	bl	810d9dc <_ZNKSt14_Function_base8_M_emptyEv>
 810dc80:	4603      	mov	r3, r0
 810dc82:	f083 0301 	eor.w	r3, r3, #1
 810dc86:	b2db      	uxtb	r3, r3
 810dc88:	4618      	mov	r0, r3
 810dc8a:	3708      	adds	r7, #8
 810dc8c:	46bd      	mov	sp, r7
 810dc8e:	bd80      	pop	{r7, pc}

0810dc90 <_ZNSt8functionIFvhPhmEE4swapERS2_>:
      void swap(function& __x) noexcept
 810dc90:	b580      	push	{r7, lr}
 810dc92:	b082      	sub	sp, #8
 810dc94:	af00      	add	r7, sp, #0
 810dc96:	6078      	str	r0, [r7, #4]
 810dc98:	6039      	str	r1, [r7, #0]
	std::swap(_M_functor, __x._M_functor);
 810dc9a:	687b      	ldr	r3, [r7, #4]
 810dc9c:	683a      	ldr	r2, [r7, #0]
 810dc9e:	4611      	mov	r1, r2
 810dca0:	4618      	mov	r0, r3
 810dca2:	f000 f821 	bl	810dce8 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>
	std::swap(_M_manager, __x._M_manager);
 810dca6:	687b      	ldr	r3, [r7, #4]
 810dca8:	f103 0208 	add.w	r2, r3, #8
 810dcac:	683b      	ldr	r3, [r7, #0]
 810dcae:	3308      	adds	r3, #8
 810dcb0:	4619      	mov	r1, r3
 810dcb2:	4610      	mov	r0, r2
 810dcb4:	f000 f84a 	bl	810dd4c <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>
	std::swap(_M_invoker, __x._M_invoker);
 810dcb8:	687b      	ldr	r3, [r7, #4]
 810dcba:	f103 020c 	add.w	r2, r3, #12
 810dcbe:	683b      	ldr	r3, [r7, #0]
 810dcc0:	330c      	adds	r3, #12
 810dcc2:	4619      	mov	r1, r3
 810dcc4:	4610      	mov	r0, r2
 810dcc6:	f000 f86b 	bl	810dda0 <_ZSt4swapIPFvRKSt9_Any_dataOhOPhOmEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISD_ESt18is_move_assignableISD_EEE5valueEvE4typeERSD_SN_>
      }
 810dcca:	bf00      	nop
 810dccc:	3708      	adds	r7, #8
 810dcce:	46bd      	mov	sp, r7
 810dcd0:	bd80      	pop	{r7, pc}

0810dcd2 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 810dcd2:	b480      	push	{r7}
 810dcd4:	b083      	sub	sp, #12
 810dcd6:	af00      	add	r7, sp, #0
 810dcd8:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810dcda:	687b      	ldr	r3, [r7, #4]
 810dcdc:	4618      	mov	r0, r3
 810dcde:	370c      	adds	r7, #12
 810dce0:	46bd      	mov	sp, r7
 810dce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dce6:	4770      	bx	lr

0810dce8 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>:
    inline
#if __cplusplus >= 201103L
    typename enable_if<__and_<__not_<__is_tuple_like<_Tp>>,
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
    swap(_Tp& __a, _Tp& __b)
 810dce8:	b580      	push	{r7, lr}
 810dcea:	b084      	sub	sp, #16
 810dcec:	af00      	add	r7, sp, #0
 810dcee:	6078      	str	r0, [r7, #4]
 810dcf0:	6039      	str	r1, [r7, #0]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 810dcf2:	6878      	ldr	r0, [r7, #4]
 810dcf4:	f7ff ffed 	bl	810dcd2 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 810dcf8:	4602      	mov	r2, r0
 810dcfa:	f107 0308 	add.w	r3, r7, #8
 810dcfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 810dd02:	e883 0003 	stmia.w	r3, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
 810dd06:	6838      	ldr	r0, [r7, #0]
 810dd08:	f7ff ffe3 	bl	810dcd2 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 810dd0c:	4602      	mov	r2, r0
 810dd0e:	687b      	ldr	r3, [r7, #4]
 810dd10:	e892 0003 	ldmia.w	r2, {r0, r1}
 810dd14:	e883 0003 	stmia.w	r3, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
 810dd18:	f107 0308 	add.w	r3, r7, #8
 810dd1c:	4618      	mov	r0, r3
 810dd1e:	f7ff ffd8 	bl	810dcd2 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 810dd22:	4602      	mov	r2, r0
 810dd24:	683b      	ldr	r3, [r7, #0]
 810dd26:	e892 0003 	ldmia.w	r2, {r0, r1}
 810dd2a:	e883 0003 	stmia.w	r3, {r0, r1}
    }
 810dd2e:	bf00      	nop
 810dd30:	3710      	adds	r7, #16
 810dd32:	46bd      	mov	sp, r7
 810dd34:	bd80      	pop	{r7, pc}

0810dd36 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>:
    move(_Tp&& __t) noexcept
 810dd36:	b480      	push	{r7}
 810dd38:	b083      	sub	sp, #12
 810dd3a:	af00      	add	r7, sp, #0
 810dd3c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810dd3e:	687b      	ldr	r3, [r7, #4]
 810dd40:	4618      	mov	r0, r3
 810dd42:	370c      	adds	r7, #12
 810dd44:	46bd      	mov	sp, r7
 810dd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dd4a:	4770      	bx	lr

0810dd4c <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>:
    swap(_Tp& __a, _Tp& __b)
 810dd4c:	b580      	push	{r7, lr}
 810dd4e:	b084      	sub	sp, #16
 810dd50:	af00      	add	r7, sp, #0
 810dd52:	6078      	str	r0, [r7, #4]
 810dd54:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 810dd56:	6878      	ldr	r0, [r7, #4]
 810dd58:	f7ff ffed 	bl	810dd36 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 810dd5c:	4603      	mov	r3, r0
 810dd5e:	681b      	ldr	r3, [r3, #0]
 810dd60:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 810dd62:	6838      	ldr	r0, [r7, #0]
 810dd64:	f7ff ffe7 	bl	810dd36 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 810dd68:	4603      	mov	r3, r0
 810dd6a:	681a      	ldr	r2, [r3, #0]
 810dd6c:	687b      	ldr	r3, [r7, #4]
 810dd6e:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 810dd70:	f107 030c 	add.w	r3, r7, #12
 810dd74:	4618      	mov	r0, r3
 810dd76:	f7ff ffde 	bl	810dd36 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 810dd7a:	4603      	mov	r3, r0
 810dd7c:	681a      	ldr	r2, [r3, #0]
 810dd7e:	683b      	ldr	r3, [r7, #0]
 810dd80:	601a      	str	r2, [r3, #0]
    }
 810dd82:	bf00      	nop
 810dd84:	3710      	adds	r7, #16
 810dd86:	46bd      	mov	sp, r7
 810dd88:	bd80      	pop	{r7, pc}

0810dd8a <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>:
    move(_Tp&& __t) noexcept
 810dd8a:	b480      	push	{r7}
 810dd8c:	b083      	sub	sp, #12
 810dd8e:	af00      	add	r7, sp, #0
 810dd90:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810dd92:	687b      	ldr	r3, [r7, #4]
 810dd94:	4618      	mov	r0, r3
 810dd96:	370c      	adds	r7, #12
 810dd98:	46bd      	mov	sp, r7
 810dd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dd9e:	4770      	bx	lr

0810dda0 <_ZSt4swapIPFvRKSt9_Any_dataOhOPhOmEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISD_ESt18is_move_assignableISD_EEE5valueEvE4typeERSD_SN_>:
    swap(_Tp& __a, _Tp& __b)
 810dda0:	b580      	push	{r7, lr}
 810dda2:	b084      	sub	sp, #16
 810dda4:	af00      	add	r7, sp, #0
 810dda6:	6078      	str	r0, [r7, #4]
 810dda8:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 810ddaa:	6878      	ldr	r0, [r7, #4]
 810ddac:	f7ff ffed 	bl	810dd8a <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>
 810ddb0:	4603      	mov	r3, r0
 810ddb2:	681b      	ldr	r3, [r3, #0]
 810ddb4:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 810ddb6:	6838      	ldr	r0, [r7, #0]
 810ddb8:	f7ff ffe7 	bl	810dd8a <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>
 810ddbc:	4603      	mov	r3, r0
 810ddbe:	681a      	ldr	r2, [r3, #0]
 810ddc0:	687b      	ldr	r3, [r7, #4]
 810ddc2:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 810ddc4:	f107 030c 	add.w	r3, r7, #12
 810ddc8:	4618      	mov	r0, r3
 810ddca:	f7ff ffde 	bl	810dd8a <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>
 810ddce:	4603      	mov	r3, r0
 810ddd0:	681a      	ldr	r2, [r3, #0]
 810ddd2:	683b      	ldr	r3, [r7, #0]
 810ddd4:	601a      	str	r2, [r3, #0]
    }
 810ddd6:	bf00      	nop
 810ddd8:	3710      	adds	r7, #16
 810ddda:	46bd      	mov	sp, r7
 810dddc:	bd80      	pop	{r7, pc}
	...

0810dde0 <_ZN16BufferedIODriverD1Ev>:
#include <cstdint>
#include <functional>



class BufferedIODriver : public IODriver {
 810dde0:	b580      	push	{r7, lr}
 810dde2:	b082      	sub	sp, #8
 810dde4:	af00      	add	r7, sp, #0
 810dde6:	6078      	str	r0, [r7, #4]
 810dde8:	4a08      	ldr	r2, [pc, #32]	; (810de0c <_ZN16BufferedIODriverD1Ev+0x2c>)
 810ddea:	687b      	ldr	r3, [r7, #4]
 810ddec:	601a      	str	r2, [r3, #0]
 810ddee:	687b      	ldr	r3, [r7, #4]
 810ddf0:	3318      	adds	r3, #24
 810ddf2:	4618      	mov	r0, r3
 810ddf4:	f7ff fe24 	bl	810da40 <_ZNSt8functionIFvhPhmEED1Ev>
 810ddf8:	687b      	ldr	r3, [r7, #4]
 810ddfa:	4618      	mov	r0, r3
 810ddfc:	f7ff fe00 	bl	810da00 <_ZN8IODriverD1Ev>
 810de00:	687b      	ldr	r3, [r7, #4]
 810de02:	4618      	mov	r0, r3
 810de04:	3708      	adds	r7, #8
 810de06:	46bd      	mov	sp, r7
 810de08:	bd80      	pop	{r7, pc}
 810de0a:	bf00      	nop
 810de0c:	08115940 	.word	0x08115940

0810de10 <_ZN16BufferedIODriverD0Ev>:
 810de10:	b580      	push	{r7, lr}
 810de12:	b082      	sub	sp, #8
 810de14:	af00      	add	r7, sp, #0
 810de16:	6078      	str	r0, [r7, #4]
 810de18:	6878      	ldr	r0, [r7, #4]
 810de1a:	f7ff ffe1 	bl	810dde0 <_ZN16BufferedIODriverD1Ev>
 810de1e:	2128      	movs	r1, #40	; 0x28
 810de20:	6878      	ldr	r0, [r7, #4]
 810de22:	f004 f842 	bl	8111eaa <_ZdlPvj>
 810de26:	687b      	ldr	r3, [r7, #4]
 810de28:	4618      	mov	r0, r3
 810de2a:	3708      	adds	r7, #8
 810de2c:	46bd      	mov	sp, r7
 810de2e:	bd80      	pop	{r7, pc}

0810de30 <_ZN10MessageBusD1Ev>:
	size_t hash;
};

class MessageBus {
public:
	virtual ~MessageBus() {}
 810de30:	b480      	push	{r7}
 810de32:	b083      	sub	sp, #12
 810de34:	af00      	add	r7, sp, #0
 810de36:	6078      	str	r0, [r7, #4]
 810de38:	4a04      	ldr	r2, [pc, #16]	; (810de4c <_ZN10MessageBusD1Ev+0x1c>)
 810de3a:	687b      	ldr	r3, [r7, #4]
 810de3c:	601a      	str	r2, [r3, #0]
 810de3e:	687b      	ldr	r3, [r7, #4]
 810de40:	4618      	mov	r0, r3
 810de42:	370c      	adds	r7, #12
 810de44:	46bd      	mov	sp, r7
 810de46:	f85d 7b04 	ldr.w	r7, [sp], #4
 810de4a:	4770      	bx	lr
 810de4c:	081159bc 	.word	0x081159bc

0810de50 <_ZN10MessageBusD0Ev>:
 810de50:	b580      	push	{r7, lr}
 810de52:	b082      	sub	sp, #8
 810de54:	af00      	add	r7, sp, #0
 810de56:	6078      	str	r0, [r7, #4]
 810de58:	6878      	ldr	r0, [r7, #4]
 810de5a:	f7ff ffe9 	bl	810de30 <_ZN10MessageBusD1Ev>
 810de5e:	f644 0104 	movw	r1, #18436	; 0x4804
 810de62:	6878      	ldr	r0, [r7, #4]
 810de64:	f004 f821 	bl	8111eaa <_ZdlPvj>
 810de68:	687b      	ldr	r3, [r7, #4]
 810de6a:	4618      	mov	r0, r3
 810de6c:	3708      	adds	r7, #8
 810de6e:	46bd      	mov	sp, r7
 810de70:	bd80      	pop	{r7, pc}

0810de72 <_ZNSt9_Any_data9_M_accessEv>:
    void*       _M_access()       { return &_M_pod_data[0]; }
 810de72:	b480      	push	{r7}
 810de74:	b083      	sub	sp, #12
 810de76:	af00      	add	r7, sp, #0
 810de78:	6078      	str	r0, [r7, #4]
 810de7a:	687b      	ldr	r3, [r7, #4]
 810de7c:	4618      	mov	r0, r3
 810de7e:	370c      	adds	r7, #12
 810de80:	46bd      	mov	sp, r7
 810de82:	f85d 7b04 	ldr.w	r7, [sp], #4
 810de86:	4770      	bx	lr

0810de88 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const { return &_M_pod_data[0]; }
 810de88:	b480      	push	{r7}
 810de8a:	b083      	sub	sp, #12
 810de8c:	af00      	add	r7, sp, #0
 810de8e:	6078      	str	r0, [r7, #4]
 810de90:	687b      	ldr	r3, [r7, #4]
 810de92:	4618      	mov	r0, r3
 810de94:	370c      	adds	r7, #12
 810de96:	46bd      	mov	sp, r7
 810de98:	f85d 7b04 	ldr.w	r7, [sp], #4
 810de9c:	4770      	bx	lr
	...

0810dea0 <_ZN10MessageBusC1Ev>:
class MessageBus {
 810dea0:	b480      	push	{r7}
 810dea2:	b083      	sub	sp, #12
 810dea4:	af00      	add	r7, sp, #0
 810dea6:	6078      	str	r0, [r7, #4]
 810dea8:	4a04      	ldr	r2, [pc, #16]	; (810debc <_ZN10MessageBusC1Ev+0x1c>)
 810deaa:	687b      	ldr	r3, [r7, #4]
 810deac:	601a      	str	r2, [r3, #0]
 810deae:	687b      	ldr	r3, [r7, #4]
 810deb0:	4618      	mov	r0, r3
 810deb2:	370c      	adds	r7, #12
 810deb4:	46bd      	mov	sp, r7
 810deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810deba:	4770      	bx	lr
 810debc:	081159bc 	.word	0x081159bc

0810dec0 <_ZN5IOBusC1EP8IODriverPhm>:

#include "IOBus.h"

#include <cstring>

IOBus::IOBus(IODriver* driver, uint8_t* buffer, uint32_t length) {
 810dec0:	b590      	push	{r4, r7, lr}
 810dec2:	b091      	sub	sp, #68	; 0x44
 810dec4:	af02      	add	r7, sp, #8
 810dec6:	60f8      	str	r0, [r7, #12]
 810dec8:	60b9      	str	r1, [r7, #8]
 810deca:	607a      	str	r2, [r7, #4]
 810decc:	603b      	str	r3, [r7, #0]
 810dece:	68fb      	ldr	r3, [r7, #12]
 810ded0:	4618      	mov	r0, r3
 810ded2:	f7ff ffe5 	bl	810dea0 <_ZN10MessageBusC1Ev>
 810ded6:	4a24      	ldr	r2, [pc, #144]	; (810df68 <_ZN5IOBusC1EP8IODriverPhm+0xa8>)
 810ded8:	68fb      	ldr	r3, [r7, #12]
 810deda:	601a      	str	r2, [r3, #0]
	this->driver = driver;
 810dedc:	68fb      	ldr	r3, [r7, #12]
 810dede:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810dee2:	3304      	adds	r3, #4
 810dee4:	68ba      	ldr	r2, [r7, #8]
 810dee6:	601a      	str	r2, [r3, #0]
	this->packet_buffer = buffer;
 810dee8:	68fb      	ldr	r3, [r7, #12]
 810deea:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810deee:	3308      	adds	r3, #8
 810def0:	687a      	ldr	r2, [r7, #4]
 810def2:	601a      	str	r2, [r3, #0]
	this->buffer_length = length;
 810def4:	68fb      	ldr	r3, [r7, #12]
 810def6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810defa:	330c      	adds	r3, #12
 810defc:	683a      	ldr	r2, [r7, #0]
 810defe:	601a      	str	r2, [r3, #0]
	this->buffer_index = 0;
 810df00:	68fb      	ldr	r3, [r7, #12]
 810df02:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810df06:	3310      	adds	r3, #16
 810df08:	2200      	movs	r2, #0
 810df0a:	701a      	strb	r2, [r3, #0]

	using namespace std::placeholders;
	driver->receive(std::bind(&IOBus::receive, this, _1, _2, _3));
 810df0c:	68bb      	ldr	r3, [r7, #8]
 810df0e:	681b      	ldr	r3, [r3, #0]
 810df10:	3308      	adds	r3, #8
 810df12:	681c      	ldr	r4, [r3, #0]
 810df14:	4b15      	ldr	r3, [pc, #84]	; (810df6c <_ZN5IOBusC1EP8IODriverPhm+0xac>)
 810df16:	62fb      	str	r3, [r7, #44]	; 0x2c
 810df18:	2300      	movs	r3, #0
 810df1a:	633b      	str	r3, [r7, #48]	; 0x30
 810df1c:	68fb      	ldr	r3, [r7, #12]
 810df1e:	637b      	str	r3, [r7, #52]	; 0x34
 810df20:	f107 0020 	add.w	r0, r7, #32
 810df24:	f107 0234 	add.w	r2, r7, #52	; 0x34
 810df28:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 810df2c:	4b10      	ldr	r3, [pc, #64]	; (810df70 <_ZN5IOBusC1EP8IODriverPhm+0xb0>)
 810df2e:	9301      	str	r3, [sp, #4]
 810df30:	4b10      	ldr	r3, [pc, #64]	; (810df74 <_ZN5IOBusC1EP8IODriverPhm+0xb4>)
 810df32:	9300      	str	r3, [sp, #0]
 810df34:	4b10      	ldr	r3, [pc, #64]	; (810df78 <_ZN5IOBusC1EP8IODriverPhm+0xb8>)
 810df36:	f000 f8f0 	bl	810e11a <_ZSt4bindIM5IOBusFvhPhmEJPS0_RKSt12_PlaceholderILi1EERKS5_ILi2EERKS5_ILi3EEEENSt12_Bind_helperIXsrSt5__or_IJSt11is_integralINSt5decayIT_E4typeEESt7is_enumISL_EEE5valueESJ_JDpT0_EE4typeEOSJ_DpOSQ_>
 810df3a:	f107 0220 	add.w	r2, r7, #32
 810df3e:	f107 0310 	add.w	r3, r7, #16
 810df42:	4611      	mov	r1, r2
 810df44:	4618      	mov	r0, r3
 810df46:	f000 fa45 	bl	810e3d4 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_>
 810df4a:	f107 0310 	add.w	r3, r7, #16
 810df4e:	4619      	mov	r1, r3
 810df50:	68b8      	ldr	r0, [r7, #8]
 810df52:	47a0      	blx	r4
 810df54:	f107 0310 	add.w	r3, r7, #16
 810df58:	4618      	mov	r0, r3
 810df5a:	f7ff fd71 	bl	810da40 <_ZNSt8functionIFvhPhmEED1Ev>
}
 810df5e:	68fb      	ldr	r3, [r7, #12]
 810df60:	4618      	mov	r0, r3
 810df62:	373c      	adds	r7, #60	; 0x3c
 810df64:	46bd      	mov	sp, r7
 810df66:	bd90      	pop	{r4, r7, pc}
 810df68:	081159a4 	.word	0x081159a4
 810df6c:	0810df7d 	.word	0x0810df7d
 810df70:	08115fca 	.word	0x08115fca
 810df74:	08115fc9 	.word	0x08115fc9
 810df78:	08115fc8 	.word	0x08115fc8

0810df7c <_ZN5IOBus7receiveEhPhm>:

void IOBus::receive(uint8_t sender_id, uint8_t* buffer, uint32_t length) {
 810df7c:	b580      	push	{r7, lr}
 810df7e:	b084      	sub	sp, #16
 810df80:	af00      	add	r7, sp, #0
 810df82:	60f8      	str	r0, [r7, #12]
 810df84:	607a      	str	r2, [r7, #4]
 810df86:	603b      	str	r3, [r7, #0]
 810df88:	460b      	mov	r3, r1
 810df8a:	72fb      	strb	r3, [r7, #11]
	while(length > buffer_length) {
 810df8c:	68fb      	ldr	r3, [r7, #12]
 810df8e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810df92:	330c      	adds	r3, #12
 810df94:	681b      	ldr	r3, [r3, #0]
 810df96:	683a      	ldr	r2, [r7, #0]
 810df98:	429a      	cmp	r2, r3
 810df9a:	d91a      	bls.n	810dfd2 <_ZN5IOBus7receiveEhPhm+0x56>
		MessageBus::receive(sender_id, buffer, buffer_length);
 810df9c:	68f8      	ldr	r0, [r7, #12]
 810df9e:	68fb      	ldr	r3, [r7, #12]
 810dfa0:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810dfa4:	330c      	adds	r3, #12
 810dfa6:	681b      	ldr	r3, [r3, #0]
 810dfa8:	7af9      	ldrb	r1, [r7, #11]
 810dfaa:	687a      	ldr	r2, [r7, #4]
 810dfac:	f002 f84e 	bl	811004c <_ZN10MessageBus7receiveEhPhm>
		length -= buffer_length;
 810dfb0:	68fb      	ldr	r3, [r7, #12]
 810dfb2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810dfb6:	330c      	adds	r3, #12
 810dfb8:	681b      	ldr	r3, [r3, #0]
 810dfba:	683a      	ldr	r2, [r7, #0]
 810dfbc:	1ad3      	subs	r3, r2, r3
 810dfbe:	603b      	str	r3, [r7, #0]
		buffer += buffer_length;
 810dfc0:	68fb      	ldr	r3, [r7, #12]
 810dfc2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810dfc6:	330c      	adds	r3, #12
 810dfc8:	681b      	ldr	r3, [r3, #0]
 810dfca:	687a      	ldr	r2, [r7, #4]
 810dfcc:	4413      	add	r3, r2
 810dfce:	607b      	str	r3, [r7, #4]
	while(length > buffer_length) {
 810dfd0:	e7dc      	b.n	810df8c <_ZN5IOBus7receiveEhPhm+0x10>
	}

	MessageBus::receive(sender_id, buffer, length);
 810dfd2:	68f8      	ldr	r0, [r7, #12]
 810dfd4:	7af9      	ldrb	r1, [r7, #11]
 810dfd6:	683b      	ldr	r3, [r7, #0]
 810dfd8:	687a      	ldr	r2, [r7, #4]
 810dfda:	f002 f837 	bl	811004c <_ZN10MessageBus7receiveEhPhm>
}
 810dfde:	bf00      	nop
 810dfe0:	3710      	adds	r7, #16
 810dfe2:	46bd      	mov	sp, r7
 810dfe4:	bd80      	pop	{r7, pc}

0810dfe6 <_ZN5IOBus6appendEPhm>:

uint8_t IOBus::append(uint8_t* buffer, uint32_t length) {
 810dfe6:	b580      	push	{r7, lr}
 810dfe8:	b086      	sub	sp, #24
 810dfea:	af00      	add	r7, sp, #0
 810dfec:	60f8      	str	r0, [r7, #12]
 810dfee:	60b9      	str	r1, [r7, #8]
 810dff0:	607a      	str	r2, [r7, #4]
	uint32_t remaining_length = buffer_length - buffer_index;
 810dff2:	68fb      	ldr	r3, [r7, #12]
 810dff4:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810dff8:	330c      	adds	r3, #12
 810dffa:	681a      	ldr	r2, [r3, #0]
 810dffc:	68fb      	ldr	r3, [r7, #12]
 810dffe:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e002:	3310      	adds	r3, #16
 810e004:	781b      	ldrb	r3, [r3, #0]
 810e006:	1ad3      	subs	r3, r2, r3
 810e008:	617b      	str	r3, [r7, #20]

	if(length > remaining_length) {
 810e00a:	687a      	ldr	r2, [r7, #4]
 810e00c:	697b      	ldr	r3, [r7, #20]
 810e00e:	429a      	cmp	r2, r3
 810e010:	d901      	bls.n	810e016 <_ZN5IOBus6appendEPhm+0x30>
		length = remaining_length;
 810e012:	697b      	ldr	r3, [r7, #20]
 810e014:	607b      	str	r3, [r7, #4]
	}

	memcpy(packet_buffer + buffer_index, buffer, length);
 810e016:	68fb      	ldr	r3, [r7, #12]
 810e018:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e01c:	3308      	adds	r3, #8
 810e01e:	681a      	ldr	r2, [r3, #0]
 810e020:	68fb      	ldr	r3, [r7, #12]
 810e022:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e026:	3310      	adds	r3, #16
 810e028:	781b      	ldrb	r3, [r3, #0]
 810e02a:	4413      	add	r3, r2
 810e02c:	687a      	ldr	r2, [r7, #4]
 810e02e:	68b9      	ldr	r1, [r7, #8]
 810e030:	4618      	mov	r0, r3
 810e032:	f004 f8bf 	bl	81121b4 <memcpy>

	buffer_index += length;
 810e036:	68fb      	ldr	r3, [r7, #12]
 810e038:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e03c:	3310      	adds	r3, #16
 810e03e:	781a      	ldrb	r2, [r3, #0]
 810e040:	687b      	ldr	r3, [r7, #4]
 810e042:	b2db      	uxtb	r3, r3
 810e044:	4413      	add	r3, r2
 810e046:	b2da      	uxtb	r2, r3
 810e048:	68fb      	ldr	r3, [r7, #12]
 810e04a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e04e:	3310      	adds	r3, #16
 810e050:	701a      	strb	r2, [r3, #0]


	return length;
 810e052:	687b      	ldr	r3, [r7, #4]
 810e054:	b2db      	uxtb	r3, r3
}
 810e056:	4618      	mov	r0, r3
 810e058:	3718      	adds	r7, #24
 810e05a:	46bd      	mov	sp, r7
 810e05c:	bd80      	pop	{r7, pc}

0810e05e <_ZN5IOBus8transmitEv>:

void IOBus::transmit() {
 810e05e:	b590      	push	{r4, r7, lr}
 810e060:	b083      	sub	sp, #12
 810e062:	af00      	add	r7, sp, #0
 810e064:	6078      	str	r0, [r7, #4]
	driver->transmit(packet_buffer, buffer_index);
 810e066:	687b      	ldr	r3, [r7, #4]
 810e068:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e06c:	3304      	adds	r3, #4
 810e06e:	6818      	ldr	r0, [r3, #0]
 810e070:	687b      	ldr	r3, [r7, #4]
 810e072:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e076:	3304      	adds	r3, #4
 810e078:	681b      	ldr	r3, [r3, #0]
 810e07a:	681b      	ldr	r3, [r3, #0]
 810e07c:	330c      	adds	r3, #12
 810e07e:	681c      	ldr	r4, [r3, #0]
 810e080:	687b      	ldr	r3, [r7, #4]
 810e082:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e086:	3308      	adds	r3, #8
 810e088:	6819      	ldr	r1, [r3, #0]
 810e08a:	687b      	ldr	r3, [r7, #4]
 810e08c:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e090:	3310      	adds	r3, #16
 810e092:	781b      	ldrb	r3, [r3, #0]
 810e094:	461a      	mov	r2, r3
 810e096:	47a0      	blx	r4
	buffer_index = 0;
 810e098:	687b      	ldr	r3, [r7, #4]
 810e09a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810e09e:	3310      	adds	r3, #16
 810e0a0:	2200      	movs	r2, #0
 810e0a2:	701a      	strb	r2, [r3, #0]
}
 810e0a4:	bf00      	nop
 810e0a6:	370c      	adds	r7, #12
 810e0a8:	46bd      	mov	sp, r7
 810e0aa:	bd90      	pop	{r4, r7, pc}

0810e0ac <_ZSt7forwardIM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e0ac:	b480      	push	{r7}
 810e0ae:	b083      	sub	sp, #12
 810e0b0:	af00      	add	r7, sp, #0
 810e0b2:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e0b4:	687b      	ldr	r3, [r7, #4]
 810e0b6:	4618      	mov	r0, r3
 810e0b8:	370c      	adds	r7, #12
 810e0ba:	46bd      	mov	sp, r7
 810e0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e0c0:	4770      	bx	lr

0810e0c2 <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e0c2:	b480      	push	{r7}
 810e0c4:	b083      	sub	sp, #12
 810e0c6:	af00      	add	r7, sp, #0
 810e0c8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e0ca:	687b      	ldr	r3, [r7, #4]
 810e0cc:	4618      	mov	r0, r3
 810e0ce:	370c      	adds	r7, #12
 810e0d0:	46bd      	mov	sp, r7
 810e0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e0d6:	4770      	bx	lr

0810e0d8 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e0d8:	b480      	push	{r7}
 810e0da:	b083      	sub	sp, #12
 810e0dc:	af00      	add	r7, sp, #0
 810e0de:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e0e0:	687b      	ldr	r3, [r7, #4]
 810e0e2:	4618      	mov	r0, r3
 810e0e4:	370c      	adds	r7, #12
 810e0e6:	46bd      	mov	sp, r7
 810e0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e0ec:	4770      	bx	lr

0810e0ee <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e0ee:	b480      	push	{r7}
 810e0f0:	b083      	sub	sp, #12
 810e0f2:	af00      	add	r7, sp, #0
 810e0f4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e0f6:	687b      	ldr	r3, [r7, #4]
 810e0f8:	4618      	mov	r0, r3
 810e0fa:	370c      	adds	r7, #12
 810e0fc:	46bd      	mov	sp, r7
 810e0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e102:	4770      	bx	lr

0810e104 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e104:	b480      	push	{r7}
 810e106:	b083      	sub	sp, #12
 810e108:	af00      	add	r7, sp, #0
 810e10a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e10c:	687b      	ldr	r3, [r7, #4]
 810e10e:	4618      	mov	r0, r3
 810e110:	370c      	adds	r7, #12
 810e112:	46bd      	mov	sp, r7
 810e114:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e118:	4770      	bx	lr

0810e11a <_ZSt4bindIM5IOBusFvhPhmEJPS0_RKSt12_PlaceholderILi1EERKS5_ILi2EERKS5_ILi3EEEENSt12_Bind_helperIXsrSt5__or_IJSt11is_integralINSt5decayIT_E4typeEESt7is_enumISL_EEE5valueESJ_JDpT0_EE4typeEOSJ_DpOSQ_>:
   *  @ingroup binders
   */
  template<typename _Func, typename... _BoundArgs>
    inline typename
    _Bind_helper<__is_socketlike<_Func>::value, _Func, _BoundArgs...>::type
    bind(_Func&& __f, _BoundArgs&&... __args)
 810e11a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810e11e:	b086      	sub	sp, #24
 810e120:	af02      	add	r7, sp, #8
 810e122:	60f8      	str	r0, [r7, #12]
 810e124:	60b9      	str	r1, [r7, #8]
 810e126:	607a      	str	r2, [r7, #4]
 810e128:	603b      	str	r3, [r7, #0]
    {
      typedef _Bind_helper<false, _Func, _BoundArgs...> __helper_type;
      return typename __helper_type::type(std::forward<_Func>(__f),
					  std::forward<_BoundArgs>(__args)...);
 810e12a:	68b8      	ldr	r0, [r7, #8]
 810e12c:	f7ff ffbe 	bl	810e0ac <_ZSt7forwardIM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e130:	4605      	mov	r5, r0
 810e132:	6878      	ldr	r0, [r7, #4]
 810e134:	f7ff ffc5 	bl	810e0c2 <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810e138:	4606      	mov	r6, r0
 810e13a:	6838      	ldr	r0, [r7, #0]
 810e13c:	f7ff ffcc 	bl	810e0d8 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e140:	4680      	mov	r8, r0
 810e142:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e144:	f7ff ffd3 	bl	810e0ee <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e148:	4604      	mov	r4, r0
 810e14a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810e14c:	f7ff ffda 	bl	810e104 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e150:	4603      	mov	r3, r0
 810e152:	9301      	str	r3, [sp, #4]
 810e154:	9400      	str	r4, [sp, #0]
 810e156:	4643      	mov	r3, r8
 810e158:	4632      	mov	r2, r6
 810e15a:	4629      	mov	r1, r5
 810e15c:	68f8      	ldr	r0, [r7, #12]
 810e15e:	f000 f961 	bl	810e424 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1IJS4_RKS6_RKS7_RKS8_EEEOS3_DpOT_>
    }
 810e162:	68f8      	ldr	r0, [r7, #12]
 810e164:	3710      	adds	r7, #16
 810e166:	46bd      	mov	sp, r7
 810e168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810e16c <_ZSt4moveIRSt5tupleIJP5IOBusSt12_PlaceholderILi1EES3_ILi2EES3_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSA_>:
    move(_Tp&& __t) noexcept
 810e16c:	b480      	push	{r7}
 810e16e:	b083      	sub	sp, #12
 810e170:	af00      	add	r7, sp, #0
 810e172:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810e174:	687b      	ldr	r3, [r7, #4]
 810e176:	4618      	mov	r0, r3
 810e178:	370c      	adds	r7, #12
 810e17a:	46bd      	mov	sp, r7
 810e17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e180:	4770      	bx	lr

0810e182 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEE7_M_headERS2_>:
      template<std::size_t, typename...> friend class _Tuple_impl;

      typedef _Head_base<_Idx, _Head> _Base;

      static constexpr _Head&
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810e182:	b580      	push	{r7, lr}
 810e184:	b082      	sub	sp, #8
 810e186:	af00      	add	r7, sp, #0
 810e188:	6078      	str	r0, [r7, #4]
 810e18a:	6878      	ldr	r0, [r7, #4]
 810e18c:	f000 f805 	bl	810e19a <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EE7_M_headERS2_>
 810e190:	4603      	mov	r3, r0
 810e192:	4618      	mov	r0, r3
 810e194:	3708      	adds	r7, #8
 810e196:	46bd      	mov	sp, r7
 810e198:	bd80      	pop	{r7, pc}

0810e19a <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b; }
 810e19a:	b480      	push	{r7}
 810e19c:	b083      	sub	sp, #12
 810e19e:	af00      	add	r7, sp, #0
 810e1a0:	6078      	str	r0, [r7, #4]
 810e1a2:	687b      	ldr	r3, [r7, #4]
 810e1a4:	4618      	mov	r0, r3
 810e1a6:	370c      	adds	r7, #12
 810e1a8:	46bd      	mov	sp, r7
 810e1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e1ae:	4770      	bx	lr

0810e1b0 <_ZSt7forwardISt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e1b0:	b480      	push	{r7}
 810e1b2:	b083      	sub	sp, #12
 810e1b4:	af00      	add	r7, sp, #0
 810e1b6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e1b8:	687b      	ldr	r3, [r7, #4]
 810e1ba:	4618      	mov	r0, r3
 810e1bc:	370c      	adds	r7, #12
 810e1be:	46bd      	mov	sp, r7
 810e1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e1c4:	4770      	bx	lr

0810e1c6 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1EOS2_>:
	: _Base(std::forward<_UHead>(__head)) { }

      constexpr _Tuple_impl(const _Tuple_impl&) = default;

      constexpr
      _Tuple_impl(_Tuple_impl&& __in)
 810e1c6:	b580      	push	{r7, lr}
 810e1c8:	b082      	sub	sp, #8
 810e1ca:	af00      	add	r7, sp, #0
 810e1cc:	6078      	str	r0, [r7, #4]
 810e1ce:	6039      	str	r1, [r7, #0]
      noexcept(is_nothrow_move_constructible<_Head>::value)
      : _Base(std::forward<_Head>(_M_head(__in))) { }
 810e1d0:	6838      	ldr	r0, [r7, #0]
 810e1d2:	f7ff ffd6 	bl	810e182 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEE7_M_headERS2_>
 810e1d6:	4603      	mov	r3, r0
 810e1d8:	4618      	mov	r0, r3
 810e1da:	f7ff ffe9 	bl	810e1b0 <_ZSt7forwardISt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810e1de:	4603      	mov	r3, r0
 810e1e0:	4619      	mov	r1, r3
 810e1e2:	6878      	ldr	r0, [r7, #4]
 810e1e4:	f000 f95a 	bl	810e49c <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1IS1_EEOT_>
 810e1e8:	687b      	ldr	r3, [r7, #4]
 810e1ea:	4618      	mov	r0, r3
 810e1ec:	3708      	adds	r7, #8
 810e1ee:	46bd      	mov	sp, r7
 810e1f0:	bd80      	pop	{r7, pc}

0810e1f2 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_tailERS3_>:
      _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 810e1f2:	b480      	push	{r7}
 810e1f4:	b083      	sub	sp, #12
 810e1f6:	af00      	add	r7, sp, #0
 810e1f8:	6078      	str	r0, [r7, #4]
 810e1fa:	687b      	ldr	r3, [r7, #4]
 810e1fc:	4618      	mov	r0, r3
 810e1fe:	370c      	adds	r7, #12
 810e200:	46bd      	mov	sp, r7
 810e202:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e206:	4770      	bx	lr

0810e208 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810e208:	b580      	push	{r7, lr}
 810e20a:	b082      	sub	sp, #8
 810e20c:	af00      	add	r7, sp, #0
 810e20e:	6078      	str	r0, [r7, #4]
 810e210:	6878      	ldr	r0, [r7, #4]
 810e212:	f000 f805 	bl	810e220 <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EE7_M_headERS2_>
 810e216:	4603      	mov	r3, r0
 810e218:	4618      	mov	r0, r3
 810e21a:	3708      	adds	r7, #8
 810e21c:	46bd      	mov	sp, r7
 810e21e:	bd80      	pop	{r7, pc}

0810e220 <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b; }
 810e220:	b480      	push	{r7}
 810e222:	b083      	sub	sp, #12
 810e224:	af00      	add	r7, sp, #0
 810e226:	6078      	str	r0, [r7, #4]
 810e228:	687b      	ldr	r3, [r7, #4]
 810e22a:	4618      	mov	r0, r3
 810e22c:	370c      	adds	r7, #12
 810e22e:	46bd      	mov	sp, r7
 810e230:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e234:	4770      	bx	lr

0810e236 <_ZSt4moveIRSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 810e236:	b480      	push	{r7}
 810e238:	b083      	sub	sp, #12
 810e23a:	af00      	add	r7, sp, #0
 810e23c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810e23e:	687b      	ldr	r3, [r7, #4]
 810e240:	4618      	mov	r0, r3
 810e242:	370c      	adds	r7, #12
 810e244:	46bd      	mov	sp, r7
 810e246:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e24a:	4770      	bx	lr

0810e24c <_ZSt7forwardISt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e24c:	b480      	push	{r7}
 810e24e:	b083      	sub	sp, #12
 810e250:	af00      	add	r7, sp, #0
 810e252:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e254:	687b      	ldr	r3, [r7, #4]
 810e256:	4618      	mov	r0, r3
 810e258:	370c      	adds	r7, #12
 810e25a:	46bd      	mov	sp, r7
 810e25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e260:	4770      	bx	lr

0810e262 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1EOS3_>:
      _Tuple_impl(_Tuple_impl&& __in)
 810e262:	b580      	push	{r7, lr}
 810e264:	b082      	sub	sp, #8
 810e266:	af00      	add	r7, sp, #0
 810e268:	6078      	str	r0, [r7, #4]
 810e26a:	6039      	str	r1, [r7, #0]
      : _Inherited(std::move(_M_tail(__in))),
 810e26c:	6838      	ldr	r0, [r7, #0]
 810e26e:	f7ff ffc0 	bl	810e1f2 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_tailERS3_>
 810e272:	4603      	mov	r3, r0
 810e274:	4618      	mov	r0, r3
 810e276:	f7ff ffde 	bl	810e236 <_ZSt4moveIRSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEEONSt16remove_referenceIT_E4typeEOS6_>
 810e27a:	4603      	mov	r3, r0
	_Base(std::forward<_Head>(_M_head(__in))) { }
 810e27c:	4619      	mov	r1, r3
 810e27e:	6878      	ldr	r0, [r7, #4]
 810e280:	f7ff ffa1 	bl	810e1c6 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1EOS2_>
 810e284:	6838      	ldr	r0, [r7, #0]
 810e286:	f7ff ffbf 	bl	810e208 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_headERS3_>
 810e28a:	4603      	mov	r3, r0
 810e28c:	4618      	mov	r0, r3
 810e28e:	f7ff ffdd 	bl	810e24c <_ZSt7forwardISt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810e292:	4603      	mov	r3, r0
 810e294:	4619      	mov	r1, r3
 810e296:	6878      	ldr	r0, [r7, #4]
 810e298:	f000 f90d 	bl	810e4b6 <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1IS1_EEOT_>
 810e29c:	687b      	ldr	r3, [r7, #4]
 810e29e:	4618      	mov	r0, r3
 810e2a0:	3708      	adds	r7, #8
 810e2a2:	46bd      	mov	sp, r7
 810e2a4:	bd80      	pop	{r7, pc}

0810e2a6 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_tailERS4_>:
      _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 810e2a6:	b480      	push	{r7}
 810e2a8:	b083      	sub	sp, #12
 810e2aa:	af00      	add	r7, sp, #0
 810e2ac:	6078      	str	r0, [r7, #4]
 810e2ae:	687b      	ldr	r3, [r7, #4]
 810e2b0:	4618      	mov	r0, r3
 810e2b2:	370c      	adds	r7, #12
 810e2b4:	46bd      	mov	sp, r7
 810e2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e2ba:	4770      	bx	lr

0810e2bc <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810e2bc:	b580      	push	{r7, lr}
 810e2be:	b082      	sub	sp, #8
 810e2c0:	af00      	add	r7, sp, #0
 810e2c2:	6078      	str	r0, [r7, #4]
 810e2c4:	6878      	ldr	r0, [r7, #4]
 810e2c6:	f000 f805 	bl	810e2d4 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EE7_M_headERS2_>
 810e2ca:	4603      	mov	r3, r0
 810e2cc:	4618      	mov	r0, r3
 810e2ce:	3708      	adds	r7, #8
 810e2d0:	46bd      	mov	sp, r7
 810e2d2:	bd80      	pop	{r7, pc}

0810e2d4 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b; }
 810e2d4:	b480      	push	{r7}
 810e2d6:	b083      	sub	sp, #12
 810e2d8:	af00      	add	r7, sp, #0
 810e2da:	6078      	str	r0, [r7, #4]
 810e2dc:	687b      	ldr	r3, [r7, #4]
 810e2de:	4618      	mov	r0, r3
 810e2e0:	370c      	adds	r7, #12
 810e2e2:	46bd      	mov	sp, r7
 810e2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e2e8:	4770      	bx	lr

0810e2ea <_ZSt4moveIRSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 810e2ea:	b480      	push	{r7}
 810e2ec:	b083      	sub	sp, #12
 810e2ee:	af00      	add	r7, sp, #0
 810e2f0:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810e2f2:	687b      	ldr	r3, [r7, #4]
 810e2f4:	4618      	mov	r0, r3
 810e2f6:	370c      	adds	r7, #12
 810e2f8:	46bd      	mov	sp, r7
 810e2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e2fe:	4770      	bx	lr

0810e300 <_ZSt7forwardISt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e300:	b480      	push	{r7}
 810e302:	b083      	sub	sp, #12
 810e304:	af00      	add	r7, sp, #0
 810e306:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e308:	687b      	ldr	r3, [r7, #4]
 810e30a:	4618      	mov	r0, r3
 810e30c:	370c      	adds	r7, #12
 810e30e:	46bd      	mov	sp, r7
 810e310:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e314:	4770      	bx	lr

0810e316 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1EOS4_>:
      _Tuple_impl(_Tuple_impl&& __in)
 810e316:	b580      	push	{r7, lr}
 810e318:	b082      	sub	sp, #8
 810e31a:	af00      	add	r7, sp, #0
 810e31c:	6078      	str	r0, [r7, #4]
 810e31e:	6039      	str	r1, [r7, #0]
      : _Inherited(std::move(_M_tail(__in))),
 810e320:	6838      	ldr	r0, [r7, #0]
 810e322:	f7ff ffc0 	bl	810e2a6 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_tailERS4_>
 810e326:	4603      	mov	r3, r0
 810e328:	4618      	mov	r0, r3
 810e32a:	f7ff ffde 	bl	810e2ea <_ZSt4moveIRSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS7_>
 810e32e:	4603      	mov	r3, r0
	_Base(std::forward<_Head>(_M_head(__in))) { }
 810e330:	4619      	mov	r1, r3
 810e332:	6878      	ldr	r0, [r7, #4]
 810e334:	f7ff ff95 	bl	810e262 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1EOS3_>
 810e338:	6838      	ldr	r0, [r7, #0]
 810e33a:	f7ff ffbf 	bl	810e2bc <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_headERS4_>
 810e33e:	4603      	mov	r3, r0
 810e340:	4618      	mov	r0, r3
 810e342:	f7ff ffdd 	bl	810e300 <_ZSt7forwardISt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810e346:	4603      	mov	r3, r0
 810e348:	4619      	mov	r1, r3
 810e34a:	6878      	ldr	r0, [r7, #4]
 810e34c:	f000 f8c0 	bl	810e4d0 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1IS1_EEOT_>
 810e350:	687b      	ldr	r3, [r7, #4]
 810e352:	4618      	mov	r0, r3
 810e354:	3708      	adds	r7, #8
 810e356:	46bd      	mov	sp, r7
 810e358:	bd80      	pop	{r7, pc}

0810e35a <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>:
        explicit constexpr tuple(_UElements&&... __elements)
	: _Inherited(std::forward<_UElements>(__elements)...) {	}

      constexpr tuple(const tuple&) = default;

      constexpr tuple(tuple&&) = default;
 810e35a:	b580      	push	{r7, lr}
 810e35c:	b082      	sub	sp, #8
 810e35e:	af00      	add	r7, sp, #0
 810e360:	6078      	str	r0, [r7, #4]
 810e362:	6039      	str	r1, [r7, #0]
 810e364:	687b      	ldr	r3, [r7, #4]
 810e366:	683a      	ldr	r2, [r7, #0]
 810e368:	4611      	mov	r1, r2
 810e36a:	4618      	mov	r0, r3
 810e36c:	f000 f8eb 	bl	810e546 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>
 810e370:	687b      	ldr	r3, [r7, #4]
 810e372:	4618      	mov	r0, r3
 810e374:	3708      	adds	r7, #8
 810e376:	46bd      	mov	sp, r7
 810e378:	bd80      	pop	{r7, pc}

0810e37a <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1EOSA_>:
      _Bind(_Bind&& __b)
 810e37a:	b590      	push	{r4, r7, lr}
 810e37c:	b083      	sub	sp, #12
 810e37e:	af00      	add	r7, sp, #0
 810e380:	6078      	str	r0, [r7, #4]
 810e382:	6039      	str	r1, [r7, #0]
      : _M_f(std::move(__b._M_f)), _M_bound_args(std::move(__b._M_bound_args))
 810e384:	683b      	ldr	r3, [r7, #0]
 810e386:	4618      	mov	r0, r3
 810e388:	f000 f87d 	bl	810e486 <_ZSt4moveIRM5IOBusFvhPhmEEONSt16remove_referenceIT_E4typeEOS6_>
 810e38c:	4602      	mov	r2, r0
 810e38e:	687b      	ldr	r3, [r7, #4]
 810e390:	e892 0003 	ldmia.w	r2, {r0, r1}
 810e394:	e883 0003 	stmia.w	r3, {r0, r1}
 810e398:	687b      	ldr	r3, [r7, #4]
 810e39a:	f103 0408 	add.w	r4, r3, #8
 810e39e:	683b      	ldr	r3, [r7, #0]
 810e3a0:	3308      	adds	r3, #8
 810e3a2:	4618      	mov	r0, r3
 810e3a4:	f7ff fee2 	bl	810e16c <_ZSt4moveIRSt5tupleIJP5IOBusSt12_PlaceholderILi1EES3_ILi2EES3_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSA_>
 810e3a8:	4603      	mov	r3, r0
 810e3aa:	4619      	mov	r1, r3
 810e3ac:	4620      	mov	r0, r4
 810e3ae:	f7ff ffd4 	bl	810e35a <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>
      { }
 810e3b2:	687b      	ldr	r3, [r7, #4]
 810e3b4:	4618      	mov	r0, r3
 810e3b6:	370c      	adds	r7, #12
 810e3b8:	46bd      	mov	sp, r7
 810e3ba:	bd90      	pop	{r4, r7, pc}

0810e3bc <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>:
    move(_Tp&& __t) noexcept
 810e3bc:	b480      	push	{r7}
 810e3be:	b083      	sub	sp, #12
 810e3c0:	af00      	add	r7, sp, #0
 810e3c2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810e3c4:	687b      	ldr	r3, [r7, #4]
 810e3c6:	4618      	mov	r0, r3
 810e3c8:	370c      	adds	r7, #12
 810e3ca:	46bd      	mov	sp, r7
 810e3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e3d0:	4770      	bx	lr
	...

0810e3d4 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_>:

  template<typename _Res, typename... _ArgTypes>
    template<typename _Functor, typename, typename>
      function<_Res(_ArgTypes...)>::
 810e3d4:	b590      	push	{r4, r7, lr}
 810e3d6:	b083      	sub	sp, #12
 810e3d8:	af00      	add	r7, sp, #0
 810e3da:	6078      	str	r0, [r7, #4]
 810e3dc:	6039      	str	r1, [r7, #0]
      function(_Functor __f)
      : _Function_base()
 810e3de:	687b      	ldr	r3, [r7, #4]
 810e3e0:	4618      	mov	r0, r3
 810e3e2:	f7ff fada 	bl	810d99a <_ZNSt14_Function_baseC1Ev>
      {
	typedef _Function_handler<_Res(_ArgTypes...), _Functor> _My_handler;

	if (_My_handler::_M_not_empty_function(__f))
 810e3e6:	6838      	ldr	r0, [r7, #0]
 810e3e8:	f000 f8d0 	bl	810e58c <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE21_M_not_empty_functionISC_EEbRKT_>
 810e3ec:	4603      	mov	r3, r0
 810e3ee:	2b00      	cmp	r3, #0
 810e3f0:	d00e      	beq.n	810e410 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_+0x3c>
	  {
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
 810e3f2:	687c      	ldr	r4, [r7, #4]
 810e3f4:	6838      	ldr	r0, [r7, #0]
 810e3f6:	f7ff ffe1 	bl	810e3bc <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>
 810e3fa:	4603      	mov	r3, r0
 810e3fc:	4619      	mov	r1, r3
 810e3fe:	4620      	mov	r0, r4
 810e400:	f000 f8cf 	bl	810e5a2 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_>
	    _M_invoker = &_My_handler::_M_invoke;
 810e404:	687b      	ldr	r3, [r7, #4]
 810e406:	4a05      	ldr	r2, [pc, #20]	; (810e41c <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_+0x48>)
 810e408:	60da      	str	r2, [r3, #12]
	    _M_manager = &_My_handler::_M_manager;
 810e40a:	687b      	ldr	r3, [r7, #4]
 810e40c:	4a04      	ldr	r2, [pc, #16]	; (810e420 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_+0x4c>)
 810e40e:	609a      	str	r2, [r3, #8]
	  }
      }
 810e410:	687b      	ldr	r3, [r7, #4]
 810e412:	4618      	mov	r0, r3
 810e414:	370c      	adds	r7, #12
 810e416:	46bd      	mov	sp, r7
 810e418:	bd90      	pop	{r4, r7, pc}
 810e41a:	bf00      	nop
 810e41c:	0810e609 	.word	0x0810e609
 810e420:	0810e649 	.word	0x0810e649

0810e424 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1IJS4_RKS6_RKS7_RKS8_EEEOS3_DpOT_>:
	explicit _Bind(_Functor&& __f, _Args&&... __args)
 810e424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810e428:	b086      	sub	sp, #24
 810e42a:	af02      	add	r7, sp, #8
 810e42c:	60f8      	str	r0, [r7, #12]
 810e42e:	60b9      	str	r1, [r7, #8]
 810e430:	607a      	str	r2, [r7, #4]
 810e432:	603b      	str	r3, [r7, #0]
	: _M_f(std::move(__f)), _M_bound_args(std::forward<_Args>(__args)...)
 810e434:	68b8      	ldr	r0, [r7, #8]
 810e436:	f000 f826 	bl	810e486 <_ZSt4moveIRM5IOBusFvhPhmEEONSt16remove_referenceIT_E4typeEOS6_>
 810e43a:	4602      	mov	r2, r0
 810e43c:	68fb      	ldr	r3, [r7, #12]
 810e43e:	e892 0003 	ldmia.w	r2, {r0, r1}
 810e442:	e883 0003 	stmia.w	r3, {r0, r1}
 810e446:	68fb      	ldr	r3, [r7, #12]
 810e448:	f103 0408 	add.w	r4, r3, #8
 810e44c:	6878      	ldr	r0, [r7, #4]
 810e44e:	f7ff fe38 	bl	810e0c2 <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810e452:	4605      	mov	r5, r0
 810e454:	6838      	ldr	r0, [r7, #0]
 810e456:	f7ff fe3f 	bl	810e0d8 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e45a:	4606      	mov	r6, r0
 810e45c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e45e:	f7ff fe46 	bl	810e0ee <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e462:	4680      	mov	r8, r0
 810e464:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810e466:	f7ff fe4d 	bl	810e104 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e46a:	4603      	mov	r3, r0
 810e46c:	9300      	str	r3, [sp, #0]
 810e46e:	4643      	mov	r3, r8
 810e470:	4632      	mov	r2, r6
 810e472:	4629      	mov	r1, r5
 810e474:	4620      	mov	r0, r4
 810e476:	f000 f921 	bl	810e6bc <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IJS1_RKS3_RKS4_RKS5_ELb1EEEDpOT_>
	{ }
 810e47a:	68fb      	ldr	r3, [r7, #12]
 810e47c:	4618      	mov	r0, r3
 810e47e:	3710      	adds	r7, #16
 810e480:	46bd      	mov	sp, r7
 810e482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810e486 <_ZSt4moveIRM5IOBusFvhPhmEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 810e486:	b480      	push	{r7}
 810e488:	b083      	sub	sp, #12
 810e48a:	af00      	add	r7, sp, #0
 810e48c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810e48e:	687b      	ldr	r3, [r7, #4]
 810e490:	4618      	mov	r0, r3
 810e492:	370c      	adds	r7, #12
 810e494:	46bd      	mov	sp, r7
 810e496:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e49a:	4770      	bx	lr

0810e49c <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e49c:	b580      	push	{r7, lr}
 810e49e:	b082      	sub	sp, #8
 810e4a0:	af00      	add	r7, sp, #0
 810e4a2:	6078      	str	r0, [r7, #4]
 810e4a4:	6039      	str	r1, [r7, #0]
	: _Head(std::forward<_UHead>(__h)) { }
 810e4a6:	6838      	ldr	r0, [r7, #0]
 810e4a8:	f7ff fe82 	bl	810e1b0 <_ZSt7forwardISt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810e4ac:	687b      	ldr	r3, [r7, #4]
 810e4ae:	4618      	mov	r0, r3
 810e4b0:	3708      	adds	r7, #8
 810e4b2:	46bd      	mov	sp, r7
 810e4b4:	bd80      	pop	{r7, pc}

0810e4b6 <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e4b6:	b580      	push	{r7, lr}
 810e4b8:	b082      	sub	sp, #8
 810e4ba:	af00      	add	r7, sp, #0
 810e4bc:	6078      	str	r0, [r7, #4]
 810e4be:	6039      	str	r1, [r7, #0]
	: _Head(std::forward<_UHead>(__h)) { }
 810e4c0:	6838      	ldr	r0, [r7, #0]
 810e4c2:	f7ff fec3 	bl	810e24c <_ZSt7forwardISt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810e4c6:	687b      	ldr	r3, [r7, #4]
 810e4c8:	4618      	mov	r0, r3
 810e4ca:	3708      	adds	r7, #8
 810e4cc:	46bd      	mov	sp, r7
 810e4ce:	bd80      	pop	{r7, pc}

0810e4d0 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e4d0:	b580      	push	{r7, lr}
 810e4d2:	b082      	sub	sp, #8
 810e4d4:	af00      	add	r7, sp, #0
 810e4d6:	6078      	str	r0, [r7, #4]
 810e4d8:	6039      	str	r1, [r7, #0]
	: _Head(std::forward<_UHead>(__h)) { }
 810e4da:	6838      	ldr	r0, [r7, #0]
 810e4dc:	f7ff ff10 	bl	810e300 <_ZSt7forwardISt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810e4e0:	687b      	ldr	r3, [r7, #4]
 810e4e2:	4618      	mov	r0, r3
 810e4e4:	3708      	adds	r7, #8
 810e4e6:	46bd      	mov	sp, r7
 810e4e8:	bd80      	pop	{r7, pc}

0810e4ea <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_tailERS6_>:
      _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 810e4ea:	b480      	push	{r7}
 810e4ec:	b083      	sub	sp, #12
 810e4ee:	af00      	add	r7, sp, #0
 810e4f0:	6078      	str	r0, [r7, #4]
 810e4f2:	687b      	ldr	r3, [r7, #4]
 810e4f4:	4618      	mov	r0, r3
 810e4f6:	370c      	adds	r7, #12
 810e4f8:	46bd      	mov	sp, r7
 810e4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e4fe:	4770      	bx	lr

0810e500 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810e500:	b580      	push	{r7, lr}
 810e502:	b082      	sub	sp, #8
 810e504:	af00      	add	r7, sp, #0
 810e506:	6078      	str	r0, [r7, #4]
 810e508:	687b      	ldr	r3, [r7, #4]
 810e50a:	4618      	mov	r0, r3
 810e50c:	f000 f805 	bl	810e51a <_ZNSt10_Head_baseILj0EP5IOBusLb0EE7_M_headERS2_>
 810e510:	4603      	mov	r3, r0
 810e512:	4618      	mov	r0, r3
 810e514:	3708      	adds	r7, #8
 810e516:	46bd      	mov	sp, r7
 810e518:	bd80      	pop	{r7, pc}

0810e51a <_ZNSt10_Head_baseILj0EP5IOBusLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 810e51a:	b480      	push	{r7}
 810e51c:	b083      	sub	sp, #12
 810e51e:	af00      	add	r7, sp, #0
 810e520:	6078      	str	r0, [r7, #4]
 810e522:	687b      	ldr	r3, [r7, #4]
 810e524:	4618      	mov	r0, r3
 810e526:	370c      	adds	r7, #12
 810e528:	46bd      	mov	sp, r7
 810e52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e52e:	4770      	bx	lr

0810e530 <_ZSt4moveIRSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES1_ILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 810e530:	b480      	push	{r7}
 810e532:	b083      	sub	sp, #12
 810e534:	af00      	add	r7, sp, #0
 810e536:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810e538:	687b      	ldr	r3, [r7, #4]
 810e53a:	4618      	mov	r0, r3
 810e53c:	370c      	adds	r7, #12
 810e53e:	46bd      	mov	sp, r7
 810e540:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e544:	4770      	bx	lr

0810e546 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>:
      _Tuple_impl(_Tuple_impl&& __in)
 810e546:	b590      	push	{r4, r7, lr}
 810e548:	b083      	sub	sp, #12
 810e54a:	af00      	add	r7, sp, #0
 810e54c:	6078      	str	r0, [r7, #4]
 810e54e:	6039      	str	r1, [r7, #0]
      : _Inherited(std::move(_M_tail(__in))),
 810e550:	6838      	ldr	r0, [r7, #0]
 810e552:	f7ff ffca 	bl	810e4ea <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_tailERS6_>
 810e556:	4603      	mov	r3, r0
 810e558:	4618      	mov	r0, r3
 810e55a:	f7ff ffe9 	bl	810e530 <_ZSt4moveIRSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES1_ILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS8_>
 810e55e:	4603      	mov	r3, r0
	_Base(std::forward<_Head>(_M_head(__in))) { }
 810e560:	4619      	mov	r1, r3
 810e562:	6878      	ldr	r0, [r7, #4]
 810e564:	f7ff fed7 	bl	810e316 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1EOS4_>
 810e568:	687c      	ldr	r4, [r7, #4]
 810e56a:	6838      	ldr	r0, [r7, #0]
 810e56c:	f7ff ffc8 	bl	810e500 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_headERS6_>
 810e570:	4603      	mov	r3, r0
 810e572:	4618      	mov	r0, r3
 810e574:	f7ff fda5 	bl	810e0c2 <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810e578:	4603      	mov	r3, r0
 810e57a:	4619      	mov	r1, r3
 810e57c:	4620      	mov	r0, r4
 810e57e:	f000 f8c3 	bl	810e708 <_ZNSt10_Head_baseILj0EP5IOBusLb0EEC1IS1_EEOT_>
 810e582:	687b      	ldr	r3, [r7, #4]
 810e584:	4618      	mov	r0, r3
 810e586:	370c      	adds	r7, #12
 810e588:	46bd      	mov	sp, r7
 810e58a:	bd90      	pop	{r4, r7, pc}

0810e58c <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE21_M_not_empty_functionISC_EEbRKT_>:
	  _M_not_empty_function(const _Tp&)
 810e58c:	b480      	push	{r7}
 810e58e:	b083      	sub	sp, #12
 810e590:	af00      	add	r7, sp, #0
 810e592:	6078      	str	r0, [r7, #4]
	  { return true; }
 810e594:	2301      	movs	r3, #1
 810e596:	4618      	mov	r0, r3
 810e598:	370c      	adds	r7, #12
 810e59a:	46bd      	mov	sp, r7
 810e59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e5a0:	4770      	bx	lr

0810e5a2 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f)
 810e5a2:	b590      	push	{r4, r7, lr}
 810e5a4:	b085      	sub	sp, #20
 810e5a6:	af00      	add	r7, sp, #0
 810e5a8:	6078      	str	r0, [r7, #4]
 810e5aa:	6039      	str	r1, [r7, #0]
	{ _M_init_functor(__functor, std::move(__f), _Local_storage()); }
 810e5ac:	6838      	ldr	r0, [r7, #0]
 810e5ae:	f7ff ff05 	bl	810e3bc <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>
 810e5b2:	4603      	mov	r3, r0
 810e5b4:	4622      	mov	r2, r4
 810e5b6:	4619      	mov	r1, r3
 810e5b8:	6878      	ldr	r0, [r7, #4]
 810e5ba:	f000 f8b6 	bl	810e72a <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_St17integral_constantIbLb0EE>
 810e5be:	bf00      	nop
 810e5c0:	3714      	adds	r7, #20
 810e5c2:	46bd      	mov	sp, r7
 810e5c4:	bd90      	pop	{r4, r7, pc}

0810e5c6 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e5c6:	b480      	push	{r7}
 810e5c8:	b083      	sub	sp, #12
 810e5ca:	af00      	add	r7, sp, #0
 810e5cc:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e5ce:	687b      	ldr	r3, [r7, #4]
 810e5d0:	4618      	mov	r0, r3
 810e5d2:	370c      	adds	r7, #12
 810e5d4:	46bd      	mov	sp, r7
 810e5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e5da:	4770      	bx	lr

0810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e5dc:	b480      	push	{r7}
 810e5de:	b083      	sub	sp, #12
 810e5e0:	af00      	add	r7, sp, #0
 810e5e2:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e5e4:	687b      	ldr	r3, [r7, #4]
 810e5e6:	4618      	mov	r0, r3
 810e5e8:	370c      	adds	r7, #12
 810e5ea:	46bd      	mov	sp, r7
 810e5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e5f0:	4770      	bx	lr

0810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e5f2:	b480      	push	{r7}
 810e5f4:	b083      	sub	sp, #12
 810e5f6:	af00      	add	r7, sp, #0
 810e5f8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e5fa:	687b      	ldr	r3, [r7, #4]
 810e5fc:	4618      	mov	r0, r3
 810e5fe:	370c      	adds	r7, #12
 810e600:	46bd      	mov	sp, r7
 810e602:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e606:	4770      	bx	lr

0810e608 <_ZNSt17_Function_handlerIFvhPhmESt5_BindIFM5IOBusFvhS0_mEPS3_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE9_M_invokeERKSt9_Any_dataOhOS0_Om>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 810e608:	b5f0      	push	{r4, r5, r6, r7, lr}
 810e60a:	b085      	sub	sp, #20
 810e60c:	af00      	add	r7, sp, #0
 810e60e:	60f8      	str	r0, [r7, #12]
 810e610:	60b9      	str	r1, [r7, #8]
 810e612:	607a      	str	r2, [r7, #4]
 810e614:	603b      	str	r3, [r7, #0]
	(*_Base::_M_get_pointer(__functor))(
 810e616:	68f8      	ldr	r0, [r7, #12]
 810e618:	f000 f8a3 	bl	810e762 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE14_M_get_pointerERKSt9_Any_data>
 810e61c:	4604      	mov	r4, r0
 810e61e:	68b8      	ldr	r0, [r7, #8]
 810e620:	f7ff ffd1 	bl	810e5c6 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e624:	4605      	mov	r5, r0
 810e626:	6878      	ldr	r0, [r7, #4]
 810e628:	f7ff ffd8 	bl	810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e62c:	4606      	mov	r6, r0
 810e62e:	6838      	ldr	r0, [r7, #0]
 810e630:	f7ff ffdf 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e634:	4603      	mov	r3, r0
 810e636:	4632      	mov	r2, r6
 810e638:	4629      	mov	r1, r5
 810e63a:	4620      	mov	r0, r4
 810e63c:	f000 f9a9 	bl	810e992 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEclIJhS1_mEvEET0_DpOT_>
      }
 810e640:	bf00      	nop
 810e642:	3714      	adds	r7, #20
 810e644:	46bd      	mov	sp, r7
 810e646:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810e648 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 810e648:	b5b0      	push	{r4, r5, r7, lr}
 810e64a:	b086      	sub	sp, #24
 810e64c:	af00      	add	r7, sp, #0
 810e64e:	60f8      	str	r0, [r7, #12]
 810e650:	60b9      	str	r1, [r7, #8]
 810e652:	4613      	mov	r3, r2
 810e654:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 810e656:	79fb      	ldrb	r3, [r7, #7]
 810e658:	2b03      	cmp	r3, #3
 810e65a:	d827      	bhi.n	810e6ac <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
 810e65c:	a201      	add	r2, pc, #4	; (adr r2, 810e664 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x1c>)
 810e65e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810e662:	bf00      	nop
 810e664:	0810e675 	.word	0x0810e675
 810e668:	0810e683 	.word	0x0810e683
 810e66c:	0810e697 	.word	0x0810e697
 810e670:	0810e6a3 	.word	0x0810e6a3
	      __dest._M_access<const type_info*>() = &typeid(_Functor);
 810e674:	68f8      	ldr	r0, [r7, #12]
 810e676:	f000 f9af 	bl	810e9d8 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 810e67a:	4602      	mov	r2, r0
 810e67c:	4b0e      	ldr	r3, [pc, #56]	; (810e6b8 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x70>)
 810e67e:	6013      	str	r3, [r2, #0]
	      break;
 810e680:	e014      	b.n	810e6ac <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 810e682:	68f8      	ldr	r0, [r7, #12]
 810e684:	f000 f9b4 	bl	810e9f0 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 810e688:	4604      	mov	r4, r0
 810e68a:	68b8      	ldr	r0, [r7, #8]
 810e68c:	f000 f869 	bl	810e762 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE14_M_get_pointerERKSt9_Any_data>
 810e690:	4603      	mov	r3, r0
 810e692:	6023      	str	r3, [r4, #0]
	      break;
 810e694:	e00a      	b.n	810e6ac <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
	      _M_clone(__dest, __source, _Local_storage());
 810e696:	462a      	mov	r2, r5
 810e698:	68b9      	ldr	r1, [r7, #8]
 810e69a:	68f8      	ldr	r0, [r7, #12]
 810e69c:	f000 f9b4 	bl	810ea08 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE8_M_cloneERSt9_Any_dataRKSE_St17integral_constantIbLb0EE>
	      break;
 810e6a0:	e004      	b.n	810e6ac <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
	      _M_destroy(__dest, _Local_storage());
 810e6a2:	4621      	mov	r1, r4
 810e6a4:	68f8      	ldr	r0, [r7, #12]
 810e6a6:	f000 f9cd 	bl	810ea44 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb0EE>
	      break;
 810e6aa:	bf00      	nop
	  return false;
 810e6ac:	2300      	movs	r3, #0
	}
 810e6ae:	4618      	mov	r0, r3
 810e6b0:	3718      	adds	r7, #24
 810e6b2:	46bd      	mov	sp, r7
 810e6b4:	bdb0      	pop	{r4, r5, r7, pc}
 810e6b6:	bf00      	nop
 810e6b8:	081159cc 	.word	0x081159cc

0810e6bc <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IJS1_RKS3_RKS4_RKS5_ELb1EEEDpOT_>:
        constexpr tuple(_UElements&&... __elements)
 810e6bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810e6c0:	b086      	sub	sp, #24
 810e6c2:	af02      	add	r7, sp, #8
 810e6c4:	60f8      	str	r0, [r7, #12]
 810e6c6:	60b9      	str	r1, [r7, #8]
 810e6c8:	607a      	str	r2, [r7, #4]
 810e6ca:	603b      	str	r3, [r7, #0]
        : _Inherited(std::forward<_UElements>(__elements)...) { }
 810e6cc:	68fc      	ldr	r4, [r7, #12]
 810e6ce:	68b8      	ldr	r0, [r7, #8]
 810e6d0:	f7ff fcf7 	bl	810e0c2 <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810e6d4:	4605      	mov	r5, r0
 810e6d6:	6878      	ldr	r0, [r7, #4]
 810e6d8:	f7ff fcfe 	bl	810e0d8 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e6dc:	4606      	mov	r6, r0
 810e6de:	6838      	ldr	r0, [r7, #0]
 810e6e0:	f7ff fd05 	bl	810e0ee <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e6e4:	4680      	mov	r8, r0
 810e6e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e6e8:	f7ff fd0c 	bl	810e104 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e6ec:	4603      	mov	r3, r0
 810e6ee:	9300      	str	r3, [sp, #0]
 810e6f0:	4643      	mov	r3, r8
 810e6f2:	4632      	mov	r2, r6
 810e6f4:	4629      	mov	r1, r5
 810e6f6:	4620      	mov	r0, r4
 810e6f8:	f000 f9b6 	bl	810ea68 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IS1_JRKS3_RKS4_RKS5_EvEEOT_DpOT0_>
 810e6fc:	68fb      	ldr	r3, [r7, #12]
 810e6fe:	4618      	mov	r0, r3
 810e700:	3710      	adds	r7, #16
 810e702:	46bd      	mov	sp, r7
 810e704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810e708 <_ZNSt10_Head_baseILj0EP5IOBusLb0EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e708:	b580      	push	{r7, lr}
 810e70a:	b082      	sub	sp, #8
 810e70c:	af00      	add	r7, sp, #0
 810e70e:	6078      	str	r0, [r7, #4]
 810e710:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 810e712:	6838      	ldr	r0, [r7, #0]
 810e714:	f7ff fcd5 	bl	810e0c2 <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810e718:	4603      	mov	r3, r0
 810e71a:	681a      	ldr	r2, [r3, #0]
 810e71c:	687b      	ldr	r3, [r7, #4]
 810e71e:	601a      	str	r2, [r3, #0]
 810e720:	687b      	ldr	r3, [r7, #4]
 810e722:	4618      	mov	r0, r3
 810e724:	3708      	adds	r7, #8
 810e726:	46bd      	mov	sp, r7
 810e728:	bd80      	pop	{r7, pc}

0810e72a <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_St17integral_constantIbLb0EE>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
 810e72a:	b5b0      	push	{r4, r5, r7, lr}
 810e72c:	b084      	sub	sp, #16
 810e72e:	af00      	add	r7, sp, #0
 810e730:	60f8      	str	r0, [r7, #12]
 810e732:	60b9      	str	r1, [r7, #8]
 810e734:	713a      	strb	r2, [r7, #4]
	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
 810e736:	68b8      	ldr	r0, [r7, #8]
 810e738:	f7ff fe40 	bl	810e3bc <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>
 810e73c:	4605      	mov	r5, r0
 810e73e:	200c      	movs	r0, #12
 810e740:	f7fd fd3c 	bl	810c1bc <_Znwj>
 810e744:	4603      	mov	r3, r0
 810e746:	461c      	mov	r4, r3
 810e748:	4629      	mov	r1, r5
 810e74a:	4620      	mov	r0, r4
 810e74c:	f7ff fe15 	bl	810e37a <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1EOSA_>
 810e750:	68f8      	ldr	r0, [r7, #12]
 810e752:	f000 f94d 	bl	810e9f0 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 810e756:	4603      	mov	r3, r0
 810e758:	601c      	str	r4, [r3, #0]
 810e75a:	bf00      	nop
 810e75c:	3710      	adds	r7, #16
 810e75e:	46bd      	mov	sp, r7
 810e760:	bdb0      	pop	{r4, r5, r7, pc}

0810e762 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 810e762:	b580      	push	{r7, lr}
 810e764:	b084      	sub	sp, #16
 810e766:	af00      	add	r7, sp, #0
 810e768:	6078      	str	r0, [r7, #4]
	    __stored_locally? std::__addressof(__source._M_access<_Functor>())
 810e76a:	6878      	ldr	r0, [r7, #4]
 810e76c:	f000 f9a2 	bl	810eab4 <_ZNKSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERKT_v>
 810e770:	4603      	mov	r3, r0
	  const _Functor* __ptr =
 810e772:	681b      	ldr	r3, [r3, #0]
 810e774:	60fb      	str	r3, [r7, #12]
	  return const_cast<_Functor*>(__ptr);
 810e776:	68fb      	ldr	r3, [r7, #12]
	}
 810e778:	4618      	mov	r0, r3
 810e77a:	3710      	adds	r7, #16
 810e77c:	46bd      	mov	sp, r7
 810e77e:	bd80      	pop	{r7, pc}

0810e780 <_ZNSt5tupleIJOhOPhOmEEC1IJhS1_mELb1EEEDpOT_>:
        constexpr tuple(_UElements&&... __elements)
 810e780:	b5f0      	push	{r4, r5, r6, r7, lr}
 810e782:	b085      	sub	sp, #20
 810e784:	af00      	add	r7, sp, #0
 810e786:	60f8      	str	r0, [r7, #12]
 810e788:	60b9      	str	r1, [r7, #8]
 810e78a:	607a      	str	r2, [r7, #4]
 810e78c:	603b      	str	r3, [r7, #0]
        : _Inherited(std::forward<_UElements>(__elements)...) { }
 810e78e:	68fc      	ldr	r4, [r7, #12]
 810e790:	68b8      	ldr	r0, [r7, #8]
 810e792:	f7ff ff18 	bl	810e5c6 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e796:	4605      	mov	r5, r0
 810e798:	6878      	ldr	r0, [r7, #4]
 810e79a:	f7ff ff1f 	bl	810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e79e:	4606      	mov	r6, r0
 810e7a0:	6838      	ldr	r0, [r7, #0]
 810e7a2:	f7ff ff26 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e7a6:	4603      	mov	r3, r0
 810e7a8:	4632      	mov	r2, r6
 810e7aa:	4629      	mov	r1, r5
 810e7ac:	4620      	mov	r0, r4
 810e7ae:	f000 f805 	bl	810e7bc <_ZNSt11_Tuple_implILj0EJOhOPhOmEEC1IhJS1_mEvEEOT_DpOT0_>
 810e7b2:	68fb      	ldr	r3, [r7, #12]
 810e7b4:	4618      	mov	r0, r3
 810e7b6:	3714      	adds	r7, #20
 810e7b8:	46bd      	mov	sp, r7
 810e7ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810e7bc <_ZNSt11_Tuple_implILj0EJOhOPhOmEEC1IhJS1_mEvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 810e7bc:	b5b0      	push	{r4, r5, r7, lr}
 810e7be:	b084      	sub	sp, #16
 810e7c0:	af00      	add	r7, sp, #0
 810e7c2:	60f8      	str	r0, [r7, #12]
 810e7c4:	60b9      	str	r1, [r7, #8]
 810e7c6:	607a      	str	r2, [r7, #4]
 810e7c8:	603b      	str	r3, [r7, #0]
	  _Base(std::forward<_UHead>(__head)) { }
 810e7ca:	68fc      	ldr	r4, [r7, #12]
 810e7cc:	6878      	ldr	r0, [r7, #4]
 810e7ce:	f7ff ff05 	bl	810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e7d2:	4605      	mov	r5, r0
 810e7d4:	6838      	ldr	r0, [r7, #0]
 810e7d6:	f7ff ff0c 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e7da:	4603      	mov	r3, r0
 810e7dc:	461a      	mov	r2, r3
 810e7de:	4629      	mov	r1, r5
 810e7e0:	4620      	mov	r0, r4
 810e7e2:	f000 f810 	bl	810e806 <_ZNSt11_Tuple_implILj1EJOPhOmEEC1IS0_JmEvEEOT_DpOT0_>
 810e7e6:	68fb      	ldr	r3, [r7, #12]
 810e7e8:	f103 0408 	add.w	r4, r3, #8
 810e7ec:	68b8      	ldr	r0, [r7, #8]
 810e7ee:	f7ff feea 	bl	810e5c6 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e7f2:	4603      	mov	r3, r0
 810e7f4:	4619      	mov	r1, r3
 810e7f6:	4620      	mov	r0, r4
 810e7f8:	f000 f856 	bl	810e8a8 <_ZNSt10_Head_baseILj0EOhLb0EEC1IhEEOT_>
 810e7fc:	68fb      	ldr	r3, [r7, #12]
 810e7fe:	4618      	mov	r0, r3
 810e800:	3710      	adds	r7, #16
 810e802:	46bd      	mov	sp, r7
 810e804:	bdb0      	pop	{r4, r5, r7, pc}

0810e806 <_ZNSt11_Tuple_implILj1EJOPhOmEEC1IS0_JmEvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 810e806:	b590      	push	{r4, r7, lr}
 810e808:	b085      	sub	sp, #20
 810e80a:	af00      	add	r7, sp, #0
 810e80c:	60f8      	str	r0, [r7, #12]
 810e80e:	60b9      	str	r1, [r7, #8]
 810e810:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head)) { }
 810e812:	68fc      	ldr	r4, [r7, #12]
 810e814:	6878      	ldr	r0, [r7, #4]
 810e816:	f7ff feec 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e81a:	4603      	mov	r3, r0
 810e81c:	4619      	mov	r1, r3
 810e81e:	4620      	mov	r0, r4
 810e820:	f000 f80f 	bl	810e842 <_ZNSt11_Tuple_implILj2EJOmEEC1ImEEOT_>
 810e824:	68fb      	ldr	r3, [r7, #12]
 810e826:	1d1c      	adds	r4, r3, #4
 810e828:	68b8      	ldr	r0, [r7, #8]
 810e82a:	f7ff fed7 	bl	810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e82e:	4603      	mov	r3, r0
 810e830:	4619      	mov	r1, r3
 810e832:	4620      	mov	r0, r4
 810e834:	f000 f828 	bl	810e888 <_ZNSt10_Head_baseILj1EOPhLb0EEC1IS0_EEOT_>
 810e838:	68fb      	ldr	r3, [r7, #12]
 810e83a:	4618      	mov	r0, r3
 810e83c:	3714      	adds	r7, #20
 810e83e:	46bd      	mov	sp, r7
 810e840:	bd90      	pop	{r4, r7, pc}

0810e842 <_ZNSt11_Tuple_implILj2EJOmEEC1ImEEOT_>:
        constexpr _Tuple_impl(_UHead&& __head)
 810e842:	b590      	push	{r4, r7, lr}
 810e844:	b083      	sub	sp, #12
 810e846:	af00      	add	r7, sp, #0
 810e848:	6078      	str	r0, [r7, #4]
 810e84a:	6039      	str	r1, [r7, #0]
	: _Base(std::forward<_UHead>(__head)) { }
 810e84c:	687c      	ldr	r4, [r7, #4]
 810e84e:	6838      	ldr	r0, [r7, #0]
 810e850:	f7ff fecf 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e854:	4603      	mov	r3, r0
 810e856:	4619      	mov	r1, r3
 810e858:	4620      	mov	r0, r4
 810e85a:	f000 f805 	bl	810e868 <_ZNSt10_Head_baseILj2EOmLb0EEC1ImEEOT_>
 810e85e:	687b      	ldr	r3, [r7, #4]
 810e860:	4618      	mov	r0, r3
 810e862:	370c      	adds	r7, #12
 810e864:	46bd      	mov	sp, r7
 810e866:	bd90      	pop	{r4, r7, pc}

0810e868 <_ZNSt10_Head_baseILj2EOmLb0EEC1ImEEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e868:	b580      	push	{r7, lr}
 810e86a:	b082      	sub	sp, #8
 810e86c:	af00      	add	r7, sp, #0
 810e86e:	6078      	str	r0, [r7, #4]
 810e870:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 810e872:	6838      	ldr	r0, [r7, #0]
 810e874:	f7ff febd 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e878:	4602      	mov	r2, r0
 810e87a:	687b      	ldr	r3, [r7, #4]
 810e87c:	601a      	str	r2, [r3, #0]
 810e87e:	687b      	ldr	r3, [r7, #4]
 810e880:	4618      	mov	r0, r3
 810e882:	3708      	adds	r7, #8
 810e884:	46bd      	mov	sp, r7
 810e886:	bd80      	pop	{r7, pc}

0810e888 <_ZNSt10_Head_baseILj1EOPhLb0EEC1IS0_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e888:	b580      	push	{r7, lr}
 810e88a:	b082      	sub	sp, #8
 810e88c:	af00      	add	r7, sp, #0
 810e88e:	6078      	str	r0, [r7, #4]
 810e890:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 810e892:	6838      	ldr	r0, [r7, #0]
 810e894:	f7ff fea2 	bl	810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e898:	4602      	mov	r2, r0
 810e89a:	687b      	ldr	r3, [r7, #4]
 810e89c:	601a      	str	r2, [r3, #0]
 810e89e:	687b      	ldr	r3, [r7, #4]
 810e8a0:	4618      	mov	r0, r3
 810e8a2:	3708      	adds	r7, #8
 810e8a4:	46bd      	mov	sp, r7
 810e8a6:	bd80      	pop	{r7, pc}

0810e8a8 <_ZNSt10_Head_baseILj0EOhLb0EEC1IhEEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e8a8:	b580      	push	{r7, lr}
 810e8aa:	b082      	sub	sp, #8
 810e8ac:	af00      	add	r7, sp, #0
 810e8ae:	6078      	str	r0, [r7, #4]
 810e8b0:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 810e8b2:	6838      	ldr	r0, [r7, #0]
 810e8b4:	f7ff fe87 	bl	810e5c6 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e8b8:	4602      	mov	r2, r0
 810e8ba:	687b      	ldr	r3, [r7, #4]
 810e8bc:	601a      	str	r2, [r3, #0]
 810e8be:	687b      	ldr	r3, [r7, #4]
 810e8c0:	4618      	mov	r0, r3
 810e8c2:	3708      	adds	r7, #8
 810e8c4:	46bd      	mov	sp, r7
 810e8c6:	bd80      	pop	{r7, pc}

0810e8c8 <_ZNSt11_Tuple_implILj2EJOmEE7_M_headERS1_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810e8c8:	b580      	push	{r7, lr}
 810e8ca:	b082      	sub	sp, #8
 810e8cc:	af00      	add	r7, sp, #0
 810e8ce:	6078      	str	r0, [r7, #4]
 810e8d0:	687b      	ldr	r3, [r7, #4]
 810e8d2:	4618      	mov	r0, r3
 810e8d4:	f000 f805 	bl	810e8e2 <_ZNSt10_Head_baseILj2EOmLb0EE7_M_headERS1_>
 810e8d8:	4603      	mov	r3, r0
 810e8da:	4618      	mov	r0, r3
 810e8dc:	3708      	adds	r7, #8
 810e8de:	46bd      	mov	sp, r7
 810e8e0:	bd80      	pop	{r7, pc}

0810e8e2 <_ZNSt10_Head_baseILj2EOmLb0EE7_M_headERS1_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 810e8e2:	b480      	push	{r7}
 810e8e4:	b083      	sub	sp, #12
 810e8e6:	af00      	add	r7, sp, #0
 810e8e8:	6078      	str	r0, [r7, #4]
 810e8ea:	687b      	ldr	r3, [r7, #4]
 810e8ec:	681b      	ldr	r3, [r3, #0]
 810e8ee:	4618      	mov	r0, r3
 810e8f0:	370c      	adds	r7, #12
 810e8f2:	46bd      	mov	sp, r7
 810e8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e8f8:	4770      	bx	lr

0810e8fa <_ZSt7forwardIOmEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e8fa:	b480      	push	{r7}
 810e8fc:	b083      	sub	sp, #12
 810e8fe:	af00      	add	r7, sp, #0
 810e900:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e902:	687b      	ldr	r3, [r7, #4]
 810e904:	4618      	mov	r0, r3
 810e906:	370c      	adds	r7, #12
 810e908:	46bd      	mov	sp, r7
 810e90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e90e:	4770      	bx	lr

0810e910 <_ZNSt11_Tuple_implILj1EJOPhOmEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810e910:	b580      	push	{r7, lr}
 810e912:	b082      	sub	sp, #8
 810e914:	af00      	add	r7, sp, #0
 810e916:	6078      	str	r0, [r7, #4]
 810e918:	687b      	ldr	r3, [r7, #4]
 810e91a:	3304      	adds	r3, #4
 810e91c:	4618      	mov	r0, r3
 810e91e:	f000 f805 	bl	810e92c <_ZNSt10_Head_baseILj1EOPhLb0EE7_M_headERS2_>
 810e922:	4603      	mov	r3, r0
 810e924:	4618      	mov	r0, r3
 810e926:	3708      	adds	r7, #8
 810e928:	46bd      	mov	sp, r7
 810e92a:	bd80      	pop	{r7, pc}

0810e92c <_ZNSt10_Head_baseILj1EOPhLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 810e92c:	b480      	push	{r7}
 810e92e:	b083      	sub	sp, #12
 810e930:	af00      	add	r7, sp, #0
 810e932:	6078      	str	r0, [r7, #4]
 810e934:	687b      	ldr	r3, [r7, #4]
 810e936:	681b      	ldr	r3, [r3, #0]
 810e938:	4618      	mov	r0, r3
 810e93a:	370c      	adds	r7, #12
 810e93c:	46bd      	mov	sp, r7
 810e93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e942:	4770      	bx	lr

0810e944 <_ZSt7forwardIOPhEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e944:	b480      	push	{r7}
 810e946:	b083      	sub	sp, #12
 810e948:	af00      	add	r7, sp, #0
 810e94a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e94c:	687b      	ldr	r3, [r7, #4]
 810e94e:	4618      	mov	r0, r3
 810e950:	370c      	adds	r7, #12
 810e952:	46bd      	mov	sp, r7
 810e954:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e958:	4770      	bx	lr

0810e95a <_ZSt16forward_as_tupleIJhPhmEESt5tupleIJDpOT_EES4_>:

  // _GLIBCXX_RESOLVE_LIB_DEFECTS
  // 2275. Why is forward_as_tuple not constexpr?
  template<typename... _Elements>
    constexpr tuple<_Elements&&...>
    forward_as_tuple(_Elements&&... __args) noexcept
 810e95a:	b5b0      	push	{r4, r5, r7, lr}
 810e95c:	b084      	sub	sp, #16
 810e95e:	af00      	add	r7, sp, #0
 810e960:	60f8      	str	r0, [r7, #12]
 810e962:	60b9      	str	r1, [r7, #8]
 810e964:	607a      	str	r2, [r7, #4]
 810e966:	603b      	str	r3, [r7, #0]
    { return tuple<_Elements&&...>(std::forward<_Elements>(__args)...); }
 810e968:	68b8      	ldr	r0, [r7, #8]
 810e96a:	f7ff fe2c 	bl	810e5c6 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e96e:	4604      	mov	r4, r0
 810e970:	6878      	ldr	r0, [r7, #4]
 810e972:	f7ff fe33 	bl	810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e976:	4605      	mov	r5, r0
 810e978:	6838      	ldr	r0, [r7, #0]
 810e97a:	f7ff fe3a 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e97e:	4603      	mov	r3, r0
 810e980:	462a      	mov	r2, r5
 810e982:	4621      	mov	r1, r4
 810e984:	68f8      	ldr	r0, [r7, #12]
 810e986:	f7ff fefb 	bl	810e780 <_ZNSt5tupleIJOhOPhOmEEC1IJhS1_mELb1EEEDpOT_>
 810e98a:	68f8      	ldr	r0, [r7, #12]
 810e98c:	3710      	adds	r7, #16
 810e98e:	46bd      	mov	sp, r7
 810e990:	bdb0      	pop	{r4, r5, r7, pc}

0810e992 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEclIJhS1_mEvEET0_DpOT_>:
	operator()(_Args&&... __args)
 810e992:	b5f0      	push	{r4, r5, r6, r7, lr}
 810e994:	b089      	sub	sp, #36	; 0x24
 810e996:	af00      	add	r7, sp, #0
 810e998:	60f8      	str	r0, [r7, #12]
 810e99a:	60b9      	str	r1, [r7, #8]
 810e99c:	607a      	str	r2, [r7, #4]
 810e99e:	603b      	str	r3, [r7, #0]
	      _Bound_indexes());
 810e9a0:	68b8      	ldr	r0, [r7, #8]
 810e9a2:	f7ff fe10 	bl	810e5c6 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e9a6:	4604      	mov	r4, r0
 810e9a8:	6878      	ldr	r0, [r7, #4]
 810e9aa:	f7ff fe17 	bl	810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e9ae:	4605      	mov	r5, r0
 810e9b0:	6838      	ldr	r0, [r7, #0]
 810e9b2:	f7ff fe1e 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e9b6:	4603      	mov	r3, r0
 810e9b8:	f107 0010 	add.w	r0, r7, #16
 810e9bc:	462a      	mov	r2, r5
 810e9be:	4621      	mov	r1, r4
 810e9c0:	f7ff ffcb 	bl	810e95a <_ZSt16forward_as_tupleIJhPhmEESt5tupleIJDpOT_EES4_>
 810e9c4:	f107 0310 	add.w	r3, r7, #16
 810e9c8:	4632      	mov	r2, r6
 810e9ca:	4619      	mov	r1, r3
 810e9cc:	68f8      	ldr	r0, [r7, #12]
 810e9ce:	f000 f8a2 	bl	810eb16 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEE6__callIvJOhOS1_OmEJLj0ELj1ELj2ELj3EEEET_OSt5tupleIJDpT0_EESt12_Index_tupleIJXspT1_EEE>
	}
 810e9d2:	3724      	adds	r7, #36	; 0x24
 810e9d4:	46bd      	mov	sp, r7
 810e9d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810e9d8 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access()
 810e9d8:	b580      	push	{r7, lr}
 810e9da:	b082      	sub	sp, #8
 810e9dc:	af00      	add	r7, sp, #0
 810e9de:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 810e9e0:	6878      	ldr	r0, [r7, #4]
 810e9e2:	f7ff fa46 	bl	810de72 <_ZNSt9_Any_data9_M_accessEv>
 810e9e6:	4603      	mov	r3, r0
 810e9e8:	4618      	mov	r0, r3
 810e9ea:	3708      	adds	r7, #8
 810e9ec:	46bd      	mov	sp, r7
 810e9ee:	bd80      	pop	{r7, pc}

0810e9f0 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>:
      _M_access()
 810e9f0:	b580      	push	{r7, lr}
 810e9f2:	b082      	sub	sp, #8
 810e9f4:	af00      	add	r7, sp, #0
 810e9f6:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 810e9f8:	6878      	ldr	r0, [r7, #4]
 810e9fa:	f7ff fa3a 	bl	810de72 <_ZNSt9_Any_data9_M_accessEv>
 810e9fe:	4603      	mov	r3, r0
 810ea00:	4618      	mov	r0, r3
 810ea02:	3708      	adds	r7, #8
 810ea04:	46bd      	mov	sp, r7
 810ea06:	bd80      	pop	{r7, pc}

0810ea08 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE8_M_cloneERSt9_Any_dataRKSE_St17integral_constantIbLb0EE>:
	_M_clone(_Any_data& __dest, const _Any_data& __source, false_type)
 810ea08:	b5b0      	push	{r4, r5, r7, lr}
 810ea0a:	b084      	sub	sp, #16
 810ea0c:	af00      	add	r7, sp, #0
 810ea0e:	60f8      	str	r0, [r7, #12]
 810ea10:	60b9      	str	r1, [r7, #8]
 810ea12:	713a      	strb	r2, [r7, #4]
	    new _Functor(*__source._M_access<_Functor*>());
 810ea14:	68b8      	ldr	r0, [r7, #8]
 810ea16:	f000 f84d 	bl	810eab4 <_ZNKSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERKT_v>
 810ea1a:	4603      	mov	r3, r0
	  __dest._M_access<_Functor*>() =
 810ea1c:	681d      	ldr	r5, [r3, #0]
	    new _Functor(*__source._M_access<_Functor*>());
 810ea1e:	200c      	movs	r0, #12
 810ea20:	f7fd fbcc 	bl	810c1bc <_Znwj>
 810ea24:	4603      	mov	r3, r0
 810ea26:	461c      	mov	r4, r3
	  __dest._M_access<_Functor*>() =
 810ea28:	4623      	mov	r3, r4
 810ea2a:	462a      	mov	r2, r5
 810ea2c:	ca07      	ldmia	r2, {r0, r1, r2}
 810ea2e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 810ea32:	68f8      	ldr	r0, [r7, #12]
 810ea34:	f7ff ffdc 	bl	810e9f0 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 810ea38:	4603      	mov	r3, r0
 810ea3a:	601c      	str	r4, [r3, #0]
	}
 810ea3c:	bf00      	nop
 810ea3e:	3710      	adds	r7, #16
 810ea40:	46bd      	mov	sp, r7
 810ea42:	bdb0      	pop	{r4, r5, r7, pc}

0810ea44 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb0EE>:
	_M_destroy(_Any_data& __victim, false_type)
 810ea44:	b580      	push	{r7, lr}
 810ea46:	b082      	sub	sp, #8
 810ea48:	af00      	add	r7, sp, #0
 810ea4a:	6078      	str	r0, [r7, #4]
 810ea4c:	7039      	strb	r1, [r7, #0]
	  delete __victim._M_access<_Functor*>();
 810ea4e:	6878      	ldr	r0, [r7, #4]
 810ea50:	f7ff ffce 	bl	810e9f0 <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 810ea54:	4603      	mov	r3, r0
 810ea56:	681b      	ldr	r3, [r3, #0]
 810ea58:	210c      	movs	r1, #12
 810ea5a:	4618      	mov	r0, r3
 810ea5c:	f003 fa25 	bl	8111eaa <_ZdlPvj>
	}
 810ea60:	bf00      	nop
 810ea62:	3708      	adds	r7, #8
 810ea64:	46bd      	mov	sp, r7
 810ea66:	bd80      	pop	{r7, pc}

0810ea68 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IS1_JRKS3_RKS4_RKS5_EvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 810ea68:	b5b0      	push	{r4, r5, r7, lr}
 810ea6a:	b084      	sub	sp, #16
 810ea6c:	af00      	add	r7, sp, #0
 810ea6e:	60f8      	str	r0, [r7, #12]
 810ea70:	60b9      	str	r1, [r7, #8]
 810ea72:	607a      	str	r2, [r7, #4]
 810ea74:	603b      	str	r3, [r7, #0]
	  _Base(std::forward<_UHead>(__head)) { }
 810ea76:	6878      	ldr	r0, [r7, #4]
 810ea78:	f7ff fb2e 	bl	810e0d8 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810ea7c:	4604      	mov	r4, r0
 810ea7e:	6838      	ldr	r0, [r7, #0]
 810ea80:	f7ff fb35 	bl	810e0ee <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810ea84:	4605      	mov	r5, r0
 810ea86:	6a38      	ldr	r0, [r7, #32]
 810ea88:	f7ff fb3c 	bl	810e104 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810ea8c:	4603      	mov	r3, r0
 810ea8e:	462a      	mov	r2, r5
 810ea90:	4621      	mov	r1, r4
 810ea92:	68f8      	ldr	r0, [r7, #12]
 810ea94:	f000 f887 	bl	810eba6 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1ERKS1_RKS2_RKS3_>
 810ea98:	68fc      	ldr	r4, [r7, #12]
 810ea9a:	68b8      	ldr	r0, [r7, #8]
 810ea9c:	f7ff fb11 	bl	810e0c2 <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810eaa0:	4603      	mov	r3, r0
 810eaa2:	4619      	mov	r1, r3
 810eaa4:	4620      	mov	r0, r4
 810eaa6:	f7ff fe2f 	bl	810e708 <_ZNSt10_Head_baseILj0EP5IOBusLb0EEC1IS1_EEOT_>
 810eaaa:	68fb      	ldr	r3, [r7, #12]
 810eaac:	4618      	mov	r0, r3
 810eaae:	3710      	adds	r7, #16
 810eab0:	46bd      	mov	sp, r7
 810eab2:	bdb0      	pop	{r4, r5, r7, pc}

0810eab4 <_ZNKSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERKT_v>:
      _M_access() const
 810eab4:	b580      	push	{r7, lr}
 810eab6:	b082      	sub	sp, #8
 810eab8:	af00      	add	r7, sp, #0
 810eaba:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 810eabc:	6878      	ldr	r0, [r7, #4]
 810eabe:	f7ff f9e3 	bl	810de88 <_ZNKSt9_Any_data9_M_accessEv>
 810eac2:	4603      	mov	r3, r0
 810eac4:	4618      	mov	r0, r3
 810eac6:	3708      	adds	r7, #8
 810eac8:	46bd      	mov	sp, r7
 810eaca:	bd80      	pop	{r7, pc}

0810eacc <_ZNSt11_Tuple_implILj0EJOhOPhOmEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810eacc:	b580      	push	{r7, lr}
 810eace:	b082      	sub	sp, #8
 810ead0:	af00      	add	r7, sp, #0
 810ead2:	6078      	str	r0, [r7, #4]
 810ead4:	687b      	ldr	r3, [r7, #4]
 810ead6:	3308      	adds	r3, #8
 810ead8:	4618      	mov	r0, r3
 810eada:	f000 f805 	bl	810eae8 <_ZNSt10_Head_baseILj0EOhLb0EE7_M_headERS1_>
 810eade:	4603      	mov	r3, r0
 810eae0:	4618      	mov	r0, r3
 810eae2:	3708      	adds	r7, #8
 810eae4:	46bd      	mov	sp, r7
 810eae6:	bd80      	pop	{r7, pc}

0810eae8 <_ZNSt10_Head_baseILj0EOhLb0EE7_M_headERS1_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 810eae8:	b480      	push	{r7}
 810eaea:	b083      	sub	sp, #12
 810eaec:	af00      	add	r7, sp, #0
 810eaee:	6078      	str	r0, [r7, #4]
 810eaf0:	687b      	ldr	r3, [r7, #4]
 810eaf2:	681b      	ldr	r3, [r3, #0]
 810eaf4:	4618      	mov	r0, r3
 810eaf6:	370c      	adds	r7, #12
 810eaf8:	46bd      	mov	sp, r7
 810eafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 810eafe:	4770      	bx	lr

0810eb00 <_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810eb00:	b480      	push	{r7}
 810eb02:	b083      	sub	sp, #12
 810eb04:	af00      	add	r7, sp, #0
 810eb06:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810eb08:	687b      	ldr	r3, [r7, #4]
 810eb0a:	4618      	mov	r0, r3
 810eb0c:	370c      	adds	r7, #12
 810eb0e:	46bd      	mov	sp, r7
 810eb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 810eb14:	4770      	bx	lr

0810eb16 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEE6__callIvJOhOS1_OmEJLj0ELj1ELj2ELj3EEEET_OSt5tupleIJDpT0_EESt12_Index_tupleIJXspT1_EEE>:
	__call(tuple<_Args...>&& __args, _Index_tuple<_Indexes...>)
 810eb16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810eb1a:	b08a      	sub	sp, #40	; 0x28
 810eb1c:	af02      	add	r7, sp, #8
 810eb1e:	60f8      	str	r0, [r7, #12]
 810eb20:	60b9      	str	r1, [r7, #8]
 810eb22:	713a      	strb	r2, [r7, #4]
	  return std::__invoke(_M_f,
 810eb24:	68fc      	ldr	r4, [r7, #12]
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 810eb26:	68fb      	ldr	r3, [r7, #12]
 810eb28:	3308      	adds	r3, #8
 810eb2a:	4618      	mov	r0, r3
 810eb2c:	f000 f850 	bl	810ebd0 <_ZSt3getILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 810eb30:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 810eb32:	f107 0310 	add.w	r3, r7, #16
 810eb36:	68ba      	ldr	r2, [r7, #8]
 810eb38:	4618      	mov	r0, r3
 810eb3a:	f000 f856 	bl	810ebea <_ZNVKSt3_MuIP5IOBusLb0ELb0EEclIRS1_St5tupleIJOhOPhOmEEEEOT_SC_RT0_>
 810eb3e:	4605      	mov	r5, r0
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 810eb40:	68fb      	ldr	r3, [r7, #12]
 810eb42:	3308      	adds	r3, #8
 810eb44:	4618      	mov	r0, r3
 810eb46:	f000 f85e 	bl	810ec06 <_ZSt3getILj1EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 810eb4a:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 810eb4c:	f107 0314 	add.w	r3, r7, #20
 810eb50:	68ba      	ldr	r2, [r7, #8]
 810eb52:	4618      	mov	r0, r3
 810eb54:	f000 f86e 	bl	810ec34 <_ZNVKSt3_MuISt12_PlaceholderILi1EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj0EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj0ESC_EE4type4typeERVKS1_RSC_>
 810eb58:	4606      	mov	r6, r0
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 810eb5a:	68fb      	ldr	r3, [r7, #12]
 810eb5c:	3308      	adds	r3, #8
 810eb5e:	4618      	mov	r0, r3
 810eb60:	f000 f87a 	bl	810ec58 <_ZSt3getILj2EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 810eb64:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 810eb66:	f107 0318 	add.w	r3, r7, #24
 810eb6a:	68ba      	ldr	r2, [r7, #8]
 810eb6c:	4618      	mov	r0, r3
 810eb6e:	f000 f87f 	bl	810ec70 <_ZNVKSt3_MuISt12_PlaceholderILi2EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj1EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj1ESC_EE4type4typeERVKS1_RSC_>
 810eb72:	4680      	mov	r8, r0
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 810eb74:	68fb      	ldr	r3, [r7, #12]
 810eb76:	3308      	adds	r3, #8
 810eb78:	4618      	mov	r0, r3
 810eb7a:	f000 f88b 	bl	810ec94 <_ZSt3getILj3EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 810eb7e:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 810eb80:	f107 031c 	add.w	r3, r7, #28
 810eb84:	68ba      	ldr	r2, [r7, #8]
 810eb86:	4618      	mov	r0, r3
 810eb88:	f000 f890 	bl	810ecac <_ZNVKSt3_MuISt12_PlaceholderILi3EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj2EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj2ESC_EE4type4typeERVKS1_RSC_>
 810eb8c:	4603      	mov	r3, r0
 810eb8e:	9300      	str	r3, [sp, #0]
 810eb90:	4643      	mov	r3, r8
 810eb92:	4632      	mov	r2, r6
 810eb94:	4629      	mov	r1, r5
 810eb96:	4620      	mov	r0, r4
 810eb98:	f000 f8b0 	bl	810ecfc <_ZSt8__invokeIRM5IOBusFvhPhmEJRPS0_hS1_mEENSt15__invoke_resultIT_JDpT0_EE4typeEOS8_DpOS9_>
	      );
 810eb9c:	bf00      	nop
	}
 810eb9e:	3720      	adds	r7, #32
 810eba0:	46bd      	mov	sp, r7
 810eba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810eba6 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1ERKS1_RKS2_RKS3_>:
      constexpr _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 810eba6:	b580      	push	{r7, lr}
 810eba8:	b084      	sub	sp, #16
 810ebaa:	af00      	add	r7, sp, #0
 810ebac:	60f8      	str	r0, [r7, #12]
 810ebae:	60b9      	str	r1, [r7, #8]
 810ebb0:	607a      	str	r2, [r7, #4]
 810ebb2:	603b      	str	r3, [r7, #0]
      : _Inherited(__tail...), _Base(__head) { }
 810ebb4:	683a      	ldr	r2, [r7, #0]
 810ebb6:	6879      	ldr	r1, [r7, #4]
 810ebb8:	68f8      	ldr	r0, [r7, #12]
 810ebba:	f000 f8c8 	bl	810ed4e <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1ERKS1_RKS2_>
 810ebbe:	68b9      	ldr	r1, [r7, #8]
 810ebc0:	68f8      	ldr	r0, [r7, #12]
 810ebc2:	f000 f8d7 	bl	810ed74 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1ERKS1_>
 810ebc6:	68fb      	ldr	r3, [r7, #12]
 810ebc8:	4618      	mov	r0, r3
 810ebca:	3710      	adds	r7, #16
 810ebcc:	46bd      	mov	sp, r7
 810ebce:	bd80      	pop	{r7, pc}

0810ebd0 <_ZSt3getILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 810ebd0:	b580      	push	{r7, lr}
 810ebd2:	b082      	sub	sp, #8
 810ebd4:	af00      	add	r7, sp, #0
 810ebd6:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810ebd8:	687b      	ldr	r3, [r7, #4]
 810ebda:	4618      	mov	r0, r3
 810ebdc:	f000 f8d6 	bl	810ed8c <_ZSt12__get_helperILj0EP5IOBusJSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 810ebe0:	4603      	mov	r3, r0
 810ebe2:	4618      	mov	r0, r3
 810ebe4:	3708      	adds	r7, #8
 810ebe6:	46bd      	mov	sp, r7
 810ebe8:	bd80      	pop	{r7, pc}

0810ebea <_ZNVKSt3_MuIP5IOBusLb0ELb0EEclIRS1_St5tupleIJOhOPhOmEEEEOT_SC_RT0_>:
	operator()(_CVArg&& __arg, _Tuple&) const volatile
 810ebea:	b580      	push	{r7, lr}
 810ebec:	b084      	sub	sp, #16
 810ebee:	af00      	add	r7, sp, #0
 810ebf0:	60f8      	str	r0, [r7, #12]
 810ebf2:	60b9      	str	r1, [r7, #8]
 810ebf4:	607a      	str	r2, [r7, #4]
	{ return std::forward<_CVArg>(__arg); }
 810ebf6:	68b8      	ldr	r0, [r7, #8]
 810ebf8:	f000 f875 	bl	810ece6 <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>
 810ebfc:	4603      	mov	r3, r0
 810ebfe:	4618      	mov	r0, r3
 810ec00:	3710      	adds	r7, #16
 810ec02:	46bd      	mov	sp, r7
 810ec04:	bd80      	pop	{r7, pc}

0810ec06 <_ZSt3getILj1EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 810ec06:	b580      	push	{r7, lr}
 810ec08:	b082      	sub	sp, #8
 810ec0a:	af00      	add	r7, sp, #0
 810ec0c:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810ec0e:	6878      	ldr	r0, [r7, #4]
 810ec10:	f000 f8c8 	bl	810eda4 <_ZSt12__get_helperILj1ESt12_PlaceholderILi1EEJS0_ILi2EES0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 810ec14:	4603      	mov	r3, r0
 810ec16:	4618      	mov	r0, r3
 810ec18:	3708      	adds	r7, #8
 810ec1a:	46bd      	mov	sp, r7
 810ec1c:	bd80      	pop	{r7, pc}

0810ec1e <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 810ec1e:	b480      	push	{r7}
 810ec20:	b083      	sub	sp, #12
 810ec22:	af00      	add	r7, sp, #0
 810ec24:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810ec26:	687b      	ldr	r3, [r7, #4]
 810ec28:	4618      	mov	r0, r3
 810ec2a:	370c      	adds	r7, #12
 810ec2c:	46bd      	mov	sp, r7
 810ec2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ec32:	4770      	bx	lr

0810ec34 <_ZNVKSt3_MuISt12_PlaceholderILi1EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj0EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj0ESC_EE4type4typeERVKS1_RSC_>:
	operator()(const volatile _Arg&, _Tuple& __tuple) const volatile
 810ec34:	b580      	push	{r7, lr}
 810ec36:	b084      	sub	sp, #16
 810ec38:	af00      	add	r7, sp, #0
 810ec3a:	60f8      	str	r0, [r7, #12]
 810ec3c:	60b9      	str	r1, [r7, #8]
 810ec3e:	607a      	str	r2, [r7, #4]
	    ::std::get<(is_placeholder<_Arg>::value - 1)>(std::move(__tuple));
 810ec40:	6878      	ldr	r0, [r7, #4]
 810ec42:	f7ff ffec 	bl	810ec1e <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>
 810ec46:	4603      	mov	r3, r0
 810ec48:	4618      	mov	r0, r3
 810ec4a:	f000 f8d0 	bl	810edee <_ZSt3getILj0EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>
 810ec4e:	4603      	mov	r3, r0
	}
 810ec50:	4618      	mov	r0, r3
 810ec52:	3710      	adds	r7, #16
 810ec54:	46bd      	mov	sp, r7
 810ec56:	bd80      	pop	{r7, pc}

0810ec58 <_ZSt3getILj2EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 810ec58:	b580      	push	{r7, lr}
 810ec5a:	b082      	sub	sp, #8
 810ec5c:	af00      	add	r7, sp, #0
 810ec5e:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810ec60:	6878      	ldr	r0, [r7, #4]
 810ec62:	f000 f8d4 	bl	810ee0e <_ZSt12__get_helperILj2ESt12_PlaceholderILi2EEJS0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 810ec66:	4603      	mov	r3, r0
 810ec68:	4618      	mov	r0, r3
 810ec6a:	3708      	adds	r7, #8
 810ec6c:	46bd      	mov	sp, r7
 810ec6e:	bd80      	pop	{r7, pc}

0810ec70 <_ZNVKSt3_MuISt12_PlaceholderILi2EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj1EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj1ESC_EE4type4typeERVKS1_RSC_>:
	operator()(const volatile _Arg&, _Tuple& __tuple) const volatile
 810ec70:	b580      	push	{r7, lr}
 810ec72:	b084      	sub	sp, #16
 810ec74:	af00      	add	r7, sp, #0
 810ec76:	60f8      	str	r0, [r7, #12]
 810ec78:	60b9      	str	r1, [r7, #8]
 810ec7a:	607a      	str	r2, [r7, #4]
	    ::std::get<(is_placeholder<_Arg>::value - 1)>(std::move(__tuple));
 810ec7c:	6878      	ldr	r0, [r7, #4]
 810ec7e:	f7ff ffce 	bl	810ec1e <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>
 810ec82:	4603      	mov	r3, r0
 810ec84:	4618      	mov	r0, r3
 810ec86:	f000 f8e7 	bl	810ee58 <_ZSt3getILj1EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>
 810ec8a:	4603      	mov	r3, r0
	}
 810ec8c:	4618      	mov	r0, r3
 810ec8e:	3710      	adds	r7, #16
 810ec90:	46bd      	mov	sp, r7
 810ec92:	bd80      	pop	{r7, pc}

0810ec94 <_ZSt3getILj3EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 810ec94:	b580      	push	{r7, lr}
 810ec96:	b082      	sub	sp, #8
 810ec98:	af00      	add	r7, sp, #0
 810ec9a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810ec9c:	6878      	ldr	r0, [r7, #4]
 810ec9e:	f000 f8eb 	bl	810ee78 <_ZSt12__get_helperILj3ESt12_PlaceholderILi3EEJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>
 810eca2:	4603      	mov	r3, r0
 810eca4:	4618      	mov	r0, r3
 810eca6:	3708      	adds	r7, #8
 810eca8:	46bd      	mov	sp, r7
 810ecaa:	bd80      	pop	{r7, pc}

0810ecac <_ZNVKSt3_MuISt12_PlaceholderILi3EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj2EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj2ESC_EE4type4typeERVKS1_RSC_>:
	operator()(const volatile _Arg&, _Tuple& __tuple) const volatile
 810ecac:	b580      	push	{r7, lr}
 810ecae:	b084      	sub	sp, #16
 810ecb0:	af00      	add	r7, sp, #0
 810ecb2:	60f8      	str	r0, [r7, #12]
 810ecb4:	60b9      	str	r1, [r7, #8]
 810ecb6:	607a      	str	r2, [r7, #4]
	    ::std::get<(is_placeholder<_Arg>::value - 1)>(std::move(__tuple));
 810ecb8:	6878      	ldr	r0, [r7, #4]
 810ecba:	f7ff ffb0 	bl	810ec1e <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>
 810ecbe:	4603      	mov	r3, r0
 810ecc0:	4618      	mov	r0, r3
 810ecc2:	f000 f8fe 	bl	810eec2 <_ZSt3getILj2EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>
 810ecc6:	4603      	mov	r3, r0
	}
 810ecc8:	4618      	mov	r0, r3
 810ecca:	3710      	adds	r7, #16
 810eccc:	46bd      	mov	sp, r7
 810ecce:	bd80      	pop	{r7, pc}

0810ecd0 <_ZSt7forwardIRM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS5_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810ecd0:	b480      	push	{r7}
 810ecd2:	b083      	sub	sp, #12
 810ecd4:	af00      	add	r7, sp, #0
 810ecd6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810ecd8:	687b      	ldr	r3, [r7, #4]
 810ecda:	4618      	mov	r0, r3
 810ecdc:	370c      	adds	r7, #12
 810ecde:	46bd      	mov	sp, r7
 810ece0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ece4:	4770      	bx	lr

0810ece6 <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810ece6:	b480      	push	{r7}
 810ece8:	b083      	sub	sp, #12
 810ecea:	af00      	add	r7, sp, #0
 810ecec:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810ecee:	687b      	ldr	r3, [r7, #4]
 810ecf0:	4618      	mov	r0, r3
 810ecf2:	370c      	adds	r7, #12
 810ecf4:	46bd      	mov	sp, r7
 810ecf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ecfa:	4770      	bx	lr

0810ecfc <_ZSt8__invokeIRM5IOBusFvhPhmEJRPS0_hS1_mEENSt15__invoke_resultIT_JDpT0_EE4typeEOS8_DpOS9_>:
    { return (*std::forward<_Tp>(__t)).*__f; }

  /// Invoke a callable object.
  template<typename _Callable, typename... _Args>
    constexpr typename __invoke_result<_Callable, _Args...>::type
    __invoke(_Callable&& __fn, _Args&&... __args)
 810ecfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810ed00:	b089      	sub	sp, #36	; 0x24
 810ed02:	af02      	add	r7, sp, #8
 810ed04:	60f8      	str	r0, [r7, #12]
 810ed06:	60b9      	str	r1, [r7, #8]
 810ed08:	607a      	str	r2, [r7, #4]
 810ed0a:	603b      	str	r3, [r7, #0]
    noexcept(__is_nothrow_invocable<_Callable, _Args...>::value)
    {
      using __result = __invoke_result<_Callable, _Args...>;
      using __type = typename __result::type;
      using __tag = typename __result::__invoke_type;
      return std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 810ed0c:	68f8      	ldr	r0, [r7, #12]
 810ed0e:	f7ff ffdf 	bl	810ecd0 <_ZSt7forwardIRM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS5_E4typeE>
 810ed12:	4605      	mov	r5, r0
 810ed14:	68b8      	ldr	r0, [r7, #8]
 810ed16:	f7ff ffe6 	bl	810ece6 <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>
 810ed1a:	4606      	mov	r6, r0
 810ed1c:	6878      	ldr	r0, [r7, #4]
 810ed1e:	f7ff fc52 	bl	810e5c6 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810ed22:	4680      	mov	r8, r0
 810ed24:	6838      	ldr	r0, [r7, #0]
 810ed26:	f7ff fc59 	bl	810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810ed2a:	4604      	mov	r4, r0
 810ed2c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 810ed2e:	f7ff fc60 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810ed32:	4603      	mov	r3, r0
 810ed34:	9301      	str	r3, [sp, #4]
 810ed36:	9400      	str	r4, [sp, #0]
 810ed38:	4643      	mov	r3, r8
 810ed3a:	4632      	mov	r2, r6
 810ed3c:	4629      	mov	r1, r5
 810ed3e:	4648      	mov	r0, r9
 810ed40:	f000 f8cf 	bl	810eee2 <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_>
					std::forward<_Args>(__args)...);
 810ed44:	bf00      	nop
    }
 810ed46:	371c      	adds	r7, #28
 810ed48:	46bd      	mov	sp, r7
 810ed4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0810ed4e <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1ERKS1_RKS2_>:
      constexpr _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 810ed4e:	b580      	push	{r7, lr}
 810ed50:	b084      	sub	sp, #16
 810ed52:	af00      	add	r7, sp, #0
 810ed54:	60f8      	str	r0, [r7, #12]
 810ed56:	60b9      	str	r1, [r7, #8]
 810ed58:	607a      	str	r2, [r7, #4]
      : _Inherited(__tail...), _Base(__head) { }
 810ed5a:	6879      	ldr	r1, [r7, #4]
 810ed5c:	68f8      	ldr	r0, [r7, #12]
 810ed5e:	f000 f8fa 	bl	810ef56 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1ERKS1_>
 810ed62:	68b9      	ldr	r1, [r7, #8]
 810ed64:	68f8      	ldr	r0, [r7, #12]
 810ed66:	f000 f904 	bl	810ef72 <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1ERKS1_>
 810ed6a:	68fb      	ldr	r3, [r7, #12]
 810ed6c:	4618      	mov	r0, r3
 810ed6e:	3710      	adds	r7, #16
 810ed70:	46bd      	mov	sp, r7
 810ed72:	bd80      	pop	{r7, pc}

0810ed74 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1ERKS1_>:
      constexpr _Head_base(const _Head& __h)
 810ed74:	b480      	push	{r7}
 810ed76:	b083      	sub	sp, #12
 810ed78:	af00      	add	r7, sp, #0
 810ed7a:	6078      	str	r0, [r7, #4]
 810ed7c:	6039      	str	r1, [r7, #0]
      : _Head(__h) { }
 810ed7e:	687b      	ldr	r3, [r7, #4]
 810ed80:	4618      	mov	r0, r3
 810ed82:	370c      	adds	r7, #12
 810ed84:	46bd      	mov	sp, r7
 810ed86:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ed8a:	4770      	bx	lr

0810ed8c <_ZSt12__get_helperILj0EP5IOBusJSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810ed8c:	b580      	push	{r7, lr}
 810ed8e:	b082      	sub	sp, #8
 810ed90:	af00      	add	r7, sp, #0
 810ed92:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810ed94:	6878      	ldr	r0, [r7, #4]
 810ed96:	f7ff fbb3 	bl	810e500 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_headERS6_>
 810ed9a:	4603      	mov	r3, r0
 810ed9c:	4618      	mov	r0, r3
 810ed9e:	3708      	adds	r7, #8
 810eda0:	46bd      	mov	sp, r7
 810eda2:	bd80      	pop	{r7, pc}

0810eda4 <_ZSt12__get_helperILj1ESt12_PlaceholderILi1EEJS0_ILi2EES0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810eda4:	b580      	push	{r7, lr}
 810eda6:	b082      	sub	sp, #8
 810eda8:	af00      	add	r7, sp, #0
 810edaa:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810edac:	6878      	ldr	r0, [r7, #4]
 810edae:	f7ff fa85 	bl	810e2bc <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_headERS4_>
 810edb2:	4603      	mov	r3, r0
 810edb4:	4618      	mov	r0, r3
 810edb6:	3708      	adds	r7, #8
 810edb8:	46bd      	mov	sp, r7
 810edba:	bd80      	pop	{r7, pc}

0810edbc <_ZSt3getILj0EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 810edbc:	b580      	push	{r7, lr}
 810edbe:	b082      	sub	sp, #8
 810edc0:	af00      	add	r7, sp, #0
 810edc2:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810edc4:	687b      	ldr	r3, [r7, #4]
 810edc6:	4618      	mov	r0, r3
 810edc8:	f000 f805 	bl	810edd6 <_ZSt12__get_helperILj0EOhJOPhOmEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 810edcc:	4603      	mov	r3, r0
 810edce:	4618      	mov	r0, r3
 810edd0:	3708      	adds	r7, #8
 810edd2:	46bd      	mov	sp, r7
 810edd4:	bd80      	pop	{r7, pc}

0810edd6 <_ZSt12__get_helperILj0EOhJOPhOmEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810edd6:	b580      	push	{r7, lr}
 810edd8:	b082      	sub	sp, #8
 810edda:	af00      	add	r7, sp, #0
 810eddc:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810edde:	6878      	ldr	r0, [r7, #4]
 810ede0:	f7ff fe74 	bl	810eacc <_ZNSt11_Tuple_implILj0EJOhOPhOmEE7_M_headERS4_>
 810ede4:	4603      	mov	r3, r0
 810ede6:	4618      	mov	r0, r3
 810ede8:	3708      	adds	r7, #8
 810edea:	46bd      	mov	sp, r7
 810edec:	bd80      	pop	{r7, pc}

0810edee <_ZSt3getILj0EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>:
    get(tuple<_Elements...>&& __t) noexcept
 810edee:	b580      	push	{r7, lr}
 810edf0:	b082      	sub	sp, #8
 810edf2:	af00      	add	r7, sp, #0
 810edf4:	6078      	str	r0, [r7, #4]
      return std::forward<__element_type&&>(std::get<__i>(__t));
 810edf6:	6878      	ldr	r0, [r7, #4]
 810edf8:	f7ff ffe0 	bl	810edbc <_ZSt3getILj0EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 810edfc:	4603      	mov	r3, r0
 810edfe:	4618      	mov	r0, r3
 810ee00:	f7ff fe7e 	bl	810eb00 <_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE>
 810ee04:	4603      	mov	r3, r0
    }
 810ee06:	4618      	mov	r0, r3
 810ee08:	3708      	adds	r7, #8
 810ee0a:	46bd      	mov	sp, r7
 810ee0c:	bd80      	pop	{r7, pc}

0810ee0e <_ZSt12__get_helperILj2ESt12_PlaceholderILi2EEJS0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810ee0e:	b580      	push	{r7, lr}
 810ee10:	b082      	sub	sp, #8
 810ee12:	af00      	add	r7, sp, #0
 810ee14:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810ee16:	6878      	ldr	r0, [r7, #4]
 810ee18:	f7ff f9f6 	bl	810e208 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_headERS3_>
 810ee1c:	4603      	mov	r3, r0
 810ee1e:	4618      	mov	r0, r3
 810ee20:	3708      	adds	r7, #8
 810ee22:	46bd      	mov	sp, r7
 810ee24:	bd80      	pop	{r7, pc}

0810ee26 <_ZSt3getILj1EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 810ee26:	b580      	push	{r7, lr}
 810ee28:	b082      	sub	sp, #8
 810ee2a:	af00      	add	r7, sp, #0
 810ee2c:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810ee2e:	687b      	ldr	r3, [r7, #4]
 810ee30:	4618      	mov	r0, r3
 810ee32:	f000 f805 	bl	810ee40 <_ZSt12__get_helperILj1EOPhJOmEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 810ee36:	4603      	mov	r3, r0
 810ee38:	4618      	mov	r0, r3
 810ee3a:	3708      	adds	r7, #8
 810ee3c:	46bd      	mov	sp, r7
 810ee3e:	bd80      	pop	{r7, pc}

0810ee40 <_ZSt12__get_helperILj1EOPhJOmEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810ee40:	b580      	push	{r7, lr}
 810ee42:	b082      	sub	sp, #8
 810ee44:	af00      	add	r7, sp, #0
 810ee46:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810ee48:	6878      	ldr	r0, [r7, #4]
 810ee4a:	f7ff fd61 	bl	810e910 <_ZNSt11_Tuple_implILj1EJOPhOmEE7_M_headERS3_>
 810ee4e:	4603      	mov	r3, r0
 810ee50:	4618      	mov	r0, r3
 810ee52:	3708      	adds	r7, #8
 810ee54:	46bd      	mov	sp, r7
 810ee56:	bd80      	pop	{r7, pc}

0810ee58 <_ZSt3getILj1EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>:
    get(tuple<_Elements...>&& __t) noexcept
 810ee58:	b580      	push	{r7, lr}
 810ee5a:	b082      	sub	sp, #8
 810ee5c:	af00      	add	r7, sp, #0
 810ee5e:	6078      	str	r0, [r7, #4]
      return std::forward<__element_type&&>(std::get<__i>(__t));
 810ee60:	6878      	ldr	r0, [r7, #4]
 810ee62:	f7ff ffe0 	bl	810ee26 <_ZSt3getILj1EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 810ee66:	4603      	mov	r3, r0
 810ee68:	4618      	mov	r0, r3
 810ee6a:	f7ff fd6b 	bl	810e944 <_ZSt7forwardIOPhEOT_RNSt16remove_referenceIS2_E4typeE>
 810ee6e:	4603      	mov	r3, r0
    }
 810ee70:	4618      	mov	r0, r3
 810ee72:	3708      	adds	r7, #8
 810ee74:	46bd      	mov	sp, r7
 810ee76:	bd80      	pop	{r7, pc}

0810ee78 <_ZSt12__get_helperILj3ESt12_PlaceholderILi3EEJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810ee78:	b580      	push	{r7, lr}
 810ee7a:	b082      	sub	sp, #8
 810ee7c:	af00      	add	r7, sp, #0
 810ee7e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810ee80:	6878      	ldr	r0, [r7, #4]
 810ee82:	f7ff f97e 	bl	810e182 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEE7_M_headERS2_>
 810ee86:	4603      	mov	r3, r0
 810ee88:	4618      	mov	r0, r3
 810ee8a:	3708      	adds	r7, #8
 810ee8c:	46bd      	mov	sp, r7
 810ee8e:	bd80      	pop	{r7, pc}

0810ee90 <_ZSt3getILj2EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 810ee90:	b580      	push	{r7, lr}
 810ee92:	b082      	sub	sp, #8
 810ee94:	af00      	add	r7, sp, #0
 810ee96:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810ee98:	687b      	ldr	r3, [r7, #4]
 810ee9a:	4618      	mov	r0, r3
 810ee9c:	f000 f805 	bl	810eeaa <_ZSt12__get_helperILj2EOmJEERT0_RSt11_Tuple_implIXT_EJS1_DpT1_EE>
 810eea0:	4603      	mov	r3, r0
 810eea2:	4618      	mov	r0, r3
 810eea4:	3708      	adds	r7, #8
 810eea6:	46bd      	mov	sp, r7
 810eea8:	bd80      	pop	{r7, pc}

0810eeaa <_ZSt12__get_helperILj2EOmJEERT0_RSt11_Tuple_implIXT_EJS1_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810eeaa:	b580      	push	{r7, lr}
 810eeac:	b082      	sub	sp, #8
 810eeae:	af00      	add	r7, sp, #0
 810eeb0:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810eeb2:	6878      	ldr	r0, [r7, #4]
 810eeb4:	f7ff fd08 	bl	810e8c8 <_ZNSt11_Tuple_implILj2EJOmEE7_M_headERS1_>
 810eeb8:	4603      	mov	r3, r0
 810eeba:	4618      	mov	r0, r3
 810eebc:	3708      	adds	r7, #8
 810eebe:	46bd      	mov	sp, r7
 810eec0:	bd80      	pop	{r7, pc}

0810eec2 <_ZSt3getILj2EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>:
    get(tuple<_Elements...>&& __t) noexcept
 810eec2:	b580      	push	{r7, lr}
 810eec4:	b082      	sub	sp, #8
 810eec6:	af00      	add	r7, sp, #0
 810eec8:	6078      	str	r0, [r7, #4]
      return std::forward<__element_type&&>(std::get<__i>(__t));
 810eeca:	6878      	ldr	r0, [r7, #4]
 810eecc:	f7ff ffe0 	bl	810ee90 <_ZSt3getILj2EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 810eed0:	4603      	mov	r3, r0
 810eed2:	4618      	mov	r0, r3
 810eed4:	f7ff fd11 	bl	810e8fa <_ZSt7forwardIOmEOT_RNSt16remove_referenceIS1_E4typeE>
 810eed8:	4603      	mov	r3, r0
    }
 810eeda:	4618      	mov	r0, r3
 810eedc:	3708      	adds	r7, #8
 810eede:	46bd      	mov	sp, r7
 810eee0:	bd80      	pop	{r7, pc}

0810eee2 <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_>:
    __invoke_impl(__invoke_memfun_deref, _MemFun&& __f, _Tp&& __t,
 810eee2:	b5f0      	push	{r4, r5, r6, r7, lr}
 810eee4:	b087      	sub	sp, #28
 810eee6:	af00      	add	r7, sp, #0
 810eee8:	7538      	strb	r0, [r7, #20]
 810eeea:	6139      	str	r1, [r7, #16]
 810eeec:	60fa      	str	r2, [r7, #12]
 810eeee:	60bb      	str	r3, [r7, #8]
      return ((*std::forward<_Tp>(__t)).*__f)(std::forward<_Args>(__args)...);
 810eef0:	68f8      	ldr	r0, [r7, #12]
 810eef2:	f7ff fef8 	bl	810ece6 <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>
 810eef6:	4603      	mov	r3, r0
 810eef8:	681b      	ldr	r3, [r3, #0]
 810eefa:	693a      	ldr	r2, [r7, #16]
 810eefc:	6852      	ldr	r2, [r2, #4]
 810eefe:	1052      	asrs	r2, r2, #1
 810ef00:	189d      	adds	r5, r3, r2
 810ef02:	693a      	ldr	r2, [r7, #16]
 810ef04:	6852      	ldr	r2, [r2, #4]
 810ef06:	f002 0201 	and.w	r2, r2, #1
 810ef0a:	2a00      	cmp	r2, #0
 810ef0c:	d102      	bne.n	810ef14 <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_+0x32>
 810ef0e:	693b      	ldr	r3, [r7, #16]
 810ef10:	681c      	ldr	r4, [r3, #0]
 810ef12:	e008      	b.n	810ef26 <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_+0x44>
 810ef14:	693a      	ldr	r2, [r7, #16]
 810ef16:	6852      	ldr	r2, [r2, #4]
 810ef18:	1052      	asrs	r2, r2, #1
 810ef1a:	4413      	add	r3, r2
 810ef1c:	681b      	ldr	r3, [r3, #0]
 810ef1e:	693a      	ldr	r2, [r7, #16]
 810ef20:	6812      	ldr	r2, [r2, #0]
 810ef22:	4413      	add	r3, r2
 810ef24:	681c      	ldr	r4, [r3, #0]
 810ef26:	68b8      	ldr	r0, [r7, #8]
 810ef28:	f7ff fb4d 	bl	810e5c6 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810ef2c:	4603      	mov	r3, r0
 810ef2e:	781e      	ldrb	r6, [r3, #0]
 810ef30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810ef32:	f7ff fb53 	bl	810e5dc <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810ef36:	4603      	mov	r3, r0
 810ef38:	681b      	ldr	r3, [r3, #0]
 810ef3a:	607b      	str	r3, [r7, #4]
 810ef3c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 810ef3e:	f7ff fb58 	bl	810e5f2 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810ef42:	4603      	mov	r3, r0
 810ef44:	681b      	ldr	r3, [r3, #0]
 810ef46:	687a      	ldr	r2, [r7, #4]
 810ef48:	4631      	mov	r1, r6
 810ef4a:	4628      	mov	r0, r5
 810ef4c:	47a0      	blx	r4
 810ef4e:	bf00      	nop
    }
 810ef50:	371c      	adds	r7, #28
 810ef52:	46bd      	mov	sp, r7
 810ef54:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810ef56 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1ERKS1_>:
      constexpr _Tuple_impl(const _Head& __head)
 810ef56:	b580      	push	{r7, lr}
 810ef58:	b082      	sub	sp, #8
 810ef5a:	af00      	add	r7, sp, #0
 810ef5c:	6078      	str	r0, [r7, #4]
 810ef5e:	6039      	str	r1, [r7, #0]
      : _Base(__head) { }
 810ef60:	6839      	ldr	r1, [r7, #0]
 810ef62:	6878      	ldr	r0, [r7, #4]
 810ef64:	f000 f811 	bl	810ef8a <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1ERKS1_>
 810ef68:	687b      	ldr	r3, [r7, #4]
 810ef6a:	4618      	mov	r0, r3
 810ef6c:	3708      	adds	r7, #8
 810ef6e:	46bd      	mov	sp, r7
 810ef70:	bd80      	pop	{r7, pc}

0810ef72 <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1ERKS1_>:
      constexpr _Head_base(const _Head& __h)
 810ef72:	b480      	push	{r7}
 810ef74:	b083      	sub	sp, #12
 810ef76:	af00      	add	r7, sp, #0
 810ef78:	6078      	str	r0, [r7, #4]
 810ef7a:	6039      	str	r1, [r7, #0]
      : _Head(__h) { }
 810ef7c:	687b      	ldr	r3, [r7, #4]
 810ef7e:	4618      	mov	r0, r3
 810ef80:	370c      	adds	r7, #12
 810ef82:	46bd      	mov	sp, r7
 810ef84:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ef88:	4770      	bx	lr

0810ef8a <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1ERKS1_>:
      constexpr _Head_base(const _Head& __h)
 810ef8a:	b480      	push	{r7}
 810ef8c:	b083      	sub	sp, #12
 810ef8e:	af00      	add	r7, sp, #0
 810ef90:	6078      	str	r0, [r7, #4]
 810ef92:	6039      	str	r1, [r7, #0]
      : _Head(__h) { }
 810ef94:	687b      	ldr	r3, [r7, #4]
 810ef96:	4618      	mov	r0, r3
 810ef98:	370c      	adds	r7, #12
 810ef9a:	46bd      	mov	sp, r7
 810ef9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810efa0:	4770      	bx	lr
	...

0810efa4 <_ZN5IOBusD1Ev>:

#include "MessageBus.h"
#include "IODriver.h"


class IOBus : public MessageBus {
 810efa4:	b580      	push	{r7, lr}
 810efa6:	b082      	sub	sp, #8
 810efa8:	af00      	add	r7, sp, #0
 810efaa:	6078      	str	r0, [r7, #4]
 810efac:	4a05      	ldr	r2, [pc, #20]	; (810efc4 <_ZN5IOBusD1Ev+0x20>)
 810efae:	687b      	ldr	r3, [r7, #4]
 810efb0:	601a      	str	r2, [r3, #0]
 810efb2:	687b      	ldr	r3, [r7, #4]
 810efb4:	4618      	mov	r0, r3
 810efb6:	f7fe ff3b 	bl	810de30 <_ZN10MessageBusD1Ev>
 810efba:	687b      	ldr	r3, [r7, #4]
 810efbc:	4618      	mov	r0, r3
 810efbe:	3708      	adds	r7, #8
 810efc0:	46bd      	mov	sp, r7
 810efc2:	bd80      	pop	{r7, pc}
 810efc4:	081159a4 	.word	0x081159a4

0810efc8 <_ZN5IOBusD0Ev>:
 810efc8:	b580      	push	{r7, lr}
 810efca:	b082      	sub	sp, #8
 810efcc:	af00      	add	r7, sp, #0
 810efce:	6078      	str	r0, [r7, #4]
 810efd0:	6878      	ldr	r0, [r7, #4]
 810efd2:	f7ff ffe7 	bl	810efa4 <_ZN5IOBusD1Ev>
 810efd6:	f644 0114 	movw	r1, #18452	; 0x4814
 810efda:	6878      	ldr	r0, [r7, #4]
 810efdc:	f002 ff65 	bl	8111eaa <_ZdlPvj>
 810efe0:	687b      	ldr	r3, [r7, #4]
 810efe2:	4618      	mov	r0, r3
 810efe4:	3708      	adds	r7, #8
 810efe6:	46bd      	mov	sp, r7
 810efe8:	bd80      	pop	{r7, pc}

0810efea <_ZNKSt9type_info4nameEv>:
     *  the runtime-mandated type_info structures in the new-abi.  */
    virtual ~type_info();

    /** Returns an @e implementation-defined byte string; this is not
     *  portable between compilers!  */
    const char* name() const _GLIBCXX_NOEXCEPT
 810efea:	b480      	push	{r7}
 810efec:	b083      	sub	sp, #12
 810efee:	af00      	add	r7, sp, #0
 810eff0:	6078      	str	r0, [r7, #4]
    { return __name[0] == '*' ? __name + 1 : __name; }
 810eff2:	687b      	ldr	r3, [r7, #4]
 810eff4:	685b      	ldr	r3, [r3, #4]
 810eff6:	781b      	ldrb	r3, [r3, #0]
 810eff8:	2b2a      	cmp	r3, #42	; 0x2a
 810effa:	d103      	bne.n	810f004 <_ZNKSt9type_info4nameEv+0x1a>
 810effc:	687b      	ldr	r3, [r7, #4]
 810effe:	685b      	ldr	r3, [r3, #4]
 810f000:	3301      	adds	r3, #1
 810f002:	e001      	b.n	810f008 <_ZNKSt9type_info4nameEv+0x1e>
 810f004:	687b      	ldr	r3, [r7, #4]
 810f006:	685b      	ldr	r3, [r3, #4]
 810f008:	4618      	mov	r0, r3
 810f00a:	370c      	adds	r7, #12
 810f00c:	46bd      	mov	sp, r7
 810f00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f012:	4770      	bx	lr

0810f014 <_ZNKSt9type_info9hash_codeEv>:
#endif
    bool operator!=(const type_info& __arg) const _GLIBCXX_NOEXCEPT
    { return !operator==(__arg); }

#if __cplusplus >= 201103L
    size_t hash_code() const noexcept
 810f014:	b590      	push	{r4, r7, lr}
 810f016:	b083      	sub	sp, #12
 810f018:	af00      	add	r7, sp, #0
 810f01a:	6078      	str	r0, [r7, #4]
    {
#  if !__GXX_MERGED_TYPEINFO_NAMES
      return _Hash_bytes(name(), __builtin_strlen(name()),
 810f01c:	6878      	ldr	r0, [r7, #4]
 810f01e:	f7ff ffe4 	bl	810efea <_ZNKSt9type_info4nameEv>
 810f022:	4604      	mov	r4, r0
 810f024:	6878      	ldr	r0, [r7, #4]
 810f026:	f7ff ffe0 	bl	810efea <_ZNKSt9type_info4nameEv>
 810f02a:	4603      	mov	r3, r0
 810f02c:	4618      	mov	r0, r3
 810f02e:	f7f1 f961 	bl	81002f4 <strlen>
 810f032:	4603      	mov	r3, r0
			 static_cast<size_t>(0xc70f6907UL));
 810f034:	4a04      	ldr	r2, [pc, #16]	; (810f048 <_ZNKSt9type_info9hash_codeEv+0x34>)
 810f036:	4619      	mov	r1, r3
 810f038:	4620      	mov	r0, r4
 810f03a:	f002 ff39 	bl	8111eb0 <_ZSt11_Hash_bytesPKvjj>
 810f03e:	4603      	mov	r3, r0
#  else
      return reinterpret_cast<size_t>(__name);
#  endif
    }
 810f040:	4618      	mov	r0, r3
 810f042:	370c      	adds	r7, #12
 810f044:	46bd      	mov	sp, r7
 810f046:	bd90      	pop	{r4, r7, pc}
 810f048:	c70f6907 	.word	0xc70f6907

0810f04c <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh>:
 * Warning: this method is not thread-safe.
 */


// WARNING: using a hash as a UUID is a bad idea in general but it was to only way to get SWIG working.
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f04c:	b580      	push	{r7, lr}
 810f04e:	b086      	sub	sp, #24
 810f050:	af00      	add	r7, sp, #0
 810f052:	6078      	str	r0, [r7, #4]
 810f054:	460b      	mov	r3, r1
 810f056:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f058:	2308      	movs	r3, #8
 810f05a:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f05c:	4829      	ldr	r0, [pc, #164]	; (810f104 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xb8>)
 810f05e:	f7ff ffd9 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f062:	60f8      	str	r0, [r7, #12]

	uint32_t insertion_point = hash % 256;
 810f064:	68fb      	ldr	r3, [r7, #12]
 810f066:	b2db      	uxtb	r3, r3
 810f068:	617b      	str	r3, [r7, #20]

	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f06a:	78fb      	ldrb	r3, [r7, #3]
 810f06c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f070:	687a      	ldr	r2, [r7, #4]
 810f072:	00db      	lsls	r3, r3, #3
 810f074:	4413      	add	r3, r2
 810f076:	689b      	ldr	r3, [r3, #8]
 810f078:	2b00      	cmp	r3, #0
 810f07a:	d001      	beq.n	810f080 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f07c:	2300      	movs	r3, #0
 810f07e:	e03c      	b.n	810f0fa <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xae>
	}

	if(struct_size > max_packet_size) {
 810f080:	693b      	ldr	r3, [r7, #16]
 810f082:	2bff      	cmp	r3, #255	; 0xff
 810f084:	d901      	bls.n	810f08a <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x3e>
		return false; // Packet size too large
 810f086:	2300      	movs	r3, #0
 810f088:	e037      	b.n	810f0fa <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xae>
	}

	while(definitions_by_type[insertion_point] != nullptr) {
 810f08a:	687a      	ldr	r2, [r7, #4]
 810f08c:	697b      	ldr	r3, [r7, #20]
 810f08e:	3380      	adds	r3, #128	; 0x80
 810f090:	009b      	lsls	r3, r3, #2
 810f092:	4413      	add	r3, r2
 810f094:	685b      	ldr	r3, [r3, #4]
 810f096:	2b00      	cmp	r3, #0
 810f098:	d015      	beq.n	810f0c6 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f09a:	687a      	ldr	r2, [r7, #4]
 810f09c:	697b      	ldr	r3, [r7, #20]
 810f09e:	3380      	adds	r3, #128	; 0x80
 810f0a0:	009b      	lsls	r3, r3, #2
 810f0a2:	4413      	add	r3, r2
 810f0a4:	685b      	ldr	r3, [r3, #4]
 810f0a6:	685b      	ldr	r3, [r3, #4]
 810f0a8:	68fa      	ldr	r2, [r7, #12]
 810f0aa:	429a      	cmp	r2, r3
 810f0ac:	d101      	bne.n	810f0b2 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x66>
			return false; // Packet type already defined
 810f0ae:	2300      	movs	r3, #0
 810f0b0:	e023      	b.n	810f0fa <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xae>
		}

		insertion_point++;
 810f0b2:	697b      	ldr	r3, [r7, #20]
 810f0b4:	3301      	adds	r3, #1
 810f0b6:	617b      	str	r3, [r7, #20]

		if(insertion_point == 256) {
 810f0b8:	697b      	ldr	r3, [r7, #20]
 810f0ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f0be:	d1e4      	bne.n	810f08a <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x3e>
			insertion_point = 0;
 810f0c0:	2300      	movs	r3, #0
 810f0c2:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f0c4:	e7e1      	b.n	810f08a <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x3e>
		}
	}

	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f0c6:	78fb      	ldrb	r3, [r7, #3]
 810f0c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f0cc:	00db      	lsls	r3, r3, #3
 810f0ce:	687a      	ldr	r2, [r7, #4]
 810f0d0:	4413      	add	r3, r2
 810f0d2:	3304      	adds	r3, #4
 810f0d4:	60bb      	str	r3, [r7, #8]

	def->id = identifier;
 810f0d6:	68bb      	ldr	r3, [r7, #8]
 810f0d8:	78fa      	ldrb	r2, [r7, #3]
 810f0da:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f0dc:	693b      	ldr	r3, [r7, #16]
 810f0de:	b2da      	uxtb	r2, r3
 810f0e0:	68bb      	ldr	r3, [r7, #8]
 810f0e2:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f0e4:	68bb      	ldr	r3, [r7, #8]
 810f0e6:	68fa      	ldr	r2, [r7, #12]
 810f0e8:	605a      	str	r2, [r3, #4]

	definitions_by_type[insertion_point] = def;
 810f0ea:	687a      	ldr	r2, [r7, #4]
 810f0ec:	697b      	ldr	r3, [r7, #20]
 810f0ee:	3380      	adds	r3, #128	; 0x80
 810f0f0:	009b      	lsls	r3, r3, #2
 810f0f2:	4413      	add	r3, r2
 810f0f4:	68ba      	ldr	r2, [r7, #8]
 810f0f6:	605a      	str	r2, [r3, #4]

	return true;
 810f0f8:	2301      	movs	r3, #1
}
 810f0fa:	4618      	mov	r0, r3
 810f0fc:	3718      	adds	r7, #24
 810f0fe:	46bd      	mov	sp, r7
 810f100:	bd80      	pop	{r7, pc}
 810f102:	bf00      	nop
 810f104:	08115ce8 	.word	0x08115ce8

0810f108 <_ZN10MessageBus4sendI23Avionics_BaroTempPacketEEbPT_>:
}

/*
 * Sends the given message using the implemented transmission protocol.
 */
template<typename T> bool MessageBus::send(T *message) {
 810f108:	b580      	push	{r7, lr}
 810f10a:	b084      	sub	sp, #16
 810f10c:	af00      	add	r7, sp, #0
 810f10e:	6078      	str	r0, [r7, #4]
 810f110:	6039      	str	r1, [r7, #0]
	size_t hash = typeid(T).hash_code();
 810f112:	4809      	ldr	r0, [pc, #36]	; (810f138 <_ZN10MessageBus4sendI23Avionics_BaroTempPacketEEbPT_+0x30>)
 810f114:	f7ff ff7e 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f118:	60f8      	str	r0, [r7, #12]

	PacketDefinition* def = retrieve(hash);
 810f11a:	68f9      	ldr	r1, [r7, #12]
 810f11c:	6878      	ldr	r0, [r7, #4]
 810f11e:	f001 f81b 	bl	8110158 <_ZN10MessageBus8retrieveEj>
 810f122:	60b8      	str	r0, [r7, #8]

	return send(def, (uint8_t*) message);
 810f124:	683a      	ldr	r2, [r7, #0]
 810f126:	68b9      	ldr	r1, [r7, #8]
 810f128:	6878      	ldr	r0, [r7, #4]
 810f12a:	f000 ff4f 	bl	810ffcc <_ZN10MessageBus4sendEP16PacketDefinitionPh>
 810f12e:	4603      	mov	r3, r0
}
 810f130:	4618      	mov	r0, r3
 810f132:	3710      	adds	r7, #16
 810f134:	46bd      	mov	sp, r7
 810f136:	bd80      	pop	{r7, pc}
 810f138:	08115ce8 	.word	0x08115ce8

0810f13c <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f13c:	b580      	push	{r7, lr}
 810f13e:	b086      	sub	sp, #24
 810f140:	af00      	add	r7, sp, #0
 810f142:	6078      	str	r0, [r7, #4]
 810f144:	460b      	mov	r3, r1
 810f146:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f148:	2324      	movs	r3, #36	; 0x24
 810f14a:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f14c:	4829      	ldr	r0, [pc, #164]	; (810f1f4 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xb8>)
 810f14e:	f7ff ff61 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f152:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f154:	68fb      	ldr	r3, [r7, #12]
 810f156:	b2db      	uxtb	r3, r3
 810f158:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f15a:	78fb      	ldrb	r3, [r7, #3]
 810f15c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f160:	687a      	ldr	r2, [r7, #4]
 810f162:	00db      	lsls	r3, r3, #3
 810f164:	4413      	add	r3, r2
 810f166:	689b      	ldr	r3, [r3, #8]
 810f168:	2b00      	cmp	r3, #0
 810f16a:	d001      	beq.n	810f170 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f16c:	2300      	movs	r3, #0
 810f16e:	e03c      	b.n	810f1ea <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f170:	693b      	ldr	r3, [r7, #16]
 810f172:	2bff      	cmp	r3, #255	; 0xff
 810f174:	d901      	bls.n	810f17a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x3e>
		return false; // Packet size too large
 810f176:	2300      	movs	r3, #0
 810f178:	e037      	b.n	810f1ea <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f17a:	687a      	ldr	r2, [r7, #4]
 810f17c:	697b      	ldr	r3, [r7, #20]
 810f17e:	3380      	adds	r3, #128	; 0x80
 810f180:	009b      	lsls	r3, r3, #2
 810f182:	4413      	add	r3, r2
 810f184:	685b      	ldr	r3, [r3, #4]
 810f186:	2b00      	cmp	r3, #0
 810f188:	d015      	beq.n	810f1b6 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f18a:	687a      	ldr	r2, [r7, #4]
 810f18c:	697b      	ldr	r3, [r7, #20]
 810f18e:	3380      	adds	r3, #128	; 0x80
 810f190:	009b      	lsls	r3, r3, #2
 810f192:	4413      	add	r3, r2
 810f194:	685b      	ldr	r3, [r3, #4]
 810f196:	685b      	ldr	r3, [r3, #4]
 810f198:	68fa      	ldr	r2, [r7, #12]
 810f19a:	429a      	cmp	r2, r3
 810f19c:	d101      	bne.n	810f1a2 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x66>
			return false; // Packet type already defined
 810f19e:	2300      	movs	r3, #0
 810f1a0:	e023      	b.n	810f1ea <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xae>
		insertion_point++;
 810f1a2:	697b      	ldr	r3, [r7, #20]
 810f1a4:	3301      	adds	r3, #1
 810f1a6:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f1a8:	697b      	ldr	r3, [r7, #20]
 810f1aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f1ae:	d1e4      	bne.n	810f17a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x3e>
			insertion_point = 0;
 810f1b0:	2300      	movs	r3, #0
 810f1b2:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f1b4:	e7e1      	b.n	810f17a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f1b6:	78fb      	ldrb	r3, [r7, #3]
 810f1b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f1bc:	00db      	lsls	r3, r3, #3
 810f1be:	687a      	ldr	r2, [r7, #4]
 810f1c0:	4413      	add	r3, r2
 810f1c2:	3304      	adds	r3, #4
 810f1c4:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f1c6:	68bb      	ldr	r3, [r7, #8]
 810f1c8:	78fa      	ldrb	r2, [r7, #3]
 810f1ca:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f1cc:	693b      	ldr	r3, [r7, #16]
 810f1ce:	b2da      	uxtb	r2, r3
 810f1d0:	68bb      	ldr	r3, [r7, #8]
 810f1d2:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f1d4:	68bb      	ldr	r3, [r7, #8]
 810f1d6:	68fa      	ldr	r2, [r7, #12]
 810f1d8:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f1da:	687a      	ldr	r2, [r7, #4]
 810f1dc:	697b      	ldr	r3, [r7, #20]
 810f1de:	3380      	adds	r3, #128	; 0x80
 810f1e0:	009b      	lsls	r3, r3, #2
 810f1e2:	4413      	add	r3, r2
 810f1e4:	68ba      	ldr	r2, [r7, #8]
 810f1e6:	605a      	str	r2, [r3, #4]
	return true;
 810f1e8:	2301      	movs	r3, #1
}
 810f1ea:	4618      	mov	r0, r3
 810f1ec:	3718      	adds	r7, #24
 810f1ee:	46bd      	mov	sp, r7
 810f1f0:	bd80      	pop	{r7, pc}
 810f1f2:	bf00      	nop
 810f1f4:	08115cc4 	.word	0x08115cc4

0810f1f8 <_ZN10MessageBus4sendI23Avionics_AccelMagPacketEEbPT_>:
template<typename T> bool MessageBus::send(T *message) {
 810f1f8:	b580      	push	{r7, lr}
 810f1fa:	b084      	sub	sp, #16
 810f1fc:	af00      	add	r7, sp, #0
 810f1fe:	6078      	str	r0, [r7, #4]
 810f200:	6039      	str	r1, [r7, #0]
	size_t hash = typeid(T).hash_code();
 810f202:	4809      	ldr	r0, [pc, #36]	; (810f228 <_ZN10MessageBus4sendI23Avionics_AccelMagPacketEEbPT_+0x30>)
 810f204:	f7ff ff06 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f208:	60f8      	str	r0, [r7, #12]
	PacketDefinition* def = retrieve(hash);
 810f20a:	68f9      	ldr	r1, [r7, #12]
 810f20c:	6878      	ldr	r0, [r7, #4]
 810f20e:	f000 ffa3 	bl	8110158 <_ZN10MessageBus8retrieveEj>
 810f212:	60b8      	str	r0, [r7, #8]
	return send(def, (uint8_t*) message);
 810f214:	683a      	ldr	r2, [r7, #0]
 810f216:	68b9      	ldr	r1, [r7, #8]
 810f218:	6878      	ldr	r0, [r7, #4]
 810f21a:	f000 fed7 	bl	810ffcc <_ZN10MessageBus4sendEP16PacketDefinitionPh>
 810f21e:	4603      	mov	r3, r0
}
 810f220:	4618      	mov	r0, r3
 810f222:	3710      	adds	r7, #16
 810f224:	46bd      	mov	sp, r7
 810f226:	bd80      	pop	{r7, pc}
 810f228:	08115cc4 	.word	0x08115cc4

0810f22c <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f22c:	b580      	push	{r7, lr}
 810f22e:	b086      	sub	sp, #24
 810f230:	af00      	add	r7, sp, #0
 810f232:	6078      	str	r0, [r7, #4]
 810f234:	460b      	mov	r3, r1
 810f236:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f238:	2305      	movs	r3, #5
 810f23a:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f23c:	4829      	ldr	r0, [pc, #164]	; (810f2e4 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0xb8>)
 810f23e:	f7ff fee9 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f242:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f244:	68fb      	ldr	r3, [r7, #12]
 810f246:	b2db      	uxtb	r3, r3
 810f248:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f24a:	78fb      	ldrb	r3, [r7, #3]
 810f24c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f250:	687a      	ldr	r2, [r7, #4]
 810f252:	00db      	lsls	r3, r3, #3
 810f254:	4413      	add	r3, r2
 810f256:	689b      	ldr	r3, [r3, #8]
 810f258:	2b00      	cmp	r3, #0
 810f25a:	d001      	beq.n	810f260 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f25c:	2300      	movs	r3, #0
 810f25e:	e03c      	b.n	810f2da <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f260:	693b      	ldr	r3, [r7, #16]
 810f262:	2bff      	cmp	r3, #255	; 0xff
 810f264:	d901      	bls.n	810f26a <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x3e>
		return false; // Packet size too large
 810f266:	2300      	movs	r3, #0
 810f268:	e037      	b.n	810f2da <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f26a:	687a      	ldr	r2, [r7, #4]
 810f26c:	697b      	ldr	r3, [r7, #20]
 810f26e:	3380      	adds	r3, #128	; 0x80
 810f270:	009b      	lsls	r3, r3, #2
 810f272:	4413      	add	r3, r2
 810f274:	685b      	ldr	r3, [r3, #4]
 810f276:	2b00      	cmp	r3, #0
 810f278:	d015      	beq.n	810f2a6 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f27a:	687a      	ldr	r2, [r7, #4]
 810f27c:	697b      	ldr	r3, [r7, #20]
 810f27e:	3380      	adds	r3, #128	; 0x80
 810f280:	009b      	lsls	r3, r3, #2
 810f282:	4413      	add	r3, r2
 810f284:	685b      	ldr	r3, [r3, #4]
 810f286:	685b      	ldr	r3, [r3, #4]
 810f288:	68fa      	ldr	r2, [r7, #12]
 810f28a:	429a      	cmp	r2, r3
 810f28c:	d101      	bne.n	810f292 <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x66>
			return false; // Packet type already defined
 810f28e:	2300      	movs	r3, #0
 810f290:	e023      	b.n	810f2da <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0xae>
		insertion_point++;
 810f292:	697b      	ldr	r3, [r7, #20]
 810f294:	3301      	adds	r3, #1
 810f296:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f298:	697b      	ldr	r3, [r7, #20]
 810f29a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f29e:	d1e4      	bne.n	810f26a <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x3e>
			insertion_point = 0;
 810f2a0:	2300      	movs	r3, #0
 810f2a2:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f2a4:	e7e1      	b.n	810f26a <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f2a6:	78fb      	ldrb	r3, [r7, #3]
 810f2a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f2ac:	00db      	lsls	r3, r3, #3
 810f2ae:	687a      	ldr	r2, [r7, #4]
 810f2b0:	4413      	add	r3, r2
 810f2b2:	3304      	adds	r3, #4
 810f2b4:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f2b6:	68bb      	ldr	r3, [r7, #8]
 810f2b8:	78fa      	ldrb	r2, [r7, #3]
 810f2ba:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f2bc:	693b      	ldr	r3, [r7, #16]
 810f2be:	b2da      	uxtb	r2, r3
 810f2c0:	68bb      	ldr	r3, [r7, #8]
 810f2c2:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f2c4:	68bb      	ldr	r3, [r7, #8]
 810f2c6:	68fa      	ldr	r2, [r7, #12]
 810f2c8:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f2ca:	687a      	ldr	r2, [r7, #4]
 810f2cc:	697b      	ldr	r3, [r7, #20]
 810f2ce:	3380      	adds	r3, #128	; 0x80
 810f2d0:	009b      	lsls	r3, r3, #2
 810f2d2:	4413      	add	r3, r2
 810f2d4:	68ba      	ldr	r2, [r7, #8]
 810f2d6:	605a      	str	r2, [r3, #4]
	return true;
 810f2d8:	2301      	movs	r3, #1
}
 810f2da:	4618      	mov	r0, r3
 810f2dc:	3718      	adds	r7, #24
 810f2de:	46bd      	mov	sp, r7
 810f2e0:	bd80      	pop	{r7, pc}
 810f2e2:	bf00      	nop
 810f2e4:	08115ca4 	.word	0x08115ca4

0810f2e8 <_ZN10MessageBus4sendI18Avionics_ADCPacketEEbPT_>:
template<typename T> bool MessageBus::send(T *message) {
 810f2e8:	b580      	push	{r7, lr}
 810f2ea:	b084      	sub	sp, #16
 810f2ec:	af00      	add	r7, sp, #0
 810f2ee:	6078      	str	r0, [r7, #4]
 810f2f0:	6039      	str	r1, [r7, #0]
	size_t hash = typeid(T).hash_code();
 810f2f2:	4809      	ldr	r0, [pc, #36]	; (810f318 <_ZN10MessageBus4sendI18Avionics_ADCPacketEEbPT_+0x30>)
 810f2f4:	f7ff fe8e 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f2f8:	60f8      	str	r0, [r7, #12]
	PacketDefinition* def = retrieve(hash);
 810f2fa:	68f9      	ldr	r1, [r7, #12]
 810f2fc:	6878      	ldr	r0, [r7, #4]
 810f2fe:	f000 ff2b 	bl	8110158 <_ZN10MessageBus8retrieveEj>
 810f302:	60b8      	str	r0, [r7, #8]
	return send(def, (uint8_t*) message);
 810f304:	683a      	ldr	r2, [r7, #0]
 810f306:	68b9      	ldr	r1, [r7, #8]
 810f308:	6878      	ldr	r0, [r7, #4]
 810f30a:	f000 fe5f 	bl	810ffcc <_ZN10MessageBus4sendEP16PacketDefinitionPh>
 810f30e:	4603      	mov	r3, r0
}
 810f310:	4618      	mov	r0, r3
 810f312:	3710      	adds	r7, #16
 810f314:	46bd      	mov	sp, r7
 810f316:	bd80      	pop	{r7, pc}
 810f318:	08115ca4 	.word	0x08115ca4

0810f31c <_ZN10MessageBus6defineI18Science_MassPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f31c:	b580      	push	{r7, lr}
 810f31e:	b086      	sub	sp, #24
 810f320:	af00      	add	r7, sp, #0
 810f322:	6078      	str	r0, [r7, #4]
 810f324:	460b      	mov	r3, r1
 810f326:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f328:	2304      	movs	r3, #4
 810f32a:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f32c:	4829      	ldr	r0, [pc, #164]	; (810f3d4 <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0xb8>)
 810f32e:	f7ff fe71 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f332:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f334:	68fb      	ldr	r3, [r7, #12]
 810f336:	b2db      	uxtb	r3, r3
 810f338:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f33a:	78fb      	ldrb	r3, [r7, #3]
 810f33c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f340:	687a      	ldr	r2, [r7, #4]
 810f342:	00db      	lsls	r3, r3, #3
 810f344:	4413      	add	r3, r2
 810f346:	689b      	ldr	r3, [r3, #8]
 810f348:	2b00      	cmp	r3, #0
 810f34a:	d001      	beq.n	810f350 <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f34c:	2300      	movs	r3, #0
 810f34e:	e03c      	b.n	810f3ca <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f350:	693b      	ldr	r3, [r7, #16]
 810f352:	2bff      	cmp	r3, #255	; 0xff
 810f354:	d901      	bls.n	810f35a <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0x3e>
		return false; // Packet size too large
 810f356:	2300      	movs	r3, #0
 810f358:	e037      	b.n	810f3ca <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f35a:	687a      	ldr	r2, [r7, #4]
 810f35c:	697b      	ldr	r3, [r7, #20]
 810f35e:	3380      	adds	r3, #128	; 0x80
 810f360:	009b      	lsls	r3, r3, #2
 810f362:	4413      	add	r3, r2
 810f364:	685b      	ldr	r3, [r3, #4]
 810f366:	2b00      	cmp	r3, #0
 810f368:	d015      	beq.n	810f396 <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f36a:	687a      	ldr	r2, [r7, #4]
 810f36c:	697b      	ldr	r3, [r7, #20]
 810f36e:	3380      	adds	r3, #128	; 0x80
 810f370:	009b      	lsls	r3, r3, #2
 810f372:	4413      	add	r3, r2
 810f374:	685b      	ldr	r3, [r3, #4]
 810f376:	685b      	ldr	r3, [r3, #4]
 810f378:	68fa      	ldr	r2, [r7, #12]
 810f37a:	429a      	cmp	r2, r3
 810f37c:	d101      	bne.n	810f382 <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0x66>
			return false; // Packet type already defined
 810f37e:	2300      	movs	r3, #0
 810f380:	e023      	b.n	810f3ca <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0xae>
		insertion_point++;
 810f382:	697b      	ldr	r3, [r7, #20]
 810f384:	3301      	adds	r3, #1
 810f386:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f388:	697b      	ldr	r3, [r7, #20]
 810f38a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f38e:	d1e4      	bne.n	810f35a <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0x3e>
			insertion_point = 0;
 810f390:	2300      	movs	r3, #0
 810f392:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f394:	e7e1      	b.n	810f35a <_ZN10MessageBus6defineI18Science_MassPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f396:	78fb      	ldrb	r3, [r7, #3]
 810f398:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f39c:	00db      	lsls	r3, r3, #3
 810f39e:	687a      	ldr	r2, [r7, #4]
 810f3a0:	4413      	add	r3, r2
 810f3a2:	3304      	adds	r3, #4
 810f3a4:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f3a6:	68bb      	ldr	r3, [r7, #8]
 810f3a8:	78fa      	ldrb	r2, [r7, #3]
 810f3aa:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f3ac:	693b      	ldr	r3, [r7, #16]
 810f3ae:	b2da      	uxtb	r2, r3
 810f3b0:	68bb      	ldr	r3, [r7, #8]
 810f3b2:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f3b4:	68bb      	ldr	r3, [r7, #8]
 810f3b6:	68fa      	ldr	r2, [r7, #12]
 810f3b8:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f3ba:	687a      	ldr	r2, [r7, #4]
 810f3bc:	697b      	ldr	r3, [r7, #20]
 810f3be:	3380      	adds	r3, #128	; 0x80
 810f3c0:	009b      	lsls	r3, r3, #2
 810f3c2:	4413      	add	r3, r2
 810f3c4:	68ba      	ldr	r2, [r7, #8]
 810f3c6:	605a      	str	r2, [r3, #4]
	return true;
 810f3c8:	2301      	movs	r3, #1
}
 810f3ca:	4618      	mov	r0, r3
 810f3cc:	3718      	adds	r7, #24
 810f3ce:	46bd      	mov	sp, r7
 810f3d0:	bd80      	pop	{r7, pc}
 810f3d2:	bf00      	nop
 810f3d4:	08115c84 	.word	0x08115c84

0810f3d8 <_ZN10MessageBus4sendI18Science_MassPacketEEbPT_>:
template<typename T> bool MessageBus::send(T *message) {
 810f3d8:	b580      	push	{r7, lr}
 810f3da:	b084      	sub	sp, #16
 810f3dc:	af00      	add	r7, sp, #0
 810f3de:	6078      	str	r0, [r7, #4]
 810f3e0:	6039      	str	r1, [r7, #0]
	size_t hash = typeid(T).hash_code();
 810f3e2:	4809      	ldr	r0, [pc, #36]	; (810f408 <_ZN10MessageBus4sendI18Science_MassPacketEEbPT_+0x30>)
 810f3e4:	f7ff fe16 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f3e8:	60f8      	str	r0, [r7, #12]
	PacketDefinition* def = retrieve(hash);
 810f3ea:	68f9      	ldr	r1, [r7, #12]
 810f3ec:	6878      	ldr	r0, [r7, #4]
 810f3ee:	f000 feb3 	bl	8110158 <_ZN10MessageBus8retrieveEj>
 810f3f2:	60b8      	str	r0, [r7, #8]
	return send(def, (uint8_t*) message);
 810f3f4:	683a      	ldr	r2, [r7, #0]
 810f3f6:	68b9      	ldr	r1, [r7, #8]
 810f3f8:	6878      	ldr	r0, [r7, #4]
 810f3fa:	f000 fde7 	bl	810ffcc <_ZN10MessageBus4sendEP16PacketDefinitionPh>
 810f3fe:	4603      	mov	r3, r0
}
 810f400:	4618      	mov	r0, r3
 810f402:	3710      	adds	r7, #16
 810f404:	46bd      	mov	sp, r7
 810f406:	bd80      	pop	{r7, pc}
 810f408:	08115c84 	.word	0x08115c84

0810f40c <_ZN10MessageBus6defineI18Power_SystemPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f40c:	b580      	push	{r7, lr}
 810f40e:	b086      	sub	sp, #24
 810f410:	af00      	add	r7, sp, #0
 810f412:	6078      	str	r0, [r7, #4]
 810f414:	460b      	mov	r3, r1
 810f416:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f418:	2305      	movs	r3, #5
 810f41a:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f41c:	4829      	ldr	r0, [pc, #164]	; (810f4c4 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xb8>)
 810f41e:	f7ff fdf9 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f422:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f424:	68fb      	ldr	r3, [r7, #12]
 810f426:	b2db      	uxtb	r3, r3
 810f428:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f42a:	78fb      	ldrb	r3, [r7, #3]
 810f42c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f430:	687a      	ldr	r2, [r7, #4]
 810f432:	00db      	lsls	r3, r3, #3
 810f434:	4413      	add	r3, r2
 810f436:	689b      	ldr	r3, [r3, #8]
 810f438:	2b00      	cmp	r3, #0
 810f43a:	d001      	beq.n	810f440 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f43c:	2300      	movs	r3, #0
 810f43e:	e03c      	b.n	810f4ba <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f440:	693b      	ldr	r3, [r7, #16]
 810f442:	2bff      	cmp	r3, #255	; 0xff
 810f444:	d901      	bls.n	810f44a <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x3e>
		return false; // Packet size too large
 810f446:	2300      	movs	r3, #0
 810f448:	e037      	b.n	810f4ba <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f44a:	687a      	ldr	r2, [r7, #4]
 810f44c:	697b      	ldr	r3, [r7, #20]
 810f44e:	3380      	adds	r3, #128	; 0x80
 810f450:	009b      	lsls	r3, r3, #2
 810f452:	4413      	add	r3, r2
 810f454:	685b      	ldr	r3, [r3, #4]
 810f456:	2b00      	cmp	r3, #0
 810f458:	d015      	beq.n	810f486 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f45a:	687a      	ldr	r2, [r7, #4]
 810f45c:	697b      	ldr	r3, [r7, #20]
 810f45e:	3380      	adds	r3, #128	; 0x80
 810f460:	009b      	lsls	r3, r3, #2
 810f462:	4413      	add	r3, r2
 810f464:	685b      	ldr	r3, [r3, #4]
 810f466:	685b      	ldr	r3, [r3, #4]
 810f468:	68fa      	ldr	r2, [r7, #12]
 810f46a:	429a      	cmp	r2, r3
 810f46c:	d101      	bne.n	810f472 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x66>
			return false; // Packet type already defined
 810f46e:	2300      	movs	r3, #0
 810f470:	e023      	b.n	810f4ba <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xae>
		insertion_point++;
 810f472:	697b      	ldr	r3, [r7, #20]
 810f474:	3301      	adds	r3, #1
 810f476:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f478:	697b      	ldr	r3, [r7, #20]
 810f47a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f47e:	d1e4      	bne.n	810f44a <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x3e>
			insertion_point = 0;
 810f480:	2300      	movs	r3, #0
 810f482:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f484:	e7e1      	b.n	810f44a <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f486:	78fb      	ldrb	r3, [r7, #3]
 810f488:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f48c:	00db      	lsls	r3, r3, #3
 810f48e:	687a      	ldr	r2, [r7, #4]
 810f490:	4413      	add	r3, r2
 810f492:	3304      	adds	r3, #4
 810f494:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f496:	68bb      	ldr	r3, [r7, #8]
 810f498:	78fa      	ldrb	r2, [r7, #3]
 810f49a:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f49c:	693b      	ldr	r3, [r7, #16]
 810f49e:	b2da      	uxtb	r2, r3
 810f4a0:	68bb      	ldr	r3, [r7, #8]
 810f4a2:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f4a4:	68bb      	ldr	r3, [r7, #8]
 810f4a6:	68fa      	ldr	r2, [r7, #12]
 810f4a8:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f4aa:	687a      	ldr	r2, [r7, #4]
 810f4ac:	697b      	ldr	r3, [r7, #20]
 810f4ae:	3380      	adds	r3, #128	; 0x80
 810f4b0:	009b      	lsls	r3, r3, #2
 810f4b2:	4413      	add	r3, r2
 810f4b4:	68ba      	ldr	r2, [r7, #8]
 810f4b6:	605a      	str	r2, [r3, #4]
	return true;
 810f4b8:	2301      	movs	r3, #1
}
 810f4ba:	4618      	mov	r0, r3
 810f4bc:	3718      	adds	r7, #24
 810f4be:	46bd      	mov	sp, r7
 810f4c0:	bd80      	pop	{r7, pc}
 810f4c2:	bf00      	nop
 810f4c4:	08115c64 	.word	0x08115c64

0810f4c8 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f4c8:	b580      	push	{r7, lr}
 810f4ca:	b086      	sub	sp, #24
 810f4cc:	af00      	add	r7, sp, #0
 810f4ce:	6078      	str	r0, [r7, #4]
 810f4d0:	460b      	mov	r3, r1
 810f4d2:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f4d4:	2310      	movs	r3, #16
 810f4d6:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f4d8:	4829      	ldr	r0, [pc, #164]	; (810f580 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xb8>)
 810f4da:	f7ff fd9b 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f4de:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f4e0:	68fb      	ldr	r3, [r7, #12]
 810f4e2:	b2db      	uxtb	r3, r3
 810f4e4:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f4e6:	78fb      	ldrb	r3, [r7, #3]
 810f4e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f4ec:	687a      	ldr	r2, [r7, #4]
 810f4ee:	00db      	lsls	r3, r3, #3
 810f4f0:	4413      	add	r3, r2
 810f4f2:	689b      	ldr	r3, [r3, #8]
 810f4f4:	2b00      	cmp	r3, #0
 810f4f6:	d001      	beq.n	810f4fc <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x34>
		return false; // Packet ID already in use
 810f4f8:	2300      	movs	r3, #0
 810f4fa:	e03c      	b.n	810f576 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f4fc:	693b      	ldr	r3, [r7, #16]
 810f4fe:	2bff      	cmp	r3, #255	; 0xff
 810f500:	d901      	bls.n	810f506 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x3e>
		return false; // Packet size too large
 810f502:	2300      	movs	r3, #0
 810f504:	e037      	b.n	810f576 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f506:	687a      	ldr	r2, [r7, #4]
 810f508:	697b      	ldr	r3, [r7, #20]
 810f50a:	3380      	adds	r3, #128	; 0x80
 810f50c:	009b      	lsls	r3, r3, #2
 810f50e:	4413      	add	r3, r2
 810f510:	685b      	ldr	r3, [r3, #4]
 810f512:	2b00      	cmp	r3, #0
 810f514:	d015      	beq.n	810f542 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f516:	687a      	ldr	r2, [r7, #4]
 810f518:	697b      	ldr	r3, [r7, #20]
 810f51a:	3380      	adds	r3, #128	; 0x80
 810f51c:	009b      	lsls	r3, r3, #2
 810f51e:	4413      	add	r3, r2
 810f520:	685b      	ldr	r3, [r3, #4]
 810f522:	685b      	ldr	r3, [r3, #4]
 810f524:	68fa      	ldr	r2, [r7, #12]
 810f526:	429a      	cmp	r2, r3
 810f528:	d101      	bne.n	810f52e <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x66>
			return false; // Packet type already defined
 810f52a:	2300      	movs	r3, #0
 810f52c:	e023      	b.n	810f576 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xae>
		insertion_point++;
 810f52e:	697b      	ldr	r3, [r7, #20]
 810f530:	3301      	adds	r3, #1
 810f532:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f534:	697b      	ldr	r3, [r7, #20]
 810f536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f53a:	d1e4      	bne.n	810f506 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x3e>
			insertion_point = 0;
 810f53c:	2300      	movs	r3, #0
 810f53e:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f540:	e7e1      	b.n	810f506 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f542:	78fb      	ldrb	r3, [r7, #3]
 810f544:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f548:	00db      	lsls	r3, r3, #3
 810f54a:	687a      	ldr	r2, [r7, #4]
 810f54c:	4413      	add	r3, r2
 810f54e:	3304      	adds	r3, #4
 810f550:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f552:	68bb      	ldr	r3, [r7, #8]
 810f554:	78fa      	ldrb	r2, [r7, #3]
 810f556:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f558:	693b      	ldr	r3, [r7, #16]
 810f55a:	b2da      	uxtb	r2, r3
 810f55c:	68bb      	ldr	r3, [r7, #8]
 810f55e:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f560:	68bb      	ldr	r3, [r7, #8]
 810f562:	68fa      	ldr	r2, [r7, #12]
 810f564:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f566:	687a      	ldr	r2, [r7, #4]
 810f568:	697b      	ldr	r3, [r7, #20]
 810f56a:	3380      	adds	r3, #128	; 0x80
 810f56c:	009b      	lsls	r3, r3, #2
 810f56e:	4413      	add	r3, r2
 810f570:	68ba      	ldr	r2, [r7, #8]
 810f572:	605a      	str	r2, [r3, #4]
	return true;
 810f574:	2301      	movs	r3, #1
}
 810f576:	4618      	mov	r0, r3
 810f578:	3718      	adds	r7, #24
 810f57a:	46bd      	mov	sp, r7
 810f57c:	bd80      	pop	{r7, pc}
 810f57e:	bf00      	nop
 810f580:	08115c44 	.word	0x08115c44

0810f584 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f584:	b580      	push	{r7, lr}
 810f586:	b086      	sub	sp, #24
 810f588:	af00      	add	r7, sp, #0
 810f58a:	6078      	str	r0, [r7, #4]
 810f58c:	460b      	mov	r3, r1
 810f58e:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f590:	2310      	movs	r3, #16
 810f592:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f594:	4829      	ldr	r0, [pc, #164]	; (810f63c <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xb8>)
 810f596:	f7ff fd3d 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f59a:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f59c:	68fb      	ldr	r3, [r7, #12]
 810f59e:	b2db      	uxtb	r3, r3
 810f5a0:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f5a2:	78fb      	ldrb	r3, [r7, #3]
 810f5a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f5a8:	687a      	ldr	r2, [r7, #4]
 810f5aa:	00db      	lsls	r3, r3, #3
 810f5ac:	4413      	add	r3, r2
 810f5ae:	689b      	ldr	r3, [r3, #8]
 810f5b0:	2b00      	cmp	r3, #0
 810f5b2:	d001      	beq.n	810f5b8 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f5b4:	2300      	movs	r3, #0
 810f5b6:	e03c      	b.n	810f632 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f5b8:	693b      	ldr	r3, [r7, #16]
 810f5ba:	2bff      	cmp	r3, #255	; 0xff
 810f5bc:	d901      	bls.n	810f5c2 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x3e>
		return false; // Packet size too large
 810f5be:	2300      	movs	r3, #0
 810f5c0:	e037      	b.n	810f632 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f5c2:	687a      	ldr	r2, [r7, #4]
 810f5c4:	697b      	ldr	r3, [r7, #20]
 810f5c6:	3380      	adds	r3, #128	; 0x80
 810f5c8:	009b      	lsls	r3, r3, #2
 810f5ca:	4413      	add	r3, r2
 810f5cc:	685b      	ldr	r3, [r3, #4]
 810f5ce:	2b00      	cmp	r3, #0
 810f5d0:	d015      	beq.n	810f5fe <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f5d2:	687a      	ldr	r2, [r7, #4]
 810f5d4:	697b      	ldr	r3, [r7, #20]
 810f5d6:	3380      	adds	r3, #128	; 0x80
 810f5d8:	009b      	lsls	r3, r3, #2
 810f5da:	4413      	add	r3, r2
 810f5dc:	685b      	ldr	r3, [r3, #4]
 810f5de:	685b      	ldr	r3, [r3, #4]
 810f5e0:	68fa      	ldr	r2, [r7, #12]
 810f5e2:	429a      	cmp	r2, r3
 810f5e4:	d101      	bne.n	810f5ea <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x66>
			return false; // Packet type already defined
 810f5e6:	2300      	movs	r3, #0
 810f5e8:	e023      	b.n	810f632 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xae>
		insertion_point++;
 810f5ea:	697b      	ldr	r3, [r7, #20]
 810f5ec:	3301      	adds	r3, #1
 810f5ee:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f5f0:	697b      	ldr	r3, [r7, #20]
 810f5f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f5f6:	d1e4      	bne.n	810f5c2 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x3e>
			insertion_point = 0;
 810f5f8:	2300      	movs	r3, #0
 810f5fa:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f5fc:	e7e1      	b.n	810f5c2 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f5fe:	78fb      	ldrb	r3, [r7, #3]
 810f600:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f604:	00db      	lsls	r3, r3, #3
 810f606:	687a      	ldr	r2, [r7, #4]
 810f608:	4413      	add	r3, r2
 810f60a:	3304      	adds	r3, #4
 810f60c:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f60e:	68bb      	ldr	r3, [r7, #8]
 810f610:	78fa      	ldrb	r2, [r7, #3]
 810f612:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f614:	693b      	ldr	r3, [r7, #16]
 810f616:	b2da      	uxtb	r2, r3
 810f618:	68bb      	ldr	r3, [r7, #8]
 810f61a:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f61c:	68bb      	ldr	r3, [r7, #8]
 810f61e:	68fa      	ldr	r2, [r7, #12]
 810f620:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f622:	687a      	ldr	r2, [r7, #4]
 810f624:	697b      	ldr	r3, [r7, #20]
 810f626:	3380      	adds	r3, #128	; 0x80
 810f628:	009b      	lsls	r3, r3, #2
 810f62a:	4413      	add	r3, r2
 810f62c:	68ba      	ldr	r2, [r7, #8]
 810f62e:	605a      	str	r2, [r3, #4]
	return true;
 810f630:	2301      	movs	r3, #1
}
 810f632:	4618      	mov	r0, r3
 810f634:	3718      	adds	r7, #24
 810f636:	46bd      	mov	sp, r7
 810f638:	bd80      	pop	{r7, pc}
 810f63a:	bf00      	nop
 810f63c:	08115c24 	.word	0x08115c24

0810f640 <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f640:	b580      	push	{r7, lr}
 810f642:	b086      	sub	sp, #24
 810f644:	af00      	add	r7, sp, #0
 810f646:	6078      	str	r0, [r7, #4]
 810f648:	460b      	mov	r3, r1
 810f64a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f64c:	2301      	movs	r3, #1
 810f64e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f650:	4829      	ldr	r0, [pc, #164]	; (810f6f8 <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0xb8>)
 810f652:	f7ff fcdf 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f656:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f658:	68fb      	ldr	r3, [r7, #12]
 810f65a:	b2db      	uxtb	r3, r3
 810f65c:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f65e:	78fb      	ldrb	r3, [r7, #3]
 810f660:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f664:	687a      	ldr	r2, [r7, #4]
 810f666:	00db      	lsls	r3, r3, #3
 810f668:	4413      	add	r3, r2
 810f66a:	689b      	ldr	r3, [r3, #8]
 810f66c:	2b00      	cmp	r3, #0
 810f66e:	d001      	beq.n	810f674 <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f670:	2300      	movs	r3, #0
 810f672:	e03c      	b.n	810f6ee <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f674:	693b      	ldr	r3, [r7, #16]
 810f676:	2bff      	cmp	r3, #255	; 0xff
 810f678:	d901      	bls.n	810f67e <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0x3e>
		return false; // Packet size too large
 810f67a:	2300      	movs	r3, #0
 810f67c:	e037      	b.n	810f6ee <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f67e:	687a      	ldr	r2, [r7, #4]
 810f680:	697b      	ldr	r3, [r7, #20]
 810f682:	3380      	adds	r3, #128	; 0x80
 810f684:	009b      	lsls	r3, r3, #2
 810f686:	4413      	add	r3, r2
 810f688:	685b      	ldr	r3, [r3, #4]
 810f68a:	2b00      	cmp	r3, #0
 810f68c:	d015      	beq.n	810f6ba <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f68e:	687a      	ldr	r2, [r7, #4]
 810f690:	697b      	ldr	r3, [r7, #20]
 810f692:	3380      	adds	r3, #128	; 0x80
 810f694:	009b      	lsls	r3, r3, #2
 810f696:	4413      	add	r3, r2
 810f698:	685b      	ldr	r3, [r3, #4]
 810f69a:	685b      	ldr	r3, [r3, #4]
 810f69c:	68fa      	ldr	r2, [r7, #12]
 810f69e:	429a      	cmp	r2, r3
 810f6a0:	d101      	bne.n	810f6a6 <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0x66>
			return false; // Packet type already defined
 810f6a2:	2300      	movs	r3, #0
 810f6a4:	e023      	b.n	810f6ee <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0xae>
		insertion_point++;
 810f6a6:	697b      	ldr	r3, [r7, #20]
 810f6a8:	3301      	adds	r3, #1
 810f6aa:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f6ac:	697b      	ldr	r3, [r7, #20]
 810f6ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f6b2:	d1e4      	bne.n	810f67e <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0x3e>
			insertion_point = 0;
 810f6b4:	2300      	movs	r3, #0
 810f6b6:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f6b8:	e7e1      	b.n	810f67e <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f6ba:	78fb      	ldrb	r3, [r7, #3]
 810f6bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f6c0:	00db      	lsls	r3, r3, #3
 810f6c2:	687a      	ldr	r2, [r7, #4]
 810f6c4:	4413      	add	r3, r2
 810f6c6:	3304      	adds	r3, #4
 810f6c8:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f6ca:	68bb      	ldr	r3, [r7, #8]
 810f6cc:	78fa      	ldrb	r2, [r7, #3]
 810f6ce:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f6d0:	693b      	ldr	r3, [r7, #16]
 810f6d2:	b2da      	uxtb	r2, r3
 810f6d4:	68bb      	ldr	r3, [r7, #8]
 810f6d6:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f6d8:	68bb      	ldr	r3, [r7, #8]
 810f6da:	68fa      	ldr	r2, [r7, #12]
 810f6dc:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f6de:	687a      	ldr	r2, [r7, #4]
 810f6e0:	697b      	ldr	r3, [r7, #20]
 810f6e2:	3380      	adds	r3, #128	; 0x80
 810f6e4:	009b      	lsls	r3, r3, #2
 810f6e6:	4413      	add	r3, r2
 810f6e8:	68ba      	ldr	r2, [r7, #8]
 810f6ea:	605a      	str	r2, [r3, #4]
	return true;
 810f6ec:	2301      	movs	r3, #1
}
 810f6ee:	4618      	mov	r0, r3
 810f6f0:	3718      	adds	r7, #24
 810f6f2:	46bd      	mov	sp, r7
 810f6f4:	bd80      	pop	{r7, pc}
 810f6f6:	bf00      	nop
 810f6f8:	08115c00 	.word	0x08115c00

0810f6fc <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f6fc:	b580      	push	{r7, lr}
 810f6fe:	b086      	sub	sp, #24
 810f700:	af00      	add	r7, sp, #0
 810f702:	6078      	str	r0, [r7, #4]
 810f704:	460b      	mov	r3, r1
 810f706:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f708:	2301      	movs	r3, #1
 810f70a:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f70c:	4829      	ldr	r0, [pc, #164]	; (810f7b4 <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0xb8>)
 810f70e:	f7ff fc81 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f712:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f714:	68fb      	ldr	r3, [r7, #12]
 810f716:	b2db      	uxtb	r3, r3
 810f718:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f71a:	78fb      	ldrb	r3, [r7, #3]
 810f71c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f720:	687a      	ldr	r2, [r7, #4]
 810f722:	00db      	lsls	r3, r3, #3
 810f724:	4413      	add	r3, r2
 810f726:	689b      	ldr	r3, [r3, #8]
 810f728:	2b00      	cmp	r3, #0
 810f72a:	d001      	beq.n	810f730 <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f72c:	2300      	movs	r3, #0
 810f72e:	e03c      	b.n	810f7aa <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f730:	693b      	ldr	r3, [r7, #16]
 810f732:	2bff      	cmp	r3, #255	; 0xff
 810f734:	d901      	bls.n	810f73a <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0x3e>
		return false; // Packet size too large
 810f736:	2300      	movs	r3, #0
 810f738:	e037      	b.n	810f7aa <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f73a:	687a      	ldr	r2, [r7, #4]
 810f73c:	697b      	ldr	r3, [r7, #20]
 810f73e:	3380      	adds	r3, #128	; 0x80
 810f740:	009b      	lsls	r3, r3, #2
 810f742:	4413      	add	r3, r2
 810f744:	685b      	ldr	r3, [r3, #4]
 810f746:	2b00      	cmp	r3, #0
 810f748:	d015      	beq.n	810f776 <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f74a:	687a      	ldr	r2, [r7, #4]
 810f74c:	697b      	ldr	r3, [r7, #20]
 810f74e:	3380      	adds	r3, #128	; 0x80
 810f750:	009b      	lsls	r3, r3, #2
 810f752:	4413      	add	r3, r2
 810f754:	685b      	ldr	r3, [r3, #4]
 810f756:	685b      	ldr	r3, [r3, #4]
 810f758:	68fa      	ldr	r2, [r7, #12]
 810f75a:	429a      	cmp	r2, r3
 810f75c:	d101      	bne.n	810f762 <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0x66>
			return false; // Packet type already defined
 810f75e:	2300      	movs	r3, #0
 810f760:	e023      	b.n	810f7aa <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0xae>
		insertion_point++;
 810f762:	697b      	ldr	r3, [r7, #20]
 810f764:	3301      	adds	r3, #1
 810f766:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f768:	697b      	ldr	r3, [r7, #20]
 810f76a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f76e:	d1e4      	bne.n	810f73a <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0x3e>
			insertion_point = 0;
 810f770:	2300      	movs	r3, #0
 810f772:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f774:	e7e1      	b.n	810f73a <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f776:	78fb      	ldrb	r3, [r7, #3]
 810f778:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f77c:	00db      	lsls	r3, r3, #3
 810f77e:	687a      	ldr	r2, [r7, #4]
 810f780:	4413      	add	r3, r2
 810f782:	3304      	adds	r3, #4
 810f784:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f786:	68bb      	ldr	r3, [r7, #8]
 810f788:	78fa      	ldrb	r2, [r7, #3]
 810f78a:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f78c:	693b      	ldr	r3, [r7, #16]
 810f78e:	b2da      	uxtb	r2, r3
 810f790:	68bb      	ldr	r3, [r7, #8]
 810f792:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f794:	68bb      	ldr	r3, [r7, #8]
 810f796:	68fa      	ldr	r2, [r7, #12]
 810f798:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f79a:	687a      	ldr	r2, [r7, #4]
 810f79c:	697b      	ldr	r3, [r7, #20]
 810f79e:	3380      	adds	r3, #128	; 0x80
 810f7a0:	009b      	lsls	r3, r3, #2
 810f7a2:	4413      	add	r3, r2
 810f7a4:	68ba      	ldr	r2, [r7, #8]
 810f7a6:	605a      	str	r2, [r3, #4]
	return true;
 810f7a8:	2301      	movs	r3, #1
}
 810f7aa:	4618      	mov	r0, r3
 810f7ac:	3718      	adds	r7, #24
 810f7ae:	46bd      	mov	sp, r7
 810f7b0:	bd80      	pop	{r7, pc}
 810f7b2:	bf00      	nop
 810f7b4:	08115be0 	.word	0x08115be0

0810f7b8 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f7b8:	b580      	push	{r7, lr}
 810f7ba:	b086      	sub	sp, #24
 810f7bc:	af00      	add	r7, sp, #0
 810f7be:	6078      	str	r0, [r7, #4]
 810f7c0:	460b      	mov	r3, r1
 810f7c2:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f7c4:	2301      	movs	r3, #1
 810f7c6:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f7c8:	4829      	ldr	r0, [pc, #164]	; (810f870 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0xb8>)
 810f7ca:	f7ff fc23 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f7ce:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f7d0:	68fb      	ldr	r3, [r7, #12]
 810f7d2:	b2db      	uxtb	r3, r3
 810f7d4:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f7d6:	78fb      	ldrb	r3, [r7, #3]
 810f7d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f7dc:	687a      	ldr	r2, [r7, #4]
 810f7de:	00db      	lsls	r3, r3, #3
 810f7e0:	4413      	add	r3, r2
 810f7e2:	689b      	ldr	r3, [r3, #8]
 810f7e4:	2b00      	cmp	r3, #0
 810f7e6:	d001      	beq.n	810f7ec <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f7e8:	2300      	movs	r3, #0
 810f7ea:	e03c      	b.n	810f866 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f7ec:	693b      	ldr	r3, [r7, #16]
 810f7ee:	2bff      	cmp	r3, #255	; 0xff
 810f7f0:	d901      	bls.n	810f7f6 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0x3e>
		return false; // Packet size too large
 810f7f2:	2300      	movs	r3, #0
 810f7f4:	e037      	b.n	810f866 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f7f6:	687a      	ldr	r2, [r7, #4]
 810f7f8:	697b      	ldr	r3, [r7, #20]
 810f7fa:	3380      	adds	r3, #128	; 0x80
 810f7fc:	009b      	lsls	r3, r3, #2
 810f7fe:	4413      	add	r3, r2
 810f800:	685b      	ldr	r3, [r3, #4]
 810f802:	2b00      	cmp	r3, #0
 810f804:	d015      	beq.n	810f832 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f806:	687a      	ldr	r2, [r7, #4]
 810f808:	697b      	ldr	r3, [r7, #20]
 810f80a:	3380      	adds	r3, #128	; 0x80
 810f80c:	009b      	lsls	r3, r3, #2
 810f80e:	4413      	add	r3, r2
 810f810:	685b      	ldr	r3, [r3, #4]
 810f812:	685b      	ldr	r3, [r3, #4]
 810f814:	68fa      	ldr	r2, [r7, #12]
 810f816:	429a      	cmp	r2, r3
 810f818:	d101      	bne.n	810f81e <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0x66>
			return false; // Packet type already defined
 810f81a:	2300      	movs	r3, #0
 810f81c:	e023      	b.n	810f866 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0xae>
		insertion_point++;
 810f81e:	697b      	ldr	r3, [r7, #20]
 810f820:	3301      	adds	r3, #1
 810f822:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f824:	697b      	ldr	r3, [r7, #20]
 810f826:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f82a:	d1e4      	bne.n	810f7f6 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0x3e>
			insertion_point = 0;
 810f82c:	2300      	movs	r3, #0
 810f82e:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f830:	e7e1      	b.n	810f7f6 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f832:	78fb      	ldrb	r3, [r7, #3]
 810f834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f838:	00db      	lsls	r3, r3, #3
 810f83a:	687a      	ldr	r2, [r7, #4]
 810f83c:	4413      	add	r3, r2
 810f83e:	3304      	adds	r3, #4
 810f840:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f842:	68bb      	ldr	r3, [r7, #8]
 810f844:	78fa      	ldrb	r2, [r7, #3]
 810f846:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f848:	693b      	ldr	r3, [r7, #16]
 810f84a:	b2da      	uxtb	r2, r3
 810f84c:	68bb      	ldr	r3, [r7, #8]
 810f84e:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f850:	68bb      	ldr	r3, [r7, #8]
 810f852:	68fa      	ldr	r2, [r7, #12]
 810f854:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f856:	687a      	ldr	r2, [r7, #4]
 810f858:	697b      	ldr	r3, [r7, #20]
 810f85a:	3380      	adds	r3, #128	; 0x80
 810f85c:	009b      	lsls	r3, r3, #2
 810f85e:	4413      	add	r3, r2
 810f860:	68ba      	ldr	r2, [r7, #8]
 810f862:	605a      	str	r2, [r3, #4]
	return true;
 810f864:	2301      	movs	r3, #1
}
 810f866:	4618      	mov	r0, r3
 810f868:	3718      	adds	r7, #24
 810f86a:	46bd      	mov	sp, r7
 810f86c:	bd80      	pop	{r7, pc}
 810f86e:	bf00      	nop
 810f870:	08115bc0 	.word	0x08115bc0

0810f874 <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f874:	b580      	push	{r7, lr}
 810f876:	b086      	sub	sp, #24
 810f878:	af00      	add	r7, sp, #0
 810f87a:	6078      	str	r0, [r7, #4]
 810f87c:	460b      	mov	r3, r1
 810f87e:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f880:	2301      	movs	r3, #1
 810f882:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f884:	4829      	ldr	r0, [pc, #164]	; (810f92c <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0xb8>)
 810f886:	f7ff fbc5 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f88a:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f88c:	68fb      	ldr	r3, [r7, #12]
 810f88e:	b2db      	uxtb	r3, r3
 810f890:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f892:	78fb      	ldrb	r3, [r7, #3]
 810f894:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f898:	687a      	ldr	r2, [r7, #4]
 810f89a:	00db      	lsls	r3, r3, #3
 810f89c:	4413      	add	r3, r2
 810f89e:	689b      	ldr	r3, [r3, #8]
 810f8a0:	2b00      	cmp	r3, #0
 810f8a2:	d001      	beq.n	810f8a8 <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f8a4:	2300      	movs	r3, #0
 810f8a6:	e03c      	b.n	810f922 <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f8a8:	693b      	ldr	r3, [r7, #16]
 810f8aa:	2bff      	cmp	r3, #255	; 0xff
 810f8ac:	d901      	bls.n	810f8b2 <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0x3e>
		return false; // Packet size too large
 810f8ae:	2300      	movs	r3, #0
 810f8b0:	e037      	b.n	810f922 <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f8b2:	687a      	ldr	r2, [r7, #4]
 810f8b4:	697b      	ldr	r3, [r7, #20]
 810f8b6:	3380      	adds	r3, #128	; 0x80
 810f8b8:	009b      	lsls	r3, r3, #2
 810f8ba:	4413      	add	r3, r2
 810f8bc:	685b      	ldr	r3, [r3, #4]
 810f8be:	2b00      	cmp	r3, #0
 810f8c0:	d015      	beq.n	810f8ee <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f8c2:	687a      	ldr	r2, [r7, #4]
 810f8c4:	697b      	ldr	r3, [r7, #20]
 810f8c6:	3380      	adds	r3, #128	; 0x80
 810f8c8:	009b      	lsls	r3, r3, #2
 810f8ca:	4413      	add	r3, r2
 810f8cc:	685b      	ldr	r3, [r3, #4]
 810f8ce:	685b      	ldr	r3, [r3, #4]
 810f8d0:	68fa      	ldr	r2, [r7, #12]
 810f8d2:	429a      	cmp	r2, r3
 810f8d4:	d101      	bne.n	810f8da <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0x66>
			return false; // Packet type already defined
 810f8d6:	2300      	movs	r3, #0
 810f8d8:	e023      	b.n	810f922 <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0xae>
		insertion_point++;
 810f8da:	697b      	ldr	r3, [r7, #20]
 810f8dc:	3301      	adds	r3, #1
 810f8de:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f8e0:	697b      	ldr	r3, [r7, #20]
 810f8e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f8e6:	d1e4      	bne.n	810f8b2 <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0x3e>
			insertion_point = 0;
 810f8e8:	2300      	movs	r3, #0
 810f8ea:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f8ec:	e7e1      	b.n	810f8b2 <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f8ee:	78fb      	ldrb	r3, [r7, #3]
 810f8f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f8f4:	00db      	lsls	r3, r3, #3
 810f8f6:	687a      	ldr	r2, [r7, #4]
 810f8f8:	4413      	add	r3, r2
 810f8fa:	3304      	adds	r3, #4
 810f8fc:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f8fe:	68bb      	ldr	r3, [r7, #8]
 810f900:	78fa      	ldrb	r2, [r7, #3]
 810f902:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f904:	693b      	ldr	r3, [r7, #16]
 810f906:	b2da      	uxtb	r2, r3
 810f908:	68bb      	ldr	r3, [r7, #8]
 810f90a:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f90c:	68bb      	ldr	r3, [r7, #8]
 810f90e:	68fa      	ldr	r2, [r7, #12]
 810f910:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f912:	687a      	ldr	r2, [r7, #4]
 810f914:	697b      	ldr	r3, [r7, #20]
 810f916:	3380      	adds	r3, #128	; 0x80
 810f918:	009b      	lsls	r3, r3, #2
 810f91a:	4413      	add	r3, r2
 810f91c:	68ba      	ldr	r2, [r7, #8]
 810f91e:	605a      	str	r2, [r3, #4]
	return true;
 810f920:	2301      	movs	r3, #1
}
 810f922:	4618      	mov	r0, r3
 810f924:	3718      	adds	r7, #24
 810f926:	46bd      	mov	sp, r7
 810f928:	bd80      	pop	{r7, pc}
 810f92a:	bf00      	nop
 810f92c:	08115ba0 	.word	0x08115ba0

0810f930 <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f930:	b580      	push	{r7, lr}
 810f932:	b086      	sub	sp, #24
 810f934:	af00      	add	r7, sp, #0
 810f936:	6078      	str	r0, [r7, #4]
 810f938:	460b      	mov	r3, r1
 810f93a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f93c:	2301      	movs	r3, #1
 810f93e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f940:	4829      	ldr	r0, [pc, #164]	; (810f9e8 <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0xb8>)
 810f942:	f7ff fb67 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810f946:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f948:	68fb      	ldr	r3, [r7, #12]
 810f94a:	b2db      	uxtb	r3, r3
 810f94c:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f94e:	78fb      	ldrb	r3, [r7, #3]
 810f950:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f954:	687a      	ldr	r2, [r7, #4]
 810f956:	00db      	lsls	r3, r3, #3
 810f958:	4413      	add	r3, r2
 810f95a:	689b      	ldr	r3, [r3, #8]
 810f95c:	2b00      	cmp	r3, #0
 810f95e:	d001      	beq.n	810f964 <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f960:	2300      	movs	r3, #0
 810f962:	e03c      	b.n	810f9de <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f964:	693b      	ldr	r3, [r7, #16]
 810f966:	2bff      	cmp	r3, #255	; 0xff
 810f968:	d901      	bls.n	810f96e <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0x3e>
		return false; // Packet size too large
 810f96a:	2300      	movs	r3, #0
 810f96c:	e037      	b.n	810f9de <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f96e:	687a      	ldr	r2, [r7, #4]
 810f970:	697b      	ldr	r3, [r7, #20]
 810f972:	3380      	adds	r3, #128	; 0x80
 810f974:	009b      	lsls	r3, r3, #2
 810f976:	4413      	add	r3, r2
 810f978:	685b      	ldr	r3, [r3, #4]
 810f97a:	2b00      	cmp	r3, #0
 810f97c:	d015      	beq.n	810f9aa <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f97e:	687a      	ldr	r2, [r7, #4]
 810f980:	697b      	ldr	r3, [r7, #20]
 810f982:	3380      	adds	r3, #128	; 0x80
 810f984:	009b      	lsls	r3, r3, #2
 810f986:	4413      	add	r3, r2
 810f988:	685b      	ldr	r3, [r3, #4]
 810f98a:	685b      	ldr	r3, [r3, #4]
 810f98c:	68fa      	ldr	r2, [r7, #12]
 810f98e:	429a      	cmp	r2, r3
 810f990:	d101      	bne.n	810f996 <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0x66>
			return false; // Packet type already defined
 810f992:	2300      	movs	r3, #0
 810f994:	e023      	b.n	810f9de <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0xae>
		insertion_point++;
 810f996:	697b      	ldr	r3, [r7, #20]
 810f998:	3301      	adds	r3, #1
 810f99a:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f99c:	697b      	ldr	r3, [r7, #20]
 810f99e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f9a2:	d1e4      	bne.n	810f96e <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0x3e>
			insertion_point = 0;
 810f9a4:	2300      	movs	r3, #0
 810f9a6:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f9a8:	e7e1      	b.n	810f96e <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f9aa:	78fb      	ldrb	r3, [r7, #3]
 810f9ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f9b0:	00db      	lsls	r3, r3, #3
 810f9b2:	687a      	ldr	r2, [r7, #4]
 810f9b4:	4413      	add	r3, r2
 810f9b6:	3304      	adds	r3, #4
 810f9b8:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f9ba:	68bb      	ldr	r3, [r7, #8]
 810f9bc:	78fa      	ldrb	r2, [r7, #3]
 810f9be:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f9c0:	693b      	ldr	r3, [r7, #16]
 810f9c2:	b2da      	uxtb	r2, r3
 810f9c4:	68bb      	ldr	r3, [r7, #8]
 810f9c6:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f9c8:	68bb      	ldr	r3, [r7, #8]
 810f9ca:	68fa      	ldr	r2, [r7, #12]
 810f9cc:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f9ce:	687a      	ldr	r2, [r7, #4]
 810f9d0:	697b      	ldr	r3, [r7, #20]
 810f9d2:	3380      	adds	r3, #128	; 0x80
 810f9d4:	009b      	lsls	r3, r3, #2
 810f9d6:	4413      	add	r3, r2
 810f9d8:	68ba      	ldr	r2, [r7, #8]
 810f9da:	605a      	str	r2, [r3, #4]
	return true;
 810f9dc:	2301      	movs	r3, #1
}
 810f9de:	4618      	mov	r0, r3
 810f9e0:	3718      	adds	r7, #24
 810f9e2:	46bd      	mov	sp, r7
 810f9e4:	bd80      	pop	{r7, pc}
 810f9e6:	bf00      	nop
 810f9e8:	08115b80 	.word	0x08115b80

0810f9ec <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f9ec:	b580      	push	{r7, lr}
 810f9ee:	b086      	sub	sp, #24
 810f9f0:	af00      	add	r7, sp, #0
 810f9f2:	6078      	str	r0, [r7, #4]
 810f9f4:	460b      	mov	r3, r1
 810f9f6:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f9f8:	2301      	movs	r3, #1
 810f9fa:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f9fc:	4829      	ldr	r0, [pc, #164]	; (810faa4 <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0xb8>)
 810f9fe:	f7ff fb09 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810fa02:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810fa04:	68fb      	ldr	r3, [r7, #12]
 810fa06:	b2db      	uxtb	r3, r3
 810fa08:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810fa0a:	78fb      	ldrb	r3, [r7, #3]
 810fa0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fa10:	687a      	ldr	r2, [r7, #4]
 810fa12:	00db      	lsls	r3, r3, #3
 810fa14:	4413      	add	r3, r2
 810fa16:	689b      	ldr	r3, [r3, #8]
 810fa18:	2b00      	cmp	r3, #0
 810fa1a:	d001      	beq.n	810fa20 <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0x34>
		return false; // Packet ID already in use
 810fa1c:	2300      	movs	r3, #0
 810fa1e:	e03c      	b.n	810fa9a <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810fa20:	693b      	ldr	r3, [r7, #16]
 810fa22:	2bff      	cmp	r3, #255	; 0xff
 810fa24:	d901      	bls.n	810fa2a <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0x3e>
		return false; // Packet size too large
 810fa26:	2300      	movs	r3, #0
 810fa28:	e037      	b.n	810fa9a <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810fa2a:	687a      	ldr	r2, [r7, #4]
 810fa2c:	697b      	ldr	r3, [r7, #20]
 810fa2e:	3380      	adds	r3, #128	; 0x80
 810fa30:	009b      	lsls	r3, r3, #2
 810fa32:	4413      	add	r3, r2
 810fa34:	685b      	ldr	r3, [r3, #4]
 810fa36:	2b00      	cmp	r3, #0
 810fa38:	d015      	beq.n	810fa66 <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810fa3a:	687a      	ldr	r2, [r7, #4]
 810fa3c:	697b      	ldr	r3, [r7, #20]
 810fa3e:	3380      	adds	r3, #128	; 0x80
 810fa40:	009b      	lsls	r3, r3, #2
 810fa42:	4413      	add	r3, r2
 810fa44:	685b      	ldr	r3, [r3, #4]
 810fa46:	685b      	ldr	r3, [r3, #4]
 810fa48:	68fa      	ldr	r2, [r7, #12]
 810fa4a:	429a      	cmp	r2, r3
 810fa4c:	d101      	bne.n	810fa52 <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0x66>
			return false; // Packet type already defined
 810fa4e:	2300      	movs	r3, #0
 810fa50:	e023      	b.n	810fa9a <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0xae>
		insertion_point++;
 810fa52:	697b      	ldr	r3, [r7, #20]
 810fa54:	3301      	adds	r3, #1
 810fa56:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810fa58:	697b      	ldr	r3, [r7, #20]
 810fa5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810fa5e:	d1e4      	bne.n	810fa2a <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0x3e>
			insertion_point = 0;
 810fa60:	2300      	movs	r3, #0
 810fa62:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810fa64:	e7e1      	b.n	810fa2a <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810fa66:	78fb      	ldrb	r3, [r7, #3]
 810fa68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fa6c:	00db      	lsls	r3, r3, #3
 810fa6e:	687a      	ldr	r2, [r7, #4]
 810fa70:	4413      	add	r3, r2
 810fa72:	3304      	adds	r3, #4
 810fa74:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810fa76:	68bb      	ldr	r3, [r7, #8]
 810fa78:	78fa      	ldrb	r2, [r7, #3]
 810fa7a:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810fa7c:	693b      	ldr	r3, [r7, #16]
 810fa7e:	b2da      	uxtb	r2, r3
 810fa80:	68bb      	ldr	r3, [r7, #8]
 810fa82:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810fa84:	68bb      	ldr	r3, [r7, #8]
 810fa86:	68fa      	ldr	r2, [r7, #12]
 810fa88:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810fa8a:	687a      	ldr	r2, [r7, #4]
 810fa8c:	697b      	ldr	r3, [r7, #20]
 810fa8e:	3380      	adds	r3, #128	; 0x80
 810fa90:	009b      	lsls	r3, r3, #2
 810fa92:	4413      	add	r3, r2
 810fa94:	68ba      	ldr	r2, [r7, #8]
 810fa96:	605a      	str	r2, [r3, #4]
	return true;
 810fa98:	2301      	movs	r3, #1
}
 810fa9a:	4618      	mov	r0, r3
 810fa9c:	3718      	adds	r7, #24
 810fa9e:	46bd      	mov	sp, r7
 810faa0:	bd80      	pop	{r7, pc}
 810faa2:	bf00      	nop
 810faa4:	08115b60 	.word	0x08115b60

0810faa8 <_ZN10MessageBus6defineI9FsmPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810faa8:	b580      	push	{r7, lr}
 810faaa:	b086      	sub	sp, #24
 810faac:	af00      	add	r7, sp, #0
 810faae:	6078      	str	r0, [r7, #4]
 810fab0:	460b      	mov	r3, r1
 810fab2:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810fab4:	2304      	movs	r3, #4
 810fab6:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810fab8:	4829      	ldr	r0, [pc, #164]	; (810fb60 <_ZN10MessageBus6defineI9FsmPacketEEbh+0xb8>)
 810faba:	f7ff faab 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810fabe:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810fac0:	68fb      	ldr	r3, [r7, #12]
 810fac2:	b2db      	uxtb	r3, r3
 810fac4:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810fac6:	78fb      	ldrb	r3, [r7, #3]
 810fac8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810facc:	687a      	ldr	r2, [r7, #4]
 810face:	00db      	lsls	r3, r3, #3
 810fad0:	4413      	add	r3, r2
 810fad2:	689b      	ldr	r3, [r3, #8]
 810fad4:	2b00      	cmp	r3, #0
 810fad6:	d001      	beq.n	810fadc <_ZN10MessageBus6defineI9FsmPacketEEbh+0x34>
		return false; // Packet ID already in use
 810fad8:	2300      	movs	r3, #0
 810fada:	e03c      	b.n	810fb56 <_ZN10MessageBus6defineI9FsmPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810fadc:	693b      	ldr	r3, [r7, #16]
 810fade:	2bff      	cmp	r3, #255	; 0xff
 810fae0:	d901      	bls.n	810fae6 <_ZN10MessageBus6defineI9FsmPacketEEbh+0x3e>
		return false; // Packet size too large
 810fae2:	2300      	movs	r3, #0
 810fae4:	e037      	b.n	810fb56 <_ZN10MessageBus6defineI9FsmPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810fae6:	687a      	ldr	r2, [r7, #4]
 810fae8:	697b      	ldr	r3, [r7, #20]
 810faea:	3380      	adds	r3, #128	; 0x80
 810faec:	009b      	lsls	r3, r3, #2
 810faee:	4413      	add	r3, r2
 810faf0:	685b      	ldr	r3, [r3, #4]
 810faf2:	2b00      	cmp	r3, #0
 810faf4:	d015      	beq.n	810fb22 <_ZN10MessageBus6defineI9FsmPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810faf6:	687a      	ldr	r2, [r7, #4]
 810faf8:	697b      	ldr	r3, [r7, #20]
 810fafa:	3380      	adds	r3, #128	; 0x80
 810fafc:	009b      	lsls	r3, r3, #2
 810fafe:	4413      	add	r3, r2
 810fb00:	685b      	ldr	r3, [r3, #4]
 810fb02:	685b      	ldr	r3, [r3, #4]
 810fb04:	68fa      	ldr	r2, [r7, #12]
 810fb06:	429a      	cmp	r2, r3
 810fb08:	d101      	bne.n	810fb0e <_ZN10MessageBus6defineI9FsmPacketEEbh+0x66>
			return false; // Packet type already defined
 810fb0a:	2300      	movs	r3, #0
 810fb0c:	e023      	b.n	810fb56 <_ZN10MessageBus6defineI9FsmPacketEEbh+0xae>
		insertion_point++;
 810fb0e:	697b      	ldr	r3, [r7, #20]
 810fb10:	3301      	adds	r3, #1
 810fb12:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810fb14:	697b      	ldr	r3, [r7, #20]
 810fb16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810fb1a:	d1e4      	bne.n	810fae6 <_ZN10MessageBus6defineI9FsmPacketEEbh+0x3e>
			insertion_point = 0;
 810fb1c:	2300      	movs	r3, #0
 810fb1e:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810fb20:	e7e1      	b.n	810fae6 <_ZN10MessageBus6defineI9FsmPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810fb22:	78fb      	ldrb	r3, [r7, #3]
 810fb24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fb28:	00db      	lsls	r3, r3, #3
 810fb2a:	687a      	ldr	r2, [r7, #4]
 810fb2c:	4413      	add	r3, r2
 810fb2e:	3304      	adds	r3, #4
 810fb30:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810fb32:	68bb      	ldr	r3, [r7, #8]
 810fb34:	78fa      	ldrb	r2, [r7, #3]
 810fb36:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810fb38:	693b      	ldr	r3, [r7, #16]
 810fb3a:	b2da      	uxtb	r2, r3
 810fb3c:	68bb      	ldr	r3, [r7, #8]
 810fb3e:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810fb40:	68bb      	ldr	r3, [r7, #8]
 810fb42:	68fa      	ldr	r2, [r7, #12]
 810fb44:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810fb46:	687a      	ldr	r2, [r7, #4]
 810fb48:	697b      	ldr	r3, [r7, #20]
 810fb4a:	3380      	adds	r3, #128	; 0x80
 810fb4c:	009b      	lsls	r3, r3, #2
 810fb4e:	4413      	add	r3, r2
 810fb50:	68ba      	ldr	r2, [r7, #8]
 810fb52:	605a      	str	r2, [r3, #4]
	return true;
 810fb54:	2301      	movs	r3, #1
}
 810fb56:	4618      	mov	r0, r3
 810fb58:	3718      	adds	r7, #24
 810fb5a:	46bd      	mov	sp, r7
 810fb5c:	bd80      	pop	{r7, pc}
 810fb5e:	bf00      	nop
 810fb60:	08115b4c 	.word	0x08115b4c

0810fb64 <_ZN10MessageBus6defineI10DataPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810fb64:	b580      	push	{r7, lr}
 810fb66:	b086      	sub	sp, #24
 810fb68:	af00      	add	r7, sp, #0
 810fb6a:	6078      	str	r0, [r7, #4]
 810fb6c:	460b      	mov	r3, r1
 810fb6e:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810fb70:	2304      	movs	r3, #4
 810fb72:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810fb74:	4829      	ldr	r0, [pc, #164]	; (810fc1c <_ZN10MessageBus6defineI10DataPacketEEbh+0xb8>)
 810fb76:	f7ff fa4d 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810fb7a:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810fb7c:	68fb      	ldr	r3, [r7, #12]
 810fb7e:	b2db      	uxtb	r3, r3
 810fb80:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810fb82:	78fb      	ldrb	r3, [r7, #3]
 810fb84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fb88:	687a      	ldr	r2, [r7, #4]
 810fb8a:	00db      	lsls	r3, r3, #3
 810fb8c:	4413      	add	r3, r2
 810fb8e:	689b      	ldr	r3, [r3, #8]
 810fb90:	2b00      	cmp	r3, #0
 810fb92:	d001      	beq.n	810fb98 <_ZN10MessageBus6defineI10DataPacketEEbh+0x34>
		return false; // Packet ID already in use
 810fb94:	2300      	movs	r3, #0
 810fb96:	e03c      	b.n	810fc12 <_ZN10MessageBus6defineI10DataPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810fb98:	693b      	ldr	r3, [r7, #16]
 810fb9a:	2bff      	cmp	r3, #255	; 0xff
 810fb9c:	d901      	bls.n	810fba2 <_ZN10MessageBus6defineI10DataPacketEEbh+0x3e>
		return false; // Packet size too large
 810fb9e:	2300      	movs	r3, #0
 810fba0:	e037      	b.n	810fc12 <_ZN10MessageBus6defineI10DataPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810fba2:	687a      	ldr	r2, [r7, #4]
 810fba4:	697b      	ldr	r3, [r7, #20]
 810fba6:	3380      	adds	r3, #128	; 0x80
 810fba8:	009b      	lsls	r3, r3, #2
 810fbaa:	4413      	add	r3, r2
 810fbac:	685b      	ldr	r3, [r3, #4]
 810fbae:	2b00      	cmp	r3, #0
 810fbb0:	d015      	beq.n	810fbde <_ZN10MessageBus6defineI10DataPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810fbb2:	687a      	ldr	r2, [r7, #4]
 810fbb4:	697b      	ldr	r3, [r7, #20]
 810fbb6:	3380      	adds	r3, #128	; 0x80
 810fbb8:	009b      	lsls	r3, r3, #2
 810fbba:	4413      	add	r3, r2
 810fbbc:	685b      	ldr	r3, [r3, #4]
 810fbbe:	685b      	ldr	r3, [r3, #4]
 810fbc0:	68fa      	ldr	r2, [r7, #12]
 810fbc2:	429a      	cmp	r2, r3
 810fbc4:	d101      	bne.n	810fbca <_ZN10MessageBus6defineI10DataPacketEEbh+0x66>
			return false; // Packet type already defined
 810fbc6:	2300      	movs	r3, #0
 810fbc8:	e023      	b.n	810fc12 <_ZN10MessageBus6defineI10DataPacketEEbh+0xae>
		insertion_point++;
 810fbca:	697b      	ldr	r3, [r7, #20]
 810fbcc:	3301      	adds	r3, #1
 810fbce:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810fbd0:	697b      	ldr	r3, [r7, #20]
 810fbd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810fbd6:	d1e4      	bne.n	810fba2 <_ZN10MessageBus6defineI10DataPacketEEbh+0x3e>
			insertion_point = 0;
 810fbd8:	2300      	movs	r3, #0
 810fbda:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810fbdc:	e7e1      	b.n	810fba2 <_ZN10MessageBus6defineI10DataPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810fbde:	78fb      	ldrb	r3, [r7, #3]
 810fbe0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fbe4:	00db      	lsls	r3, r3, #3
 810fbe6:	687a      	ldr	r2, [r7, #4]
 810fbe8:	4413      	add	r3, r2
 810fbea:	3304      	adds	r3, #4
 810fbec:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810fbee:	68bb      	ldr	r3, [r7, #8]
 810fbf0:	78fa      	ldrb	r2, [r7, #3]
 810fbf2:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810fbf4:	693b      	ldr	r3, [r7, #16]
 810fbf6:	b2da      	uxtb	r2, r3
 810fbf8:	68bb      	ldr	r3, [r7, #8]
 810fbfa:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810fbfc:	68bb      	ldr	r3, [r7, #8]
 810fbfe:	68fa      	ldr	r2, [r7, #12]
 810fc00:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810fc02:	687a      	ldr	r2, [r7, #4]
 810fc04:	697b      	ldr	r3, [r7, #20]
 810fc06:	3380      	adds	r3, #128	; 0x80
 810fc08:	009b      	lsls	r3, r3, #2
 810fc0a:	4413      	add	r3, r2
 810fc0c:	68ba      	ldr	r2, [r7, #8]
 810fc0e:	605a      	str	r2, [r3, #4]
	return true;
 810fc10:	2301      	movs	r3, #1
}
 810fc12:	4618      	mov	r0, r3
 810fc14:	3718      	adds	r7, #24
 810fc16:	46bd      	mov	sp, r7
 810fc18:	bd80      	pop	{r7, pc}
 810fc1a:	bf00      	nop
 810fc1c:	08115b34 	.word	0x08115b34

0810fc20 <_ZN10MessageBus6defineI10PingPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810fc20:	b580      	push	{r7, lr}
 810fc22:	b086      	sub	sp, #24
 810fc24:	af00      	add	r7, sp, #0
 810fc26:	6078      	str	r0, [r7, #4]
 810fc28:	460b      	mov	r3, r1
 810fc2a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810fc2c:	2308      	movs	r3, #8
 810fc2e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810fc30:	4829      	ldr	r0, [pc, #164]	; (810fcd8 <_ZN10MessageBus6defineI10PingPacketEEbh+0xb8>)
 810fc32:	f7ff f9ef 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810fc36:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810fc38:	68fb      	ldr	r3, [r7, #12]
 810fc3a:	b2db      	uxtb	r3, r3
 810fc3c:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810fc3e:	78fb      	ldrb	r3, [r7, #3]
 810fc40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fc44:	687a      	ldr	r2, [r7, #4]
 810fc46:	00db      	lsls	r3, r3, #3
 810fc48:	4413      	add	r3, r2
 810fc4a:	689b      	ldr	r3, [r3, #8]
 810fc4c:	2b00      	cmp	r3, #0
 810fc4e:	d001      	beq.n	810fc54 <_ZN10MessageBus6defineI10PingPacketEEbh+0x34>
		return false; // Packet ID already in use
 810fc50:	2300      	movs	r3, #0
 810fc52:	e03c      	b.n	810fcce <_ZN10MessageBus6defineI10PingPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810fc54:	693b      	ldr	r3, [r7, #16]
 810fc56:	2bff      	cmp	r3, #255	; 0xff
 810fc58:	d901      	bls.n	810fc5e <_ZN10MessageBus6defineI10PingPacketEEbh+0x3e>
		return false; // Packet size too large
 810fc5a:	2300      	movs	r3, #0
 810fc5c:	e037      	b.n	810fcce <_ZN10MessageBus6defineI10PingPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810fc5e:	687a      	ldr	r2, [r7, #4]
 810fc60:	697b      	ldr	r3, [r7, #20]
 810fc62:	3380      	adds	r3, #128	; 0x80
 810fc64:	009b      	lsls	r3, r3, #2
 810fc66:	4413      	add	r3, r2
 810fc68:	685b      	ldr	r3, [r3, #4]
 810fc6a:	2b00      	cmp	r3, #0
 810fc6c:	d015      	beq.n	810fc9a <_ZN10MessageBus6defineI10PingPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810fc6e:	687a      	ldr	r2, [r7, #4]
 810fc70:	697b      	ldr	r3, [r7, #20]
 810fc72:	3380      	adds	r3, #128	; 0x80
 810fc74:	009b      	lsls	r3, r3, #2
 810fc76:	4413      	add	r3, r2
 810fc78:	685b      	ldr	r3, [r3, #4]
 810fc7a:	685b      	ldr	r3, [r3, #4]
 810fc7c:	68fa      	ldr	r2, [r7, #12]
 810fc7e:	429a      	cmp	r2, r3
 810fc80:	d101      	bne.n	810fc86 <_ZN10MessageBus6defineI10PingPacketEEbh+0x66>
			return false; // Packet type already defined
 810fc82:	2300      	movs	r3, #0
 810fc84:	e023      	b.n	810fcce <_ZN10MessageBus6defineI10PingPacketEEbh+0xae>
		insertion_point++;
 810fc86:	697b      	ldr	r3, [r7, #20]
 810fc88:	3301      	adds	r3, #1
 810fc8a:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810fc8c:	697b      	ldr	r3, [r7, #20]
 810fc8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810fc92:	d1e4      	bne.n	810fc5e <_ZN10MessageBus6defineI10PingPacketEEbh+0x3e>
			insertion_point = 0;
 810fc94:	2300      	movs	r3, #0
 810fc96:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810fc98:	e7e1      	b.n	810fc5e <_ZN10MessageBus6defineI10PingPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810fc9a:	78fb      	ldrb	r3, [r7, #3]
 810fc9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fca0:	00db      	lsls	r3, r3, #3
 810fca2:	687a      	ldr	r2, [r7, #4]
 810fca4:	4413      	add	r3, r2
 810fca6:	3304      	adds	r3, #4
 810fca8:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810fcaa:	68bb      	ldr	r3, [r7, #8]
 810fcac:	78fa      	ldrb	r2, [r7, #3]
 810fcae:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810fcb0:	693b      	ldr	r3, [r7, #16]
 810fcb2:	b2da      	uxtb	r2, r3
 810fcb4:	68bb      	ldr	r3, [r7, #8]
 810fcb6:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810fcb8:	68bb      	ldr	r3, [r7, #8]
 810fcba:	68fa      	ldr	r2, [r7, #12]
 810fcbc:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810fcbe:	687a      	ldr	r2, [r7, #4]
 810fcc0:	697b      	ldr	r3, [r7, #20]
 810fcc2:	3380      	adds	r3, #128	; 0x80
 810fcc4:	009b      	lsls	r3, r3, #2
 810fcc6:	4413      	add	r3, r2
 810fcc8:	68ba      	ldr	r2, [r7, #8]
 810fcca:	605a      	str	r2, [r3, #4]
	return true;
 810fccc:	2301      	movs	r3, #1
}
 810fcce:	4618      	mov	r0, r3
 810fcd0:	3718      	adds	r7, #24
 810fcd2:	46bd      	mov	sp, r7
 810fcd4:	bd80      	pop	{r7, pc}
 810fcd6:	bf00      	nop
 810fcd8:	08115b1c 	.word	0x08115b1c

0810fcdc <_ZN10MessageBus6defineI11ErrorPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810fcdc:	b580      	push	{r7, lr}
 810fcde:	b086      	sub	sp, #24
 810fce0:	af00      	add	r7, sp, #0
 810fce2:	6078      	str	r0, [r7, #4]
 810fce4:	460b      	mov	r3, r1
 810fce6:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810fce8:	2301      	movs	r3, #1
 810fcea:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810fcec:	4829      	ldr	r0, [pc, #164]	; (810fd94 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xb8>)
 810fcee:	f7ff f991 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810fcf2:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810fcf4:	68fb      	ldr	r3, [r7, #12]
 810fcf6:	b2db      	uxtb	r3, r3
 810fcf8:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810fcfa:	78fb      	ldrb	r3, [r7, #3]
 810fcfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fd00:	687a      	ldr	r2, [r7, #4]
 810fd02:	00db      	lsls	r3, r3, #3
 810fd04:	4413      	add	r3, r2
 810fd06:	689b      	ldr	r3, [r3, #8]
 810fd08:	2b00      	cmp	r3, #0
 810fd0a:	d001      	beq.n	810fd10 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x34>
		return false; // Packet ID already in use
 810fd0c:	2300      	movs	r3, #0
 810fd0e:	e03c      	b.n	810fd8a <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810fd10:	693b      	ldr	r3, [r7, #16]
 810fd12:	2bff      	cmp	r3, #255	; 0xff
 810fd14:	d901      	bls.n	810fd1a <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x3e>
		return false; // Packet size too large
 810fd16:	2300      	movs	r3, #0
 810fd18:	e037      	b.n	810fd8a <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810fd1a:	687a      	ldr	r2, [r7, #4]
 810fd1c:	697b      	ldr	r3, [r7, #20]
 810fd1e:	3380      	adds	r3, #128	; 0x80
 810fd20:	009b      	lsls	r3, r3, #2
 810fd22:	4413      	add	r3, r2
 810fd24:	685b      	ldr	r3, [r3, #4]
 810fd26:	2b00      	cmp	r3, #0
 810fd28:	d015      	beq.n	810fd56 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810fd2a:	687a      	ldr	r2, [r7, #4]
 810fd2c:	697b      	ldr	r3, [r7, #20]
 810fd2e:	3380      	adds	r3, #128	; 0x80
 810fd30:	009b      	lsls	r3, r3, #2
 810fd32:	4413      	add	r3, r2
 810fd34:	685b      	ldr	r3, [r3, #4]
 810fd36:	685b      	ldr	r3, [r3, #4]
 810fd38:	68fa      	ldr	r2, [r7, #12]
 810fd3a:	429a      	cmp	r2, r3
 810fd3c:	d101      	bne.n	810fd42 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x66>
			return false; // Packet type already defined
 810fd3e:	2300      	movs	r3, #0
 810fd40:	e023      	b.n	810fd8a <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xae>
		insertion_point++;
 810fd42:	697b      	ldr	r3, [r7, #20]
 810fd44:	3301      	adds	r3, #1
 810fd46:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810fd48:	697b      	ldr	r3, [r7, #20]
 810fd4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810fd4e:	d1e4      	bne.n	810fd1a <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x3e>
			insertion_point = 0;
 810fd50:	2300      	movs	r3, #0
 810fd52:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810fd54:	e7e1      	b.n	810fd1a <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810fd56:	78fb      	ldrb	r3, [r7, #3]
 810fd58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fd5c:	00db      	lsls	r3, r3, #3
 810fd5e:	687a      	ldr	r2, [r7, #4]
 810fd60:	4413      	add	r3, r2
 810fd62:	3304      	adds	r3, #4
 810fd64:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810fd66:	68bb      	ldr	r3, [r7, #8]
 810fd68:	78fa      	ldrb	r2, [r7, #3]
 810fd6a:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810fd6c:	693b      	ldr	r3, [r7, #16]
 810fd6e:	b2da      	uxtb	r2, r3
 810fd70:	68bb      	ldr	r3, [r7, #8]
 810fd72:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810fd74:	68bb      	ldr	r3, [r7, #8]
 810fd76:	68fa      	ldr	r2, [r7, #12]
 810fd78:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810fd7a:	687a      	ldr	r2, [r7, #4]
 810fd7c:	697b      	ldr	r3, [r7, #20]
 810fd7e:	3380      	adds	r3, #128	; 0x80
 810fd80:	009b      	lsls	r3, r3, #2
 810fd82:	4413      	add	r3, r2
 810fd84:	68ba      	ldr	r2, [r7, #8]
 810fd86:	605a      	str	r2, [r3, #4]
	return true;
 810fd88:	2301      	movs	r3, #1
}
 810fd8a:	4618      	mov	r0, r3
 810fd8c:	3718      	adds	r7, #24
 810fd8e:	46bd      	mov	sp, r7
 810fd90:	bd80      	pop	{r7, pc}
 810fd92:	bf00      	nop
 810fd94:	08115b04 	.word	0x08115b04

0810fd98 <_ZN10MessageBus6defineI13RequestPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810fd98:	b580      	push	{r7, lr}
 810fd9a:	b086      	sub	sp, #24
 810fd9c:	af00      	add	r7, sp, #0
 810fd9e:	6078      	str	r0, [r7, #4]
 810fda0:	460b      	mov	r3, r1
 810fda2:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810fda4:	2308      	movs	r3, #8
 810fda6:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810fda8:	4829      	ldr	r0, [pc, #164]	; (810fe50 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xb8>)
 810fdaa:	f7ff f933 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810fdae:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810fdb0:	68fb      	ldr	r3, [r7, #12]
 810fdb2:	b2db      	uxtb	r3, r3
 810fdb4:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810fdb6:	78fb      	ldrb	r3, [r7, #3]
 810fdb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fdbc:	687a      	ldr	r2, [r7, #4]
 810fdbe:	00db      	lsls	r3, r3, #3
 810fdc0:	4413      	add	r3, r2
 810fdc2:	689b      	ldr	r3, [r3, #8]
 810fdc4:	2b00      	cmp	r3, #0
 810fdc6:	d001      	beq.n	810fdcc <_ZN10MessageBus6defineI13RequestPacketEEbh+0x34>
		return false; // Packet ID already in use
 810fdc8:	2300      	movs	r3, #0
 810fdca:	e03c      	b.n	810fe46 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810fdcc:	693b      	ldr	r3, [r7, #16]
 810fdce:	2bff      	cmp	r3, #255	; 0xff
 810fdd0:	d901      	bls.n	810fdd6 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x3e>
		return false; // Packet size too large
 810fdd2:	2300      	movs	r3, #0
 810fdd4:	e037      	b.n	810fe46 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810fdd6:	687a      	ldr	r2, [r7, #4]
 810fdd8:	697b      	ldr	r3, [r7, #20]
 810fdda:	3380      	adds	r3, #128	; 0x80
 810fddc:	009b      	lsls	r3, r3, #2
 810fdde:	4413      	add	r3, r2
 810fde0:	685b      	ldr	r3, [r3, #4]
 810fde2:	2b00      	cmp	r3, #0
 810fde4:	d015      	beq.n	810fe12 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810fde6:	687a      	ldr	r2, [r7, #4]
 810fde8:	697b      	ldr	r3, [r7, #20]
 810fdea:	3380      	adds	r3, #128	; 0x80
 810fdec:	009b      	lsls	r3, r3, #2
 810fdee:	4413      	add	r3, r2
 810fdf0:	685b      	ldr	r3, [r3, #4]
 810fdf2:	685b      	ldr	r3, [r3, #4]
 810fdf4:	68fa      	ldr	r2, [r7, #12]
 810fdf6:	429a      	cmp	r2, r3
 810fdf8:	d101      	bne.n	810fdfe <_ZN10MessageBus6defineI13RequestPacketEEbh+0x66>
			return false; // Packet type already defined
 810fdfa:	2300      	movs	r3, #0
 810fdfc:	e023      	b.n	810fe46 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xae>
		insertion_point++;
 810fdfe:	697b      	ldr	r3, [r7, #20]
 810fe00:	3301      	adds	r3, #1
 810fe02:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810fe04:	697b      	ldr	r3, [r7, #20]
 810fe06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810fe0a:	d1e4      	bne.n	810fdd6 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x3e>
			insertion_point = 0;
 810fe0c:	2300      	movs	r3, #0
 810fe0e:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810fe10:	e7e1      	b.n	810fdd6 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810fe12:	78fb      	ldrb	r3, [r7, #3]
 810fe14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fe18:	00db      	lsls	r3, r3, #3
 810fe1a:	687a      	ldr	r2, [r7, #4]
 810fe1c:	4413      	add	r3, r2
 810fe1e:	3304      	adds	r3, #4
 810fe20:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810fe22:	68bb      	ldr	r3, [r7, #8]
 810fe24:	78fa      	ldrb	r2, [r7, #3]
 810fe26:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810fe28:	693b      	ldr	r3, [r7, #16]
 810fe2a:	b2da      	uxtb	r2, r3
 810fe2c:	68bb      	ldr	r3, [r7, #8]
 810fe2e:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810fe30:	68bb      	ldr	r3, [r7, #8]
 810fe32:	68fa      	ldr	r2, [r7, #12]
 810fe34:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810fe36:	687a      	ldr	r2, [r7, #4]
 810fe38:	697b      	ldr	r3, [r7, #20]
 810fe3a:	3380      	adds	r3, #128	; 0x80
 810fe3c:	009b      	lsls	r3, r3, #2
 810fe3e:	4413      	add	r3, r2
 810fe40:	68ba      	ldr	r2, [r7, #8]
 810fe42:	605a      	str	r2, [r3, #4]
	return true;
 810fe44:	2301      	movs	r3, #1
}
 810fe46:	4618      	mov	r0, r3
 810fe48:	3718      	adds	r7, #24
 810fe4a:	46bd      	mov	sp, r7
 810fe4c:	bd80      	pop	{r7, pc}
 810fe4e:	bf00      	nop
 810fe50:	08115aec 	.word	0x08115aec

0810fe54 <_ZN10MessageBus6defineI14ResponsePacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810fe54:	b580      	push	{r7, lr}
 810fe56:	b086      	sub	sp, #24
 810fe58:	af00      	add	r7, sp, #0
 810fe5a:	6078      	str	r0, [r7, #4]
 810fe5c:	460b      	mov	r3, r1
 810fe5e:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810fe60:	2308      	movs	r3, #8
 810fe62:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810fe64:	4829      	ldr	r0, [pc, #164]	; (810ff0c <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xb8>)
 810fe66:	f7ff f8d5 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810fe6a:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810fe6c:	68fb      	ldr	r3, [r7, #12]
 810fe6e:	b2db      	uxtb	r3, r3
 810fe70:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810fe72:	78fb      	ldrb	r3, [r7, #3]
 810fe74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fe78:	687a      	ldr	r2, [r7, #4]
 810fe7a:	00db      	lsls	r3, r3, #3
 810fe7c:	4413      	add	r3, r2
 810fe7e:	689b      	ldr	r3, [r3, #8]
 810fe80:	2b00      	cmp	r3, #0
 810fe82:	d001      	beq.n	810fe88 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x34>
		return false; // Packet ID already in use
 810fe84:	2300      	movs	r3, #0
 810fe86:	e03c      	b.n	810ff02 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810fe88:	693b      	ldr	r3, [r7, #16]
 810fe8a:	2bff      	cmp	r3, #255	; 0xff
 810fe8c:	d901      	bls.n	810fe92 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x3e>
		return false; // Packet size too large
 810fe8e:	2300      	movs	r3, #0
 810fe90:	e037      	b.n	810ff02 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810fe92:	687a      	ldr	r2, [r7, #4]
 810fe94:	697b      	ldr	r3, [r7, #20]
 810fe96:	3380      	adds	r3, #128	; 0x80
 810fe98:	009b      	lsls	r3, r3, #2
 810fe9a:	4413      	add	r3, r2
 810fe9c:	685b      	ldr	r3, [r3, #4]
 810fe9e:	2b00      	cmp	r3, #0
 810fea0:	d015      	beq.n	810fece <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810fea2:	687a      	ldr	r2, [r7, #4]
 810fea4:	697b      	ldr	r3, [r7, #20]
 810fea6:	3380      	adds	r3, #128	; 0x80
 810fea8:	009b      	lsls	r3, r3, #2
 810feaa:	4413      	add	r3, r2
 810feac:	685b      	ldr	r3, [r3, #4]
 810feae:	685b      	ldr	r3, [r3, #4]
 810feb0:	68fa      	ldr	r2, [r7, #12]
 810feb2:	429a      	cmp	r2, r3
 810feb4:	d101      	bne.n	810feba <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x66>
			return false; // Packet type already defined
 810feb6:	2300      	movs	r3, #0
 810feb8:	e023      	b.n	810ff02 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xae>
		insertion_point++;
 810feba:	697b      	ldr	r3, [r7, #20]
 810febc:	3301      	adds	r3, #1
 810febe:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810fec0:	697b      	ldr	r3, [r7, #20]
 810fec2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810fec6:	d1e4      	bne.n	810fe92 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x3e>
			insertion_point = 0;
 810fec8:	2300      	movs	r3, #0
 810feca:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810fecc:	e7e1      	b.n	810fe92 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810fece:	78fb      	ldrb	r3, [r7, #3]
 810fed0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810fed4:	00db      	lsls	r3, r3, #3
 810fed6:	687a      	ldr	r2, [r7, #4]
 810fed8:	4413      	add	r3, r2
 810feda:	3304      	adds	r3, #4
 810fedc:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810fede:	68bb      	ldr	r3, [r7, #8]
 810fee0:	78fa      	ldrb	r2, [r7, #3]
 810fee2:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810fee4:	693b      	ldr	r3, [r7, #16]
 810fee6:	b2da      	uxtb	r2, r3
 810fee8:	68bb      	ldr	r3, [r7, #8]
 810feea:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810feec:	68bb      	ldr	r3, [r7, #8]
 810feee:	68fa      	ldr	r2, [r7, #12]
 810fef0:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810fef2:	687a      	ldr	r2, [r7, #4]
 810fef4:	697b      	ldr	r3, [r7, #20]
 810fef6:	3380      	adds	r3, #128	; 0x80
 810fef8:	009b      	lsls	r3, r3, #2
 810fefa:	4413      	add	r3, r2
 810fefc:	68ba      	ldr	r2, [r7, #8]
 810fefe:	605a      	str	r2, [r3, #4]
	return true;
 810ff00:	2301      	movs	r3, #1
}
 810ff02:	4618      	mov	r0, r3
 810ff04:	3718      	adds	r7, #24
 810ff06:	46bd      	mov	sp, r7
 810ff08:	bd80      	pop	{r7, pc}
 810ff0a:	bf00      	nop
 810ff0c:	08115ad0 	.word	0x08115ad0

0810ff10 <_ZN10MessageBus6defineI14ProgressPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810ff10:	b580      	push	{r7, lr}
 810ff12:	b086      	sub	sp, #24
 810ff14:	af00      	add	r7, sp, #0
 810ff16:	6078      	str	r0, [r7, #4]
 810ff18:	460b      	mov	r3, r1
 810ff1a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810ff1c:	2305      	movs	r3, #5
 810ff1e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810ff20:	4829      	ldr	r0, [pc, #164]	; (810ffc8 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xb8>)
 810ff22:	f7ff f877 	bl	810f014 <_ZNKSt9type_info9hash_codeEv>
 810ff26:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810ff28:	68fb      	ldr	r3, [r7, #12]
 810ff2a:	b2db      	uxtb	r3, r3
 810ff2c:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810ff2e:	78fb      	ldrb	r3, [r7, #3]
 810ff30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ff34:	687a      	ldr	r2, [r7, #4]
 810ff36:	00db      	lsls	r3, r3, #3
 810ff38:	4413      	add	r3, r2
 810ff3a:	689b      	ldr	r3, [r3, #8]
 810ff3c:	2b00      	cmp	r3, #0
 810ff3e:	d001      	beq.n	810ff44 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x34>
		return false; // Packet ID already in use
 810ff40:	2300      	movs	r3, #0
 810ff42:	e03c      	b.n	810ffbe <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810ff44:	693b      	ldr	r3, [r7, #16]
 810ff46:	2bff      	cmp	r3, #255	; 0xff
 810ff48:	d901      	bls.n	810ff4e <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x3e>
		return false; // Packet size too large
 810ff4a:	2300      	movs	r3, #0
 810ff4c:	e037      	b.n	810ffbe <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810ff4e:	687a      	ldr	r2, [r7, #4]
 810ff50:	697b      	ldr	r3, [r7, #20]
 810ff52:	3380      	adds	r3, #128	; 0x80
 810ff54:	009b      	lsls	r3, r3, #2
 810ff56:	4413      	add	r3, r2
 810ff58:	685b      	ldr	r3, [r3, #4]
 810ff5a:	2b00      	cmp	r3, #0
 810ff5c:	d015      	beq.n	810ff8a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810ff5e:	687a      	ldr	r2, [r7, #4]
 810ff60:	697b      	ldr	r3, [r7, #20]
 810ff62:	3380      	adds	r3, #128	; 0x80
 810ff64:	009b      	lsls	r3, r3, #2
 810ff66:	4413      	add	r3, r2
 810ff68:	685b      	ldr	r3, [r3, #4]
 810ff6a:	685b      	ldr	r3, [r3, #4]
 810ff6c:	68fa      	ldr	r2, [r7, #12]
 810ff6e:	429a      	cmp	r2, r3
 810ff70:	d101      	bne.n	810ff76 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x66>
			return false; // Packet type already defined
 810ff72:	2300      	movs	r3, #0
 810ff74:	e023      	b.n	810ffbe <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xae>
		insertion_point++;
 810ff76:	697b      	ldr	r3, [r7, #20]
 810ff78:	3301      	adds	r3, #1
 810ff7a:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810ff7c:	697b      	ldr	r3, [r7, #20]
 810ff7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810ff82:	d1e4      	bne.n	810ff4e <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x3e>
			insertion_point = 0;
 810ff84:	2300      	movs	r3, #0
 810ff86:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810ff88:	e7e1      	b.n	810ff4e <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810ff8a:	78fb      	ldrb	r3, [r7, #3]
 810ff8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ff90:	00db      	lsls	r3, r3, #3
 810ff92:	687a      	ldr	r2, [r7, #4]
 810ff94:	4413      	add	r3, r2
 810ff96:	3304      	adds	r3, #4
 810ff98:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810ff9a:	68bb      	ldr	r3, [r7, #8]
 810ff9c:	78fa      	ldrb	r2, [r7, #3]
 810ff9e:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810ffa0:	693b      	ldr	r3, [r7, #16]
 810ffa2:	b2da      	uxtb	r2, r3
 810ffa4:	68bb      	ldr	r3, [r7, #8]
 810ffa6:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810ffa8:	68bb      	ldr	r3, [r7, #8]
 810ffaa:	68fa      	ldr	r2, [r7, #12]
 810ffac:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810ffae:	687a      	ldr	r2, [r7, #4]
 810ffb0:	697b      	ldr	r3, [r7, #20]
 810ffb2:	3380      	adds	r3, #128	; 0x80
 810ffb4:	009b      	lsls	r3, r3, #2
 810ffb6:	4413      	add	r3, r2
 810ffb8:	68ba      	ldr	r2, [r7, #8]
 810ffba:	605a      	str	r2, [r3, #4]
	return true;
 810ffbc:	2301      	movs	r3, #1
}
 810ffbe:	4618      	mov	r0, r3
 810ffc0:	3718      	adds	r7, #24
 810ffc2:	46bd      	mov	sp, r7
 810ffc4:	bd80      	pop	{r7, pc}
 810ffc6:	bf00      	nop
 810ffc8:	08115ab4 	.word	0x08115ab4

0810ffcc <_ZN10MessageBus4sendEP16PacketDefinitionPh>:

bool MessageBus::send(PacketDefinition* def, uint8_t* data) {
 810ffcc:	b580      	push	{r7, lr}
 810ffce:	b086      	sub	sp, #24
 810ffd0:	af00      	add	r7, sp, #0
 810ffd2:	60f8      	str	r0, [r7, #12]
 810ffd4:	60b9      	str	r1, [r7, #8]
 810ffd6:	607a      	str	r2, [r7, #4]
	if(def != nullptr) {
 810ffd8:	68bb      	ldr	r3, [r7, #8]
 810ffda:	2b00      	cmp	r3, #0
 810ffdc:	d031      	beq.n	8110042 <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x76>
		uint32_t data_bytes_written = 0;
 810ffde:	2300      	movs	r3, #0
 810ffe0:	617b      	str	r3, [r7, #20]

		while(data_bytes_written < def->size) {
 810ffe2:	68bb      	ldr	r3, [r7, #8]
 810ffe4:	785b      	ldrb	r3, [r3, #1]
 810ffe6:	461a      	mov	r2, r3
 810ffe8:	697b      	ldr	r3, [r7, #20]
 810ffea:	4293      	cmp	r3, r2
 810ffec:	d227      	bcs.n	811003e <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x72>
			append(&def->id, 1); // Write the packet ID for each transmission frame.
 810ffee:	68fb      	ldr	r3, [r7, #12]
 810fff0:	681b      	ldr	r3, [r3, #0]
 810fff2:	3308      	adds	r3, #8
 810fff4:	681b      	ldr	r3, [r3, #0]
 810fff6:	68b9      	ldr	r1, [r7, #8]
 810fff8:	2201      	movs	r2, #1
 810fffa:	68f8      	ldr	r0, [r7, #12]
 810fffc:	4798      	blx	r3
							     // This is only to facilitate the packet reconstruction and should not increment data_bytes_written.

			uint32_t new_bytes = append(data + data_bytes_written, def->size - data_bytes_written); // Send the data
 810fffe:	68fb      	ldr	r3, [r7, #12]
 8110000:	681b      	ldr	r3, [r3, #0]
 8110002:	3308      	adds	r3, #8
 8110004:	681b      	ldr	r3, [r3, #0]
 8110006:	6879      	ldr	r1, [r7, #4]
 8110008:	697a      	ldr	r2, [r7, #20]
 811000a:	4411      	add	r1, r2
 811000c:	68ba      	ldr	r2, [r7, #8]
 811000e:	7852      	ldrb	r2, [r2, #1]
 8110010:	4610      	mov	r0, r2
 8110012:	697a      	ldr	r2, [r7, #20]
 8110014:	1a82      	subs	r2, r0, r2
 8110016:	68f8      	ldr	r0, [r7, #12]
 8110018:	4798      	blx	r3
 811001a:	4603      	mov	r3, r0
 811001c:	613b      	str	r3, [r7, #16]

			if(new_bytes == 0) {
 811001e:	693b      	ldr	r3, [r7, #16]
 8110020:	2b00      	cmp	r3, #0
 8110022:	d101      	bne.n	8110028 <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x5c>
				return false;
 8110024:	2300      	movs	r3, #0
 8110026:	e00d      	b.n	8110044 <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x78>
			} else {
				transmit();
 8110028:	68fb      	ldr	r3, [r7, #12]
 811002a:	681b      	ldr	r3, [r3, #0]
 811002c:	330c      	adds	r3, #12
 811002e:	681b      	ldr	r3, [r3, #0]
 8110030:	68f8      	ldr	r0, [r7, #12]
 8110032:	4798      	blx	r3
				data_bytes_written += new_bytes;
 8110034:	697a      	ldr	r2, [r7, #20]
 8110036:	693b      	ldr	r3, [r7, #16]
 8110038:	4413      	add	r3, r2
 811003a:	617b      	str	r3, [r7, #20]
		while(data_bytes_written < def->size) {
 811003c:	e7d1      	b.n	810ffe2 <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x16>
			}
		}

		return true;
 811003e:	2301      	movs	r3, #1
 8110040:	e000      	b.n	8110044 <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x78>
	}

	return false;
 8110042:	2300      	movs	r3, #0
}
 8110044:	4618      	mov	r0, r3
 8110046:	3718      	adds	r7, #24
 8110048:	46bd      	mov	sp, r7
 811004a:	bd80      	pop	{r7, pc}

0811004c <_ZN10MessageBus7receiveEhPhm>:
 *
 * Provided an external thread calls this method with a buffer to the next incoming message,
 * dispatches the message to the appropriate message handlers.
 */
#include "Debug/Debug.h"
void MessageBus::receive(uint8_t sender_id, uint8_t *pointer, uint32_t length) {
 811004c:	b580      	push	{r7, lr}
 811004e:	b088      	sub	sp, #32
 8110050:	af00      	add	r7, sp, #0
 8110052:	60f8      	str	r0, [r7, #12]
 8110054:	607a      	str	r2, [r7, #4]
 8110056:	603b      	str	r3, [r7, #0]
 8110058:	460b      	mov	r3, r1
 811005a:	72fb      	strb	r3, [r7, #11]
	if(length > 0) {
 811005c:	683b      	ldr	r3, [r7, #0]
 811005e:	2b00      	cmp	r3, #0
 8110060:	d077      	beq.n	8110152 <_ZN10MessageBus7receiveEhPhm+0x106>
		// Safe-cast verification
		uint8_t packet_id = *pointer++;
 8110062:	687b      	ldr	r3, [r7, #4]
 8110064:	1c5a      	adds	r2, r3, #1
 8110066:	607a      	str	r2, [r7, #4]
 8110068:	781b      	ldrb	r3, [r3, #0]
 811006a:	777b      	strb	r3, [r7, #29]


		PacketDefinition* def = &definitions_by_id[packet_id & 0b00111111];
 811006c:	7f7b      	ldrb	r3, [r7, #29]
 811006e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8110072:	00db      	lsls	r3, r3, #3
 8110074:	68fa      	ldr	r2, [r7, #12]
 8110076:	4413      	add	r3, r2
 8110078:	3304      	adds	r3, #4
 811007a:	61bb      	str	r3, [r7, #24]
		ReconstructionBuffer* indexable_buffer = &reconstruction_buffers[sender_id & 0b00111111];
 811007c:	7afb      	ldrb	r3, [r7, #11]
 811007e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8110082:	3306      	adds	r3, #6
 8110084:	021b      	lsls	r3, r3, #8
 8110086:	68fa      	ldr	r2, [r7, #12]
 8110088:	4413      	add	r3, r2
 811008a:	3304      	adds	r3, #4
 811008c:	617b      	str	r3, [r7, #20]

		if(indexable_buffer->index + length > max_packet_size) {
 811008e:	697b      	ldr	r3, [r7, #20]
 8110090:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 8110094:	461a      	mov	r2, r3
 8110096:	683b      	ldr	r3, [r7, #0]
 8110098:	4413      	add	r3, r2
 811009a:	2bff      	cmp	r3, #255	; 0xff
 811009c:	d904      	bls.n	81100a8 <_ZN10MessageBus7receiveEhPhm+0x5c>
			indexable_buffer->index = 0; // Corrupted packet
 811009e:	697b      	ldr	r3, [r7, #20]
 81100a0:	2200      	movs	r2, #0
 81100a2:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
			return;
 81100a6:	e054      	b.n	8110152 <_ZN10MessageBus7receiveEhPhm+0x106>
		}

		for(uint16_t i = 0; i < length - 1; i++) {
 81100a8:	2300      	movs	r3, #0
 81100aa:	83fb      	strh	r3, [r7, #30]
 81100ac:	8bfa      	ldrh	r2, [r7, #30]
 81100ae:	683b      	ldr	r3, [r7, #0]
 81100b0:	3b01      	subs	r3, #1
 81100b2:	429a      	cmp	r2, r3
 81100b4:	d211      	bcs.n	81100da <_ZN10MessageBus7receiveEhPhm+0x8e>
			indexable_buffer->buffer[indexable_buffer->index++] = *pointer++;
 81100b6:	687b      	ldr	r3, [r7, #4]
 81100b8:	1c5a      	adds	r2, r3, #1
 81100ba:	607a      	str	r2, [r7, #4]
 81100bc:	697a      	ldr	r2, [r7, #20]
 81100be:	f892 20ff 	ldrb.w	r2, [r2, #255]	; 0xff
 81100c2:	1c51      	adds	r1, r2, #1
 81100c4:	b2c8      	uxtb	r0, r1
 81100c6:	6979      	ldr	r1, [r7, #20]
 81100c8:	f881 00ff 	strb.w	r0, [r1, #255]	; 0xff
 81100cc:	7819      	ldrb	r1, [r3, #0]
 81100ce:	697b      	ldr	r3, [r7, #20]
 81100d0:	5499      	strb	r1, [r3, r2]
		for(uint16_t i = 0; i < length - 1; i++) {
 81100d2:	8bfb      	ldrh	r3, [r7, #30]
 81100d4:	3301      	adds	r3, #1
 81100d6:	83fb      	strh	r3, [r7, #30]
 81100d8:	e7e8      	b.n	81100ac <_ZN10MessageBus7receiveEhPhm+0x60>
		}

		if(indexable_buffer->index >= def->size) {
 81100da:	697b      	ldr	r3, [r7, #20]
 81100dc:	f893 20ff 	ldrb.w	r2, [r3, #255]	; 0xff
 81100e0:	69bb      	ldr	r3, [r7, #24]
 81100e2:	785b      	ldrb	r3, [r3, #1]
 81100e4:	429a      	cmp	r2, r3
 81100e6:	d334      	bcc.n	8110152 <_ZN10MessageBus7receiveEhPhm+0x106>
			// Packet is complete. Forward buffer to handler.

			if(handlers[packet_id & 0b00111111] != nullptr) {
 81100e8:	7f7b      	ldrb	r3, [r7, #29]
 81100ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81100ee:	68fa      	ldr	r2, [r7, #12]
 81100f0:	f503 538c 	add.w	r3, r3, #4480	; 0x1180
 81100f4:	009b      	lsls	r3, r3, #2
 81100f6:	4413      	add	r3, r2
 81100f8:	685b      	ldr	r3, [r3, #4]
 81100fa:	2b00      	cmp	r3, #0
 81100fc:	d00c      	beq.n	8110118 <_ZN10MessageBus7receiveEhPhm+0xcc>
				handlers[packet_id & 0b00111111](sender_id, indexable_buffer->buffer);
 81100fe:	7f7b      	ldrb	r3, [r7, #29]
 8110100:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8110104:	68fa      	ldr	r2, [r7, #12]
 8110106:	f503 538c 	add.w	r3, r3, #4480	; 0x1180
 811010a:	009b      	lsls	r3, r3, #2
 811010c:	4413      	add	r3, r2
 811010e:	685b      	ldr	r3, [r3, #4]
 8110110:	6979      	ldr	r1, [r7, #20]
 8110112:	7afa      	ldrb	r2, [r7, #11]
 8110114:	4610      	mov	r0, r2
 8110116:	4798      	blx	r3
			}

			if(forwarders[packet_id & 0b00111111] != nullptr) {
 8110118:	7f7b      	ldrb	r3, [r7, #29]
 811011a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 811011e:	68fa      	ldr	r2, [r7, #12]
 8110120:	f503 538e 	add.w	r3, r3, #4544	; 0x11c0
 8110124:	009b      	lsls	r3, r3, #2
 8110126:	4413      	add	r3, r2
 8110128:	685b      	ldr	r3, [r3, #4]
 811012a:	2b00      	cmp	r3, #0
 811012c:	d00d      	beq.n	811014a <_ZN10MessageBus7receiveEhPhm+0xfe>
				forwarders[packet_id & 0b00111111]->send(def, indexable_buffer->buffer);
 811012e:	7f7b      	ldrb	r3, [r7, #29]
 8110130:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8110134:	68fa      	ldr	r2, [r7, #12]
 8110136:	f503 538e 	add.w	r3, r3, #4544	; 0x11c0
 811013a:	009b      	lsls	r3, r3, #2
 811013c:	4413      	add	r3, r2
 811013e:	685b      	ldr	r3, [r3, #4]
 8110140:	697a      	ldr	r2, [r7, #20]
 8110142:	69b9      	ldr	r1, [r7, #24]
 8110144:	4618      	mov	r0, r3
 8110146:	f7ff ff41 	bl	810ffcc <_ZN10MessageBus4sendEP16PacketDefinitionPh>
			}

			indexable_buffer->index = 0;
 811014a:	697b      	ldr	r3, [r7, #20]
 811014c:	2200      	movs	r2, #0
 811014e:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
		}
	}
}
 8110152:	3720      	adds	r7, #32
 8110154:	46bd      	mov	sp, r7
 8110156:	bd80      	pop	{r7, pc}

08110158 <_ZN10MessageBus8retrieveEj>:

/*
 * Searches a packet definition matching the given type in the hash table.
 */
PacketDefinition* MessageBus::retrieve(size_t hash) {
 8110158:	b480      	push	{r7}
 811015a:	b085      	sub	sp, #20
 811015c:	af00      	add	r7, sp, #0
 811015e:	6078      	str	r0, [r7, #4]
 8110160:	6039      	str	r1, [r7, #0]
	uint32_t searchPoint = hash % 256;
 8110162:	683b      	ldr	r3, [r7, #0]
 8110164:	b2db      	uxtb	r3, r3
 8110166:	60fb      	str	r3, [r7, #12]
	uint32_t searchStart = searchPoint;
 8110168:	68fb      	ldr	r3, [r7, #12]
 811016a:	60bb      	str	r3, [r7, #8]

	while(definitions_by_type[searchPoint] != nullptr) {
 811016c:	687a      	ldr	r2, [r7, #4]
 811016e:	68fb      	ldr	r3, [r7, #12]
 8110170:	3380      	adds	r3, #128	; 0x80
 8110172:	009b      	lsls	r3, r3, #2
 8110174:	4413      	add	r3, r2
 8110176:	685b      	ldr	r3, [r3, #4]
 8110178:	2b00      	cmp	r3, #0
 811017a:	d01f      	beq.n	81101bc <_ZN10MessageBus8retrieveEj+0x64>
		if(definitions_by_type[searchPoint]->hash == hash) {
 811017c:	687a      	ldr	r2, [r7, #4]
 811017e:	68fb      	ldr	r3, [r7, #12]
 8110180:	3380      	adds	r3, #128	; 0x80
 8110182:	009b      	lsls	r3, r3, #2
 8110184:	4413      	add	r3, r2
 8110186:	685b      	ldr	r3, [r3, #4]
 8110188:	685b      	ldr	r3, [r3, #4]
 811018a:	683a      	ldr	r2, [r7, #0]
 811018c:	429a      	cmp	r2, r3
 811018e:	d106      	bne.n	811019e <_ZN10MessageBus8retrieveEj+0x46>
			return definitions_by_type[searchPoint];
 8110190:	687a      	ldr	r2, [r7, #4]
 8110192:	68fb      	ldr	r3, [r7, #12]
 8110194:	3380      	adds	r3, #128	; 0x80
 8110196:	009b      	lsls	r3, r3, #2
 8110198:	4413      	add	r3, r2
 811019a:	685b      	ldr	r3, [r3, #4]
 811019c:	e00f      	b.n	81101be <_ZN10MessageBus8retrieveEj+0x66>
		}

		searchPoint++;
 811019e:	68fb      	ldr	r3, [r7, #12]
 81101a0:	3301      	adds	r3, #1
 81101a2:	60fb      	str	r3, [r7, #12]

		if(searchPoint == 256) {
 81101a4:	68fb      	ldr	r3, [r7, #12]
 81101a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81101aa:	d101      	bne.n	81101b0 <_ZN10MessageBus8retrieveEj+0x58>
			searchPoint = 0;
 81101ac:	2300      	movs	r3, #0
 81101ae:	60fb      	str	r3, [r7, #12]
		}

		if(searchStart == searchPoint) {
 81101b0:	68ba      	ldr	r2, [r7, #8]
 81101b2:	68fb      	ldr	r3, [r7, #12]
 81101b4:	429a      	cmp	r2, r3
 81101b6:	d000      	beq.n	81101ba <_ZN10MessageBus8retrieveEj+0x62>
	while(definitions_by_type[searchPoint] != nullptr) {
 81101b8:	e7d8      	b.n	811016c <_ZN10MessageBus8retrieveEj+0x14>
			break; // No packet definition matching the given template type
 81101ba:	bf00      	nop
		}
	}

	return nullptr;
 81101bc:	2300      	movs	r3, #0
}
 81101be:	4618      	mov	r0, r3
 81101c0:	3714      	adds	r7, #20
 81101c2:	46bd      	mov	sp, r7
 81101c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81101c8:	4770      	bx	lr
	...

081101cc <_ZN10NetworkBusC1EP8IODriver>:


#include "NetworkBus.h"
#include "Protocol/Protocol.h"

NetworkBus::NetworkBus(IODriver* driver) : IOBus(driver, network_frame, sizeof(network_frame)) {
 81101cc:	b580      	push	{r7, lr}
 81101ce:	b082      	sub	sp, #8
 81101d0:	af00      	add	r7, sp, #0
 81101d2:	6078      	str	r0, [r7, #4]
 81101d4:	6039      	str	r1, [r7, #0]
 81101d6:	6878      	ldr	r0, [r7, #4]
 81101d8:	687b      	ldr	r3, [r7, #4]
 81101da:	f503 4290 	add.w	r2, r3, #18432	; 0x4800
 81101de:	3211      	adds	r2, #17
 81101e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 81101e4:	6839      	ldr	r1, [r7, #0]
 81101e6:	f7fd fe6b 	bl	810dec0 <_ZN5IOBusC1EP8IODriverPhm>
 81101ea:	4a36      	ldr	r2, [pc, #216]	; (81102c4 <_ZN10NetworkBusC1EP8IODriver+0xf8>)
 81101ec:	687b      	ldr	r3, [r7, #4]
 81101ee:	601a      	str	r2, [r3, #0]

	// avionics
	define<Avionics_BaroTempPacket>(0);
 81101f0:	687b      	ldr	r3, [r7, #4]
 81101f2:	2100      	movs	r1, #0
 81101f4:	4618      	mov	r0, r3
 81101f6:	f7fe ff29 	bl	810f04c <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh>
	define<Avionics_AccelMagPacket>(1);
 81101fa:	687b      	ldr	r3, [r7, #4]
 81101fc:	2101      	movs	r1, #1
 81101fe:	4618      	mov	r0, r3
 8110200:	f7fe ff9c 	bl	810f13c <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh>
	define<Avionics_ADCPacket>(2);
 8110204:	687b      	ldr	r3, [r7, #4]
 8110206:	2102      	movs	r1, #2
 8110208:	4618      	mov	r0, r3
 811020a:	f7ff f80f 	bl	810f22c <_ZN10MessageBus6defineI18Avionics_ADCPacketEEbh>
	define<Science_MassPacket>(3);
 811020e:	687b      	ldr	r3, [r7, #4]
 8110210:	2103      	movs	r1, #3
 8110212:	4618      	mov	r0, r3
 8110214:	f7ff f882 	bl	810f31c <_ZN10MessageBus6defineI18Science_MassPacketEEbh>


	// power supply
	define<Power_SystemPacket>(8);
 8110218:	687b      	ldr	r3, [r7, #4]
 811021a:	2108      	movs	r1, #8
 811021c:	4618      	mov	r0, r3
 811021e:	f7ff f8f5 	bl	810f40c <_ZN10MessageBus6defineI18Power_SystemPacketEEbh>
	define<Power_VoltagePacket>(9);
 8110222:	687b      	ldr	r3, [r7, #4]
 8110224:	2109      	movs	r1, #9
 8110226:	4618      	mov	r0, r3
 8110228:	f7ff f94e 	bl	810f4c8 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh>
	define<Power_CurrentPacket>(10);
 811022c:	687b      	ldr	r3, [r7, #4]
 811022e:	210a      	movs	r1, #10
 8110230:	4618      	mov	r0, r3
 8110232:	f7ff f9a7 	bl	810f584 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh>

	define<Reset_PowerSupplyPacket>(13);
 8110236:	687b      	ldr	r3, [r7, #4]
 8110238:	210d      	movs	r1, #13
 811023a:	4618      	mov	r0, r3
 811023c:	f7ff fa00 	bl	810f640 <_ZN10MessageBus6defineI23Reset_PowerSupplyPacketEEbh>
	define<Switch_AvionicsPacket>(14);
 8110240:	687b      	ldr	r3, [r7, #4]
 8110242:	210e      	movs	r1, #14
 8110244:	4618      	mov	r0, r3
 8110246:	f7ff fa59 	bl	810f6fc <_ZN10MessageBus6defineI21Switch_AvionicsPacketEEbh>
	define<Switch_RamanPacket>(15);
 811024a:	687b      	ldr	r3, [r7, #4]
 811024c:	210f      	movs	r1, #15
 811024e:	4618      	mov	r0, r3
 8110250:	f7ff fab2 	bl	810f7b8 <_ZN10MessageBus6defineI18Switch_RamanPacketEEbh>
	define<Switch_JetsonPacket>(16);
 8110254:	687b      	ldr	r3, [r7, #4]
 8110256:	2110      	movs	r1, #16
 8110258:	4618      	mov	r0, r3
 811025a:	f7ff fb0b 	bl	810f874 <_ZN10MessageBus6defineI19Switch_JetsonPacketEEbh>
	define<Switch_LidarPacket>(17);
 811025e:	687b      	ldr	r3, [r7, #4]
 8110260:	2111      	movs	r1, #17
 8110262:	4618      	mov	r0, r3
 8110264:	f7ff fb64 	bl	810f930 <_ZN10MessageBus6defineI18Switch_LidarPacketEEbh>
	define<Switch_EthernetPacket>(18);
 8110268:	687b      	ldr	r3, [r7, #4]
 811026a:	2112      	movs	r1, #18
 811026c:	4618      	mov	r0, r3
 811026e:	f7ff fbbd 	bl	810f9ec <_ZN10MessageBus6defineI21Switch_EthernetPacketEEbh>

	// finite state machine
	define<FsmPacket>(22);
 8110272:	687b      	ldr	r3, [r7, #4]
 8110274:	2116      	movs	r1, #22
 8110276:	4618      	mov	r0, r3
 8110278:	f7ff fc16 	bl	810faa8 <_ZN10MessageBus6defineI9FsmPacketEEbh>

	// general packets
	define<DataPacket>(58);
 811027c:	687b      	ldr	r3, [r7, #4]
 811027e:	213a      	movs	r1, #58	; 0x3a
 8110280:	4618      	mov	r0, r3
 8110282:	f7ff fc6f 	bl	810fb64 <_ZN10MessageBus6defineI10DataPacketEEbh>
	define<PingPacket>(59);
 8110286:	687b      	ldr	r3, [r7, #4]
 8110288:	213b      	movs	r1, #59	; 0x3b
 811028a:	4618      	mov	r0, r3
 811028c:	f7ff fcc8 	bl	810fc20 <_ZN10MessageBus6defineI10PingPacketEEbh>
	define<ErrorPacket>(60);
 8110290:	687b      	ldr	r3, [r7, #4]
 8110292:	213c      	movs	r1, #60	; 0x3c
 8110294:	4618      	mov	r0, r3
 8110296:	f7ff fd21 	bl	810fcdc <_ZN10MessageBus6defineI11ErrorPacketEEbh>
	define<RequestPacket>(61);
 811029a:	687b      	ldr	r3, [r7, #4]
 811029c:	213d      	movs	r1, #61	; 0x3d
 811029e:	4618      	mov	r0, r3
 81102a0:	f7ff fd7a 	bl	810fd98 <_ZN10MessageBus6defineI13RequestPacketEEbh>
	define<ResponsePacket>(62);
 81102a4:	687b      	ldr	r3, [r7, #4]
 81102a6:	213e      	movs	r1, #62	; 0x3e
 81102a8:	4618      	mov	r0, r3
 81102aa:	f7ff fdd3 	bl	810fe54 <_ZN10MessageBus6defineI14ResponsePacketEEbh>
	define<ProgressPacket>(63);
 81102ae:	687b      	ldr	r3, [r7, #4]
 81102b0:	213f      	movs	r1, #63	; 0x3f
 81102b2:	4618      	mov	r0, r3
 81102b4:	f7ff fe2c 	bl	810ff10 <_ZN10MessageBus6defineI14ProgressPacketEEbh>
}
 81102b8:	687b      	ldr	r3, [r7, #4]
 81102ba:	4618      	mov	r0, r3
 81102bc:	3708      	adds	r7, #8
 81102be:	46bd      	mov	sp, r7
 81102c0:	bd80      	pop	{r7, pc}
 81102c2:	bf00      	nop
 81102c4:	08115d14 	.word	0x08115d14

081102c8 <_ZN10NetworkBusD1Ev>:
#include "IOBus.h"

#define NETWORK_FRAME_SIZE 256


class NetworkBus : public IOBus {
 81102c8:	b580      	push	{r7, lr}
 81102ca:	b082      	sub	sp, #8
 81102cc:	af00      	add	r7, sp, #0
 81102ce:	6078      	str	r0, [r7, #4]
 81102d0:	4a05      	ldr	r2, [pc, #20]	; (81102e8 <_ZN10NetworkBusD1Ev+0x20>)
 81102d2:	687b      	ldr	r3, [r7, #4]
 81102d4:	601a      	str	r2, [r3, #0]
 81102d6:	687b      	ldr	r3, [r7, #4]
 81102d8:	4618      	mov	r0, r3
 81102da:	f7fe fe63 	bl	810efa4 <_ZN5IOBusD1Ev>
 81102de:	687b      	ldr	r3, [r7, #4]
 81102e0:	4618      	mov	r0, r3
 81102e2:	3708      	adds	r7, #8
 81102e4:	46bd      	mov	sp, r7
 81102e6:	bd80      	pop	{r7, pc}
 81102e8:	08115d14 	.word	0x08115d14

081102ec <_ZN10NetworkBusD0Ev>:
 81102ec:	b580      	push	{r7, lr}
 81102ee:	b082      	sub	sp, #8
 81102f0:	af00      	add	r7, sp, #0
 81102f2:	6078      	str	r0, [r7, #4]
 81102f4:	6878      	ldr	r0, [r7, #4]
 81102f6:	f7ff ffe7 	bl	81102c8 <_ZN10NetworkBusD1Ev>
 81102fa:	f644 1114 	movw	r1, #18708	; 0x4914
 81102fe:	6878      	ldr	r0, [r7, #4]
 8110300:	f001 fdd3 	bl	8111eaa <_ZdlPvj>
 8110304:	687b      	ldr	r3, [r7, #4]
 8110306:	4618      	mov	r0, r3
 8110308:	3708      	adds	r7, #8
 811030a:	46bd      	mov	sp, r7
 811030c:	bd80      	pop	{r7, pc}

0811030e <_ZN14WatchdogThread4initEv>:
#include "iwdg.h"

#include "Debug/Debug.h"
#include "usart.h"

void WatchdogThread::init() {
 811030e:	b480      	push	{r7}
 8110310:	b083      	sub	sp, #12
 8110312:	af00      	add	r7, sp, #0
 8110314:	6078      	str	r0, [r7, #4]

}
 8110316:	bf00      	nop
 8110318:	370c      	adds	r7, #12
 811031a:	46bd      	mov	sp, r7
 811031c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8110320:	4770      	bx	lr

08110322 <_ZN14WatchdogThread4loopEv>:

void WatchdogThread::loop() {
 8110322:	b580      	push	{r7, lr}
 8110324:	b082      	sub	sp, #8
 8110326:	af00      	add	r7, sp, #0
 8110328:	6078      	str	r0, [r7, #4]
	HAL_IWDG_Refresh(watchdog_handle);
 811032a:	687b      	ldr	r3, [r7, #4]
 811032c:	691b      	ldr	r3, [r3, #16]
 811032e:	4618      	mov	r0, r3
 8110330:	f7f6 f90e 	bl	8106550 <HAL_IWDG_Refresh>
	osDelay(100 / portTICK_PERIOD_MS);
 8110334:	2064      	movs	r0, #100	; 0x64
 8110336:	f7f9 f883 	bl	8109440 <osDelay>
}
 811033a:	bf00      	nop
 811033c:	3708      	adds	r7, #8
 811033e:	46bd      	mov	sp, r7
 8110340:	bd80      	pop	{r7, pc}
	...

08110344 <_ZN14WatchdogThreadD1Ev>:
#ifndef MISC_WATCHDOGTHREAD_H_
#define MISC_WATCHDOGTHREAD_H_

#include "../Thread.h"

class WatchdogThread : Thread {
 8110344:	b580      	push	{r7, lr}
 8110346:	b082      	sub	sp, #8
 8110348:	af00      	add	r7, sp, #0
 811034a:	6078      	str	r0, [r7, #4]
 811034c:	4a05      	ldr	r2, [pc, #20]	; (8110364 <_ZN14WatchdogThreadD1Ev+0x20>)
 811034e:	687b      	ldr	r3, [r7, #4]
 8110350:	601a      	str	r2, [r3, #0]
 8110352:	687b      	ldr	r3, [r7, #4]
 8110354:	4618      	mov	r0, r3
 8110356:	f7fb faf7 	bl	810b948 <_ZN6ThreadD1Ev>
 811035a:	687b      	ldr	r3, [r7, #4]
 811035c:	4618      	mov	r0, r3
 811035e:	3708      	adds	r7, #8
 8110360:	46bd      	mov	sp, r7
 8110362:	bd80      	pop	{r7, pc}
 8110364:	08115d48 	.word	0x08115d48

08110368 <_ZN14WatchdogThreadD0Ev>:
 8110368:	b580      	push	{r7, lr}
 811036a:	b082      	sub	sp, #8
 811036c:	af00      	add	r7, sp, #0
 811036e:	6078      	str	r0, [r7, #4]
 8110370:	6878      	ldr	r0, [r7, #4]
 8110372:	f7ff ffe7 	bl	8110344 <_ZN14WatchdogThreadD1Ev>
 8110376:	2114      	movs	r1, #20
 8110378:	6878      	ldr	r0, [r7, #4]
 811037a:	f001 fd96 	bl	8111eaa <_ZdlPvj>
 811037e:	687b      	ldr	r3, [r7, #4]
 8110380:	4618      	mov	r0, r3
 8110382:	3708      	adds	r7, #8
 8110384:	46bd      	mov	sp, r7
 8110386:	bd80      	pop	{r7, pc}

08110388 <_ZN17PotentiometerData8toStringEPc>:

struct PotentiometerData {
	uint8_t portNum;
	float voltage;

	char* toString(char* buffer) {
 8110388:	b5b0      	push	{r4, r5, r7, lr}
 811038a:	b084      	sub	sp, #16
 811038c:	af02      	add	r7, sp, #8
 811038e:	6078      	str	r0, [r7, #4]
 8110390:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "[i2c%d] Voltage(V): %f", portNum, voltage);
 8110392:	687b      	ldr	r3, [r7, #4]
 8110394:	781b      	ldrb	r3, [r3, #0]
 8110396:	461d      	mov	r5, r3
 8110398:	687b      	ldr	r3, [r7, #4]
 811039a:	685b      	ldr	r3, [r3, #4]
 811039c:	4618      	mov	r0, r3
 811039e:	f7f0 f96b 	bl	8100678 <__aeabi_f2d>
 81103a2:	4603      	mov	r3, r0
 81103a4:	460c      	mov	r4, r1
 81103a6:	e9cd 3400 	strd	r3, r4, [sp]
 81103aa:	462a      	mov	r2, r5
 81103ac:	4904      	ldr	r1, [pc, #16]	; (81103c0 <_ZN17PotentiometerData8toStringEPc+0x38>)
 81103ae:	6838      	ldr	r0, [r7, #0]
 81103b0:	f002 fc30 	bl	8112c14 <siprintf>
		return buffer;
 81103b4:	683b      	ldr	r3, [r7, #0]
	}
 81103b6:	4618      	mov	r0, r3
 81103b8:	3708      	adds	r7, #8
 81103ba:	46bd      	mov	sp, r7
 81103bc:	bdb0      	pop	{r4, r5, r7, pc}
 81103be:	bf00      	nop
 81103c0:	081154f8 	.word	0x081154f8

081103c4 <_ZN17PotentiometerData7toArrayEPh>:

	uint8_t* toArray(uint8_t* buffer){
 81103c4:	b480      	push	{r7}
 81103c6:	b083      	sub	sp, #12
 81103c8:	af00      	add	r7, sp, #0
 81103ca:	6078      	str	r0, [r7, #4]
 81103cc:	6039      	str	r1, [r7, #0]
		*(uint8_t*)(buffer) = portNum;
 81103ce:	683b      	ldr	r3, [r7, #0]
 81103d0:	687a      	ldr	r2, [r7, #4]
 81103d2:	7812      	ldrb	r2, [r2, #0]
 81103d4:	701a      	strb	r2, [r3, #0]
		*(float*)(buffer + 1) = voltage;
 81103d6:	683b      	ldr	r3, [r7, #0]
 81103d8:	3301      	adds	r3, #1
 81103da:	687a      	ldr	r2, [r7, #4]
 81103dc:	6852      	ldr	r2, [r2, #4]
 81103de:	601a      	str	r2, [r3, #0]
		return buffer;
 81103e0:	683b      	ldr	r3, [r7, #0]
	}
 81103e2:	4618      	mov	r0, r3
 81103e4:	370c      	adds	r7, #12
 81103e6:	46bd      	mov	sp, r7
 81103e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81103ec:	4770      	bx	lr

081103ee <_ZN12ProberThread6getI2CEv>:
public:
	ProberThread(I2C_HandleTypeDef* hi2c) : Thread("Prober", 1024), hi2c(hi2c), instance(nullptr), i2cNum(0) {}
	void init();
	void loop();
	void resetProber();
	I2C_HandleTypeDef* getI2C() { return hi2c; }
 81103ee:	b480      	push	{r7}
 81103f0:	b083      	sub	sp, #12
 81103f2:	af00      	add	r7, sp, #0
 81103f4:	6078      	str	r0, [r7, #4]
 81103f6:	687b      	ldr	r3, [r7, #4]
 81103f8:	691b      	ldr	r3, [r3, #16]
 81103fa:	4618      	mov	r0, r3
 81103fc:	370c      	adds	r7, #12
 81103fe:	46bd      	mov	sp, r7
 8110400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8110404:	4770      	bx	lr

08110406 <_ZN12ProberThread9getI2CNumEv>:
	uint8_t getI2CNum() {return i2cNum; }
 8110406:	b480      	push	{r7}
 8110408:	b083      	sub	sp, #12
 811040a:	af00      	add	r7, sp, #0
 811040c:	6078      	str	r0, [r7, #4]
 811040e:	687b      	ldr	r3, [r7, #4]
 8110410:	7f1b      	ldrb	r3, [r3, #28]
 8110412:	4618      	mov	r0, r3
 8110414:	370c      	adds	r7, #12
 8110416:	46bd      	mov	sp, r7
 8110418:	f85d 7b04 	ldr.w	r7, [sp], #4
 811041c:	4770      	bx	lr
	...

08110420 <_ZN11ADC16ThreadC1EP12ProberThread>:
#include "DataStructures.h"
#include "Debug/Debug.h"

static char cbuf[256];

ADC16Thread::ADC16Thread(ProberThread* parent)
 8110420:	b590      	push	{r4, r7, lr}
 8110422:	b083      	sub	sp, #12
 8110424:	af00      	add	r7, sp, #0
 8110426:	6078      	str	r0, [r7, #4]
 8110428:	6039      	str	r1, [r7, #0]
: Thread("ADC16"), parent(parent), ads(parent->getI2C()), portNum(parent->getI2CNum()), offset(0)
 811042a:	687b      	ldr	r3, [r7, #4]
 811042c:	4914      	ldr	r1, [pc, #80]	; (8110480 <_ZN11ADC16ThreadC1EP12ProberThread+0x60>)
 811042e:	4618      	mov	r0, r3
 8110430:	f001 fa40 	bl	81118b4 <_ZN6ThreadC1EPKc>
 8110434:	4a13      	ldr	r2, [pc, #76]	; (8110484 <_ZN11ADC16ThreadC1EP12ProberThread+0x64>)
 8110436:	687b      	ldr	r3, [r7, #4]
 8110438:	601a      	str	r2, [r3, #0]
 811043a:	687b      	ldr	r3, [r7, #4]
 811043c:	683a      	ldr	r2, [r7, #0]
 811043e:	611a      	str	r2, [r3, #16]
 8110440:	687b      	ldr	r3, [r7, #4]
 8110442:	f103 0414 	add.w	r4, r3, #20
 8110446:	6838      	ldr	r0, [r7, #0]
 8110448:	f7ff ffd1 	bl	81103ee <_ZN12ProberThread6getI2CEv>
 811044c:	4603      	mov	r3, r0
 811044e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8110488 <_ZN11ADC16ThreadC1EP12ProberThread+0x68>
 8110452:	2248      	movs	r2, #72	; 0x48
 8110454:	4619      	mov	r1, r3
 8110456:	4620      	mov	r0, r4
 8110458:	f7fb fed4 	bl	810c204 <_ZN7ADS1113C1EP19__I2C_HandleTypeDefhf>
 811045c:	6838      	ldr	r0, [r7, #0]
 811045e:	f7ff ffd2 	bl	8110406 <_ZN12ProberThread9getI2CNumEv>
 8110462:	4603      	mov	r3, r0
 8110464:	461a      	mov	r2, r3
 8110466:	687b      	ldr	r3, [r7, #4]
 8110468:	f883 2020 	strb.w	r2, [r3, #32]
 811046c:	687b      	ldr	r3, [r7, #4]
 811046e:	f04f 0200 	mov.w	r2, #0
 8110472:	625a      	str	r2, [r3, #36]	; 0x24
{}
 8110474:	687b      	ldr	r3, [r7, #4]
 8110476:	4618      	mov	r0, r3
 8110478:	370c      	adds	r7, #12
 811047a:	46bd      	mov	sp, r7
 811047c:	bd90      	pop	{r4, r7, pc}
 811047e:	bf00      	nop
 8110480:	08115510 	.word	0x08115510
 8110484:	08115d8c 	.word	0x08115d8c
 8110488:	4003126f 	.word	0x4003126f

0811048c <_ZN11ADC16Thread4initEv>:

void ADC16Thread::init() {
 811048c:	b580      	push	{r7, lr}
 811048e:	b082      	sub	sp, #8
 8110490:	af00      	add	r7, sp, #0
 8110492:	6078      	str	r0, [r7, #4]
	if(!ads.begin()) {
 8110494:	687b      	ldr	r3, [r7, #4]
 8110496:	3314      	adds	r3, #20
 8110498:	4618      	mov	r0, r3
 811049a:	f7fb fee0 	bl	810c25e <_ZN7ADS11135beginEv>
 811049e:	4603      	mov	r3, r0
 81104a0:	f083 0301 	eor.w	r3, r3, #1
 81104a4:	b2db      	uxtb	r3, r3
 81104a6:	2b00      	cmp	r3, #0
 81104a8:	d011      	beq.n	81104ce <_ZN11ADC16Thread4initEv+0x42>
		println("[i2c%d] ADS1113 initialisation failed", portNum);
 81104aa:	6878      	ldr	r0, [r7, #4]
 81104ac:	687b      	ldr	r3, [r7, #4]
 81104ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 81104b2:	461a      	mov	r2, r3
 81104b4:	490b      	ldr	r1, [pc, #44]	; (81104e4 <_ZN11ADC16Thread4initEv+0x58>)
 81104b6:	f001 fa75 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		terminate();
 81104ba:	687b      	ldr	r3, [r7, #4]
 81104bc:	4618      	mov	r0, r3
 81104be:	f001 fa63 	bl	8111988 <_ZN6Thread9terminateEv>
		parent->resetProber();
 81104c2:	687b      	ldr	r3, [r7, #4]
 81104c4:	691b      	ldr	r3, [r3, #16]
 81104c6:	4618      	mov	r0, r3
 81104c8:	f000 ff62 	bl	8111390 <_ZN12ProberThread11resetProberEv>
		return;
 81104cc:	e007      	b.n	81104de <_ZN11ADC16Thread4initEv+0x52>
	}

	println("[i2c%d] ADS1113 initialised", portNum);
 81104ce:	6878      	ldr	r0, [r7, #4]
 81104d0:	687b      	ldr	r3, [r7, #4]
 81104d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 81104d6:	461a      	mov	r2, r3
 81104d8:	4903      	ldr	r1, [pc, #12]	; (81104e8 <_ZN11ADC16Thread4initEv+0x5c>)
 81104da:	f001 fa63 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
}
 81104de:	3708      	adds	r7, #8
 81104e0:	46bd      	mov	sp, r7
 81104e2:	bd80      	pop	{r7, pc}
 81104e4:	08115518 	.word	0x08115518
 81104e8:	08115540 	.word	0x08115540

081104ec <_ZN11ADC16Thread4loopEv>:

static PotentiometerData data;
static Avionics_ADCPacket packet;
void ADC16Thread::loop() { //Should this send a voltage or radial position?
 81104ec:	b590      	push	{r4, r7, lr}
 81104ee:	ed2d 8b02 	vpush	{d8}
 81104f2:	b085      	sub	sp, #20
 81104f4:	af00      	add	r7, sp, #0
 81104f6:	6078      	str	r0, [r7, #4]

	int16_t raw = 0;
 81104f8:	2300      	movs	r3, #0
 81104fa:	81fb      	strh	r3, [r7, #14]

	if(ads.readADC_Differential_0_1(raw)) {
 81104fc:	687b      	ldr	r3, [r7, #4]
 81104fe:	3314      	adds	r3, #20
 8110500:	f107 010e 	add.w	r1, r7, #14
 8110504:	2280      	movs	r2, #128	; 0x80
 8110506:	4618      	mov	r0, r3
 8110508:	f7fb ff55 	bl	810c3b6 <_ZN7ADS111324readADC_Differential_0_1ERst>
 811050c:	4603      	mov	r3, r0
 811050e:	2b00      	cmp	r3, #0
 8110510:	d037      	beq.n	8110582 <_ZN11ADC16Thread4loopEv+0x96>
		data.portNum = portNum;
 8110512:	687b      	ldr	r3, [r7, #4]
 8110514:	f893 2020 	ldrb.w	r2, [r3, #32]
 8110518:	4b25      	ldr	r3, [pc, #148]	; (81105b0 <_ZN11ADC16Thread4loopEv+0xc4>)
 811051a:	701a      	strb	r2, [r3, #0]
		data.voltage = raw*ads.getMultiplier() - offset; //voltage[V]
 811051c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8110520:	ee07 3a90 	vmov	s15, r3
 8110524:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8110528:	687b      	ldr	r3, [r7, #4]
 811052a:	3314      	adds	r3, #20
 811052c:	4618      	mov	r0, r3
 811052e:	f7fb ffd0 	bl	810c4d2 <_ZN7ADS111313getMultiplierEv>
 8110532:	eef0 7a40 	vmov.f32	s15, s0
 8110536:	ee28 7a27 	vmul.f32	s14, s16, s15
 811053a:	687b      	ldr	r3, [r7, #4]
 811053c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8110540:	ee77 7a67 	vsub.f32	s15, s14, s15
 8110544:	4b1a      	ldr	r3, [pc, #104]	; (81105b0 <_ZN11ADC16Thread4loopEv+0xc4>)
 8110546:	edc3 7a01 	vstr	s15, [r3, #4]
		println("%s", data.toString(cbuf));
 811054a:	687c      	ldr	r4, [r7, #4]
 811054c:	4919      	ldr	r1, [pc, #100]	; (81105b4 <_ZN11ADC16Thread4loopEv+0xc8>)
 811054e:	4818      	ldr	r0, [pc, #96]	; (81105b0 <_ZN11ADC16Thread4loopEv+0xc4>)
 8110550:	f7ff ff1a 	bl	8110388 <_ZN17PotentiometerData8toStringEPc>
 8110554:	4603      	mov	r3, r0
 8110556:	461a      	mov	r2, r3
 8110558:	4917      	ldr	r1, [pc, #92]	; (81105b8 <_ZN11ADC16Thread4loopEv+0xcc>)
 811055a:	4620      	mov	r0, r4
 811055c:	f001 fa22 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		data.toArray((uint8_t*) &packet);
 8110560:	4916      	ldr	r1, [pc, #88]	; (81105bc <_ZN11ADC16Thread4loopEv+0xd0>)
 8110562:	4813      	ldr	r0, [pc, #76]	; (81105b0 <_ZN11ADC16Thread4loopEv+0xc4>)
 8110564:	f7ff ff2e 	bl	81103c4 <_ZN17PotentiometerData7toArrayEPh>
		network.send(&packet);
 8110568:	4914      	ldr	r1, [pc, #80]	; (81105bc <_ZN11ADC16Thread4loopEv+0xd0>)
 811056a:	4815      	ldr	r0, [pc, #84]	; (81105c0 <_ZN11ADC16Thread4loopEv+0xd4>)
 811056c:	f7fe febc 	bl	810f2e8 <_ZN10MessageBus4sendI18Avionics_ADCPacketEEbPT_>
		portYIELD();
 8110570:	4b14      	ldr	r3, [pc, #80]	; (81105c4 <_ZN11ADC16Thread4loopEv+0xd8>)
 8110572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8110576:	601a      	str	r2, [r3, #0]
 8110578:	f3bf 8f4f 	dsb	sy
 811057c:	f3bf 8f6f 	isb	sy
	} else {
		println("[i2c%d] ADS1113 disconnected", portNum);
		terminate();
		parent->resetProber();
	}
}
 8110580:	e010      	b.n	81105a4 <_ZN11ADC16Thread4loopEv+0xb8>
		println("[i2c%d] ADS1113 disconnected", portNum);
 8110582:	6878      	ldr	r0, [r7, #4]
 8110584:	687b      	ldr	r3, [r7, #4]
 8110586:	f893 3020 	ldrb.w	r3, [r3, #32]
 811058a:	461a      	mov	r2, r3
 811058c:	490e      	ldr	r1, [pc, #56]	; (81105c8 <_ZN11ADC16Thread4loopEv+0xdc>)
 811058e:	f001 fa09 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		terminate();
 8110592:	687b      	ldr	r3, [r7, #4]
 8110594:	4618      	mov	r0, r3
 8110596:	f001 f9f7 	bl	8111988 <_ZN6Thread9terminateEv>
		parent->resetProber();
 811059a:	687b      	ldr	r3, [r7, #4]
 811059c:	691b      	ldr	r3, [r3, #16]
 811059e:	4618      	mov	r0, r3
 81105a0:	f000 fef6 	bl	8111390 <_ZN12ProberThread11resetProberEv>
}
 81105a4:	bf00      	nop
 81105a6:	3714      	adds	r7, #20
 81105a8:	46bd      	mov	sp, r7
 81105aa:	ecbd 8b02 	vpop	{d8}
 81105ae:	bd90      	pop	{r4, r7, pc}
 81105b0:	10008b2c 	.word	0x10008b2c
 81105b4:	10008a2c 	.word	0x10008a2c
 81105b8:	0811555c 	.word	0x0811555c
 81105bc:	10008b34 	.word	0x10008b34
 81105c0:	10009398 	.word	0x10009398
 81105c4:	e000ed04 	.word	0xe000ed04
 81105c8:	08115560 	.word	0x08115560

081105cc <_ZN11ADC16ThreadD1Ev>:
#include "DataStructures.h"
#include "Prober.h"

#include "Libraries/ADS1113/ads1113.h"

class ADC16Thread : public Thread {
 81105cc:	b580      	push	{r7, lr}
 81105ce:	b082      	sub	sp, #8
 81105d0:	af00      	add	r7, sp, #0
 81105d2:	6078      	str	r0, [r7, #4]
 81105d4:	4a05      	ldr	r2, [pc, #20]	; (81105ec <_ZN11ADC16ThreadD1Ev+0x20>)
 81105d6:	687b      	ldr	r3, [r7, #4]
 81105d8:	601a      	str	r2, [r3, #0]
 81105da:	687b      	ldr	r3, [r7, #4]
 81105dc:	4618      	mov	r0, r3
 81105de:	f7fb f9b3 	bl	810b948 <_ZN6ThreadD1Ev>
 81105e2:	687b      	ldr	r3, [r7, #4]
 81105e4:	4618      	mov	r0, r3
 81105e6:	3708      	adds	r7, #8
 81105e8:	46bd      	mov	sp, r7
 81105ea:	bd80      	pop	{r7, pc}
 81105ec:	08115d8c 	.word	0x08115d8c

081105f0 <_ZN11ADC16ThreadD0Ev>:
 81105f0:	b580      	push	{r7, lr}
 81105f2:	b082      	sub	sp, #8
 81105f4:	af00      	add	r7, sp, #0
 81105f6:	6078      	str	r0, [r7, #4]
 81105f8:	6878      	ldr	r0, [r7, #4]
 81105fa:	f7ff ffe7 	bl	81105cc <_ZN11ADC16ThreadD1Ev>
 81105fe:	2128      	movs	r1, #40	; 0x28
 8110600:	6878      	ldr	r0, [r7, #4]
 8110602:	f001 fc52 	bl	8111eaa <_ZdlPvj>
 8110606:	687b      	ldr	r3, [r7, #4]
 8110608:	4618      	mov	r0, r3
 811060a:	3708      	adds	r7, #8
 811060c:	46bd      	mov	sp, r7
 811060e:	bd80      	pop	{r7, pc}

08110610 <_ZN11ScienceData8toStringEPc>:
	char* toString(char* buffer) {
 8110610:	b590      	push	{r4, r7, lr}
 8110612:	b083      	sub	sp, #12
 8110614:	af00      	add	r7, sp, #0
 8110616:	6078      	str	r0, [r7, #4]
 8110618:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "Mass(g): %f", mass);
 811061a:	687b      	ldr	r3, [r7, #4]
 811061c:	681b      	ldr	r3, [r3, #0]
 811061e:	4618      	mov	r0, r3
 8110620:	f7f0 f82a 	bl	8100678 <__aeabi_f2d>
 8110624:	4603      	mov	r3, r0
 8110626:	460c      	mov	r4, r1
 8110628:	461a      	mov	r2, r3
 811062a:	4623      	mov	r3, r4
 811062c:	4904      	ldr	r1, [pc, #16]	; (8110640 <_ZN11ScienceData8toStringEPc+0x30>)
 811062e:	6838      	ldr	r0, [r7, #0]
 8110630:	f002 faf0 	bl	8112c14 <siprintf>
		return buffer;
 8110634:	683b      	ldr	r3, [r7, #0]
	}
 8110636:	4618      	mov	r0, r3
 8110638:	370c      	adds	r7, #12
 811063a:	46bd      	mov	sp, r7
 811063c:	bd90      	pop	{r4, r7, pc}
 811063e:	bf00      	nop
 8110640:	081155a4 	.word	0x081155a4

08110644 <_ZN11ScienceData7toArrayEPh>:
	uint8_t* toArray(uint8_t* buffer){
 8110644:	b480      	push	{r7}
 8110646:	b083      	sub	sp, #12
 8110648:	af00      	add	r7, sp, #0
 811064a:	6078      	str	r0, [r7, #4]
 811064c:	6039      	str	r1, [r7, #0]
		*(uint32_t*)(buffer) = mass;
 811064e:	687b      	ldr	r3, [r7, #4]
 8110650:	edd3 7a00 	vldr	s15, [r3]
 8110654:	683b      	ldr	r3, [r7, #0]
 8110656:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 811065a:	ee17 2a90 	vmov	r2, s15
 811065e:	601a      	str	r2, [r3, #0]
		return buffer;
 8110660:	683b      	ldr	r3, [r7, #0]
	}
 8110662:	4618      	mov	r0, r3
 8110664:	370c      	adds	r7, #12
 8110666:	46bd      	mov	sp, r7
 8110668:	f85d 7b04 	ldr.w	r7, [sp], #4
 811066c:	4770      	bx	lr
	...

08110670 <_ZN11ADC24ThreadC1EP12ProberThreadP12GPIO_TypeDefmS3_m>:
#define TIMEOUT 30*1000 //ms

static char cbuf[256];
const int32_t threshold = 50000;

ADC24Thread::ADC24Thread(ProberThread* parent, GPIO_TypeDef *sck_gpio, uint32_t sck_pin, GPIO_TypeDef *di_gpio, uint32_t di_pin)
 8110670:	b580      	push	{r7, lr}
 8110672:	b084      	sub	sp, #16
 8110674:	af00      	add	r7, sp, #0
 8110676:	60f8      	str	r0, [r7, #12]
 8110678:	60b9      	str	r1, [r7, #8]
 811067a:	607a      	str	r2, [r7, #4]
 811067c:	603b      	str	r3, [r7, #0]
: Thread("ADC24", 1024), parent(parent), portNum(parent->getI2CNum()), _nSamples(4),
  _multiplier(1),  _zero(0), _hx711({sck_gpio, sck_pin, di_gpio, di_pin})
 811067e:	68fb      	ldr	r3, [r7, #12]
 8110680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8110684:	4915      	ldr	r1, [pc, #84]	; (81106dc <_ZN11ADC24ThreadC1EP12ProberThreadP12GPIO_TypeDefmS3_m+0x6c>)
 8110686:	4618      	mov	r0, r3
 8110688:	f001 f937 	bl	81118fa <_ZN6ThreadC1EPKcm>
 811068c:	4a14      	ldr	r2, [pc, #80]	; (81106e0 <_ZN11ADC24ThreadC1EP12ProberThreadP12GPIO_TypeDefmS3_m+0x70>)
 811068e:	68fb      	ldr	r3, [r7, #12]
 8110690:	601a      	str	r2, [r3, #0]
 8110692:	68fb      	ldr	r3, [r7, #12]
 8110694:	68ba      	ldr	r2, [r7, #8]
 8110696:	611a      	str	r2, [r3, #16]
: Thread("ADC24", 1024), parent(parent), portNum(parent->getI2CNum()), _nSamples(4),
 8110698:	68b8      	ldr	r0, [r7, #8]
 811069a:	f7ff feb4 	bl	8110406 <_ZN12ProberThread9getI2CNumEv>
 811069e:	4603      	mov	r3, r0
 81106a0:	461a      	mov	r2, r3
  _multiplier(1),  _zero(0), _hx711({sck_gpio, sck_pin, di_gpio, di_pin})
 81106a2:	68fb      	ldr	r3, [r7, #12]
 81106a4:	751a      	strb	r2, [r3, #20]
 81106a6:	68fb      	ldr	r3, [r7, #12]
 81106a8:	2204      	movs	r2, #4
 81106aa:	82da      	strh	r2, [r3, #22]
 81106ac:	68fb      	ldr	r3, [r7, #12]
 81106ae:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 81106b2:	619a      	str	r2, [r3, #24]
 81106b4:	68fb      	ldr	r3, [r7, #12]
 81106b6:	2200      	movs	r2, #0
 81106b8:	61da      	str	r2, [r3, #28]
 81106ba:	68fb      	ldr	r3, [r7, #12]
 81106bc:	687a      	ldr	r2, [r7, #4]
 81106be:	621a      	str	r2, [r3, #32]
 81106c0:	68fb      	ldr	r3, [r7, #12]
 81106c2:	683a      	ldr	r2, [r7, #0]
 81106c4:	625a      	str	r2, [r3, #36]	; 0x24
 81106c6:	68fb      	ldr	r3, [r7, #12]
 81106c8:	69ba      	ldr	r2, [r7, #24]
 81106ca:	629a      	str	r2, [r3, #40]	; 0x28
 81106cc:	68fb      	ldr	r3, [r7, #12]
 81106ce:	69fa      	ldr	r2, [r7, #28]
 81106d0:	62da      	str	r2, [r3, #44]	; 0x2c
{ }
 81106d2:	68fb      	ldr	r3, [r7, #12]
 81106d4:	4618      	mov	r0, r3
 81106d6:	3710      	adds	r7, #16
 81106d8:	46bd      	mov	sp, r7
 81106da:	bd80      	pop	{r7, pc}
 81106dc:	081155b0 	.word	0x081155b0
 81106e0:	08115dc0 	.word	0x08115dc0

081106e4 <_ZN11ADC24Thread4initEv>:



void ADC24Thread::init() {
 81106e4:	b580      	push	{r7, lr}
 81106e6:	b082      	sub	sp, #8
 81106e8:	af00      	add	r7, sp, #0
 81106ea:	6078      	str	r0, [r7, #4]
	HX711_begin(_hx711);
 81106ec:	687b      	ldr	r3, [r7, #4]
 81106ee:	3320      	adds	r3, #32
 81106f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81106f2:	f7fd f805 	bl	810d700 <HX711_begin>

	if(!HX711_checkReadiness(_hx711)) {
 81106f6:	687b      	ldr	r3, [r7, #4]
 81106f8:	3320      	adds	r3, #32
 81106fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81106fc:	f7fd f866 	bl	810d7cc <HX711_checkReadiness>
 8110700:	4603      	mov	r3, r0
 8110702:	f083 0301 	eor.w	r3, r3, #1
 8110706:	b2db      	uxtb	r3, r3
 8110708:	2b00      	cmp	r3, #0
 811070a:	d010      	beq.n	811072e <_ZN11ADC24Thread4initEv+0x4a>
		println("[i2c%d] HX711 initialisation failed", portNum);
 811070c:	6878      	ldr	r0, [r7, #4]
 811070e:	687b      	ldr	r3, [r7, #4]
 8110710:	7d1b      	ldrb	r3, [r3, #20]
 8110712:	461a      	mov	r2, r3
 8110714:	490c      	ldr	r1, [pc, #48]	; (8110748 <_ZN11ADC24Thread4initEv+0x64>)
 8110716:	f001 f945 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		terminate();
 811071a:	687b      	ldr	r3, [r7, #4]
 811071c:	4618      	mov	r0, r3
 811071e:	f001 f933 	bl	8111988 <_ZN6Thread9terminateEv>
		parent->resetProber();
 8110722:	687b      	ldr	r3, [r7, #4]
 8110724:	691b      	ldr	r3, [r3, #16]
 8110726:	4618      	mov	r0, r3
 8110728:	f000 fe32 	bl	8111390 <_ZN12ProberThread11resetProberEv>
		return;
 811072c:	e009      	b.n	8110742 <_ZN11ADC24Thread4initEv+0x5e>
	}

	//Ensure there is no weight on top of scale on startup
	calibrateMultiplier();
 811072e:	6878      	ldr	r0, [r7, #4]
 8110730:	f000 f874 	bl	811081c <_ZN11ADC24Thread19calibrateMultiplierEv>
	println("[i2c%d] HX711 initialised", portNum);
 8110734:	6878      	ldr	r0, [r7, #4]
 8110736:	687b      	ldr	r3, [r7, #4]
 8110738:	7d1b      	ldrb	r3, [r3, #20]
 811073a:	461a      	mov	r2, r3
 811073c:	4903      	ldr	r1, [pc, #12]	; (811074c <_ZN11ADC24Thread4initEv+0x68>)
 811073e:	f001 f931 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
}
 8110742:	3708      	adds	r7, #8
 8110744:	46bd      	mov	sp, r7
 8110746:	bd80      	pop	{r7, pc}
 8110748:	081155b8 	.word	0x081155b8
 811074c:	081155dc 	.word	0x081155dc

08110750 <_ZN11ADC24Thread4loopEv>:

static ScienceData data;
static Science_MassPacket packet;
void ADC24Thread::loop() {
 8110750:	b5b0      	push	{r4, r5, r7, lr}
 8110752:	b084      	sub	sp, #16
 8110754:	af02      	add	r7, sp, #8
 8110756:	6078      	str	r0, [r7, #4]
	if(HX711_checkReadiness(_hx711)) { //check sensor is still responding
 8110758:	687b      	ldr	r3, [r7, #4]
 811075a:	3320      	adds	r3, #32
 811075c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 811075e:	f7fd f835 	bl	810d7cc <HX711_checkReadiness>
 8110762:	4603      	mov	r3, r0
 8110764:	2b00      	cmp	r3, #0
 8110766:	d036      	beq.n	81107d6 <_ZN11ADC24Thread4loopEv+0x86>
		data.mass = (HX711_valueAve(_hx711, _nSamples) - _zero)*_multiplier;
 8110768:	687b      	ldr	r3, [r7, #4]
 811076a:	8ada      	ldrh	r2, [r3, #22]
 811076c:	687b      	ldr	r3, [r7, #4]
 811076e:	9200      	str	r2, [sp, #0]
 8110770:	3320      	adds	r3, #32
 8110772:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8110774:	f7fd f8c3 	bl	810d8fe <HX711_valueAve>
 8110778:	4602      	mov	r2, r0
 811077a:	687b      	ldr	r3, [r7, #4]
 811077c:	69db      	ldr	r3, [r3, #28]
 811077e:	1ad3      	subs	r3, r2, r3
 8110780:	ee07 3a90 	vmov	s15, r3
 8110784:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8110788:	687b      	ldr	r3, [r7, #4]
 811078a:	edd3 7a06 	vldr	s15, [r3, #24]
 811078e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8110792:	4b1b      	ldr	r3, [pc, #108]	; (8110800 <_ZN11ADC24Thread4loopEv+0xb0>)
 8110794:	edc3 7a00 	vstr	s15, [r3]
		println("[i2c%d] %s", portNum, data.toString(cbuf));
 8110798:	687c      	ldr	r4, [r7, #4]
 811079a:	687b      	ldr	r3, [r7, #4]
 811079c:	7d1b      	ldrb	r3, [r3, #20]
 811079e:	461d      	mov	r5, r3
 81107a0:	4918      	ldr	r1, [pc, #96]	; (8110804 <_ZN11ADC24Thread4loopEv+0xb4>)
 81107a2:	4817      	ldr	r0, [pc, #92]	; (8110800 <_ZN11ADC24Thread4loopEv+0xb0>)
 81107a4:	f7ff ff34 	bl	8110610 <_ZN11ScienceData8toStringEPc>
 81107a8:	4603      	mov	r3, r0
 81107aa:	462a      	mov	r2, r5
 81107ac:	4916      	ldr	r1, [pc, #88]	; (8110808 <_ZN11ADC24Thread4loopEv+0xb8>)
 81107ae:	4620      	mov	r0, r4
 81107b0:	f001 f8f8 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		data.toArray((uint8_t*) &packet);
 81107b4:	4915      	ldr	r1, [pc, #84]	; (811080c <_ZN11ADC24Thread4loopEv+0xbc>)
 81107b6:	4812      	ldr	r0, [pc, #72]	; (8110800 <_ZN11ADC24Thread4loopEv+0xb0>)
 81107b8:	f7ff ff44 	bl	8110644 <_ZN11ScienceData7toArrayEPh>
		network.send(&packet);
 81107bc:	4913      	ldr	r1, [pc, #76]	; (811080c <_ZN11ADC24Thread4loopEv+0xbc>)
 81107be:	4814      	ldr	r0, [pc, #80]	; (8110810 <_ZN11ADC24Thread4loopEv+0xc0>)
 81107c0:	f7fe fe0a 	bl	810f3d8 <_ZN10MessageBus4sendI18Science_MassPacketEEbPT_>
		portYIELD();
 81107c4:	4b13      	ldr	r3, [pc, #76]	; (8110814 <_ZN11ADC24Thread4loopEv+0xc4>)
 81107c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81107ca:	601a      	str	r2, [r3, #0]
 81107cc:	f3bf 8f4f 	dsb	sy
 81107d0:	f3bf 8f6f 	isb	sy
	} else {
		println("[i2c%d] HX711 disconnected", portNum);
		terminate();
		parent->resetProber();
	}
}
 81107d4:	e00f      	b.n	81107f6 <_ZN11ADC24Thread4loopEv+0xa6>
		println("[i2c%d] HX711 disconnected", portNum);
 81107d6:	6878      	ldr	r0, [r7, #4]
 81107d8:	687b      	ldr	r3, [r7, #4]
 81107da:	7d1b      	ldrb	r3, [r3, #20]
 81107dc:	461a      	mov	r2, r3
 81107de:	490e      	ldr	r1, [pc, #56]	; (8110818 <_ZN11ADC24Thread4loopEv+0xc8>)
 81107e0:	f001 f8e0 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		terminate();
 81107e4:	687b      	ldr	r3, [r7, #4]
 81107e6:	4618      	mov	r0, r3
 81107e8:	f001 f8ce 	bl	8111988 <_ZN6Thread9terminateEv>
		parent->resetProber();
 81107ec:	687b      	ldr	r3, [r7, #4]
 81107ee:	691b      	ldr	r3, [r3, #16]
 81107f0:	4618      	mov	r0, r3
 81107f2:	f000 fdcd 	bl	8111390 <_ZN12ProberThread11resetProberEv>
}
 81107f6:	bf00      	nop
 81107f8:	3708      	adds	r7, #8
 81107fa:	46bd      	mov	sp, r7
 81107fc:	bdb0      	pop	{r4, r5, r7, pc}
 81107fe:	bf00      	nop
 8110800:	10008c3c 	.word	0x10008c3c
 8110804:	10008b3c 	.word	0x10008b3c
 8110808:	081155f8 	.word	0x081155f8
 811080c:	10008c40 	.word	0x10008c40
 8110810:	10009398 	.word	0x10009398
 8110814:	e000ed04 	.word	0xe000ed04
 8110818:	08115604 	.word	0x08115604

0811081c <_ZN11ADC24Thread19calibrateMultiplierEv>:

//calibrate the voltage->mass multiplier
void ADC24Thread::calibrateMultiplier(void){
 811081c:	b5f0      	push	{r4, r5, r6, r7, lr}
 811081e:	b08d      	sub	sp, #52	; 0x34
 8110820:	af02      	add	r7, sp, #8
 8110822:	6078      	str	r0, [r7, #4]
	//Get zero offset
	osDelay(200);
 8110824:	20c8      	movs	r0, #200	; 0xc8
 8110826:	f7f8 fe0b 	bl	8109440 <osDelay>
	tare(HX711_valueAve(_hx711, _nSamples*2));
 811082a:	687b      	ldr	r3, [r7, #4]
 811082c:	8adb      	ldrh	r3, [r3, #22]
 811082e:	005b      	lsls	r3, r3, #1
 8110830:	b29a      	uxth	r2, r3
 8110832:	687b      	ldr	r3, [r7, #4]
 8110834:	9200      	str	r2, [sp, #0]
 8110836:	3320      	adds	r3, #32
 8110838:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 811083a:	f7fd f860 	bl	810d8fe <HX711_valueAve>
 811083e:	4603      	mov	r3, r0
 8110840:	4619      	mov	r1, r3
 8110842:	6878      	ldr	r0, [r7, #4]
 8110844:	f000 f890 	bl	8110968 <_ZN11ADC24Thread4tareEl>
	float calibrationWeight = 500; //in g
 8110848:	4b41      	ldr	r3, [pc, #260]	; (8110950 <_ZN11ADC24Thread19calibrateMultiplierEv+0x134>)
 811084a:	627b      	str	r3, [r7, #36]	; 0x24

	//start timer; will timeout after (TIMEOUT)ms, defined above^
	uint64_t start_cycle = DWT->CYCCNT;
 811084c:	4b41      	ldr	r3, [pc, #260]	; (8110954 <_ZN11ADC24Thread19calibrateMultiplierEv+0x138>)
 811084e:	685b      	ldr	r3, [r3, #4]
 8110850:	f04f 0400 	mov.w	r4, #0
 8110854:	e9c7 3406 	strd	r3, r4, [r7, #24]
	uint64_t cycles = TIMEOUT * (HAL_RCC_GetHCLKFreq() / 1000000L);
 8110858:	f7f6 f880 	bl	810695c <HAL_RCC_GetHCLKFreq>
 811085c:	4602      	mov	r2, r0
 811085e:	4b3e      	ldr	r3, [pc, #248]	; (8110958 <_ZN11ADC24Thread19calibrateMultiplierEv+0x13c>)
 8110860:	fba3 2302 	umull	r2, r3, r3, r2
 8110864:	0c9b      	lsrs	r3, r3, #18
 8110866:	f247 5230 	movw	r2, #30000	; 0x7530
 811086a:	fb02 f303 	mul.w	r3, r2, r3
 811086e:	f04f 0400 	mov.w	r4, #0
 8110872:	e9c7 3404 	strd	r3, r4, [r7, #16]
	while((DWT->CYCCNT - start_cycle) < cycles){ //waits until measurements change by a certain threshold and assumes new value represents 500g
 8110876:	4b37      	ldr	r3, [pc, #220]	; (8110954 <_ZN11ADC24Thread19calibrateMultiplierEv+0x138>)
 8110878:	685b      	ldr	r3, [r3, #4]
 811087a:	461d      	mov	r5, r3
 811087c:	f04f 0600 	mov.w	r6, #0
 8110880:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8110884:	4629      	mov	r1, r5
 8110886:	4632      	mov	r2, r6
 8110888:	1ac9      	subs	r1, r1, r3
 811088a:	eb62 0204 	sbc.w	r2, r2, r4
 811088e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8110892:	42a2      	cmp	r2, r4
 8110894:	bf08      	it	eq
 8110896:	4299      	cmpeq	r1, r3
 8110898:	bf34      	ite	cc
 811089a:	2301      	movcc	r3, #1
 811089c:	2300      	movcs	r3, #0
 811089e:	b2db      	uxtb	r3, r3
 81108a0:	2b00      	cmp	r3, #0
 81108a2:	d040      	beq.n	8110926 <_ZN11ADC24Thread19calibrateMultiplierEv+0x10a>
		println("[i2c%d] Place %fg on top of scale in order to calibrate", portNum, calibrationWeight);
 81108a4:	687d      	ldr	r5, [r7, #4]
 81108a6:	687b      	ldr	r3, [r7, #4]
 81108a8:	7d1b      	ldrb	r3, [r3, #20]
 81108aa:	461e      	mov	r6, r3
 81108ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81108ae:	f7ef fee3 	bl	8100678 <__aeabi_f2d>
 81108b2:	4603      	mov	r3, r0
 81108b4:	460c      	mov	r4, r1
 81108b6:	e9cd 3400 	strd	r3, r4, [sp]
 81108ba:	4632      	mov	r2, r6
 81108bc:	4927      	ldr	r1, [pc, #156]	; (811095c <_ZN11ADC24Thread19calibrateMultiplierEv+0x140>)
 81108be:	4628      	mov	r0, r5
 81108c0:	f001 f870 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		int32_t currentVal = HX711_valueAve(_hx711, _nSamples);
 81108c4:	687b      	ldr	r3, [r7, #4]
 81108c6:	8ada      	ldrh	r2, [r3, #22]
 81108c8:	687b      	ldr	r3, [r7, #4]
 81108ca:	9200      	str	r2, [sp, #0]
 81108cc:	3320      	adds	r3, #32
 81108ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81108d0:	f7fd f815 	bl	810d8fe <HX711_valueAve>
 81108d4:	60f8      	str	r0, [r7, #12]
		int32_t diff = currentVal - _zero;
 81108d6:	687b      	ldr	r3, [r7, #4]
 81108d8:	69db      	ldr	r3, [r3, #28]
 81108da:	68fa      	ldr	r2, [r7, #12]
 81108dc:	1ad3      	subs	r3, r2, r3
 81108de:	60bb      	str	r3, [r7, #8]

		if(diff < -threshold){
 81108e0:	68bb      	ldr	r3, [r7, #8]
 81108e2:	4a1f      	ldr	r2, [pc, #124]	; (8110960 <_ZN11ADC24Thread19calibrateMultiplierEv+0x144>)
 81108e4:	4293      	cmp	r3, r2
 81108e6:	da1a      	bge.n	811091e <_ZN11ADC24Thread19calibrateMultiplierEv+0x102>
			osDelay(200); // Give the weight some time to settle
 81108e8:	20c8      	movs	r0, #200	; 0xc8
 81108ea:	f7f8 fda9 	bl	8109440 <osDelay>
			_multiplier = calibrationWeight/(HX711_valueAve(_hx711, _nSamples) - _zero);
 81108ee:	687b      	ldr	r3, [r7, #4]
 81108f0:	8ada      	ldrh	r2, [r3, #22]
 81108f2:	687b      	ldr	r3, [r7, #4]
 81108f4:	9200      	str	r2, [sp, #0]
 81108f6:	3320      	adds	r3, #32
 81108f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81108fa:	f7fd f800 	bl	810d8fe <HX711_valueAve>
 81108fe:	4602      	mov	r2, r0
 8110900:	687b      	ldr	r3, [r7, #4]
 8110902:	69db      	ldr	r3, [r3, #28]
 8110904:	1ad3      	subs	r3, r2, r3
 8110906:	ee07 3a90 	vmov	s15, r3
 811090a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 811090e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8110912:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8110916:	687b      	ldr	r3, [r7, #4]
 8110918:	edc3 7a06 	vstr	s15, [r3, #24]
			return;
 811091c:	e014      	b.n	8110948 <_ZN11ADC24Thread19calibrateMultiplierEv+0x12c>
		}
		osDelay(200);
 811091e:	20c8      	movs	r0, #200	; 0xc8
 8110920:	f7f8 fd8e 	bl	8109440 <osDelay>
	while((DWT->CYCCNT - start_cycle) < cycles){ //waits until measurements change by a certain threshold and assumes new value represents 500g
 8110924:	e7a7      	b.n	8110876 <_ZN11ADC24Thread19calibrateMultiplierEv+0x5a>
	}
	println("[i2c%d] Timeout(%u): HX711 unable to be calibrated", portNum, TIMEOUT/1000);
 8110926:	6878      	ldr	r0, [r7, #4]
 8110928:	687b      	ldr	r3, [r7, #4]
 811092a:	7d1b      	ldrb	r3, [r3, #20]
 811092c:	461a      	mov	r2, r3
 811092e:	231e      	movs	r3, #30
 8110930:	490c      	ldr	r1, [pc, #48]	; (8110964 <_ZN11ADC24Thread19calibrateMultiplierEv+0x148>)
 8110932:	f001 f837 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
	terminate();
 8110936:	687b      	ldr	r3, [r7, #4]
 8110938:	4618      	mov	r0, r3
 811093a:	f001 f825 	bl	8111988 <_ZN6Thread9terminateEv>
	parent->resetProber();
 811093e:	687b      	ldr	r3, [r7, #4]
 8110940:	691b      	ldr	r3, [r3, #16]
 8110942:	4618      	mov	r0, r3
 8110944:	f000 fd24 	bl	8111390 <_ZN12ProberThread11resetProberEv>
}
 8110948:	372c      	adds	r7, #44	; 0x2c
 811094a:	46bd      	mov	sp, r7
 811094c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 811094e:	bf00      	nop
 8110950:	43fa0000 	.word	0x43fa0000
 8110954:	e0001000 	.word	0xe0001000
 8110958:	431bde83 	.word	0x431bde83
 811095c:	08115620 	.word	0x08115620
 8110960:	ffff3cb0 	.word	0xffff3cb0
 8110964:	08115658 	.word	0x08115658

08110968 <_ZN11ADC24Thread4tareEl>:

void ADC24Thread::tare(int32_t zero){
 8110968:	b580      	push	{r7, lr}
 811096a:	b082      	sub	sp, #8
 811096c:	af00      	add	r7, sp, #0
 811096e:	6078      	str	r0, [r7, #4]
 8110970:	6039      	str	r1, [r7, #0]
	_zero = zero;
 8110972:	687b      	ldr	r3, [r7, #4]
 8110974:	683a      	ldr	r2, [r7, #0]
 8110976:	61da      	str	r2, [r3, #28]
	println("[i2c%d] HX711 successfully tared", portNum);
 8110978:	6878      	ldr	r0, [r7, #4]
 811097a:	687b      	ldr	r3, [r7, #4]
 811097c:	7d1b      	ldrb	r3, [r3, #20]
 811097e:	461a      	mov	r2, r3
 8110980:	4903      	ldr	r1, [pc, #12]	; (8110990 <_ZN11ADC24Thread4tareEl+0x28>)
 8110982:	f001 f80f 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
}
 8110986:	bf00      	nop
 8110988:	3708      	adds	r7, #8
 811098a:	46bd      	mov	sp, r7
 811098c:	bd80      	pop	{r7, pc}
 811098e:	bf00      	nop
 8110990:	0811568c 	.word	0x0811568c

08110994 <_ZN11ADC24ThreadD1Ev>:
#include "DataStructures.h"
#include "Prober.h"

#include "Libraries/HX711/hx711.h"

class ADC24Thread : public Thread {
 8110994:	b580      	push	{r7, lr}
 8110996:	b082      	sub	sp, #8
 8110998:	af00      	add	r7, sp, #0
 811099a:	6078      	str	r0, [r7, #4]
 811099c:	4a05      	ldr	r2, [pc, #20]	; (81109b4 <_ZN11ADC24ThreadD1Ev+0x20>)
 811099e:	687b      	ldr	r3, [r7, #4]
 81109a0:	601a      	str	r2, [r3, #0]
 81109a2:	687b      	ldr	r3, [r7, #4]
 81109a4:	4618      	mov	r0, r3
 81109a6:	f7fa ffcf 	bl	810b948 <_ZN6ThreadD1Ev>
 81109aa:	687b      	ldr	r3, [r7, #4]
 81109ac:	4618      	mov	r0, r3
 81109ae:	3708      	adds	r7, #8
 81109b0:	46bd      	mov	sp, r7
 81109b2:	bd80      	pop	{r7, pc}
 81109b4:	08115dc0 	.word	0x08115dc0

081109b8 <_ZN11ADC24ThreadD0Ev>:
 81109b8:	b580      	push	{r7, lr}
 81109ba:	b082      	sub	sp, #8
 81109bc:	af00      	add	r7, sp, #0
 81109be:	6078      	str	r0, [r7, #4]
 81109c0:	6878      	ldr	r0, [r7, #4]
 81109c2:	f7ff ffe7 	bl	8110994 <_ZN11ADC24ThreadD1Ev>
 81109c6:	2130      	movs	r1, #48	; 0x30
 81109c8:	6878      	ldr	r0, [r7, #4]
 81109ca:	f001 fa6e 	bl	8111eaa <_ZdlPvj>
 81109ce:	687b      	ldr	r3, [r7, #4]
 81109d0:	4618      	mov	r0, r3
 81109d2:	3708      	adds	r7, #8
 81109d4:	46bd      	mov	sp, r7
 81109d6:	bd80      	pop	{r7, pc}

081109d8 <_ZN8BaroData8toStringEPc>:
	char* toString(char* buffer) {
 81109d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 81109dc:	b086      	sub	sp, #24
 81109de:	af04      	add	r7, sp, #16
 81109e0:	6078      	str	r0, [r7, #4]
 81109e2:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "Tmp: %f, Prs: %f, Hum: %f", temperature, pressure, humidity);
 81109e4:	687b      	ldr	r3, [r7, #4]
 81109e6:	681b      	ldr	r3, [r3, #0]
 81109e8:	4618      	mov	r0, r3
 81109ea:	f7ef fe45 	bl	8100678 <__aeabi_f2d>
 81109ee:	4680      	mov	r8, r0
 81109f0:	4689      	mov	r9, r1
 81109f2:	687b      	ldr	r3, [r7, #4]
 81109f4:	685b      	ldr	r3, [r3, #4]
 81109f6:	4618      	mov	r0, r3
 81109f8:	f7ef fe3e 	bl	8100678 <__aeabi_f2d>
 81109fc:	4604      	mov	r4, r0
 81109fe:	460d      	mov	r5, r1
 8110a00:	687b      	ldr	r3, [r7, #4]
 8110a02:	689b      	ldr	r3, [r3, #8]
 8110a04:	4618      	mov	r0, r3
 8110a06:	f7ef fe37 	bl	8100678 <__aeabi_f2d>
 8110a0a:	4602      	mov	r2, r0
 8110a0c:	460b      	mov	r3, r1
 8110a0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8110a12:	e9cd 4500 	strd	r4, r5, [sp]
 8110a16:	4642      	mov	r2, r8
 8110a18:	464b      	mov	r3, r9
 8110a1a:	4905      	ldr	r1, [pc, #20]	; (8110a30 <_ZN8BaroData8toStringEPc+0x58>)
 8110a1c:	6838      	ldr	r0, [r7, #0]
 8110a1e:	f002 f8f9 	bl	8112c14 <siprintf>
		return buffer;
 8110a22:	683b      	ldr	r3, [r7, #0]
	}
 8110a24:	4618      	mov	r0, r3
 8110a26:	3708      	adds	r7, #8
 8110a28:	46bd      	mov	sp, r7
 8110a2a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8110a2e:	bf00      	nop
 8110a30:	081156b0 	.word	0x081156b0

08110a34 <_ZN8BaroData7toArrayEPh>:
	uint8_t* toArray(uint8_t* buffer) {
 8110a34:	b480      	push	{r7}
 8110a36:	b083      	sub	sp, #12
 8110a38:	af00      	add	r7, sp, #0
 8110a3a:	6078      	str	r0, [r7, #4]
 8110a3c:	6039      	str	r1, [r7, #0]
		*(float*)(buffer + 0) = pressure;
 8110a3e:	687b      	ldr	r3, [r7, #4]
 8110a40:	685a      	ldr	r2, [r3, #4]
 8110a42:	683b      	ldr	r3, [r7, #0]
 8110a44:	601a      	str	r2, [r3, #0]
		*(float*)(buffer + 1*4) = temperature;
 8110a46:	683b      	ldr	r3, [r7, #0]
 8110a48:	3304      	adds	r3, #4
 8110a4a:	687a      	ldr	r2, [r7, #4]
 8110a4c:	6812      	ldr	r2, [r2, #0]
 8110a4e:	601a      	str	r2, [r3, #0]
		*(float*)(buffer + 2*4) = humidity;
 8110a50:	683b      	ldr	r3, [r7, #0]
 8110a52:	3308      	adds	r3, #8
 8110a54:	687a      	ldr	r2, [r7, #4]
 8110a56:	6892      	ldr	r2, [r2, #8]
 8110a58:	601a      	str	r2, [r3, #0]
		return buffer;
 8110a5a:	683b      	ldr	r3, [r7, #0]
	}
 8110a5c:	4618      	mov	r0, r3
 8110a5e:	370c      	adds	r7, #12
 8110a60:	46bd      	mov	sp, r7
 8110a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8110a66:	4770      	bx	lr

08110a68 <_ZN15BarometerThread4initEv>:
#include "Debug/Debug.h"


static char cbuf[128];

void BarometerThread::init() {
 8110a68:	b580      	push	{r7, lr}
 8110a6a:	b082      	sub	sp, #8
 8110a6c:	af00      	add	r7, sp, #0
 8110a6e:	6078      	str	r0, [r7, #4]
	bmp280_init_default_params(&bmp280.params);
 8110a70:	687b      	ldr	r3, [r7, #4]
 8110a72:	333c      	adds	r3, #60	; 0x3c
 8110a74:	4618      	mov	r0, r3
 8110a76:	f7fb fd3b 	bl	810c4f0 <bmp280_init_default_params>

	bmp280.params.standby = BMP280_STANDBY_05;
 8110a7a:	687b      	ldr	r3, [r7, #4]
 8110a7c:	2200      	movs	r2, #0
 8110a7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8110a82:	687b      	ldr	r3, [r7, #4]
 8110a84:	2276      	movs	r2, #118	; 0x76
 8110a86:	869a      	strh	r2, [r3, #52]	; 0x34
	bmp280.i2c = parent->getI2C();
 8110a88:	687b      	ldr	r3, [r7, #4]
 8110a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8110a8c:	4618      	mov	r0, r3
 8110a8e:	f7ff fcae 	bl	81103ee <_ZN12ProberThread6getI2CEv>
 8110a92:	4602      	mov	r2, r0
 8110a94:	687b      	ldr	r3, [r7, #4]
 8110a96:	639a      	str	r2, [r3, #56]	; 0x38

	//portENTER_CRITICAL();
	if(!bmp280_init(&bmp280, &bmp280.params)) {
 8110a98:	687b      	ldr	r3, [r7, #4]
 8110a9a:	f103 0210 	add.w	r2, r3, #16
 8110a9e:	687b      	ldr	r3, [r7, #4]
 8110aa0:	333c      	adds	r3, #60	; 0x3c
 8110aa2:	4619      	mov	r1, r3
 8110aa4:	4610      	mov	r0, r2
 8110aa6:	f7fb fe9c 	bl	810c7e2 <bmp280_init>
 8110aaa:	4603      	mov	r3, r0
 8110aac:	f083 0301 	eor.w	r3, r3, #1
 8110ab0:	b2db      	uxtb	r3, r3
 8110ab2:	2b00      	cmp	r3, #0
 8110ab4:	d011      	beq.n	8110ada <_ZN15BarometerThread4initEv+0x72>
		//portEXIT_CRITICAL();
		println("[i2c%d] BMP280 initialisation failed", portNum);
 8110ab6:	6878      	ldr	r0, [r7, #4]
 8110ab8:	687b      	ldr	r3, [r7, #4]
 8110aba:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8110abe:	461a      	mov	r2, r3
 8110ac0:	490b      	ldr	r1, [pc, #44]	; (8110af0 <_ZN15BarometerThread4initEv+0x88>)
 8110ac2:	f000 ff6f 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		terminate();
 8110ac6:	687b      	ldr	r3, [r7, #4]
 8110ac8:	4618      	mov	r0, r3
 8110aca:	f000 ff5d 	bl	8111988 <_ZN6Thread9terminateEv>
		parent->resetProber();
 8110ace:	687b      	ldr	r3, [r7, #4]
 8110ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8110ad2:	4618      	mov	r0, r3
 8110ad4:	f000 fc5c 	bl	8111390 <_ZN12ProberThread11resetProberEv>
		return;
 8110ad8:	e007      	b.n	8110aea <_ZN15BarometerThread4initEv+0x82>
	}
	//portEXIT_CRITICAL();

	println("[i2c%d] BMP280 initialised", portNum);
 8110ada:	6878      	ldr	r0, [r7, #4]
 8110adc:	687b      	ldr	r3, [r7, #4]
 8110ade:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8110ae2:	461a      	mov	r2, r3
 8110ae4:	4903      	ldr	r1, [pc, #12]	; (8110af4 <_ZN15BarometerThread4initEv+0x8c>)
 8110ae6:	f000 ff5d 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
}
 8110aea:	3708      	adds	r7, #8
 8110aec:	46bd      	mov	sp, r7
 8110aee:	bd80      	pop	{r7, pc}
 8110af0:	081156cc 	.word	0x081156cc
 8110af4:	081156f4 	.word	0x081156f4

08110af8 <_ZN15BarometerThread4loopEv>:

static Avionics_BaroTempPacket packet;
static BaroData data;
void BarometerThread::loop() {
 8110af8:	b5b0      	push	{r4, r5, r7, lr}
 8110afa:	b082      	sub	sp, #8
 8110afc:	af00      	add	r7, sp, #0
 8110afe:	6078      	str	r0, [r7, #4]
	if(bmp280_read_float(&bmp280, &data.temperature, &data.pressure, &data.humidity)) {
 8110b00:	687b      	ldr	r3, [r7, #4]
 8110b02:	f103 0010 	add.w	r0, r3, #16
 8110b06:	4b1e      	ldr	r3, [pc, #120]	; (8110b80 <_ZN15BarometerThread4loopEv+0x88>)
 8110b08:	4a1e      	ldr	r2, [pc, #120]	; (8110b84 <_ZN15BarometerThread4loopEv+0x8c>)
 8110b0a:	491f      	ldr	r1, [pc, #124]	; (8110b88 <_ZN15BarometerThread4loopEv+0x90>)
 8110b0c:	f7fc f9be 	bl	810ce8c <bmp280_read_float>
 8110b10:	4603      	mov	r3, r0
 8110b12:	2b00      	cmp	r3, #0
 8110b14:	d01f      	beq.n	8110b56 <_ZN15BarometerThread4loopEv+0x5e>
		println("[i2c%d] %s", portNum, data.toString(cbuf));
 8110b16:	687c      	ldr	r4, [r7, #4]
 8110b18:	687b      	ldr	r3, [r7, #4]
 8110b1a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8110b1e:	461d      	mov	r5, r3
 8110b20:	491a      	ldr	r1, [pc, #104]	; (8110b8c <_ZN15BarometerThread4loopEv+0x94>)
 8110b22:	4819      	ldr	r0, [pc, #100]	; (8110b88 <_ZN15BarometerThread4loopEv+0x90>)
 8110b24:	f7ff ff58 	bl	81109d8 <_ZN8BaroData8toStringEPc>
 8110b28:	4603      	mov	r3, r0
 8110b2a:	462a      	mov	r2, r5
 8110b2c:	4918      	ldr	r1, [pc, #96]	; (8110b90 <_ZN15BarometerThread4loopEv+0x98>)
 8110b2e:	4620      	mov	r0, r4
 8110b30:	f000 ff38 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		data.toArray((uint8_t*) &packet);
 8110b34:	4917      	ldr	r1, [pc, #92]	; (8110b94 <_ZN15BarometerThread4loopEv+0x9c>)
 8110b36:	4814      	ldr	r0, [pc, #80]	; (8110b88 <_ZN15BarometerThread4loopEv+0x90>)
 8110b38:	f7ff ff7c 	bl	8110a34 <_ZN8BaroData7toArrayEPh>
		network.send(&packet);
 8110b3c:	4915      	ldr	r1, [pc, #84]	; (8110b94 <_ZN15BarometerThread4loopEv+0x9c>)
 8110b3e:	4816      	ldr	r0, [pc, #88]	; (8110b98 <_ZN15BarometerThread4loopEv+0xa0>)
 8110b40:	f7fe fae2 	bl	810f108 <_ZN10MessageBus4sendI23Avionics_BaroTempPacketEEbPT_>
		portYIELD();
 8110b44:	4b15      	ldr	r3, [pc, #84]	; (8110b9c <_ZN15BarometerThread4loopEv+0xa4>)
 8110b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8110b4a:	601a      	str	r2, [r3, #0]
 8110b4c:	f3bf 8f4f 	dsb	sy
 8110b50:	f3bf 8f6f 	isb	sy
	} else {
		println("[i2c%d] BMP280 disconnected", portNum);
		terminate();
		parent->resetProber();
	}
}
 8110b54:	e010      	b.n	8110b78 <_ZN15BarometerThread4loopEv+0x80>
		println("[i2c%d] BMP280 disconnected", portNum);
 8110b56:	6878      	ldr	r0, [r7, #4]
 8110b58:	687b      	ldr	r3, [r7, #4]
 8110b5a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8110b5e:	461a      	mov	r2, r3
 8110b60:	490f      	ldr	r1, [pc, #60]	; (8110ba0 <_ZN15BarometerThread4loopEv+0xa8>)
 8110b62:	f000 ff1f 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		terminate();
 8110b66:	687b      	ldr	r3, [r7, #4]
 8110b68:	4618      	mov	r0, r3
 8110b6a:	f000 ff0d 	bl	8111988 <_ZN6Thread9terminateEv>
		parent->resetProber();
 8110b6e:	687b      	ldr	r3, [r7, #4]
 8110b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8110b72:	4618      	mov	r0, r3
 8110b74:	f000 fc0c 	bl	8111390 <_ZN12ProberThread11resetProberEv>
}
 8110b78:	bf00      	nop
 8110b7a:	3708      	adds	r7, #8
 8110b7c:	46bd      	mov	sp, r7
 8110b7e:	bdb0      	pop	{r4, r5, r7, pc}
 8110b80:	10008cd4 	.word	0x10008cd4
 8110b84:	10008cd0 	.word	0x10008cd0
 8110b88:	10008ccc 	.word	0x10008ccc
 8110b8c:	10008c44 	.word	0x10008c44
 8110b90:	08115710 	.word	0x08115710
 8110b94:	10008cc4 	.word	0x10008cc4
 8110b98:	10009398 	.word	0x10009398
 8110b9c:	e000ed04 	.word	0xe000ed04
 8110ba0:	0811571c 	.word	0x0811571c

08110ba4 <_ZN15BarometerThreadD1Ev>:

#include "DataStructures.h"
#include "Libraries/BMP280/bmp280.h"


class BarometerThread : public Thread {
 8110ba4:	b580      	push	{r7, lr}
 8110ba6:	b082      	sub	sp, #8
 8110ba8:	af00      	add	r7, sp, #0
 8110baa:	6078      	str	r0, [r7, #4]
 8110bac:	4a05      	ldr	r2, [pc, #20]	; (8110bc4 <_ZN15BarometerThreadD1Ev+0x20>)
 8110bae:	687b      	ldr	r3, [r7, #4]
 8110bb0:	601a      	str	r2, [r3, #0]
 8110bb2:	687b      	ldr	r3, [r7, #4]
 8110bb4:	4618      	mov	r0, r3
 8110bb6:	f7fa fec7 	bl	810b948 <_ZN6ThreadD1Ev>
 8110bba:	687b      	ldr	r3, [r7, #4]
 8110bbc:	4618      	mov	r0, r3
 8110bbe:	3708      	adds	r7, #8
 8110bc0:	46bd      	mov	sp, r7
 8110bc2:	bd80      	pop	{r7, pc}
 8110bc4:	08115df4 	.word	0x08115df4

08110bc8 <_ZN15BarometerThreadD0Ev>:
 8110bc8:	b580      	push	{r7, lr}
 8110bca:	b082      	sub	sp, #8
 8110bcc:	af00      	add	r7, sp, #0
 8110bce:	6078      	str	r0, [r7, #4]
 8110bd0:	6878      	ldr	r0, [r7, #4]
 8110bd2:	f7ff ffe7 	bl	8110ba4 <_ZN15BarometerThreadD1Ev>
 8110bd6:	214c      	movs	r1, #76	; 0x4c
 8110bd8:	6878      	ldr	r0, [r7, #4]
 8110bda:	f001 f966 	bl	8111eaa <_ZdlPvj>
 8110bde:	687b      	ldr	r3, [r7, #4]
 8110be0:	4618      	mov	r0, r3
 8110be2:	3708      	adds	r7, #8
 8110be4:	46bd      	mov	sp, r7
 8110be6:	bd80      	pop	{r7, pc}

08110be8 <_ZN6Vector8toStringEPc>:
	char* toString(char* buffer) {
 8110be8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8110bec:	b086      	sub	sp, #24
 8110bee:	af04      	add	r7, sp, #16
 8110bf0:	6078      	str	r0, [r7, #4]
 8110bf2:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "[%f %f %f]", x, y, z);
 8110bf4:	687b      	ldr	r3, [r7, #4]
 8110bf6:	681b      	ldr	r3, [r3, #0]
 8110bf8:	4618      	mov	r0, r3
 8110bfa:	f7ef fd3d 	bl	8100678 <__aeabi_f2d>
 8110bfe:	4680      	mov	r8, r0
 8110c00:	4689      	mov	r9, r1
 8110c02:	687b      	ldr	r3, [r7, #4]
 8110c04:	685b      	ldr	r3, [r3, #4]
 8110c06:	4618      	mov	r0, r3
 8110c08:	f7ef fd36 	bl	8100678 <__aeabi_f2d>
 8110c0c:	4604      	mov	r4, r0
 8110c0e:	460d      	mov	r5, r1
 8110c10:	687b      	ldr	r3, [r7, #4]
 8110c12:	689b      	ldr	r3, [r3, #8]
 8110c14:	4618      	mov	r0, r3
 8110c16:	f7ef fd2f 	bl	8100678 <__aeabi_f2d>
 8110c1a:	4602      	mov	r2, r0
 8110c1c:	460b      	mov	r3, r1
 8110c1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8110c22:	e9cd 4500 	strd	r4, r5, [sp]
 8110c26:	4642      	mov	r2, r8
 8110c28:	464b      	mov	r3, r9
 8110c2a:	4905      	ldr	r1, [pc, #20]	; (8110c40 <_ZN6Vector8toStringEPc+0x58>)
 8110c2c:	6838      	ldr	r0, [r7, #0]
 8110c2e:	f001 fff1 	bl	8112c14 <siprintf>
		return buffer;
 8110c32:	683b      	ldr	r3, [r7, #0]
	}
 8110c34:	4618      	mov	r0, r3
 8110c36:	3708      	adds	r7, #8
 8110c38:	46bd      	mov	sp, r7
 8110c3a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8110c3e:	bf00      	nop
 8110c40:	08115738 	.word	0x08115738

08110c44 <_ZN6Vector7toArrayEPh>:
	uint8_t* toArray(uint8_t* buffer) {
 8110c44:	b480      	push	{r7}
 8110c46:	b083      	sub	sp, #12
 8110c48:	af00      	add	r7, sp, #0
 8110c4a:	6078      	str	r0, [r7, #4]
 8110c4c:	6039      	str	r1, [r7, #0]
		*(float*)(buffer + 0) = x;
 8110c4e:	687b      	ldr	r3, [r7, #4]
 8110c50:	681a      	ldr	r2, [r3, #0]
 8110c52:	683b      	ldr	r3, [r7, #0]
 8110c54:	601a      	str	r2, [r3, #0]
		*(float*)(buffer + 1*4) = y;
 8110c56:	683b      	ldr	r3, [r7, #0]
 8110c58:	3304      	adds	r3, #4
 8110c5a:	687a      	ldr	r2, [r7, #4]
 8110c5c:	6852      	ldr	r2, [r2, #4]
 8110c5e:	601a      	str	r2, [r3, #0]
		*(float*)(buffer + 2*4) = z;
 8110c60:	683b      	ldr	r3, [r7, #0]
 8110c62:	3308      	adds	r3, #8
 8110c64:	687a      	ldr	r2, [r7, #4]
 8110c66:	6892      	ldr	r2, [r2, #8]
 8110c68:	601a      	str	r2, [r3, #0]
		return buffer;
 8110c6a:	683b      	ldr	r3, [r7, #0]
	}
 8110c6c:	4618      	mov	r0, r3
 8110c6e:	370c      	adds	r7, #12
 8110c70:	46bd      	mov	sp, r7
 8110c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8110c76:	4770      	bx	lr

08110c78 <_ZN7IMUData8toStringEPc>:
	char* toString(char* buffer) {
 8110c78:	b5b0      	push	{r4, r5, r7, lr}
 8110c7a:	b084      	sub	sp, #16
 8110c7c:	af02      	add	r7, sp, #8
 8110c7e:	6078      	str	r0, [r7, #4]
 8110c80:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "Acc: %s, Ang: %s, Mag: %s", accel.toString(buf), gyro.toString(buf + 32), mag.toString(buf + 64));
 8110c82:	687b      	ldr	r3, [r7, #4]
 8110c84:	4910      	ldr	r1, [pc, #64]	; (8110cc8 <_ZN7IMUData8toStringEPc+0x50>)
 8110c86:	4618      	mov	r0, r3
 8110c88:	f7ff ffae 	bl	8110be8 <_ZN6Vector8toStringEPc>
 8110c8c:	4604      	mov	r4, r0
 8110c8e:	687b      	ldr	r3, [r7, #4]
 8110c90:	330c      	adds	r3, #12
 8110c92:	4a0e      	ldr	r2, [pc, #56]	; (8110ccc <_ZN7IMUData8toStringEPc+0x54>)
 8110c94:	4611      	mov	r1, r2
 8110c96:	4618      	mov	r0, r3
 8110c98:	f7ff ffa6 	bl	8110be8 <_ZN6Vector8toStringEPc>
 8110c9c:	4605      	mov	r5, r0
 8110c9e:	687b      	ldr	r3, [r7, #4]
 8110ca0:	3318      	adds	r3, #24
 8110ca2:	4a0b      	ldr	r2, [pc, #44]	; (8110cd0 <_ZN7IMUData8toStringEPc+0x58>)
 8110ca4:	4611      	mov	r1, r2
 8110ca6:	4618      	mov	r0, r3
 8110ca8:	f7ff ff9e 	bl	8110be8 <_ZN6Vector8toStringEPc>
 8110cac:	4603      	mov	r3, r0
 8110cae:	9300      	str	r3, [sp, #0]
 8110cb0:	462b      	mov	r3, r5
 8110cb2:	4622      	mov	r2, r4
 8110cb4:	4907      	ldr	r1, [pc, #28]	; (8110cd4 <_ZN7IMUData8toStringEPc+0x5c>)
 8110cb6:	6838      	ldr	r0, [r7, #0]
 8110cb8:	f001 ffac 	bl	8112c14 <siprintf>
		return buffer;
 8110cbc:	683b      	ldr	r3, [r7, #0]
	}
 8110cbe:	4618      	mov	r0, r3
 8110cc0:	3708      	adds	r7, #8
 8110cc2:	46bd      	mov	sp, r7
 8110cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8110cc6:	bf00      	nop
 8110cc8:	10008cd8 	.word	0x10008cd8
 8110ccc:	10008cf8 	.word	0x10008cf8
 8110cd0:	10008d18 	.word	0x10008d18
 8110cd4:	08115744 	.word	0x08115744

08110cd8 <_ZN7IMUData7toArrayEPh>:
	uint8_t* toArray(uint8_t* buffer) {
 8110cd8:	b580      	push	{r7, lr}
 8110cda:	b082      	sub	sp, #8
 8110cdc:	af00      	add	r7, sp, #0
 8110cde:	6078      	str	r0, [r7, #4]
 8110ce0:	6039      	str	r1, [r7, #0]
		accel.toArray(buffer);
 8110ce2:	687b      	ldr	r3, [r7, #4]
 8110ce4:	6839      	ldr	r1, [r7, #0]
 8110ce6:	4618      	mov	r0, r3
 8110ce8:	f7ff ffac 	bl	8110c44 <_ZN6Vector7toArrayEPh>
		gyro.toArray(buffer + 3*4);
 8110cec:	687b      	ldr	r3, [r7, #4]
 8110cee:	f103 020c 	add.w	r2, r3, #12
 8110cf2:	683b      	ldr	r3, [r7, #0]
 8110cf4:	330c      	adds	r3, #12
 8110cf6:	4619      	mov	r1, r3
 8110cf8:	4610      	mov	r0, r2
 8110cfa:	f7ff ffa3 	bl	8110c44 <_ZN6Vector7toArrayEPh>
		mag.toArray(buffer + 6*4);
 8110cfe:	687b      	ldr	r3, [r7, #4]
 8110d00:	f103 0218 	add.w	r2, r3, #24
 8110d04:	683b      	ldr	r3, [r7, #0]
 8110d06:	3318      	adds	r3, #24
 8110d08:	4619      	mov	r1, r3
 8110d0a:	4610      	mov	r0, r2
 8110d0c:	f7ff ff9a 	bl	8110c44 <_ZN6Vector7toArrayEPh>
		return buffer;
 8110d10:	683b      	ldr	r3, [r7, #0]
	}
 8110d12:	4618      	mov	r0, r3
 8110d14:	3708      	adds	r7, #8
 8110d16:	46bd      	mov	sp, r7
 8110d18:	bd80      	pop	{r7, pc}
	...

08110d1c <_ZN9IMUThread4initEv>:
#include "Telemetry.h"


static char cbuf[256];

void IMUThread::init() {
 8110d1c:	b580      	push	{r7, lr}
 8110d1e:	b082      	sub	sp, #8
 8110d20:	af00      	add	r7, sp, #0
 8110d22:	6078      	str	r0, [r7, #4]
	bno055_assignI2C(parent->getI2C());
 8110d24:	687b      	ldr	r3, [r7, #4]
 8110d26:	691b      	ldr	r3, [r3, #16]
 8110d28:	4618      	mov	r0, r3
 8110d2a:	f7ff fb60 	bl	81103ee <_ZN12ProberThread6getI2CEv>
 8110d2e:	4603      	mov	r3, r0
 8110d30:	4618      	mov	r0, r3
 8110d32:	f7fc fb73 	bl	810d41c <bno055_assignI2C>
	bno055_setup();
 8110d36:	f7fc f935 	bl	810cfa4 <bno055_setup>
	bno055_setOperationModeNDOF();
 8110d3a:	f7fc f920 	bl	810cf7e <bno055_setOperationModeNDOF>

	if(bno055_getSystemError() != BNO055_SYSTEM_ERROR_NO_ERROR) {
 8110d3e:	f7fc f94e 	bl	810cfde <bno055_getSystemError>
 8110d42:	4603      	mov	r3, r0
 8110d44:	2b00      	cmp	r3, #0
 8110d46:	bf14      	ite	ne
 8110d48:	2301      	movne	r3, #1
 8110d4a:	2300      	moveq	r3, #0
 8110d4c:	b2db      	uxtb	r3, r3
 8110d4e:	2b00      	cmp	r3, #0
 8110d50:	d010      	beq.n	8110d74 <_ZN9IMUThread4initEv+0x58>
		println("[%d] BNO055 initialization failed", portNum);
 8110d52:	6878      	ldr	r0, [r7, #4]
 8110d54:	687b      	ldr	r3, [r7, #4]
 8110d56:	7d1b      	ldrb	r3, [r3, #20]
 8110d58:	461a      	mov	r2, r3
 8110d5a:	490b      	ldr	r1, [pc, #44]	; (8110d88 <_ZN9IMUThread4initEv+0x6c>)
 8110d5c:	f000 fe22 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		terminate();
 8110d60:	687b      	ldr	r3, [r7, #4]
 8110d62:	4618      	mov	r0, r3
 8110d64:	f000 fe10 	bl	8111988 <_ZN6Thread9terminateEv>
		parent->resetProber();
 8110d68:	687b      	ldr	r3, [r7, #4]
 8110d6a:	691b      	ldr	r3, [r3, #16]
 8110d6c:	4618      	mov	r0, r3
 8110d6e:	f000 fb0f 	bl	8111390 <_ZN12ProberThread11resetProberEv>
		return;
 8110d72:	e006      	b.n	8110d82 <_ZN9IMUThread4initEv+0x66>
	}

	println("[%d] BNO055 initialized", portNum);
 8110d74:	6878      	ldr	r0, [r7, #4]
 8110d76:	687b      	ldr	r3, [r7, #4]
 8110d78:	7d1b      	ldrb	r3, [r3, #20]
 8110d7a:	461a      	mov	r2, r3
 8110d7c:	4903      	ldr	r1, [pc, #12]	; (8110d8c <_ZN9IMUThread4initEv+0x70>)
 8110d7e:	f000 fe11 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
}
 8110d82:	3708      	adds	r7, #8
 8110d84:	46bd      	mov	sp, r7
 8110d86:	bd80      	pop	{r7, pc}
 8110d88:	08115760 	.word	0x08115760
 8110d8c:	08115784 	.word	0x08115784

08110d90 <_ZN9IMUThread4loopEv>:

static IMUData data;
static Avionics_AccelMagPacket packet;
void IMUThread::loop() {
 8110d90:	b5b0      	push	{r4, r5, r7, lr}
 8110d92:	b09a      	sub	sp, #104	; 0x68
 8110d94:	af00      	add	r7, sp, #0
 8110d96:	6078      	str	r0, [r7, #4]
	data.accel = bnoVectorToVector(bno055_getVectorAccelerometer());
 8110d98:	f7fc fa76 	bl	810d288 <bno055_getVectorAccelerometer>
 8110d9c:	eeb0 4a40 	vmov.f32	s8, s0
 8110da0:	eef0 4a60 	vmov.f32	s9, s1
 8110da4:	eeb0 5a41 	vmov.f32	s10, s2
 8110da8:	eef0 5a61 	vmov.f32	s11, s3
 8110dac:	eeb0 6a42 	vmov.f32	s12, s4
 8110db0:	eef0 6a62 	vmov.f32	s13, s5
 8110db4:	eeb0 7a43 	vmov.f32	s14, s6
 8110db8:	eef0 7a63 	vmov.f32	s15, s7
 8110dbc:	ed87 4b02 	vstr	d4, [r7, #8]
 8110dc0:	ed87 5b04 	vstr	d5, [r7, #16]
 8110dc4:	ed87 6b06 	vstr	d6, [r7, #24]
 8110dc8:	ed87 7b08 	vstr	d7, [r7, #32]
 8110dcc:	4c77      	ldr	r4, [pc, #476]	; (8110fac <_ZN9IMUThread4loopEv+0x21c>)
 8110dce:	ed97 4b02 	vldr	d4, [r7, #8]
 8110dd2:	ed97 5b04 	vldr	d5, [r7, #16]
 8110dd6:	ed97 6b06 	vldr	d6, [r7, #24]
 8110dda:	ed97 7b08 	vldr	d7, [r7, #32]
 8110dde:	eeb0 0a44 	vmov.f32	s0, s8
 8110de2:	eef0 0a64 	vmov.f32	s1, s9
 8110de6:	eeb0 1a45 	vmov.f32	s2, s10
 8110dea:	eef0 1a65 	vmov.f32	s3, s11
 8110dee:	eeb0 2a46 	vmov.f32	s4, s12
 8110df2:	eef0 2a66 	vmov.f32	s5, s13
 8110df6:	eeb0 3a47 	vmov.f32	s6, s14
 8110dfa:	eef0 3a67 	vmov.f32	s7, s15
 8110dfe:	6878      	ldr	r0, [r7, #4]
 8110e00:	f000 f8e2 	bl	8110fc8 <_ZN9IMUThread17bnoVectorToVectorE15bno055_vector_t>
 8110e04:	eef0 6a40 	vmov.f32	s13, s0
 8110e08:	eeb0 7a60 	vmov.f32	s14, s1
 8110e0c:	eef0 7a41 	vmov.f32	s15, s2
 8110e10:	edc4 6a00 	vstr	s13, [r4]
 8110e14:	ed84 7a01 	vstr	s14, [r4, #4]
 8110e18:	edc4 7a02 	vstr	s15, [r4, #8]
	data.gyro = bnoVectorToVector(bno055_getVectorEuler());
 8110e1c:	f7fc fa77 	bl	810d30e <bno055_getVectorEuler>
 8110e20:	eeb0 4a40 	vmov.f32	s8, s0
 8110e24:	eef0 4a60 	vmov.f32	s9, s1
 8110e28:	eeb0 5a41 	vmov.f32	s10, s2
 8110e2c:	eef0 5a61 	vmov.f32	s11, s3
 8110e30:	eeb0 6a42 	vmov.f32	s12, s4
 8110e34:	eef0 6a62 	vmov.f32	s13, s5
 8110e38:	eeb0 7a43 	vmov.f32	s14, s6
 8110e3c:	eef0 7a63 	vmov.f32	s15, s7
 8110e40:	ed87 4b0a 	vstr	d4, [r7, #40]	; 0x28
 8110e44:	ed87 5b0c 	vstr	d5, [r7, #48]	; 0x30
 8110e48:	ed87 6b0e 	vstr	d6, [r7, #56]	; 0x38
 8110e4c:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
 8110e50:	4c56      	ldr	r4, [pc, #344]	; (8110fac <_ZN9IMUThread4loopEv+0x21c>)
 8110e52:	ed97 4b0a 	vldr	d4, [r7, #40]	; 0x28
 8110e56:	ed97 5b0c 	vldr	d5, [r7, #48]	; 0x30
 8110e5a:	ed97 6b0e 	vldr	d6, [r7, #56]	; 0x38
 8110e5e:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8110e62:	eeb0 0a44 	vmov.f32	s0, s8
 8110e66:	eef0 0a64 	vmov.f32	s1, s9
 8110e6a:	eeb0 1a45 	vmov.f32	s2, s10
 8110e6e:	eef0 1a65 	vmov.f32	s3, s11
 8110e72:	eeb0 2a46 	vmov.f32	s4, s12
 8110e76:	eef0 2a66 	vmov.f32	s5, s13
 8110e7a:	eeb0 3a47 	vmov.f32	s6, s14
 8110e7e:	eef0 3a67 	vmov.f32	s7, s15
 8110e82:	6878      	ldr	r0, [r7, #4]
 8110e84:	f000 f8a0 	bl	8110fc8 <_ZN9IMUThread17bnoVectorToVectorE15bno055_vector_t>
 8110e88:	eef0 6a40 	vmov.f32	s13, s0
 8110e8c:	eeb0 7a60 	vmov.f32	s14, s1
 8110e90:	eef0 7a41 	vmov.f32	s15, s2
 8110e94:	edc4 6a03 	vstr	s13, [r4, #12]
 8110e98:	ed84 7a04 	vstr	s14, [r4, #16]
 8110e9c:	edc4 7a05 	vstr	s15, [r4, #20]
	data.mag = bnoVectorToVector(bno055_getVectorGravity());
 8110ea0:	f7fc fa78 	bl	810d394 <bno055_getVectorGravity>
 8110ea4:	eeb0 4a40 	vmov.f32	s8, s0
 8110ea8:	eef0 4a60 	vmov.f32	s9, s1
 8110eac:	eeb0 5a41 	vmov.f32	s10, s2
 8110eb0:	eef0 5a61 	vmov.f32	s11, s3
 8110eb4:	eeb0 6a42 	vmov.f32	s12, s4
 8110eb8:	eef0 6a62 	vmov.f32	s13, s5
 8110ebc:	eeb0 7a43 	vmov.f32	s14, s6
 8110ec0:	eef0 7a63 	vmov.f32	s15, s7
 8110ec4:	ed87 4b12 	vstr	d4, [r7, #72]	; 0x48
 8110ec8:	ed87 5b14 	vstr	d5, [r7, #80]	; 0x50
 8110ecc:	ed87 6b16 	vstr	d6, [r7, #88]	; 0x58
 8110ed0:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
 8110ed4:	4c35      	ldr	r4, [pc, #212]	; (8110fac <_ZN9IMUThread4loopEv+0x21c>)
 8110ed6:	ed97 4b12 	vldr	d4, [r7, #72]	; 0x48
 8110eda:	ed97 5b14 	vldr	d5, [r7, #80]	; 0x50
 8110ede:	ed97 6b16 	vldr	d6, [r7, #88]	; 0x58
 8110ee2:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 8110ee6:	eeb0 0a44 	vmov.f32	s0, s8
 8110eea:	eef0 0a64 	vmov.f32	s1, s9
 8110eee:	eeb0 1a45 	vmov.f32	s2, s10
 8110ef2:	eef0 1a65 	vmov.f32	s3, s11
 8110ef6:	eeb0 2a46 	vmov.f32	s4, s12
 8110efa:	eef0 2a66 	vmov.f32	s5, s13
 8110efe:	eeb0 3a47 	vmov.f32	s6, s14
 8110f02:	eef0 3a67 	vmov.f32	s7, s15
 8110f06:	6878      	ldr	r0, [r7, #4]
 8110f08:	f000 f85e 	bl	8110fc8 <_ZN9IMUThread17bnoVectorToVectorE15bno055_vector_t>
 8110f0c:	eef0 6a40 	vmov.f32	s13, s0
 8110f10:	eeb0 7a60 	vmov.f32	s14, s1
 8110f14:	eef0 7a41 	vmov.f32	s15, s2
 8110f18:	edc4 6a06 	vstr	s13, [r4, #24]
 8110f1c:	ed84 7a07 	vstr	s14, [r4, #28]
 8110f20:	edc4 7a08 	vstr	s15, [r4, #32]

	if(HAL_I2C_GetError(parent->getI2C()) == HAL_I2C_ERROR_NONE) {
 8110f24:	687b      	ldr	r3, [r7, #4]
 8110f26:	691b      	ldr	r3, [r3, #16]
 8110f28:	4618      	mov	r0, r3
 8110f2a:	f7ff fa60 	bl	81103ee <_ZN12ProberThread6getI2CEv>
 8110f2e:	4603      	mov	r3, r0
 8110f30:	4618      	mov	r0, r3
 8110f32:	f7f4 ff76 	bl	8105e22 <HAL_I2C_GetError>
 8110f36:	4603      	mov	r3, r0
 8110f38:	2b00      	cmp	r3, #0
 8110f3a:	bf0c      	ite	eq
 8110f3c:	2301      	moveq	r3, #1
 8110f3e:	2300      	movne	r3, #0
 8110f40:	b2db      	uxtb	r3, r3
 8110f42:	2b00      	cmp	r3, #0
 8110f44:	d01e      	beq.n	8110f84 <_ZN9IMUThread4loopEv+0x1f4>
		println("[i2c%d] %s", portNum, data.toString(cbuf));
 8110f46:	687c      	ldr	r4, [r7, #4]
 8110f48:	687b      	ldr	r3, [r7, #4]
 8110f4a:	7d1b      	ldrb	r3, [r3, #20]
 8110f4c:	461d      	mov	r5, r3
 8110f4e:	4918      	ldr	r1, [pc, #96]	; (8110fb0 <_ZN9IMUThread4loopEv+0x220>)
 8110f50:	4816      	ldr	r0, [pc, #88]	; (8110fac <_ZN9IMUThread4loopEv+0x21c>)
 8110f52:	f7ff fe91 	bl	8110c78 <_ZN7IMUData8toStringEPc>
 8110f56:	4603      	mov	r3, r0
 8110f58:	462a      	mov	r2, r5
 8110f5a:	4916      	ldr	r1, [pc, #88]	; (8110fb4 <_ZN9IMUThread4loopEv+0x224>)
 8110f5c:	4620      	mov	r0, r4
 8110f5e:	f000 fd21 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		data.toArray((uint8_t*) &packet);
 8110f62:	4915      	ldr	r1, [pc, #84]	; (8110fb8 <_ZN9IMUThread4loopEv+0x228>)
 8110f64:	4811      	ldr	r0, [pc, #68]	; (8110fac <_ZN9IMUThread4loopEv+0x21c>)
 8110f66:	f7ff feb7 	bl	8110cd8 <_ZN7IMUData7toArrayEPh>
		network.send(&packet);
 8110f6a:	4913      	ldr	r1, [pc, #76]	; (8110fb8 <_ZN9IMUThread4loopEv+0x228>)
 8110f6c:	4813      	ldr	r0, [pc, #76]	; (8110fbc <_ZN9IMUThread4loopEv+0x22c>)
 8110f6e:	f7fe f943 	bl	810f1f8 <_ZN10MessageBus4sendI23Avionics_AccelMagPacketEEbPT_>
		portYIELD();
 8110f72:	4b13      	ldr	r3, [pc, #76]	; (8110fc0 <_ZN9IMUThread4loopEv+0x230>)
 8110f74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8110f78:	601a      	str	r2, [r3, #0]
 8110f7a:	f3bf 8f4f 	dsb	sy
 8110f7e:	f3bf 8f6f 	isb	sy
	} else {
		println("[i2c%d] BNO055 disconnected", portNum);
		terminate();
		parent->resetProber();
	}
}
 8110f82:	e00f      	b.n	8110fa4 <_ZN9IMUThread4loopEv+0x214>
		println("[i2c%d] BNO055 disconnected", portNum);
 8110f84:	6878      	ldr	r0, [r7, #4]
 8110f86:	687b      	ldr	r3, [r7, #4]
 8110f88:	7d1b      	ldrb	r3, [r3, #20]
 8110f8a:	461a      	mov	r2, r3
 8110f8c:	490d      	ldr	r1, [pc, #52]	; (8110fc4 <_ZN9IMUThread4loopEv+0x234>)
 8110f8e:	f000 fd09 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		terminate();
 8110f92:	687b      	ldr	r3, [r7, #4]
 8110f94:	4618      	mov	r0, r3
 8110f96:	f000 fcf7 	bl	8111988 <_ZN6Thread9terminateEv>
		parent->resetProber();
 8110f9a:	687b      	ldr	r3, [r7, #4]
 8110f9c:	691b      	ldr	r3, [r3, #16]
 8110f9e:	4618      	mov	r0, r3
 8110fa0:	f000 f9f6 	bl	8111390 <_ZN12ProberThread11resetProberEv>
}
 8110fa4:	bf00      	nop
 8110fa6:	3768      	adds	r7, #104	; 0x68
 8110fa8:	46bd      	mov	sp, r7
 8110faa:	bdb0      	pop	{r4, r5, r7, pc}
 8110fac:	10008e38 	.word	0x10008e38
 8110fb0:	10008d38 	.word	0x10008d38
 8110fb4:	0811579c 	.word	0x0811579c
 8110fb8:	10008e5c 	.word	0x10008e5c
 8110fbc:	10009398 	.word	0x10009398
 8110fc0:	e000ed04 	.word	0xe000ed04
 8110fc4:	081157a8 	.word	0x081157a8

08110fc8 <_ZN9IMUThread17bnoVectorToVectorE15bno055_vector_t>:


Vector IMUThread::bnoVectorToVector(bno055_vector_t v) {
 8110fc8:	b590      	push	{r4, r7, lr}
 8110fca:	b095      	sub	sp, #84	; 0x54
 8110fcc:	af00      	add	r7, sp, #0
 8110fce:	6378      	str	r0, [r7, #52]	; 0x34
 8110fd0:	eeb0 4a40 	vmov.f32	s8, s0
 8110fd4:	eef0 4a60 	vmov.f32	s9, s1
 8110fd8:	eeb0 5a41 	vmov.f32	s10, s2
 8110fdc:	eef0 5a61 	vmov.f32	s11, s3
 8110fe0:	eeb0 6a42 	vmov.f32	s12, s4
 8110fe4:	eef0 6a62 	vmov.f32	s13, s5
 8110fe8:	eeb0 7a43 	vmov.f32	s14, s6
 8110fec:	eef0 7a63 	vmov.f32	s15, s7
 8110ff0:	ed87 4b04 	vstr	d4, [r7, #16]
 8110ff4:	ed87 5b06 	vstr	d5, [r7, #24]
 8110ff8:	ed87 6b08 	vstr	d6, [r7, #32]
 8110ffc:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	Vector vector;

	vector.x = v.x;
 8111000:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8111004:	4618      	mov	r0, r3
 8111006:	4621      	mov	r1, r4
 8111008:	f7ef fe66 	bl	8100cd8 <__aeabi_d2f>
 811100c:	4603      	mov	r3, r0
 811100e:	63bb      	str	r3, [r7, #56]	; 0x38
	vector.y = v.y;
 8111010:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8111014:	4618      	mov	r0, r3
 8111016:	4621      	mov	r1, r4
 8111018:	f7ef fe5e 	bl	8100cd8 <__aeabi_d2f>
 811101c:	4603      	mov	r3, r0
 811101e:	63fb      	str	r3, [r7, #60]	; 0x3c
	vector.z = v.z;
 8111020:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8111024:	4618      	mov	r0, r3
 8111026:	4621      	mov	r1, r4
 8111028:	f7ef fe56 	bl	8100cd8 <__aeabi_d2f>
 811102c:	4603      	mov	r3, r0
 811102e:	643b      	str	r3, [r7, #64]	; 0x40

	return vector;
 8111030:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8111034:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8111038:	ca07      	ldmia	r2, {r0, r1, r2}
 811103a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 811103e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8111040:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8111042:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8111044:	ee06 1a90 	vmov	s13, r1
 8111048:	ee07 2a10 	vmov	s14, r2
 811104c:	ee07 3a90 	vmov	s15, r3
}
 8111050:	eeb0 0a66 	vmov.f32	s0, s13
 8111054:	eef0 0a47 	vmov.f32	s1, s14
 8111058:	eeb0 1a67 	vmov.f32	s2, s15
 811105c:	3754      	adds	r7, #84	; 0x54
 811105e:	46bd      	mov	sp, r7
 8111060:	bd90      	pop	{r4, r7, pc}
	...

08111064 <_ZN9IMUThreadD1Ev>:
#include "DataStructures.h"

#include "Libraries/BNO055/bno055_stm32.h"
#include "Libraries/BNO055/bno055.h"

class IMUThread : public Thread {
 8111064:	b580      	push	{r7, lr}
 8111066:	b082      	sub	sp, #8
 8111068:	af00      	add	r7, sp, #0
 811106a:	6078      	str	r0, [r7, #4]
 811106c:	4a05      	ldr	r2, [pc, #20]	; (8111084 <_ZN9IMUThreadD1Ev+0x20>)
 811106e:	687b      	ldr	r3, [r7, #4]
 8111070:	601a      	str	r2, [r3, #0]
 8111072:	687b      	ldr	r3, [r7, #4]
 8111074:	4618      	mov	r0, r3
 8111076:	f7fa fc67 	bl	810b948 <_ZN6ThreadD1Ev>
 811107a:	687b      	ldr	r3, [r7, #4]
 811107c:	4618      	mov	r0, r3
 811107e:	3708      	adds	r7, #8
 8111080:	46bd      	mov	sp, r7
 8111082:	bd80      	pop	{r7, pc}
 8111084:	08115e2c 	.word	0x08115e2c

08111088 <_ZN9IMUThreadD0Ev>:
 8111088:	b580      	push	{r7, lr}
 811108a:	b082      	sub	sp, #8
 811108c:	af00      	add	r7, sp, #0
 811108e:	6078      	str	r0, [r7, #4]
 8111090:	6878      	ldr	r0, [r7, #4]
 8111092:	f7ff ffe7 	bl	8111064 <_ZN9IMUThreadD1Ev>
 8111096:	2118      	movs	r1, #24
 8111098:	6878      	ldr	r0, [r7, #4]
 811109a:	f000 ff06 	bl	8111eaa <_ZdlPvj>
 811109e:	687b      	ldr	r3, [r7, #4]
 81110a0:	4618      	mov	r0, r3
 81110a2:	3708      	adds	r7, #8
 81110a4:	46bd      	mov	sp, r7
 81110a6:	bd80      	pop	{r7, pc}

081110a8 <_ZN15BarometerThreadC1EP12ProberThread>:
public:
	BarometerThread(ProberThread* parent) : Thread("Barometer", 512), bmp280(), parent(parent), portNum(parent->getI2CNum()) {}
 81110a8:	b580      	push	{r7, lr}
 81110aa:	b082      	sub	sp, #8
 81110ac:	af00      	add	r7, sp, #0
 81110ae:	6078      	str	r0, [r7, #4]
 81110b0:	6039      	str	r1, [r7, #0]
 81110b2:	687b      	ldr	r3, [r7, #4]
 81110b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 81110b8:	490e      	ldr	r1, [pc, #56]	; (81110f4 <_ZN15BarometerThreadC1EP12ProberThread+0x4c>)
 81110ba:	4618      	mov	r0, r3
 81110bc:	f000 fc1d 	bl	81118fa <_ZN6ThreadC1EPKcm>
 81110c0:	4a0d      	ldr	r2, [pc, #52]	; (81110f8 <_ZN15BarometerThreadC1EP12ProberThread+0x50>)
 81110c2:	687b      	ldr	r3, [r7, #4]
 81110c4:	601a      	str	r2, [r3, #0]
 81110c6:	687b      	ldr	r3, [r7, #4]
 81110c8:	3310      	adds	r3, #16
 81110ca:	2234      	movs	r2, #52	; 0x34
 81110cc:	2100      	movs	r1, #0
 81110ce:	4618      	mov	r0, r3
 81110d0:	f001 f87b 	bl	81121ca <memset>
 81110d4:	687b      	ldr	r3, [r7, #4]
 81110d6:	683a      	ldr	r2, [r7, #0]
 81110d8:	645a      	str	r2, [r3, #68]	; 0x44
 81110da:	6838      	ldr	r0, [r7, #0]
 81110dc:	f7ff f993 	bl	8110406 <_ZN12ProberThread9getI2CNumEv>
 81110e0:	4603      	mov	r3, r0
 81110e2:	461a      	mov	r2, r3
 81110e4:	687b      	ldr	r3, [r7, #4]
 81110e6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 81110ea:	687b      	ldr	r3, [r7, #4]
 81110ec:	4618      	mov	r0, r3
 81110ee:	3708      	adds	r7, #8
 81110f0:	46bd      	mov	sp, r7
 81110f2:	bd80      	pop	{r7, pc}
 81110f4:	081157c4 	.word	0x081157c4
 81110f8:	08115df4 	.word	0x08115df4

081110fc <_ZN9IMUThreadC1EP12ProberThread>:
public:
	IMUThread(ProberThread* parent) : Thread("IMU"), parent(parent), portNum(parent->getI2CNum()) {}
 81110fc:	b580      	push	{r7, lr}
 81110fe:	b082      	sub	sp, #8
 8111100:	af00      	add	r7, sp, #0
 8111102:	6078      	str	r0, [r7, #4]
 8111104:	6039      	str	r1, [r7, #0]
 8111106:	687b      	ldr	r3, [r7, #4]
 8111108:	490a      	ldr	r1, [pc, #40]	; (8111134 <_ZN9IMUThreadC1EP12ProberThread+0x38>)
 811110a:	4618      	mov	r0, r3
 811110c:	f000 fbd2 	bl	81118b4 <_ZN6ThreadC1EPKc>
 8111110:	4a09      	ldr	r2, [pc, #36]	; (8111138 <_ZN9IMUThreadC1EP12ProberThread+0x3c>)
 8111112:	687b      	ldr	r3, [r7, #4]
 8111114:	601a      	str	r2, [r3, #0]
 8111116:	687b      	ldr	r3, [r7, #4]
 8111118:	683a      	ldr	r2, [r7, #0]
 811111a:	611a      	str	r2, [r3, #16]
 811111c:	6838      	ldr	r0, [r7, #0]
 811111e:	f7ff f972 	bl	8110406 <_ZN12ProberThread9getI2CNumEv>
 8111122:	4603      	mov	r3, r0
 8111124:	461a      	mov	r2, r3
 8111126:	687b      	ldr	r3, [r7, #4]
 8111128:	751a      	strb	r2, [r3, #20]
 811112a:	687b      	ldr	r3, [r7, #4]
 811112c:	4618      	mov	r0, r3
 811112e:	3708      	adds	r7, #8
 8111130:	46bd      	mov	sp, r7
 8111132:	bd80      	pop	{r7, pc}
 8111134:	081157d0 	.word	0x081157d0
 8111138:	08115e2c 	.word	0x08115e2c

0811113c <_ZN12ProberThread4initEv>:

#include "i2c.h"

#include "Lang/Operators.h"

void ProberThread::init() {
 811113c:	b580      	push	{r7, lr}
 811113e:	b082      	sub	sp, #8
 8111140:	af00      	add	r7, sp, #0
 8111142:	6078      	str	r0, [r7, #4]
	this->semaphore = xSemaphoreCreateBinary();
 8111144:	2203      	movs	r2, #3
 8111146:	2100      	movs	r1, #0
 8111148:	2001      	movs	r0, #1
 811114a:	f7f8 ff26 	bl	8109f9a <xQueueGenericCreate>
 811114e:	4602      	mov	r2, r0
 8111150:	687b      	ldr	r3, [r7, #4]
 8111152:	615a      	str	r2, [r3, #20]
	vTaskDelay(100 / portTICK_PERIOD_MS);
 8111154:	2064      	movs	r0, #100	; 0x64
 8111156:	f7f9 fcd3 	bl	810ab00 <vTaskDelay>
	this->i2cNum = checkI2CPort(hi2c);
 811115a:	687b      	ldr	r3, [r7, #4]
 811115c:	691b      	ldr	r3, [r3, #16]
 811115e:	4619      	mov	r1, r3
 8111160:	6878      	ldr	r0, [r7, #4]
 8111162:	f000 f993 	bl	811148c <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef>
 8111166:	4603      	mov	r3, r0
 8111168:	461a      	mov	r2, r3
 811116a:	687b      	ldr	r3, [r7, #4]
 811116c:	771a      	strb	r2, [r3, #28]
}
 811116e:	bf00      	nop
 8111170:	3708      	adds	r7, #8
 8111172:	46bd      	mov	sp, r7
 8111174:	bd80      	pop	{r7, pc}

08111176 <_ZN12ProberThread8probeI2CEh>:

bool ProberThread::probeI2C(uint8_t address) {
 8111176:	b580      	push	{r7, lr}
 8111178:	b082      	sub	sp, #8
 811117a:	af00      	add	r7, sp, #0
 811117c:	6078      	str	r0, [r7, #4]
 811117e:	460b      	mov	r3, r1
 8111180:	70fb      	strb	r3, [r7, #3]
	return HAL_I2C_IsDeviceReady(hi2c, address << 1, 3, 100) == HAL_OK;
 8111182:	687b      	ldr	r3, [r7, #4]
 8111184:	6918      	ldr	r0, [r3, #16]
 8111186:	78fb      	ldrb	r3, [r7, #3]
 8111188:	b29b      	uxth	r3, r3
 811118a:	005b      	lsls	r3, r3, #1
 811118c:	b299      	uxth	r1, r3
 811118e:	2364      	movs	r3, #100	; 0x64
 8111190:	2203      	movs	r2, #3
 8111192:	f7f4 fd31 	bl	8105bf8 <HAL_I2C_IsDeviceReady>
 8111196:	4603      	mov	r3, r0
 8111198:	2b00      	cmp	r3, #0
 811119a:	bf0c      	ite	eq
 811119c:	2301      	moveq	r3, #1
 811119e:	2300      	movne	r3, #0
 81111a0:	b2db      	uxtb	r3, r3
}
 81111a2:	4618      	mov	r0, r3
 81111a4:	3708      	adds	r7, #8
 81111a6:	46bd      	mov	sp, r7
 81111a8:	bd80      	pop	{r7, pc}
	...

081111ac <_ZN12ProberThread7probeDBEv>:

bool ProberThread::probeDB() {
 81111ac:	b590      	push	{r4, r7, lr}
 81111ae:	b087      	sub	sp, #28
 81111b0:	af00      	add	r7, sp, #0
 81111b2:	6078      	str	r0, [r7, #4]
	struct HX711 hx711;
	if(i2cNum == 1)
 81111b4:	687b      	ldr	r3, [r7, #4]
 81111b6:	7f1b      	ldrb	r3, [r3, #28]
 81111b8:	2b01      	cmp	r3, #1
 81111ba:	d106      	bne.n	81111ca <_ZN12ProberThread7probeDBEv+0x1e>
		hx711 = {GPIOB, GPIO_PIN_6, GPIOB, GPIO_PIN_7};
 81111bc:	4b1c      	ldr	r3, [pc, #112]	; (8111230 <_ZN12ProberThread7probeDBEv+0x84>)
 81111be:	f107 0408 	add.w	r4, r7, #8
 81111c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81111c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 81111c8:	e022      	b.n	8111210 <_ZN12ProberThread7probeDBEv+0x64>
	else if(i2cNum == 2)
 81111ca:	687b      	ldr	r3, [r7, #4]
 81111cc:	7f1b      	ldrb	r3, [r3, #28]
 81111ce:	2b02      	cmp	r3, #2
 81111d0:	d106      	bne.n	81111e0 <_ZN12ProberThread7probeDBEv+0x34>
		hx711 = {GPIOB, GPIO_PIN_10, GPIOB, GPIO_PIN_11};
 81111d2:	4b18      	ldr	r3, [pc, #96]	; (8111234 <_ZN12ProberThread7probeDBEv+0x88>)
 81111d4:	f107 0408 	add.w	r4, r7, #8
 81111d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81111da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 81111de:	e017      	b.n	8111210 <_ZN12ProberThread7probeDBEv+0x64>
	else if(i2cNum == 3)
 81111e0:	687b      	ldr	r3, [r7, #4]
 81111e2:	7f1b      	ldrb	r3, [r3, #28]
 81111e4:	2b03      	cmp	r3, #3
 81111e6:	d106      	bne.n	81111f6 <_ZN12ProberThread7probeDBEv+0x4a>
		hx711 = {GPIOA, GPIO_PIN_8, GPIOC, GPIO_PIN_9};
 81111e8:	4b13      	ldr	r3, [pc, #76]	; (8111238 <_ZN12ProberThread7probeDBEv+0x8c>)
 81111ea:	f107 0408 	add.w	r4, r7, #8
 81111ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81111f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 81111f4:	e00c      	b.n	8111210 <_ZN12ProberThread7probeDBEv+0x64>
	else if(i2cNum == 4)
 81111f6:	687b      	ldr	r3, [r7, #4]
 81111f8:	7f1b      	ldrb	r3, [r3, #28]
 81111fa:	2b04      	cmp	r3, #4
 81111fc:	d106      	bne.n	811120c <_ZN12ProberThread7probeDBEv+0x60>
		hx711 = {GPIOF, GPIO_PIN_14, GPIOF, GPIO_PIN_15};
 81111fe:	4b0f      	ldr	r3, [pc, #60]	; (811123c <_ZN12ProberThread7probeDBEv+0x90>)
 8111200:	f107 0408 	add.w	r4, r7, #8
 8111204:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8111206:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 811120a:	e001      	b.n	8111210 <_ZN12ProberThread7probeDBEv+0x64>
	else
		return false;
 811120c:	2300      	movs	r3, #0
 811120e:	e00a      	b.n	8111226 <_ZN12ProberThread7probeDBEv+0x7a>

	HX711_init(hx711);
 8111210:	f107 0308 	add.w	r3, r7, #8
 8111214:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8111216:	f7fc fab1 	bl	810d77c <HX711_init>
	return HX711_checkReadiness(hx711);
 811121a:	f107 0308 	add.w	r3, r7, #8
 811121e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8111220:	f7fc fad4 	bl	810d7cc <HX711_checkReadiness>
 8111224:	4603      	mov	r3, r0
}
 8111226:	4618      	mov	r0, r3
 8111228:	371c      	adds	r7, #28
 811122a:	46bd      	mov	sp, r7
 811122c:	bd90      	pop	{r4, r7, pc}
 811122e:	bf00      	nop
 8111230:	081157d4 	.word	0x081157d4
 8111234:	081157e4 	.word	0x081157e4
 8111238:	081157f4 	.word	0x081157f4
 811123c:	08115804 	.word	0x08115804

08111240 <_ZN12ProberThread4loopEv>:

void ProberThread::loop() {
 8111240:	b590      	push	{r4, r7, lr}
 8111242:	b083      	sub	sp, #12
 8111244:	af00      	add	r7, sp, #0
 8111246:	6078      	str	r0, [r7, #4]
	if(probeI2C(0x76)) {
 8111248:	2176      	movs	r1, #118	; 0x76
 811124a:	6878      	ldr	r0, [r7, #4]
 811124c:	f7ff ff93 	bl	8111176 <_ZN12ProberThread8probeI2CEh>
 8111250:	4603      	mov	r3, r0
 8111252:	2b00      	cmp	r3, #0
 8111254:	d01c      	beq.n	8111290 <_ZN12ProberThread4loopEv+0x50>
		println("[i2c%u] Barometer detected", getI2CNum());
 8111256:	687c      	ldr	r4, [r7, #4]
 8111258:	6878      	ldr	r0, [r7, #4]
 811125a:	f7ff f8d4 	bl	8110406 <_ZN12ProberThread9getI2CNumEv>
 811125e:	4603      	mov	r3, r0
 8111260:	461a      	mov	r2, r3
 8111262:	4947      	ldr	r1, [pc, #284]	; (8111380 <_ZN12ProberThread4loopEv+0x140>)
 8111264:	4620      	mov	r0, r4
 8111266:	f000 fb9d 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		this->instance = new BarometerThread(this);
 811126a:	204c      	movs	r0, #76	; 0x4c
 811126c:	f7fa ffa6 	bl	810c1bc <_Znwj>
 8111270:	4603      	mov	r3, r0
 8111272:	461c      	mov	r4, r3
 8111274:	6879      	ldr	r1, [r7, #4]
 8111276:	4620      	mov	r0, r4
 8111278:	f7ff ff16 	bl	81110a8 <_ZN15BarometerThreadC1EP12ProberThread>
 811127c:	687b      	ldr	r3, [r7, #4]
 811127e:	619c      	str	r4, [r3, #24]
		xSemaphoreTake(semaphore, portMAX_DELAY);
 8111280:	687b      	ldr	r3, [r7, #4]
 8111282:	695b      	ldr	r3, [r3, #20]
 8111284:	f04f 31ff 	mov.w	r1, #4294967295
 8111288:	4618      	mov	r0, r3
 811128a:	f7f9 f811 	bl	810a2b0 <xQueueSemaphoreTake>
 811128e:	e068      	b.n	8111362 <_ZN12ProberThread4loopEv+0x122>
	} else if(probeI2C(0x28)) {
 8111290:	2128      	movs	r1, #40	; 0x28
 8111292:	6878      	ldr	r0, [r7, #4]
 8111294:	f7ff ff6f 	bl	8111176 <_ZN12ProberThread8probeI2CEh>
 8111298:	4603      	mov	r3, r0
 811129a:	2b00      	cmp	r3, #0
 811129c:	d01c      	beq.n	81112d8 <_ZN12ProberThread4loopEv+0x98>
		println("[i2c%u] Accelerometer detected", getI2CNum());
 811129e:	687c      	ldr	r4, [r7, #4]
 81112a0:	6878      	ldr	r0, [r7, #4]
 81112a2:	f7ff f8b0 	bl	8110406 <_ZN12ProberThread9getI2CNumEv>
 81112a6:	4603      	mov	r3, r0
 81112a8:	461a      	mov	r2, r3
 81112aa:	4936      	ldr	r1, [pc, #216]	; (8111384 <_ZN12ProberThread4loopEv+0x144>)
 81112ac:	4620      	mov	r0, r4
 81112ae:	f000 fb79 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		this->instance = new IMUThread(this);
 81112b2:	2018      	movs	r0, #24
 81112b4:	f7fa ff82 	bl	810c1bc <_Znwj>
 81112b8:	4603      	mov	r3, r0
 81112ba:	461c      	mov	r4, r3
 81112bc:	6879      	ldr	r1, [r7, #4]
 81112be:	4620      	mov	r0, r4
 81112c0:	f7ff ff1c 	bl	81110fc <_ZN9IMUThreadC1EP12ProberThread>
 81112c4:	687b      	ldr	r3, [r7, #4]
 81112c6:	619c      	str	r4, [r3, #24]
		xSemaphoreTake(semaphore, portMAX_DELAY);
 81112c8:	687b      	ldr	r3, [r7, #4]
 81112ca:	695b      	ldr	r3, [r3, #20]
 81112cc:	f04f 31ff 	mov.w	r1, #4294967295
 81112d0:	4618      	mov	r0, r3
 81112d2:	f7f8 ffed 	bl	810a2b0 <xQueueSemaphoreTake>
 81112d6:	e044      	b.n	8111362 <_ZN12ProberThread4loopEv+0x122>
	} else if(probeI2C(0x48)) {
 81112d8:	2148      	movs	r1, #72	; 0x48
 81112da:	6878      	ldr	r0, [r7, #4]
 81112dc:	f7ff ff4b 	bl	8111176 <_ZN12ProberThread8probeI2CEh>
 81112e0:	4603      	mov	r3, r0
 81112e2:	2b00      	cmp	r3, #0
 81112e4:	d01c      	beq.n	8111320 <_ZN12ProberThread4loopEv+0xe0>
		println("[i2c%u] Voltmeter detected", getI2CNum());
 81112e6:	687c      	ldr	r4, [r7, #4]
 81112e8:	6878      	ldr	r0, [r7, #4]
 81112ea:	f7ff f88c 	bl	8110406 <_ZN12ProberThread9getI2CNumEv>
 81112ee:	4603      	mov	r3, r0
 81112f0:	461a      	mov	r2, r3
 81112f2:	4925      	ldr	r1, [pc, #148]	; (8111388 <_ZN12ProberThread4loopEv+0x148>)
 81112f4:	4620      	mov	r0, r4
 81112f6:	f000 fb55 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		this->instance = new ADC16Thread(this);
 81112fa:	2028      	movs	r0, #40	; 0x28
 81112fc:	f7fa ff5e 	bl	810c1bc <_Znwj>
 8111300:	4603      	mov	r3, r0
 8111302:	461c      	mov	r4, r3
 8111304:	6879      	ldr	r1, [r7, #4]
 8111306:	4620      	mov	r0, r4
 8111308:	f7ff f88a 	bl	8110420 <_ZN11ADC16ThreadC1EP12ProberThread>
 811130c:	687b      	ldr	r3, [r7, #4]
 811130e:	619c      	str	r4, [r3, #24]
		xSemaphoreTake(semaphore, portMAX_DELAY);
 8111310:	687b      	ldr	r3, [r7, #4]
 8111312:	695b      	ldr	r3, [r3, #20]
 8111314:	f04f 31ff 	mov.w	r1, #4294967295
 8111318:	4618      	mov	r0, r3
 811131a:	f7f8 ffc9 	bl	810a2b0 <xQueueSemaphoreTake>
 811131e:	e020      	b.n	8111362 <_ZN12ProberThread4loopEv+0x122>
	} else if(probeDB()) {
 8111320:	6878      	ldr	r0, [r7, #4]
 8111322:	f7ff ff43 	bl	81111ac <_ZN12ProberThread7probeDBEv>
 8111326:	4603      	mov	r3, r0
 8111328:	2b00      	cmp	r3, #0
 811132a:	d017      	beq.n	811135c <_ZN12ProberThread4loopEv+0x11c>
		println("[i2c%u] Mass sensor detected", getI2CNum());
 811132c:	687c      	ldr	r4, [r7, #4]
 811132e:	6878      	ldr	r0, [r7, #4]
 8111330:	f7ff f869 	bl	8110406 <_ZN12ProberThread9getI2CNumEv>
 8111334:	4603      	mov	r3, r0
 8111336:	461a      	mov	r2, r3
 8111338:	4914      	ldr	r1, [pc, #80]	; (811138c <_ZN12ProberThread4loopEv+0x14c>)
 811133a:	4620      	mov	r0, r4
 811133c:	f000 fb32 	bl	81119a4 <_ZN6Thread7printlnEPKcz>
		this->instance = instantiateHX711();
 8111340:	6878      	ldr	r0, [r7, #4]
 8111342:	f000 f835 	bl	81113b0 <_ZN12ProberThread16instantiateHX711Ev>
 8111346:	4602      	mov	r2, r0
 8111348:	687b      	ldr	r3, [r7, #4]
 811134a:	619a      	str	r2, [r3, #24]
		xSemaphoreTake(semaphore, portMAX_DELAY);
 811134c:	687b      	ldr	r3, [r7, #4]
 811134e:	695b      	ldr	r3, [r3, #20]
 8111350:	f04f 31ff 	mov.w	r1, #4294967295
 8111354:	4618      	mov	r0, r3
 8111356:	f7f8 ffab 	bl	810a2b0 <xQueueSemaphoreTake>
 811135a:	e002      	b.n	8111362 <_ZN12ProberThread4loopEv+0x122>
	} else {
		vTaskDelay(100 / portTICK_PERIOD_MS);
 811135c:	2064      	movs	r0, #100	; 0x64
 811135e:	f7f9 fbcf 	bl	810ab00 <vTaskDelay>
	}

	HAL_I2C_DeInit(hi2c);
 8111362:	687b      	ldr	r3, [r7, #4]
 8111364:	691b      	ldr	r3, [r3, #16]
 8111366:	4618      	mov	r0, r3
 8111368:	f7f3 ffff 	bl	810536a <HAL_I2C_DeInit>
	HAL_I2C_Init(hi2c);
 811136c:	687b      	ldr	r3, [r7, #4]
 811136e:	691b      	ldr	r3, [r3, #16]
 8111370:	4618      	mov	r0, r3
 8111372:	f7f3 ff6b 	bl	810524c <HAL_I2C_Init>
}
 8111376:	bf00      	nop
 8111378:	370c      	adds	r7, #12
 811137a:	46bd      	mov	sp, r7
 811137c:	bd90      	pop	{r4, r7, pc}
 811137e:	bf00      	nop
 8111380:	08115814 	.word	0x08115814
 8111384:	08115830 	.word	0x08115830
 8111388:	08115850 	.word	0x08115850
 811138c:	0811586c 	.word	0x0811586c

08111390 <_ZN12ProberThread11resetProberEv>:

void ProberThread::resetProber() {
 8111390:	b580      	push	{r7, lr}
 8111392:	b082      	sub	sp, #8
 8111394:	af00      	add	r7, sp, #0
 8111396:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(semaphore);
 8111398:	687b      	ldr	r3, [r7, #4]
 811139a:	6958      	ldr	r0, [r3, #20]
 811139c:	2300      	movs	r3, #0
 811139e:	2200      	movs	r2, #0
 81113a0:	2100      	movs	r1, #0
 81113a2:	f7f8 fe8b 	bl	810a0bc <xQueueGenericSend>
}
 81113a6:	bf00      	nop
 81113a8:	3708      	adds	r7, #8
 81113aa:	46bd      	mov	sp, r7
 81113ac:	bd80      	pop	{r7, pc}
	...

081113b0 <_ZN12ProberThread16instantiateHX711Ev>:

Thread* ProberThread::instantiateHX711(){
 81113b0:	b590      	push	{r4, r7, lr}
 81113b2:	b085      	sub	sp, #20
 81113b4:	af02      	add	r7, sp, #8
 81113b6:	6078      	str	r0, [r7, #4]
	switch(getI2CNum()){
 81113b8:	6878      	ldr	r0, [r7, #4]
 81113ba:	f7ff f824 	bl	8110406 <_ZN12ProberThread9getI2CNumEv>
 81113be:	4603      	mov	r3, r0
 81113c0:	3b01      	subs	r3, #1
 81113c2:	2b03      	cmp	r3, #3
 81113c4:	d854      	bhi.n	8111470 <_ZN12ProberThread16instantiateHX711Ev+0xc0>
 81113c6:	a201      	add	r2, pc, #4	; (adr r2, 81113cc <_ZN12ProberThread16instantiateHX711Ev+0x1c>)
 81113c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81113cc:	081113dd 	.word	0x081113dd
 81113d0:	081113ff 	.word	0x081113ff
 81113d4:	08111425 	.word	0x08111425
 81113d8:	0811144b 	.word	0x0811144b
	case 1:
		return new ADC24Thread(this, GPIOB, GPIO_PIN_6, GPIOB, GPIO_PIN_7); break;
 81113dc:	2030      	movs	r0, #48	; 0x30
 81113de:	f7fa feed 	bl	810c1bc <_Znwj>
 81113e2:	4603      	mov	r3, r0
 81113e4:	461c      	mov	r4, r3
 81113e6:	2380      	movs	r3, #128	; 0x80
 81113e8:	9301      	str	r3, [sp, #4]
 81113ea:	4b24      	ldr	r3, [pc, #144]	; (811147c <_ZN12ProberThread16instantiateHX711Ev+0xcc>)
 81113ec:	9300      	str	r3, [sp, #0]
 81113ee:	2340      	movs	r3, #64	; 0x40
 81113f0:	4a22      	ldr	r2, [pc, #136]	; (811147c <_ZN12ProberThread16instantiateHX711Ev+0xcc>)
 81113f2:	6879      	ldr	r1, [r7, #4]
 81113f4:	4620      	mov	r0, r4
 81113f6:	f7ff f93b 	bl	8110670 <_ZN11ADC24ThreadC1EP12ProberThreadP12GPIO_TypeDefmS3_m>
 81113fa:	4623      	mov	r3, r4
 81113fc:	e039      	b.n	8111472 <_ZN12ProberThread16instantiateHX711Ev+0xc2>
	case 2:
		return new ADC24Thread(this, GPIOB, GPIO_PIN_10, GPIOB, GPIO_PIN_11); break;
 81113fe:	2030      	movs	r0, #48	; 0x30
 8111400:	f7fa fedc 	bl	810c1bc <_Znwj>
 8111404:	4603      	mov	r3, r0
 8111406:	461c      	mov	r4, r3
 8111408:	f44f 6300 	mov.w	r3, #2048	; 0x800
 811140c:	9301      	str	r3, [sp, #4]
 811140e:	4b1b      	ldr	r3, [pc, #108]	; (811147c <_ZN12ProberThread16instantiateHX711Ev+0xcc>)
 8111410:	9300      	str	r3, [sp, #0]
 8111412:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8111416:	4a19      	ldr	r2, [pc, #100]	; (811147c <_ZN12ProberThread16instantiateHX711Ev+0xcc>)
 8111418:	6879      	ldr	r1, [r7, #4]
 811141a:	4620      	mov	r0, r4
 811141c:	f7ff f928 	bl	8110670 <_ZN11ADC24ThreadC1EP12ProberThreadP12GPIO_TypeDefmS3_m>
 8111420:	4623      	mov	r3, r4
 8111422:	e026      	b.n	8111472 <_ZN12ProberThread16instantiateHX711Ev+0xc2>
	case 3:
		return new ADC24Thread(this, GPIOA, GPIO_PIN_8, GPIOC, GPIO_PIN_9); break;
 8111424:	2030      	movs	r0, #48	; 0x30
 8111426:	f7fa fec9 	bl	810c1bc <_Znwj>
 811142a:	4603      	mov	r3, r0
 811142c:	461c      	mov	r4, r3
 811142e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8111432:	9301      	str	r3, [sp, #4]
 8111434:	4b12      	ldr	r3, [pc, #72]	; (8111480 <_ZN12ProberThread16instantiateHX711Ev+0xd0>)
 8111436:	9300      	str	r3, [sp, #0]
 8111438:	f44f 7380 	mov.w	r3, #256	; 0x100
 811143c:	4a11      	ldr	r2, [pc, #68]	; (8111484 <_ZN12ProberThread16instantiateHX711Ev+0xd4>)
 811143e:	6879      	ldr	r1, [r7, #4]
 8111440:	4620      	mov	r0, r4
 8111442:	f7ff f915 	bl	8110670 <_ZN11ADC24ThreadC1EP12ProberThreadP12GPIO_TypeDefmS3_m>
 8111446:	4623      	mov	r3, r4
 8111448:	e013      	b.n	8111472 <_ZN12ProberThread16instantiateHX711Ev+0xc2>
	case 4:
		return new ADC24Thread(this, GPIOF, GPIO_PIN_14, GPIOF, GPIO_PIN_15); break;
 811144a:	2030      	movs	r0, #48	; 0x30
 811144c:	f7fa feb6 	bl	810c1bc <_Znwj>
 8111450:	4603      	mov	r3, r0
 8111452:	461c      	mov	r4, r3
 8111454:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8111458:	9301      	str	r3, [sp, #4]
 811145a:	4b0b      	ldr	r3, [pc, #44]	; (8111488 <_ZN12ProberThread16instantiateHX711Ev+0xd8>)
 811145c:	9300      	str	r3, [sp, #0]
 811145e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8111462:	4a09      	ldr	r2, [pc, #36]	; (8111488 <_ZN12ProberThread16instantiateHX711Ev+0xd8>)
 8111464:	6879      	ldr	r1, [r7, #4]
 8111466:	4620      	mov	r0, r4
 8111468:	f7ff f902 	bl	8110670 <_ZN11ADC24ThreadC1EP12ProberThreadP12GPIO_TypeDefmS3_m>
 811146c:	4623      	mov	r3, r4
 811146e:	e000      	b.n	8111472 <_ZN12ProberThread16instantiateHX711Ev+0xc2>
	default:
		return NULL;
 8111470:	2300      	movs	r3, #0
	}
}
 8111472:	4618      	mov	r0, r3
 8111474:	370c      	adds	r7, #12
 8111476:	46bd      	mov	sp, r7
 8111478:	bd90      	pop	{r4, r7, pc}
 811147a:	bf00      	nop
 811147c:	58020400 	.word	0x58020400
 8111480:	58020800 	.word	0x58020800
 8111484:	58020000 	.word	0x58020000
 8111488:	58021400 	.word	0x58021400

0811148c <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef>:

uint8_t ProberThread::checkI2CPort(I2C_HandleTypeDef* hi2c){
 811148c:	b480      	push	{r7}
 811148e:	b083      	sub	sp, #12
 8111490:	af00      	add	r7, sp, #0
 8111492:	6078      	str	r0, [r7, #4]
 8111494:	6039      	str	r1, [r7, #0]
	if(hi2c->Instance==I2C1)
 8111496:	683b      	ldr	r3, [r7, #0]
 8111498:	681b      	ldr	r3, [r3, #0]
 811149a:	4a10      	ldr	r2, [pc, #64]	; (81114dc <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x50>)
 811149c:	4293      	cmp	r3, r2
 811149e:	d101      	bne.n	81114a4 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x18>
		return 1;
 81114a0:	2301      	movs	r3, #1
 81114a2:	e015      	b.n	81114d0 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x44>
	else if(hi2c->Instance==I2C2)
 81114a4:	683b      	ldr	r3, [r7, #0]
 81114a6:	681b      	ldr	r3, [r3, #0]
 81114a8:	4a0d      	ldr	r2, [pc, #52]	; (81114e0 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x54>)
 81114aa:	4293      	cmp	r3, r2
 81114ac:	d101      	bne.n	81114b2 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x26>
		return 2;
 81114ae:	2302      	movs	r3, #2
 81114b0:	e00e      	b.n	81114d0 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x44>
	else if(hi2c->Instance==I2C3)
 81114b2:	683b      	ldr	r3, [r7, #0]
 81114b4:	681b      	ldr	r3, [r3, #0]
 81114b6:	4a0b      	ldr	r2, [pc, #44]	; (81114e4 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x58>)
 81114b8:	4293      	cmp	r3, r2
 81114ba:	d101      	bne.n	81114c0 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x34>
		return 3;
 81114bc:	2303      	movs	r3, #3
 81114be:	e007      	b.n	81114d0 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x44>
	else if(hi2c->Instance==I2C4)
 81114c0:	683b      	ldr	r3, [r7, #0]
 81114c2:	681b      	ldr	r3, [r3, #0]
 81114c4:	4a08      	ldr	r2, [pc, #32]	; (81114e8 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x5c>)
 81114c6:	4293      	cmp	r3, r2
 81114c8:	d101      	bne.n	81114ce <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x42>
		return 4;
 81114ca:	2304      	movs	r3, #4
 81114cc:	e000      	b.n	81114d0 <_ZN12ProberThread12checkI2CPortEP19__I2C_HandleTypeDef+0x44>
	else
		return -1;
 81114ce:	23ff      	movs	r3, #255	; 0xff
}
 81114d0:	4618      	mov	r0, r3
 81114d2:	370c      	adds	r7, #12
 81114d4:	46bd      	mov	sp, r7
 81114d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81114da:	4770      	bx	lr
 81114dc:	40005400 	.word	0x40005400
 81114e0:	40005800 	.word	0x40005800
 81114e4:	40005c00 	.word	0x40005c00
 81114e8:	58001c00 	.word	0x58001c00

081114ec <_ZN12ProberThreadD1Ev>:
class ProberThread : Thread {
 81114ec:	b580      	push	{r7, lr}
 81114ee:	b082      	sub	sp, #8
 81114f0:	af00      	add	r7, sp, #0
 81114f2:	6078      	str	r0, [r7, #4]
 81114f4:	4a05      	ldr	r2, [pc, #20]	; (811150c <_ZN12ProberThreadD1Ev+0x20>)
 81114f6:	687b      	ldr	r3, [r7, #4]
 81114f8:	601a      	str	r2, [r3, #0]
 81114fa:	687b      	ldr	r3, [r7, #4]
 81114fc:	4618      	mov	r0, r3
 81114fe:	f7fa fa23 	bl	810b948 <_ZN6ThreadD1Ev>
 8111502:	687b      	ldr	r3, [r7, #4]
 8111504:	4618      	mov	r0, r3
 8111506:	3708      	adds	r7, #8
 8111508:	46bd      	mov	sp, r7
 811150a:	bd80      	pop	{r7, pc}
 811150c:	08115e5c 	.word	0x08115e5c

08111510 <_ZN12ProberThreadD0Ev>:
 8111510:	b580      	push	{r7, lr}
 8111512:	b082      	sub	sp, #8
 8111514:	af00      	add	r7, sp, #0
 8111516:	6078      	str	r0, [r7, #4]
 8111518:	6878      	ldr	r0, [r7, #4]
 811151a:	f7ff ffe7 	bl	81114ec <_ZN12ProberThreadD1Ev>
 811151e:	2120      	movs	r1, #32
 8111520:	6878      	ldr	r0, [r7, #4]
 8111522:	f000 fcc2 	bl	8111eaa <_ZdlPvj>
 8111526:	687b      	ldr	r3, [r7, #4]
 8111528:	4618      	mov	r0, r3
 811152a:	3708      	adds	r7, #8
 811152c:	46bd      	mov	sp, r7
 811152e:	bd80      	pop	{r7, pc}

08111530 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>:
public:
	WatchdogThread(IWDG_HandleTypeDef* hiwdg) : Thread("Watchdog"), watchdog_handle(hiwdg) {}
 8111530:	b580      	push	{r7, lr}
 8111532:	b082      	sub	sp, #8
 8111534:	af00      	add	r7, sp, #0
 8111536:	6078      	str	r0, [r7, #4]
 8111538:	6039      	str	r1, [r7, #0]
 811153a:	687b      	ldr	r3, [r7, #4]
 811153c:	4907      	ldr	r1, [pc, #28]	; (811155c <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x2c>)
 811153e:	4618      	mov	r0, r3
 8111540:	f000 f9b8 	bl	81118b4 <_ZN6ThreadC1EPKc>
 8111544:	4a06      	ldr	r2, [pc, #24]	; (8111560 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x30>)
 8111546:	687b      	ldr	r3, [r7, #4]
 8111548:	601a      	str	r2, [r3, #0]
 811154a:	687b      	ldr	r3, [r7, #4]
 811154c:	683a      	ldr	r2, [r7, #0]
 811154e:	611a      	str	r2, [r3, #16]
 8111550:	687b      	ldr	r3, [r7, #4]
 8111552:	4618      	mov	r0, r3
 8111554:	3708      	adds	r7, #8
 8111556:	46bd      	mov	sp, r7
 8111558:	bd80      	pop	{r7, pc}
 811155a:	bf00      	nop
 811155c:	0811588c 	.word	0x0811588c
 8111560:	08115d48 	.word	0x08115d48

08111564 <_ZN12ProberThreadC1EP19__I2C_HandleTypeDef>:
	ProberThread(I2C_HandleTypeDef* hi2c) : Thread("Prober", 1024), hi2c(hi2c), instance(nullptr), i2cNum(0) {}
 8111564:	b580      	push	{r7, lr}
 8111566:	b082      	sub	sp, #8
 8111568:	af00      	add	r7, sp, #0
 811156a:	6078      	str	r0, [r7, #4]
 811156c:	6039      	str	r1, [r7, #0]
 811156e:	687b      	ldr	r3, [r7, #4]
 8111570:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8111574:	490a      	ldr	r1, [pc, #40]	; (81115a0 <_ZN12ProberThreadC1EP19__I2C_HandleTypeDef+0x3c>)
 8111576:	4618      	mov	r0, r3
 8111578:	f000 f9bf 	bl	81118fa <_ZN6ThreadC1EPKcm>
 811157c:	4a09      	ldr	r2, [pc, #36]	; (81115a4 <_ZN12ProberThreadC1EP19__I2C_HandleTypeDef+0x40>)
 811157e:	687b      	ldr	r3, [r7, #4]
 8111580:	601a      	str	r2, [r3, #0]
 8111582:	687b      	ldr	r3, [r7, #4]
 8111584:	683a      	ldr	r2, [r7, #0]
 8111586:	611a      	str	r2, [r3, #16]
 8111588:	687b      	ldr	r3, [r7, #4]
 811158a:	2200      	movs	r2, #0
 811158c:	619a      	str	r2, [r3, #24]
 811158e:	687b      	ldr	r3, [r7, #4]
 8111590:	2200      	movs	r2, #0
 8111592:	771a      	strb	r2, [r3, #28]
 8111594:	687b      	ldr	r3, [r7, #4]
 8111596:	4618      	mov	r0, r3
 8111598:	3708      	adds	r7, #8
 811159a:	46bd      	mov	sp, r7
 811159c:	bd80      	pop	{r7, pc}
 811159e:	bf00      	nop
 81115a0:	08115898 	.word	0x08115898
 81115a4:	08115e5c 	.word	0x08115e5c

081115a8 <__tcf_0>:


#ifdef CORE_CM4
#include "i2c.h"
void initCortexM4() {
	static WatchdogThread watchdog(&hiwdg2);
 81115a8:	b580      	push	{r7, lr}
 81115aa:	af00      	add	r7, sp, #0
 81115ac:	4801      	ldr	r0, [pc, #4]	; (81115b4 <__tcf_0+0xc>)
 81115ae:	f7fe fec9 	bl	8110344 <_ZN14WatchdogThreadD1Ev>
 81115b2:	bd80      	pop	{r7, pc}
 81115b4:	10008e80 	.word	0x10008e80

081115b8 <__tcf_1>:
	static Shell shell(&huart3, &terminal);
 81115b8:	b580      	push	{r7, lr}
 81115ba:	af00      	add	r7, sp, #0
 81115bc:	4801      	ldr	r0, [pc, #4]	; (81115c4 <__tcf_1+0xc>)
 81115be:	f7fa fbab 	bl	810bd18 <_ZN5ShellD1Ev>
 81115c2:	bd80      	pop	{r7, pc}
 81115c4:	10008e98 	.word	0x10008e98

081115c8 <__tcf_2>:

	static ProberThread prober1(&hi2c1);
 81115c8:	b580      	push	{r7, lr}
 81115ca:	af00      	add	r7, sp, #0
 81115cc:	4801      	ldr	r0, [pc, #4]	; (81115d4 <__tcf_2+0xc>)
 81115ce:	f7ff ff8d 	bl	81114ec <_ZN12ProberThreadD1Ev>
 81115d2:	bd80      	pop	{r7, pc}
 81115d4:	10009304 	.word	0x10009304

081115d8 <__tcf_3>:
	static ProberThread prober2(&hi2c2);
 81115d8:	b580      	push	{r7, lr}
 81115da:	af00      	add	r7, sp, #0
 81115dc:	4801      	ldr	r0, [pc, #4]	; (81115e4 <__tcf_3+0xc>)
 81115de:	f7ff ff85 	bl	81114ec <_ZN12ProberThreadD1Ev>
 81115e2:	bd80      	pop	{r7, pc}
 81115e4:	10009328 	.word	0x10009328

081115e8 <__tcf_4>:
	static ProberThread prober3(&hi2c4);
 81115e8:	b580      	push	{r7, lr}
 81115ea:	af00      	add	r7, sp, #0
 81115ec:	4801      	ldr	r0, [pc, #4]	; (81115f4 <__tcf_4+0xc>)
 81115ee:	f7ff ff7d 	bl	81114ec <_ZN12ProberThreadD1Ev>
 81115f2:	bd80      	pop	{r7, pc}
 81115f4:	1000934c 	.word	0x1000934c

081115f8 <initCortexM4>:
void initCortexM4() {
 81115f8:	b580      	push	{r7, lr}
 81115fa:	af00      	add	r7, sp, #0
	static WatchdogThread watchdog(&hiwdg2);
 81115fc:	4b58      	ldr	r3, [pc, #352]	; (8111760 <initCortexM4+0x168>)
 81115fe:	781b      	ldrb	r3, [r3, #0]
 8111600:	f3bf 8f5b 	dmb	ish
 8111604:	b2db      	uxtb	r3, r3
 8111606:	f003 0301 	and.w	r3, r3, #1
 811160a:	2b00      	cmp	r3, #0
 811160c:	bf0c      	ite	eq
 811160e:	2301      	moveq	r3, #1
 8111610:	2300      	movne	r3, #0
 8111612:	b2db      	uxtb	r3, r3
 8111614:	2b00      	cmp	r3, #0
 8111616:	d014      	beq.n	8111642 <initCortexM4+0x4a>
 8111618:	4851      	ldr	r0, [pc, #324]	; (8111760 <initCortexM4+0x168>)
 811161a:	f000 fc7d 	bl	8111f18 <__cxa_guard_acquire>
 811161e:	4603      	mov	r3, r0
 8111620:	2b00      	cmp	r3, #0
 8111622:	bf14      	ite	ne
 8111624:	2301      	movne	r3, #1
 8111626:	2300      	moveq	r3, #0
 8111628:	b2db      	uxtb	r3, r3
 811162a:	2b00      	cmp	r3, #0
 811162c:	d009      	beq.n	8111642 <initCortexM4+0x4a>
 811162e:	494d      	ldr	r1, [pc, #308]	; (8111764 <initCortexM4+0x16c>)
 8111630:	484d      	ldr	r0, [pc, #308]	; (8111768 <initCortexM4+0x170>)
 8111632:	f7ff ff7d 	bl	8111530 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>
 8111636:	484a      	ldr	r0, [pc, #296]	; (8111760 <initCortexM4+0x168>)
 8111638:	f000 fc7a 	bl	8111f30 <__cxa_guard_release>
 811163c:	484b      	ldr	r0, [pc, #300]	; (811176c <initCortexM4+0x174>)
 811163e:	f000 fd85 	bl	811214c <atexit>
	static Shell shell(&huart3, &terminal);
 8111642:	4b4b      	ldr	r3, [pc, #300]	; (8111770 <initCortexM4+0x178>)
 8111644:	781b      	ldrb	r3, [r3, #0]
 8111646:	f3bf 8f5b 	dmb	ish
 811164a:	b2db      	uxtb	r3, r3
 811164c:	f003 0301 	and.w	r3, r3, #1
 8111650:	2b00      	cmp	r3, #0
 8111652:	bf0c      	ite	eq
 8111654:	2301      	moveq	r3, #1
 8111656:	2300      	movne	r3, #0
 8111658:	b2db      	uxtb	r3, r3
 811165a:	2b00      	cmp	r3, #0
 811165c:	d015      	beq.n	811168a <initCortexM4+0x92>
 811165e:	4844      	ldr	r0, [pc, #272]	; (8111770 <initCortexM4+0x178>)
 8111660:	f000 fc5a 	bl	8111f18 <__cxa_guard_acquire>
 8111664:	4603      	mov	r3, r0
 8111666:	2b00      	cmp	r3, #0
 8111668:	bf14      	ite	ne
 811166a:	2301      	movne	r3, #1
 811166c:	2300      	moveq	r3, #0
 811166e:	b2db      	uxtb	r3, r3
 8111670:	2b00      	cmp	r3, #0
 8111672:	d00a      	beq.n	811168a <initCortexM4+0x92>
 8111674:	4a3f      	ldr	r2, [pc, #252]	; (8111774 <initCortexM4+0x17c>)
 8111676:	4940      	ldr	r1, [pc, #256]	; (8111778 <initCortexM4+0x180>)
 8111678:	4840      	ldr	r0, [pc, #256]	; (811177c <initCortexM4+0x184>)
 811167a:	f7fa f985 	bl	810b988 <_ZN5ShellC1EP20__UART_HandleTypeDefP8Terminal>
 811167e:	483c      	ldr	r0, [pc, #240]	; (8111770 <initCortexM4+0x178>)
 8111680:	f000 fc56 	bl	8111f30 <__cxa_guard_release>
 8111684:	483e      	ldr	r0, [pc, #248]	; (8111780 <initCortexM4+0x188>)
 8111686:	f000 fd61 	bl	811214c <atexit>
	static ProberThread prober1(&hi2c1);
 811168a:	4b3e      	ldr	r3, [pc, #248]	; (8111784 <initCortexM4+0x18c>)
 811168c:	781b      	ldrb	r3, [r3, #0]
 811168e:	f3bf 8f5b 	dmb	ish
 8111692:	b2db      	uxtb	r3, r3
 8111694:	f003 0301 	and.w	r3, r3, #1
 8111698:	2b00      	cmp	r3, #0
 811169a:	bf0c      	ite	eq
 811169c:	2301      	moveq	r3, #1
 811169e:	2300      	movne	r3, #0
 81116a0:	b2db      	uxtb	r3, r3
 81116a2:	2b00      	cmp	r3, #0
 81116a4:	d014      	beq.n	81116d0 <initCortexM4+0xd8>
 81116a6:	4837      	ldr	r0, [pc, #220]	; (8111784 <initCortexM4+0x18c>)
 81116a8:	f000 fc36 	bl	8111f18 <__cxa_guard_acquire>
 81116ac:	4603      	mov	r3, r0
 81116ae:	2b00      	cmp	r3, #0
 81116b0:	bf14      	ite	ne
 81116b2:	2301      	movne	r3, #1
 81116b4:	2300      	moveq	r3, #0
 81116b6:	b2db      	uxtb	r3, r3
 81116b8:	2b00      	cmp	r3, #0
 81116ba:	d009      	beq.n	81116d0 <initCortexM4+0xd8>
 81116bc:	4932      	ldr	r1, [pc, #200]	; (8111788 <initCortexM4+0x190>)
 81116be:	4833      	ldr	r0, [pc, #204]	; (811178c <initCortexM4+0x194>)
 81116c0:	f7ff ff50 	bl	8111564 <_ZN12ProberThreadC1EP19__I2C_HandleTypeDef>
 81116c4:	482f      	ldr	r0, [pc, #188]	; (8111784 <initCortexM4+0x18c>)
 81116c6:	f000 fc33 	bl	8111f30 <__cxa_guard_release>
 81116ca:	4831      	ldr	r0, [pc, #196]	; (8111790 <initCortexM4+0x198>)
 81116cc:	f000 fd3e 	bl	811214c <atexit>
	static ProberThread prober2(&hi2c2);
 81116d0:	4b30      	ldr	r3, [pc, #192]	; (8111794 <initCortexM4+0x19c>)
 81116d2:	781b      	ldrb	r3, [r3, #0]
 81116d4:	f3bf 8f5b 	dmb	ish
 81116d8:	b2db      	uxtb	r3, r3
 81116da:	f003 0301 	and.w	r3, r3, #1
 81116de:	2b00      	cmp	r3, #0
 81116e0:	bf0c      	ite	eq
 81116e2:	2301      	moveq	r3, #1
 81116e4:	2300      	movne	r3, #0
 81116e6:	b2db      	uxtb	r3, r3
 81116e8:	2b00      	cmp	r3, #0
 81116ea:	d014      	beq.n	8111716 <initCortexM4+0x11e>
 81116ec:	4829      	ldr	r0, [pc, #164]	; (8111794 <initCortexM4+0x19c>)
 81116ee:	f000 fc13 	bl	8111f18 <__cxa_guard_acquire>
 81116f2:	4603      	mov	r3, r0
 81116f4:	2b00      	cmp	r3, #0
 81116f6:	bf14      	ite	ne
 81116f8:	2301      	movne	r3, #1
 81116fa:	2300      	moveq	r3, #0
 81116fc:	b2db      	uxtb	r3, r3
 81116fe:	2b00      	cmp	r3, #0
 8111700:	d009      	beq.n	8111716 <initCortexM4+0x11e>
 8111702:	4925      	ldr	r1, [pc, #148]	; (8111798 <initCortexM4+0x1a0>)
 8111704:	4825      	ldr	r0, [pc, #148]	; (811179c <initCortexM4+0x1a4>)
 8111706:	f7ff ff2d 	bl	8111564 <_ZN12ProberThreadC1EP19__I2C_HandleTypeDef>
 811170a:	4822      	ldr	r0, [pc, #136]	; (8111794 <initCortexM4+0x19c>)
 811170c:	f000 fc10 	bl	8111f30 <__cxa_guard_release>
 8111710:	4823      	ldr	r0, [pc, #140]	; (81117a0 <initCortexM4+0x1a8>)
 8111712:	f000 fd1b 	bl	811214c <atexit>
	static ProberThread prober3(&hi2c4);
 8111716:	4b23      	ldr	r3, [pc, #140]	; (81117a4 <initCortexM4+0x1ac>)
 8111718:	781b      	ldrb	r3, [r3, #0]
 811171a:	f3bf 8f5b 	dmb	ish
 811171e:	b2db      	uxtb	r3, r3
 8111720:	f003 0301 	and.w	r3, r3, #1
 8111724:	2b00      	cmp	r3, #0
 8111726:	bf0c      	ite	eq
 8111728:	2301      	moveq	r3, #1
 811172a:	2300      	movne	r3, #0
 811172c:	b2db      	uxtb	r3, r3
 811172e:	2b00      	cmp	r3, #0
 8111730:	d014      	beq.n	811175c <initCortexM4+0x164>
 8111732:	481c      	ldr	r0, [pc, #112]	; (81117a4 <initCortexM4+0x1ac>)
 8111734:	f000 fbf0 	bl	8111f18 <__cxa_guard_acquire>
 8111738:	4603      	mov	r3, r0
 811173a:	2b00      	cmp	r3, #0
 811173c:	bf14      	ite	ne
 811173e:	2301      	movne	r3, #1
 8111740:	2300      	moveq	r3, #0
 8111742:	b2db      	uxtb	r3, r3
 8111744:	2b00      	cmp	r3, #0
 8111746:	d009      	beq.n	811175c <initCortexM4+0x164>
 8111748:	4917      	ldr	r1, [pc, #92]	; (81117a8 <initCortexM4+0x1b0>)
 811174a:	4818      	ldr	r0, [pc, #96]	; (81117ac <initCortexM4+0x1b4>)
 811174c:	f7ff ff0a 	bl	8111564 <_ZN12ProberThreadC1EP19__I2C_HandleTypeDef>
 8111750:	4814      	ldr	r0, [pc, #80]	; (81117a4 <initCortexM4+0x1ac>)
 8111752:	f000 fbed 	bl	8111f30 <__cxa_guard_release>
 8111756:	4816      	ldr	r0, [pc, #88]	; (81117b0 <initCortexM4+0x1b8>)
 8111758:	f000 fcf8 	bl	811214c <atexit>
}
 811175c:	bf00      	nop
 811175e:	bd80      	pop	{r7, pc}
 8111760:	10008e94 	.word	0x10008e94
 8111764:	1000deac 	.word	0x1000deac
 8111768:	10008e80 	.word	0x10008e80
 811176c:	081115a9 	.word	0x081115a9
 8111770:	10009300 	.word	0x10009300
 8111774:	10008a28 	.word	0x10008a28
 8111778:	1000e208 	.word	0x1000e208
 811177c:	10008e98 	.word	0x10008e98
 8111780:	081115b9 	.word	0x081115b9
 8111784:	10009324 	.word	0x10009324
 8111788:	1000de14 	.word	0x1000de14
 811178c:	10009304 	.word	0x10009304
 8111790:	081115c9 	.word	0x081115c9
 8111794:	10009348 	.word	0x10009348
 8111798:	1000de60 	.word	0x1000de60
 811179c:	10009328 	.word	0x10009328
 81117a0:	081115d9 	.word	0x081115d9
 81117a4:	1000936c 	.word	0x1000936c
 81117a8:	1000ddc8 	.word	0x1000ddc8
 81117ac:	1000934c 	.word	0x1000934c
 81117b0:	081115e9 	.word	0x081115e9

081117b4 <_Z41__static_initialization_and_destruction_0ii>:



void setupTelemtry() {
	network.forward<PingPacket>(&network);
}
 81117b4:	b580      	push	{r7, lr}
 81117b6:	b082      	sub	sp, #8
 81117b8:	af00      	add	r7, sp, #0
 81117ba:	6078      	str	r0, [r7, #4]
 81117bc:	6039      	str	r1, [r7, #0]
 81117be:	687b      	ldr	r3, [r7, #4]
 81117c0:	2b01      	cmp	r3, #1
 81117c2:	d111      	bne.n	81117e8 <_Z41__static_initialization_and_destruction_0ii+0x34>
 81117c4:	683b      	ldr	r3, [r7, #0]
 81117c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 81117ca:	4293      	cmp	r3, r2
 81117cc:	d10c      	bne.n	81117e8 <_Z41__static_initialization_and_destruction_0ii+0x34>
BufferedIODriver telemetryDriver(storage, control, 256); // Point to RAM D3
 81117ce:	4b0f      	ldr	r3, [pc, #60]	; (811180c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 81117d0:	6819      	ldr	r1, [r3, #0]
 81117d2:	4b0f      	ldr	r3, [pc, #60]	; (8111810 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 81117d4:	681a      	ldr	r2, [r3, #0]
 81117d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 81117da:	480e      	ldr	r0, [pc, #56]	; (8111814 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 81117dc:	f7fc f94e 	bl	810da7c <_ZN16BufferedIODriverC1EPVhS1_j>
NetworkBus network(&telemetryDriver);
 81117e0:	490c      	ldr	r1, [pc, #48]	; (8111814 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 81117e2:	480d      	ldr	r0, [pc, #52]	; (8111818 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 81117e4:	f7fe fcf2 	bl	81101cc <_ZN10NetworkBusC1EP8IODriver>
 81117e8:	687b      	ldr	r3, [r7, #4]
 81117ea:	2b00      	cmp	r3, #0
 81117ec:	d10a      	bne.n	8111804 <_Z41__static_initialization_and_destruction_0ii+0x50>
 81117ee:	683b      	ldr	r3, [r7, #0]
 81117f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 81117f4:	4293      	cmp	r3, r2
 81117f6:	d105      	bne.n	8111804 <_Z41__static_initialization_and_destruction_0ii+0x50>
 81117f8:	4807      	ldr	r0, [pc, #28]	; (8111818 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 81117fa:	f7fe fd65 	bl	81102c8 <_ZN10NetworkBusD1Ev>
BufferedIODriver telemetryDriver(storage, control, 256); // Point to RAM D3
 81117fe:	4805      	ldr	r0, [pc, #20]	; (8111814 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8111800:	f7fc faee 	bl	810dde0 <_ZN16BufferedIODriverD1Ev>
}
 8111804:	bf00      	nop
 8111806:	3708      	adds	r7, #8
 8111808:	46bd      	mov	sp, r7
 811180a:	bd80      	pop	{r7, pc}
 811180c:	10000038 	.word	0x10000038
 8111810:	10000034 	.word	0x10000034
 8111814:	10009370 	.word	0x10009370
 8111818:	10009398 	.word	0x10009398

0811181c <_GLOBAL__sub_I_telemetryDriver>:
 811181c:	b580      	push	{r7, lr}
 811181e:	af00      	add	r7, sp, #0
 8111820:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8111824:	2001      	movs	r0, #1
 8111826:	f7ff ffc5 	bl	81117b4 <_Z41__static_initialization_and_destruction_0ii>
 811182a:	bd80      	pop	{r7, pc}

0811182c <_GLOBAL__sub_D_telemetryDriver>:
 811182c:	b580      	push	{r7, lr}
 811182e:	af00      	add	r7, sp, #0
 8111830:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8111834:	2000      	movs	r0, #0
 8111836:	f7ff ffbd 	bl	81117b4 <_Z41__static_initialization_and_destruction_0ii>
 811183a:	bd80      	pop	{r7, pc}

0811183c <_ZN6Thread9isRunningEv>:
	Thread(const char* name, osPriority priority, uint32_t stackSize);
	virtual ~Thread() {};
	virtual void init() = 0;
	virtual void loop() = 0;
	osThreadId getHandle();
	bool isRunning() { return running; }
 811183c:	b480      	push	{r7}
 811183e:	b083      	sub	sp, #12
 8111840:	af00      	add	r7, sp, #0
 8111842:	6078      	str	r0, [r7, #4]
 8111844:	687b      	ldr	r3, [r7, #4]
 8111846:	7b1b      	ldrb	r3, [r3, #12]
 8111848:	4618      	mov	r0, r3
 811184a:	370c      	adds	r7, #12
 811184c:	46bd      	mov	sp, r7
 811184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8111852:	4770      	bx	lr

08111854 <_Z10__task_runPKv>:

#define DEFAULT_STACK_SIZE (512) // Danger zone: changing the stack size might create very nasty bugs

static char buffer[128];

void __task_run(const void* arg) {
 8111854:	b580      	push	{r7, lr}
 8111856:	b084      	sub	sp, #16
 8111858:	af00      	add	r7, sp, #0
 811185a:	6078      	str	r0, [r7, #4]
	Thread* thread = (Thread*) arg;
 811185c:	687b      	ldr	r3, [r7, #4]
 811185e:	60fb      	str	r3, [r7, #12]

	osDelay(100 / portTICK_PERIOD_MS);
 8111860:	2064      	movs	r0, #100	; 0x64
 8111862:	f7f7 fded 	bl	8109440 <osDelay>

	thread->init();
 8111866:	68fb      	ldr	r3, [r7, #12]
 8111868:	681b      	ldr	r3, [r3, #0]
 811186a:	3308      	adds	r3, #8
 811186c:	681b      	ldr	r3, [r3, #0]
 811186e:	68f8      	ldr	r0, [r7, #12]
 8111870:	4798      	blx	r3

	while(thread->isRunning()) {
 8111872:	68f8      	ldr	r0, [r7, #12]
 8111874:	f7ff ffe2 	bl	811183c <_ZN6Thread9isRunningEv>
 8111878:	4603      	mov	r3, r0
 811187a:	2b00      	cmp	r3, #0
 811187c:	d009      	beq.n	8111892 <_Z10__task_runPKv+0x3e>
		thread->loop();
 811187e:	68fb      	ldr	r3, [r7, #12]
 8111880:	681b      	ldr	r3, [r3, #0]
 8111882:	330c      	adds	r3, #12
 8111884:	681b      	ldr	r3, [r3, #0]
 8111886:	68f8      	ldr	r0, [r7, #12]
 8111888:	4798      	blx	r3
		osDelay(10 / portTICK_PERIOD_MS);
 811188a:	200a      	movs	r0, #10
 811188c:	f7f7 fdd8 	bl	8109440 <osDelay>
	while(thread->isRunning()) {
 8111890:	e7ef      	b.n	8111872 <_Z10__task_runPKv+0x1e>
	}

	delete thread;
 8111892:	68fb      	ldr	r3, [r7, #12]
 8111894:	2b00      	cmp	r3, #0
 8111896:	d005      	beq.n	81118a4 <_Z10__task_runPKv+0x50>
 8111898:	68fb      	ldr	r3, [r7, #12]
 811189a:	681b      	ldr	r3, [r3, #0]
 811189c:	3304      	adds	r3, #4
 811189e:	681b      	ldr	r3, [r3, #0]
 81118a0:	68f8      	ldr	r0, [r7, #12]
 81118a2:	4798      	blx	r3

	vTaskDelete(nullptr);
 81118a4:	2000      	movs	r0, #0
 81118a6:	f7f9 f89d 	bl	810a9e4 <vTaskDelete>

	while(true) {
		osDelay(1000 / portTICK_PERIOD_MS);
 81118aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81118ae:	f7f7 fdc7 	bl	8109440 <osDelay>
 81118b2:	e7fa      	b.n	81118aa <_Z10__task_runPKv+0x56>

081118b4 <_ZN6ThreadC1EPKc>:
	}
}

Thread::Thread(const char* name) : Thread(name, (osPriority) osPriorityNormal) {
 81118b4:	b580      	push	{r7, lr}
 81118b6:	b082      	sub	sp, #8
 81118b8:	af00      	add	r7, sp, #0
 81118ba:	6078      	str	r0, [r7, #4]
 81118bc:	6039      	str	r1, [r7, #0]
 81118be:	2200      	movs	r2, #0
 81118c0:	6839      	ldr	r1, [r7, #0]
 81118c2:	6878      	ldr	r0, [r7, #4]
 81118c4:	f000 f805 	bl	81118d2 <_ZN6ThreadC1EPKc10osPriority>
	;
}
 81118c8:	687b      	ldr	r3, [r7, #4]
 81118ca:	4618      	mov	r0, r3
 81118cc:	3708      	adds	r7, #8
 81118ce:	46bd      	mov	sp, r7
 81118d0:	bd80      	pop	{r7, pc}

081118d2 <_ZN6ThreadC1EPKc10osPriority>:

Thread::Thread(const char* name, osPriority priority) : Thread(name, priority, DEFAULT_STACK_SIZE) {
 81118d2:	b580      	push	{r7, lr}
 81118d4:	b084      	sub	sp, #16
 81118d6:	af00      	add	r7, sp, #0
 81118d8:	60f8      	str	r0, [r7, #12]
 81118da:	60b9      	str	r1, [r7, #8]
 81118dc:	4613      	mov	r3, r2
 81118de:	80fb      	strh	r3, [r7, #6]
 81118e0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 81118e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 81118e8:	68b9      	ldr	r1, [r7, #8]
 81118ea:	68f8      	ldr	r0, [r7, #12]
 81118ec:	f000 f816 	bl	811191c <_ZN6ThreadC1EPKc10osPrioritym>
	;
}
 81118f0:	68fb      	ldr	r3, [r7, #12]
 81118f2:	4618      	mov	r0, r3
 81118f4:	3710      	adds	r7, #16
 81118f6:	46bd      	mov	sp, r7
 81118f8:	bd80      	pop	{r7, pc}

081118fa <_ZN6ThreadC1EPKcm>:

Thread::Thread(const char* name, uint32_t stackSize) : Thread(name, (osPriority) osPriorityNormal, stackSize) {
 81118fa:	b580      	push	{r7, lr}
 81118fc:	b084      	sub	sp, #16
 81118fe:	af00      	add	r7, sp, #0
 8111900:	60f8      	str	r0, [r7, #12]
 8111902:	60b9      	str	r1, [r7, #8]
 8111904:	607a      	str	r2, [r7, #4]
 8111906:	687b      	ldr	r3, [r7, #4]
 8111908:	2200      	movs	r2, #0
 811190a:	68b9      	ldr	r1, [r7, #8]
 811190c:	68f8      	ldr	r0, [r7, #12]
 811190e:	f000 f805 	bl	811191c <_ZN6ThreadC1EPKc10osPrioritym>
	;
}
 8111912:	68fb      	ldr	r3, [r7, #12]
 8111914:	4618      	mov	r0, r3
 8111916:	3710      	adds	r7, #16
 8111918:	46bd      	mov	sp, r7
 811191a:	bd80      	pop	{r7, pc}

0811191c <_ZN6ThreadC1EPKc10osPrioritym>:

Thread::Thread(const char* name, osPriority priority, uint32_t stackSize) {
 811191c:	b580      	push	{r7, lr}
 811191e:	b08c      	sub	sp, #48	; 0x30
 8111920:	af00      	add	r7, sp, #0
 8111922:	60f8      	str	r0, [r7, #12]
 8111924:	60b9      	str	r1, [r7, #8]
 8111926:	603b      	str	r3, [r7, #0]
 8111928:	4613      	mov	r3, r2
 811192a:	80fb      	strh	r3, [r7, #6]
 811192c:	4a14      	ldr	r2, [pc, #80]	; (8111980 <_ZN6ThreadC1EPKc10osPrioritym+0x64>)
 811192e:	68fb      	ldr	r3, [r7, #12]
 8111930:	601a      	str	r2, [r3, #0]
 8111932:	68fb      	ldr	r3, [r7, #12]
 8111934:	2201      	movs	r2, #1
 8111936:	731a      	strb	r2, [r3, #12]
	osThreadDef_t thread = { (char*) name, &__task_run, priority, 0, stackSize};
 8111938:	f107 0314 	add.w	r3, r7, #20
 811193c:	2200      	movs	r2, #0
 811193e:	601a      	str	r2, [r3, #0]
 8111940:	605a      	str	r2, [r3, #4]
 8111942:	609a      	str	r2, [r3, #8]
 8111944:	60da      	str	r2, [r3, #12]
 8111946:	611a      	str	r2, [r3, #16]
 8111948:	615a      	str	r2, [r3, #20]
 811194a:	619a      	str	r2, [r3, #24]
 811194c:	4b0d      	ldr	r3, [pc, #52]	; (8111984 <_ZN6ThreadC1EPKc10osPrioritym+0x68>)
 811194e:	61bb      	str	r3, [r7, #24]
 8111950:	68bb      	ldr	r3, [r7, #8]
 8111952:	617b      	str	r3, [r7, #20]
 8111954:	88fb      	ldrh	r3, [r7, #6]
 8111956:	83bb      	strh	r3, [r7, #28]
 8111958:	683b      	ldr	r3, [r7, #0]
 811195a:	627b      	str	r3, [r7, #36]	; 0x24
	this->handle = osThreadCreate(&thread, this);
 811195c:	f107 0314 	add.w	r3, r7, #20
 8111960:	68f9      	ldr	r1, [r7, #12]
 8111962:	4618      	mov	r0, r3
 8111964:	f7f7 fd20 	bl	81093a8 <osThreadCreate>
 8111968:	4602      	mov	r2, r0
 811196a:	68fb      	ldr	r3, [r7, #12]
 811196c:	605a      	str	r2, [r3, #4]
	this->name = name;
 811196e:	68fb      	ldr	r3, [r7, #12]
 8111970:	68ba      	ldr	r2, [r7, #8]
 8111972:	609a      	str	r2, [r3, #8]
}
 8111974:	68fb      	ldr	r3, [r7, #12]
 8111976:	4618      	mov	r0, r3
 8111978:	3730      	adds	r7, #48	; 0x30
 811197a:	46bd      	mov	sp, r7
 811197c:	bd80      	pop	{r7, pc}
 811197e:	bf00      	nop
 8111980:	08115904 	.word	0x08115904
 8111984:	08111855 	.word	0x08111855

08111988 <_ZN6Thread9terminateEv>:

osThreadId Thread::getHandle() {
	return handle;
}

void Thread::terminate() {
 8111988:	b480      	push	{r7}
 811198a:	b083      	sub	sp, #12
 811198c:	af00      	add	r7, sp, #0
 811198e:	6078      	str	r0, [r7, #4]
	this->running = false;
 8111990:	687b      	ldr	r3, [r7, #4]
 8111992:	2200      	movs	r2, #0
 8111994:	731a      	strb	r2, [r3, #12]
}
 8111996:	bf00      	nop
 8111998:	370c      	adds	r7, #12
 811199a:	46bd      	mov	sp, r7
 811199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81119a0:	4770      	bx	lr
	...

081119a4 <_ZN6Thread7printlnEPKcz>:

void Thread::println(const char* format, ...) {
 81119a4:	b40e      	push	{r1, r2, r3}
 81119a6:	b580      	push	{r7, lr}
 81119a8:	b085      	sub	sp, #20
 81119aa:	af00      	add	r7, sp, #0
 81119ac:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 81119ae:	f107 0320 	add.w	r3, r7, #32
 81119b2:	60fb      	str	r3, [r7, #12]

	sprintf(buffer, "[%s] ", name);
 81119b4:	687b      	ldr	r3, [r7, #4]
 81119b6:	689b      	ldr	r3, [r3, #8]
 81119b8:	461a      	mov	r2, r3
 81119ba:	4913      	ldr	r1, [pc, #76]	; (8111a08 <_ZN6Thread7printlnEPKcz+0x64>)
 81119bc:	4813      	ldr	r0, [pc, #76]	; (8111a0c <_ZN6Thread7printlnEPKcz+0x68>)
 81119be:	f001 f929 	bl	8112c14 <siprintf>
	vsprintf(buffer + strlen(buffer), format, args);
 81119c2:	4812      	ldr	r0, [pc, #72]	; (8111a0c <_ZN6Thread7printlnEPKcz+0x68>)
 81119c4:	f7ee fc96 	bl	81002f4 <strlen>
 81119c8:	4602      	mov	r2, r0
 81119ca:	4b10      	ldr	r3, [pc, #64]	; (8111a0c <_ZN6Thread7printlnEPKcz+0x68>)
 81119cc:	4413      	add	r3, r2
 81119ce:	68fa      	ldr	r2, [r7, #12]
 81119d0:	69f9      	ldr	r1, [r7, #28]
 81119d2:	4618      	mov	r0, r3
 81119d4:	f001 f9e6 	bl	8112da4 <vsiprintf>
	strcat(buffer, "\r\n");
 81119d8:	480c      	ldr	r0, [pc, #48]	; (8111a0c <_ZN6Thread7printlnEPKcz+0x68>)
 81119da:	f7ee fc8b 	bl	81002f4 <strlen>
 81119de:	4603      	mov	r3, r0
 81119e0:	461a      	mov	r2, r3
 81119e2:	4b0a      	ldr	r3, [pc, #40]	; (8111a0c <_ZN6Thread7printlnEPKcz+0x68>)
 81119e4:	4413      	add	r3, r2
 81119e6:	4a0a      	ldr	r2, [pc, #40]	; (8111a10 <_ZN6Thread7printlnEPKcz+0x6c>)
 81119e8:	8811      	ldrh	r1, [r2, #0]
 81119ea:	7892      	ldrb	r2, [r2, #2]
 81119ec:	8019      	strh	r1, [r3, #0]
 81119ee:	709a      	strb	r2, [r3, #2]

	console.print(buffer);
 81119f0:	4906      	ldr	r1, [pc, #24]	; (8111a0c <_ZN6Thread7printlnEPKcz+0x68>)
 81119f2:	4808      	ldr	r0, [pc, #32]	; (8111a14 <_ZN6Thread7printlnEPKcz+0x70>)
 81119f4:	f7f9 ff21 	bl	810b83a <_ZN7Console5printEPKc>

	va_end(args);
}
 81119f8:	bf00      	nop
 81119fa:	3714      	adds	r7, #20
 81119fc:	46bd      	mov	sp, r7
 81119fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8111a02:	b003      	add	sp, #12
 8111a04:	4770      	bx	lr
 8111a06:	bf00      	nop
 8111a08:	081158a0 	.word	0x081158a0
 8111a0c:	1000dcac 	.word	0x1000dcac
 8111a10:	081158a8 	.word	0x081158a8
 8111a14:	100085dc 	.word	0x100085dc

08111a18 <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>:
 8111a18:	b510      	push	{r4, lr}
 8111a1a:	4b03      	ldr	r3, [pc, #12]	; (8111a28 <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev+0x10>)
 8111a1c:	6003      	str	r3, [r0, #0]
 8111a1e:	4604      	mov	r4, r0
 8111a20:	f000 faaa 	bl	8111f78 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8111a24:	4620      	mov	r0, r4
 8111a26:	bd10      	pop	{r4, pc}
 8111a28:	08115ed0 	.word	0x08115ed0

08111a2c <_ZN10__cxxabiv121__vmi_class_type_infoD0Ev>:
 8111a2c:	b510      	push	{r4, lr}
 8111a2e:	4604      	mov	r4, r0
 8111a30:	f7ff fff2 	bl	8111a18 <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>
 8111a34:	4620      	mov	r0, r4
 8111a36:	2118      	movs	r1, #24
 8111a38:	f000 fa37 	bl	8111eaa <_ZdlPvj>
 8111a3c:	4620      	mov	r0, r4
 8111a3e:	bd10      	pop	{r4, pc}

08111a40 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8111a40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8111a44:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 8111a48:	454a      	cmp	r2, r9
 8111a4a:	4604      	mov	r4, r0
 8111a4c:	460f      	mov	r7, r1
 8111a4e:	4616      	mov	r6, r2
 8111a50:	4698      	mov	r8, r3
 8111a52:	d024      	beq.n	8111a9e <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x5e>
 8111a54:	68e5      	ldr	r5, [r4, #12]
 8111a56:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8111a5a:	b355      	cbz	r5, 8111ab2 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x72>
 8111a5c:	68e3      	ldr	r3, [r4, #12]
 8111a5e:	079a      	lsls	r2, r3, #30
 8111a60:	d524      	bpl.n	8111aac <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 8111a62:	f013 0a01 	ands.w	sl, r3, #1
 8111a66:	ea4f 2223 	mov.w	r2, r3, asr #8
 8111a6a:	d003      	beq.n	8111a74 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x34>
 8111a6c:	1cfb      	adds	r3, r7, #3
 8111a6e:	d01d      	beq.n	8111aac <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 8111a70:	6833      	ldr	r3, [r6, #0]
 8111a72:	589a      	ldr	r2, [r3, r2]
 8111a74:	68a0      	ldr	r0, [r4, #8]
 8111a76:	6803      	ldr	r3, [r0, #0]
 8111a78:	f8cd 9000 	str.w	r9, [sp]
 8111a7c:	f8d3 b020 	ldr.w	fp, [r3, #32]
 8111a80:	4432      	add	r2, r6
 8111a82:	4643      	mov	r3, r8
 8111a84:	4639      	mov	r1, r7
 8111a86:	47d8      	blx	fp
 8111a88:	2803      	cmp	r0, #3
 8111a8a:	d90f      	bls.n	8111aac <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 8111a8c:	f1ba 0f00 	cmp.w	sl, #0
 8111a90:	d002      	beq.n	8111a98 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 8111a92:	f040 0001 	orr.w	r0, r0, #1
 8111a96:	b2c0      	uxtb	r0, r0
 8111a98:	b003      	add	sp, #12
 8111a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8111a9e:	4619      	mov	r1, r3
 8111aa0:	f000 f9ea 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8111aa4:	2800      	cmp	r0, #0
 8111aa6:	d0d5      	beq.n	8111a54 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x14>
 8111aa8:	2006      	movs	r0, #6
 8111aaa:	e7f5      	b.n	8111a98 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 8111aac:	3d01      	subs	r5, #1
 8111aae:	3c08      	subs	r4, #8
 8111ab0:	e7d3      	b.n	8111a5a <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 8111ab2:	2001      	movs	r0, #1
 8111ab4:	e7f0      	b.n	8111a98 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>

08111ab6 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>:
 8111ab6:	b4f0      	push	{r4, r5, r6, r7}
 8111ab8:	1e0e      	subs	r6, r1, #0
 8111aba:	9c04      	ldr	r4, [sp, #16]
 8111abc:	db06      	blt.n	8111acc <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x16>
 8111abe:	1990      	adds	r0, r2, r6
 8111ac0:	4284      	cmp	r4, r0
 8111ac2:	bf14      	ite	ne
 8111ac4:	2001      	movne	r0, #1
 8111ac6:	2006      	moveq	r0, #6
 8111ac8:	bcf0      	pop	{r4, r5, r6, r7}
 8111aca:	4770      	bx	lr
 8111acc:	3602      	adds	r6, #2
 8111ace:	d004      	beq.n	8111ada <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x24>
 8111ad0:	6804      	ldr	r4, [r0, #0]
 8111ad2:	6a24      	ldr	r4, [r4, #32]
 8111ad4:	46a4      	mov	ip, r4
 8111ad6:	bcf0      	pop	{r4, r5, r6, r7}
 8111ad8:	4760      	bx	ip
 8111ada:	2001      	movs	r0, #1
 8111adc:	e7f4      	b.n	8111ac8 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x12>

08111ade <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8111ade:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8111ae2:	b091      	sub	sp, #68	; 0x44
 8111ae4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8111ae8:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 8111aea:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8111aec:	68a3      	ldr	r3, [r4, #8]
 8111aee:	06dd      	lsls	r5, r3, #27
 8111af0:	bf44      	itt	mi
 8111af2:	6883      	ldrmi	r3, [r0, #8]
 8111af4:	60a3      	strmi	r3, [r4, #8]
 8111af6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8111af8:	4293      	cmp	r3, r2
 8111afa:	4681      	mov	r9, r0
 8111afc:	4688      	mov	r8, r1
 8111afe:	d107      	bne.n	8111b10 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x32>
 8111b00:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8111b02:	f000 f9b9 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8111b06:	b118      	cbz	r0, 8111b10 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x32>
 8111b08:	9b05      	ldr	r3, [sp, #20]
 8111b0a:	7163      	strb	r3, [r4, #5]
 8111b0c:	2600      	movs	r6, #0
 8111b0e:	e0fa      	b.n	8111d06 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 8111b10:	9906      	ldr	r1, [sp, #24]
 8111b12:	4648      	mov	r0, r9
 8111b14:	f000 f9b0 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8111b18:	4682      	mov	sl, r0
 8111b1a:	b1c0      	cbz	r0, 8111b4e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x70>
 8111b1c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8111b1e:	6023      	str	r3, [r4, #0]
 8111b20:	f1b8 0f00 	cmp.w	r8, #0
 8111b24:	9b05      	ldr	r3, [sp, #20]
 8111b26:	7123      	strb	r3, [r4, #4]
 8111b28:	db0b      	blt.n	8111b42 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x64>
 8111b2a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8111b2c:	4498      	add	r8, r3
 8111b2e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8111b30:	4543      	cmp	r3, r8
 8111b32:	bf14      	ite	ne
 8111b34:	f04f 0801 	movne.w	r8, #1
 8111b38:	f04f 0806 	moveq.w	r8, #6
 8111b3c:	f884 8006 	strb.w	r8, [r4, #6]
 8111b40:	e7e4      	b.n	8111b0c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 8111b42:	f118 0f02 	cmn.w	r8, #2
 8111b46:	d1e1      	bne.n	8111b0c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 8111b48:	2301      	movs	r3, #1
 8111b4a:	71a3      	strb	r3, [r4, #6]
 8111b4c:	e7de      	b.n	8111b0c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 8111b4e:	f1b8 0f00 	cmp.w	r8, #0
 8111b52:	bfaa      	itet	ge
 8111b54:	9b1c      	ldrge	r3, [sp, #112]	; 0x70
 8111b56:	f8cd a01c 	strlt.w	sl, [sp, #28]
 8111b5a:	eba3 0308 	subge.w	r3, r3, r8
 8111b5e:	f04f 0600 	mov.w	r6, #0
 8111b62:	bfa8      	it	ge
 8111b64:	9307      	strge	r3, [sp, #28]
 8111b66:	2302      	movs	r3, #2
 8111b68:	e9cd 6309 	strd	r6, r3, [sp, #36]	; 0x24
 8111b6c:	2301      	movs	r3, #1
 8111b6e:	9308      	str	r3, [sp, #32]
 8111b70:	9b05      	ldr	r3, [sp, #20]
 8111b72:	f043 0301 	orr.w	r3, r3, #1
 8111b76:	46b3      	mov	fp, r6
 8111b78:	930b      	str	r3, [sp, #44]	; 0x2c
 8111b7a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8111b7e:	9304      	str	r3, [sp, #16]
 8111b80:	9b04      	ldr	r3, [sp, #16]
 8111b82:	2b00      	cmp	r3, #0
 8111b84:	f000 80d9 	beq.w	8111d3a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x25c>
 8111b88:	eb09 05c3 	add.w	r5, r9, r3, lsl #3
 8111b8c:	68a7      	ldr	r7, [r4, #8]
 8111b8e:	68e9      	ldr	r1, [r5, #12]
 8111b90:	970f      	str	r7, [sp, #60]	; 0x3c
 8111b92:	07c8      	lsls	r0, r1, #31
 8111b94:	bf48      	it	mi
 8111b96:	981a      	ldrmi	r0, [sp, #104]	; 0x68
 8111b98:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8111b9c:	ea4f 2321 	mov.w	r3, r1, asr #8
 8111ba0:	bf48      	it	mi
 8111ba2:	6800      	ldrmi	r0, [r0, #0]
 8111ba4:	f88d b038 	strb.w	fp, [sp, #56]	; 0x38
 8111ba8:	bf48      	it	mi
 8111baa:	58c3      	ldrmi	r3, [r0, r3]
 8111bac:	981a      	ldr	r0, [sp, #104]	; 0x68
 8111bae:	f88d b039 	strb.w	fp, [sp, #57]	; 0x39
 8111bb2:	4403      	add	r3, r0
 8111bb4:	9807      	ldr	r0, [sp, #28]
 8111bb6:	f88d b03a 	strb.w	fp, [sp, #58]	; 0x3a
 8111bba:	bf4c      	ite	mi
 8111bbc:	9a0b      	ldrmi	r2, [sp, #44]	; 0x2c
 8111bbe:	9a05      	ldrpl	r2, [sp, #20]
 8111bc0:	b148      	cbz	r0, 8111bd6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xf8>
 8111bc2:	4298      	cmp	r0, r3
 8111bc4:	9808      	ldr	r0, [sp, #32]
 8111bc6:	bf2c      	ite	cs
 8111bc8:	f04f 0c00 	movcs.w	ip, #0
 8111bcc:	f04f 0c01 	movcc.w	ip, #1
 8111bd0:	4584      	cmp	ip, r0
 8111bd2:	f000 80ae 	beq.w	8111d32 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x254>
 8111bd6:	0789      	lsls	r1, r1, #30
 8111bd8:	d407      	bmi.n	8111bea <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x10c>
 8111bda:	f118 0f02 	cmn.w	r8, #2
 8111bde:	d102      	bne.n	8111be6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x108>
 8111be0:	07bf      	lsls	r7, r7, #30
 8111be2:	f000 80a8 	beq.w	8111d36 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x258>
 8111be6:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 8111bea:	68a8      	ldr	r0, [r5, #8]
 8111bec:	ad0d      	add	r5, sp, #52	; 0x34
 8111bee:	6801      	ldr	r1, [r0, #0]
 8111bf0:	9503      	str	r5, [sp, #12]
 8111bf2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8111bf4:	9502      	str	r5, [sp, #8]
 8111bf6:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8111bf8:	e9cd 3500 	strd	r3, r5, [sp]
 8111bfc:	9b06      	ldr	r3, [sp, #24]
 8111bfe:	69cd      	ldr	r5, [r1, #28]
 8111c00:	4641      	mov	r1, r8
 8111c02:	47a8      	blx	r5
 8111c04:	7963      	ldrb	r3, [r4, #5]
 8111c06:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 8111c0a:	f89d 503a 	ldrb.w	r5, [sp, #58]	; 0x3a
 8111c0e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8111c10:	4313      	orrs	r3, r2
 8111c12:	2d06      	cmp	r5, #6
 8111c14:	7163      	strb	r3, [r4, #5]
 8111c16:	d001      	beq.n	8111c1c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x13e>
 8111c18:	2d02      	cmp	r5, #2
 8111c1a:	d106      	bne.n	8111c2a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x14c>
 8111c1c:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 8111c20:	6021      	str	r1, [r4, #0]
 8111c22:	7123      	strb	r3, [r4, #4]
 8111c24:	71a5      	strb	r5, [r4, #6]
 8111c26:	4682      	mov	sl, r0
 8111c28:	e06c      	b.n	8111d04 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 8111c2a:	6822      	ldr	r2, [r4, #0]
 8111c2c:	b996      	cbnz	r6, 8111c54 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x176>
 8111c2e:	b99a      	cbnz	r2, 8111c58 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x17a>
 8111c30:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8111c34:	6021      	str	r1, [r4, #0]
 8111c36:	7122      	strb	r2, [r4, #4]
 8111c38:	b121      	cbz	r1, 8111c44 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8111c3a:	b11b      	cbz	r3, 8111c44 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8111c3c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8111c40:	07dd      	lsls	r5, r3, #31
 8111c42:	d5f0      	bpl.n	8111c26 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x148>
 8111c44:	7963      	ldrb	r3, [r4, #5]
 8111c46:	2b04      	cmp	r3, #4
 8111c48:	d0ed      	beq.n	8111c26 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x148>
 8111c4a:	9b04      	ldr	r3, [sp, #16]
 8111c4c:	3b01      	subs	r3, #1
 8111c4e:	9304      	str	r3, [sp, #16]
 8111c50:	4606      	mov	r6, r0
 8111c52:	e795      	b.n	8111b80 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xa2>
 8111c54:	2a00      	cmp	r2, #0
 8111c56:	d037      	beq.n	8111cc8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1ea>
 8111c58:	4291      	cmp	r1, r2
 8111c5a:	d106      	bne.n	8111c6a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x18c>
 8111c5c:	7923      	ldrb	r3, [r4, #4]
 8111c5e:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8111c62:	4313      	orrs	r3, r2
 8111c64:	7123      	strb	r3, [r4, #4]
 8111c66:	4630      	mov	r0, r6
 8111c68:	e7ec      	b.n	8111c44 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8111c6a:	b909      	cbnz	r1, 8111c70 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 8111c6c:	2800      	cmp	r0, #0
 8111c6e:	d0fa      	beq.n	8111c66 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 8111c70:	2b03      	cmp	r3, #3
 8111c72:	79a7      	ldrb	r7, [r4, #6]
 8111c74:	d904      	bls.n	8111c80 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1a2>
 8111c76:	07d8      	lsls	r0, r3, #31
 8111c78:	d529      	bpl.n	8111cce <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 8111c7a:	68a3      	ldr	r3, [r4, #8]
 8111c7c:	0799      	lsls	r1, r3, #30
 8111c7e:	d526      	bpl.n	8111cce <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 8111c80:	b97f      	cbnz	r7, 8111ca2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1c4>
 8111c82:	2d03      	cmp	r5, #3
 8111c84:	d905      	bls.n	8111c92 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1b4>
 8111c86:	07eb      	lsls	r3, r5, #31
 8111c88:	d541      	bpl.n	8111d0e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 8111c8a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8111c8e:	079f      	lsls	r7, r3, #30
 8111c90:	d53d      	bpl.n	8111d0e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 8111c92:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8111c94:	9300      	str	r3, [sp, #0]
 8111c96:	4641      	mov	r1, r8
 8111c98:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8111c9a:	9806      	ldr	r0, [sp, #24]
 8111c9c:	f7ff ff0b 	bl	8111ab6 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 8111ca0:	4607      	mov	r7, r0
 8111ca2:	b9d5      	cbnz	r5, 8111cda <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 8111ca4:	2f03      	cmp	r7, #3
 8111ca6:	d905      	bls.n	8111cb4 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1d6>
 8111ca8:	07f8      	lsls	r0, r7, #31
 8111caa:	d532      	bpl.n	8111d12 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 8111cac:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8111cb0:	0799      	lsls	r1, r3, #30
 8111cb2:	d52e      	bpl.n	8111d12 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 8111cb4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8111cb6:	9300      	str	r3, [sp, #0]
 8111cb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8111cba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8111cbc:	9806      	ldr	r0, [sp, #24]
 8111cbe:	4641      	mov	r1, r8
 8111cc0:	f7ff fef9 	bl	8111ab6 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 8111cc4:	4605      	mov	r5, r0
 8111cc6:	e008      	b.n	8111cda <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 8111cc8:	2900      	cmp	r1, #0
 8111cca:	d1d1      	bne.n	8111c70 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 8111ccc:	e7cb      	b.n	8111c66 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 8111cce:	2f00      	cmp	r7, #0
 8111cd0:	bf08      	it	eq
 8111cd2:	2701      	moveq	r7, #1
 8111cd4:	2d00      	cmp	r5, #0
 8111cd6:	bf08      	it	eq
 8111cd8:	2501      	moveq	r5, #1
 8111cda:	ea85 0307 	eor.w	r3, r5, r7
 8111cde:	b2db      	uxtb	r3, r3
 8111ce0:	2b03      	cmp	r3, #3
 8111ce2:	d918      	bls.n	8111d16 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x238>
 8111ce4:	2d03      	cmp	r5, #3
 8111ce6:	bf81      	itttt	hi
 8111ce8:	9b0d      	ldrhi	r3, [sp, #52]	; 0x34
 8111cea:	6023      	strhi	r3, [r4, #0]
 8111cec:	462f      	movhi	r7, r5
 8111cee:	f89d 3038 	ldrbhi.w	r3, [sp, #56]	; 0x38
 8111cf2:	bf86      	itte	hi
 8111cf4:	7123      	strbhi	r3, [r4, #4]
 8111cf6:	2000      	movhi	r0, #0
 8111cf8:	4630      	movls	r0, r6
 8111cfa:	07ba      	lsls	r2, r7, #30
 8111cfc:	71a7      	strb	r7, [r4, #6]
 8111cfe:	d401      	bmi.n	8111d04 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 8111d00:	07fb      	lsls	r3, r7, #31
 8111d02:	d49f      	bmi.n	8111c44 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8111d04:	4656      	mov	r6, sl
 8111d06:	4630      	mov	r0, r6
 8111d08:	b011      	add	sp, #68	; 0x44
 8111d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8111d0e:	2701      	movs	r7, #1
 8111d10:	e7e3      	b.n	8111cda <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 8111d12:	2501      	movs	r5, #1
 8111d14:	e7e1      	b.n	8111cda <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 8111d16:	403d      	ands	r5, r7
 8111d18:	b2ed      	uxtb	r5, r5
 8111d1a:	2d03      	cmp	r5, #3
 8111d1c:	f8c4 b000 	str.w	fp, [r4]
 8111d20:	d904      	bls.n	8111d2c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x24e>
 8111d22:	2302      	movs	r3, #2
 8111d24:	71a3      	strb	r3, [r4, #6]
 8111d26:	f04f 0a01 	mov.w	sl, #1
 8111d2a:	e7eb      	b.n	8111d04 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 8111d2c:	2001      	movs	r0, #1
 8111d2e:	71a0      	strb	r0, [r4, #6]
 8111d30:	e788      	b.n	8111c44 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8111d32:	2301      	movs	r3, #1
 8111d34:	9309      	str	r3, [sp, #36]	; 0x24
 8111d36:	4630      	mov	r0, r6
 8111d38:	e787      	b.n	8111c4a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x16c>
 8111d3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8111d3c:	2b00      	cmp	r3, #0
 8111d3e:	d0e2      	beq.n	8111d06 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 8111d40:	9b04      	ldr	r3, [sp, #16]
 8111d42:	9308      	str	r3, [sp, #32]
 8111d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8111d46:	2b01      	cmp	r3, #1
 8111d48:	d0dd      	beq.n	8111d06 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 8111d4a:	2301      	movs	r3, #1
 8111d4c:	930a      	str	r3, [sp, #40]	; 0x28
 8111d4e:	e714      	b.n	8111b7a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x9c>

08111d50 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8111d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8111d54:	b089      	sub	sp, #36	; 0x24
 8111d56:	4607      	mov	r7, r0
 8111d58:	9102      	str	r1, [sp, #8]
 8111d5a:	4692      	mov	sl, r2
 8111d5c:	461c      	mov	r4, r3
 8111d5e:	f000 f93c 	bl	8111fda <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8111d62:	4605      	mov	r5, r0
 8111d64:	2800      	cmp	r0, #0
 8111d66:	d159      	bne.n	8111e1c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8111d68:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8111d6c:	f8d7 900c 	ldr.w	r9, [r7, #12]
 8111d70:	f018 0f10 	tst.w	r8, #16
 8111d74:	bf18      	it	ne
 8111d76:	f8d7 8008 	ldrne.w	r8, [r7, #8]
 8111d7a:	f008 0301 	and.w	r3, r8, #1
 8111d7e:	eb07 06c9 	add.w	r6, r7, r9, lsl #3
 8111d82:	f04f 0b00 	mov.w	fp, #0
 8111d86:	9303      	str	r3, [sp, #12]
 8111d88:	f1b9 0f00 	cmp.w	r9, #0
 8111d8c:	d06c      	beq.n	8111e68 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x118>
 8111d8e:	68f2      	ldr	r2, [r6, #12]
 8111d90:	f8cd b010 	str.w	fp, [sp, #16]
 8111d94:	f002 0301 	and.w	r3, r2, #1
 8111d98:	9300      	str	r3, [sp, #0]
 8111d9a:	f012 0302 	ands.w	r3, r2, #2
 8111d9e:	f88d b014 	strb.w	fp, [sp, #20]
 8111da2:	e9cd 8b06 	strd	r8, fp, [sp, #24]
 8111da6:	9301      	str	r3, [sp, #4]
 8111da8:	d105      	bne.n	8111db6 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x66>
 8111daa:	9b03      	ldr	r3, [sp, #12]
 8111dac:	b91b      	cbnz	r3, 8111db6 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x66>
 8111dae:	f109 39ff 	add.w	r9, r9, #4294967295
 8111db2:	3e08      	subs	r6, #8
 8111db4:	e7e8      	b.n	8111d88 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x38>
 8111db6:	f1ba 0f00 	cmp.w	sl, #0
 8111dba:	d033      	beq.n	8111e24 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd4>
 8111dbc:	9b00      	ldr	r3, [sp, #0]
 8111dbe:	1212      	asrs	r2, r2, #8
 8111dc0:	b113      	cbz	r3, 8111dc8 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x78>
 8111dc2:	f8da 3000 	ldr.w	r3, [sl]
 8111dc6:	589a      	ldr	r2, [r3, r2]
 8111dc8:	4452      	add	r2, sl
 8111dca:	68b0      	ldr	r0, [r6, #8]
 8111dcc:	9902      	ldr	r1, [sp, #8]
 8111dce:	6803      	ldr	r3, [r0, #0]
 8111dd0:	699d      	ldr	r5, [r3, #24]
 8111dd2:	ab04      	add	r3, sp, #16
 8111dd4:	47a8      	blx	r5
 8111dd6:	4605      	mov	r5, r0
 8111dd8:	2800      	cmp	r0, #0
 8111dda:	d0e8      	beq.n	8111dae <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 8111ddc:	9b07      	ldr	r3, [sp, #28]
 8111dde:	2b08      	cmp	r3, #8
 8111de0:	d103      	bne.n	8111dea <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x9a>
 8111de2:	9b00      	ldr	r3, [sp, #0]
 8111de4:	b10b      	cbz	r3, 8111dea <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x9a>
 8111de6:	68b3      	ldr	r3, [r6, #8]
 8111de8:	9307      	str	r3, [sp, #28]
 8111dea:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8111dee:	2b03      	cmp	r3, #3
 8111df0:	d905      	bls.n	8111dfe <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xae>
 8111df2:	9a01      	ldr	r2, [sp, #4]
 8111df4:	b91a      	cbnz	r2, 8111dfe <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xae>
 8111df6:	f023 0302 	bic.w	r3, r3, #2
 8111dfa:	f88d 3014 	strb.w	r3, [sp, #20]
 8111dfe:	68e1      	ldr	r1, [r4, #12]
 8111e00:	b9c1      	cbnz	r1, 8111e34 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xe4>
 8111e02:	ab04      	add	r3, sp, #16
 8111e04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8111e06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8111e0a:	7923      	ldrb	r3, [r4, #4]
 8111e0c:	2b03      	cmp	r3, #3
 8111e0e:	d905      	bls.n	8111e1c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8111e10:	079a      	lsls	r2, r3, #30
 8111e12:	d509      	bpl.n	8111e28 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd8>
 8111e14:	68bb      	ldr	r3, [r7, #8]
 8111e16:	f013 0f01 	tst.w	r3, #1
 8111e1a:	d1c8      	bne.n	8111dae <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 8111e1c:	4628      	mov	r0, r5
 8111e1e:	b009      	add	sp, #36	; 0x24
 8111e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8111e24:	4652      	mov	r2, sl
 8111e26:	e7d0      	b.n	8111dca <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x7a>
 8111e28:	07db      	lsls	r3, r3, #31
 8111e2a:	d5f7      	bpl.n	8111e1c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8111e2c:	68bb      	ldr	r3, [r7, #8]
 8111e2e:	f013 0f02 	tst.w	r3, #2
 8111e32:	e7f2      	b.n	8111e1a <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xca>
 8111e34:	6823      	ldr	r3, [r4, #0]
 8111e36:	9a04      	ldr	r2, [sp, #16]
 8111e38:	4293      	cmp	r3, r2
 8111e3a:	d004      	beq.n	8111e46 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf6>
 8111e3c:	2300      	movs	r3, #0
 8111e3e:	6023      	str	r3, [r4, #0]
 8111e40:	2302      	movs	r3, #2
 8111e42:	7123      	strb	r3, [r4, #4]
 8111e44:	e7ea      	b.n	8111e1c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8111e46:	b12b      	cbz	r3, 8111e54 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x104>
 8111e48:	7923      	ldrb	r3, [r4, #4]
 8111e4a:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8111e4e:	4313      	orrs	r3, r2
 8111e50:	7123      	strb	r3, [r4, #4]
 8111e52:	e7ac      	b.n	8111dae <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 8111e54:	9807      	ldr	r0, [sp, #28]
 8111e56:	2808      	cmp	r0, #8
 8111e58:	d0f2      	beq.n	8111e40 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8111e5a:	2908      	cmp	r1, #8
 8111e5c:	d0f0      	beq.n	8111e40 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8111e5e:	f000 f80b 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8111e62:	2800      	cmp	r0, #0
 8111e64:	d1f0      	bne.n	8111e48 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf8>
 8111e66:	e7eb      	b.n	8111e40 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8111e68:	7925      	ldrb	r5, [r4, #4]
 8111e6a:	3500      	adds	r5, #0
 8111e6c:	bf18      	it	ne
 8111e6e:	2501      	movne	r5, #1
 8111e70:	e7d4      	b.n	8111e1c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>

08111e72 <_ZNSt9type_infoD1Ev>:
 8111e72:	4770      	bx	lr

08111e74 <_ZNKSt9type_info14__is_pointer_pEv>:
 8111e74:	2000      	movs	r0, #0
 8111e76:	4770      	bx	lr

08111e78 <_ZNKSt9type_infoeqERKS_>:
 8111e78:	4281      	cmp	r1, r0
 8111e7a:	b508      	push	{r3, lr}
 8111e7c:	d00e      	beq.n	8111e9c <_ZNKSt9type_infoeqERKS_+0x24>
 8111e7e:	6840      	ldr	r0, [r0, #4]
 8111e80:	7803      	ldrb	r3, [r0, #0]
 8111e82:	2b2a      	cmp	r3, #42	; 0x2a
 8111e84:	d00c      	beq.n	8111ea0 <_ZNKSt9type_infoeqERKS_+0x28>
 8111e86:	6849      	ldr	r1, [r1, #4]
 8111e88:	780b      	ldrb	r3, [r1, #0]
 8111e8a:	2b2a      	cmp	r3, #42	; 0x2a
 8111e8c:	bf08      	it	eq
 8111e8e:	3101      	addeq	r1, #1
 8111e90:	f7ee fa26 	bl	81002e0 <strcmp>
 8111e94:	fab0 f080 	clz	r0, r0
 8111e98:	0940      	lsrs	r0, r0, #5
 8111e9a:	bd08      	pop	{r3, pc}
 8111e9c:	2001      	movs	r0, #1
 8111e9e:	e7fc      	b.n	8111e9a <_ZNKSt9type_infoeqERKS_+0x22>
 8111ea0:	2000      	movs	r0, #0
 8111ea2:	e7fa      	b.n	8111e9a <_ZNKSt9type_infoeqERKS_+0x22>

08111ea4 <__cxa_pure_virtual>:
 8111ea4:	b508      	push	{r3, lr}
 8111ea6:	f000 f945 	bl	8112134 <_ZSt9terminatev>

08111eaa <_ZdlPvj>:
 8111eaa:	f7fa b993 	b.w	810c1d4 <_ZdlPv>
	...

08111eb0 <_ZSt11_Hash_bytesPKvjj>:
 8111eb0:	4b18      	ldr	r3, [pc, #96]	; (8111f14 <_ZSt11_Hash_bytesPKvjj+0x64>)
 8111eb2:	b570      	push	{r4, r5, r6, lr}
 8111eb4:	404a      	eors	r2, r1
 8111eb6:	460d      	mov	r5, r1
 8111eb8:	1846      	adds	r6, r0, r1
 8111eba:	2d03      	cmp	r5, #3
 8111ebc:	eba6 0405 	sub.w	r4, r6, r5
 8111ec0:	d908      	bls.n	8111ed4 <_ZSt11_Hash_bytesPKvjj+0x24>
 8111ec2:	6824      	ldr	r4, [r4, #0]
 8111ec4:	435c      	muls	r4, r3
 8111ec6:	ea84 6414 	eor.w	r4, r4, r4, lsr #24
 8111eca:	435a      	muls	r2, r3
 8111ecc:	435c      	muls	r4, r3
 8111ece:	4062      	eors	r2, r4
 8111ed0:	3d04      	subs	r5, #4
 8111ed2:	e7f2      	b.n	8111eba <_ZSt11_Hash_bytesPKvjj+0xa>
 8111ed4:	088d      	lsrs	r5, r1, #2
 8111ed6:	f06f 0403 	mvn.w	r4, #3
 8111eda:	fb04 1105 	mla	r1, r4, r5, r1
 8111ede:	2902      	cmp	r1, #2
 8111ee0:	eb00 0685 	add.w	r6, r0, r5, lsl #2
 8111ee4:	d011      	beq.n	8111f0a <_ZSt11_Hash_bytesPKvjj+0x5a>
 8111ee6:	2903      	cmp	r1, #3
 8111ee8:	d00c      	beq.n	8111f04 <_ZSt11_Hash_bytesPKvjj+0x54>
 8111eea:	2901      	cmp	r1, #1
 8111eec:	d103      	bne.n	8111ef6 <_ZSt11_Hash_bytesPKvjj+0x46>
 8111eee:	f810 0025 	ldrb.w	r0, [r0, r5, lsl #2]
 8111ef2:	4042      	eors	r2, r0
 8111ef4:	435a      	muls	r2, r3
 8111ef6:	ea82 3252 	eor.w	r2, r2, r2, lsr #13
 8111efa:	fb03 f002 	mul.w	r0, r3, r2
 8111efe:	ea80 30d0 	eor.w	r0, r0, r0, lsr #15
 8111f02:	bd70      	pop	{r4, r5, r6, pc}
 8111f04:	78b1      	ldrb	r1, [r6, #2]
 8111f06:	ea82 4201 	eor.w	r2, r2, r1, lsl #16
 8111f0a:	7871      	ldrb	r1, [r6, #1]
 8111f0c:	ea82 2201 	eor.w	r2, r2, r1, lsl #8
 8111f10:	e7ed      	b.n	8111eee <_ZSt11_Hash_bytesPKvjj+0x3e>
 8111f12:	bf00      	nop
 8111f14:	5bd1e995 	.word	0x5bd1e995

08111f18 <__cxa_guard_acquire>:
 8111f18:	6803      	ldr	r3, [r0, #0]
 8111f1a:	07db      	lsls	r3, r3, #31
 8111f1c:	d406      	bmi.n	8111f2c <__cxa_guard_acquire+0x14>
 8111f1e:	7843      	ldrb	r3, [r0, #1]
 8111f20:	b103      	cbz	r3, 8111f24 <__cxa_guard_acquire+0xc>
 8111f22:	deff      	udf	#255	; 0xff
 8111f24:	2301      	movs	r3, #1
 8111f26:	7043      	strb	r3, [r0, #1]
 8111f28:	4618      	mov	r0, r3
 8111f2a:	4770      	bx	lr
 8111f2c:	2000      	movs	r0, #0
 8111f2e:	4770      	bx	lr

08111f30 <__cxa_guard_release>:
 8111f30:	2301      	movs	r3, #1
 8111f32:	6003      	str	r3, [r0, #0]
 8111f34:	4770      	bx	lr

08111f36 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8111f36:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8111f38:	2400      	movs	r4, #0
 8111f3a:	2310      	movs	r3, #16
 8111f3c:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8111f40:	6803      	ldr	r3, [r0, #0]
 8111f42:	9400      	str	r4, [sp, #0]
 8111f44:	4615      	mov	r5, r2
 8111f46:	699e      	ldr	r6, [r3, #24]
 8111f48:	f88d 4004 	strb.w	r4, [sp, #4]
 8111f4c:	466b      	mov	r3, sp
 8111f4e:	6812      	ldr	r2, [r2, #0]
 8111f50:	47b0      	blx	r6
 8111f52:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8111f56:	f003 0306 	and.w	r3, r3, #6
 8111f5a:	2b06      	cmp	r3, #6
 8111f5c:	bf03      	ittte	eq
 8111f5e:	9b00      	ldreq	r3, [sp, #0]
 8111f60:	602b      	streq	r3, [r5, #0]
 8111f62:	2001      	moveq	r0, #1
 8111f64:	4620      	movne	r0, r4
 8111f66:	b004      	add	sp, #16
 8111f68:	bd70      	pop	{r4, r5, r6, pc}

08111f6a <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8111f6a:	9800      	ldr	r0, [sp, #0]
 8111f6c:	4290      	cmp	r0, r2
 8111f6e:	bf0c      	ite	eq
 8111f70:	2006      	moveq	r0, #6
 8111f72:	2001      	movne	r0, #1
 8111f74:	4770      	bx	lr
	...

08111f78 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8111f78:	b510      	push	{r4, lr}
 8111f7a:	4b03      	ldr	r3, [pc, #12]	; (8111f88 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8111f7c:	6003      	str	r3, [r0, #0]
 8111f7e:	4604      	mov	r4, r0
 8111f80:	f7ff ff77 	bl	8111e72 <_ZNSt9type_infoD1Ev>
 8111f84:	4620      	mov	r0, r4
 8111f86:	bd10      	pop	{r4, pc}
 8111f88:	08115f44 	.word	0x08115f44

08111f8c <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8111f8c:	b510      	push	{r4, lr}
 8111f8e:	4604      	mov	r4, r0
 8111f90:	f7ff fff2 	bl	8111f78 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8111f94:	4620      	mov	r0, r4
 8111f96:	2108      	movs	r1, #8
 8111f98:	f7ff ff87 	bl	8111eaa <_ZdlPvj>
 8111f9c:	4620      	mov	r0, r4
 8111f9e:	bd10      	pop	{r4, pc}

08111fa0 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8111fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8111fa4:	4698      	mov	r8, r3
 8111fa6:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 8111faa:	9e06      	ldr	r6, [sp, #24]
 8111fac:	429e      	cmp	r6, r3
 8111fae:	4607      	mov	r7, r0
 8111fb0:	4615      	mov	r5, r2
 8111fb2:	d107      	bne.n	8111fc4 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 8111fb4:	9907      	ldr	r1, [sp, #28]
 8111fb6:	f7ff ff5f 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8111fba:	b118      	cbz	r0, 8111fc4 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 8111fbc:	7165      	strb	r5, [r4, #5]
 8111fbe:	2000      	movs	r0, #0
 8111fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8111fc4:	4641      	mov	r1, r8
 8111fc6:	4638      	mov	r0, r7
 8111fc8:	f7ff ff56 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8111fcc:	2800      	cmp	r0, #0
 8111fce:	d0f6      	beq.n	8111fbe <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1e>
 8111fd0:	2301      	movs	r3, #1
 8111fd2:	6026      	str	r6, [r4, #0]
 8111fd4:	7125      	strb	r5, [r4, #4]
 8111fd6:	71a3      	strb	r3, [r4, #6]
 8111fd8:	e7f1      	b.n	8111fbe <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1e>

08111fda <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8111fda:	b538      	push	{r3, r4, r5, lr}
 8111fdc:	4615      	mov	r5, r2
 8111fde:	461c      	mov	r4, r3
 8111fe0:	f7ff ff4a 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8111fe4:	b120      	cbz	r0, 8111ff0 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8111fe6:	2308      	movs	r3, #8
 8111fe8:	60e3      	str	r3, [r4, #12]
 8111fea:	2306      	movs	r3, #6
 8111fec:	6025      	str	r5, [r4, #0]
 8111fee:	7123      	strb	r3, [r4, #4]
 8111ff0:	bd38      	pop	{r3, r4, r5, pc}

08111ff2 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8111ff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8111ff6:	4605      	mov	r5, r0
 8111ff8:	460c      	mov	r4, r1
 8111ffa:	4616      	mov	r6, r2
 8111ffc:	461f      	mov	r7, r3
 8111ffe:	f7ff ff3b 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8112002:	b948      	cbnz	r0, 8112018 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8112004:	2f03      	cmp	r7, #3
 8112006:	d807      	bhi.n	8112018 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8112008:	6823      	ldr	r3, [r4, #0]
 811200a:	4632      	mov	r2, r6
 811200c:	4629      	mov	r1, r5
 811200e:	4620      	mov	r0, r4
 8112010:	695b      	ldr	r3, [r3, #20]
 8112012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8112016:	4718      	bx	r3
 8112018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0811201c <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 811201c:	b510      	push	{r4, lr}
 811201e:	4b03      	ldr	r3, [pc, #12]	; (811202c <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8112020:	6003      	str	r3, [r0, #0]
 8112022:	4604      	mov	r4, r0
 8112024:	f7ff ffa8 	bl	8111f78 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8112028:	4620      	mov	r0, r4
 811202a:	bd10      	pop	{r4, pc}
 811202c:	08115fa4 	.word	0x08115fa4

08112030 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8112030:	b510      	push	{r4, lr}
 8112032:	4604      	mov	r4, r0
 8112034:	f7ff fff2 	bl	811201c <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 8112038:	4620      	mov	r0, r4
 811203a:	210c      	movs	r1, #12
 811203c:	f7ff ff35 	bl	8111eaa <_ZdlPvj>
 8112040:	4620      	mov	r0, r4
 8112042:	bd10      	pop	{r4, pc}

08112044 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8112044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8112048:	9e06      	ldr	r6, [sp, #24]
 811204a:	4296      	cmp	r6, r2
 811204c:	4607      	mov	r7, r0
 811204e:	4688      	mov	r8, r1
 8112050:	4615      	mov	r5, r2
 8112052:	461c      	mov	r4, r3
 8112054:	d00a      	beq.n	811206c <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x28>
 8112056:	68b8      	ldr	r0, [r7, #8]
 8112058:	6803      	ldr	r3, [r0, #0]
 811205a:	9606      	str	r6, [sp, #24]
 811205c:	6a1e      	ldr	r6, [r3, #32]
 811205e:	462a      	mov	r2, r5
 8112060:	4623      	mov	r3, r4
 8112062:	4641      	mov	r1, r8
 8112064:	46b4      	mov	ip, r6
 8112066:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 811206a:	4760      	bx	ip
 811206c:	4619      	mov	r1, r3
 811206e:	f7ff ff03 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8112072:	2800      	cmp	r0, #0
 8112074:	d0ef      	beq.n	8112056 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x12>
 8112076:	2006      	movs	r0, #6
 8112078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0811207c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 811207c:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8112080:	460e      	mov	r6, r1
 8112082:	4619      	mov	r1, r3
 8112084:	4683      	mov	fp, r0
 8112086:	4617      	mov	r7, r2
 8112088:	4699      	mov	r9, r3
 811208a:	e9dd 4a0a 	ldrd	r4, sl, [sp, #40]	; 0x28
 811208e:	e9dd 850c 	ldrd	r8, r5, [sp, #48]	; 0x30
 8112092:	f7ff fef1 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 8112096:	b190      	cbz	r0, 81120be <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x42>
 8112098:	2e00      	cmp	r6, #0
 811209a:	602c      	str	r4, [r5, #0]
 811209c:	712f      	strb	r7, [r5, #4]
 811209e:	db09      	blt.n	81120b4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 81120a0:	4434      	add	r4, r6
 81120a2:	45a0      	cmp	r8, r4
 81120a4:	bf0c      	ite	eq
 81120a6:	2406      	moveq	r4, #6
 81120a8:	2401      	movne	r4, #1
 81120aa:	71ac      	strb	r4, [r5, #6]
 81120ac:	2000      	movs	r0, #0
 81120ae:	b001      	add	sp, #4
 81120b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81120b4:	3602      	adds	r6, #2
 81120b6:	d1f9      	bne.n	81120ac <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 81120b8:	2301      	movs	r3, #1
 81120ba:	71ab      	strb	r3, [r5, #6]
 81120bc:	e7f6      	b.n	81120ac <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 81120be:	4544      	cmp	r4, r8
 81120c0:	d106      	bne.n	81120d0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 81120c2:	4651      	mov	r1, sl
 81120c4:	4658      	mov	r0, fp
 81120c6:	f7ff fed7 	bl	8111e78 <_ZNKSt9type_infoeqERKS_>
 81120ca:	b108      	cbz	r0, 81120d0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 81120cc:	716f      	strb	r7, [r5, #5]
 81120ce:	e7ed      	b.n	81120ac <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 81120d0:	f8db 0008 	ldr.w	r0, [fp, #8]
 81120d4:	6803      	ldr	r3, [r0, #0]
 81120d6:	e9cd 850c 	strd	r8, r5, [sp, #48]	; 0x30
 81120da:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	; 0x28
 81120de:	69dc      	ldr	r4, [r3, #28]
 81120e0:	463a      	mov	r2, r7
 81120e2:	464b      	mov	r3, r9
 81120e4:	4631      	mov	r1, r6
 81120e6:	46a4      	mov	ip, r4
 81120e8:	b001      	add	sp, #4
 81120ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81120ee:	4760      	bx	ip

081120f0 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 81120f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81120f4:	4604      	mov	r4, r0
 81120f6:	460d      	mov	r5, r1
 81120f8:	4616      	mov	r6, r2
 81120fa:	461f      	mov	r7, r3
 81120fc:	f7ff ff6d 	bl	8111fda <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8112100:	b948      	cbnz	r0, 8112116 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8112102:	68a0      	ldr	r0, [r4, #8]
 8112104:	6803      	ldr	r3, [r0, #0]
 8112106:	699c      	ldr	r4, [r3, #24]
 8112108:	4632      	mov	r2, r6
 811210a:	463b      	mov	r3, r7
 811210c:	4629      	mov	r1, r5
 811210e:	46a4      	mov	ip, r4
 8112110:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8112114:	4760      	bx	ip
 8112116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0811211a <_ZN10__cxxabiv111__terminateEPFvvE>:
 811211a:	b508      	push	{r3, lr}
 811211c:	4780      	blx	r0
 811211e:	f000 f80e 	bl	811213e <abort>
	...

08112124 <_ZSt13get_terminatev>:
 8112124:	4b02      	ldr	r3, [pc, #8]	; (8112130 <_ZSt13get_terminatev+0xc>)
 8112126:	6818      	ldr	r0, [r3, #0]
 8112128:	f3bf 8f5b 	dmb	ish
 811212c:	4770      	bx	lr
 811212e:	bf00      	nop
 8112130:	1000003c 	.word	0x1000003c

08112134 <_ZSt9terminatev>:
 8112134:	b508      	push	{r3, lr}
 8112136:	f7ff fff5 	bl	8112124 <_ZSt13get_terminatev>
 811213a:	f7ff ffee 	bl	811211a <_ZN10__cxxabiv111__terminateEPFvvE>

0811213e <abort>:
 811213e:	b508      	push	{r3, lr}
 8112140:	2006      	movs	r0, #6
 8112142:	f000 fd4b 	bl	8112bdc <raise>
 8112146:	2001      	movs	r0, #1
 8112148:	f7ef fe98 	bl	8101e7c <_exit>

0811214c <atexit>:
 811214c:	2300      	movs	r3, #0
 811214e:	4601      	mov	r1, r0
 8112150:	461a      	mov	r2, r3
 8112152:	4618      	mov	r0, r3
 8112154:	f000 bef0 	b.w	8112f38 <__register_exitproc>

08112158 <atoi>:
 8112158:	220a      	movs	r2, #10
 811215a:	2100      	movs	r1, #0
 811215c:	f000 bdf6 	b.w	8112d4c <strtol>

08112160 <__errno>:
 8112160:	4b01      	ldr	r3, [pc, #4]	; (8112168 <__errno+0x8>)
 8112162:	6818      	ldr	r0, [r3, #0]
 8112164:	4770      	bx	lr
 8112166:	bf00      	nop
 8112168:	10000040 	.word	0x10000040

0811216c <__libc_init_array>:
 811216c:	b570      	push	{r4, r5, r6, lr}
 811216e:	4e0d      	ldr	r6, [pc, #52]	; (81121a4 <__libc_init_array+0x38>)
 8112170:	4c0d      	ldr	r4, [pc, #52]	; (81121a8 <__libc_init_array+0x3c>)
 8112172:	1ba4      	subs	r4, r4, r6
 8112174:	10a4      	asrs	r4, r4, #2
 8112176:	2500      	movs	r5, #0
 8112178:	42a5      	cmp	r5, r4
 811217a:	d109      	bne.n	8112190 <__libc_init_array+0x24>
 811217c:	4e0b      	ldr	r6, [pc, #44]	; (81121ac <__libc_init_array+0x40>)
 811217e:	4c0c      	ldr	r4, [pc, #48]	; (81121b0 <__libc_init_array+0x44>)
 8112180:	f002 fec2 	bl	8114f08 <_init>
 8112184:	1ba4      	subs	r4, r4, r6
 8112186:	10a4      	asrs	r4, r4, #2
 8112188:	2500      	movs	r5, #0
 811218a:	42a5      	cmp	r5, r4
 811218c:	d105      	bne.n	811219a <__libc_init_array+0x2e>
 811218e:	bd70      	pop	{r4, r5, r6, pc}
 8112190:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8112194:	4798      	blx	r3
 8112196:	3501      	adds	r5, #1
 8112198:	e7ee      	b.n	8112178 <__libc_init_array+0xc>
 811219a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 811219e:	4798      	blx	r3
 81121a0:	3501      	adds	r5, #1
 81121a2:	e7f2      	b.n	811218a <__libc_init_array+0x1e>
 81121a4:	08116298 	.word	0x08116298
 81121a8:	08116298 	.word	0x08116298
 81121ac:	08116298 	.word	0x08116298
 81121b0:	081162a4 	.word	0x081162a4

081121b4 <memcpy>:
 81121b4:	b510      	push	{r4, lr}
 81121b6:	1e43      	subs	r3, r0, #1
 81121b8:	440a      	add	r2, r1
 81121ba:	4291      	cmp	r1, r2
 81121bc:	d100      	bne.n	81121c0 <memcpy+0xc>
 81121be:	bd10      	pop	{r4, pc}
 81121c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 81121c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 81121c8:	e7f7      	b.n	81121ba <memcpy+0x6>

081121ca <memset>:
 81121ca:	4402      	add	r2, r0
 81121cc:	4603      	mov	r3, r0
 81121ce:	4293      	cmp	r3, r2
 81121d0:	d100      	bne.n	81121d4 <memset+0xa>
 81121d2:	4770      	bx	lr
 81121d4:	f803 1b01 	strb.w	r1, [r3], #1
 81121d8:	e7f9      	b.n	81121ce <memset+0x4>

081121da <__cvt>:
 81121da:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81121de:	ec55 4b10 	vmov	r4, r5, d0
 81121e2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 81121e4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 81121e8:	2d00      	cmp	r5, #0
 81121ea:	460e      	mov	r6, r1
 81121ec:	4691      	mov	r9, r2
 81121ee:	4619      	mov	r1, r3
 81121f0:	bfb8      	it	lt
 81121f2:	4622      	movlt	r2, r4
 81121f4:	462b      	mov	r3, r5
 81121f6:	f027 0720 	bic.w	r7, r7, #32
 81121fa:	bfbb      	ittet	lt
 81121fc:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8112200:	461d      	movlt	r5, r3
 8112202:	2300      	movge	r3, #0
 8112204:	232d      	movlt	r3, #45	; 0x2d
 8112206:	bfb8      	it	lt
 8112208:	4614      	movlt	r4, r2
 811220a:	2f46      	cmp	r7, #70	; 0x46
 811220c:	700b      	strb	r3, [r1, #0]
 811220e:	d004      	beq.n	811221a <__cvt+0x40>
 8112210:	2f45      	cmp	r7, #69	; 0x45
 8112212:	d100      	bne.n	8112216 <__cvt+0x3c>
 8112214:	3601      	adds	r6, #1
 8112216:	2102      	movs	r1, #2
 8112218:	e000      	b.n	811221c <__cvt+0x42>
 811221a:	2103      	movs	r1, #3
 811221c:	ab03      	add	r3, sp, #12
 811221e:	9301      	str	r3, [sp, #4]
 8112220:	ab02      	add	r3, sp, #8
 8112222:	9300      	str	r3, [sp, #0]
 8112224:	4632      	mov	r2, r6
 8112226:	4653      	mov	r3, sl
 8112228:	ec45 4b10 	vmov	d0, r4, r5
 811222c:	f000 ff74 	bl	8113118 <_dtoa_r>
 8112230:	2f47      	cmp	r7, #71	; 0x47
 8112232:	4680      	mov	r8, r0
 8112234:	d102      	bne.n	811223c <__cvt+0x62>
 8112236:	f019 0f01 	tst.w	r9, #1
 811223a:	d026      	beq.n	811228a <__cvt+0xb0>
 811223c:	2f46      	cmp	r7, #70	; 0x46
 811223e:	eb08 0906 	add.w	r9, r8, r6
 8112242:	d111      	bne.n	8112268 <__cvt+0x8e>
 8112244:	f898 3000 	ldrb.w	r3, [r8]
 8112248:	2b30      	cmp	r3, #48	; 0x30
 811224a:	d10a      	bne.n	8112262 <__cvt+0x88>
 811224c:	2200      	movs	r2, #0
 811224e:	2300      	movs	r3, #0
 8112250:	4620      	mov	r0, r4
 8112252:	4629      	mov	r1, r5
 8112254:	f7ee fcd0 	bl	8100bf8 <__aeabi_dcmpeq>
 8112258:	b918      	cbnz	r0, 8112262 <__cvt+0x88>
 811225a:	f1c6 0601 	rsb	r6, r6, #1
 811225e:	f8ca 6000 	str.w	r6, [sl]
 8112262:	f8da 3000 	ldr.w	r3, [sl]
 8112266:	4499      	add	r9, r3
 8112268:	2200      	movs	r2, #0
 811226a:	2300      	movs	r3, #0
 811226c:	4620      	mov	r0, r4
 811226e:	4629      	mov	r1, r5
 8112270:	f7ee fcc2 	bl	8100bf8 <__aeabi_dcmpeq>
 8112274:	b938      	cbnz	r0, 8112286 <__cvt+0xac>
 8112276:	2230      	movs	r2, #48	; 0x30
 8112278:	9b03      	ldr	r3, [sp, #12]
 811227a:	454b      	cmp	r3, r9
 811227c:	d205      	bcs.n	811228a <__cvt+0xb0>
 811227e:	1c59      	adds	r1, r3, #1
 8112280:	9103      	str	r1, [sp, #12]
 8112282:	701a      	strb	r2, [r3, #0]
 8112284:	e7f8      	b.n	8112278 <__cvt+0x9e>
 8112286:	f8cd 900c 	str.w	r9, [sp, #12]
 811228a:	9b03      	ldr	r3, [sp, #12]
 811228c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 811228e:	eba3 0308 	sub.w	r3, r3, r8
 8112292:	4640      	mov	r0, r8
 8112294:	6013      	str	r3, [r2, #0]
 8112296:	b004      	add	sp, #16
 8112298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0811229c <__exponent>:
 811229c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 811229e:	2900      	cmp	r1, #0
 81122a0:	4604      	mov	r4, r0
 81122a2:	bfba      	itte	lt
 81122a4:	4249      	neglt	r1, r1
 81122a6:	232d      	movlt	r3, #45	; 0x2d
 81122a8:	232b      	movge	r3, #43	; 0x2b
 81122aa:	2909      	cmp	r1, #9
 81122ac:	f804 2b02 	strb.w	r2, [r4], #2
 81122b0:	7043      	strb	r3, [r0, #1]
 81122b2:	dd20      	ble.n	81122f6 <__exponent+0x5a>
 81122b4:	f10d 0307 	add.w	r3, sp, #7
 81122b8:	461f      	mov	r7, r3
 81122ba:	260a      	movs	r6, #10
 81122bc:	fb91 f5f6 	sdiv	r5, r1, r6
 81122c0:	fb06 1115 	mls	r1, r6, r5, r1
 81122c4:	3130      	adds	r1, #48	; 0x30
 81122c6:	2d09      	cmp	r5, #9
 81122c8:	f803 1c01 	strb.w	r1, [r3, #-1]
 81122cc:	f103 32ff 	add.w	r2, r3, #4294967295
 81122d0:	4629      	mov	r1, r5
 81122d2:	dc09      	bgt.n	81122e8 <__exponent+0x4c>
 81122d4:	3130      	adds	r1, #48	; 0x30
 81122d6:	3b02      	subs	r3, #2
 81122d8:	f802 1c01 	strb.w	r1, [r2, #-1]
 81122dc:	42bb      	cmp	r3, r7
 81122de:	4622      	mov	r2, r4
 81122e0:	d304      	bcc.n	81122ec <__exponent+0x50>
 81122e2:	1a10      	subs	r0, r2, r0
 81122e4:	b003      	add	sp, #12
 81122e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81122e8:	4613      	mov	r3, r2
 81122ea:	e7e7      	b.n	81122bc <__exponent+0x20>
 81122ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 81122f0:	f804 2b01 	strb.w	r2, [r4], #1
 81122f4:	e7f2      	b.n	81122dc <__exponent+0x40>
 81122f6:	2330      	movs	r3, #48	; 0x30
 81122f8:	4419      	add	r1, r3
 81122fa:	7083      	strb	r3, [r0, #2]
 81122fc:	1d02      	adds	r2, r0, #4
 81122fe:	70c1      	strb	r1, [r0, #3]
 8112300:	e7ef      	b.n	81122e2 <__exponent+0x46>
	...

08112304 <_printf_float>:
 8112304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8112308:	b08d      	sub	sp, #52	; 0x34
 811230a:	460c      	mov	r4, r1
 811230c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8112310:	4616      	mov	r6, r2
 8112312:	461f      	mov	r7, r3
 8112314:	4605      	mov	r5, r0
 8112316:	f001 fe35 	bl	8113f84 <_localeconv_r>
 811231a:	6803      	ldr	r3, [r0, #0]
 811231c:	9304      	str	r3, [sp, #16]
 811231e:	4618      	mov	r0, r3
 8112320:	f7ed ffe8 	bl	81002f4 <strlen>
 8112324:	2300      	movs	r3, #0
 8112326:	930a      	str	r3, [sp, #40]	; 0x28
 8112328:	f8d8 3000 	ldr.w	r3, [r8]
 811232c:	9005      	str	r0, [sp, #20]
 811232e:	3307      	adds	r3, #7
 8112330:	f023 0307 	bic.w	r3, r3, #7
 8112334:	f103 0208 	add.w	r2, r3, #8
 8112338:	f894 a018 	ldrb.w	sl, [r4, #24]
 811233c:	f8d4 b000 	ldr.w	fp, [r4]
 8112340:	f8c8 2000 	str.w	r2, [r8]
 8112344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8112348:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 811234c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8112350:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8112354:	9307      	str	r3, [sp, #28]
 8112356:	f8cd 8018 	str.w	r8, [sp, #24]
 811235a:	f04f 32ff 	mov.w	r2, #4294967295
 811235e:	4ba7      	ldr	r3, [pc, #668]	; (81125fc <_printf_float+0x2f8>)
 8112360:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8112364:	f7ee fc7a 	bl	8100c5c <__aeabi_dcmpun>
 8112368:	bb70      	cbnz	r0, 81123c8 <_printf_float+0xc4>
 811236a:	f04f 32ff 	mov.w	r2, #4294967295
 811236e:	4ba3      	ldr	r3, [pc, #652]	; (81125fc <_printf_float+0x2f8>)
 8112370:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8112374:	f7ee fc54 	bl	8100c20 <__aeabi_dcmple>
 8112378:	bb30      	cbnz	r0, 81123c8 <_printf_float+0xc4>
 811237a:	2200      	movs	r2, #0
 811237c:	2300      	movs	r3, #0
 811237e:	4640      	mov	r0, r8
 8112380:	4649      	mov	r1, r9
 8112382:	f7ee fc43 	bl	8100c0c <__aeabi_dcmplt>
 8112386:	b110      	cbz	r0, 811238e <_printf_float+0x8a>
 8112388:	232d      	movs	r3, #45	; 0x2d
 811238a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 811238e:	4a9c      	ldr	r2, [pc, #624]	; (8112600 <_printf_float+0x2fc>)
 8112390:	4b9c      	ldr	r3, [pc, #624]	; (8112604 <_printf_float+0x300>)
 8112392:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8112396:	bf8c      	ite	hi
 8112398:	4690      	movhi	r8, r2
 811239a:	4698      	movls	r8, r3
 811239c:	2303      	movs	r3, #3
 811239e:	f02b 0204 	bic.w	r2, fp, #4
 81123a2:	6123      	str	r3, [r4, #16]
 81123a4:	6022      	str	r2, [r4, #0]
 81123a6:	f04f 0900 	mov.w	r9, #0
 81123aa:	9700      	str	r7, [sp, #0]
 81123ac:	4633      	mov	r3, r6
 81123ae:	aa0b      	add	r2, sp, #44	; 0x2c
 81123b0:	4621      	mov	r1, r4
 81123b2:	4628      	mov	r0, r5
 81123b4:	f000 f9e6 	bl	8112784 <_printf_common>
 81123b8:	3001      	adds	r0, #1
 81123ba:	f040 808d 	bne.w	81124d8 <_printf_float+0x1d4>
 81123be:	f04f 30ff 	mov.w	r0, #4294967295
 81123c2:	b00d      	add	sp, #52	; 0x34
 81123c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81123c8:	4642      	mov	r2, r8
 81123ca:	464b      	mov	r3, r9
 81123cc:	4640      	mov	r0, r8
 81123ce:	4649      	mov	r1, r9
 81123d0:	f7ee fc44 	bl	8100c5c <__aeabi_dcmpun>
 81123d4:	b110      	cbz	r0, 81123dc <_printf_float+0xd8>
 81123d6:	4a8c      	ldr	r2, [pc, #560]	; (8112608 <_printf_float+0x304>)
 81123d8:	4b8c      	ldr	r3, [pc, #560]	; (811260c <_printf_float+0x308>)
 81123da:	e7da      	b.n	8112392 <_printf_float+0x8e>
 81123dc:	6861      	ldr	r1, [r4, #4]
 81123de:	1c4b      	adds	r3, r1, #1
 81123e0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 81123e4:	a80a      	add	r0, sp, #40	; 0x28
 81123e6:	d13e      	bne.n	8112466 <_printf_float+0x162>
 81123e8:	2306      	movs	r3, #6
 81123ea:	6063      	str	r3, [r4, #4]
 81123ec:	2300      	movs	r3, #0
 81123ee:	e9cd 0302 	strd	r0, r3, [sp, #8]
 81123f2:	ab09      	add	r3, sp, #36	; 0x24
 81123f4:	9300      	str	r3, [sp, #0]
 81123f6:	ec49 8b10 	vmov	d0, r8, r9
 81123fa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 81123fe:	6022      	str	r2, [r4, #0]
 8112400:	f8cd a004 	str.w	sl, [sp, #4]
 8112404:	6861      	ldr	r1, [r4, #4]
 8112406:	4628      	mov	r0, r5
 8112408:	f7ff fee7 	bl	81121da <__cvt>
 811240c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8112410:	2b47      	cmp	r3, #71	; 0x47
 8112412:	4680      	mov	r8, r0
 8112414:	d109      	bne.n	811242a <_printf_float+0x126>
 8112416:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8112418:	1cd8      	adds	r0, r3, #3
 811241a:	db02      	blt.n	8112422 <_printf_float+0x11e>
 811241c:	6862      	ldr	r2, [r4, #4]
 811241e:	4293      	cmp	r3, r2
 8112420:	dd47      	ble.n	81124b2 <_printf_float+0x1ae>
 8112422:	f1aa 0a02 	sub.w	sl, sl, #2
 8112426:	fa5f fa8a 	uxtb.w	sl, sl
 811242a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 811242e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8112430:	d824      	bhi.n	811247c <_printf_float+0x178>
 8112432:	3901      	subs	r1, #1
 8112434:	4652      	mov	r2, sl
 8112436:	f104 0050 	add.w	r0, r4, #80	; 0x50
 811243a:	9109      	str	r1, [sp, #36]	; 0x24
 811243c:	f7ff ff2e 	bl	811229c <__exponent>
 8112440:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8112442:	1813      	adds	r3, r2, r0
 8112444:	2a01      	cmp	r2, #1
 8112446:	4681      	mov	r9, r0
 8112448:	6123      	str	r3, [r4, #16]
 811244a:	dc02      	bgt.n	8112452 <_printf_float+0x14e>
 811244c:	6822      	ldr	r2, [r4, #0]
 811244e:	07d1      	lsls	r1, r2, #31
 8112450:	d501      	bpl.n	8112456 <_printf_float+0x152>
 8112452:	3301      	adds	r3, #1
 8112454:	6123      	str	r3, [r4, #16]
 8112456:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 811245a:	2b00      	cmp	r3, #0
 811245c:	d0a5      	beq.n	81123aa <_printf_float+0xa6>
 811245e:	232d      	movs	r3, #45	; 0x2d
 8112460:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8112464:	e7a1      	b.n	81123aa <_printf_float+0xa6>
 8112466:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 811246a:	f000 8177 	beq.w	811275c <_printf_float+0x458>
 811246e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8112472:	d1bb      	bne.n	81123ec <_printf_float+0xe8>
 8112474:	2900      	cmp	r1, #0
 8112476:	d1b9      	bne.n	81123ec <_printf_float+0xe8>
 8112478:	2301      	movs	r3, #1
 811247a:	e7b6      	b.n	81123ea <_printf_float+0xe6>
 811247c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8112480:	d119      	bne.n	81124b6 <_printf_float+0x1b2>
 8112482:	2900      	cmp	r1, #0
 8112484:	6863      	ldr	r3, [r4, #4]
 8112486:	dd0c      	ble.n	81124a2 <_printf_float+0x19e>
 8112488:	6121      	str	r1, [r4, #16]
 811248a:	b913      	cbnz	r3, 8112492 <_printf_float+0x18e>
 811248c:	6822      	ldr	r2, [r4, #0]
 811248e:	07d2      	lsls	r2, r2, #31
 8112490:	d502      	bpl.n	8112498 <_printf_float+0x194>
 8112492:	3301      	adds	r3, #1
 8112494:	440b      	add	r3, r1
 8112496:	6123      	str	r3, [r4, #16]
 8112498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811249a:	65a3      	str	r3, [r4, #88]	; 0x58
 811249c:	f04f 0900 	mov.w	r9, #0
 81124a0:	e7d9      	b.n	8112456 <_printf_float+0x152>
 81124a2:	b913      	cbnz	r3, 81124aa <_printf_float+0x1a6>
 81124a4:	6822      	ldr	r2, [r4, #0]
 81124a6:	07d0      	lsls	r0, r2, #31
 81124a8:	d501      	bpl.n	81124ae <_printf_float+0x1aa>
 81124aa:	3302      	adds	r3, #2
 81124ac:	e7f3      	b.n	8112496 <_printf_float+0x192>
 81124ae:	2301      	movs	r3, #1
 81124b0:	e7f1      	b.n	8112496 <_printf_float+0x192>
 81124b2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 81124b6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 81124ba:	4293      	cmp	r3, r2
 81124bc:	db05      	blt.n	81124ca <_printf_float+0x1c6>
 81124be:	6822      	ldr	r2, [r4, #0]
 81124c0:	6123      	str	r3, [r4, #16]
 81124c2:	07d1      	lsls	r1, r2, #31
 81124c4:	d5e8      	bpl.n	8112498 <_printf_float+0x194>
 81124c6:	3301      	adds	r3, #1
 81124c8:	e7e5      	b.n	8112496 <_printf_float+0x192>
 81124ca:	2b00      	cmp	r3, #0
 81124cc:	bfd4      	ite	le
 81124ce:	f1c3 0302 	rsble	r3, r3, #2
 81124d2:	2301      	movgt	r3, #1
 81124d4:	4413      	add	r3, r2
 81124d6:	e7de      	b.n	8112496 <_printf_float+0x192>
 81124d8:	6823      	ldr	r3, [r4, #0]
 81124da:	055a      	lsls	r2, r3, #21
 81124dc:	d407      	bmi.n	81124ee <_printf_float+0x1ea>
 81124de:	6923      	ldr	r3, [r4, #16]
 81124e0:	4642      	mov	r2, r8
 81124e2:	4631      	mov	r1, r6
 81124e4:	4628      	mov	r0, r5
 81124e6:	47b8      	blx	r7
 81124e8:	3001      	adds	r0, #1
 81124ea:	d12b      	bne.n	8112544 <_printf_float+0x240>
 81124ec:	e767      	b.n	81123be <_printf_float+0xba>
 81124ee:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 81124f2:	f240 80dc 	bls.w	81126ae <_printf_float+0x3aa>
 81124f6:	2200      	movs	r2, #0
 81124f8:	2300      	movs	r3, #0
 81124fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 81124fe:	f7ee fb7b 	bl	8100bf8 <__aeabi_dcmpeq>
 8112502:	2800      	cmp	r0, #0
 8112504:	d033      	beq.n	811256e <_printf_float+0x26a>
 8112506:	2301      	movs	r3, #1
 8112508:	4a41      	ldr	r2, [pc, #260]	; (8112610 <_printf_float+0x30c>)
 811250a:	4631      	mov	r1, r6
 811250c:	4628      	mov	r0, r5
 811250e:	47b8      	blx	r7
 8112510:	3001      	adds	r0, #1
 8112512:	f43f af54 	beq.w	81123be <_printf_float+0xba>
 8112516:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 811251a:	429a      	cmp	r2, r3
 811251c:	db02      	blt.n	8112524 <_printf_float+0x220>
 811251e:	6823      	ldr	r3, [r4, #0]
 8112520:	07d8      	lsls	r0, r3, #31
 8112522:	d50f      	bpl.n	8112544 <_printf_float+0x240>
 8112524:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8112528:	4631      	mov	r1, r6
 811252a:	4628      	mov	r0, r5
 811252c:	47b8      	blx	r7
 811252e:	3001      	adds	r0, #1
 8112530:	f43f af45 	beq.w	81123be <_printf_float+0xba>
 8112534:	f04f 0800 	mov.w	r8, #0
 8112538:	f104 091a 	add.w	r9, r4, #26
 811253c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811253e:	3b01      	subs	r3, #1
 8112540:	4543      	cmp	r3, r8
 8112542:	dc09      	bgt.n	8112558 <_printf_float+0x254>
 8112544:	6823      	ldr	r3, [r4, #0]
 8112546:	079b      	lsls	r3, r3, #30
 8112548:	f100 8103 	bmi.w	8112752 <_printf_float+0x44e>
 811254c:	68e0      	ldr	r0, [r4, #12]
 811254e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8112550:	4298      	cmp	r0, r3
 8112552:	bfb8      	it	lt
 8112554:	4618      	movlt	r0, r3
 8112556:	e734      	b.n	81123c2 <_printf_float+0xbe>
 8112558:	2301      	movs	r3, #1
 811255a:	464a      	mov	r2, r9
 811255c:	4631      	mov	r1, r6
 811255e:	4628      	mov	r0, r5
 8112560:	47b8      	blx	r7
 8112562:	3001      	adds	r0, #1
 8112564:	f43f af2b 	beq.w	81123be <_printf_float+0xba>
 8112568:	f108 0801 	add.w	r8, r8, #1
 811256c:	e7e6      	b.n	811253c <_printf_float+0x238>
 811256e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8112570:	2b00      	cmp	r3, #0
 8112572:	dc2b      	bgt.n	81125cc <_printf_float+0x2c8>
 8112574:	2301      	movs	r3, #1
 8112576:	4a26      	ldr	r2, [pc, #152]	; (8112610 <_printf_float+0x30c>)
 8112578:	4631      	mov	r1, r6
 811257a:	4628      	mov	r0, r5
 811257c:	47b8      	blx	r7
 811257e:	3001      	adds	r0, #1
 8112580:	f43f af1d 	beq.w	81123be <_printf_float+0xba>
 8112584:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8112586:	b923      	cbnz	r3, 8112592 <_printf_float+0x28e>
 8112588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811258a:	b913      	cbnz	r3, 8112592 <_printf_float+0x28e>
 811258c:	6823      	ldr	r3, [r4, #0]
 811258e:	07d9      	lsls	r1, r3, #31
 8112590:	d5d8      	bpl.n	8112544 <_printf_float+0x240>
 8112592:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8112596:	4631      	mov	r1, r6
 8112598:	4628      	mov	r0, r5
 811259a:	47b8      	blx	r7
 811259c:	3001      	adds	r0, #1
 811259e:	f43f af0e 	beq.w	81123be <_printf_float+0xba>
 81125a2:	f04f 0900 	mov.w	r9, #0
 81125a6:	f104 0a1a 	add.w	sl, r4, #26
 81125aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81125ac:	425b      	negs	r3, r3
 81125ae:	454b      	cmp	r3, r9
 81125b0:	dc01      	bgt.n	81125b6 <_printf_float+0x2b2>
 81125b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81125b4:	e794      	b.n	81124e0 <_printf_float+0x1dc>
 81125b6:	2301      	movs	r3, #1
 81125b8:	4652      	mov	r2, sl
 81125ba:	4631      	mov	r1, r6
 81125bc:	4628      	mov	r0, r5
 81125be:	47b8      	blx	r7
 81125c0:	3001      	adds	r0, #1
 81125c2:	f43f aefc 	beq.w	81123be <_printf_float+0xba>
 81125c6:	f109 0901 	add.w	r9, r9, #1
 81125ca:	e7ee      	b.n	81125aa <_printf_float+0x2a6>
 81125cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81125ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 81125d0:	429a      	cmp	r2, r3
 81125d2:	bfa8      	it	ge
 81125d4:	461a      	movge	r2, r3
 81125d6:	2a00      	cmp	r2, #0
 81125d8:	4691      	mov	r9, r2
 81125da:	dd07      	ble.n	81125ec <_printf_float+0x2e8>
 81125dc:	4613      	mov	r3, r2
 81125de:	4631      	mov	r1, r6
 81125e0:	4642      	mov	r2, r8
 81125e2:	4628      	mov	r0, r5
 81125e4:	47b8      	blx	r7
 81125e6:	3001      	adds	r0, #1
 81125e8:	f43f aee9 	beq.w	81123be <_printf_float+0xba>
 81125ec:	f104 031a 	add.w	r3, r4, #26
 81125f0:	f04f 0b00 	mov.w	fp, #0
 81125f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 81125f8:	9306      	str	r3, [sp, #24]
 81125fa:	e015      	b.n	8112628 <_printf_float+0x324>
 81125fc:	7fefffff 	.word	0x7fefffff
 8112600:	08115fd4 	.word	0x08115fd4
 8112604:	08115fd0 	.word	0x08115fd0
 8112608:	08115fdc 	.word	0x08115fdc
 811260c:	08115fd8 	.word	0x08115fd8
 8112610:	08115fe0 	.word	0x08115fe0
 8112614:	2301      	movs	r3, #1
 8112616:	9a06      	ldr	r2, [sp, #24]
 8112618:	4631      	mov	r1, r6
 811261a:	4628      	mov	r0, r5
 811261c:	47b8      	blx	r7
 811261e:	3001      	adds	r0, #1
 8112620:	f43f aecd 	beq.w	81123be <_printf_float+0xba>
 8112624:	f10b 0b01 	add.w	fp, fp, #1
 8112628:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 811262c:	ebaa 0309 	sub.w	r3, sl, r9
 8112630:	455b      	cmp	r3, fp
 8112632:	dcef      	bgt.n	8112614 <_printf_float+0x310>
 8112634:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8112638:	429a      	cmp	r2, r3
 811263a:	44d0      	add	r8, sl
 811263c:	db15      	blt.n	811266a <_printf_float+0x366>
 811263e:	6823      	ldr	r3, [r4, #0]
 8112640:	07da      	lsls	r2, r3, #31
 8112642:	d412      	bmi.n	811266a <_printf_float+0x366>
 8112644:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8112646:	9909      	ldr	r1, [sp, #36]	; 0x24
 8112648:	eba3 020a 	sub.w	r2, r3, sl
 811264c:	eba3 0a01 	sub.w	sl, r3, r1
 8112650:	4592      	cmp	sl, r2
 8112652:	bfa8      	it	ge
 8112654:	4692      	movge	sl, r2
 8112656:	f1ba 0f00 	cmp.w	sl, #0
 811265a:	dc0e      	bgt.n	811267a <_printf_float+0x376>
 811265c:	f04f 0800 	mov.w	r8, #0
 8112660:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8112664:	f104 091a 	add.w	r9, r4, #26
 8112668:	e019      	b.n	811269e <_printf_float+0x39a>
 811266a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 811266e:	4631      	mov	r1, r6
 8112670:	4628      	mov	r0, r5
 8112672:	47b8      	blx	r7
 8112674:	3001      	adds	r0, #1
 8112676:	d1e5      	bne.n	8112644 <_printf_float+0x340>
 8112678:	e6a1      	b.n	81123be <_printf_float+0xba>
 811267a:	4653      	mov	r3, sl
 811267c:	4642      	mov	r2, r8
 811267e:	4631      	mov	r1, r6
 8112680:	4628      	mov	r0, r5
 8112682:	47b8      	blx	r7
 8112684:	3001      	adds	r0, #1
 8112686:	d1e9      	bne.n	811265c <_printf_float+0x358>
 8112688:	e699      	b.n	81123be <_printf_float+0xba>
 811268a:	2301      	movs	r3, #1
 811268c:	464a      	mov	r2, r9
 811268e:	4631      	mov	r1, r6
 8112690:	4628      	mov	r0, r5
 8112692:	47b8      	blx	r7
 8112694:	3001      	adds	r0, #1
 8112696:	f43f ae92 	beq.w	81123be <_printf_float+0xba>
 811269a:	f108 0801 	add.w	r8, r8, #1
 811269e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81126a2:	1a9b      	subs	r3, r3, r2
 81126a4:	eba3 030a 	sub.w	r3, r3, sl
 81126a8:	4543      	cmp	r3, r8
 81126aa:	dcee      	bgt.n	811268a <_printf_float+0x386>
 81126ac:	e74a      	b.n	8112544 <_printf_float+0x240>
 81126ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81126b0:	2a01      	cmp	r2, #1
 81126b2:	dc01      	bgt.n	81126b8 <_printf_float+0x3b4>
 81126b4:	07db      	lsls	r3, r3, #31
 81126b6:	d53a      	bpl.n	811272e <_printf_float+0x42a>
 81126b8:	2301      	movs	r3, #1
 81126ba:	4642      	mov	r2, r8
 81126bc:	4631      	mov	r1, r6
 81126be:	4628      	mov	r0, r5
 81126c0:	47b8      	blx	r7
 81126c2:	3001      	adds	r0, #1
 81126c4:	f43f ae7b 	beq.w	81123be <_printf_float+0xba>
 81126c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 81126cc:	4631      	mov	r1, r6
 81126ce:	4628      	mov	r0, r5
 81126d0:	47b8      	blx	r7
 81126d2:	3001      	adds	r0, #1
 81126d4:	f108 0801 	add.w	r8, r8, #1
 81126d8:	f43f ae71 	beq.w	81123be <_printf_float+0xba>
 81126dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81126de:	2200      	movs	r2, #0
 81126e0:	f103 3aff 	add.w	sl, r3, #4294967295
 81126e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 81126e8:	2300      	movs	r3, #0
 81126ea:	f7ee fa85 	bl	8100bf8 <__aeabi_dcmpeq>
 81126ee:	b9c8      	cbnz	r0, 8112724 <_printf_float+0x420>
 81126f0:	4653      	mov	r3, sl
 81126f2:	4642      	mov	r2, r8
 81126f4:	4631      	mov	r1, r6
 81126f6:	4628      	mov	r0, r5
 81126f8:	47b8      	blx	r7
 81126fa:	3001      	adds	r0, #1
 81126fc:	d10e      	bne.n	811271c <_printf_float+0x418>
 81126fe:	e65e      	b.n	81123be <_printf_float+0xba>
 8112700:	2301      	movs	r3, #1
 8112702:	4652      	mov	r2, sl
 8112704:	4631      	mov	r1, r6
 8112706:	4628      	mov	r0, r5
 8112708:	47b8      	blx	r7
 811270a:	3001      	adds	r0, #1
 811270c:	f43f ae57 	beq.w	81123be <_printf_float+0xba>
 8112710:	f108 0801 	add.w	r8, r8, #1
 8112714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8112716:	3b01      	subs	r3, #1
 8112718:	4543      	cmp	r3, r8
 811271a:	dcf1      	bgt.n	8112700 <_printf_float+0x3fc>
 811271c:	464b      	mov	r3, r9
 811271e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8112722:	e6de      	b.n	81124e2 <_printf_float+0x1de>
 8112724:	f04f 0800 	mov.w	r8, #0
 8112728:	f104 0a1a 	add.w	sl, r4, #26
 811272c:	e7f2      	b.n	8112714 <_printf_float+0x410>
 811272e:	2301      	movs	r3, #1
 8112730:	e7df      	b.n	81126f2 <_printf_float+0x3ee>
 8112732:	2301      	movs	r3, #1
 8112734:	464a      	mov	r2, r9
 8112736:	4631      	mov	r1, r6
 8112738:	4628      	mov	r0, r5
 811273a:	47b8      	blx	r7
 811273c:	3001      	adds	r0, #1
 811273e:	f43f ae3e 	beq.w	81123be <_printf_float+0xba>
 8112742:	f108 0801 	add.w	r8, r8, #1
 8112746:	68e3      	ldr	r3, [r4, #12]
 8112748:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 811274a:	1a9b      	subs	r3, r3, r2
 811274c:	4543      	cmp	r3, r8
 811274e:	dcf0      	bgt.n	8112732 <_printf_float+0x42e>
 8112750:	e6fc      	b.n	811254c <_printf_float+0x248>
 8112752:	f04f 0800 	mov.w	r8, #0
 8112756:	f104 0919 	add.w	r9, r4, #25
 811275a:	e7f4      	b.n	8112746 <_printf_float+0x442>
 811275c:	2900      	cmp	r1, #0
 811275e:	f43f ae8b 	beq.w	8112478 <_printf_float+0x174>
 8112762:	2300      	movs	r3, #0
 8112764:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8112768:	ab09      	add	r3, sp, #36	; 0x24
 811276a:	9300      	str	r3, [sp, #0]
 811276c:	ec49 8b10 	vmov	d0, r8, r9
 8112770:	6022      	str	r2, [r4, #0]
 8112772:	f8cd a004 	str.w	sl, [sp, #4]
 8112776:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 811277a:	4628      	mov	r0, r5
 811277c:	f7ff fd2d 	bl	81121da <__cvt>
 8112780:	4680      	mov	r8, r0
 8112782:	e648      	b.n	8112416 <_printf_float+0x112>

08112784 <_printf_common>:
 8112784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8112788:	4691      	mov	r9, r2
 811278a:	461f      	mov	r7, r3
 811278c:	688a      	ldr	r2, [r1, #8]
 811278e:	690b      	ldr	r3, [r1, #16]
 8112790:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8112794:	4293      	cmp	r3, r2
 8112796:	bfb8      	it	lt
 8112798:	4613      	movlt	r3, r2
 811279a:	f8c9 3000 	str.w	r3, [r9]
 811279e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 81127a2:	4606      	mov	r6, r0
 81127a4:	460c      	mov	r4, r1
 81127a6:	b112      	cbz	r2, 81127ae <_printf_common+0x2a>
 81127a8:	3301      	adds	r3, #1
 81127aa:	f8c9 3000 	str.w	r3, [r9]
 81127ae:	6823      	ldr	r3, [r4, #0]
 81127b0:	0699      	lsls	r1, r3, #26
 81127b2:	bf42      	ittt	mi
 81127b4:	f8d9 3000 	ldrmi.w	r3, [r9]
 81127b8:	3302      	addmi	r3, #2
 81127ba:	f8c9 3000 	strmi.w	r3, [r9]
 81127be:	6825      	ldr	r5, [r4, #0]
 81127c0:	f015 0506 	ands.w	r5, r5, #6
 81127c4:	d107      	bne.n	81127d6 <_printf_common+0x52>
 81127c6:	f104 0a19 	add.w	sl, r4, #25
 81127ca:	68e3      	ldr	r3, [r4, #12]
 81127cc:	f8d9 2000 	ldr.w	r2, [r9]
 81127d0:	1a9b      	subs	r3, r3, r2
 81127d2:	42ab      	cmp	r3, r5
 81127d4:	dc28      	bgt.n	8112828 <_printf_common+0xa4>
 81127d6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 81127da:	6822      	ldr	r2, [r4, #0]
 81127dc:	3300      	adds	r3, #0
 81127de:	bf18      	it	ne
 81127e0:	2301      	movne	r3, #1
 81127e2:	0692      	lsls	r2, r2, #26
 81127e4:	d42d      	bmi.n	8112842 <_printf_common+0xbe>
 81127e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 81127ea:	4639      	mov	r1, r7
 81127ec:	4630      	mov	r0, r6
 81127ee:	47c0      	blx	r8
 81127f0:	3001      	adds	r0, #1
 81127f2:	d020      	beq.n	8112836 <_printf_common+0xb2>
 81127f4:	6823      	ldr	r3, [r4, #0]
 81127f6:	68e5      	ldr	r5, [r4, #12]
 81127f8:	f8d9 2000 	ldr.w	r2, [r9]
 81127fc:	f003 0306 	and.w	r3, r3, #6
 8112800:	2b04      	cmp	r3, #4
 8112802:	bf08      	it	eq
 8112804:	1aad      	subeq	r5, r5, r2
 8112806:	68a3      	ldr	r3, [r4, #8]
 8112808:	6922      	ldr	r2, [r4, #16]
 811280a:	bf0c      	ite	eq
 811280c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8112810:	2500      	movne	r5, #0
 8112812:	4293      	cmp	r3, r2
 8112814:	bfc4      	itt	gt
 8112816:	1a9b      	subgt	r3, r3, r2
 8112818:	18ed      	addgt	r5, r5, r3
 811281a:	f04f 0900 	mov.w	r9, #0
 811281e:	341a      	adds	r4, #26
 8112820:	454d      	cmp	r5, r9
 8112822:	d11a      	bne.n	811285a <_printf_common+0xd6>
 8112824:	2000      	movs	r0, #0
 8112826:	e008      	b.n	811283a <_printf_common+0xb6>
 8112828:	2301      	movs	r3, #1
 811282a:	4652      	mov	r2, sl
 811282c:	4639      	mov	r1, r7
 811282e:	4630      	mov	r0, r6
 8112830:	47c0      	blx	r8
 8112832:	3001      	adds	r0, #1
 8112834:	d103      	bne.n	811283e <_printf_common+0xba>
 8112836:	f04f 30ff 	mov.w	r0, #4294967295
 811283a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 811283e:	3501      	adds	r5, #1
 8112840:	e7c3      	b.n	81127ca <_printf_common+0x46>
 8112842:	18e1      	adds	r1, r4, r3
 8112844:	1c5a      	adds	r2, r3, #1
 8112846:	2030      	movs	r0, #48	; 0x30
 8112848:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 811284c:	4422      	add	r2, r4
 811284e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8112852:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8112856:	3302      	adds	r3, #2
 8112858:	e7c5      	b.n	81127e6 <_printf_common+0x62>
 811285a:	2301      	movs	r3, #1
 811285c:	4622      	mov	r2, r4
 811285e:	4639      	mov	r1, r7
 8112860:	4630      	mov	r0, r6
 8112862:	47c0      	blx	r8
 8112864:	3001      	adds	r0, #1
 8112866:	d0e6      	beq.n	8112836 <_printf_common+0xb2>
 8112868:	f109 0901 	add.w	r9, r9, #1
 811286c:	e7d8      	b.n	8112820 <_printf_common+0x9c>
	...

08112870 <_printf_i>:
 8112870:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8112874:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8112878:	460c      	mov	r4, r1
 811287a:	7e09      	ldrb	r1, [r1, #24]
 811287c:	b085      	sub	sp, #20
 811287e:	296e      	cmp	r1, #110	; 0x6e
 8112880:	4617      	mov	r7, r2
 8112882:	4606      	mov	r6, r0
 8112884:	4698      	mov	r8, r3
 8112886:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8112888:	f000 80b3 	beq.w	81129f2 <_printf_i+0x182>
 811288c:	d822      	bhi.n	81128d4 <_printf_i+0x64>
 811288e:	2963      	cmp	r1, #99	; 0x63
 8112890:	d036      	beq.n	8112900 <_printf_i+0x90>
 8112892:	d80a      	bhi.n	81128aa <_printf_i+0x3a>
 8112894:	2900      	cmp	r1, #0
 8112896:	f000 80b9 	beq.w	8112a0c <_printf_i+0x19c>
 811289a:	2958      	cmp	r1, #88	; 0x58
 811289c:	f000 8083 	beq.w	81129a6 <_printf_i+0x136>
 81128a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 81128a4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 81128a8:	e032      	b.n	8112910 <_printf_i+0xa0>
 81128aa:	2964      	cmp	r1, #100	; 0x64
 81128ac:	d001      	beq.n	81128b2 <_printf_i+0x42>
 81128ae:	2969      	cmp	r1, #105	; 0x69
 81128b0:	d1f6      	bne.n	81128a0 <_printf_i+0x30>
 81128b2:	6820      	ldr	r0, [r4, #0]
 81128b4:	6813      	ldr	r3, [r2, #0]
 81128b6:	0605      	lsls	r5, r0, #24
 81128b8:	f103 0104 	add.w	r1, r3, #4
 81128bc:	d52a      	bpl.n	8112914 <_printf_i+0xa4>
 81128be:	681b      	ldr	r3, [r3, #0]
 81128c0:	6011      	str	r1, [r2, #0]
 81128c2:	2b00      	cmp	r3, #0
 81128c4:	da03      	bge.n	81128ce <_printf_i+0x5e>
 81128c6:	222d      	movs	r2, #45	; 0x2d
 81128c8:	425b      	negs	r3, r3
 81128ca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 81128ce:	486f      	ldr	r0, [pc, #444]	; (8112a8c <_printf_i+0x21c>)
 81128d0:	220a      	movs	r2, #10
 81128d2:	e039      	b.n	8112948 <_printf_i+0xd8>
 81128d4:	2973      	cmp	r1, #115	; 0x73
 81128d6:	f000 809d 	beq.w	8112a14 <_printf_i+0x1a4>
 81128da:	d808      	bhi.n	81128ee <_printf_i+0x7e>
 81128dc:	296f      	cmp	r1, #111	; 0x6f
 81128de:	d020      	beq.n	8112922 <_printf_i+0xb2>
 81128e0:	2970      	cmp	r1, #112	; 0x70
 81128e2:	d1dd      	bne.n	81128a0 <_printf_i+0x30>
 81128e4:	6823      	ldr	r3, [r4, #0]
 81128e6:	f043 0320 	orr.w	r3, r3, #32
 81128ea:	6023      	str	r3, [r4, #0]
 81128ec:	e003      	b.n	81128f6 <_printf_i+0x86>
 81128ee:	2975      	cmp	r1, #117	; 0x75
 81128f0:	d017      	beq.n	8112922 <_printf_i+0xb2>
 81128f2:	2978      	cmp	r1, #120	; 0x78
 81128f4:	d1d4      	bne.n	81128a0 <_printf_i+0x30>
 81128f6:	2378      	movs	r3, #120	; 0x78
 81128f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 81128fc:	4864      	ldr	r0, [pc, #400]	; (8112a90 <_printf_i+0x220>)
 81128fe:	e055      	b.n	81129ac <_printf_i+0x13c>
 8112900:	6813      	ldr	r3, [r2, #0]
 8112902:	1d19      	adds	r1, r3, #4
 8112904:	681b      	ldr	r3, [r3, #0]
 8112906:	6011      	str	r1, [r2, #0]
 8112908:	f104 0542 	add.w	r5, r4, #66	; 0x42
 811290c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8112910:	2301      	movs	r3, #1
 8112912:	e08c      	b.n	8112a2e <_printf_i+0x1be>
 8112914:	681b      	ldr	r3, [r3, #0]
 8112916:	6011      	str	r1, [r2, #0]
 8112918:	f010 0f40 	tst.w	r0, #64	; 0x40
 811291c:	bf18      	it	ne
 811291e:	b21b      	sxthne	r3, r3
 8112920:	e7cf      	b.n	81128c2 <_printf_i+0x52>
 8112922:	6813      	ldr	r3, [r2, #0]
 8112924:	6825      	ldr	r5, [r4, #0]
 8112926:	1d18      	adds	r0, r3, #4
 8112928:	6010      	str	r0, [r2, #0]
 811292a:	0628      	lsls	r0, r5, #24
 811292c:	d501      	bpl.n	8112932 <_printf_i+0xc2>
 811292e:	681b      	ldr	r3, [r3, #0]
 8112930:	e002      	b.n	8112938 <_printf_i+0xc8>
 8112932:	0668      	lsls	r0, r5, #25
 8112934:	d5fb      	bpl.n	811292e <_printf_i+0xbe>
 8112936:	881b      	ldrh	r3, [r3, #0]
 8112938:	4854      	ldr	r0, [pc, #336]	; (8112a8c <_printf_i+0x21c>)
 811293a:	296f      	cmp	r1, #111	; 0x6f
 811293c:	bf14      	ite	ne
 811293e:	220a      	movne	r2, #10
 8112940:	2208      	moveq	r2, #8
 8112942:	2100      	movs	r1, #0
 8112944:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8112948:	6865      	ldr	r5, [r4, #4]
 811294a:	60a5      	str	r5, [r4, #8]
 811294c:	2d00      	cmp	r5, #0
 811294e:	f2c0 8095 	blt.w	8112a7c <_printf_i+0x20c>
 8112952:	6821      	ldr	r1, [r4, #0]
 8112954:	f021 0104 	bic.w	r1, r1, #4
 8112958:	6021      	str	r1, [r4, #0]
 811295a:	2b00      	cmp	r3, #0
 811295c:	d13d      	bne.n	81129da <_printf_i+0x16a>
 811295e:	2d00      	cmp	r5, #0
 8112960:	f040 808e 	bne.w	8112a80 <_printf_i+0x210>
 8112964:	4665      	mov	r5, ip
 8112966:	2a08      	cmp	r2, #8
 8112968:	d10b      	bne.n	8112982 <_printf_i+0x112>
 811296a:	6823      	ldr	r3, [r4, #0]
 811296c:	07db      	lsls	r3, r3, #31
 811296e:	d508      	bpl.n	8112982 <_printf_i+0x112>
 8112970:	6923      	ldr	r3, [r4, #16]
 8112972:	6862      	ldr	r2, [r4, #4]
 8112974:	429a      	cmp	r2, r3
 8112976:	bfde      	ittt	le
 8112978:	2330      	movle	r3, #48	; 0x30
 811297a:	f805 3c01 	strble.w	r3, [r5, #-1]
 811297e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8112982:	ebac 0305 	sub.w	r3, ip, r5
 8112986:	6123      	str	r3, [r4, #16]
 8112988:	f8cd 8000 	str.w	r8, [sp]
 811298c:	463b      	mov	r3, r7
 811298e:	aa03      	add	r2, sp, #12
 8112990:	4621      	mov	r1, r4
 8112992:	4630      	mov	r0, r6
 8112994:	f7ff fef6 	bl	8112784 <_printf_common>
 8112998:	3001      	adds	r0, #1
 811299a:	d14d      	bne.n	8112a38 <_printf_i+0x1c8>
 811299c:	f04f 30ff 	mov.w	r0, #4294967295
 81129a0:	b005      	add	sp, #20
 81129a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 81129a6:	4839      	ldr	r0, [pc, #228]	; (8112a8c <_printf_i+0x21c>)
 81129a8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 81129ac:	6813      	ldr	r3, [r2, #0]
 81129ae:	6821      	ldr	r1, [r4, #0]
 81129b0:	1d1d      	adds	r5, r3, #4
 81129b2:	681b      	ldr	r3, [r3, #0]
 81129b4:	6015      	str	r5, [r2, #0]
 81129b6:	060a      	lsls	r2, r1, #24
 81129b8:	d50b      	bpl.n	81129d2 <_printf_i+0x162>
 81129ba:	07ca      	lsls	r2, r1, #31
 81129bc:	bf44      	itt	mi
 81129be:	f041 0120 	orrmi.w	r1, r1, #32
 81129c2:	6021      	strmi	r1, [r4, #0]
 81129c4:	b91b      	cbnz	r3, 81129ce <_printf_i+0x15e>
 81129c6:	6822      	ldr	r2, [r4, #0]
 81129c8:	f022 0220 	bic.w	r2, r2, #32
 81129cc:	6022      	str	r2, [r4, #0]
 81129ce:	2210      	movs	r2, #16
 81129d0:	e7b7      	b.n	8112942 <_printf_i+0xd2>
 81129d2:	064d      	lsls	r5, r1, #25
 81129d4:	bf48      	it	mi
 81129d6:	b29b      	uxthmi	r3, r3
 81129d8:	e7ef      	b.n	81129ba <_printf_i+0x14a>
 81129da:	4665      	mov	r5, ip
 81129dc:	fbb3 f1f2 	udiv	r1, r3, r2
 81129e0:	fb02 3311 	mls	r3, r2, r1, r3
 81129e4:	5cc3      	ldrb	r3, [r0, r3]
 81129e6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 81129ea:	460b      	mov	r3, r1
 81129ec:	2900      	cmp	r1, #0
 81129ee:	d1f5      	bne.n	81129dc <_printf_i+0x16c>
 81129f0:	e7b9      	b.n	8112966 <_printf_i+0xf6>
 81129f2:	6813      	ldr	r3, [r2, #0]
 81129f4:	6825      	ldr	r5, [r4, #0]
 81129f6:	6961      	ldr	r1, [r4, #20]
 81129f8:	1d18      	adds	r0, r3, #4
 81129fa:	6010      	str	r0, [r2, #0]
 81129fc:	0628      	lsls	r0, r5, #24
 81129fe:	681b      	ldr	r3, [r3, #0]
 8112a00:	d501      	bpl.n	8112a06 <_printf_i+0x196>
 8112a02:	6019      	str	r1, [r3, #0]
 8112a04:	e002      	b.n	8112a0c <_printf_i+0x19c>
 8112a06:	066a      	lsls	r2, r5, #25
 8112a08:	d5fb      	bpl.n	8112a02 <_printf_i+0x192>
 8112a0a:	8019      	strh	r1, [r3, #0]
 8112a0c:	2300      	movs	r3, #0
 8112a0e:	6123      	str	r3, [r4, #16]
 8112a10:	4665      	mov	r5, ip
 8112a12:	e7b9      	b.n	8112988 <_printf_i+0x118>
 8112a14:	6813      	ldr	r3, [r2, #0]
 8112a16:	1d19      	adds	r1, r3, #4
 8112a18:	6011      	str	r1, [r2, #0]
 8112a1a:	681d      	ldr	r5, [r3, #0]
 8112a1c:	6862      	ldr	r2, [r4, #4]
 8112a1e:	2100      	movs	r1, #0
 8112a20:	4628      	mov	r0, r5
 8112a22:	f7ed fc75 	bl	8100310 <memchr>
 8112a26:	b108      	cbz	r0, 8112a2c <_printf_i+0x1bc>
 8112a28:	1b40      	subs	r0, r0, r5
 8112a2a:	6060      	str	r0, [r4, #4]
 8112a2c:	6863      	ldr	r3, [r4, #4]
 8112a2e:	6123      	str	r3, [r4, #16]
 8112a30:	2300      	movs	r3, #0
 8112a32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8112a36:	e7a7      	b.n	8112988 <_printf_i+0x118>
 8112a38:	6923      	ldr	r3, [r4, #16]
 8112a3a:	462a      	mov	r2, r5
 8112a3c:	4639      	mov	r1, r7
 8112a3e:	4630      	mov	r0, r6
 8112a40:	47c0      	blx	r8
 8112a42:	3001      	adds	r0, #1
 8112a44:	d0aa      	beq.n	811299c <_printf_i+0x12c>
 8112a46:	6823      	ldr	r3, [r4, #0]
 8112a48:	079b      	lsls	r3, r3, #30
 8112a4a:	d413      	bmi.n	8112a74 <_printf_i+0x204>
 8112a4c:	68e0      	ldr	r0, [r4, #12]
 8112a4e:	9b03      	ldr	r3, [sp, #12]
 8112a50:	4298      	cmp	r0, r3
 8112a52:	bfb8      	it	lt
 8112a54:	4618      	movlt	r0, r3
 8112a56:	e7a3      	b.n	81129a0 <_printf_i+0x130>
 8112a58:	2301      	movs	r3, #1
 8112a5a:	464a      	mov	r2, r9
 8112a5c:	4639      	mov	r1, r7
 8112a5e:	4630      	mov	r0, r6
 8112a60:	47c0      	blx	r8
 8112a62:	3001      	adds	r0, #1
 8112a64:	d09a      	beq.n	811299c <_printf_i+0x12c>
 8112a66:	3501      	adds	r5, #1
 8112a68:	68e3      	ldr	r3, [r4, #12]
 8112a6a:	9a03      	ldr	r2, [sp, #12]
 8112a6c:	1a9b      	subs	r3, r3, r2
 8112a6e:	42ab      	cmp	r3, r5
 8112a70:	dcf2      	bgt.n	8112a58 <_printf_i+0x1e8>
 8112a72:	e7eb      	b.n	8112a4c <_printf_i+0x1dc>
 8112a74:	2500      	movs	r5, #0
 8112a76:	f104 0919 	add.w	r9, r4, #25
 8112a7a:	e7f5      	b.n	8112a68 <_printf_i+0x1f8>
 8112a7c:	2b00      	cmp	r3, #0
 8112a7e:	d1ac      	bne.n	81129da <_printf_i+0x16a>
 8112a80:	7803      	ldrb	r3, [r0, #0]
 8112a82:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8112a86:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8112a8a:	e76c      	b.n	8112966 <_printf_i+0xf6>
 8112a8c:	08115fe2 	.word	0x08115fe2
 8112a90:	08115ff3 	.word	0x08115ff3

08112a94 <iprintf>:
 8112a94:	b40f      	push	{r0, r1, r2, r3}
 8112a96:	4b0a      	ldr	r3, [pc, #40]	; (8112ac0 <iprintf+0x2c>)
 8112a98:	b513      	push	{r0, r1, r4, lr}
 8112a9a:	681c      	ldr	r4, [r3, #0]
 8112a9c:	b124      	cbz	r4, 8112aa8 <iprintf+0x14>
 8112a9e:	69a3      	ldr	r3, [r4, #24]
 8112aa0:	b913      	cbnz	r3, 8112aa8 <iprintf+0x14>
 8112aa2:	4620      	mov	r0, r4
 8112aa4:	f001 f9e0 	bl	8113e68 <__sinit>
 8112aa8:	ab05      	add	r3, sp, #20
 8112aaa:	9a04      	ldr	r2, [sp, #16]
 8112aac:	68a1      	ldr	r1, [r4, #8]
 8112aae:	9301      	str	r3, [sp, #4]
 8112ab0:	4620      	mov	r0, r4
 8112ab2:	f002 f801 	bl	8114ab8 <_vfiprintf_r>
 8112ab6:	b002      	add	sp, #8
 8112ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8112abc:	b004      	add	sp, #16
 8112abe:	4770      	bx	lr
 8112ac0:	10000040 	.word	0x10000040

08112ac4 <_puts_r>:
 8112ac4:	b570      	push	{r4, r5, r6, lr}
 8112ac6:	460e      	mov	r6, r1
 8112ac8:	4605      	mov	r5, r0
 8112aca:	b118      	cbz	r0, 8112ad4 <_puts_r+0x10>
 8112acc:	6983      	ldr	r3, [r0, #24]
 8112ace:	b90b      	cbnz	r3, 8112ad4 <_puts_r+0x10>
 8112ad0:	f001 f9ca 	bl	8113e68 <__sinit>
 8112ad4:	69ab      	ldr	r3, [r5, #24]
 8112ad6:	68ac      	ldr	r4, [r5, #8]
 8112ad8:	b913      	cbnz	r3, 8112ae0 <_puts_r+0x1c>
 8112ada:	4628      	mov	r0, r5
 8112adc:	f001 f9c4 	bl	8113e68 <__sinit>
 8112ae0:	4b23      	ldr	r3, [pc, #140]	; (8112b70 <_puts_r+0xac>)
 8112ae2:	429c      	cmp	r4, r3
 8112ae4:	d117      	bne.n	8112b16 <_puts_r+0x52>
 8112ae6:	686c      	ldr	r4, [r5, #4]
 8112ae8:	89a3      	ldrh	r3, [r4, #12]
 8112aea:	071b      	lsls	r3, r3, #28
 8112aec:	d51d      	bpl.n	8112b2a <_puts_r+0x66>
 8112aee:	6923      	ldr	r3, [r4, #16]
 8112af0:	b1db      	cbz	r3, 8112b2a <_puts_r+0x66>
 8112af2:	3e01      	subs	r6, #1
 8112af4:	68a3      	ldr	r3, [r4, #8]
 8112af6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8112afa:	3b01      	subs	r3, #1
 8112afc:	60a3      	str	r3, [r4, #8]
 8112afe:	b9e9      	cbnz	r1, 8112b3c <_puts_r+0x78>
 8112b00:	2b00      	cmp	r3, #0
 8112b02:	da2e      	bge.n	8112b62 <_puts_r+0x9e>
 8112b04:	4622      	mov	r2, r4
 8112b06:	210a      	movs	r1, #10
 8112b08:	4628      	mov	r0, r5
 8112b0a:	f000 f955 	bl	8112db8 <__swbuf_r>
 8112b0e:	3001      	adds	r0, #1
 8112b10:	d011      	beq.n	8112b36 <_puts_r+0x72>
 8112b12:	200a      	movs	r0, #10
 8112b14:	e011      	b.n	8112b3a <_puts_r+0x76>
 8112b16:	4b17      	ldr	r3, [pc, #92]	; (8112b74 <_puts_r+0xb0>)
 8112b18:	429c      	cmp	r4, r3
 8112b1a:	d101      	bne.n	8112b20 <_puts_r+0x5c>
 8112b1c:	68ac      	ldr	r4, [r5, #8]
 8112b1e:	e7e3      	b.n	8112ae8 <_puts_r+0x24>
 8112b20:	4b15      	ldr	r3, [pc, #84]	; (8112b78 <_puts_r+0xb4>)
 8112b22:	429c      	cmp	r4, r3
 8112b24:	bf08      	it	eq
 8112b26:	68ec      	ldreq	r4, [r5, #12]
 8112b28:	e7de      	b.n	8112ae8 <_puts_r+0x24>
 8112b2a:	4621      	mov	r1, r4
 8112b2c:	4628      	mov	r0, r5
 8112b2e:	f000 f995 	bl	8112e5c <__swsetup_r>
 8112b32:	2800      	cmp	r0, #0
 8112b34:	d0dd      	beq.n	8112af2 <_puts_r+0x2e>
 8112b36:	f04f 30ff 	mov.w	r0, #4294967295
 8112b3a:	bd70      	pop	{r4, r5, r6, pc}
 8112b3c:	2b00      	cmp	r3, #0
 8112b3e:	da04      	bge.n	8112b4a <_puts_r+0x86>
 8112b40:	69a2      	ldr	r2, [r4, #24]
 8112b42:	429a      	cmp	r2, r3
 8112b44:	dc06      	bgt.n	8112b54 <_puts_r+0x90>
 8112b46:	290a      	cmp	r1, #10
 8112b48:	d004      	beq.n	8112b54 <_puts_r+0x90>
 8112b4a:	6823      	ldr	r3, [r4, #0]
 8112b4c:	1c5a      	adds	r2, r3, #1
 8112b4e:	6022      	str	r2, [r4, #0]
 8112b50:	7019      	strb	r1, [r3, #0]
 8112b52:	e7cf      	b.n	8112af4 <_puts_r+0x30>
 8112b54:	4622      	mov	r2, r4
 8112b56:	4628      	mov	r0, r5
 8112b58:	f000 f92e 	bl	8112db8 <__swbuf_r>
 8112b5c:	3001      	adds	r0, #1
 8112b5e:	d1c9      	bne.n	8112af4 <_puts_r+0x30>
 8112b60:	e7e9      	b.n	8112b36 <_puts_r+0x72>
 8112b62:	6823      	ldr	r3, [r4, #0]
 8112b64:	200a      	movs	r0, #10
 8112b66:	1c5a      	adds	r2, r3, #1
 8112b68:	6022      	str	r2, [r4, #0]
 8112b6a:	7018      	strb	r0, [r3, #0]
 8112b6c:	e7e5      	b.n	8112b3a <_puts_r+0x76>
 8112b6e:	bf00      	nop
 8112b70:	08116034 	.word	0x08116034
 8112b74:	08116054 	.word	0x08116054
 8112b78:	08116014 	.word	0x08116014

08112b7c <puts>:
 8112b7c:	4b02      	ldr	r3, [pc, #8]	; (8112b88 <puts+0xc>)
 8112b7e:	4601      	mov	r1, r0
 8112b80:	6818      	ldr	r0, [r3, #0]
 8112b82:	f7ff bf9f 	b.w	8112ac4 <_puts_r>
 8112b86:	bf00      	nop
 8112b88:	10000040 	.word	0x10000040

08112b8c <_raise_r>:
 8112b8c:	291f      	cmp	r1, #31
 8112b8e:	b538      	push	{r3, r4, r5, lr}
 8112b90:	4604      	mov	r4, r0
 8112b92:	460d      	mov	r5, r1
 8112b94:	d904      	bls.n	8112ba0 <_raise_r+0x14>
 8112b96:	2316      	movs	r3, #22
 8112b98:	6003      	str	r3, [r0, #0]
 8112b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8112b9e:	bd38      	pop	{r3, r4, r5, pc}
 8112ba0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8112ba2:	b112      	cbz	r2, 8112baa <_raise_r+0x1e>
 8112ba4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8112ba8:	b94b      	cbnz	r3, 8112bbe <_raise_r+0x32>
 8112baa:	4620      	mov	r0, r4
 8112bac:	f000 f830 	bl	8112c10 <_getpid_r>
 8112bb0:	462a      	mov	r2, r5
 8112bb2:	4601      	mov	r1, r0
 8112bb4:	4620      	mov	r0, r4
 8112bb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8112bba:	f000 b817 	b.w	8112bec <_kill_r>
 8112bbe:	2b01      	cmp	r3, #1
 8112bc0:	d00a      	beq.n	8112bd8 <_raise_r+0x4c>
 8112bc2:	1c59      	adds	r1, r3, #1
 8112bc4:	d103      	bne.n	8112bce <_raise_r+0x42>
 8112bc6:	2316      	movs	r3, #22
 8112bc8:	6003      	str	r3, [r0, #0]
 8112bca:	2001      	movs	r0, #1
 8112bcc:	e7e7      	b.n	8112b9e <_raise_r+0x12>
 8112bce:	2400      	movs	r4, #0
 8112bd0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8112bd4:	4628      	mov	r0, r5
 8112bd6:	4798      	blx	r3
 8112bd8:	2000      	movs	r0, #0
 8112bda:	e7e0      	b.n	8112b9e <_raise_r+0x12>

08112bdc <raise>:
 8112bdc:	4b02      	ldr	r3, [pc, #8]	; (8112be8 <raise+0xc>)
 8112bde:	4601      	mov	r1, r0
 8112be0:	6818      	ldr	r0, [r3, #0]
 8112be2:	f7ff bfd3 	b.w	8112b8c <_raise_r>
 8112be6:	bf00      	nop
 8112be8:	10000040 	.word	0x10000040

08112bec <_kill_r>:
 8112bec:	b538      	push	{r3, r4, r5, lr}
 8112bee:	4c07      	ldr	r4, [pc, #28]	; (8112c0c <_kill_r+0x20>)
 8112bf0:	2300      	movs	r3, #0
 8112bf2:	4605      	mov	r5, r0
 8112bf4:	4608      	mov	r0, r1
 8112bf6:	4611      	mov	r1, r2
 8112bf8:	6023      	str	r3, [r4, #0]
 8112bfa:	f7ef f92f 	bl	8101e5c <_kill>
 8112bfe:	1c43      	adds	r3, r0, #1
 8112c00:	d102      	bne.n	8112c08 <_kill_r+0x1c>
 8112c02:	6823      	ldr	r3, [r4, #0]
 8112c04:	b103      	cbz	r3, 8112c08 <_kill_r+0x1c>
 8112c06:	602b      	str	r3, [r5, #0]
 8112c08:	bd38      	pop	{r3, r4, r5, pc}
 8112c0a:	bf00      	nop
 8112c0c:	1000e780 	.word	0x1000e780

08112c10 <_getpid_r>:
 8112c10:	f7ef b91c 	b.w	8101e4c <_getpid>

08112c14 <siprintf>:
 8112c14:	b40e      	push	{r1, r2, r3}
 8112c16:	b500      	push	{lr}
 8112c18:	b09c      	sub	sp, #112	; 0x70
 8112c1a:	ab1d      	add	r3, sp, #116	; 0x74
 8112c1c:	9002      	str	r0, [sp, #8]
 8112c1e:	9006      	str	r0, [sp, #24]
 8112c20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8112c24:	4809      	ldr	r0, [pc, #36]	; (8112c4c <siprintf+0x38>)
 8112c26:	9107      	str	r1, [sp, #28]
 8112c28:	9104      	str	r1, [sp, #16]
 8112c2a:	4909      	ldr	r1, [pc, #36]	; (8112c50 <siprintf+0x3c>)
 8112c2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8112c30:	9105      	str	r1, [sp, #20]
 8112c32:	6800      	ldr	r0, [r0, #0]
 8112c34:	9301      	str	r3, [sp, #4]
 8112c36:	a902      	add	r1, sp, #8
 8112c38:	f001 fe1c 	bl	8114874 <_svfiprintf_r>
 8112c3c:	9b02      	ldr	r3, [sp, #8]
 8112c3e:	2200      	movs	r2, #0
 8112c40:	701a      	strb	r2, [r3, #0]
 8112c42:	b01c      	add	sp, #112	; 0x70
 8112c44:	f85d eb04 	ldr.w	lr, [sp], #4
 8112c48:	b003      	add	sp, #12
 8112c4a:	4770      	bx	lr
 8112c4c:	10000040 	.word	0x10000040
 8112c50:	ffff0208 	.word	0xffff0208

08112c54 <_strtol_l.isra.0>:
 8112c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8112c58:	4680      	mov	r8, r0
 8112c5a:	4689      	mov	r9, r1
 8112c5c:	4692      	mov	sl, r2
 8112c5e:	461e      	mov	r6, r3
 8112c60:	460f      	mov	r7, r1
 8112c62:	463d      	mov	r5, r7
 8112c64:	9808      	ldr	r0, [sp, #32]
 8112c66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8112c6a:	f001 f987 	bl	8113f7c <__locale_ctype_ptr_l>
 8112c6e:	4420      	add	r0, r4
 8112c70:	7843      	ldrb	r3, [r0, #1]
 8112c72:	f013 0308 	ands.w	r3, r3, #8
 8112c76:	d132      	bne.n	8112cde <_strtol_l.isra.0+0x8a>
 8112c78:	2c2d      	cmp	r4, #45	; 0x2d
 8112c7a:	d132      	bne.n	8112ce2 <_strtol_l.isra.0+0x8e>
 8112c7c:	787c      	ldrb	r4, [r7, #1]
 8112c7e:	1cbd      	adds	r5, r7, #2
 8112c80:	2201      	movs	r2, #1
 8112c82:	2e00      	cmp	r6, #0
 8112c84:	d05d      	beq.n	8112d42 <_strtol_l.isra.0+0xee>
 8112c86:	2e10      	cmp	r6, #16
 8112c88:	d109      	bne.n	8112c9e <_strtol_l.isra.0+0x4a>
 8112c8a:	2c30      	cmp	r4, #48	; 0x30
 8112c8c:	d107      	bne.n	8112c9e <_strtol_l.isra.0+0x4a>
 8112c8e:	782b      	ldrb	r3, [r5, #0]
 8112c90:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8112c94:	2b58      	cmp	r3, #88	; 0x58
 8112c96:	d14f      	bne.n	8112d38 <_strtol_l.isra.0+0xe4>
 8112c98:	786c      	ldrb	r4, [r5, #1]
 8112c9a:	2610      	movs	r6, #16
 8112c9c:	3502      	adds	r5, #2
 8112c9e:	2a00      	cmp	r2, #0
 8112ca0:	bf14      	ite	ne
 8112ca2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8112ca6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8112caa:	2700      	movs	r7, #0
 8112cac:	fbb1 fcf6 	udiv	ip, r1, r6
 8112cb0:	4638      	mov	r0, r7
 8112cb2:	fb06 1e1c 	mls	lr, r6, ip, r1
 8112cb6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8112cba:	2b09      	cmp	r3, #9
 8112cbc:	d817      	bhi.n	8112cee <_strtol_l.isra.0+0x9a>
 8112cbe:	461c      	mov	r4, r3
 8112cc0:	42a6      	cmp	r6, r4
 8112cc2:	dd23      	ble.n	8112d0c <_strtol_l.isra.0+0xb8>
 8112cc4:	1c7b      	adds	r3, r7, #1
 8112cc6:	d007      	beq.n	8112cd8 <_strtol_l.isra.0+0x84>
 8112cc8:	4584      	cmp	ip, r0
 8112cca:	d31c      	bcc.n	8112d06 <_strtol_l.isra.0+0xb2>
 8112ccc:	d101      	bne.n	8112cd2 <_strtol_l.isra.0+0x7e>
 8112cce:	45a6      	cmp	lr, r4
 8112cd0:	db19      	blt.n	8112d06 <_strtol_l.isra.0+0xb2>
 8112cd2:	fb00 4006 	mla	r0, r0, r6, r4
 8112cd6:	2701      	movs	r7, #1
 8112cd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8112cdc:	e7eb      	b.n	8112cb6 <_strtol_l.isra.0+0x62>
 8112cde:	462f      	mov	r7, r5
 8112ce0:	e7bf      	b.n	8112c62 <_strtol_l.isra.0+0xe>
 8112ce2:	2c2b      	cmp	r4, #43	; 0x2b
 8112ce4:	bf04      	itt	eq
 8112ce6:	1cbd      	addeq	r5, r7, #2
 8112ce8:	787c      	ldrbeq	r4, [r7, #1]
 8112cea:	461a      	mov	r2, r3
 8112cec:	e7c9      	b.n	8112c82 <_strtol_l.isra.0+0x2e>
 8112cee:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8112cf2:	2b19      	cmp	r3, #25
 8112cf4:	d801      	bhi.n	8112cfa <_strtol_l.isra.0+0xa6>
 8112cf6:	3c37      	subs	r4, #55	; 0x37
 8112cf8:	e7e2      	b.n	8112cc0 <_strtol_l.isra.0+0x6c>
 8112cfa:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8112cfe:	2b19      	cmp	r3, #25
 8112d00:	d804      	bhi.n	8112d0c <_strtol_l.isra.0+0xb8>
 8112d02:	3c57      	subs	r4, #87	; 0x57
 8112d04:	e7dc      	b.n	8112cc0 <_strtol_l.isra.0+0x6c>
 8112d06:	f04f 37ff 	mov.w	r7, #4294967295
 8112d0a:	e7e5      	b.n	8112cd8 <_strtol_l.isra.0+0x84>
 8112d0c:	1c7b      	adds	r3, r7, #1
 8112d0e:	d108      	bne.n	8112d22 <_strtol_l.isra.0+0xce>
 8112d10:	2322      	movs	r3, #34	; 0x22
 8112d12:	f8c8 3000 	str.w	r3, [r8]
 8112d16:	4608      	mov	r0, r1
 8112d18:	f1ba 0f00 	cmp.w	sl, #0
 8112d1c:	d107      	bne.n	8112d2e <_strtol_l.isra.0+0xda>
 8112d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8112d22:	b102      	cbz	r2, 8112d26 <_strtol_l.isra.0+0xd2>
 8112d24:	4240      	negs	r0, r0
 8112d26:	f1ba 0f00 	cmp.w	sl, #0
 8112d2a:	d0f8      	beq.n	8112d1e <_strtol_l.isra.0+0xca>
 8112d2c:	b10f      	cbz	r7, 8112d32 <_strtol_l.isra.0+0xde>
 8112d2e:	f105 39ff 	add.w	r9, r5, #4294967295
 8112d32:	f8ca 9000 	str.w	r9, [sl]
 8112d36:	e7f2      	b.n	8112d1e <_strtol_l.isra.0+0xca>
 8112d38:	2430      	movs	r4, #48	; 0x30
 8112d3a:	2e00      	cmp	r6, #0
 8112d3c:	d1af      	bne.n	8112c9e <_strtol_l.isra.0+0x4a>
 8112d3e:	2608      	movs	r6, #8
 8112d40:	e7ad      	b.n	8112c9e <_strtol_l.isra.0+0x4a>
 8112d42:	2c30      	cmp	r4, #48	; 0x30
 8112d44:	d0a3      	beq.n	8112c8e <_strtol_l.isra.0+0x3a>
 8112d46:	260a      	movs	r6, #10
 8112d48:	e7a9      	b.n	8112c9e <_strtol_l.isra.0+0x4a>
	...

08112d4c <strtol>:
 8112d4c:	4b08      	ldr	r3, [pc, #32]	; (8112d70 <strtol+0x24>)
 8112d4e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8112d50:	681c      	ldr	r4, [r3, #0]
 8112d52:	4d08      	ldr	r5, [pc, #32]	; (8112d74 <strtol+0x28>)
 8112d54:	6a23      	ldr	r3, [r4, #32]
 8112d56:	2b00      	cmp	r3, #0
 8112d58:	bf08      	it	eq
 8112d5a:	462b      	moveq	r3, r5
 8112d5c:	9300      	str	r3, [sp, #0]
 8112d5e:	4613      	mov	r3, r2
 8112d60:	460a      	mov	r2, r1
 8112d62:	4601      	mov	r1, r0
 8112d64:	4620      	mov	r0, r4
 8112d66:	f7ff ff75 	bl	8112c54 <_strtol_l.isra.0>
 8112d6a:	b003      	add	sp, #12
 8112d6c:	bd30      	pop	{r4, r5, pc}
 8112d6e:	bf00      	nop
 8112d70:	10000040 	.word	0x10000040
 8112d74:	100000a4 	.word	0x100000a4

08112d78 <_vsiprintf_r>:
 8112d78:	b500      	push	{lr}
 8112d7a:	b09b      	sub	sp, #108	; 0x6c
 8112d7c:	9100      	str	r1, [sp, #0]
 8112d7e:	9104      	str	r1, [sp, #16]
 8112d80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8112d84:	9105      	str	r1, [sp, #20]
 8112d86:	9102      	str	r1, [sp, #8]
 8112d88:	4905      	ldr	r1, [pc, #20]	; (8112da0 <_vsiprintf_r+0x28>)
 8112d8a:	9103      	str	r1, [sp, #12]
 8112d8c:	4669      	mov	r1, sp
 8112d8e:	f001 fd71 	bl	8114874 <_svfiprintf_r>
 8112d92:	9b00      	ldr	r3, [sp, #0]
 8112d94:	2200      	movs	r2, #0
 8112d96:	701a      	strb	r2, [r3, #0]
 8112d98:	b01b      	add	sp, #108	; 0x6c
 8112d9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8112d9e:	bf00      	nop
 8112da0:	ffff0208 	.word	0xffff0208

08112da4 <vsiprintf>:
 8112da4:	4613      	mov	r3, r2
 8112da6:	460a      	mov	r2, r1
 8112da8:	4601      	mov	r1, r0
 8112daa:	4802      	ldr	r0, [pc, #8]	; (8112db4 <vsiprintf+0x10>)
 8112dac:	6800      	ldr	r0, [r0, #0]
 8112dae:	f7ff bfe3 	b.w	8112d78 <_vsiprintf_r>
 8112db2:	bf00      	nop
 8112db4:	10000040 	.word	0x10000040

08112db8 <__swbuf_r>:
 8112db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8112dba:	460e      	mov	r6, r1
 8112dbc:	4614      	mov	r4, r2
 8112dbe:	4605      	mov	r5, r0
 8112dc0:	b118      	cbz	r0, 8112dca <__swbuf_r+0x12>
 8112dc2:	6983      	ldr	r3, [r0, #24]
 8112dc4:	b90b      	cbnz	r3, 8112dca <__swbuf_r+0x12>
 8112dc6:	f001 f84f 	bl	8113e68 <__sinit>
 8112dca:	4b21      	ldr	r3, [pc, #132]	; (8112e50 <__swbuf_r+0x98>)
 8112dcc:	429c      	cmp	r4, r3
 8112dce:	d12a      	bne.n	8112e26 <__swbuf_r+0x6e>
 8112dd0:	686c      	ldr	r4, [r5, #4]
 8112dd2:	69a3      	ldr	r3, [r4, #24]
 8112dd4:	60a3      	str	r3, [r4, #8]
 8112dd6:	89a3      	ldrh	r3, [r4, #12]
 8112dd8:	071a      	lsls	r2, r3, #28
 8112dda:	d52e      	bpl.n	8112e3a <__swbuf_r+0x82>
 8112ddc:	6923      	ldr	r3, [r4, #16]
 8112dde:	b363      	cbz	r3, 8112e3a <__swbuf_r+0x82>
 8112de0:	6923      	ldr	r3, [r4, #16]
 8112de2:	6820      	ldr	r0, [r4, #0]
 8112de4:	1ac0      	subs	r0, r0, r3
 8112de6:	6963      	ldr	r3, [r4, #20]
 8112de8:	b2f6      	uxtb	r6, r6
 8112dea:	4283      	cmp	r3, r0
 8112dec:	4637      	mov	r7, r6
 8112dee:	dc04      	bgt.n	8112dfa <__swbuf_r+0x42>
 8112df0:	4621      	mov	r1, r4
 8112df2:	4628      	mov	r0, r5
 8112df4:	f000 ffce 	bl	8113d94 <_fflush_r>
 8112df8:	bb28      	cbnz	r0, 8112e46 <__swbuf_r+0x8e>
 8112dfa:	68a3      	ldr	r3, [r4, #8]
 8112dfc:	3b01      	subs	r3, #1
 8112dfe:	60a3      	str	r3, [r4, #8]
 8112e00:	6823      	ldr	r3, [r4, #0]
 8112e02:	1c5a      	adds	r2, r3, #1
 8112e04:	6022      	str	r2, [r4, #0]
 8112e06:	701e      	strb	r6, [r3, #0]
 8112e08:	6963      	ldr	r3, [r4, #20]
 8112e0a:	3001      	adds	r0, #1
 8112e0c:	4283      	cmp	r3, r0
 8112e0e:	d004      	beq.n	8112e1a <__swbuf_r+0x62>
 8112e10:	89a3      	ldrh	r3, [r4, #12]
 8112e12:	07db      	lsls	r3, r3, #31
 8112e14:	d519      	bpl.n	8112e4a <__swbuf_r+0x92>
 8112e16:	2e0a      	cmp	r6, #10
 8112e18:	d117      	bne.n	8112e4a <__swbuf_r+0x92>
 8112e1a:	4621      	mov	r1, r4
 8112e1c:	4628      	mov	r0, r5
 8112e1e:	f000 ffb9 	bl	8113d94 <_fflush_r>
 8112e22:	b190      	cbz	r0, 8112e4a <__swbuf_r+0x92>
 8112e24:	e00f      	b.n	8112e46 <__swbuf_r+0x8e>
 8112e26:	4b0b      	ldr	r3, [pc, #44]	; (8112e54 <__swbuf_r+0x9c>)
 8112e28:	429c      	cmp	r4, r3
 8112e2a:	d101      	bne.n	8112e30 <__swbuf_r+0x78>
 8112e2c:	68ac      	ldr	r4, [r5, #8]
 8112e2e:	e7d0      	b.n	8112dd2 <__swbuf_r+0x1a>
 8112e30:	4b09      	ldr	r3, [pc, #36]	; (8112e58 <__swbuf_r+0xa0>)
 8112e32:	429c      	cmp	r4, r3
 8112e34:	bf08      	it	eq
 8112e36:	68ec      	ldreq	r4, [r5, #12]
 8112e38:	e7cb      	b.n	8112dd2 <__swbuf_r+0x1a>
 8112e3a:	4621      	mov	r1, r4
 8112e3c:	4628      	mov	r0, r5
 8112e3e:	f000 f80d 	bl	8112e5c <__swsetup_r>
 8112e42:	2800      	cmp	r0, #0
 8112e44:	d0cc      	beq.n	8112de0 <__swbuf_r+0x28>
 8112e46:	f04f 37ff 	mov.w	r7, #4294967295
 8112e4a:	4638      	mov	r0, r7
 8112e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8112e4e:	bf00      	nop
 8112e50:	08116034 	.word	0x08116034
 8112e54:	08116054 	.word	0x08116054
 8112e58:	08116014 	.word	0x08116014

08112e5c <__swsetup_r>:
 8112e5c:	4b32      	ldr	r3, [pc, #200]	; (8112f28 <__swsetup_r+0xcc>)
 8112e5e:	b570      	push	{r4, r5, r6, lr}
 8112e60:	681d      	ldr	r5, [r3, #0]
 8112e62:	4606      	mov	r6, r0
 8112e64:	460c      	mov	r4, r1
 8112e66:	b125      	cbz	r5, 8112e72 <__swsetup_r+0x16>
 8112e68:	69ab      	ldr	r3, [r5, #24]
 8112e6a:	b913      	cbnz	r3, 8112e72 <__swsetup_r+0x16>
 8112e6c:	4628      	mov	r0, r5
 8112e6e:	f000 fffb 	bl	8113e68 <__sinit>
 8112e72:	4b2e      	ldr	r3, [pc, #184]	; (8112f2c <__swsetup_r+0xd0>)
 8112e74:	429c      	cmp	r4, r3
 8112e76:	d10f      	bne.n	8112e98 <__swsetup_r+0x3c>
 8112e78:	686c      	ldr	r4, [r5, #4]
 8112e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8112e7e:	b29a      	uxth	r2, r3
 8112e80:	0715      	lsls	r5, r2, #28
 8112e82:	d42c      	bmi.n	8112ede <__swsetup_r+0x82>
 8112e84:	06d0      	lsls	r0, r2, #27
 8112e86:	d411      	bmi.n	8112eac <__swsetup_r+0x50>
 8112e88:	2209      	movs	r2, #9
 8112e8a:	6032      	str	r2, [r6, #0]
 8112e8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8112e90:	81a3      	strh	r3, [r4, #12]
 8112e92:	f04f 30ff 	mov.w	r0, #4294967295
 8112e96:	e03e      	b.n	8112f16 <__swsetup_r+0xba>
 8112e98:	4b25      	ldr	r3, [pc, #148]	; (8112f30 <__swsetup_r+0xd4>)
 8112e9a:	429c      	cmp	r4, r3
 8112e9c:	d101      	bne.n	8112ea2 <__swsetup_r+0x46>
 8112e9e:	68ac      	ldr	r4, [r5, #8]
 8112ea0:	e7eb      	b.n	8112e7a <__swsetup_r+0x1e>
 8112ea2:	4b24      	ldr	r3, [pc, #144]	; (8112f34 <__swsetup_r+0xd8>)
 8112ea4:	429c      	cmp	r4, r3
 8112ea6:	bf08      	it	eq
 8112ea8:	68ec      	ldreq	r4, [r5, #12]
 8112eaa:	e7e6      	b.n	8112e7a <__swsetup_r+0x1e>
 8112eac:	0751      	lsls	r1, r2, #29
 8112eae:	d512      	bpl.n	8112ed6 <__swsetup_r+0x7a>
 8112eb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8112eb2:	b141      	cbz	r1, 8112ec6 <__swsetup_r+0x6a>
 8112eb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8112eb8:	4299      	cmp	r1, r3
 8112eba:	d002      	beq.n	8112ec2 <__swsetup_r+0x66>
 8112ebc:	4630      	mov	r0, r6
 8112ebe:	f001 fbd7 	bl	8114670 <_free_r>
 8112ec2:	2300      	movs	r3, #0
 8112ec4:	6363      	str	r3, [r4, #52]	; 0x34
 8112ec6:	89a3      	ldrh	r3, [r4, #12]
 8112ec8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8112ecc:	81a3      	strh	r3, [r4, #12]
 8112ece:	2300      	movs	r3, #0
 8112ed0:	6063      	str	r3, [r4, #4]
 8112ed2:	6923      	ldr	r3, [r4, #16]
 8112ed4:	6023      	str	r3, [r4, #0]
 8112ed6:	89a3      	ldrh	r3, [r4, #12]
 8112ed8:	f043 0308 	orr.w	r3, r3, #8
 8112edc:	81a3      	strh	r3, [r4, #12]
 8112ede:	6923      	ldr	r3, [r4, #16]
 8112ee0:	b94b      	cbnz	r3, 8112ef6 <__swsetup_r+0x9a>
 8112ee2:	89a3      	ldrh	r3, [r4, #12]
 8112ee4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8112ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8112eec:	d003      	beq.n	8112ef6 <__swsetup_r+0x9a>
 8112eee:	4621      	mov	r1, r4
 8112ef0:	4630      	mov	r0, r6
 8112ef2:	f001 f879 	bl	8113fe8 <__smakebuf_r>
 8112ef6:	89a2      	ldrh	r2, [r4, #12]
 8112ef8:	f012 0301 	ands.w	r3, r2, #1
 8112efc:	d00c      	beq.n	8112f18 <__swsetup_r+0xbc>
 8112efe:	2300      	movs	r3, #0
 8112f00:	60a3      	str	r3, [r4, #8]
 8112f02:	6963      	ldr	r3, [r4, #20]
 8112f04:	425b      	negs	r3, r3
 8112f06:	61a3      	str	r3, [r4, #24]
 8112f08:	6923      	ldr	r3, [r4, #16]
 8112f0a:	b953      	cbnz	r3, 8112f22 <__swsetup_r+0xc6>
 8112f0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8112f10:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8112f14:	d1ba      	bne.n	8112e8c <__swsetup_r+0x30>
 8112f16:	bd70      	pop	{r4, r5, r6, pc}
 8112f18:	0792      	lsls	r2, r2, #30
 8112f1a:	bf58      	it	pl
 8112f1c:	6963      	ldrpl	r3, [r4, #20]
 8112f1e:	60a3      	str	r3, [r4, #8]
 8112f20:	e7f2      	b.n	8112f08 <__swsetup_r+0xac>
 8112f22:	2000      	movs	r0, #0
 8112f24:	e7f7      	b.n	8112f16 <__swsetup_r+0xba>
 8112f26:	bf00      	nop
 8112f28:	10000040 	.word	0x10000040
 8112f2c:	08116034 	.word	0x08116034
 8112f30:	08116054 	.word	0x08116054
 8112f34:	08116014 	.word	0x08116014

08112f38 <__register_exitproc>:
 8112f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8112f3c:	4d2c      	ldr	r5, [pc, #176]	; (8112ff0 <__register_exitproc+0xb8>)
 8112f3e:	682c      	ldr	r4, [r5, #0]
 8112f40:	4607      	mov	r7, r0
 8112f42:	460e      	mov	r6, r1
 8112f44:	4691      	mov	r9, r2
 8112f46:	4698      	mov	r8, r3
 8112f48:	b934      	cbnz	r4, 8112f58 <__register_exitproc+0x20>
 8112f4a:	4b2a      	ldr	r3, [pc, #168]	; (8112ff4 <__register_exitproc+0xbc>)
 8112f4c:	4c2a      	ldr	r4, [pc, #168]	; (8112ff8 <__register_exitproc+0xc0>)
 8112f4e:	602c      	str	r4, [r5, #0]
 8112f50:	b113      	cbz	r3, 8112f58 <__register_exitproc+0x20>
 8112f52:	681b      	ldr	r3, [r3, #0]
 8112f54:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8112f58:	6863      	ldr	r3, [r4, #4]
 8112f5a:	2b1f      	cmp	r3, #31
 8112f5c:	dd3d      	ble.n	8112fda <__register_exitproc+0xa2>
 8112f5e:	4b27      	ldr	r3, [pc, #156]	; (8112ffc <__register_exitproc+0xc4>)
 8112f60:	b91b      	cbnz	r3, 8112f6a <__register_exitproc+0x32>
 8112f62:	f04f 30ff 	mov.w	r0, #4294967295
 8112f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8112f6a:	208c      	movs	r0, #140	; 0x8c
 8112f6c:	f001 f87c 	bl	8114068 <malloc>
 8112f70:	4604      	mov	r4, r0
 8112f72:	2800      	cmp	r0, #0
 8112f74:	d0f5      	beq.n	8112f62 <__register_exitproc+0x2a>
 8112f76:	2300      	movs	r3, #0
 8112f78:	682a      	ldr	r2, [r5, #0]
 8112f7a:	6002      	str	r2, [r0, #0]
 8112f7c:	6043      	str	r3, [r0, #4]
 8112f7e:	6028      	str	r0, [r5, #0]
 8112f80:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 8112f84:	b30f      	cbz	r7, 8112fca <__register_exitproc+0x92>
 8112f86:	f44f 7084 	mov.w	r0, #264	; 0x108
 8112f8a:	f001 f86d 	bl	8114068 <malloc>
 8112f8e:	2800      	cmp	r0, #0
 8112f90:	d0e7      	beq.n	8112f62 <__register_exitproc+0x2a>
 8112f92:	2300      	movs	r3, #0
 8112f94:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 8112f98:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 8112f9c:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8112fa0:	6862      	ldr	r2, [r4, #4]
 8112fa2:	f840 9022 	str.w	r9, [r0, r2, lsl #2]
 8112fa6:	2301      	movs	r3, #1
 8112fa8:	4093      	lsls	r3, r2
 8112faa:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8112fae:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 8112fb2:	431a      	orrs	r2, r3
 8112fb4:	2f02      	cmp	r7, #2
 8112fb6:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 8112fba:	f8c1 8080 	str.w	r8, [r1, #128]	; 0x80
 8112fbe:	bf02      	ittt	eq
 8112fc0:	f8d0 2104 	ldreq.w	r2, [r0, #260]	; 0x104
 8112fc4:	4313      	orreq	r3, r2
 8112fc6:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 8112fca:	6863      	ldr	r3, [r4, #4]
 8112fcc:	1c5a      	adds	r2, r3, #1
 8112fce:	3302      	adds	r3, #2
 8112fd0:	6062      	str	r2, [r4, #4]
 8112fd2:	2000      	movs	r0, #0
 8112fd4:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 8112fd8:	e7c5      	b.n	8112f66 <__register_exitproc+0x2e>
 8112fda:	2f00      	cmp	r7, #0
 8112fdc:	d0f5      	beq.n	8112fca <__register_exitproc+0x92>
 8112fde:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8112fe2:	2800      	cmp	r0, #0
 8112fe4:	d1dc      	bne.n	8112fa0 <__register_exitproc+0x68>
 8112fe6:	4b05      	ldr	r3, [pc, #20]	; (8112ffc <__register_exitproc+0xc4>)
 8112fe8:	2b00      	cmp	r3, #0
 8112fea:	d0ba      	beq.n	8112f62 <__register_exitproc+0x2a>
 8112fec:	e7cb      	b.n	8112f86 <__register_exitproc+0x4e>
 8112fee:	bf00      	nop
 8112ff0:	1000ddb8 	.word	0x1000ddb8
 8112ff4:	00000000 	.word	0x00000000
 8112ff8:	1000dd2c 	.word	0x1000dd2c
 8112ffc:	08114069 	.word	0x08114069

08113000 <quorem>:
 8113000:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8113004:	6903      	ldr	r3, [r0, #16]
 8113006:	690c      	ldr	r4, [r1, #16]
 8113008:	42a3      	cmp	r3, r4
 811300a:	4680      	mov	r8, r0
 811300c:	f2c0 8082 	blt.w	8113114 <quorem+0x114>
 8113010:	3c01      	subs	r4, #1
 8113012:	f101 0714 	add.w	r7, r1, #20
 8113016:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 811301a:	f100 0614 	add.w	r6, r0, #20
 811301e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8113022:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8113026:	eb06 030c 	add.w	r3, r6, ip
 811302a:	3501      	adds	r5, #1
 811302c:	eb07 090c 	add.w	r9, r7, ip
 8113030:	9301      	str	r3, [sp, #4]
 8113032:	fbb0 f5f5 	udiv	r5, r0, r5
 8113036:	b395      	cbz	r5, 811309e <quorem+0x9e>
 8113038:	f04f 0a00 	mov.w	sl, #0
 811303c:	4638      	mov	r0, r7
 811303e:	46b6      	mov	lr, r6
 8113040:	46d3      	mov	fp, sl
 8113042:	f850 2b04 	ldr.w	r2, [r0], #4
 8113046:	b293      	uxth	r3, r2
 8113048:	fb05 a303 	mla	r3, r5, r3, sl
 811304c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8113050:	b29b      	uxth	r3, r3
 8113052:	ebab 0303 	sub.w	r3, fp, r3
 8113056:	0c12      	lsrs	r2, r2, #16
 8113058:	f8de b000 	ldr.w	fp, [lr]
 811305c:	fb05 a202 	mla	r2, r5, r2, sl
 8113060:	fa13 f38b 	uxtah	r3, r3, fp
 8113064:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8113068:	fa1f fb82 	uxth.w	fp, r2
 811306c:	f8de 2000 	ldr.w	r2, [lr]
 8113070:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8113074:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8113078:	b29b      	uxth	r3, r3
 811307a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 811307e:	4581      	cmp	r9, r0
 8113080:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8113084:	f84e 3b04 	str.w	r3, [lr], #4
 8113088:	d2db      	bcs.n	8113042 <quorem+0x42>
 811308a:	f856 300c 	ldr.w	r3, [r6, ip]
 811308e:	b933      	cbnz	r3, 811309e <quorem+0x9e>
 8113090:	9b01      	ldr	r3, [sp, #4]
 8113092:	3b04      	subs	r3, #4
 8113094:	429e      	cmp	r6, r3
 8113096:	461a      	mov	r2, r3
 8113098:	d330      	bcc.n	81130fc <quorem+0xfc>
 811309a:	f8c8 4010 	str.w	r4, [r8, #16]
 811309e:	4640      	mov	r0, r8
 81130a0:	f001 fa12 	bl	81144c8 <__mcmp>
 81130a4:	2800      	cmp	r0, #0
 81130a6:	db25      	blt.n	81130f4 <quorem+0xf4>
 81130a8:	3501      	adds	r5, #1
 81130aa:	4630      	mov	r0, r6
 81130ac:	f04f 0c00 	mov.w	ip, #0
 81130b0:	f857 2b04 	ldr.w	r2, [r7], #4
 81130b4:	f8d0 e000 	ldr.w	lr, [r0]
 81130b8:	b293      	uxth	r3, r2
 81130ba:	ebac 0303 	sub.w	r3, ip, r3
 81130be:	0c12      	lsrs	r2, r2, #16
 81130c0:	fa13 f38e 	uxtah	r3, r3, lr
 81130c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 81130c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 81130cc:	b29b      	uxth	r3, r3
 81130ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 81130d2:	45b9      	cmp	r9, r7
 81130d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 81130d8:	f840 3b04 	str.w	r3, [r0], #4
 81130dc:	d2e8      	bcs.n	81130b0 <quorem+0xb0>
 81130de:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 81130e2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 81130e6:	b92a      	cbnz	r2, 81130f4 <quorem+0xf4>
 81130e8:	3b04      	subs	r3, #4
 81130ea:	429e      	cmp	r6, r3
 81130ec:	461a      	mov	r2, r3
 81130ee:	d30b      	bcc.n	8113108 <quorem+0x108>
 81130f0:	f8c8 4010 	str.w	r4, [r8, #16]
 81130f4:	4628      	mov	r0, r5
 81130f6:	b003      	add	sp, #12
 81130f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81130fc:	6812      	ldr	r2, [r2, #0]
 81130fe:	3b04      	subs	r3, #4
 8113100:	2a00      	cmp	r2, #0
 8113102:	d1ca      	bne.n	811309a <quorem+0x9a>
 8113104:	3c01      	subs	r4, #1
 8113106:	e7c5      	b.n	8113094 <quorem+0x94>
 8113108:	6812      	ldr	r2, [r2, #0]
 811310a:	3b04      	subs	r3, #4
 811310c:	2a00      	cmp	r2, #0
 811310e:	d1ef      	bne.n	81130f0 <quorem+0xf0>
 8113110:	3c01      	subs	r4, #1
 8113112:	e7ea      	b.n	81130ea <quorem+0xea>
 8113114:	2000      	movs	r0, #0
 8113116:	e7ee      	b.n	81130f6 <quorem+0xf6>

08113118 <_dtoa_r>:
 8113118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811311c:	ec57 6b10 	vmov	r6, r7, d0
 8113120:	b097      	sub	sp, #92	; 0x5c
 8113122:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8113124:	9106      	str	r1, [sp, #24]
 8113126:	4604      	mov	r4, r0
 8113128:	920b      	str	r2, [sp, #44]	; 0x2c
 811312a:	9312      	str	r3, [sp, #72]	; 0x48
 811312c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8113130:	e9cd 6700 	strd	r6, r7, [sp]
 8113134:	b93d      	cbnz	r5, 8113146 <_dtoa_r+0x2e>
 8113136:	2010      	movs	r0, #16
 8113138:	f000 ff96 	bl	8114068 <malloc>
 811313c:	6260      	str	r0, [r4, #36]	; 0x24
 811313e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8113142:	6005      	str	r5, [r0, #0]
 8113144:	60c5      	str	r5, [r0, #12]
 8113146:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113148:	6819      	ldr	r1, [r3, #0]
 811314a:	b151      	cbz	r1, 8113162 <_dtoa_r+0x4a>
 811314c:	685a      	ldr	r2, [r3, #4]
 811314e:	604a      	str	r2, [r1, #4]
 8113150:	2301      	movs	r3, #1
 8113152:	4093      	lsls	r3, r2
 8113154:	608b      	str	r3, [r1, #8]
 8113156:	4620      	mov	r0, r4
 8113158:	f000 ffd4 	bl	8114104 <_Bfree>
 811315c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 811315e:	2200      	movs	r2, #0
 8113160:	601a      	str	r2, [r3, #0]
 8113162:	1e3b      	subs	r3, r7, #0
 8113164:	bfbb      	ittet	lt
 8113166:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 811316a:	9301      	strlt	r3, [sp, #4]
 811316c:	2300      	movge	r3, #0
 811316e:	2201      	movlt	r2, #1
 8113170:	bfac      	ite	ge
 8113172:	f8c8 3000 	strge.w	r3, [r8]
 8113176:	f8c8 2000 	strlt.w	r2, [r8]
 811317a:	4baf      	ldr	r3, [pc, #700]	; (8113438 <_dtoa_r+0x320>)
 811317c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8113180:	ea33 0308 	bics.w	r3, r3, r8
 8113184:	d114      	bne.n	81131b0 <_dtoa_r+0x98>
 8113186:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8113188:	f242 730f 	movw	r3, #9999	; 0x270f
 811318c:	6013      	str	r3, [r2, #0]
 811318e:	9b00      	ldr	r3, [sp, #0]
 8113190:	b923      	cbnz	r3, 811319c <_dtoa_r+0x84>
 8113192:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8113196:	2800      	cmp	r0, #0
 8113198:	f000 8542 	beq.w	8113c20 <_dtoa_r+0xb08>
 811319c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 811319e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 811344c <_dtoa_r+0x334>
 81131a2:	2b00      	cmp	r3, #0
 81131a4:	f000 8544 	beq.w	8113c30 <_dtoa_r+0xb18>
 81131a8:	f10b 0303 	add.w	r3, fp, #3
 81131ac:	f000 bd3e 	b.w	8113c2c <_dtoa_r+0xb14>
 81131b0:	e9dd 6700 	ldrd	r6, r7, [sp]
 81131b4:	2200      	movs	r2, #0
 81131b6:	2300      	movs	r3, #0
 81131b8:	4630      	mov	r0, r6
 81131ba:	4639      	mov	r1, r7
 81131bc:	f7ed fd1c 	bl	8100bf8 <__aeabi_dcmpeq>
 81131c0:	4681      	mov	r9, r0
 81131c2:	b168      	cbz	r0, 81131e0 <_dtoa_r+0xc8>
 81131c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 81131c6:	2301      	movs	r3, #1
 81131c8:	6013      	str	r3, [r2, #0]
 81131ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81131cc:	2b00      	cmp	r3, #0
 81131ce:	f000 8524 	beq.w	8113c1a <_dtoa_r+0xb02>
 81131d2:	4b9a      	ldr	r3, [pc, #616]	; (811343c <_dtoa_r+0x324>)
 81131d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 81131d6:	f103 3bff 	add.w	fp, r3, #4294967295
 81131da:	6013      	str	r3, [r2, #0]
 81131dc:	f000 bd28 	b.w	8113c30 <_dtoa_r+0xb18>
 81131e0:	aa14      	add	r2, sp, #80	; 0x50
 81131e2:	a915      	add	r1, sp, #84	; 0x54
 81131e4:	ec47 6b10 	vmov	d0, r6, r7
 81131e8:	4620      	mov	r0, r4
 81131ea:	f001 f9e4 	bl	81145b6 <__d2b>
 81131ee:	f3c8 550a 	ubfx	r5, r8, #20, #11
 81131f2:	9004      	str	r0, [sp, #16]
 81131f4:	2d00      	cmp	r5, #0
 81131f6:	d07c      	beq.n	81132f2 <_dtoa_r+0x1da>
 81131f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 81131fc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8113200:	46b2      	mov	sl, r6
 8113202:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8113206:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 811320a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 811320e:	2200      	movs	r2, #0
 8113210:	4b8b      	ldr	r3, [pc, #556]	; (8113440 <_dtoa_r+0x328>)
 8113212:	4650      	mov	r0, sl
 8113214:	4659      	mov	r1, fp
 8113216:	f7ed f8cf 	bl	81003b8 <__aeabi_dsub>
 811321a:	a381      	add	r3, pc, #516	; (adr r3, 8113420 <_dtoa_r+0x308>)
 811321c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8113220:	f7ed fa82 	bl	8100728 <__aeabi_dmul>
 8113224:	a380      	add	r3, pc, #512	; (adr r3, 8113428 <_dtoa_r+0x310>)
 8113226:	e9d3 2300 	ldrd	r2, r3, [r3]
 811322a:	f7ed f8c7 	bl	81003bc <__adddf3>
 811322e:	4606      	mov	r6, r0
 8113230:	4628      	mov	r0, r5
 8113232:	460f      	mov	r7, r1
 8113234:	f7ed fa0e 	bl	8100654 <__aeabi_i2d>
 8113238:	a37d      	add	r3, pc, #500	; (adr r3, 8113430 <_dtoa_r+0x318>)
 811323a:	e9d3 2300 	ldrd	r2, r3, [r3]
 811323e:	f7ed fa73 	bl	8100728 <__aeabi_dmul>
 8113242:	4602      	mov	r2, r0
 8113244:	460b      	mov	r3, r1
 8113246:	4630      	mov	r0, r6
 8113248:	4639      	mov	r1, r7
 811324a:	f7ed f8b7 	bl	81003bc <__adddf3>
 811324e:	4606      	mov	r6, r0
 8113250:	460f      	mov	r7, r1
 8113252:	f7ed fd19 	bl	8100c88 <__aeabi_d2iz>
 8113256:	2200      	movs	r2, #0
 8113258:	4682      	mov	sl, r0
 811325a:	2300      	movs	r3, #0
 811325c:	4630      	mov	r0, r6
 811325e:	4639      	mov	r1, r7
 8113260:	f7ed fcd4 	bl	8100c0c <__aeabi_dcmplt>
 8113264:	b148      	cbz	r0, 811327a <_dtoa_r+0x162>
 8113266:	4650      	mov	r0, sl
 8113268:	f7ed f9f4 	bl	8100654 <__aeabi_i2d>
 811326c:	4632      	mov	r2, r6
 811326e:	463b      	mov	r3, r7
 8113270:	f7ed fcc2 	bl	8100bf8 <__aeabi_dcmpeq>
 8113274:	b908      	cbnz	r0, 811327a <_dtoa_r+0x162>
 8113276:	f10a 3aff 	add.w	sl, sl, #4294967295
 811327a:	f1ba 0f16 	cmp.w	sl, #22
 811327e:	d859      	bhi.n	8113334 <_dtoa_r+0x21c>
 8113280:	4970      	ldr	r1, [pc, #448]	; (8113444 <_dtoa_r+0x32c>)
 8113282:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8113286:	e9dd 2300 	ldrd	r2, r3, [sp]
 811328a:	e9d1 0100 	ldrd	r0, r1, [r1]
 811328e:	f7ed fcdb 	bl	8100c48 <__aeabi_dcmpgt>
 8113292:	2800      	cmp	r0, #0
 8113294:	d050      	beq.n	8113338 <_dtoa_r+0x220>
 8113296:	f10a 3aff 	add.w	sl, sl, #4294967295
 811329a:	2300      	movs	r3, #0
 811329c:	930f      	str	r3, [sp, #60]	; 0x3c
 811329e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 81132a0:	1b5d      	subs	r5, r3, r5
 81132a2:	f1b5 0801 	subs.w	r8, r5, #1
 81132a6:	bf49      	itett	mi
 81132a8:	f1c5 0301 	rsbmi	r3, r5, #1
 81132ac:	2300      	movpl	r3, #0
 81132ae:	9305      	strmi	r3, [sp, #20]
 81132b0:	f04f 0800 	movmi.w	r8, #0
 81132b4:	bf58      	it	pl
 81132b6:	9305      	strpl	r3, [sp, #20]
 81132b8:	f1ba 0f00 	cmp.w	sl, #0
 81132bc:	db3e      	blt.n	811333c <_dtoa_r+0x224>
 81132be:	2300      	movs	r3, #0
 81132c0:	44d0      	add	r8, sl
 81132c2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 81132c6:	9307      	str	r3, [sp, #28]
 81132c8:	9b06      	ldr	r3, [sp, #24]
 81132ca:	2b09      	cmp	r3, #9
 81132cc:	f200 8090 	bhi.w	81133f0 <_dtoa_r+0x2d8>
 81132d0:	2b05      	cmp	r3, #5
 81132d2:	bfc4      	itt	gt
 81132d4:	3b04      	subgt	r3, #4
 81132d6:	9306      	strgt	r3, [sp, #24]
 81132d8:	9b06      	ldr	r3, [sp, #24]
 81132da:	f1a3 0302 	sub.w	r3, r3, #2
 81132de:	bfcc      	ite	gt
 81132e0:	2500      	movgt	r5, #0
 81132e2:	2501      	movle	r5, #1
 81132e4:	2b03      	cmp	r3, #3
 81132e6:	f200 808f 	bhi.w	8113408 <_dtoa_r+0x2f0>
 81132ea:	e8df f003 	tbb	[pc, r3]
 81132ee:	7f7d      	.short	0x7f7d
 81132f0:	7131      	.short	0x7131
 81132f2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 81132f6:	441d      	add	r5, r3
 81132f8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 81132fc:	2820      	cmp	r0, #32
 81132fe:	dd13      	ble.n	8113328 <_dtoa_r+0x210>
 8113300:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8113304:	9b00      	ldr	r3, [sp, #0]
 8113306:	fa08 f800 	lsl.w	r8, r8, r0
 811330a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 811330e:	fa23 f000 	lsr.w	r0, r3, r0
 8113312:	ea48 0000 	orr.w	r0, r8, r0
 8113316:	f7ed f98d 	bl	8100634 <__aeabi_ui2d>
 811331a:	2301      	movs	r3, #1
 811331c:	4682      	mov	sl, r0
 811331e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8113322:	3d01      	subs	r5, #1
 8113324:	9313      	str	r3, [sp, #76]	; 0x4c
 8113326:	e772      	b.n	811320e <_dtoa_r+0xf6>
 8113328:	9b00      	ldr	r3, [sp, #0]
 811332a:	f1c0 0020 	rsb	r0, r0, #32
 811332e:	fa03 f000 	lsl.w	r0, r3, r0
 8113332:	e7f0      	b.n	8113316 <_dtoa_r+0x1fe>
 8113334:	2301      	movs	r3, #1
 8113336:	e7b1      	b.n	811329c <_dtoa_r+0x184>
 8113338:	900f      	str	r0, [sp, #60]	; 0x3c
 811333a:	e7b0      	b.n	811329e <_dtoa_r+0x186>
 811333c:	9b05      	ldr	r3, [sp, #20]
 811333e:	eba3 030a 	sub.w	r3, r3, sl
 8113342:	9305      	str	r3, [sp, #20]
 8113344:	f1ca 0300 	rsb	r3, sl, #0
 8113348:	9307      	str	r3, [sp, #28]
 811334a:	2300      	movs	r3, #0
 811334c:	930e      	str	r3, [sp, #56]	; 0x38
 811334e:	e7bb      	b.n	81132c8 <_dtoa_r+0x1b0>
 8113350:	2301      	movs	r3, #1
 8113352:	930a      	str	r3, [sp, #40]	; 0x28
 8113354:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8113356:	2b00      	cmp	r3, #0
 8113358:	dd59      	ble.n	811340e <_dtoa_r+0x2f6>
 811335a:	9302      	str	r3, [sp, #8]
 811335c:	4699      	mov	r9, r3
 811335e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8113360:	2200      	movs	r2, #0
 8113362:	6072      	str	r2, [r6, #4]
 8113364:	2204      	movs	r2, #4
 8113366:	f102 0014 	add.w	r0, r2, #20
 811336a:	4298      	cmp	r0, r3
 811336c:	6871      	ldr	r1, [r6, #4]
 811336e:	d953      	bls.n	8113418 <_dtoa_r+0x300>
 8113370:	4620      	mov	r0, r4
 8113372:	f000 fe93 	bl	811409c <_Balloc>
 8113376:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8113378:	6030      	str	r0, [r6, #0]
 811337a:	f1b9 0f0e 	cmp.w	r9, #14
 811337e:	f8d3 b000 	ldr.w	fp, [r3]
 8113382:	f200 80e6 	bhi.w	8113552 <_dtoa_r+0x43a>
 8113386:	2d00      	cmp	r5, #0
 8113388:	f000 80e3 	beq.w	8113552 <_dtoa_r+0x43a>
 811338c:	ed9d 7b00 	vldr	d7, [sp]
 8113390:	f1ba 0f00 	cmp.w	sl, #0
 8113394:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8113398:	dd74      	ble.n	8113484 <_dtoa_r+0x36c>
 811339a:	4a2a      	ldr	r2, [pc, #168]	; (8113444 <_dtoa_r+0x32c>)
 811339c:	f00a 030f 	and.w	r3, sl, #15
 81133a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 81133a4:	ed93 7b00 	vldr	d7, [r3]
 81133a8:	ea4f 162a 	mov.w	r6, sl, asr #4
 81133ac:	06f0      	lsls	r0, r6, #27
 81133ae:	ed8d 7b08 	vstr	d7, [sp, #32]
 81133b2:	d565      	bpl.n	8113480 <_dtoa_r+0x368>
 81133b4:	4b24      	ldr	r3, [pc, #144]	; (8113448 <_dtoa_r+0x330>)
 81133b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 81133ba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 81133be:	f7ed fadd 	bl	810097c <__aeabi_ddiv>
 81133c2:	e9cd 0100 	strd	r0, r1, [sp]
 81133c6:	f006 060f 	and.w	r6, r6, #15
 81133ca:	2503      	movs	r5, #3
 81133cc:	4f1e      	ldr	r7, [pc, #120]	; (8113448 <_dtoa_r+0x330>)
 81133ce:	e04c      	b.n	811346a <_dtoa_r+0x352>
 81133d0:	2301      	movs	r3, #1
 81133d2:	930a      	str	r3, [sp, #40]	; 0x28
 81133d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81133d6:	4453      	add	r3, sl
 81133d8:	f103 0901 	add.w	r9, r3, #1
 81133dc:	9302      	str	r3, [sp, #8]
 81133de:	464b      	mov	r3, r9
 81133e0:	2b01      	cmp	r3, #1
 81133e2:	bfb8      	it	lt
 81133e4:	2301      	movlt	r3, #1
 81133e6:	e7ba      	b.n	811335e <_dtoa_r+0x246>
 81133e8:	2300      	movs	r3, #0
 81133ea:	e7b2      	b.n	8113352 <_dtoa_r+0x23a>
 81133ec:	2300      	movs	r3, #0
 81133ee:	e7f0      	b.n	81133d2 <_dtoa_r+0x2ba>
 81133f0:	2501      	movs	r5, #1
 81133f2:	2300      	movs	r3, #0
 81133f4:	9306      	str	r3, [sp, #24]
 81133f6:	950a      	str	r5, [sp, #40]	; 0x28
 81133f8:	f04f 33ff 	mov.w	r3, #4294967295
 81133fc:	9302      	str	r3, [sp, #8]
 81133fe:	4699      	mov	r9, r3
 8113400:	2200      	movs	r2, #0
 8113402:	2312      	movs	r3, #18
 8113404:	920b      	str	r2, [sp, #44]	; 0x2c
 8113406:	e7aa      	b.n	811335e <_dtoa_r+0x246>
 8113408:	2301      	movs	r3, #1
 811340a:	930a      	str	r3, [sp, #40]	; 0x28
 811340c:	e7f4      	b.n	81133f8 <_dtoa_r+0x2e0>
 811340e:	2301      	movs	r3, #1
 8113410:	9302      	str	r3, [sp, #8]
 8113412:	4699      	mov	r9, r3
 8113414:	461a      	mov	r2, r3
 8113416:	e7f5      	b.n	8113404 <_dtoa_r+0x2ec>
 8113418:	3101      	adds	r1, #1
 811341a:	6071      	str	r1, [r6, #4]
 811341c:	0052      	lsls	r2, r2, #1
 811341e:	e7a2      	b.n	8113366 <_dtoa_r+0x24e>
 8113420:	636f4361 	.word	0x636f4361
 8113424:	3fd287a7 	.word	0x3fd287a7
 8113428:	8b60c8b3 	.word	0x8b60c8b3
 811342c:	3fc68a28 	.word	0x3fc68a28
 8113430:	509f79fb 	.word	0x509f79fb
 8113434:	3fd34413 	.word	0x3fd34413
 8113438:	7ff00000 	.word	0x7ff00000
 811343c:	08115fe1 	.word	0x08115fe1
 8113440:	3ff80000 	.word	0x3ff80000
 8113444:	081160a8 	.word	0x081160a8
 8113448:	08116080 	.word	0x08116080
 811344c:	0811600d 	.word	0x0811600d
 8113450:	07f1      	lsls	r1, r6, #31
 8113452:	d508      	bpl.n	8113466 <_dtoa_r+0x34e>
 8113454:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8113458:	e9d7 2300 	ldrd	r2, r3, [r7]
 811345c:	f7ed f964 	bl	8100728 <__aeabi_dmul>
 8113460:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8113464:	3501      	adds	r5, #1
 8113466:	1076      	asrs	r6, r6, #1
 8113468:	3708      	adds	r7, #8
 811346a:	2e00      	cmp	r6, #0
 811346c:	d1f0      	bne.n	8113450 <_dtoa_r+0x338>
 811346e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8113472:	e9dd 0100 	ldrd	r0, r1, [sp]
 8113476:	f7ed fa81 	bl	810097c <__aeabi_ddiv>
 811347a:	e9cd 0100 	strd	r0, r1, [sp]
 811347e:	e01a      	b.n	81134b6 <_dtoa_r+0x39e>
 8113480:	2502      	movs	r5, #2
 8113482:	e7a3      	b.n	81133cc <_dtoa_r+0x2b4>
 8113484:	f000 80a0 	beq.w	81135c8 <_dtoa_r+0x4b0>
 8113488:	f1ca 0600 	rsb	r6, sl, #0
 811348c:	4b9f      	ldr	r3, [pc, #636]	; (811370c <_dtoa_r+0x5f4>)
 811348e:	4fa0      	ldr	r7, [pc, #640]	; (8113710 <_dtoa_r+0x5f8>)
 8113490:	f006 020f 	and.w	r2, r6, #15
 8113494:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8113498:	e9d3 2300 	ldrd	r2, r3, [r3]
 811349c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 81134a0:	f7ed f942 	bl	8100728 <__aeabi_dmul>
 81134a4:	e9cd 0100 	strd	r0, r1, [sp]
 81134a8:	1136      	asrs	r6, r6, #4
 81134aa:	2300      	movs	r3, #0
 81134ac:	2502      	movs	r5, #2
 81134ae:	2e00      	cmp	r6, #0
 81134b0:	d17f      	bne.n	81135b2 <_dtoa_r+0x49a>
 81134b2:	2b00      	cmp	r3, #0
 81134b4:	d1e1      	bne.n	811347a <_dtoa_r+0x362>
 81134b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 81134b8:	2b00      	cmp	r3, #0
 81134ba:	f000 8087 	beq.w	81135cc <_dtoa_r+0x4b4>
 81134be:	e9dd 6700 	ldrd	r6, r7, [sp]
 81134c2:	2200      	movs	r2, #0
 81134c4:	4b93      	ldr	r3, [pc, #588]	; (8113714 <_dtoa_r+0x5fc>)
 81134c6:	4630      	mov	r0, r6
 81134c8:	4639      	mov	r1, r7
 81134ca:	f7ed fb9f 	bl	8100c0c <__aeabi_dcmplt>
 81134ce:	2800      	cmp	r0, #0
 81134d0:	d07c      	beq.n	81135cc <_dtoa_r+0x4b4>
 81134d2:	f1b9 0f00 	cmp.w	r9, #0
 81134d6:	d079      	beq.n	81135cc <_dtoa_r+0x4b4>
 81134d8:	9b02      	ldr	r3, [sp, #8]
 81134da:	2b00      	cmp	r3, #0
 81134dc:	dd35      	ble.n	811354a <_dtoa_r+0x432>
 81134de:	f10a 33ff 	add.w	r3, sl, #4294967295
 81134e2:	9308      	str	r3, [sp, #32]
 81134e4:	4639      	mov	r1, r7
 81134e6:	2200      	movs	r2, #0
 81134e8:	4b8b      	ldr	r3, [pc, #556]	; (8113718 <_dtoa_r+0x600>)
 81134ea:	4630      	mov	r0, r6
 81134ec:	f7ed f91c 	bl	8100728 <__aeabi_dmul>
 81134f0:	e9cd 0100 	strd	r0, r1, [sp]
 81134f4:	9f02      	ldr	r7, [sp, #8]
 81134f6:	3501      	adds	r5, #1
 81134f8:	4628      	mov	r0, r5
 81134fa:	f7ed f8ab 	bl	8100654 <__aeabi_i2d>
 81134fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8113502:	f7ed f911 	bl	8100728 <__aeabi_dmul>
 8113506:	2200      	movs	r2, #0
 8113508:	4b84      	ldr	r3, [pc, #528]	; (811371c <_dtoa_r+0x604>)
 811350a:	f7ec ff57 	bl	81003bc <__adddf3>
 811350e:	4605      	mov	r5, r0
 8113510:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8113514:	2f00      	cmp	r7, #0
 8113516:	d15d      	bne.n	81135d4 <_dtoa_r+0x4bc>
 8113518:	2200      	movs	r2, #0
 811351a:	4b81      	ldr	r3, [pc, #516]	; (8113720 <_dtoa_r+0x608>)
 811351c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8113520:	f7ec ff4a 	bl	81003b8 <__aeabi_dsub>
 8113524:	462a      	mov	r2, r5
 8113526:	4633      	mov	r3, r6
 8113528:	e9cd 0100 	strd	r0, r1, [sp]
 811352c:	f7ed fb8c 	bl	8100c48 <__aeabi_dcmpgt>
 8113530:	2800      	cmp	r0, #0
 8113532:	f040 8288 	bne.w	8113a46 <_dtoa_r+0x92e>
 8113536:	462a      	mov	r2, r5
 8113538:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 811353c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8113540:	f7ed fb64 	bl	8100c0c <__aeabi_dcmplt>
 8113544:	2800      	cmp	r0, #0
 8113546:	f040 827c 	bne.w	8113a42 <_dtoa_r+0x92a>
 811354a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 811354e:	e9cd 2300 	strd	r2, r3, [sp]
 8113552:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8113554:	2b00      	cmp	r3, #0
 8113556:	f2c0 8150 	blt.w	81137fa <_dtoa_r+0x6e2>
 811355a:	f1ba 0f0e 	cmp.w	sl, #14
 811355e:	f300 814c 	bgt.w	81137fa <_dtoa_r+0x6e2>
 8113562:	4b6a      	ldr	r3, [pc, #424]	; (811370c <_dtoa_r+0x5f4>)
 8113564:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8113568:	ed93 7b00 	vldr	d7, [r3]
 811356c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 811356e:	2b00      	cmp	r3, #0
 8113570:	ed8d 7b02 	vstr	d7, [sp, #8]
 8113574:	f280 80d8 	bge.w	8113728 <_dtoa_r+0x610>
 8113578:	f1b9 0f00 	cmp.w	r9, #0
 811357c:	f300 80d4 	bgt.w	8113728 <_dtoa_r+0x610>
 8113580:	f040 825e 	bne.w	8113a40 <_dtoa_r+0x928>
 8113584:	2200      	movs	r2, #0
 8113586:	4b66      	ldr	r3, [pc, #408]	; (8113720 <_dtoa_r+0x608>)
 8113588:	ec51 0b17 	vmov	r0, r1, d7
 811358c:	f7ed f8cc 	bl	8100728 <__aeabi_dmul>
 8113590:	e9dd 2300 	ldrd	r2, r3, [sp]
 8113594:	f7ed fb4e 	bl	8100c34 <__aeabi_dcmpge>
 8113598:	464f      	mov	r7, r9
 811359a:	464e      	mov	r6, r9
 811359c:	2800      	cmp	r0, #0
 811359e:	f040 8234 	bne.w	8113a0a <_dtoa_r+0x8f2>
 81135a2:	2331      	movs	r3, #49	; 0x31
 81135a4:	f10b 0501 	add.w	r5, fp, #1
 81135a8:	f88b 3000 	strb.w	r3, [fp]
 81135ac:	f10a 0a01 	add.w	sl, sl, #1
 81135b0:	e22f      	b.n	8113a12 <_dtoa_r+0x8fa>
 81135b2:	07f2      	lsls	r2, r6, #31
 81135b4:	d505      	bpl.n	81135c2 <_dtoa_r+0x4aa>
 81135b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 81135ba:	f7ed f8b5 	bl	8100728 <__aeabi_dmul>
 81135be:	3501      	adds	r5, #1
 81135c0:	2301      	movs	r3, #1
 81135c2:	1076      	asrs	r6, r6, #1
 81135c4:	3708      	adds	r7, #8
 81135c6:	e772      	b.n	81134ae <_dtoa_r+0x396>
 81135c8:	2502      	movs	r5, #2
 81135ca:	e774      	b.n	81134b6 <_dtoa_r+0x39e>
 81135cc:	f8cd a020 	str.w	sl, [sp, #32]
 81135d0:	464f      	mov	r7, r9
 81135d2:	e791      	b.n	81134f8 <_dtoa_r+0x3e0>
 81135d4:	4b4d      	ldr	r3, [pc, #308]	; (811370c <_dtoa_r+0x5f4>)
 81135d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 81135da:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 81135de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81135e0:	2b00      	cmp	r3, #0
 81135e2:	d047      	beq.n	8113674 <_dtoa_r+0x55c>
 81135e4:	4602      	mov	r2, r0
 81135e6:	460b      	mov	r3, r1
 81135e8:	2000      	movs	r0, #0
 81135ea:	494e      	ldr	r1, [pc, #312]	; (8113724 <_dtoa_r+0x60c>)
 81135ec:	f7ed f9c6 	bl	810097c <__aeabi_ddiv>
 81135f0:	462a      	mov	r2, r5
 81135f2:	4633      	mov	r3, r6
 81135f4:	f7ec fee0 	bl	81003b8 <__aeabi_dsub>
 81135f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 81135fc:	465d      	mov	r5, fp
 81135fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8113602:	f7ed fb41 	bl	8100c88 <__aeabi_d2iz>
 8113606:	4606      	mov	r6, r0
 8113608:	f7ed f824 	bl	8100654 <__aeabi_i2d>
 811360c:	4602      	mov	r2, r0
 811360e:	460b      	mov	r3, r1
 8113610:	e9dd 0100 	ldrd	r0, r1, [sp]
 8113614:	f7ec fed0 	bl	81003b8 <__aeabi_dsub>
 8113618:	3630      	adds	r6, #48	; 0x30
 811361a:	f805 6b01 	strb.w	r6, [r5], #1
 811361e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8113622:	e9cd 0100 	strd	r0, r1, [sp]
 8113626:	f7ed faf1 	bl	8100c0c <__aeabi_dcmplt>
 811362a:	2800      	cmp	r0, #0
 811362c:	d163      	bne.n	81136f6 <_dtoa_r+0x5de>
 811362e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8113632:	2000      	movs	r0, #0
 8113634:	4937      	ldr	r1, [pc, #220]	; (8113714 <_dtoa_r+0x5fc>)
 8113636:	f7ec febf 	bl	81003b8 <__aeabi_dsub>
 811363a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 811363e:	f7ed fae5 	bl	8100c0c <__aeabi_dcmplt>
 8113642:	2800      	cmp	r0, #0
 8113644:	f040 80b7 	bne.w	81137b6 <_dtoa_r+0x69e>
 8113648:	eba5 030b 	sub.w	r3, r5, fp
 811364c:	429f      	cmp	r7, r3
 811364e:	f77f af7c 	ble.w	811354a <_dtoa_r+0x432>
 8113652:	2200      	movs	r2, #0
 8113654:	4b30      	ldr	r3, [pc, #192]	; (8113718 <_dtoa_r+0x600>)
 8113656:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 811365a:	f7ed f865 	bl	8100728 <__aeabi_dmul>
 811365e:	2200      	movs	r2, #0
 8113660:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8113664:	4b2c      	ldr	r3, [pc, #176]	; (8113718 <_dtoa_r+0x600>)
 8113666:	e9dd 0100 	ldrd	r0, r1, [sp]
 811366a:	f7ed f85d 	bl	8100728 <__aeabi_dmul>
 811366e:	e9cd 0100 	strd	r0, r1, [sp]
 8113672:	e7c4      	b.n	81135fe <_dtoa_r+0x4e6>
 8113674:	462a      	mov	r2, r5
 8113676:	4633      	mov	r3, r6
 8113678:	f7ed f856 	bl	8100728 <__aeabi_dmul>
 811367c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8113680:	eb0b 0507 	add.w	r5, fp, r7
 8113684:	465e      	mov	r6, fp
 8113686:	e9dd 0100 	ldrd	r0, r1, [sp]
 811368a:	f7ed fafd 	bl	8100c88 <__aeabi_d2iz>
 811368e:	4607      	mov	r7, r0
 8113690:	f7ec ffe0 	bl	8100654 <__aeabi_i2d>
 8113694:	3730      	adds	r7, #48	; 0x30
 8113696:	4602      	mov	r2, r0
 8113698:	460b      	mov	r3, r1
 811369a:	e9dd 0100 	ldrd	r0, r1, [sp]
 811369e:	f7ec fe8b 	bl	81003b8 <__aeabi_dsub>
 81136a2:	f806 7b01 	strb.w	r7, [r6], #1
 81136a6:	42ae      	cmp	r6, r5
 81136a8:	e9cd 0100 	strd	r0, r1, [sp]
 81136ac:	f04f 0200 	mov.w	r2, #0
 81136b0:	d126      	bne.n	8113700 <_dtoa_r+0x5e8>
 81136b2:	4b1c      	ldr	r3, [pc, #112]	; (8113724 <_dtoa_r+0x60c>)
 81136b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 81136b8:	f7ec fe80 	bl	81003bc <__adddf3>
 81136bc:	4602      	mov	r2, r0
 81136be:	460b      	mov	r3, r1
 81136c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 81136c4:	f7ed fac0 	bl	8100c48 <__aeabi_dcmpgt>
 81136c8:	2800      	cmp	r0, #0
 81136ca:	d174      	bne.n	81137b6 <_dtoa_r+0x69e>
 81136cc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 81136d0:	2000      	movs	r0, #0
 81136d2:	4914      	ldr	r1, [pc, #80]	; (8113724 <_dtoa_r+0x60c>)
 81136d4:	f7ec fe70 	bl	81003b8 <__aeabi_dsub>
 81136d8:	4602      	mov	r2, r0
 81136da:	460b      	mov	r3, r1
 81136dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 81136e0:	f7ed fa94 	bl	8100c0c <__aeabi_dcmplt>
 81136e4:	2800      	cmp	r0, #0
 81136e6:	f43f af30 	beq.w	811354a <_dtoa_r+0x432>
 81136ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 81136ee:	2b30      	cmp	r3, #48	; 0x30
 81136f0:	f105 32ff 	add.w	r2, r5, #4294967295
 81136f4:	d002      	beq.n	81136fc <_dtoa_r+0x5e4>
 81136f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 81136fa:	e04a      	b.n	8113792 <_dtoa_r+0x67a>
 81136fc:	4615      	mov	r5, r2
 81136fe:	e7f4      	b.n	81136ea <_dtoa_r+0x5d2>
 8113700:	4b05      	ldr	r3, [pc, #20]	; (8113718 <_dtoa_r+0x600>)
 8113702:	f7ed f811 	bl	8100728 <__aeabi_dmul>
 8113706:	e9cd 0100 	strd	r0, r1, [sp]
 811370a:	e7bc      	b.n	8113686 <_dtoa_r+0x56e>
 811370c:	081160a8 	.word	0x081160a8
 8113710:	08116080 	.word	0x08116080
 8113714:	3ff00000 	.word	0x3ff00000
 8113718:	40240000 	.word	0x40240000
 811371c:	401c0000 	.word	0x401c0000
 8113720:	40140000 	.word	0x40140000
 8113724:	3fe00000 	.word	0x3fe00000
 8113728:	e9dd 6700 	ldrd	r6, r7, [sp]
 811372c:	465d      	mov	r5, fp
 811372e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8113732:	4630      	mov	r0, r6
 8113734:	4639      	mov	r1, r7
 8113736:	f7ed f921 	bl	810097c <__aeabi_ddiv>
 811373a:	f7ed faa5 	bl	8100c88 <__aeabi_d2iz>
 811373e:	4680      	mov	r8, r0
 8113740:	f7ec ff88 	bl	8100654 <__aeabi_i2d>
 8113744:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8113748:	f7ec ffee 	bl	8100728 <__aeabi_dmul>
 811374c:	4602      	mov	r2, r0
 811374e:	460b      	mov	r3, r1
 8113750:	4630      	mov	r0, r6
 8113752:	4639      	mov	r1, r7
 8113754:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8113758:	f7ec fe2e 	bl	81003b8 <__aeabi_dsub>
 811375c:	f805 6b01 	strb.w	r6, [r5], #1
 8113760:	eba5 060b 	sub.w	r6, r5, fp
 8113764:	45b1      	cmp	r9, r6
 8113766:	4602      	mov	r2, r0
 8113768:	460b      	mov	r3, r1
 811376a:	d139      	bne.n	81137e0 <_dtoa_r+0x6c8>
 811376c:	f7ec fe26 	bl	81003bc <__adddf3>
 8113770:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8113774:	4606      	mov	r6, r0
 8113776:	460f      	mov	r7, r1
 8113778:	f7ed fa66 	bl	8100c48 <__aeabi_dcmpgt>
 811377c:	b9c8      	cbnz	r0, 81137b2 <_dtoa_r+0x69a>
 811377e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8113782:	4630      	mov	r0, r6
 8113784:	4639      	mov	r1, r7
 8113786:	f7ed fa37 	bl	8100bf8 <__aeabi_dcmpeq>
 811378a:	b110      	cbz	r0, 8113792 <_dtoa_r+0x67a>
 811378c:	f018 0f01 	tst.w	r8, #1
 8113790:	d10f      	bne.n	81137b2 <_dtoa_r+0x69a>
 8113792:	9904      	ldr	r1, [sp, #16]
 8113794:	4620      	mov	r0, r4
 8113796:	f000 fcb5 	bl	8114104 <_Bfree>
 811379a:	2300      	movs	r3, #0
 811379c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 811379e:	702b      	strb	r3, [r5, #0]
 81137a0:	f10a 0301 	add.w	r3, sl, #1
 81137a4:	6013      	str	r3, [r2, #0]
 81137a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81137a8:	2b00      	cmp	r3, #0
 81137aa:	f000 8241 	beq.w	8113c30 <_dtoa_r+0xb18>
 81137ae:	601d      	str	r5, [r3, #0]
 81137b0:	e23e      	b.n	8113c30 <_dtoa_r+0xb18>
 81137b2:	f8cd a020 	str.w	sl, [sp, #32]
 81137b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 81137ba:	2a39      	cmp	r2, #57	; 0x39
 81137bc:	f105 33ff 	add.w	r3, r5, #4294967295
 81137c0:	d108      	bne.n	81137d4 <_dtoa_r+0x6bc>
 81137c2:	459b      	cmp	fp, r3
 81137c4:	d10a      	bne.n	81137dc <_dtoa_r+0x6c4>
 81137c6:	9b08      	ldr	r3, [sp, #32]
 81137c8:	3301      	adds	r3, #1
 81137ca:	9308      	str	r3, [sp, #32]
 81137cc:	2330      	movs	r3, #48	; 0x30
 81137ce:	f88b 3000 	strb.w	r3, [fp]
 81137d2:	465b      	mov	r3, fp
 81137d4:	781a      	ldrb	r2, [r3, #0]
 81137d6:	3201      	adds	r2, #1
 81137d8:	701a      	strb	r2, [r3, #0]
 81137da:	e78c      	b.n	81136f6 <_dtoa_r+0x5de>
 81137dc:	461d      	mov	r5, r3
 81137de:	e7ea      	b.n	81137b6 <_dtoa_r+0x69e>
 81137e0:	2200      	movs	r2, #0
 81137e2:	4b9b      	ldr	r3, [pc, #620]	; (8113a50 <_dtoa_r+0x938>)
 81137e4:	f7ec ffa0 	bl	8100728 <__aeabi_dmul>
 81137e8:	2200      	movs	r2, #0
 81137ea:	2300      	movs	r3, #0
 81137ec:	4606      	mov	r6, r0
 81137ee:	460f      	mov	r7, r1
 81137f0:	f7ed fa02 	bl	8100bf8 <__aeabi_dcmpeq>
 81137f4:	2800      	cmp	r0, #0
 81137f6:	d09a      	beq.n	811372e <_dtoa_r+0x616>
 81137f8:	e7cb      	b.n	8113792 <_dtoa_r+0x67a>
 81137fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81137fc:	2a00      	cmp	r2, #0
 81137fe:	f000 808b 	beq.w	8113918 <_dtoa_r+0x800>
 8113802:	9a06      	ldr	r2, [sp, #24]
 8113804:	2a01      	cmp	r2, #1
 8113806:	dc6e      	bgt.n	81138e6 <_dtoa_r+0x7ce>
 8113808:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 811380a:	2a00      	cmp	r2, #0
 811380c:	d067      	beq.n	81138de <_dtoa_r+0x7c6>
 811380e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8113812:	9f07      	ldr	r7, [sp, #28]
 8113814:	9d05      	ldr	r5, [sp, #20]
 8113816:	9a05      	ldr	r2, [sp, #20]
 8113818:	2101      	movs	r1, #1
 811381a:	441a      	add	r2, r3
 811381c:	4620      	mov	r0, r4
 811381e:	9205      	str	r2, [sp, #20]
 8113820:	4498      	add	r8, r3
 8113822:	f000 fd0f 	bl	8114244 <__i2b>
 8113826:	4606      	mov	r6, r0
 8113828:	2d00      	cmp	r5, #0
 811382a:	dd0c      	ble.n	8113846 <_dtoa_r+0x72e>
 811382c:	f1b8 0f00 	cmp.w	r8, #0
 8113830:	dd09      	ble.n	8113846 <_dtoa_r+0x72e>
 8113832:	4545      	cmp	r5, r8
 8113834:	9a05      	ldr	r2, [sp, #20]
 8113836:	462b      	mov	r3, r5
 8113838:	bfa8      	it	ge
 811383a:	4643      	movge	r3, r8
 811383c:	1ad2      	subs	r2, r2, r3
 811383e:	9205      	str	r2, [sp, #20]
 8113840:	1aed      	subs	r5, r5, r3
 8113842:	eba8 0803 	sub.w	r8, r8, r3
 8113846:	9b07      	ldr	r3, [sp, #28]
 8113848:	b1eb      	cbz	r3, 8113886 <_dtoa_r+0x76e>
 811384a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811384c:	2b00      	cmp	r3, #0
 811384e:	d067      	beq.n	8113920 <_dtoa_r+0x808>
 8113850:	b18f      	cbz	r7, 8113876 <_dtoa_r+0x75e>
 8113852:	4631      	mov	r1, r6
 8113854:	463a      	mov	r2, r7
 8113856:	4620      	mov	r0, r4
 8113858:	f000 fd94 	bl	8114384 <__pow5mult>
 811385c:	9a04      	ldr	r2, [sp, #16]
 811385e:	4601      	mov	r1, r0
 8113860:	4606      	mov	r6, r0
 8113862:	4620      	mov	r0, r4
 8113864:	f000 fcf7 	bl	8114256 <__multiply>
 8113868:	9904      	ldr	r1, [sp, #16]
 811386a:	9008      	str	r0, [sp, #32]
 811386c:	4620      	mov	r0, r4
 811386e:	f000 fc49 	bl	8114104 <_Bfree>
 8113872:	9b08      	ldr	r3, [sp, #32]
 8113874:	9304      	str	r3, [sp, #16]
 8113876:	9b07      	ldr	r3, [sp, #28]
 8113878:	1bda      	subs	r2, r3, r7
 811387a:	d004      	beq.n	8113886 <_dtoa_r+0x76e>
 811387c:	9904      	ldr	r1, [sp, #16]
 811387e:	4620      	mov	r0, r4
 8113880:	f000 fd80 	bl	8114384 <__pow5mult>
 8113884:	9004      	str	r0, [sp, #16]
 8113886:	2101      	movs	r1, #1
 8113888:	4620      	mov	r0, r4
 811388a:	f000 fcdb 	bl	8114244 <__i2b>
 811388e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8113890:	4607      	mov	r7, r0
 8113892:	2b00      	cmp	r3, #0
 8113894:	f000 81d0 	beq.w	8113c38 <_dtoa_r+0xb20>
 8113898:	461a      	mov	r2, r3
 811389a:	4601      	mov	r1, r0
 811389c:	4620      	mov	r0, r4
 811389e:	f000 fd71 	bl	8114384 <__pow5mult>
 81138a2:	9b06      	ldr	r3, [sp, #24]
 81138a4:	2b01      	cmp	r3, #1
 81138a6:	4607      	mov	r7, r0
 81138a8:	dc40      	bgt.n	811392c <_dtoa_r+0x814>
 81138aa:	9b00      	ldr	r3, [sp, #0]
 81138ac:	2b00      	cmp	r3, #0
 81138ae:	d139      	bne.n	8113924 <_dtoa_r+0x80c>
 81138b0:	9b01      	ldr	r3, [sp, #4]
 81138b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81138b6:	2b00      	cmp	r3, #0
 81138b8:	d136      	bne.n	8113928 <_dtoa_r+0x810>
 81138ba:	9b01      	ldr	r3, [sp, #4]
 81138bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 81138c0:	0d1b      	lsrs	r3, r3, #20
 81138c2:	051b      	lsls	r3, r3, #20
 81138c4:	b12b      	cbz	r3, 81138d2 <_dtoa_r+0x7ba>
 81138c6:	9b05      	ldr	r3, [sp, #20]
 81138c8:	3301      	adds	r3, #1
 81138ca:	9305      	str	r3, [sp, #20]
 81138cc:	f108 0801 	add.w	r8, r8, #1
 81138d0:	2301      	movs	r3, #1
 81138d2:	9307      	str	r3, [sp, #28]
 81138d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 81138d6:	2b00      	cmp	r3, #0
 81138d8:	d12a      	bne.n	8113930 <_dtoa_r+0x818>
 81138da:	2001      	movs	r0, #1
 81138dc:	e030      	b.n	8113940 <_dtoa_r+0x828>
 81138de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 81138e0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 81138e4:	e795      	b.n	8113812 <_dtoa_r+0x6fa>
 81138e6:	9b07      	ldr	r3, [sp, #28]
 81138e8:	f109 37ff 	add.w	r7, r9, #4294967295
 81138ec:	42bb      	cmp	r3, r7
 81138ee:	bfbf      	itttt	lt
 81138f0:	9b07      	ldrlt	r3, [sp, #28]
 81138f2:	9707      	strlt	r7, [sp, #28]
 81138f4:	1afa      	sublt	r2, r7, r3
 81138f6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 81138f8:	bfbb      	ittet	lt
 81138fa:	189b      	addlt	r3, r3, r2
 81138fc:	930e      	strlt	r3, [sp, #56]	; 0x38
 81138fe:	1bdf      	subge	r7, r3, r7
 8113900:	2700      	movlt	r7, #0
 8113902:	f1b9 0f00 	cmp.w	r9, #0
 8113906:	bfb5      	itete	lt
 8113908:	9b05      	ldrlt	r3, [sp, #20]
 811390a:	9d05      	ldrge	r5, [sp, #20]
 811390c:	eba3 0509 	sublt.w	r5, r3, r9
 8113910:	464b      	movge	r3, r9
 8113912:	bfb8      	it	lt
 8113914:	2300      	movlt	r3, #0
 8113916:	e77e      	b.n	8113816 <_dtoa_r+0x6fe>
 8113918:	9f07      	ldr	r7, [sp, #28]
 811391a:	9d05      	ldr	r5, [sp, #20]
 811391c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 811391e:	e783      	b.n	8113828 <_dtoa_r+0x710>
 8113920:	9a07      	ldr	r2, [sp, #28]
 8113922:	e7ab      	b.n	811387c <_dtoa_r+0x764>
 8113924:	2300      	movs	r3, #0
 8113926:	e7d4      	b.n	81138d2 <_dtoa_r+0x7ba>
 8113928:	9b00      	ldr	r3, [sp, #0]
 811392a:	e7d2      	b.n	81138d2 <_dtoa_r+0x7ba>
 811392c:	2300      	movs	r3, #0
 811392e:	9307      	str	r3, [sp, #28]
 8113930:	693b      	ldr	r3, [r7, #16]
 8113932:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8113936:	6918      	ldr	r0, [r3, #16]
 8113938:	f000 fc36 	bl	81141a8 <__hi0bits>
 811393c:	f1c0 0020 	rsb	r0, r0, #32
 8113940:	4440      	add	r0, r8
 8113942:	f010 001f 	ands.w	r0, r0, #31
 8113946:	d047      	beq.n	81139d8 <_dtoa_r+0x8c0>
 8113948:	f1c0 0320 	rsb	r3, r0, #32
 811394c:	2b04      	cmp	r3, #4
 811394e:	dd3b      	ble.n	81139c8 <_dtoa_r+0x8b0>
 8113950:	9b05      	ldr	r3, [sp, #20]
 8113952:	f1c0 001c 	rsb	r0, r0, #28
 8113956:	4403      	add	r3, r0
 8113958:	9305      	str	r3, [sp, #20]
 811395a:	4405      	add	r5, r0
 811395c:	4480      	add	r8, r0
 811395e:	9b05      	ldr	r3, [sp, #20]
 8113960:	2b00      	cmp	r3, #0
 8113962:	dd05      	ble.n	8113970 <_dtoa_r+0x858>
 8113964:	461a      	mov	r2, r3
 8113966:	9904      	ldr	r1, [sp, #16]
 8113968:	4620      	mov	r0, r4
 811396a:	f000 fd59 	bl	8114420 <__lshift>
 811396e:	9004      	str	r0, [sp, #16]
 8113970:	f1b8 0f00 	cmp.w	r8, #0
 8113974:	dd05      	ble.n	8113982 <_dtoa_r+0x86a>
 8113976:	4639      	mov	r1, r7
 8113978:	4642      	mov	r2, r8
 811397a:	4620      	mov	r0, r4
 811397c:	f000 fd50 	bl	8114420 <__lshift>
 8113980:	4607      	mov	r7, r0
 8113982:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8113984:	b353      	cbz	r3, 81139dc <_dtoa_r+0x8c4>
 8113986:	4639      	mov	r1, r7
 8113988:	9804      	ldr	r0, [sp, #16]
 811398a:	f000 fd9d 	bl	81144c8 <__mcmp>
 811398e:	2800      	cmp	r0, #0
 8113990:	da24      	bge.n	81139dc <_dtoa_r+0x8c4>
 8113992:	2300      	movs	r3, #0
 8113994:	220a      	movs	r2, #10
 8113996:	9904      	ldr	r1, [sp, #16]
 8113998:	4620      	mov	r0, r4
 811399a:	f000 fbca 	bl	8114132 <__multadd>
 811399e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81139a0:	9004      	str	r0, [sp, #16]
 81139a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 81139a6:	2b00      	cmp	r3, #0
 81139a8:	f000 814d 	beq.w	8113c46 <_dtoa_r+0xb2e>
 81139ac:	2300      	movs	r3, #0
 81139ae:	4631      	mov	r1, r6
 81139b0:	220a      	movs	r2, #10
 81139b2:	4620      	mov	r0, r4
 81139b4:	f000 fbbd 	bl	8114132 <__multadd>
 81139b8:	9b02      	ldr	r3, [sp, #8]
 81139ba:	2b00      	cmp	r3, #0
 81139bc:	4606      	mov	r6, r0
 81139be:	dc4f      	bgt.n	8113a60 <_dtoa_r+0x948>
 81139c0:	9b06      	ldr	r3, [sp, #24]
 81139c2:	2b02      	cmp	r3, #2
 81139c4:	dd4c      	ble.n	8113a60 <_dtoa_r+0x948>
 81139c6:	e011      	b.n	81139ec <_dtoa_r+0x8d4>
 81139c8:	d0c9      	beq.n	811395e <_dtoa_r+0x846>
 81139ca:	9a05      	ldr	r2, [sp, #20]
 81139cc:	331c      	adds	r3, #28
 81139ce:	441a      	add	r2, r3
 81139d0:	9205      	str	r2, [sp, #20]
 81139d2:	441d      	add	r5, r3
 81139d4:	4498      	add	r8, r3
 81139d6:	e7c2      	b.n	811395e <_dtoa_r+0x846>
 81139d8:	4603      	mov	r3, r0
 81139da:	e7f6      	b.n	81139ca <_dtoa_r+0x8b2>
 81139dc:	f1b9 0f00 	cmp.w	r9, #0
 81139e0:	dc38      	bgt.n	8113a54 <_dtoa_r+0x93c>
 81139e2:	9b06      	ldr	r3, [sp, #24]
 81139e4:	2b02      	cmp	r3, #2
 81139e6:	dd35      	ble.n	8113a54 <_dtoa_r+0x93c>
 81139e8:	f8cd 9008 	str.w	r9, [sp, #8]
 81139ec:	9b02      	ldr	r3, [sp, #8]
 81139ee:	b963      	cbnz	r3, 8113a0a <_dtoa_r+0x8f2>
 81139f0:	4639      	mov	r1, r7
 81139f2:	2205      	movs	r2, #5
 81139f4:	4620      	mov	r0, r4
 81139f6:	f000 fb9c 	bl	8114132 <__multadd>
 81139fa:	4601      	mov	r1, r0
 81139fc:	4607      	mov	r7, r0
 81139fe:	9804      	ldr	r0, [sp, #16]
 8113a00:	f000 fd62 	bl	81144c8 <__mcmp>
 8113a04:	2800      	cmp	r0, #0
 8113a06:	f73f adcc 	bgt.w	81135a2 <_dtoa_r+0x48a>
 8113a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8113a0c:	465d      	mov	r5, fp
 8113a0e:	ea6f 0a03 	mvn.w	sl, r3
 8113a12:	f04f 0900 	mov.w	r9, #0
 8113a16:	4639      	mov	r1, r7
 8113a18:	4620      	mov	r0, r4
 8113a1a:	f000 fb73 	bl	8114104 <_Bfree>
 8113a1e:	2e00      	cmp	r6, #0
 8113a20:	f43f aeb7 	beq.w	8113792 <_dtoa_r+0x67a>
 8113a24:	f1b9 0f00 	cmp.w	r9, #0
 8113a28:	d005      	beq.n	8113a36 <_dtoa_r+0x91e>
 8113a2a:	45b1      	cmp	r9, r6
 8113a2c:	d003      	beq.n	8113a36 <_dtoa_r+0x91e>
 8113a2e:	4649      	mov	r1, r9
 8113a30:	4620      	mov	r0, r4
 8113a32:	f000 fb67 	bl	8114104 <_Bfree>
 8113a36:	4631      	mov	r1, r6
 8113a38:	4620      	mov	r0, r4
 8113a3a:	f000 fb63 	bl	8114104 <_Bfree>
 8113a3e:	e6a8      	b.n	8113792 <_dtoa_r+0x67a>
 8113a40:	2700      	movs	r7, #0
 8113a42:	463e      	mov	r6, r7
 8113a44:	e7e1      	b.n	8113a0a <_dtoa_r+0x8f2>
 8113a46:	f8dd a020 	ldr.w	sl, [sp, #32]
 8113a4a:	463e      	mov	r6, r7
 8113a4c:	e5a9      	b.n	81135a2 <_dtoa_r+0x48a>
 8113a4e:	bf00      	nop
 8113a50:	40240000 	.word	0x40240000
 8113a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8113a56:	f8cd 9008 	str.w	r9, [sp, #8]
 8113a5a:	2b00      	cmp	r3, #0
 8113a5c:	f000 80fa 	beq.w	8113c54 <_dtoa_r+0xb3c>
 8113a60:	2d00      	cmp	r5, #0
 8113a62:	dd05      	ble.n	8113a70 <_dtoa_r+0x958>
 8113a64:	4631      	mov	r1, r6
 8113a66:	462a      	mov	r2, r5
 8113a68:	4620      	mov	r0, r4
 8113a6a:	f000 fcd9 	bl	8114420 <__lshift>
 8113a6e:	4606      	mov	r6, r0
 8113a70:	9b07      	ldr	r3, [sp, #28]
 8113a72:	2b00      	cmp	r3, #0
 8113a74:	d04c      	beq.n	8113b10 <_dtoa_r+0x9f8>
 8113a76:	6871      	ldr	r1, [r6, #4]
 8113a78:	4620      	mov	r0, r4
 8113a7a:	f000 fb0f 	bl	811409c <_Balloc>
 8113a7e:	6932      	ldr	r2, [r6, #16]
 8113a80:	3202      	adds	r2, #2
 8113a82:	4605      	mov	r5, r0
 8113a84:	0092      	lsls	r2, r2, #2
 8113a86:	f106 010c 	add.w	r1, r6, #12
 8113a8a:	300c      	adds	r0, #12
 8113a8c:	f7fe fb92 	bl	81121b4 <memcpy>
 8113a90:	2201      	movs	r2, #1
 8113a92:	4629      	mov	r1, r5
 8113a94:	4620      	mov	r0, r4
 8113a96:	f000 fcc3 	bl	8114420 <__lshift>
 8113a9a:	9b00      	ldr	r3, [sp, #0]
 8113a9c:	f8cd b014 	str.w	fp, [sp, #20]
 8113aa0:	f003 0301 	and.w	r3, r3, #1
 8113aa4:	46b1      	mov	r9, r6
 8113aa6:	9307      	str	r3, [sp, #28]
 8113aa8:	4606      	mov	r6, r0
 8113aaa:	4639      	mov	r1, r7
 8113aac:	9804      	ldr	r0, [sp, #16]
 8113aae:	f7ff faa7 	bl	8113000 <quorem>
 8113ab2:	4649      	mov	r1, r9
 8113ab4:	4605      	mov	r5, r0
 8113ab6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8113aba:	9804      	ldr	r0, [sp, #16]
 8113abc:	f000 fd04 	bl	81144c8 <__mcmp>
 8113ac0:	4632      	mov	r2, r6
 8113ac2:	9000      	str	r0, [sp, #0]
 8113ac4:	4639      	mov	r1, r7
 8113ac6:	4620      	mov	r0, r4
 8113ac8:	f000 fd18 	bl	81144fc <__mdiff>
 8113acc:	68c3      	ldr	r3, [r0, #12]
 8113ace:	4602      	mov	r2, r0
 8113ad0:	bb03      	cbnz	r3, 8113b14 <_dtoa_r+0x9fc>
 8113ad2:	4601      	mov	r1, r0
 8113ad4:	9008      	str	r0, [sp, #32]
 8113ad6:	9804      	ldr	r0, [sp, #16]
 8113ad8:	f000 fcf6 	bl	81144c8 <__mcmp>
 8113adc:	9a08      	ldr	r2, [sp, #32]
 8113ade:	4603      	mov	r3, r0
 8113ae0:	4611      	mov	r1, r2
 8113ae2:	4620      	mov	r0, r4
 8113ae4:	9308      	str	r3, [sp, #32]
 8113ae6:	f000 fb0d 	bl	8114104 <_Bfree>
 8113aea:	9b08      	ldr	r3, [sp, #32]
 8113aec:	b9a3      	cbnz	r3, 8113b18 <_dtoa_r+0xa00>
 8113aee:	9a06      	ldr	r2, [sp, #24]
 8113af0:	b992      	cbnz	r2, 8113b18 <_dtoa_r+0xa00>
 8113af2:	9a07      	ldr	r2, [sp, #28]
 8113af4:	b982      	cbnz	r2, 8113b18 <_dtoa_r+0xa00>
 8113af6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8113afa:	d029      	beq.n	8113b50 <_dtoa_r+0xa38>
 8113afc:	9b00      	ldr	r3, [sp, #0]
 8113afe:	2b00      	cmp	r3, #0
 8113b00:	dd01      	ble.n	8113b06 <_dtoa_r+0x9ee>
 8113b02:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8113b06:	9b05      	ldr	r3, [sp, #20]
 8113b08:	1c5d      	adds	r5, r3, #1
 8113b0a:	f883 8000 	strb.w	r8, [r3]
 8113b0e:	e782      	b.n	8113a16 <_dtoa_r+0x8fe>
 8113b10:	4630      	mov	r0, r6
 8113b12:	e7c2      	b.n	8113a9a <_dtoa_r+0x982>
 8113b14:	2301      	movs	r3, #1
 8113b16:	e7e3      	b.n	8113ae0 <_dtoa_r+0x9c8>
 8113b18:	9a00      	ldr	r2, [sp, #0]
 8113b1a:	2a00      	cmp	r2, #0
 8113b1c:	db04      	blt.n	8113b28 <_dtoa_r+0xa10>
 8113b1e:	d125      	bne.n	8113b6c <_dtoa_r+0xa54>
 8113b20:	9a06      	ldr	r2, [sp, #24]
 8113b22:	bb1a      	cbnz	r2, 8113b6c <_dtoa_r+0xa54>
 8113b24:	9a07      	ldr	r2, [sp, #28]
 8113b26:	bb0a      	cbnz	r2, 8113b6c <_dtoa_r+0xa54>
 8113b28:	2b00      	cmp	r3, #0
 8113b2a:	ddec      	ble.n	8113b06 <_dtoa_r+0x9ee>
 8113b2c:	2201      	movs	r2, #1
 8113b2e:	9904      	ldr	r1, [sp, #16]
 8113b30:	4620      	mov	r0, r4
 8113b32:	f000 fc75 	bl	8114420 <__lshift>
 8113b36:	4639      	mov	r1, r7
 8113b38:	9004      	str	r0, [sp, #16]
 8113b3a:	f000 fcc5 	bl	81144c8 <__mcmp>
 8113b3e:	2800      	cmp	r0, #0
 8113b40:	dc03      	bgt.n	8113b4a <_dtoa_r+0xa32>
 8113b42:	d1e0      	bne.n	8113b06 <_dtoa_r+0x9ee>
 8113b44:	f018 0f01 	tst.w	r8, #1
 8113b48:	d0dd      	beq.n	8113b06 <_dtoa_r+0x9ee>
 8113b4a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8113b4e:	d1d8      	bne.n	8113b02 <_dtoa_r+0x9ea>
 8113b50:	9b05      	ldr	r3, [sp, #20]
 8113b52:	9a05      	ldr	r2, [sp, #20]
 8113b54:	1c5d      	adds	r5, r3, #1
 8113b56:	2339      	movs	r3, #57	; 0x39
 8113b58:	7013      	strb	r3, [r2, #0]
 8113b5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8113b5e:	2b39      	cmp	r3, #57	; 0x39
 8113b60:	f105 32ff 	add.w	r2, r5, #4294967295
 8113b64:	d04f      	beq.n	8113c06 <_dtoa_r+0xaee>
 8113b66:	3301      	adds	r3, #1
 8113b68:	7013      	strb	r3, [r2, #0]
 8113b6a:	e754      	b.n	8113a16 <_dtoa_r+0x8fe>
 8113b6c:	9a05      	ldr	r2, [sp, #20]
 8113b6e:	2b00      	cmp	r3, #0
 8113b70:	f102 0501 	add.w	r5, r2, #1
 8113b74:	dd06      	ble.n	8113b84 <_dtoa_r+0xa6c>
 8113b76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8113b7a:	d0e9      	beq.n	8113b50 <_dtoa_r+0xa38>
 8113b7c:	f108 0801 	add.w	r8, r8, #1
 8113b80:	9b05      	ldr	r3, [sp, #20]
 8113b82:	e7c2      	b.n	8113b0a <_dtoa_r+0x9f2>
 8113b84:	9a02      	ldr	r2, [sp, #8]
 8113b86:	f805 8c01 	strb.w	r8, [r5, #-1]
 8113b8a:	eba5 030b 	sub.w	r3, r5, fp
 8113b8e:	4293      	cmp	r3, r2
 8113b90:	d021      	beq.n	8113bd6 <_dtoa_r+0xabe>
 8113b92:	2300      	movs	r3, #0
 8113b94:	220a      	movs	r2, #10
 8113b96:	9904      	ldr	r1, [sp, #16]
 8113b98:	4620      	mov	r0, r4
 8113b9a:	f000 faca 	bl	8114132 <__multadd>
 8113b9e:	45b1      	cmp	r9, r6
 8113ba0:	9004      	str	r0, [sp, #16]
 8113ba2:	f04f 0300 	mov.w	r3, #0
 8113ba6:	f04f 020a 	mov.w	r2, #10
 8113baa:	4649      	mov	r1, r9
 8113bac:	4620      	mov	r0, r4
 8113bae:	d105      	bne.n	8113bbc <_dtoa_r+0xaa4>
 8113bb0:	f000 fabf 	bl	8114132 <__multadd>
 8113bb4:	4681      	mov	r9, r0
 8113bb6:	4606      	mov	r6, r0
 8113bb8:	9505      	str	r5, [sp, #20]
 8113bba:	e776      	b.n	8113aaa <_dtoa_r+0x992>
 8113bbc:	f000 fab9 	bl	8114132 <__multadd>
 8113bc0:	4631      	mov	r1, r6
 8113bc2:	4681      	mov	r9, r0
 8113bc4:	2300      	movs	r3, #0
 8113bc6:	220a      	movs	r2, #10
 8113bc8:	4620      	mov	r0, r4
 8113bca:	f000 fab2 	bl	8114132 <__multadd>
 8113bce:	4606      	mov	r6, r0
 8113bd0:	e7f2      	b.n	8113bb8 <_dtoa_r+0xaa0>
 8113bd2:	f04f 0900 	mov.w	r9, #0
 8113bd6:	2201      	movs	r2, #1
 8113bd8:	9904      	ldr	r1, [sp, #16]
 8113bda:	4620      	mov	r0, r4
 8113bdc:	f000 fc20 	bl	8114420 <__lshift>
 8113be0:	4639      	mov	r1, r7
 8113be2:	9004      	str	r0, [sp, #16]
 8113be4:	f000 fc70 	bl	81144c8 <__mcmp>
 8113be8:	2800      	cmp	r0, #0
 8113bea:	dcb6      	bgt.n	8113b5a <_dtoa_r+0xa42>
 8113bec:	d102      	bne.n	8113bf4 <_dtoa_r+0xadc>
 8113bee:	f018 0f01 	tst.w	r8, #1
 8113bf2:	d1b2      	bne.n	8113b5a <_dtoa_r+0xa42>
 8113bf4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8113bf8:	2b30      	cmp	r3, #48	; 0x30
 8113bfa:	f105 32ff 	add.w	r2, r5, #4294967295
 8113bfe:	f47f af0a 	bne.w	8113a16 <_dtoa_r+0x8fe>
 8113c02:	4615      	mov	r5, r2
 8113c04:	e7f6      	b.n	8113bf4 <_dtoa_r+0xadc>
 8113c06:	4593      	cmp	fp, r2
 8113c08:	d105      	bne.n	8113c16 <_dtoa_r+0xafe>
 8113c0a:	2331      	movs	r3, #49	; 0x31
 8113c0c:	f10a 0a01 	add.w	sl, sl, #1
 8113c10:	f88b 3000 	strb.w	r3, [fp]
 8113c14:	e6ff      	b.n	8113a16 <_dtoa_r+0x8fe>
 8113c16:	4615      	mov	r5, r2
 8113c18:	e79f      	b.n	8113b5a <_dtoa_r+0xa42>
 8113c1a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8113c80 <_dtoa_r+0xb68>
 8113c1e:	e007      	b.n	8113c30 <_dtoa_r+0xb18>
 8113c20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8113c22:	f8df b060 	ldr.w	fp, [pc, #96]	; 8113c84 <_dtoa_r+0xb6c>
 8113c26:	b11b      	cbz	r3, 8113c30 <_dtoa_r+0xb18>
 8113c28:	f10b 0308 	add.w	r3, fp, #8
 8113c2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8113c2e:	6013      	str	r3, [r2, #0]
 8113c30:	4658      	mov	r0, fp
 8113c32:	b017      	add	sp, #92	; 0x5c
 8113c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8113c38:	9b06      	ldr	r3, [sp, #24]
 8113c3a:	2b01      	cmp	r3, #1
 8113c3c:	f77f ae35 	ble.w	81138aa <_dtoa_r+0x792>
 8113c40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8113c42:	9307      	str	r3, [sp, #28]
 8113c44:	e649      	b.n	81138da <_dtoa_r+0x7c2>
 8113c46:	9b02      	ldr	r3, [sp, #8]
 8113c48:	2b00      	cmp	r3, #0
 8113c4a:	dc03      	bgt.n	8113c54 <_dtoa_r+0xb3c>
 8113c4c:	9b06      	ldr	r3, [sp, #24]
 8113c4e:	2b02      	cmp	r3, #2
 8113c50:	f73f aecc 	bgt.w	81139ec <_dtoa_r+0x8d4>
 8113c54:	465d      	mov	r5, fp
 8113c56:	4639      	mov	r1, r7
 8113c58:	9804      	ldr	r0, [sp, #16]
 8113c5a:	f7ff f9d1 	bl	8113000 <quorem>
 8113c5e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8113c62:	f805 8b01 	strb.w	r8, [r5], #1
 8113c66:	9a02      	ldr	r2, [sp, #8]
 8113c68:	eba5 030b 	sub.w	r3, r5, fp
 8113c6c:	429a      	cmp	r2, r3
 8113c6e:	ddb0      	ble.n	8113bd2 <_dtoa_r+0xaba>
 8113c70:	2300      	movs	r3, #0
 8113c72:	220a      	movs	r2, #10
 8113c74:	9904      	ldr	r1, [sp, #16]
 8113c76:	4620      	mov	r0, r4
 8113c78:	f000 fa5b 	bl	8114132 <__multadd>
 8113c7c:	9004      	str	r0, [sp, #16]
 8113c7e:	e7ea      	b.n	8113c56 <_dtoa_r+0xb3e>
 8113c80:	08115fe0 	.word	0x08115fe0
 8113c84:	08116004 	.word	0x08116004

08113c88 <__sflush_r>:
 8113c88:	898a      	ldrh	r2, [r1, #12]
 8113c8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8113c8e:	4605      	mov	r5, r0
 8113c90:	0710      	lsls	r0, r2, #28
 8113c92:	460c      	mov	r4, r1
 8113c94:	d458      	bmi.n	8113d48 <__sflush_r+0xc0>
 8113c96:	684b      	ldr	r3, [r1, #4]
 8113c98:	2b00      	cmp	r3, #0
 8113c9a:	dc05      	bgt.n	8113ca8 <__sflush_r+0x20>
 8113c9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8113c9e:	2b00      	cmp	r3, #0
 8113ca0:	dc02      	bgt.n	8113ca8 <__sflush_r+0x20>
 8113ca2:	2000      	movs	r0, #0
 8113ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8113ca8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8113caa:	2e00      	cmp	r6, #0
 8113cac:	d0f9      	beq.n	8113ca2 <__sflush_r+0x1a>
 8113cae:	2300      	movs	r3, #0
 8113cb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8113cb4:	682f      	ldr	r7, [r5, #0]
 8113cb6:	6a21      	ldr	r1, [r4, #32]
 8113cb8:	602b      	str	r3, [r5, #0]
 8113cba:	d032      	beq.n	8113d22 <__sflush_r+0x9a>
 8113cbc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8113cbe:	89a3      	ldrh	r3, [r4, #12]
 8113cc0:	075a      	lsls	r2, r3, #29
 8113cc2:	d505      	bpl.n	8113cd0 <__sflush_r+0x48>
 8113cc4:	6863      	ldr	r3, [r4, #4]
 8113cc6:	1ac0      	subs	r0, r0, r3
 8113cc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8113cca:	b10b      	cbz	r3, 8113cd0 <__sflush_r+0x48>
 8113ccc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8113cce:	1ac0      	subs	r0, r0, r3
 8113cd0:	2300      	movs	r3, #0
 8113cd2:	4602      	mov	r2, r0
 8113cd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8113cd6:	6a21      	ldr	r1, [r4, #32]
 8113cd8:	4628      	mov	r0, r5
 8113cda:	47b0      	blx	r6
 8113cdc:	1c43      	adds	r3, r0, #1
 8113cde:	89a3      	ldrh	r3, [r4, #12]
 8113ce0:	d106      	bne.n	8113cf0 <__sflush_r+0x68>
 8113ce2:	6829      	ldr	r1, [r5, #0]
 8113ce4:	291d      	cmp	r1, #29
 8113ce6:	d848      	bhi.n	8113d7a <__sflush_r+0xf2>
 8113ce8:	4a29      	ldr	r2, [pc, #164]	; (8113d90 <__sflush_r+0x108>)
 8113cea:	40ca      	lsrs	r2, r1
 8113cec:	07d6      	lsls	r6, r2, #31
 8113cee:	d544      	bpl.n	8113d7a <__sflush_r+0xf2>
 8113cf0:	2200      	movs	r2, #0
 8113cf2:	6062      	str	r2, [r4, #4]
 8113cf4:	04d9      	lsls	r1, r3, #19
 8113cf6:	6922      	ldr	r2, [r4, #16]
 8113cf8:	6022      	str	r2, [r4, #0]
 8113cfa:	d504      	bpl.n	8113d06 <__sflush_r+0x7e>
 8113cfc:	1c42      	adds	r2, r0, #1
 8113cfe:	d101      	bne.n	8113d04 <__sflush_r+0x7c>
 8113d00:	682b      	ldr	r3, [r5, #0]
 8113d02:	b903      	cbnz	r3, 8113d06 <__sflush_r+0x7e>
 8113d04:	6560      	str	r0, [r4, #84]	; 0x54
 8113d06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8113d08:	602f      	str	r7, [r5, #0]
 8113d0a:	2900      	cmp	r1, #0
 8113d0c:	d0c9      	beq.n	8113ca2 <__sflush_r+0x1a>
 8113d0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8113d12:	4299      	cmp	r1, r3
 8113d14:	d002      	beq.n	8113d1c <__sflush_r+0x94>
 8113d16:	4628      	mov	r0, r5
 8113d18:	f000 fcaa 	bl	8114670 <_free_r>
 8113d1c:	2000      	movs	r0, #0
 8113d1e:	6360      	str	r0, [r4, #52]	; 0x34
 8113d20:	e7c0      	b.n	8113ca4 <__sflush_r+0x1c>
 8113d22:	2301      	movs	r3, #1
 8113d24:	4628      	mov	r0, r5
 8113d26:	47b0      	blx	r6
 8113d28:	1c41      	adds	r1, r0, #1
 8113d2a:	d1c8      	bne.n	8113cbe <__sflush_r+0x36>
 8113d2c:	682b      	ldr	r3, [r5, #0]
 8113d2e:	2b00      	cmp	r3, #0
 8113d30:	d0c5      	beq.n	8113cbe <__sflush_r+0x36>
 8113d32:	2b1d      	cmp	r3, #29
 8113d34:	d001      	beq.n	8113d3a <__sflush_r+0xb2>
 8113d36:	2b16      	cmp	r3, #22
 8113d38:	d101      	bne.n	8113d3e <__sflush_r+0xb6>
 8113d3a:	602f      	str	r7, [r5, #0]
 8113d3c:	e7b1      	b.n	8113ca2 <__sflush_r+0x1a>
 8113d3e:	89a3      	ldrh	r3, [r4, #12]
 8113d40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8113d44:	81a3      	strh	r3, [r4, #12]
 8113d46:	e7ad      	b.n	8113ca4 <__sflush_r+0x1c>
 8113d48:	690f      	ldr	r7, [r1, #16]
 8113d4a:	2f00      	cmp	r7, #0
 8113d4c:	d0a9      	beq.n	8113ca2 <__sflush_r+0x1a>
 8113d4e:	0793      	lsls	r3, r2, #30
 8113d50:	680e      	ldr	r6, [r1, #0]
 8113d52:	bf08      	it	eq
 8113d54:	694b      	ldreq	r3, [r1, #20]
 8113d56:	600f      	str	r7, [r1, #0]
 8113d58:	bf18      	it	ne
 8113d5a:	2300      	movne	r3, #0
 8113d5c:	eba6 0807 	sub.w	r8, r6, r7
 8113d60:	608b      	str	r3, [r1, #8]
 8113d62:	f1b8 0f00 	cmp.w	r8, #0
 8113d66:	dd9c      	ble.n	8113ca2 <__sflush_r+0x1a>
 8113d68:	4643      	mov	r3, r8
 8113d6a:	463a      	mov	r2, r7
 8113d6c:	6a21      	ldr	r1, [r4, #32]
 8113d6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8113d70:	4628      	mov	r0, r5
 8113d72:	47b0      	blx	r6
 8113d74:	2800      	cmp	r0, #0
 8113d76:	dc06      	bgt.n	8113d86 <__sflush_r+0xfe>
 8113d78:	89a3      	ldrh	r3, [r4, #12]
 8113d7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8113d7e:	81a3      	strh	r3, [r4, #12]
 8113d80:	f04f 30ff 	mov.w	r0, #4294967295
 8113d84:	e78e      	b.n	8113ca4 <__sflush_r+0x1c>
 8113d86:	4407      	add	r7, r0
 8113d88:	eba8 0800 	sub.w	r8, r8, r0
 8113d8c:	e7e9      	b.n	8113d62 <__sflush_r+0xda>
 8113d8e:	bf00      	nop
 8113d90:	20400001 	.word	0x20400001

08113d94 <_fflush_r>:
 8113d94:	b538      	push	{r3, r4, r5, lr}
 8113d96:	690b      	ldr	r3, [r1, #16]
 8113d98:	4605      	mov	r5, r0
 8113d9a:	460c      	mov	r4, r1
 8113d9c:	b1db      	cbz	r3, 8113dd6 <_fflush_r+0x42>
 8113d9e:	b118      	cbz	r0, 8113da8 <_fflush_r+0x14>
 8113da0:	6983      	ldr	r3, [r0, #24]
 8113da2:	b90b      	cbnz	r3, 8113da8 <_fflush_r+0x14>
 8113da4:	f000 f860 	bl	8113e68 <__sinit>
 8113da8:	4b0c      	ldr	r3, [pc, #48]	; (8113ddc <_fflush_r+0x48>)
 8113daa:	429c      	cmp	r4, r3
 8113dac:	d109      	bne.n	8113dc2 <_fflush_r+0x2e>
 8113dae:	686c      	ldr	r4, [r5, #4]
 8113db0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8113db4:	b17b      	cbz	r3, 8113dd6 <_fflush_r+0x42>
 8113db6:	4621      	mov	r1, r4
 8113db8:	4628      	mov	r0, r5
 8113dba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8113dbe:	f7ff bf63 	b.w	8113c88 <__sflush_r>
 8113dc2:	4b07      	ldr	r3, [pc, #28]	; (8113de0 <_fflush_r+0x4c>)
 8113dc4:	429c      	cmp	r4, r3
 8113dc6:	d101      	bne.n	8113dcc <_fflush_r+0x38>
 8113dc8:	68ac      	ldr	r4, [r5, #8]
 8113dca:	e7f1      	b.n	8113db0 <_fflush_r+0x1c>
 8113dcc:	4b05      	ldr	r3, [pc, #20]	; (8113de4 <_fflush_r+0x50>)
 8113dce:	429c      	cmp	r4, r3
 8113dd0:	bf08      	it	eq
 8113dd2:	68ec      	ldreq	r4, [r5, #12]
 8113dd4:	e7ec      	b.n	8113db0 <_fflush_r+0x1c>
 8113dd6:	2000      	movs	r0, #0
 8113dd8:	bd38      	pop	{r3, r4, r5, pc}
 8113dda:	bf00      	nop
 8113ddc:	08116034 	.word	0x08116034
 8113de0:	08116054 	.word	0x08116054
 8113de4:	08116014 	.word	0x08116014

08113de8 <std>:
 8113de8:	2300      	movs	r3, #0
 8113dea:	b510      	push	{r4, lr}
 8113dec:	4604      	mov	r4, r0
 8113dee:	e9c0 3300 	strd	r3, r3, [r0]
 8113df2:	6083      	str	r3, [r0, #8]
 8113df4:	8181      	strh	r1, [r0, #12]
 8113df6:	6643      	str	r3, [r0, #100]	; 0x64
 8113df8:	81c2      	strh	r2, [r0, #14]
 8113dfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8113dfe:	6183      	str	r3, [r0, #24]
 8113e00:	4619      	mov	r1, r3
 8113e02:	2208      	movs	r2, #8
 8113e04:	305c      	adds	r0, #92	; 0x5c
 8113e06:	f7fe f9e0 	bl	81121ca <memset>
 8113e0a:	4b05      	ldr	r3, [pc, #20]	; (8113e20 <std+0x38>)
 8113e0c:	6263      	str	r3, [r4, #36]	; 0x24
 8113e0e:	4b05      	ldr	r3, [pc, #20]	; (8113e24 <std+0x3c>)
 8113e10:	62a3      	str	r3, [r4, #40]	; 0x28
 8113e12:	4b05      	ldr	r3, [pc, #20]	; (8113e28 <std+0x40>)
 8113e14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8113e16:	4b05      	ldr	r3, [pc, #20]	; (8113e2c <std+0x44>)
 8113e18:	6224      	str	r4, [r4, #32]
 8113e1a:	6323      	str	r3, [r4, #48]	; 0x30
 8113e1c:	bd10      	pop	{r4, pc}
 8113e1e:	bf00      	nop
 8113e20:	08114d05 	.word	0x08114d05
 8113e24:	08114d27 	.word	0x08114d27
 8113e28:	08114d5f 	.word	0x08114d5f
 8113e2c:	08114d83 	.word	0x08114d83

08113e30 <_cleanup_r>:
 8113e30:	4901      	ldr	r1, [pc, #4]	; (8113e38 <_cleanup_r+0x8>)
 8113e32:	f000 b885 	b.w	8113f40 <_fwalk_reent>
 8113e36:	bf00      	nop
 8113e38:	08113d95 	.word	0x08113d95

08113e3c <__sfmoreglue>:
 8113e3c:	b570      	push	{r4, r5, r6, lr}
 8113e3e:	1e4a      	subs	r2, r1, #1
 8113e40:	2568      	movs	r5, #104	; 0x68
 8113e42:	4355      	muls	r5, r2
 8113e44:	460e      	mov	r6, r1
 8113e46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8113e4a:	f000 fc5f 	bl	811470c <_malloc_r>
 8113e4e:	4604      	mov	r4, r0
 8113e50:	b140      	cbz	r0, 8113e64 <__sfmoreglue+0x28>
 8113e52:	2100      	movs	r1, #0
 8113e54:	e9c0 1600 	strd	r1, r6, [r0]
 8113e58:	300c      	adds	r0, #12
 8113e5a:	60a0      	str	r0, [r4, #8]
 8113e5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8113e60:	f7fe f9b3 	bl	81121ca <memset>
 8113e64:	4620      	mov	r0, r4
 8113e66:	bd70      	pop	{r4, r5, r6, pc}

08113e68 <__sinit>:
 8113e68:	6983      	ldr	r3, [r0, #24]
 8113e6a:	b510      	push	{r4, lr}
 8113e6c:	4604      	mov	r4, r0
 8113e6e:	bb33      	cbnz	r3, 8113ebe <__sinit+0x56>
 8113e70:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8113e74:	6503      	str	r3, [r0, #80]	; 0x50
 8113e76:	4b12      	ldr	r3, [pc, #72]	; (8113ec0 <__sinit+0x58>)
 8113e78:	4a12      	ldr	r2, [pc, #72]	; (8113ec4 <__sinit+0x5c>)
 8113e7a:	681b      	ldr	r3, [r3, #0]
 8113e7c:	6282      	str	r2, [r0, #40]	; 0x28
 8113e7e:	4298      	cmp	r0, r3
 8113e80:	bf04      	itt	eq
 8113e82:	2301      	moveq	r3, #1
 8113e84:	6183      	streq	r3, [r0, #24]
 8113e86:	f000 f81f 	bl	8113ec8 <__sfp>
 8113e8a:	6060      	str	r0, [r4, #4]
 8113e8c:	4620      	mov	r0, r4
 8113e8e:	f000 f81b 	bl	8113ec8 <__sfp>
 8113e92:	60a0      	str	r0, [r4, #8]
 8113e94:	4620      	mov	r0, r4
 8113e96:	f000 f817 	bl	8113ec8 <__sfp>
 8113e9a:	2200      	movs	r2, #0
 8113e9c:	60e0      	str	r0, [r4, #12]
 8113e9e:	2104      	movs	r1, #4
 8113ea0:	6860      	ldr	r0, [r4, #4]
 8113ea2:	f7ff ffa1 	bl	8113de8 <std>
 8113ea6:	2201      	movs	r2, #1
 8113ea8:	2109      	movs	r1, #9
 8113eaa:	68a0      	ldr	r0, [r4, #8]
 8113eac:	f7ff ff9c 	bl	8113de8 <std>
 8113eb0:	2202      	movs	r2, #2
 8113eb2:	2112      	movs	r1, #18
 8113eb4:	68e0      	ldr	r0, [r4, #12]
 8113eb6:	f7ff ff97 	bl	8113de8 <std>
 8113eba:	2301      	movs	r3, #1
 8113ebc:	61a3      	str	r3, [r4, #24]
 8113ebe:	bd10      	pop	{r4, pc}
 8113ec0:	08115fcc 	.word	0x08115fcc
 8113ec4:	08113e31 	.word	0x08113e31

08113ec8 <__sfp>:
 8113ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8113eca:	4b1b      	ldr	r3, [pc, #108]	; (8113f38 <__sfp+0x70>)
 8113ecc:	681e      	ldr	r6, [r3, #0]
 8113ece:	69b3      	ldr	r3, [r6, #24]
 8113ed0:	4607      	mov	r7, r0
 8113ed2:	b913      	cbnz	r3, 8113eda <__sfp+0x12>
 8113ed4:	4630      	mov	r0, r6
 8113ed6:	f7ff ffc7 	bl	8113e68 <__sinit>
 8113eda:	3648      	adds	r6, #72	; 0x48
 8113edc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8113ee0:	3b01      	subs	r3, #1
 8113ee2:	d503      	bpl.n	8113eec <__sfp+0x24>
 8113ee4:	6833      	ldr	r3, [r6, #0]
 8113ee6:	b133      	cbz	r3, 8113ef6 <__sfp+0x2e>
 8113ee8:	6836      	ldr	r6, [r6, #0]
 8113eea:	e7f7      	b.n	8113edc <__sfp+0x14>
 8113eec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8113ef0:	b16d      	cbz	r5, 8113f0e <__sfp+0x46>
 8113ef2:	3468      	adds	r4, #104	; 0x68
 8113ef4:	e7f4      	b.n	8113ee0 <__sfp+0x18>
 8113ef6:	2104      	movs	r1, #4
 8113ef8:	4638      	mov	r0, r7
 8113efa:	f7ff ff9f 	bl	8113e3c <__sfmoreglue>
 8113efe:	6030      	str	r0, [r6, #0]
 8113f00:	2800      	cmp	r0, #0
 8113f02:	d1f1      	bne.n	8113ee8 <__sfp+0x20>
 8113f04:	230c      	movs	r3, #12
 8113f06:	603b      	str	r3, [r7, #0]
 8113f08:	4604      	mov	r4, r0
 8113f0a:	4620      	mov	r0, r4
 8113f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8113f0e:	4b0b      	ldr	r3, [pc, #44]	; (8113f3c <__sfp+0x74>)
 8113f10:	6665      	str	r5, [r4, #100]	; 0x64
 8113f12:	e9c4 5500 	strd	r5, r5, [r4]
 8113f16:	60a5      	str	r5, [r4, #8]
 8113f18:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8113f1c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8113f20:	2208      	movs	r2, #8
 8113f22:	4629      	mov	r1, r5
 8113f24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8113f28:	f7fe f94f 	bl	81121ca <memset>
 8113f2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8113f30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8113f34:	e7e9      	b.n	8113f0a <__sfp+0x42>
 8113f36:	bf00      	nop
 8113f38:	08115fcc 	.word	0x08115fcc
 8113f3c:	ffff0001 	.word	0xffff0001

08113f40 <_fwalk_reent>:
 8113f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8113f44:	4680      	mov	r8, r0
 8113f46:	4689      	mov	r9, r1
 8113f48:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8113f4c:	2600      	movs	r6, #0
 8113f4e:	b914      	cbnz	r4, 8113f56 <_fwalk_reent+0x16>
 8113f50:	4630      	mov	r0, r6
 8113f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8113f56:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8113f5a:	3f01      	subs	r7, #1
 8113f5c:	d501      	bpl.n	8113f62 <_fwalk_reent+0x22>
 8113f5e:	6824      	ldr	r4, [r4, #0]
 8113f60:	e7f5      	b.n	8113f4e <_fwalk_reent+0xe>
 8113f62:	89ab      	ldrh	r3, [r5, #12]
 8113f64:	2b01      	cmp	r3, #1
 8113f66:	d907      	bls.n	8113f78 <_fwalk_reent+0x38>
 8113f68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8113f6c:	3301      	adds	r3, #1
 8113f6e:	d003      	beq.n	8113f78 <_fwalk_reent+0x38>
 8113f70:	4629      	mov	r1, r5
 8113f72:	4640      	mov	r0, r8
 8113f74:	47c8      	blx	r9
 8113f76:	4306      	orrs	r6, r0
 8113f78:	3568      	adds	r5, #104	; 0x68
 8113f7a:	e7ee      	b.n	8113f5a <_fwalk_reent+0x1a>

08113f7c <__locale_ctype_ptr_l>:
 8113f7c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8113f80:	4770      	bx	lr
	...

08113f84 <_localeconv_r>:
 8113f84:	4b04      	ldr	r3, [pc, #16]	; (8113f98 <_localeconv_r+0x14>)
 8113f86:	681b      	ldr	r3, [r3, #0]
 8113f88:	6a18      	ldr	r0, [r3, #32]
 8113f8a:	4b04      	ldr	r3, [pc, #16]	; (8113f9c <_localeconv_r+0x18>)
 8113f8c:	2800      	cmp	r0, #0
 8113f8e:	bf08      	it	eq
 8113f90:	4618      	moveq	r0, r3
 8113f92:	30f0      	adds	r0, #240	; 0xf0
 8113f94:	4770      	bx	lr
 8113f96:	bf00      	nop
 8113f98:	10000040 	.word	0x10000040
 8113f9c:	100000a4 	.word	0x100000a4

08113fa0 <__swhatbuf_r>:
 8113fa0:	b570      	push	{r4, r5, r6, lr}
 8113fa2:	460e      	mov	r6, r1
 8113fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8113fa8:	2900      	cmp	r1, #0
 8113faa:	b096      	sub	sp, #88	; 0x58
 8113fac:	4614      	mov	r4, r2
 8113fae:	461d      	mov	r5, r3
 8113fb0:	da07      	bge.n	8113fc2 <__swhatbuf_r+0x22>
 8113fb2:	2300      	movs	r3, #0
 8113fb4:	602b      	str	r3, [r5, #0]
 8113fb6:	89b3      	ldrh	r3, [r6, #12]
 8113fb8:	061a      	lsls	r2, r3, #24
 8113fba:	d410      	bmi.n	8113fde <__swhatbuf_r+0x3e>
 8113fbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8113fc0:	e00e      	b.n	8113fe0 <__swhatbuf_r+0x40>
 8113fc2:	466a      	mov	r2, sp
 8113fc4:	f000 ff10 	bl	8114de8 <_fstat_r>
 8113fc8:	2800      	cmp	r0, #0
 8113fca:	dbf2      	blt.n	8113fb2 <__swhatbuf_r+0x12>
 8113fcc:	9a01      	ldr	r2, [sp, #4]
 8113fce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8113fd2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8113fd6:	425a      	negs	r2, r3
 8113fd8:	415a      	adcs	r2, r3
 8113fda:	602a      	str	r2, [r5, #0]
 8113fdc:	e7ee      	b.n	8113fbc <__swhatbuf_r+0x1c>
 8113fde:	2340      	movs	r3, #64	; 0x40
 8113fe0:	2000      	movs	r0, #0
 8113fe2:	6023      	str	r3, [r4, #0]
 8113fe4:	b016      	add	sp, #88	; 0x58
 8113fe6:	bd70      	pop	{r4, r5, r6, pc}

08113fe8 <__smakebuf_r>:
 8113fe8:	898b      	ldrh	r3, [r1, #12]
 8113fea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8113fec:	079d      	lsls	r5, r3, #30
 8113fee:	4606      	mov	r6, r0
 8113ff0:	460c      	mov	r4, r1
 8113ff2:	d507      	bpl.n	8114004 <__smakebuf_r+0x1c>
 8113ff4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8113ff8:	6023      	str	r3, [r4, #0]
 8113ffa:	6123      	str	r3, [r4, #16]
 8113ffc:	2301      	movs	r3, #1
 8113ffe:	6163      	str	r3, [r4, #20]
 8114000:	b002      	add	sp, #8
 8114002:	bd70      	pop	{r4, r5, r6, pc}
 8114004:	ab01      	add	r3, sp, #4
 8114006:	466a      	mov	r2, sp
 8114008:	f7ff ffca 	bl	8113fa0 <__swhatbuf_r>
 811400c:	9900      	ldr	r1, [sp, #0]
 811400e:	4605      	mov	r5, r0
 8114010:	4630      	mov	r0, r6
 8114012:	f000 fb7b 	bl	811470c <_malloc_r>
 8114016:	b948      	cbnz	r0, 811402c <__smakebuf_r+0x44>
 8114018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 811401c:	059a      	lsls	r2, r3, #22
 811401e:	d4ef      	bmi.n	8114000 <__smakebuf_r+0x18>
 8114020:	f023 0303 	bic.w	r3, r3, #3
 8114024:	f043 0302 	orr.w	r3, r3, #2
 8114028:	81a3      	strh	r3, [r4, #12]
 811402a:	e7e3      	b.n	8113ff4 <__smakebuf_r+0xc>
 811402c:	4b0d      	ldr	r3, [pc, #52]	; (8114064 <__smakebuf_r+0x7c>)
 811402e:	62b3      	str	r3, [r6, #40]	; 0x28
 8114030:	89a3      	ldrh	r3, [r4, #12]
 8114032:	6020      	str	r0, [r4, #0]
 8114034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8114038:	81a3      	strh	r3, [r4, #12]
 811403a:	9b00      	ldr	r3, [sp, #0]
 811403c:	6163      	str	r3, [r4, #20]
 811403e:	9b01      	ldr	r3, [sp, #4]
 8114040:	6120      	str	r0, [r4, #16]
 8114042:	b15b      	cbz	r3, 811405c <__smakebuf_r+0x74>
 8114044:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8114048:	4630      	mov	r0, r6
 811404a:	f000 fedf 	bl	8114e0c <_isatty_r>
 811404e:	b128      	cbz	r0, 811405c <__smakebuf_r+0x74>
 8114050:	89a3      	ldrh	r3, [r4, #12]
 8114052:	f023 0303 	bic.w	r3, r3, #3
 8114056:	f043 0301 	orr.w	r3, r3, #1
 811405a:	81a3      	strh	r3, [r4, #12]
 811405c:	89a3      	ldrh	r3, [r4, #12]
 811405e:	431d      	orrs	r5, r3
 8114060:	81a5      	strh	r5, [r4, #12]
 8114062:	e7cd      	b.n	8114000 <__smakebuf_r+0x18>
 8114064:	08113e31 	.word	0x08113e31

08114068 <malloc>:
 8114068:	4b02      	ldr	r3, [pc, #8]	; (8114074 <malloc+0xc>)
 811406a:	4601      	mov	r1, r0
 811406c:	6818      	ldr	r0, [r3, #0]
 811406e:	f000 bb4d 	b.w	811470c <_malloc_r>
 8114072:	bf00      	nop
 8114074:	10000040 	.word	0x10000040

08114078 <__ascii_mbtowc>:
 8114078:	b082      	sub	sp, #8
 811407a:	b901      	cbnz	r1, 811407e <__ascii_mbtowc+0x6>
 811407c:	a901      	add	r1, sp, #4
 811407e:	b142      	cbz	r2, 8114092 <__ascii_mbtowc+0x1a>
 8114080:	b14b      	cbz	r3, 8114096 <__ascii_mbtowc+0x1e>
 8114082:	7813      	ldrb	r3, [r2, #0]
 8114084:	600b      	str	r3, [r1, #0]
 8114086:	7812      	ldrb	r2, [r2, #0]
 8114088:	1c10      	adds	r0, r2, #0
 811408a:	bf18      	it	ne
 811408c:	2001      	movne	r0, #1
 811408e:	b002      	add	sp, #8
 8114090:	4770      	bx	lr
 8114092:	4610      	mov	r0, r2
 8114094:	e7fb      	b.n	811408e <__ascii_mbtowc+0x16>
 8114096:	f06f 0001 	mvn.w	r0, #1
 811409a:	e7f8      	b.n	811408e <__ascii_mbtowc+0x16>

0811409c <_Balloc>:
 811409c:	b570      	push	{r4, r5, r6, lr}
 811409e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 81140a0:	4604      	mov	r4, r0
 81140a2:	460e      	mov	r6, r1
 81140a4:	b93d      	cbnz	r5, 81140b6 <_Balloc+0x1a>
 81140a6:	2010      	movs	r0, #16
 81140a8:	f7ff ffde 	bl	8114068 <malloc>
 81140ac:	6260      	str	r0, [r4, #36]	; 0x24
 81140ae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 81140b2:	6005      	str	r5, [r0, #0]
 81140b4:	60c5      	str	r5, [r0, #12]
 81140b6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 81140b8:	68eb      	ldr	r3, [r5, #12]
 81140ba:	b183      	cbz	r3, 81140de <_Balloc+0x42>
 81140bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81140be:	68db      	ldr	r3, [r3, #12]
 81140c0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 81140c4:	b9b8      	cbnz	r0, 81140f6 <_Balloc+0x5a>
 81140c6:	2101      	movs	r1, #1
 81140c8:	fa01 f506 	lsl.w	r5, r1, r6
 81140cc:	1d6a      	adds	r2, r5, #5
 81140ce:	0092      	lsls	r2, r2, #2
 81140d0:	4620      	mov	r0, r4
 81140d2:	f000 fabf 	bl	8114654 <_calloc_r>
 81140d6:	b160      	cbz	r0, 81140f2 <_Balloc+0x56>
 81140d8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 81140dc:	e00e      	b.n	81140fc <_Balloc+0x60>
 81140de:	2221      	movs	r2, #33	; 0x21
 81140e0:	2104      	movs	r1, #4
 81140e2:	4620      	mov	r0, r4
 81140e4:	f000 fab6 	bl	8114654 <_calloc_r>
 81140e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81140ea:	60e8      	str	r0, [r5, #12]
 81140ec:	68db      	ldr	r3, [r3, #12]
 81140ee:	2b00      	cmp	r3, #0
 81140f0:	d1e4      	bne.n	81140bc <_Balloc+0x20>
 81140f2:	2000      	movs	r0, #0
 81140f4:	bd70      	pop	{r4, r5, r6, pc}
 81140f6:	6802      	ldr	r2, [r0, #0]
 81140f8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 81140fc:	2300      	movs	r3, #0
 81140fe:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8114102:	e7f7      	b.n	81140f4 <_Balloc+0x58>

08114104 <_Bfree>:
 8114104:	b570      	push	{r4, r5, r6, lr}
 8114106:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8114108:	4606      	mov	r6, r0
 811410a:	460d      	mov	r5, r1
 811410c:	b93c      	cbnz	r4, 811411e <_Bfree+0x1a>
 811410e:	2010      	movs	r0, #16
 8114110:	f7ff ffaa 	bl	8114068 <malloc>
 8114114:	6270      	str	r0, [r6, #36]	; 0x24
 8114116:	e9c0 4401 	strd	r4, r4, [r0, #4]
 811411a:	6004      	str	r4, [r0, #0]
 811411c:	60c4      	str	r4, [r0, #12]
 811411e:	b13d      	cbz	r5, 8114130 <_Bfree+0x2c>
 8114120:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8114122:	686a      	ldr	r2, [r5, #4]
 8114124:	68db      	ldr	r3, [r3, #12]
 8114126:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 811412a:	6029      	str	r1, [r5, #0]
 811412c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8114130:	bd70      	pop	{r4, r5, r6, pc}

08114132 <__multadd>:
 8114132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8114136:	690d      	ldr	r5, [r1, #16]
 8114138:	461f      	mov	r7, r3
 811413a:	4606      	mov	r6, r0
 811413c:	460c      	mov	r4, r1
 811413e:	f101 0c14 	add.w	ip, r1, #20
 8114142:	2300      	movs	r3, #0
 8114144:	f8dc 0000 	ldr.w	r0, [ip]
 8114148:	b281      	uxth	r1, r0
 811414a:	fb02 7101 	mla	r1, r2, r1, r7
 811414e:	0c0f      	lsrs	r7, r1, #16
 8114150:	0c00      	lsrs	r0, r0, #16
 8114152:	fb02 7000 	mla	r0, r2, r0, r7
 8114156:	b289      	uxth	r1, r1
 8114158:	3301      	adds	r3, #1
 811415a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 811415e:	429d      	cmp	r5, r3
 8114160:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8114164:	f84c 1b04 	str.w	r1, [ip], #4
 8114168:	dcec      	bgt.n	8114144 <__multadd+0x12>
 811416a:	b1d7      	cbz	r7, 81141a2 <__multadd+0x70>
 811416c:	68a3      	ldr	r3, [r4, #8]
 811416e:	42ab      	cmp	r3, r5
 8114170:	dc12      	bgt.n	8114198 <__multadd+0x66>
 8114172:	6861      	ldr	r1, [r4, #4]
 8114174:	4630      	mov	r0, r6
 8114176:	3101      	adds	r1, #1
 8114178:	f7ff ff90 	bl	811409c <_Balloc>
 811417c:	6922      	ldr	r2, [r4, #16]
 811417e:	3202      	adds	r2, #2
 8114180:	f104 010c 	add.w	r1, r4, #12
 8114184:	4680      	mov	r8, r0
 8114186:	0092      	lsls	r2, r2, #2
 8114188:	300c      	adds	r0, #12
 811418a:	f7fe f813 	bl	81121b4 <memcpy>
 811418e:	4621      	mov	r1, r4
 8114190:	4630      	mov	r0, r6
 8114192:	f7ff ffb7 	bl	8114104 <_Bfree>
 8114196:	4644      	mov	r4, r8
 8114198:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 811419c:	3501      	adds	r5, #1
 811419e:	615f      	str	r7, [r3, #20]
 81141a0:	6125      	str	r5, [r4, #16]
 81141a2:	4620      	mov	r0, r4
 81141a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

081141a8 <__hi0bits>:
 81141a8:	0c02      	lsrs	r2, r0, #16
 81141aa:	0412      	lsls	r2, r2, #16
 81141ac:	4603      	mov	r3, r0
 81141ae:	b9b2      	cbnz	r2, 81141de <__hi0bits+0x36>
 81141b0:	0403      	lsls	r3, r0, #16
 81141b2:	2010      	movs	r0, #16
 81141b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 81141b8:	bf04      	itt	eq
 81141ba:	021b      	lsleq	r3, r3, #8
 81141bc:	3008      	addeq	r0, #8
 81141be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 81141c2:	bf04      	itt	eq
 81141c4:	011b      	lsleq	r3, r3, #4
 81141c6:	3004      	addeq	r0, #4
 81141c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 81141cc:	bf04      	itt	eq
 81141ce:	009b      	lsleq	r3, r3, #2
 81141d0:	3002      	addeq	r0, #2
 81141d2:	2b00      	cmp	r3, #0
 81141d4:	db06      	blt.n	81141e4 <__hi0bits+0x3c>
 81141d6:	005b      	lsls	r3, r3, #1
 81141d8:	d503      	bpl.n	81141e2 <__hi0bits+0x3a>
 81141da:	3001      	adds	r0, #1
 81141dc:	4770      	bx	lr
 81141de:	2000      	movs	r0, #0
 81141e0:	e7e8      	b.n	81141b4 <__hi0bits+0xc>
 81141e2:	2020      	movs	r0, #32
 81141e4:	4770      	bx	lr

081141e6 <__lo0bits>:
 81141e6:	6803      	ldr	r3, [r0, #0]
 81141e8:	f013 0207 	ands.w	r2, r3, #7
 81141ec:	4601      	mov	r1, r0
 81141ee:	d00b      	beq.n	8114208 <__lo0bits+0x22>
 81141f0:	07da      	lsls	r2, r3, #31
 81141f2:	d423      	bmi.n	811423c <__lo0bits+0x56>
 81141f4:	0798      	lsls	r0, r3, #30
 81141f6:	bf49      	itett	mi
 81141f8:	085b      	lsrmi	r3, r3, #1
 81141fa:	089b      	lsrpl	r3, r3, #2
 81141fc:	2001      	movmi	r0, #1
 81141fe:	600b      	strmi	r3, [r1, #0]
 8114200:	bf5c      	itt	pl
 8114202:	600b      	strpl	r3, [r1, #0]
 8114204:	2002      	movpl	r0, #2
 8114206:	4770      	bx	lr
 8114208:	b298      	uxth	r0, r3
 811420a:	b9a8      	cbnz	r0, 8114238 <__lo0bits+0x52>
 811420c:	0c1b      	lsrs	r3, r3, #16
 811420e:	2010      	movs	r0, #16
 8114210:	f013 0fff 	tst.w	r3, #255	; 0xff
 8114214:	bf04      	itt	eq
 8114216:	0a1b      	lsreq	r3, r3, #8
 8114218:	3008      	addeq	r0, #8
 811421a:	071a      	lsls	r2, r3, #28
 811421c:	bf04      	itt	eq
 811421e:	091b      	lsreq	r3, r3, #4
 8114220:	3004      	addeq	r0, #4
 8114222:	079a      	lsls	r2, r3, #30
 8114224:	bf04      	itt	eq
 8114226:	089b      	lsreq	r3, r3, #2
 8114228:	3002      	addeq	r0, #2
 811422a:	07da      	lsls	r2, r3, #31
 811422c:	d402      	bmi.n	8114234 <__lo0bits+0x4e>
 811422e:	085b      	lsrs	r3, r3, #1
 8114230:	d006      	beq.n	8114240 <__lo0bits+0x5a>
 8114232:	3001      	adds	r0, #1
 8114234:	600b      	str	r3, [r1, #0]
 8114236:	4770      	bx	lr
 8114238:	4610      	mov	r0, r2
 811423a:	e7e9      	b.n	8114210 <__lo0bits+0x2a>
 811423c:	2000      	movs	r0, #0
 811423e:	4770      	bx	lr
 8114240:	2020      	movs	r0, #32
 8114242:	4770      	bx	lr

08114244 <__i2b>:
 8114244:	b510      	push	{r4, lr}
 8114246:	460c      	mov	r4, r1
 8114248:	2101      	movs	r1, #1
 811424a:	f7ff ff27 	bl	811409c <_Balloc>
 811424e:	2201      	movs	r2, #1
 8114250:	6144      	str	r4, [r0, #20]
 8114252:	6102      	str	r2, [r0, #16]
 8114254:	bd10      	pop	{r4, pc}

08114256 <__multiply>:
 8114256:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811425a:	4614      	mov	r4, r2
 811425c:	690a      	ldr	r2, [r1, #16]
 811425e:	6923      	ldr	r3, [r4, #16]
 8114260:	429a      	cmp	r2, r3
 8114262:	bfb8      	it	lt
 8114264:	460b      	movlt	r3, r1
 8114266:	4688      	mov	r8, r1
 8114268:	bfbc      	itt	lt
 811426a:	46a0      	movlt	r8, r4
 811426c:	461c      	movlt	r4, r3
 811426e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8114272:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8114276:	f8d8 3008 	ldr.w	r3, [r8, #8]
 811427a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 811427e:	eb07 0609 	add.w	r6, r7, r9
 8114282:	42b3      	cmp	r3, r6
 8114284:	bfb8      	it	lt
 8114286:	3101      	addlt	r1, #1
 8114288:	f7ff ff08 	bl	811409c <_Balloc>
 811428c:	f100 0514 	add.w	r5, r0, #20
 8114290:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8114294:	462b      	mov	r3, r5
 8114296:	2200      	movs	r2, #0
 8114298:	4573      	cmp	r3, lr
 811429a:	d316      	bcc.n	81142ca <__multiply+0x74>
 811429c:	f104 0214 	add.w	r2, r4, #20
 81142a0:	f108 0114 	add.w	r1, r8, #20
 81142a4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 81142a8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 81142ac:	9300      	str	r3, [sp, #0]
 81142ae:	9b00      	ldr	r3, [sp, #0]
 81142b0:	9201      	str	r2, [sp, #4]
 81142b2:	4293      	cmp	r3, r2
 81142b4:	d80c      	bhi.n	81142d0 <__multiply+0x7a>
 81142b6:	2e00      	cmp	r6, #0
 81142b8:	dd03      	ble.n	81142c2 <__multiply+0x6c>
 81142ba:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 81142be:	2b00      	cmp	r3, #0
 81142c0:	d05d      	beq.n	811437e <__multiply+0x128>
 81142c2:	6106      	str	r6, [r0, #16]
 81142c4:	b003      	add	sp, #12
 81142c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81142ca:	f843 2b04 	str.w	r2, [r3], #4
 81142ce:	e7e3      	b.n	8114298 <__multiply+0x42>
 81142d0:	f8b2 b000 	ldrh.w	fp, [r2]
 81142d4:	f1bb 0f00 	cmp.w	fp, #0
 81142d8:	d023      	beq.n	8114322 <__multiply+0xcc>
 81142da:	4689      	mov	r9, r1
 81142dc:	46ac      	mov	ip, r5
 81142de:	f04f 0800 	mov.w	r8, #0
 81142e2:	f859 4b04 	ldr.w	r4, [r9], #4
 81142e6:	f8dc a000 	ldr.w	sl, [ip]
 81142ea:	b2a3      	uxth	r3, r4
 81142ec:	fa1f fa8a 	uxth.w	sl, sl
 81142f0:	fb0b a303 	mla	r3, fp, r3, sl
 81142f4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 81142f8:	f8dc 4000 	ldr.w	r4, [ip]
 81142fc:	4443      	add	r3, r8
 81142fe:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8114302:	fb0b 840a 	mla	r4, fp, sl, r8
 8114306:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 811430a:	46e2      	mov	sl, ip
 811430c:	b29b      	uxth	r3, r3
 811430e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8114312:	454f      	cmp	r7, r9
 8114314:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8114318:	f84a 3b04 	str.w	r3, [sl], #4
 811431c:	d82b      	bhi.n	8114376 <__multiply+0x120>
 811431e:	f8cc 8004 	str.w	r8, [ip, #4]
 8114322:	9b01      	ldr	r3, [sp, #4]
 8114324:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8114328:	3204      	adds	r2, #4
 811432a:	f1ba 0f00 	cmp.w	sl, #0
 811432e:	d020      	beq.n	8114372 <__multiply+0x11c>
 8114330:	682b      	ldr	r3, [r5, #0]
 8114332:	4689      	mov	r9, r1
 8114334:	46a8      	mov	r8, r5
 8114336:	f04f 0b00 	mov.w	fp, #0
 811433a:	f8b9 c000 	ldrh.w	ip, [r9]
 811433e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8114342:	fb0a 440c 	mla	r4, sl, ip, r4
 8114346:	445c      	add	r4, fp
 8114348:	46c4      	mov	ip, r8
 811434a:	b29b      	uxth	r3, r3
 811434c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8114350:	f84c 3b04 	str.w	r3, [ip], #4
 8114354:	f859 3b04 	ldr.w	r3, [r9], #4
 8114358:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 811435c:	0c1b      	lsrs	r3, r3, #16
 811435e:	fb0a b303 	mla	r3, sl, r3, fp
 8114362:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8114366:	454f      	cmp	r7, r9
 8114368:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 811436c:	d805      	bhi.n	811437a <__multiply+0x124>
 811436e:	f8c8 3004 	str.w	r3, [r8, #4]
 8114372:	3504      	adds	r5, #4
 8114374:	e79b      	b.n	81142ae <__multiply+0x58>
 8114376:	46d4      	mov	ip, sl
 8114378:	e7b3      	b.n	81142e2 <__multiply+0x8c>
 811437a:	46e0      	mov	r8, ip
 811437c:	e7dd      	b.n	811433a <__multiply+0xe4>
 811437e:	3e01      	subs	r6, #1
 8114380:	e799      	b.n	81142b6 <__multiply+0x60>
	...

08114384 <__pow5mult>:
 8114384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8114388:	4615      	mov	r5, r2
 811438a:	f012 0203 	ands.w	r2, r2, #3
 811438e:	4606      	mov	r6, r0
 8114390:	460f      	mov	r7, r1
 8114392:	d007      	beq.n	81143a4 <__pow5mult+0x20>
 8114394:	3a01      	subs	r2, #1
 8114396:	4c21      	ldr	r4, [pc, #132]	; (811441c <__pow5mult+0x98>)
 8114398:	2300      	movs	r3, #0
 811439a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 811439e:	f7ff fec8 	bl	8114132 <__multadd>
 81143a2:	4607      	mov	r7, r0
 81143a4:	10ad      	asrs	r5, r5, #2
 81143a6:	d035      	beq.n	8114414 <__pow5mult+0x90>
 81143a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 81143aa:	b93c      	cbnz	r4, 81143bc <__pow5mult+0x38>
 81143ac:	2010      	movs	r0, #16
 81143ae:	f7ff fe5b 	bl	8114068 <malloc>
 81143b2:	6270      	str	r0, [r6, #36]	; 0x24
 81143b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 81143b8:	6004      	str	r4, [r0, #0]
 81143ba:	60c4      	str	r4, [r0, #12]
 81143bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 81143c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 81143c4:	b94c      	cbnz	r4, 81143da <__pow5mult+0x56>
 81143c6:	f240 2171 	movw	r1, #625	; 0x271
 81143ca:	4630      	mov	r0, r6
 81143cc:	f7ff ff3a 	bl	8114244 <__i2b>
 81143d0:	2300      	movs	r3, #0
 81143d2:	f8c8 0008 	str.w	r0, [r8, #8]
 81143d6:	4604      	mov	r4, r0
 81143d8:	6003      	str	r3, [r0, #0]
 81143da:	f04f 0800 	mov.w	r8, #0
 81143de:	07eb      	lsls	r3, r5, #31
 81143e0:	d50a      	bpl.n	81143f8 <__pow5mult+0x74>
 81143e2:	4639      	mov	r1, r7
 81143e4:	4622      	mov	r2, r4
 81143e6:	4630      	mov	r0, r6
 81143e8:	f7ff ff35 	bl	8114256 <__multiply>
 81143ec:	4639      	mov	r1, r7
 81143ee:	4681      	mov	r9, r0
 81143f0:	4630      	mov	r0, r6
 81143f2:	f7ff fe87 	bl	8114104 <_Bfree>
 81143f6:	464f      	mov	r7, r9
 81143f8:	106d      	asrs	r5, r5, #1
 81143fa:	d00b      	beq.n	8114414 <__pow5mult+0x90>
 81143fc:	6820      	ldr	r0, [r4, #0]
 81143fe:	b938      	cbnz	r0, 8114410 <__pow5mult+0x8c>
 8114400:	4622      	mov	r2, r4
 8114402:	4621      	mov	r1, r4
 8114404:	4630      	mov	r0, r6
 8114406:	f7ff ff26 	bl	8114256 <__multiply>
 811440a:	6020      	str	r0, [r4, #0]
 811440c:	f8c0 8000 	str.w	r8, [r0]
 8114410:	4604      	mov	r4, r0
 8114412:	e7e4      	b.n	81143de <__pow5mult+0x5a>
 8114414:	4638      	mov	r0, r7
 8114416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 811441a:	bf00      	nop
 811441c:	08116170 	.word	0x08116170

08114420 <__lshift>:
 8114420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8114424:	460c      	mov	r4, r1
 8114426:	ea4f 1a62 	mov.w	sl, r2, asr #5
 811442a:	6923      	ldr	r3, [r4, #16]
 811442c:	6849      	ldr	r1, [r1, #4]
 811442e:	eb0a 0903 	add.w	r9, sl, r3
 8114432:	68a3      	ldr	r3, [r4, #8]
 8114434:	4607      	mov	r7, r0
 8114436:	4616      	mov	r6, r2
 8114438:	f109 0501 	add.w	r5, r9, #1
 811443c:	42ab      	cmp	r3, r5
 811443e:	db32      	blt.n	81144a6 <__lshift+0x86>
 8114440:	4638      	mov	r0, r7
 8114442:	f7ff fe2b 	bl	811409c <_Balloc>
 8114446:	2300      	movs	r3, #0
 8114448:	4680      	mov	r8, r0
 811444a:	f100 0114 	add.w	r1, r0, #20
 811444e:	461a      	mov	r2, r3
 8114450:	4553      	cmp	r3, sl
 8114452:	db2b      	blt.n	81144ac <__lshift+0x8c>
 8114454:	6920      	ldr	r0, [r4, #16]
 8114456:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 811445a:	f104 0314 	add.w	r3, r4, #20
 811445e:	f016 021f 	ands.w	r2, r6, #31
 8114462:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8114466:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 811446a:	d025      	beq.n	81144b8 <__lshift+0x98>
 811446c:	f1c2 0e20 	rsb	lr, r2, #32
 8114470:	2000      	movs	r0, #0
 8114472:	681e      	ldr	r6, [r3, #0]
 8114474:	468a      	mov	sl, r1
 8114476:	4096      	lsls	r6, r2
 8114478:	4330      	orrs	r0, r6
 811447a:	f84a 0b04 	str.w	r0, [sl], #4
 811447e:	f853 0b04 	ldr.w	r0, [r3], #4
 8114482:	459c      	cmp	ip, r3
 8114484:	fa20 f00e 	lsr.w	r0, r0, lr
 8114488:	d814      	bhi.n	81144b4 <__lshift+0x94>
 811448a:	6048      	str	r0, [r1, #4]
 811448c:	b108      	cbz	r0, 8114492 <__lshift+0x72>
 811448e:	f109 0502 	add.w	r5, r9, #2
 8114492:	3d01      	subs	r5, #1
 8114494:	4638      	mov	r0, r7
 8114496:	f8c8 5010 	str.w	r5, [r8, #16]
 811449a:	4621      	mov	r1, r4
 811449c:	f7ff fe32 	bl	8114104 <_Bfree>
 81144a0:	4640      	mov	r0, r8
 81144a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81144a6:	3101      	adds	r1, #1
 81144a8:	005b      	lsls	r3, r3, #1
 81144aa:	e7c7      	b.n	811443c <__lshift+0x1c>
 81144ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 81144b0:	3301      	adds	r3, #1
 81144b2:	e7cd      	b.n	8114450 <__lshift+0x30>
 81144b4:	4651      	mov	r1, sl
 81144b6:	e7dc      	b.n	8114472 <__lshift+0x52>
 81144b8:	3904      	subs	r1, #4
 81144ba:	f853 2b04 	ldr.w	r2, [r3], #4
 81144be:	f841 2f04 	str.w	r2, [r1, #4]!
 81144c2:	459c      	cmp	ip, r3
 81144c4:	d8f9      	bhi.n	81144ba <__lshift+0x9a>
 81144c6:	e7e4      	b.n	8114492 <__lshift+0x72>

081144c8 <__mcmp>:
 81144c8:	6903      	ldr	r3, [r0, #16]
 81144ca:	690a      	ldr	r2, [r1, #16]
 81144cc:	1a9b      	subs	r3, r3, r2
 81144ce:	b530      	push	{r4, r5, lr}
 81144d0:	d10c      	bne.n	81144ec <__mcmp+0x24>
 81144d2:	0092      	lsls	r2, r2, #2
 81144d4:	3014      	adds	r0, #20
 81144d6:	3114      	adds	r1, #20
 81144d8:	1884      	adds	r4, r0, r2
 81144da:	4411      	add	r1, r2
 81144dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 81144e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 81144e4:	4295      	cmp	r5, r2
 81144e6:	d003      	beq.n	81144f0 <__mcmp+0x28>
 81144e8:	d305      	bcc.n	81144f6 <__mcmp+0x2e>
 81144ea:	2301      	movs	r3, #1
 81144ec:	4618      	mov	r0, r3
 81144ee:	bd30      	pop	{r4, r5, pc}
 81144f0:	42a0      	cmp	r0, r4
 81144f2:	d3f3      	bcc.n	81144dc <__mcmp+0x14>
 81144f4:	e7fa      	b.n	81144ec <__mcmp+0x24>
 81144f6:	f04f 33ff 	mov.w	r3, #4294967295
 81144fa:	e7f7      	b.n	81144ec <__mcmp+0x24>

081144fc <__mdiff>:
 81144fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8114500:	460d      	mov	r5, r1
 8114502:	4607      	mov	r7, r0
 8114504:	4611      	mov	r1, r2
 8114506:	4628      	mov	r0, r5
 8114508:	4614      	mov	r4, r2
 811450a:	f7ff ffdd 	bl	81144c8 <__mcmp>
 811450e:	1e06      	subs	r6, r0, #0
 8114510:	d108      	bne.n	8114524 <__mdiff+0x28>
 8114512:	4631      	mov	r1, r6
 8114514:	4638      	mov	r0, r7
 8114516:	f7ff fdc1 	bl	811409c <_Balloc>
 811451a:	2301      	movs	r3, #1
 811451c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8114520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8114524:	bfa4      	itt	ge
 8114526:	4623      	movge	r3, r4
 8114528:	462c      	movge	r4, r5
 811452a:	4638      	mov	r0, r7
 811452c:	6861      	ldr	r1, [r4, #4]
 811452e:	bfa6      	itte	ge
 8114530:	461d      	movge	r5, r3
 8114532:	2600      	movge	r6, #0
 8114534:	2601      	movlt	r6, #1
 8114536:	f7ff fdb1 	bl	811409c <_Balloc>
 811453a:	692b      	ldr	r3, [r5, #16]
 811453c:	60c6      	str	r6, [r0, #12]
 811453e:	6926      	ldr	r6, [r4, #16]
 8114540:	f105 0914 	add.w	r9, r5, #20
 8114544:	f104 0214 	add.w	r2, r4, #20
 8114548:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 811454c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8114550:	f100 0514 	add.w	r5, r0, #20
 8114554:	f04f 0e00 	mov.w	lr, #0
 8114558:	f852 ab04 	ldr.w	sl, [r2], #4
 811455c:	f859 4b04 	ldr.w	r4, [r9], #4
 8114560:	fa1e f18a 	uxtah	r1, lr, sl
 8114564:	b2a3      	uxth	r3, r4
 8114566:	1ac9      	subs	r1, r1, r3
 8114568:	0c23      	lsrs	r3, r4, #16
 811456a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 811456e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8114572:	b289      	uxth	r1, r1
 8114574:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8114578:	45c8      	cmp	r8, r9
 811457a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 811457e:	4694      	mov	ip, r2
 8114580:	f845 3b04 	str.w	r3, [r5], #4
 8114584:	d8e8      	bhi.n	8114558 <__mdiff+0x5c>
 8114586:	45bc      	cmp	ip, r7
 8114588:	d304      	bcc.n	8114594 <__mdiff+0x98>
 811458a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 811458e:	b183      	cbz	r3, 81145b2 <__mdiff+0xb6>
 8114590:	6106      	str	r6, [r0, #16]
 8114592:	e7c5      	b.n	8114520 <__mdiff+0x24>
 8114594:	f85c 1b04 	ldr.w	r1, [ip], #4
 8114598:	fa1e f381 	uxtah	r3, lr, r1
 811459c:	141a      	asrs	r2, r3, #16
 811459e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 81145a2:	b29b      	uxth	r3, r3
 81145a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 81145a8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 81145ac:	f845 3b04 	str.w	r3, [r5], #4
 81145b0:	e7e9      	b.n	8114586 <__mdiff+0x8a>
 81145b2:	3e01      	subs	r6, #1
 81145b4:	e7e9      	b.n	811458a <__mdiff+0x8e>

081145b6 <__d2b>:
 81145b6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 81145ba:	460e      	mov	r6, r1
 81145bc:	2101      	movs	r1, #1
 81145be:	ec59 8b10 	vmov	r8, r9, d0
 81145c2:	4615      	mov	r5, r2
 81145c4:	f7ff fd6a 	bl	811409c <_Balloc>
 81145c8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 81145cc:	4607      	mov	r7, r0
 81145ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 81145d2:	bb34      	cbnz	r4, 8114622 <__d2b+0x6c>
 81145d4:	9301      	str	r3, [sp, #4]
 81145d6:	f1b8 0300 	subs.w	r3, r8, #0
 81145da:	d027      	beq.n	811462c <__d2b+0x76>
 81145dc:	a802      	add	r0, sp, #8
 81145de:	f840 3d08 	str.w	r3, [r0, #-8]!
 81145e2:	f7ff fe00 	bl	81141e6 <__lo0bits>
 81145e6:	9900      	ldr	r1, [sp, #0]
 81145e8:	b1f0      	cbz	r0, 8114628 <__d2b+0x72>
 81145ea:	9a01      	ldr	r2, [sp, #4]
 81145ec:	f1c0 0320 	rsb	r3, r0, #32
 81145f0:	fa02 f303 	lsl.w	r3, r2, r3
 81145f4:	430b      	orrs	r3, r1
 81145f6:	40c2      	lsrs	r2, r0
 81145f8:	617b      	str	r3, [r7, #20]
 81145fa:	9201      	str	r2, [sp, #4]
 81145fc:	9b01      	ldr	r3, [sp, #4]
 81145fe:	61bb      	str	r3, [r7, #24]
 8114600:	2b00      	cmp	r3, #0
 8114602:	bf14      	ite	ne
 8114604:	2102      	movne	r1, #2
 8114606:	2101      	moveq	r1, #1
 8114608:	6139      	str	r1, [r7, #16]
 811460a:	b1c4      	cbz	r4, 811463e <__d2b+0x88>
 811460c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8114610:	4404      	add	r4, r0
 8114612:	6034      	str	r4, [r6, #0]
 8114614:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8114618:	6028      	str	r0, [r5, #0]
 811461a:	4638      	mov	r0, r7
 811461c:	b003      	add	sp, #12
 811461e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8114622:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8114626:	e7d5      	b.n	81145d4 <__d2b+0x1e>
 8114628:	6179      	str	r1, [r7, #20]
 811462a:	e7e7      	b.n	81145fc <__d2b+0x46>
 811462c:	a801      	add	r0, sp, #4
 811462e:	f7ff fdda 	bl	81141e6 <__lo0bits>
 8114632:	9b01      	ldr	r3, [sp, #4]
 8114634:	617b      	str	r3, [r7, #20]
 8114636:	2101      	movs	r1, #1
 8114638:	6139      	str	r1, [r7, #16]
 811463a:	3020      	adds	r0, #32
 811463c:	e7e5      	b.n	811460a <__d2b+0x54>
 811463e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8114642:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8114646:	6030      	str	r0, [r6, #0]
 8114648:	6918      	ldr	r0, [r3, #16]
 811464a:	f7ff fdad 	bl	81141a8 <__hi0bits>
 811464e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8114652:	e7e1      	b.n	8114618 <__d2b+0x62>

08114654 <_calloc_r>:
 8114654:	b538      	push	{r3, r4, r5, lr}
 8114656:	fb02 f401 	mul.w	r4, r2, r1
 811465a:	4621      	mov	r1, r4
 811465c:	f000 f856 	bl	811470c <_malloc_r>
 8114660:	4605      	mov	r5, r0
 8114662:	b118      	cbz	r0, 811466c <_calloc_r+0x18>
 8114664:	4622      	mov	r2, r4
 8114666:	2100      	movs	r1, #0
 8114668:	f7fd fdaf 	bl	81121ca <memset>
 811466c:	4628      	mov	r0, r5
 811466e:	bd38      	pop	{r3, r4, r5, pc}

08114670 <_free_r>:
 8114670:	b538      	push	{r3, r4, r5, lr}
 8114672:	4605      	mov	r5, r0
 8114674:	2900      	cmp	r1, #0
 8114676:	d045      	beq.n	8114704 <_free_r+0x94>
 8114678:	f851 3c04 	ldr.w	r3, [r1, #-4]
 811467c:	1f0c      	subs	r4, r1, #4
 811467e:	2b00      	cmp	r3, #0
 8114680:	bfb8      	it	lt
 8114682:	18e4      	addlt	r4, r4, r3
 8114684:	f000 fbfd 	bl	8114e82 <__malloc_lock>
 8114688:	4a1f      	ldr	r2, [pc, #124]	; (8114708 <_free_r+0x98>)
 811468a:	6813      	ldr	r3, [r2, #0]
 811468c:	4610      	mov	r0, r2
 811468e:	b933      	cbnz	r3, 811469e <_free_r+0x2e>
 8114690:	6063      	str	r3, [r4, #4]
 8114692:	6014      	str	r4, [r2, #0]
 8114694:	4628      	mov	r0, r5
 8114696:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 811469a:	f000 bbf3 	b.w	8114e84 <__malloc_unlock>
 811469e:	42a3      	cmp	r3, r4
 81146a0:	d90c      	bls.n	81146bc <_free_r+0x4c>
 81146a2:	6821      	ldr	r1, [r4, #0]
 81146a4:	1862      	adds	r2, r4, r1
 81146a6:	4293      	cmp	r3, r2
 81146a8:	bf04      	itt	eq
 81146aa:	681a      	ldreq	r2, [r3, #0]
 81146ac:	685b      	ldreq	r3, [r3, #4]
 81146ae:	6063      	str	r3, [r4, #4]
 81146b0:	bf04      	itt	eq
 81146b2:	1852      	addeq	r2, r2, r1
 81146b4:	6022      	streq	r2, [r4, #0]
 81146b6:	6004      	str	r4, [r0, #0]
 81146b8:	e7ec      	b.n	8114694 <_free_r+0x24>
 81146ba:	4613      	mov	r3, r2
 81146bc:	685a      	ldr	r2, [r3, #4]
 81146be:	b10a      	cbz	r2, 81146c4 <_free_r+0x54>
 81146c0:	42a2      	cmp	r2, r4
 81146c2:	d9fa      	bls.n	81146ba <_free_r+0x4a>
 81146c4:	6819      	ldr	r1, [r3, #0]
 81146c6:	1858      	adds	r0, r3, r1
 81146c8:	42a0      	cmp	r0, r4
 81146ca:	d10b      	bne.n	81146e4 <_free_r+0x74>
 81146cc:	6820      	ldr	r0, [r4, #0]
 81146ce:	4401      	add	r1, r0
 81146d0:	1858      	adds	r0, r3, r1
 81146d2:	4282      	cmp	r2, r0
 81146d4:	6019      	str	r1, [r3, #0]
 81146d6:	d1dd      	bne.n	8114694 <_free_r+0x24>
 81146d8:	6810      	ldr	r0, [r2, #0]
 81146da:	6852      	ldr	r2, [r2, #4]
 81146dc:	605a      	str	r2, [r3, #4]
 81146de:	4401      	add	r1, r0
 81146e0:	6019      	str	r1, [r3, #0]
 81146e2:	e7d7      	b.n	8114694 <_free_r+0x24>
 81146e4:	d902      	bls.n	81146ec <_free_r+0x7c>
 81146e6:	230c      	movs	r3, #12
 81146e8:	602b      	str	r3, [r5, #0]
 81146ea:	e7d3      	b.n	8114694 <_free_r+0x24>
 81146ec:	6820      	ldr	r0, [r4, #0]
 81146ee:	1821      	adds	r1, r4, r0
 81146f0:	428a      	cmp	r2, r1
 81146f2:	bf04      	itt	eq
 81146f4:	6811      	ldreq	r1, [r2, #0]
 81146f6:	6852      	ldreq	r2, [r2, #4]
 81146f8:	6062      	str	r2, [r4, #4]
 81146fa:	bf04      	itt	eq
 81146fc:	1809      	addeq	r1, r1, r0
 81146fe:	6021      	streq	r1, [r4, #0]
 8114700:	605c      	str	r4, [r3, #4]
 8114702:	e7c7      	b.n	8114694 <_free_r+0x24>
 8114704:	bd38      	pop	{r3, r4, r5, pc}
 8114706:	bf00      	nop
 8114708:	1000ddbc 	.word	0x1000ddbc

0811470c <_malloc_r>:
 811470c:	b570      	push	{r4, r5, r6, lr}
 811470e:	1ccd      	adds	r5, r1, #3
 8114710:	f025 0503 	bic.w	r5, r5, #3
 8114714:	3508      	adds	r5, #8
 8114716:	2d0c      	cmp	r5, #12
 8114718:	bf38      	it	cc
 811471a:	250c      	movcc	r5, #12
 811471c:	2d00      	cmp	r5, #0
 811471e:	4606      	mov	r6, r0
 8114720:	db01      	blt.n	8114726 <_malloc_r+0x1a>
 8114722:	42a9      	cmp	r1, r5
 8114724:	d903      	bls.n	811472e <_malloc_r+0x22>
 8114726:	230c      	movs	r3, #12
 8114728:	6033      	str	r3, [r6, #0]
 811472a:	2000      	movs	r0, #0
 811472c:	bd70      	pop	{r4, r5, r6, pc}
 811472e:	f000 fba8 	bl	8114e82 <__malloc_lock>
 8114732:	4a21      	ldr	r2, [pc, #132]	; (81147b8 <_malloc_r+0xac>)
 8114734:	6814      	ldr	r4, [r2, #0]
 8114736:	4621      	mov	r1, r4
 8114738:	b991      	cbnz	r1, 8114760 <_malloc_r+0x54>
 811473a:	4c20      	ldr	r4, [pc, #128]	; (81147bc <_malloc_r+0xb0>)
 811473c:	6823      	ldr	r3, [r4, #0]
 811473e:	b91b      	cbnz	r3, 8114748 <_malloc_r+0x3c>
 8114740:	4630      	mov	r0, r6
 8114742:	f000 facf 	bl	8114ce4 <_sbrk_r>
 8114746:	6020      	str	r0, [r4, #0]
 8114748:	4629      	mov	r1, r5
 811474a:	4630      	mov	r0, r6
 811474c:	f000 faca 	bl	8114ce4 <_sbrk_r>
 8114750:	1c43      	adds	r3, r0, #1
 8114752:	d124      	bne.n	811479e <_malloc_r+0x92>
 8114754:	230c      	movs	r3, #12
 8114756:	6033      	str	r3, [r6, #0]
 8114758:	4630      	mov	r0, r6
 811475a:	f000 fb93 	bl	8114e84 <__malloc_unlock>
 811475e:	e7e4      	b.n	811472a <_malloc_r+0x1e>
 8114760:	680b      	ldr	r3, [r1, #0]
 8114762:	1b5b      	subs	r3, r3, r5
 8114764:	d418      	bmi.n	8114798 <_malloc_r+0x8c>
 8114766:	2b0b      	cmp	r3, #11
 8114768:	d90f      	bls.n	811478a <_malloc_r+0x7e>
 811476a:	600b      	str	r3, [r1, #0]
 811476c:	50cd      	str	r5, [r1, r3]
 811476e:	18cc      	adds	r4, r1, r3
 8114770:	4630      	mov	r0, r6
 8114772:	f000 fb87 	bl	8114e84 <__malloc_unlock>
 8114776:	f104 000b 	add.w	r0, r4, #11
 811477a:	1d23      	adds	r3, r4, #4
 811477c:	f020 0007 	bic.w	r0, r0, #7
 8114780:	1ac3      	subs	r3, r0, r3
 8114782:	d0d3      	beq.n	811472c <_malloc_r+0x20>
 8114784:	425a      	negs	r2, r3
 8114786:	50e2      	str	r2, [r4, r3]
 8114788:	e7d0      	b.n	811472c <_malloc_r+0x20>
 811478a:	428c      	cmp	r4, r1
 811478c:	684b      	ldr	r3, [r1, #4]
 811478e:	bf16      	itet	ne
 8114790:	6063      	strne	r3, [r4, #4]
 8114792:	6013      	streq	r3, [r2, #0]
 8114794:	460c      	movne	r4, r1
 8114796:	e7eb      	b.n	8114770 <_malloc_r+0x64>
 8114798:	460c      	mov	r4, r1
 811479a:	6849      	ldr	r1, [r1, #4]
 811479c:	e7cc      	b.n	8114738 <_malloc_r+0x2c>
 811479e:	1cc4      	adds	r4, r0, #3
 81147a0:	f024 0403 	bic.w	r4, r4, #3
 81147a4:	42a0      	cmp	r0, r4
 81147a6:	d005      	beq.n	81147b4 <_malloc_r+0xa8>
 81147a8:	1a21      	subs	r1, r4, r0
 81147aa:	4630      	mov	r0, r6
 81147ac:	f000 fa9a 	bl	8114ce4 <_sbrk_r>
 81147b0:	3001      	adds	r0, #1
 81147b2:	d0cf      	beq.n	8114754 <_malloc_r+0x48>
 81147b4:	6025      	str	r5, [r4, #0]
 81147b6:	e7db      	b.n	8114770 <_malloc_r+0x64>
 81147b8:	1000ddbc 	.word	0x1000ddbc
 81147bc:	1000ddc0 	.word	0x1000ddc0

081147c0 <__ssputs_r>:
 81147c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81147c4:	688e      	ldr	r6, [r1, #8]
 81147c6:	429e      	cmp	r6, r3
 81147c8:	4682      	mov	sl, r0
 81147ca:	460c      	mov	r4, r1
 81147cc:	4690      	mov	r8, r2
 81147ce:	4699      	mov	r9, r3
 81147d0:	d837      	bhi.n	8114842 <__ssputs_r+0x82>
 81147d2:	898a      	ldrh	r2, [r1, #12]
 81147d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 81147d8:	d031      	beq.n	811483e <__ssputs_r+0x7e>
 81147da:	6825      	ldr	r5, [r4, #0]
 81147dc:	6909      	ldr	r1, [r1, #16]
 81147de:	1a6f      	subs	r7, r5, r1
 81147e0:	6965      	ldr	r5, [r4, #20]
 81147e2:	2302      	movs	r3, #2
 81147e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 81147e8:	fb95 f5f3 	sdiv	r5, r5, r3
 81147ec:	f109 0301 	add.w	r3, r9, #1
 81147f0:	443b      	add	r3, r7
 81147f2:	429d      	cmp	r5, r3
 81147f4:	bf38      	it	cc
 81147f6:	461d      	movcc	r5, r3
 81147f8:	0553      	lsls	r3, r2, #21
 81147fa:	d530      	bpl.n	811485e <__ssputs_r+0x9e>
 81147fc:	4629      	mov	r1, r5
 81147fe:	f7ff ff85 	bl	811470c <_malloc_r>
 8114802:	4606      	mov	r6, r0
 8114804:	b950      	cbnz	r0, 811481c <__ssputs_r+0x5c>
 8114806:	230c      	movs	r3, #12
 8114808:	f8ca 3000 	str.w	r3, [sl]
 811480c:	89a3      	ldrh	r3, [r4, #12]
 811480e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8114812:	81a3      	strh	r3, [r4, #12]
 8114814:	f04f 30ff 	mov.w	r0, #4294967295
 8114818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 811481c:	463a      	mov	r2, r7
 811481e:	6921      	ldr	r1, [r4, #16]
 8114820:	f7fd fcc8 	bl	81121b4 <memcpy>
 8114824:	89a3      	ldrh	r3, [r4, #12]
 8114826:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 811482a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 811482e:	81a3      	strh	r3, [r4, #12]
 8114830:	6126      	str	r6, [r4, #16]
 8114832:	6165      	str	r5, [r4, #20]
 8114834:	443e      	add	r6, r7
 8114836:	1bed      	subs	r5, r5, r7
 8114838:	6026      	str	r6, [r4, #0]
 811483a:	60a5      	str	r5, [r4, #8]
 811483c:	464e      	mov	r6, r9
 811483e:	454e      	cmp	r6, r9
 8114840:	d900      	bls.n	8114844 <__ssputs_r+0x84>
 8114842:	464e      	mov	r6, r9
 8114844:	4632      	mov	r2, r6
 8114846:	4641      	mov	r1, r8
 8114848:	6820      	ldr	r0, [r4, #0]
 811484a:	f000 fb01 	bl	8114e50 <memmove>
 811484e:	68a3      	ldr	r3, [r4, #8]
 8114850:	1b9b      	subs	r3, r3, r6
 8114852:	60a3      	str	r3, [r4, #8]
 8114854:	6823      	ldr	r3, [r4, #0]
 8114856:	441e      	add	r6, r3
 8114858:	6026      	str	r6, [r4, #0]
 811485a:	2000      	movs	r0, #0
 811485c:	e7dc      	b.n	8114818 <__ssputs_r+0x58>
 811485e:	462a      	mov	r2, r5
 8114860:	f000 fb11 	bl	8114e86 <_realloc_r>
 8114864:	4606      	mov	r6, r0
 8114866:	2800      	cmp	r0, #0
 8114868:	d1e2      	bne.n	8114830 <__ssputs_r+0x70>
 811486a:	6921      	ldr	r1, [r4, #16]
 811486c:	4650      	mov	r0, sl
 811486e:	f7ff feff 	bl	8114670 <_free_r>
 8114872:	e7c8      	b.n	8114806 <__ssputs_r+0x46>

08114874 <_svfiprintf_r>:
 8114874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8114878:	461d      	mov	r5, r3
 811487a:	898b      	ldrh	r3, [r1, #12]
 811487c:	061f      	lsls	r7, r3, #24
 811487e:	b09d      	sub	sp, #116	; 0x74
 8114880:	4680      	mov	r8, r0
 8114882:	460c      	mov	r4, r1
 8114884:	4616      	mov	r6, r2
 8114886:	d50f      	bpl.n	81148a8 <_svfiprintf_r+0x34>
 8114888:	690b      	ldr	r3, [r1, #16]
 811488a:	b96b      	cbnz	r3, 81148a8 <_svfiprintf_r+0x34>
 811488c:	2140      	movs	r1, #64	; 0x40
 811488e:	f7ff ff3d 	bl	811470c <_malloc_r>
 8114892:	6020      	str	r0, [r4, #0]
 8114894:	6120      	str	r0, [r4, #16]
 8114896:	b928      	cbnz	r0, 81148a4 <_svfiprintf_r+0x30>
 8114898:	230c      	movs	r3, #12
 811489a:	f8c8 3000 	str.w	r3, [r8]
 811489e:	f04f 30ff 	mov.w	r0, #4294967295
 81148a2:	e0c8      	b.n	8114a36 <_svfiprintf_r+0x1c2>
 81148a4:	2340      	movs	r3, #64	; 0x40
 81148a6:	6163      	str	r3, [r4, #20]
 81148a8:	2300      	movs	r3, #0
 81148aa:	9309      	str	r3, [sp, #36]	; 0x24
 81148ac:	2320      	movs	r3, #32
 81148ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 81148b2:	2330      	movs	r3, #48	; 0x30
 81148b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 81148b8:	9503      	str	r5, [sp, #12]
 81148ba:	f04f 0b01 	mov.w	fp, #1
 81148be:	4637      	mov	r7, r6
 81148c0:	463d      	mov	r5, r7
 81148c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 81148c6:	b10b      	cbz	r3, 81148cc <_svfiprintf_r+0x58>
 81148c8:	2b25      	cmp	r3, #37	; 0x25
 81148ca:	d13e      	bne.n	811494a <_svfiprintf_r+0xd6>
 81148cc:	ebb7 0a06 	subs.w	sl, r7, r6
 81148d0:	d00b      	beq.n	81148ea <_svfiprintf_r+0x76>
 81148d2:	4653      	mov	r3, sl
 81148d4:	4632      	mov	r2, r6
 81148d6:	4621      	mov	r1, r4
 81148d8:	4640      	mov	r0, r8
 81148da:	f7ff ff71 	bl	81147c0 <__ssputs_r>
 81148de:	3001      	adds	r0, #1
 81148e0:	f000 80a4 	beq.w	8114a2c <_svfiprintf_r+0x1b8>
 81148e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81148e6:	4453      	add	r3, sl
 81148e8:	9309      	str	r3, [sp, #36]	; 0x24
 81148ea:	783b      	ldrb	r3, [r7, #0]
 81148ec:	2b00      	cmp	r3, #0
 81148ee:	f000 809d 	beq.w	8114a2c <_svfiprintf_r+0x1b8>
 81148f2:	2300      	movs	r3, #0
 81148f4:	f04f 32ff 	mov.w	r2, #4294967295
 81148f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 81148fc:	9304      	str	r3, [sp, #16]
 81148fe:	9307      	str	r3, [sp, #28]
 8114900:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8114904:	931a      	str	r3, [sp, #104]	; 0x68
 8114906:	462f      	mov	r7, r5
 8114908:	2205      	movs	r2, #5
 811490a:	f817 1b01 	ldrb.w	r1, [r7], #1
 811490e:	4850      	ldr	r0, [pc, #320]	; (8114a50 <_svfiprintf_r+0x1dc>)
 8114910:	f7eb fcfe 	bl	8100310 <memchr>
 8114914:	9b04      	ldr	r3, [sp, #16]
 8114916:	b9d0      	cbnz	r0, 811494e <_svfiprintf_r+0xda>
 8114918:	06d9      	lsls	r1, r3, #27
 811491a:	bf44      	itt	mi
 811491c:	2220      	movmi	r2, #32
 811491e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8114922:	071a      	lsls	r2, r3, #28
 8114924:	bf44      	itt	mi
 8114926:	222b      	movmi	r2, #43	; 0x2b
 8114928:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 811492c:	782a      	ldrb	r2, [r5, #0]
 811492e:	2a2a      	cmp	r2, #42	; 0x2a
 8114930:	d015      	beq.n	811495e <_svfiprintf_r+0xea>
 8114932:	9a07      	ldr	r2, [sp, #28]
 8114934:	462f      	mov	r7, r5
 8114936:	2000      	movs	r0, #0
 8114938:	250a      	movs	r5, #10
 811493a:	4639      	mov	r1, r7
 811493c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8114940:	3b30      	subs	r3, #48	; 0x30
 8114942:	2b09      	cmp	r3, #9
 8114944:	d94d      	bls.n	81149e2 <_svfiprintf_r+0x16e>
 8114946:	b1b8      	cbz	r0, 8114978 <_svfiprintf_r+0x104>
 8114948:	e00f      	b.n	811496a <_svfiprintf_r+0xf6>
 811494a:	462f      	mov	r7, r5
 811494c:	e7b8      	b.n	81148c0 <_svfiprintf_r+0x4c>
 811494e:	4a40      	ldr	r2, [pc, #256]	; (8114a50 <_svfiprintf_r+0x1dc>)
 8114950:	1a80      	subs	r0, r0, r2
 8114952:	fa0b f000 	lsl.w	r0, fp, r0
 8114956:	4318      	orrs	r0, r3
 8114958:	9004      	str	r0, [sp, #16]
 811495a:	463d      	mov	r5, r7
 811495c:	e7d3      	b.n	8114906 <_svfiprintf_r+0x92>
 811495e:	9a03      	ldr	r2, [sp, #12]
 8114960:	1d11      	adds	r1, r2, #4
 8114962:	6812      	ldr	r2, [r2, #0]
 8114964:	9103      	str	r1, [sp, #12]
 8114966:	2a00      	cmp	r2, #0
 8114968:	db01      	blt.n	811496e <_svfiprintf_r+0xfa>
 811496a:	9207      	str	r2, [sp, #28]
 811496c:	e004      	b.n	8114978 <_svfiprintf_r+0x104>
 811496e:	4252      	negs	r2, r2
 8114970:	f043 0302 	orr.w	r3, r3, #2
 8114974:	9207      	str	r2, [sp, #28]
 8114976:	9304      	str	r3, [sp, #16]
 8114978:	783b      	ldrb	r3, [r7, #0]
 811497a:	2b2e      	cmp	r3, #46	; 0x2e
 811497c:	d10c      	bne.n	8114998 <_svfiprintf_r+0x124>
 811497e:	787b      	ldrb	r3, [r7, #1]
 8114980:	2b2a      	cmp	r3, #42	; 0x2a
 8114982:	d133      	bne.n	81149ec <_svfiprintf_r+0x178>
 8114984:	9b03      	ldr	r3, [sp, #12]
 8114986:	1d1a      	adds	r2, r3, #4
 8114988:	681b      	ldr	r3, [r3, #0]
 811498a:	9203      	str	r2, [sp, #12]
 811498c:	2b00      	cmp	r3, #0
 811498e:	bfb8      	it	lt
 8114990:	f04f 33ff 	movlt.w	r3, #4294967295
 8114994:	3702      	adds	r7, #2
 8114996:	9305      	str	r3, [sp, #20]
 8114998:	4d2e      	ldr	r5, [pc, #184]	; (8114a54 <_svfiprintf_r+0x1e0>)
 811499a:	7839      	ldrb	r1, [r7, #0]
 811499c:	2203      	movs	r2, #3
 811499e:	4628      	mov	r0, r5
 81149a0:	f7eb fcb6 	bl	8100310 <memchr>
 81149a4:	b138      	cbz	r0, 81149b6 <_svfiprintf_r+0x142>
 81149a6:	2340      	movs	r3, #64	; 0x40
 81149a8:	1b40      	subs	r0, r0, r5
 81149aa:	fa03 f000 	lsl.w	r0, r3, r0
 81149ae:	9b04      	ldr	r3, [sp, #16]
 81149b0:	4303      	orrs	r3, r0
 81149b2:	3701      	adds	r7, #1
 81149b4:	9304      	str	r3, [sp, #16]
 81149b6:	7839      	ldrb	r1, [r7, #0]
 81149b8:	4827      	ldr	r0, [pc, #156]	; (8114a58 <_svfiprintf_r+0x1e4>)
 81149ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 81149be:	2206      	movs	r2, #6
 81149c0:	1c7e      	adds	r6, r7, #1
 81149c2:	f7eb fca5 	bl	8100310 <memchr>
 81149c6:	2800      	cmp	r0, #0
 81149c8:	d038      	beq.n	8114a3c <_svfiprintf_r+0x1c8>
 81149ca:	4b24      	ldr	r3, [pc, #144]	; (8114a5c <_svfiprintf_r+0x1e8>)
 81149cc:	bb13      	cbnz	r3, 8114a14 <_svfiprintf_r+0x1a0>
 81149ce:	9b03      	ldr	r3, [sp, #12]
 81149d0:	3307      	adds	r3, #7
 81149d2:	f023 0307 	bic.w	r3, r3, #7
 81149d6:	3308      	adds	r3, #8
 81149d8:	9303      	str	r3, [sp, #12]
 81149da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81149dc:	444b      	add	r3, r9
 81149de:	9309      	str	r3, [sp, #36]	; 0x24
 81149e0:	e76d      	b.n	81148be <_svfiprintf_r+0x4a>
 81149e2:	fb05 3202 	mla	r2, r5, r2, r3
 81149e6:	2001      	movs	r0, #1
 81149e8:	460f      	mov	r7, r1
 81149ea:	e7a6      	b.n	811493a <_svfiprintf_r+0xc6>
 81149ec:	2300      	movs	r3, #0
 81149ee:	3701      	adds	r7, #1
 81149f0:	9305      	str	r3, [sp, #20]
 81149f2:	4619      	mov	r1, r3
 81149f4:	250a      	movs	r5, #10
 81149f6:	4638      	mov	r0, r7
 81149f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 81149fc:	3a30      	subs	r2, #48	; 0x30
 81149fe:	2a09      	cmp	r2, #9
 8114a00:	d903      	bls.n	8114a0a <_svfiprintf_r+0x196>
 8114a02:	2b00      	cmp	r3, #0
 8114a04:	d0c8      	beq.n	8114998 <_svfiprintf_r+0x124>
 8114a06:	9105      	str	r1, [sp, #20]
 8114a08:	e7c6      	b.n	8114998 <_svfiprintf_r+0x124>
 8114a0a:	fb05 2101 	mla	r1, r5, r1, r2
 8114a0e:	2301      	movs	r3, #1
 8114a10:	4607      	mov	r7, r0
 8114a12:	e7f0      	b.n	81149f6 <_svfiprintf_r+0x182>
 8114a14:	ab03      	add	r3, sp, #12
 8114a16:	9300      	str	r3, [sp, #0]
 8114a18:	4622      	mov	r2, r4
 8114a1a:	4b11      	ldr	r3, [pc, #68]	; (8114a60 <_svfiprintf_r+0x1ec>)
 8114a1c:	a904      	add	r1, sp, #16
 8114a1e:	4640      	mov	r0, r8
 8114a20:	f7fd fc70 	bl	8112304 <_printf_float>
 8114a24:	f1b0 3fff 	cmp.w	r0, #4294967295
 8114a28:	4681      	mov	r9, r0
 8114a2a:	d1d6      	bne.n	81149da <_svfiprintf_r+0x166>
 8114a2c:	89a3      	ldrh	r3, [r4, #12]
 8114a2e:	065b      	lsls	r3, r3, #25
 8114a30:	f53f af35 	bmi.w	811489e <_svfiprintf_r+0x2a>
 8114a34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8114a36:	b01d      	add	sp, #116	; 0x74
 8114a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8114a3c:	ab03      	add	r3, sp, #12
 8114a3e:	9300      	str	r3, [sp, #0]
 8114a40:	4622      	mov	r2, r4
 8114a42:	4b07      	ldr	r3, [pc, #28]	; (8114a60 <_svfiprintf_r+0x1ec>)
 8114a44:	a904      	add	r1, sp, #16
 8114a46:	4640      	mov	r0, r8
 8114a48:	f7fd ff12 	bl	8112870 <_printf_i>
 8114a4c:	e7ea      	b.n	8114a24 <_svfiprintf_r+0x1b0>
 8114a4e:	bf00      	nop
 8114a50:	0811617c 	.word	0x0811617c
 8114a54:	08116182 	.word	0x08116182
 8114a58:	08116186 	.word	0x08116186
 8114a5c:	08112305 	.word	0x08112305
 8114a60:	081147c1 	.word	0x081147c1

08114a64 <__sfputc_r>:
 8114a64:	6893      	ldr	r3, [r2, #8]
 8114a66:	3b01      	subs	r3, #1
 8114a68:	2b00      	cmp	r3, #0
 8114a6a:	b410      	push	{r4}
 8114a6c:	6093      	str	r3, [r2, #8]
 8114a6e:	da08      	bge.n	8114a82 <__sfputc_r+0x1e>
 8114a70:	6994      	ldr	r4, [r2, #24]
 8114a72:	42a3      	cmp	r3, r4
 8114a74:	db01      	blt.n	8114a7a <__sfputc_r+0x16>
 8114a76:	290a      	cmp	r1, #10
 8114a78:	d103      	bne.n	8114a82 <__sfputc_r+0x1e>
 8114a7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8114a7e:	f7fe b99b 	b.w	8112db8 <__swbuf_r>
 8114a82:	6813      	ldr	r3, [r2, #0]
 8114a84:	1c58      	adds	r0, r3, #1
 8114a86:	6010      	str	r0, [r2, #0]
 8114a88:	7019      	strb	r1, [r3, #0]
 8114a8a:	4608      	mov	r0, r1
 8114a8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8114a90:	4770      	bx	lr

08114a92 <__sfputs_r>:
 8114a92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8114a94:	4606      	mov	r6, r0
 8114a96:	460f      	mov	r7, r1
 8114a98:	4614      	mov	r4, r2
 8114a9a:	18d5      	adds	r5, r2, r3
 8114a9c:	42ac      	cmp	r4, r5
 8114a9e:	d101      	bne.n	8114aa4 <__sfputs_r+0x12>
 8114aa0:	2000      	movs	r0, #0
 8114aa2:	e007      	b.n	8114ab4 <__sfputs_r+0x22>
 8114aa4:	463a      	mov	r2, r7
 8114aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8114aaa:	4630      	mov	r0, r6
 8114aac:	f7ff ffda 	bl	8114a64 <__sfputc_r>
 8114ab0:	1c43      	adds	r3, r0, #1
 8114ab2:	d1f3      	bne.n	8114a9c <__sfputs_r+0xa>
 8114ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08114ab8 <_vfiprintf_r>:
 8114ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8114abc:	460c      	mov	r4, r1
 8114abe:	b09d      	sub	sp, #116	; 0x74
 8114ac0:	4617      	mov	r7, r2
 8114ac2:	461d      	mov	r5, r3
 8114ac4:	4606      	mov	r6, r0
 8114ac6:	b118      	cbz	r0, 8114ad0 <_vfiprintf_r+0x18>
 8114ac8:	6983      	ldr	r3, [r0, #24]
 8114aca:	b90b      	cbnz	r3, 8114ad0 <_vfiprintf_r+0x18>
 8114acc:	f7ff f9cc 	bl	8113e68 <__sinit>
 8114ad0:	4b7c      	ldr	r3, [pc, #496]	; (8114cc4 <_vfiprintf_r+0x20c>)
 8114ad2:	429c      	cmp	r4, r3
 8114ad4:	d158      	bne.n	8114b88 <_vfiprintf_r+0xd0>
 8114ad6:	6874      	ldr	r4, [r6, #4]
 8114ad8:	89a3      	ldrh	r3, [r4, #12]
 8114ada:	0718      	lsls	r0, r3, #28
 8114adc:	d55e      	bpl.n	8114b9c <_vfiprintf_r+0xe4>
 8114ade:	6923      	ldr	r3, [r4, #16]
 8114ae0:	2b00      	cmp	r3, #0
 8114ae2:	d05b      	beq.n	8114b9c <_vfiprintf_r+0xe4>
 8114ae4:	2300      	movs	r3, #0
 8114ae6:	9309      	str	r3, [sp, #36]	; 0x24
 8114ae8:	2320      	movs	r3, #32
 8114aea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8114aee:	2330      	movs	r3, #48	; 0x30
 8114af0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8114af4:	9503      	str	r5, [sp, #12]
 8114af6:	f04f 0b01 	mov.w	fp, #1
 8114afa:	46b8      	mov	r8, r7
 8114afc:	4645      	mov	r5, r8
 8114afe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8114b02:	b10b      	cbz	r3, 8114b08 <_vfiprintf_r+0x50>
 8114b04:	2b25      	cmp	r3, #37	; 0x25
 8114b06:	d154      	bne.n	8114bb2 <_vfiprintf_r+0xfa>
 8114b08:	ebb8 0a07 	subs.w	sl, r8, r7
 8114b0c:	d00b      	beq.n	8114b26 <_vfiprintf_r+0x6e>
 8114b0e:	4653      	mov	r3, sl
 8114b10:	463a      	mov	r2, r7
 8114b12:	4621      	mov	r1, r4
 8114b14:	4630      	mov	r0, r6
 8114b16:	f7ff ffbc 	bl	8114a92 <__sfputs_r>
 8114b1a:	3001      	adds	r0, #1
 8114b1c:	f000 80c2 	beq.w	8114ca4 <_vfiprintf_r+0x1ec>
 8114b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8114b22:	4453      	add	r3, sl
 8114b24:	9309      	str	r3, [sp, #36]	; 0x24
 8114b26:	f898 3000 	ldrb.w	r3, [r8]
 8114b2a:	2b00      	cmp	r3, #0
 8114b2c:	f000 80ba 	beq.w	8114ca4 <_vfiprintf_r+0x1ec>
 8114b30:	2300      	movs	r3, #0
 8114b32:	f04f 32ff 	mov.w	r2, #4294967295
 8114b36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8114b3a:	9304      	str	r3, [sp, #16]
 8114b3c:	9307      	str	r3, [sp, #28]
 8114b3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8114b42:	931a      	str	r3, [sp, #104]	; 0x68
 8114b44:	46a8      	mov	r8, r5
 8114b46:	2205      	movs	r2, #5
 8114b48:	f818 1b01 	ldrb.w	r1, [r8], #1
 8114b4c:	485e      	ldr	r0, [pc, #376]	; (8114cc8 <_vfiprintf_r+0x210>)
 8114b4e:	f7eb fbdf 	bl	8100310 <memchr>
 8114b52:	9b04      	ldr	r3, [sp, #16]
 8114b54:	bb78      	cbnz	r0, 8114bb6 <_vfiprintf_r+0xfe>
 8114b56:	06d9      	lsls	r1, r3, #27
 8114b58:	bf44      	itt	mi
 8114b5a:	2220      	movmi	r2, #32
 8114b5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8114b60:	071a      	lsls	r2, r3, #28
 8114b62:	bf44      	itt	mi
 8114b64:	222b      	movmi	r2, #43	; 0x2b
 8114b66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8114b6a:	782a      	ldrb	r2, [r5, #0]
 8114b6c:	2a2a      	cmp	r2, #42	; 0x2a
 8114b6e:	d02a      	beq.n	8114bc6 <_vfiprintf_r+0x10e>
 8114b70:	9a07      	ldr	r2, [sp, #28]
 8114b72:	46a8      	mov	r8, r5
 8114b74:	2000      	movs	r0, #0
 8114b76:	250a      	movs	r5, #10
 8114b78:	4641      	mov	r1, r8
 8114b7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8114b7e:	3b30      	subs	r3, #48	; 0x30
 8114b80:	2b09      	cmp	r3, #9
 8114b82:	d969      	bls.n	8114c58 <_vfiprintf_r+0x1a0>
 8114b84:	b360      	cbz	r0, 8114be0 <_vfiprintf_r+0x128>
 8114b86:	e024      	b.n	8114bd2 <_vfiprintf_r+0x11a>
 8114b88:	4b50      	ldr	r3, [pc, #320]	; (8114ccc <_vfiprintf_r+0x214>)
 8114b8a:	429c      	cmp	r4, r3
 8114b8c:	d101      	bne.n	8114b92 <_vfiprintf_r+0xda>
 8114b8e:	68b4      	ldr	r4, [r6, #8]
 8114b90:	e7a2      	b.n	8114ad8 <_vfiprintf_r+0x20>
 8114b92:	4b4f      	ldr	r3, [pc, #316]	; (8114cd0 <_vfiprintf_r+0x218>)
 8114b94:	429c      	cmp	r4, r3
 8114b96:	bf08      	it	eq
 8114b98:	68f4      	ldreq	r4, [r6, #12]
 8114b9a:	e79d      	b.n	8114ad8 <_vfiprintf_r+0x20>
 8114b9c:	4621      	mov	r1, r4
 8114b9e:	4630      	mov	r0, r6
 8114ba0:	f7fe f95c 	bl	8112e5c <__swsetup_r>
 8114ba4:	2800      	cmp	r0, #0
 8114ba6:	d09d      	beq.n	8114ae4 <_vfiprintf_r+0x2c>
 8114ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8114bac:	b01d      	add	sp, #116	; 0x74
 8114bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8114bb2:	46a8      	mov	r8, r5
 8114bb4:	e7a2      	b.n	8114afc <_vfiprintf_r+0x44>
 8114bb6:	4a44      	ldr	r2, [pc, #272]	; (8114cc8 <_vfiprintf_r+0x210>)
 8114bb8:	1a80      	subs	r0, r0, r2
 8114bba:	fa0b f000 	lsl.w	r0, fp, r0
 8114bbe:	4318      	orrs	r0, r3
 8114bc0:	9004      	str	r0, [sp, #16]
 8114bc2:	4645      	mov	r5, r8
 8114bc4:	e7be      	b.n	8114b44 <_vfiprintf_r+0x8c>
 8114bc6:	9a03      	ldr	r2, [sp, #12]
 8114bc8:	1d11      	adds	r1, r2, #4
 8114bca:	6812      	ldr	r2, [r2, #0]
 8114bcc:	9103      	str	r1, [sp, #12]
 8114bce:	2a00      	cmp	r2, #0
 8114bd0:	db01      	blt.n	8114bd6 <_vfiprintf_r+0x11e>
 8114bd2:	9207      	str	r2, [sp, #28]
 8114bd4:	e004      	b.n	8114be0 <_vfiprintf_r+0x128>
 8114bd6:	4252      	negs	r2, r2
 8114bd8:	f043 0302 	orr.w	r3, r3, #2
 8114bdc:	9207      	str	r2, [sp, #28]
 8114bde:	9304      	str	r3, [sp, #16]
 8114be0:	f898 3000 	ldrb.w	r3, [r8]
 8114be4:	2b2e      	cmp	r3, #46	; 0x2e
 8114be6:	d10e      	bne.n	8114c06 <_vfiprintf_r+0x14e>
 8114be8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8114bec:	2b2a      	cmp	r3, #42	; 0x2a
 8114bee:	d138      	bne.n	8114c62 <_vfiprintf_r+0x1aa>
 8114bf0:	9b03      	ldr	r3, [sp, #12]
 8114bf2:	1d1a      	adds	r2, r3, #4
 8114bf4:	681b      	ldr	r3, [r3, #0]
 8114bf6:	9203      	str	r2, [sp, #12]
 8114bf8:	2b00      	cmp	r3, #0
 8114bfa:	bfb8      	it	lt
 8114bfc:	f04f 33ff 	movlt.w	r3, #4294967295
 8114c00:	f108 0802 	add.w	r8, r8, #2
 8114c04:	9305      	str	r3, [sp, #20]
 8114c06:	4d33      	ldr	r5, [pc, #204]	; (8114cd4 <_vfiprintf_r+0x21c>)
 8114c08:	f898 1000 	ldrb.w	r1, [r8]
 8114c0c:	2203      	movs	r2, #3
 8114c0e:	4628      	mov	r0, r5
 8114c10:	f7eb fb7e 	bl	8100310 <memchr>
 8114c14:	b140      	cbz	r0, 8114c28 <_vfiprintf_r+0x170>
 8114c16:	2340      	movs	r3, #64	; 0x40
 8114c18:	1b40      	subs	r0, r0, r5
 8114c1a:	fa03 f000 	lsl.w	r0, r3, r0
 8114c1e:	9b04      	ldr	r3, [sp, #16]
 8114c20:	4303      	orrs	r3, r0
 8114c22:	f108 0801 	add.w	r8, r8, #1
 8114c26:	9304      	str	r3, [sp, #16]
 8114c28:	f898 1000 	ldrb.w	r1, [r8]
 8114c2c:	482a      	ldr	r0, [pc, #168]	; (8114cd8 <_vfiprintf_r+0x220>)
 8114c2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8114c32:	2206      	movs	r2, #6
 8114c34:	f108 0701 	add.w	r7, r8, #1
 8114c38:	f7eb fb6a 	bl	8100310 <memchr>
 8114c3c:	2800      	cmp	r0, #0
 8114c3e:	d037      	beq.n	8114cb0 <_vfiprintf_r+0x1f8>
 8114c40:	4b26      	ldr	r3, [pc, #152]	; (8114cdc <_vfiprintf_r+0x224>)
 8114c42:	bb1b      	cbnz	r3, 8114c8c <_vfiprintf_r+0x1d4>
 8114c44:	9b03      	ldr	r3, [sp, #12]
 8114c46:	3307      	adds	r3, #7
 8114c48:	f023 0307 	bic.w	r3, r3, #7
 8114c4c:	3308      	adds	r3, #8
 8114c4e:	9303      	str	r3, [sp, #12]
 8114c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8114c52:	444b      	add	r3, r9
 8114c54:	9309      	str	r3, [sp, #36]	; 0x24
 8114c56:	e750      	b.n	8114afa <_vfiprintf_r+0x42>
 8114c58:	fb05 3202 	mla	r2, r5, r2, r3
 8114c5c:	2001      	movs	r0, #1
 8114c5e:	4688      	mov	r8, r1
 8114c60:	e78a      	b.n	8114b78 <_vfiprintf_r+0xc0>
 8114c62:	2300      	movs	r3, #0
 8114c64:	f108 0801 	add.w	r8, r8, #1
 8114c68:	9305      	str	r3, [sp, #20]
 8114c6a:	4619      	mov	r1, r3
 8114c6c:	250a      	movs	r5, #10
 8114c6e:	4640      	mov	r0, r8
 8114c70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8114c74:	3a30      	subs	r2, #48	; 0x30
 8114c76:	2a09      	cmp	r2, #9
 8114c78:	d903      	bls.n	8114c82 <_vfiprintf_r+0x1ca>
 8114c7a:	2b00      	cmp	r3, #0
 8114c7c:	d0c3      	beq.n	8114c06 <_vfiprintf_r+0x14e>
 8114c7e:	9105      	str	r1, [sp, #20]
 8114c80:	e7c1      	b.n	8114c06 <_vfiprintf_r+0x14e>
 8114c82:	fb05 2101 	mla	r1, r5, r1, r2
 8114c86:	2301      	movs	r3, #1
 8114c88:	4680      	mov	r8, r0
 8114c8a:	e7f0      	b.n	8114c6e <_vfiprintf_r+0x1b6>
 8114c8c:	ab03      	add	r3, sp, #12
 8114c8e:	9300      	str	r3, [sp, #0]
 8114c90:	4622      	mov	r2, r4
 8114c92:	4b13      	ldr	r3, [pc, #76]	; (8114ce0 <_vfiprintf_r+0x228>)
 8114c94:	a904      	add	r1, sp, #16
 8114c96:	4630      	mov	r0, r6
 8114c98:	f7fd fb34 	bl	8112304 <_printf_float>
 8114c9c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8114ca0:	4681      	mov	r9, r0
 8114ca2:	d1d5      	bne.n	8114c50 <_vfiprintf_r+0x198>
 8114ca4:	89a3      	ldrh	r3, [r4, #12]
 8114ca6:	065b      	lsls	r3, r3, #25
 8114ca8:	f53f af7e 	bmi.w	8114ba8 <_vfiprintf_r+0xf0>
 8114cac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8114cae:	e77d      	b.n	8114bac <_vfiprintf_r+0xf4>
 8114cb0:	ab03      	add	r3, sp, #12
 8114cb2:	9300      	str	r3, [sp, #0]
 8114cb4:	4622      	mov	r2, r4
 8114cb6:	4b0a      	ldr	r3, [pc, #40]	; (8114ce0 <_vfiprintf_r+0x228>)
 8114cb8:	a904      	add	r1, sp, #16
 8114cba:	4630      	mov	r0, r6
 8114cbc:	f7fd fdd8 	bl	8112870 <_printf_i>
 8114cc0:	e7ec      	b.n	8114c9c <_vfiprintf_r+0x1e4>
 8114cc2:	bf00      	nop
 8114cc4:	08116034 	.word	0x08116034
 8114cc8:	0811617c 	.word	0x0811617c
 8114ccc:	08116054 	.word	0x08116054
 8114cd0:	08116014 	.word	0x08116014
 8114cd4:	08116182 	.word	0x08116182
 8114cd8:	08116186 	.word	0x08116186
 8114cdc:	08112305 	.word	0x08112305
 8114ce0:	08114a93 	.word	0x08114a93

08114ce4 <_sbrk_r>:
 8114ce4:	b538      	push	{r3, r4, r5, lr}
 8114ce6:	4c06      	ldr	r4, [pc, #24]	; (8114d00 <_sbrk_r+0x1c>)
 8114ce8:	2300      	movs	r3, #0
 8114cea:	4605      	mov	r5, r0
 8114cec:	4608      	mov	r0, r1
 8114cee:	6023      	str	r3, [r4, #0]
 8114cf0:	f7ed f93c 	bl	8101f6c <_sbrk>
 8114cf4:	1c43      	adds	r3, r0, #1
 8114cf6:	d102      	bne.n	8114cfe <_sbrk_r+0x1a>
 8114cf8:	6823      	ldr	r3, [r4, #0]
 8114cfa:	b103      	cbz	r3, 8114cfe <_sbrk_r+0x1a>
 8114cfc:	602b      	str	r3, [r5, #0]
 8114cfe:	bd38      	pop	{r3, r4, r5, pc}
 8114d00:	1000e780 	.word	0x1000e780

08114d04 <__sread>:
 8114d04:	b510      	push	{r4, lr}
 8114d06:	460c      	mov	r4, r1
 8114d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8114d0c:	f000 f8e2 	bl	8114ed4 <_read_r>
 8114d10:	2800      	cmp	r0, #0
 8114d12:	bfab      	itete	ge
 8114d14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8114d16:	89a3      	ldrhlt	r3, [r4, #12]
 8114d18:	181b      	addge	r3, r3, r0
 8114d1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8114d1e:	bfac      	ite	ge
 8114d20:	6563      	strge	r3, [r4, #84]	; 0x54
 8114d22:	81a3      	strhlt	r3, [r4, #12]
 8114d24:	bd10      	pop	{r4, pc}

08114d26 <__swrite>:
 8114d26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8114d2a:	461f      	mov	r7, r3
 8114d2c:	898b      	ldrh	r3, [r1, #12]
 8114d2e:	05db      	lsls	r3, r3, #23
 8114d30:	4605      	mov	r5, r0
 8114d32:	460c      	mov	r4, r1
 8114d34:	4616      	mov	r6, r2
 8114d36:	d505      	bpl.n	8114d44 <__swrite+0x1e>
 8114d38:	2302      	movs	r3, #2
 8114d3a:	2200      	movs	r2, #0
 8114d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8114d40:	f000 f874 	bl	8114e2c <_lseek_r>
 8114d44:	89a3      	ldrh	r3, [r4, #12]
 8114d46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8114d4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8114d4e:	81a3      	strh	r3, [r4, #12]
 8114d50:	4632      	mov	r2, r6
 8114d52:	463b      	mov	r3, r7
 8114d54:	4628      	mov	r0, r5
 8114d56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8114d5a:	f000 b823 	b.w	8114da4 <_write_r>

08114d5e <__sseek>:
 8114d5e:	b510      	push	{r4, lr}
 8114d60:	460c      	mov	r4, r1
 8114d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8114d66:	f000 f861 	bl	8114e2c <_lseek_r>
 8114d6a:	1c43      	adds	r3, r0, #1
 8114d6c:	89a3      	ldrh	r3, [r4, #12]
 8114d6e:	bf15      	itete	ne
 8114d70:	6560      	strne	r0, [r4, #84]	; 0x54
 8114d72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8114d76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8114d7a:	81a3      	strheq	r3, [r4, #12]
 8114d7c:	bf18      	it	ne
 8114d7e:	81a3      	strhne	r3, [r4, #12]
 8114d80:	bd10      	pop	{r4, pc}

08114d82 <__sclose>:
 8114d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8114d86:	f000 b81f 	b.w	8114dc8 <_close_r>

08114d8a <__ascii_wctomb>:
 8114d8a:	b149      	cbz	r1, 8114da0 <__ascii_wctomb+0x16>
 8114d8c:	2aff      	cmp	r2, #255	; 0xff
 8114d8e:	bf85      	ittet	hi
 8114d90:	238a      	movhi	r3, #138	; 0x8a
 8114d92:	6003      	strhi	r3, [r0, #0]
 8114d94:	700a      	strbls	r2, [r1, #0]
 8114d96:	f04f 30ff 	movhi.w	r0, #4294967295
 8114d9a:	bf98      	it	ls
 8114d9c:	2001      	movls	r0, #1
 8114d9e:	4770      	bx	lr
 8114da0:	4608      	mov	r0, r1
 8114da2:	4770      	bx	lr

08114da4 <_write_r>:
 8114da4:	b538      	push	{r3, r4, r5, lr}
 8114da6:	4c07      	ldr	r4, [pc, #28]	; (8114dc4 <_write_r+0x20>)
 8114da8:	4605      	mov	r5, r0
 8114daa:	4608      	mov	r0, r1
 8114dac:	4611      	mov	r1, r2
 8114dae:	2200      	movs	r2, #0
 8114db0:	6022      	str	r2, [r4, #0]
 8114db2:	461a      	mov	r2, r3
 8114db4:	f7ed f889 	bl	8101eca <_write>
 8114db8:	1c43      	adds	r3, r0, #1
 8114dba:	d102      	bne.n	8114dc2 <_write_r+0x1e>
 8114dbc:	6823      	ldr	r3, [r4, #0]
 8114dbe:	b103      	cbz	r3, 8114dc2 <_write_r+0x1e>
 8114dc0:	602b      	str	r3, [r5, #0]
 8114dc2:	bd38      	pop	{r3, r4, r5, pc}
 8114dc4:	1000e780 	.word	0x1000e780

08114dc8 <_close_r>:
 8114dc8:	b538      	push	{r3, r4, r5, lr}
 8114dca:	4c06      	ldr	r4, [pc, #24]	; (8114de4 <_close_r+0x1c>)
 8114dcc:	2300      	movs	r3, #0
 8114dce:	4605      	mov	r5, r0
 8114dd0:	4608      	mov	r0, r1
 8114dd2:	6023      	str	r3, [r4, #0]
 8114dd4:	f7ed f895 	bl	8101f02 <_close>
 8114dd8:	1c43      	adds	r3, r0, #1
 8114dda:	d102      	bne.n	8114de2 <_close_r+0x1a>
 8114ddc:	6823      	ldr	r3, [r4, #0]
 8114dde:	b103      	cbz	r3, 8114de2 <_close_r+0x1a>
 8114de0:	602b      	str	r3, [r5, #0]
 8114de2:	bd38      	pop	{r3, r4, r5, pc}
 8114de4:	1000e780 	.word	0x1000e780

08114de8 <_fstat_r>:
 8114de8:	b538      	push	{r3, r4, r5, lr}
 8114dea:	4c07      	ldr	r4, [pc, #28]	; (8114e08 <_fstat_r+0x20>)
 8114dec:	2300      	movs	r3, #0
 8114dee:	4605      	mov	r5, r0
 8114df0:	4608      	mov	r0, r1
 8114df2:	4611      	mov	r1, r2
 8114df4:	6023      	str	r3, [r4, #0]
 8114df6:	f7ed f890 	bl	8101f1a <_fstat>
 8114dfa:	1c43      	adds	r3, r0, #1
 8114dfc:	d102      	bne.n	8114e04 <_fstat_r+0x1c>
 8114dfe:	6823      	ldr	r3, [r4, #0]
 8114e00:	b103      	cbz	r3, 8114e04 <_fstat_r+0x1c>
 8114e02:	602b      	str	r3, [r5, #0]
 8114e04:	bd38      	pop	{r3, r4, r5, pc}
 8114e06:	bf00      	nop
 8114e08:	1000e780 	.word	0x1000e780

08114e0c <_isatty_r>:
 8114e0c:	b538      	push	{r3, r4, r5, lr}
 8114e0e:	4c06      	ldr	r4, [pc, #24]	; (8114e28 <_isatty_r+0x1c>)
 8114e10:	2300      	movs	r3, #0
 8114e12:	4605      	mov	r5, r0
 8114e14:	4608      	mov	r0, r1
 8114e16:	6023      	str	r3, [r4, #0]
 8114e18:	f7ed f88f 	bl	8101f3a <_isatty>
 8114e1c:	1c43      	adds	r3, r0, #1
 8114e1e:	d102      	bne.n	8114e26 <_isatty_r+0x1a>
 8114e20:	6823      	ldr	r3, [r4, #0]
 8114e22:	b103      	cbz	r3, 8114e26 <_isatty_r+0x1a>
 8114e24:	602b      	str	r3, [r5, #0]
 8114e26:	bd38      	pop	{r3, r4, r5, pc}
 8114e28:	1000e780 	.word	0x1000e780

08114e2c <_lseek_r>:
 8114e2c:	b538      	push	{r3, r4, r5, lr}
 8114e2e:	4c07      	ldr	r4, [pc, #28]	; (8114e4c <_lseek_r+0x20>)
 8114e30:	4605      	mov	r5, r0
 8114e32:	4608      	mov	r0, r1
 8114e34:	4611      	mov	r1, r2
 8114e36:	2200      	movs	r2, #0
 8114e38:	6022      	str	r2, [r4, #0]
 8114e3a:	461a      	mov	r2, r3
 8114e3c:	f7ed f888 	bl	8101f50 <_lseek>
 8114e40:	1c43      	adds	r3, r0, #1
 8114e42:	d102      	bne.n	8114e4a <_lseek_r+0x1e>
 8114e44:	6823      	ldr	r3, [r4, #0]
 8114e46:	b103      	cbz	r3, 8114e4a <_lseek_r+0x1e>
 8114e48:	602b      	str	r3, [r5, #0]
 8114e4a:	bd38      	pop	{r3, r4, r5, pc}
 8114e4c:	1000e780 	.word	0x1000e780

08114e50 <memmove>:
 8114e50:	4288      	cmp	r0, r1
 8114e52:	b510      	push	{r4, lr}
 8114e54:	eb01 0302 	add.w	r3, r1, r2
 8114e58:	d807      	bhi.n	8114e6a <memmove+0x1a>
 8114e5a:	1e42      	subs	r2, r0, #1
 8114e5c:	4299      	cmp	r1, r3
 8114e5e:	d00a      	beq.n	8114e76 <memmove+0x26>
 8114e60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8114e64:	f802 4f01 	strb.w	r4, [r2, #1]!
 8114e68:	e7f8      	b.n	8114e5c <memmove+0xc>
 8114e6a:	4283      	cmp	r3, r0
 8114e6c:	d9f5      	bls.n	8114e5a <memmove+0xa>
 8114e6e:	1881      	adds	r1, r0, r2
 8114e70:	1ad2      	subs	r2, r2, r3
 8114e72:	42d3      	cmn	r3, r2
 8114e74:	d100      	bne.n	8114e78 <memmove+0x28>
 8114e76:	bd10      	pop	{r4, pc}
 8114e78:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8114e7c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8114e80:	e7f7      	b.n	8114e72 <memmove+0x22>

08114e82 <__malloc_lock>:
 8114e82:	4770      	bx	lr

08114e84 <__malloc_unlock>:
 8114e84:	4770      	bx	lr

08114e86 <_realloc_r>:
 8114e86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8114e88:	4607      	mov	r7, r0
 8114e8a:	4614      	mov	r4, r2
 8114e8c:	460e      	mov	r6, r1
 8114e8e:	b921      	cbnz	r1, 8114e9a <_realloc_r+0x14>
 8114e90:	4611      	mov	r1, r2
 8114e92:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8114e96:	f7ff bc39 	b.w	811470c <_malloc_r>
 8114e9a:	b922      	cbnz	r2, 8114ea6 <_realloc_r+0x20>
 8114e9c:	f7ff fbe8 	bl	8114670 <_free_r>
 8114ea0:	4625      	mov	r5, r4
 8114ea2:	4628      	mov	r0, r5
 8114ea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8114ea6:	f000 f827 	bl	8114ef8 <_malloc_usable_size_r>
 8114eaa:	42a0      	cmp	r0, r4
 8114eac:	d20f      	bcs.n	8114ece <_realloc_r+0x48>
 8114eae:	4621      	mov	r1, r4
 8114eb0:	4638      	mov	r0, r7
 8114eb2:	f7ff fc2b 	bl	811470c <_malloc_r>
 8114eb6:	4605      	mov	r5, r0
 8114eb8:	2800      	cmp	r0, #0
 8114eba:	d0f2      	beq.n	8114ea2 <_realloc_r+0x1c>
 8114ebc:	4631      	mov	r1, r6
 8114ebe:	4622      	mov	r2, r4
 8114ec0:	f7fd f978 	bl	81121b4 <memcpy>
 8114ec4:	4631      	mov	r1, r6
 8114ec6:	4638      	mov	r0, r7
 8114ec8:	f7ff fbd2 	bl	8114670 <_free_r>
 8114ecc:	e7e9      	b.n	8114ea2 <_realloc_r+0x1c>
 8114ece:	4635      	mov	r5, r6
 8114ed0:	e7e7      	b.n	8114ea2 <_realloc_r+0x1c>
	...

08114ed4 <_read_r>:
 8114ed4:	b538      	push	{r3, r4, r5, lr}
 8114ed6:	4c07      	ldr	r4, [pc, #28]	; (8114ef4 <_read_r+0x20>)
 8114ed8:	4605      	mov	r5, r0
 8114eda:	4608      	mov	r0, r1
 8114edc:	4611      	mov	r1, r2
 8114ede:	2200      	movs	r2, #0
 8114ee0:	6022      	str	r2, [r4, #0]
 8114ee2:	461a      	mov	r2, r3
 8114ee4:	f7ec ffd4 	bl	8101e90 <_read>
 8114ee8:	1c43      	adds	r3, r0, #1
 8114eea:	d102      	bne.n	8114ef2 <_read_r+0x1e>
 8114eec:	6823      	ldr	r3, [r4, #0]
 8114eee:	b103      	cbz	r3, 8114ef2 <_read_r+0x1e>
 8114ef0:	602b      	str	r3, [r5, #0]
 8114ef2:	bd38      	pop	{r3, r4, r5, pc}
 8114ef4:	1000e780 	.word	0x1000e780

08114ef8 <_malloc_usable_size_r>:
 8114ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8114efc:	1f18      	subs	r0, r3, #4
 8114efe:	2b00      	cmp	r3, #0
 8114f00:	bfbc      	itt	lt
 8114f02:	580b      	ldrlt	r3, [r1, r0]
 8114f04:	18c0      	addlt	r0, r0, r3
 8114f06:	4770      	bx	lr

08114f08 <_init>:
 8114f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8114f0a:	bf00      	nop
 8114f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8114f0e:	bc08      	pop	{r3}
 8114f10:	469e      	mov	lr, r3
 8114f12:	4770      	bx	lr

08114f14 <_fini>:
 8114f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8114f16:	bf00      	nop
 8114f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8114f1a:	bc08      	pop	{r3}
 8114f1c:	469e      	mov	lr, r3
 8114f1e:	4770      	bx	lr
