[{"DBLP title": "Analyzing and Optimizing the Dummy Rounds Scheme.", "DBLP authors": ["Stanislav Jerabek", "Jan Schmidt"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Automated Integration of Dynamic Power Management into FPGA-Based Design.", "DBLP authors": ["Michal Skuta", "Dominik Macko"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Run-Time Reconfigurable Fault Tolerant Architecture for Soft-Core Processor NEO430.", "DBLP authors": ["Karel Szurman", "Zdenek Kot\u00e1sek"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Generic Error Localization for the Electronic System Level.", "DBLP authors": ["Sebastian Pointner", "Pablo Gonz\u00e1lez de Aledo", "Robert Wille"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 5 to 10.5 GHz Low-power Wideband I/Q Transmitter with Integrated Current-Mode Logic Frequency Divider.", "DBLP authors": ["Hwann-Kaeo Chiou", "Wei-Min Sung"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Development of wearable hardware platform to measure the ECG and EMG with IMU to detect motion artifacts.", "DBLP authors": ["Muhammad Tanweer", "Kari A. I. Halonen"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Efficient Error Recovery Scheme in Fault-tolerant NoC Architectures.", "DBLP authors": ["Martin Strava"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "New categories of Safe Faults in a processor-based Embedded System.", "DBLP authors": ["Cemil Cem G\u00fcrsoy", "Maksim Jenihhin", "Adeboye Stephen Oyeniran", "Davide Piumatti", "Jaan Raik", "Matteo Sonza Reorda", "Raimund Ubar"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Design of a True Random Number Generator Based on Low Power Oscillator with Increased Jitter.", "DBLP authors": ["Mariusz Derlecki", "Krzysztof Siwiec", "Pawel Narczyk", "Witold A. Pleskacz"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Effective Screening of Automotive SoCs by Combining Burn-In and System Level Test.", "DBLP authors": ["F. Almeida", "Paolo Bernardi", "D. Calabrese", "Marco Restifo", "Matteo Sonza Reorda", "Davide Appello", "Giorgio Pollaccia", "Vincenzo Tancorre", "R. Ugioli", "G. Zoppi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Hardware and control design of a ball balancing robot.", "DBLP authors": ["Ioana Lal", "Marius Nicoara", "Alexandru Codrean", "Lucian Busoniu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Hybrid on-line self-test architecture for computational units on embedded processor cores.", "DBLP authors": ["Andrea Floridia", "Gianmarco Mongano", "Davide Piumatti", "Ernesto S\u00e1nchez"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Fault Tolerant Control System of the Rotary Hearth Furnace Servicing Machines.", "DBLP authors": ["Vlad Muresan", "Mihail Abrudean"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Hardware Trojan Detection and Recovery in MPSoCs via On-line Application Specific Testing.", "DBLP authors": ["Amin Malekpour", "Roshan G. Ragel", "Daniel Murphy", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Ultra Low-Voltage Rail-to-Rail Comparator Design in 130 nm CMOS Technology.", "DBLP authors": ["Luk\u00e1s Nagy", "Daniel Arbet", "Martin Kov\u00e1c", "Miroslav Potocn\u00fd", "Viera Stopjakov\u00e1"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Radiation- and Temperature-Induced Fault Modeling and Simulation in BiCMOS LSI's Components using RAD-THERM TCAD Subsystem.", "DBLP authors": ["Konstantin O. Petrosyants", "Maxim Kozhukhov", "Dmitry Popov"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Hash-based Pattern Matching for High Speed Networks.", "DBLP authors": ["Tomas Fukac", "Jan Korenek"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "FPGA-based SIFT implementation for wearable computing.", "DBLP authors": ["Attila Fejer", "Zolt\u00e1n Nagy", "Jenny Benois-Pineau", "P\u00e9ter Szolgay", "Aymar de Rugy", "Jean-Philippe Domenger"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Encryption-Based Secure JTAG.", "DBLP authors": ["Emanuele Valea", "Mathieu Da Silva", "Marie-Lise Flottes", "Giorgio Di Natale", "Bruno Rouzeyre"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Sketch Classifier Technique with Deep Learning Models Realized in an Embedded System.", "DBLP authors": ["Tsung-Han Tsai", "Po-Ting Chi", "Kuo-Hsing Cheng"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Modular Data Link Layer Processing for THz communication.", "DBLP authors": ["Lukasz Lopacinski", "Mohamed Hussein Eissa", "Goran Panic", "Alireza Hasani", "Rolf Kraemer"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Acceleration of Feature Extraction for Real-Time Analysis of Encrypted Network Traffic.", "DBLP authors": ["Roman Vrana", "Jan Korenek", "David Novak"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Low Latency Hardware-Accelerated Dynamic Memory Manager for Hard Real-Time and Mixed-Criticality Systems.", "DBLP authors": ["Lukas Kohutka", "Luk\u00e1s Nagy", "Viera Stopjakov\u00e1"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Nonlinear Compression Codes Used In IC Testing.", "DBLP authors": ["Ondrej Nov\u00e1k"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A new FPGA-based Detection Method for Spurious Variations in PCBA Power Distribution Network.", "DBLP authors": ["Sergei Odintsov", "Ludovica Bozzoli", "Corrado De Sio", "Luca Sterpone", "Artur Jutman"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Using Voters May Lead to Secret Leakage.", "DBLP authors": ["Jan Belohoubek", "Petr Fiser", "Jan Schmidt"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Digitalized-Management Voltage-Domain Programmable Mechanisms for Dual-Vdd Low-Power Embedded Digital Systems.", "DBLP authors": ["Ching-Hwa Cheng", "Tang-Chieh Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Implementation of FPGA-based Accelerator for Deep Neural Networks.", "DBLP authors": ["Tsung-Han Tsai", "Yuan-Chen Ho", "Ming-Hwa Sheu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "High side power MOSFET switch driver for a low-power AC/DC converter.", "DBLP authors": ["Miroslav Potocn\u00fd", "Juraj Brenkus", "Viera Stopjakov\u00e1"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Investigation of Low-Voltage, Sub-threshold Charge Pump with Parasitics Aware Design Methodology.", "DBLP authors": ["Martin Kov\u00e1c", "Daniel Arbet", "Viera Stopjakov\u00e1", "Michal Sovcik", "Luk\u00e1s Nagy"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "From Constraints to Tape-Out: Towards a Continuous AMS Design Flow.", "DBLP authors": ["Andreas Krinke", "Tilman Horst", "Georg Gl\u00e4ser", "Martin Grabmann", "Tobias Markus", "Benjamin Prautsch", "Uwe Hatnik", "Jens Lienig"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Fault-Aware Performance Assessment Approach for Embedded Networks.", "DBLP authors": ["Jan Malburg", "Karl Janson", "Jaan Raik", "Frank Dannemann"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Architecture-aware Memory Access Scheduling for High-throughput Cascaded Classifiers.", "DBLP authors": ["Hsiang-Chih Hsiao", "Chun-Wei Chen", "Jonas Wang", "Ming-Der Shieh", "Pei-Yin Chen"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "On the in-field test of the GPGPU scheduler memory.", "DBLP authors": ["Stefano Di Carlo", "Josie E. Rodriguez Condia", "Matteo Sonza Reorda"], "year": 2019, "MAG papers": [], "source": null}]