Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
| Date         : Thu Mar 14 17:13:56 2024
=======
| Date         : Wed Mar 13 15:00:56 2024
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PROC_timing_summary_routed.rpt -pb PROC_timing_summary_routed.pb -rpx PROC_timing_summary_routed.rpx -warn_on_violation
| Design       : PROC
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
5. checking no_input_delay (6)
6. checking no_output_delay (8)
=======
5. checking no_input_delay (5)
6. checking no_output_delay (9)
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
     96.012        0.000                      0                  432        0.089        0.000                      0                  432        3.000        0.000                       0                   257  
=======
     96.623        0.000                      0                  492        0.047        0.000                      0                  492        3.000        0.000                       0                   300  
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_wiz_dut/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_dut/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  clk_out1_clk_wiz_0           96.012        0.000                      0                  432        0.089        0.000                      0                  432       13.360        0.000                       0                   253  
=======
  clk_out1_clk_wiz_0           96.623        0.000                      0                  492        0.047        0.000                      0                  492       13.360        0.000                       0                   296  
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_dut/inst/clk_in1
  To Clock:  clk_wiz_dut/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_dut/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_dut/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
Setup :            0  Failing Endpoints,  Worst Slack       96.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack       96.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_sequential_curr_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.579ns  (logic 1.059ns (29.589%)  route 2.520ns (70.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 197.068 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.183    99.296    RF_state/ready
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.148    99.444 r  RF_state/FSM_sequential_curr_state[1]_i_2/O
                         net (fo=3, routed)           0.911   100.355    RF_state/FSM_sequential_curr_state[1]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.328   100.683 f  RF_state/FSM_sequential_curr_state[3]_i_8/O
                         net (fo=1, routed)           0.426   101.109    RF_state/FSM_sequential_curr_state[3]_i_8_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124   101.233 r  RF_state/FSM_sequential_curr_state[3]_i_2/O
                         net (fo=1, routed)           0.000   101.233    RF_state/next_state__0[3]
    SLICE_X8Y48          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.451   197.068    RF_state/CLK
    SLICE_X8Y48          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[3]/C
                         clock pessimism              0.413   197.481    
                         clock uncertainty           -0.318   197.163    
    SLICE_X8Y48          FDCE (Setup_fdce_C_D)        0.081   197.244    RF_state/FSM_sequential_curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                        197.244    
                         arrival time                        -101.233    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.206ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.452ns  (logic 0.831ns (24.073%)  route 2.621ns (75.927%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 197.135 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.370    99.483    RF_state/ready
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.124    99.607 r  RF_state/inc_q_i_4/O
                         net (fo=5, routed)           0.581   100.188    RF_state/inc_q_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124   100.312 f  RF_state/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=1, routed)           0.670   100.982    RF_state/FSM_sequential_curr_state[2]_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.124   101.106 r  RF_state/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000   101.106    RF_state/next_state__0[2]
    SLICE_X6Y47          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.518   197.135    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism              0.413   197.548    
                         clock uncertainty           -0.318   197.230    
    SLICE_X6Y47          FDCE (Setup_fdce_C_D)        0.081   197.311    RF_state/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                        197.311    
                         arrival time                        -101.106    
  -------------------------------------------------------------------
                         slack                                 96.206    

Slack (MET) :             96.274ns  (required time - arrival time)
  Source:                 RF_state/data_out_q_reg[6]/C
=======
Slack (MET) :             96.623ns  (required time - arrival time)
  Source:                 RF_state/addr_out_q_reg[4]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        3.314ns  (logic 1.220ns (36.816%)  route 2.094ns (63.184%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 97.124 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.413ns
=======
  Data Path Delay:        3.109ns  (logic 0.890ns (28.622%)  route 2.219ns (71.378%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.493ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.636    -2.334    RF_state/CLK
    SLICE_X4Y49          FDCE                                         r  RF_state/data_out_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  RF_state/data_out_q_reg[6]/Q
                         net (fo=1, routed)           0.827    -1.051    RF_state/data7
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124    -0.927 r  RF_state/sdi_q_i_14/O
                         net (fo=1, routed)           0.000    -0.927    RF_state/sdi_q_i_14_n_0
    SLICE_X4Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    -0.710 r  RF_state/sdi_q_reg_i_12/O
                         net (fo=1, routed)           0.578    -0.132    RF_0/sdi_q_reg_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.299     0.167 r  RF_0/sdi_q_i_4/O
                         net (fo=1, routed)           0.689     0.856    RF_0/sdi_q_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.124     0.980 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     0.980    RF_0/sdi_d
    SLICE_X4Y50          FDCE                                         r  RF_0/sdi_q_reg/D
=======
                         net (fo=296, routed)         1.633    -2.337    RF_state/clk_out1
    SLICE_X6Y40          FDCE                                         r  RF_state/addr_out_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -1.819 r  RF_state/addr_out_q_reg[4]/Q
                         net (fo=2, routed)           0.943    -0.876    RF_state/addr_out[4]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124    -0.752 r  RF_state/sdi_q_i_7/O
                         net (fo=1, routed)           0.615    -0.137    RF_0/sdi_q_reg_2
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124    -0.013 r  RF_0/sdi_q_i_2/O
                         net (fo=1, routed)           0.661     0.649    RF_0/sdi_q_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.124     0.773 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     0.773    RF_0/sdi_d
    SLICE_X2Y40          FDCE                                         r  RF_0/sdi_q_reg/D
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 f  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.508    97.124    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.413    97.537    
                         clock uncertainty           -0.318    97.220    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.034    97.254    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         97.254    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 96.274    

Slack (MET) :             96.279ns  (required time - arrival time)
=======
                         net (fo=296, routed)         1.517    97.134    RF_0/clk_out1
    SLICE_X2Y40          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.493    97.627    
                         clock uncertainty           -0.318    97.309    
    SLICE_X2Y40          FDCE (Setup_fdce_C_D)        0.086    97.395    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         97.395    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 96.623    

Slack (MET) :             96.873ns  (required time - arrival time)
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/inc_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        3.060ns  (logic 0.583ns (19.050%)  route 2.477ns (80.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 197.067 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
=======
  Data Path Delay:        2.801ns  (logic 0.772ns (27.559%)  route 2.029ns (72.441%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 197.134 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.334ns = ( 97.666 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.369    99.482    RF_state/ready
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.124    99.606 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          1.108   100.714    RF_state/counter_q[17]_i_1_n_0
    SLICE_X8Y44          FDCE                                         r  RF_state/counter_q_reg[17]/CE
=======
                         net (fo=296, routed)         1.636    97.666    RF_0/clk_out1
    SLICE_X2Y40          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.524    98.190 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.466    99.656    RF_state/ready
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    99.780 r  RF_state/inc_q_i_2/O
                         net (fo=1, routed)           0.563   100.343    RF_state/inc_d
    SLICE_X7Y43          LUT5 (Prop_lut5_I0_O)        0.124   100.467 r  RF_state/inc_q_i_1/O
                         net (fo=1, routed)           0.000   100.467    RF_state/inc_q_i_1_n_0
    SLICE_X7Y43          FDCE                                         r  RF_state/inc_q_reg/D
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.450   197.067    RF_state/CLK
    SLICE_X8Y44          FDCE                                         r  RF_state/counter_q_reg[17]/C
                         clock pessimism              0.413   197.480    
                         clock uncertainty           -0.318   197.162    
    SLICE_X8Y44          FDCE (Setup_fdce_C_CE)      -0.169   196.993    RF_state/counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                        196.993    
                         arrival time                        -100.714    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[0]/CE
=======
                         net (fo=296, routed)         1.517   197.134    RF_state/clk_out1
    SLICE_X7Y43          FDCE                                         r  RF_state/inc_q_reg/C
                         clock pessimism              0.493   197.627    
                         clock uncertainty           -0.318   197.309    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.031   197.340    RF_state/inc_q_reg
  -------------------------------------------------------------------
                         required time                        197.340    
                         arrival time                        -100.467    
  -------------------------------------------------------------------
                         slack                                 96.873    

Slack (MET) :             96.932ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[11]/CE
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        3.125ns  (logic 0.707ns (22.626%)  route 2.418ns (77.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 197.135 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
=======
  Data Path Delay:        2.506ns  (logic 0.648ns (25.857%)  route 1.858ns (74.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 197.134 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.334ns = ( 97.666 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.273    99.386    RF_state/ready
    SLICE_X6Y46          LUT5 (Prop_lut5_I1_O)        0.124    99.510 r  RF_state/Rx_counter_q[3]_i_3/O
                         net (fo=1, routed)           0.670   100.181    RF_state/Rx_counter_q[3]_i_3_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124   100.305 r  RF_state/Rx_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.474   100.778    RF_state/Rx_counter_q[3]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  RF_state/Rx_counter_q_reg[0]/CE
=======
                         net (fo=296, routed)         1.636    97.666    RF_0/clk_out1
    SLICE_X2Y40          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.524    98.190 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.152    99.342    RF_state/ready
    SLICE_X4Y42          LUT6 (Prop_lut6_I2_O)        0.124    99.466 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.706   100.172    RF_state/counter_q[17]_i_1_n_0
    SLICE_X4Y46          FDCE                                         r  RF_state/counter_q_reg[11]/CE
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.518   197.135    RF_state/CLK
    SLICE_X6Y49          FDCE                                         r  RF_state/Rx_counter_q_reg[0]/C
                         clock pessimism              0.413   197.548    
                         clock uncertainty           -0.318   197.230    
    SLICE_X6Y49          FDCE (Setup_fdce_C_CE)      -0.169   197.061    RF_state/Rx_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        197.061    
                         arrival time                        -100.778    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[1]/CE
=======
                         net (fo=296, routed)         1.517   197.134    RF_state/clk_out1
    SLICE_X4Y46          FDCE                                         r  RF_state/counter_q_reg[11]/C
                         clock pessimism              0.493   197.627    
                         clock uncertainty           -0.318   197.309    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.205   197.104    RF_state/counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                        197.104    
                         arrival time                        -100.172    
  -------------------------------------------------------------------
                         slack                                 96.932    

Slack (MET) :             96.932ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[16]/CE
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        3.125ns  (logic 0.707ns (22.626%)  route 2.418ns (77.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 197.135 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.273    99.386    RF_state/ready
    SLICE_X6Y46          LUT5 (Prop_lut5_I1_O)        0.124    99.510 r  RF_state/Rx_counter_q[3]_i_3/O
                         net (fo=1, routed)           0.670   100.181    RF_state/Rx_counter_q[3]_i_3_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124   100.305 r  RF_state/Rx_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.474   100.778    RF_state/Rx_counter_q[3]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  RF_state/Rx_counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.518   197.135    RF_state/CLK
    SLICE_X6Y49          FDCE                                         r  RF_state/Rx_counter_q_reg[1]/C
                         clock pessimism              0.413   197.548    
                         clock uncertainty           -0.318   197.230    
    SLICE_X6Y49          FDCE (Setup_fdce_C_CE)      -0.169   197.061    RF_state/Rx_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        197.061    
                         arrival time                        -100.778    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.125ns  (logic 0.707ns (22.626%)  route 2.418ns (77.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 197.135 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.273    99.386    RF_state/ready
    SLICE_X6Y46          LUT5 (Prop_lut5_I1_O)        0.124    99.510 r  RF_state/Rx_counter_q[3]_i_3/O
                         net (fo=1, routed)           0.670   100.181    RF_state/Rx_counter_q[3]_i_3_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124   100.305 r  RF_state/Rx_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.474   100.778    RF_state/Rx_counter_q[3]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  RF_state/Rx_counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.518   197.135    RF_state/CLK
    SLICE_X6Y49          FDCE                                         r  RF_state/Rx_counter_q_reg[2]/C
                         clock pessimism              0.413   197.548    
                         clock uncertainty           -0.318   197.230    
    SLICE_X6Y49          FDCE (Setup_fdce_C_CE)      -0.169   197.061    RF_state/Rx_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        197.061    
                         arrival time                        -100.778    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.125ns  (logic 0.707ns (22.626%)  route 2.418ns (77.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 197.135 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.273    99.386    RF_state/ready
    SLICE_X6Y46          LUT5 (Prop_lut5_I1_O)        0.124    99.510 r  RF_state/Rx_counter_q[3]_i_3/O
                         net (fo=1, routed)           0.670   100.181    RF_state/Rx_counter_q[3]_i_3_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124   100.305 r  RF_state/Rx_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.474   100.778    RF_state/Rx_counter_q[3]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.518   197.135    RF_state/CLK
    SLICE_X6Y49          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
                         clock pessimism              0.413   197.548    
                         clock uncertainty           -0.318   197.230    
    SLICE_X6Y49          FDCE (Setup_fdce_C_CE)      -0.169   197.061    RF_state/Rx_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        197.061    
                         arrival time                        -100.778    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.415ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.172ns  (logic 0.935ns (29.476%)  route 2.237ns (70.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 197.068 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 f  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.183    99.296    RF_state/ready
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.148    99.444 f  RF_state/FSM_sequential_curr_state[1]_i_2/O
                         net (fo=3, routed)           1.054   100.498    RF_state/FSM_sequential_curr_state[1]_i_2_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.328   100.826 r  RF_state/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000   100.826    RF_state/next_state__0[1]
    SLICE_X8Y48          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.451   197.068    RF_state/CLK
    SLICE_X8Y48          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism              0.413   197.481    
                         clock uncertainty           -0.318   197.163    
    SLICE_X8Y48          FDCE (Setup_fdce_C_D)        0.077   197.240    RF_state/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                        197.240    
                         arrival time                        -100.826    
  -------------------------------------------------------------------
                         slack                                 96.415    

Slack (MET) :             96.418ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.953ns  (logic 0.583ns (19.744%)  route 2.370ns (80.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 197.134 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
=======
  Data Path Delay:        2.506ns  (logic 0.648ns (25.857%)  route 1.858ns (74.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 197.134 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.334ns = ( 97.666 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.636    97.666    RF_0/clk_out1
    SLICE_X2Y40          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.524    98.190 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.152    99.342    RF_state/ready
    SLICE_X4Y42          LUT6 (Prop_lut6_I2_O)        0.124    99.466 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.706   100.172    RF_state/counter_q[17]_i_1_n_0
    SLICE_X4Y46          FDCE                                         r  RF_state/counter_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.517   197.134    RF_state/clk_out1
    SLICE_X4Y46          FDCE                                         r  RF_state/counter_q_reg[16]/C
                         clock pessimism              0.493   197.627    
                         clock uncertainty           -0.318   197.309    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.205   197.104    RF_state/counter_q_reg[16]
  -------------------------------------------------------------------
                         required time                        197.104    
                         arrival time                        -100.172    
  -------------------------------------------------------------------
                         slack                                 96.932    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 serial_dut_0/enable_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.390ns  (logic 0.583ns (24.394%)  route 1.807ns (75.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 197.126 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.334ns = ( 97.666 - 100.000 ) 
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=10, routed)          1.369    99.482    RF_state/ready
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.124    99.606 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          1.001   100.606    RF_state/counter_q[17]_i_1_n_0
    SLICE_X7Y44          FDCE                                         r  RF_state/counter_q_reg[2]/CE
=======
                         net (fo=296, routed)         1.636    97.666    serial_dut_0/clk_out1
    SLICE_X5Y48          FDCE                                         r  serial_dut_0/enable_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.459    98.125 r  serial_dut_0/enable_q_reg/Q
                         net (fo=5, routed)           0.968    99.093    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.124    99.217 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=20, routed)          0.839   100.056    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.517   197.134    RF_state/CLK
    SLICE_X7Y44          FDCE                                         r  RF_state/counter_q_reg[2]/C
                         clock pessimism              0.413   197.547    
                         clock uncertainty           -0.318   197.229    
    SLICE_X7Y44          FDCE (Setup_fdce_C_CE)      -0.205   197.024    RF_state/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        197.024    
                         arrival time                        -100.606    
  -------------------------------------------------------------------
                         slack                                 96.418    
=======
                         net (fo=296, routed)         1.510   197.126    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.413   197.539    
                         clock uncertainty           -0.318   197.222    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.205   197.017    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        197.017    
                         arrival time                        -100.056    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 serial_dut_0/enable_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.390ns  (logic 0.583ns (24.394%)  route 1.807ns (75.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 197.126 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.334ns = ( 97.666 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.636    97.666    serial_dut_0/clk_out1
    SLICE_X5Y48          FDCE                                         r  serial_dut_0/enable_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.459    98.125 r  serial_dut_0/enable_q_reg/Q
                         net (fo=5, routed)           0.968    99.093    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.124    99.217 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=20, routed)          0.839   100.056    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.510   197.126    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.413   197.539    
                         clock uncertainty           -0.318   197.222    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.205   197.017    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                        197.017    
                         arrival time                        -100.056    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 serial_dut_0/enable_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.390ns  (logic 0.583ns (24.394%)  route 1.807ns (75.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 197.126 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.334ns = ( 97.666 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.636    97.666    serial_dut_0/clk_out1
    SLICE_X5Y48          FDCE                                         r  serial_dut_0/enable_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.459    98.125 r  serial_dut_0/enable_q_reg/Q
                         net (fo=5, routed)           0.968    99.093    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.124    99.217 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=20, routed)          0.839   100.056    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.510   197.126    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.413   197.539    
                         clock uncertainty           -0.318   197.222    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.205   197.017    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                        197.017    
                         arrival time                        -100.056    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 serial_dut_0/enable_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.390ns  (logic 0.583ns (24.394%)  route 1.807ns (75.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 197.126 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.334ns = ( 97.666 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.636    97.666    serial_dut_0/clk_out1
    SLICE_X5Y48          FDCE                                         r  serial_dut_0/enable_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.459    98.125 r  serial_dut_0/enable_q_reg/Q
                         net (fo=5, routed)           0.968    99.093    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.124    99.217 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=20, routed)          0.839   100.056    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.510   197.126    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.413   197.539    
                         clock uncertainty           -0.318   197.222    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.205   197.017    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                        197.017    
                         arrival time                        -100.056    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 serial_dut_0/enable_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.390ns  (logic 0.583ns (24.394%)  route 1.807ns (75.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 197.126 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.334ns = ( 97.666 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.636    97.666    serial_dut_0/clk_out1
    SLICE_X5Y48          FDCE                                         r  serial_dut_0/enable_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.459    98.125 r  serial_dut_0/enable_q_reg/Q
                         net (fo=5, routed)           0.968    99.093    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.124    99.217 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=20, routed)          0.839   100.056    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.510   197.126    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.413   197.539    
                         clock uncertainty           -0.318   197.222    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.205   197.017    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                        197.017    
                         arrival time                        -100.056    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 serial_dut_0/enable_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.390ns  (logic 0.583ns (24.394%)  route 1.807ns (75.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 197.126 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.334ns = ( 97.666 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.636    97.666    serial_dut_0/clk_out1
    SLICE_X5Y48          FDCE                                         r  serial_dut_0/enable_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.459    98.125 r  serial_dut_0/enable_q_reg/Q
                         net (fo=5, routed)           0.968    99.093    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.124    99.217 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=20, routed)          0.839   100.056    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.510   197.126    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.413   197.539    
                         clock uncertainty           -0.318   197.222    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.205   197.017    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                        197.017    
                         arrival time                        -100.056    
  -------------------------------------------------------------------
                         slack                                 96.961    
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RF_state/Rx_counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/addr_out_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.757%)  route 0.269ns (56.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.594    -0.814    RF_state/CLK
    SLICE_X6Y49          FDCE                                         r  RF_state/Rx_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164    -0.650 r  RF_state/Rx_counter_q_reg[2]/Q
                         net (fo=3, routed)           0.269    -0.381    RF_state/Rx_counter_q[2]
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.045    -0.336 r  RF_state/addr_out_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    RF_state/addr_out_d0_in[2]
    SLICE_X6Y50          FDCE                                         r  RF_state/addr_out_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.863    -1.241    RF_state/CLK
    SLICE_X6Y50          FDCE                                         r  RF_state/addr_out_q_reg[2]/C
                         clock pessimism              0.696    -0.545    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.120    -0.425    RF_state/addr_out_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_in_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.204ns (52.423%)  route 0.185ns (47.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.601    -0.806    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.602 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.185    -0.417    RF_state/data_in_q_reg[15]_0[8]
    SLICE_X8Y49          FDCE                                         r  RF_state/data_in_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.837    -1.267    RF_state/CLK
    SLICE_X8Y49          FDCE                                         r  RF_state/data_in_q_reg[8]/C
                         clock pessimism              0.696    -0.571    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.063    -0.508    RF_state/data_in_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.929%)  route 0.178ns (52.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.565    -0.843    pc_dut_0/clk_out1
    SLICE_X8Y52          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.178    -0.501    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.876    -1.228    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.785    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.602    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
=======
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.425ns
=======
  Data Path Delay:        0.412ns  (logic 0.227ns (55.128%)  route 0.185ns (44.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.696ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.591    -0.817    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.620    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X3Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
=======
                         net (fo=296, routed)         0.592    -0.816    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.688 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.185    -0.503    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X4Y49          LUT6 (Prop_lut6_I3_O)        0.099    -0.404 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.404    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X4Y49          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.861    -1.242    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.425    -0.817    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.075    -0.742    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.620    
=======
                         net (fo=296, routed)         0.865    -1.239    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y49          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.696    -0.543    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.092    -0.451    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.404    
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------
                         slack                                  0.047    

<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 RF_0/FSM_onehot_curr_s_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/addr_index_q_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.499ns  (logic 0.191ns (38.304%)  route 0.308ns (61.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 98.763 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 99.186 - 100.000 ) 
=======
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.154%)  route 0.230ns (60.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.594    99.186    RF_0/CLK
    SLICE_X3Y50          FDCE                                         r  RF_0/FSM_onehot_curr_s_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.146    99.332 r  RF_0/FSM_onehot_curr_s_reg[2]/Q
                         net (fo=13, routed)          0.308    99.640    RF_0/Q[2]
    SLICE_X1Y49          LUT6 (Prop_lut6_I2_O)        0.045    99.685 r  RF_0/addr_index_q[1]_i_1/O
                         net (fo=1, routed)           0.000    99.685    RF_0/addr_index_q[1]_i_1_n_0
    SLICE_X1Y49          FDCE                                         r  RF_0/addr_index_q_reg[1]/D
=======
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.594    -0.814    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y51          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.666 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=5, routed)           0.230    -0.436    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X4Y49          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.867    98.763    RF_0/CLK
    SLICE_X1Y49          FDCE                                         r  RF_0/addr_index_q_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.696    99.459    
    SLICE_X1Y49          FDCE (Hold_fdce_C_D)         0.098    99.557    RF_0/addr_index_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.557    
                         arrival time                          99.685    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RF_0/FSM_onehot_curr_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/ready_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.496ns  (logic 0.212ns (42.723%)  route 0.284ns (57.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 98.759 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 99.188 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.596    99.188    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/FSM_onehot_curr_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.167    99.355 r  RF_0/FSM_onehot_curr_s_reg[1]/Q
                         net (fo=14, routed)          0.284    99.639    RF_0/Q[1]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.045    99.684 r  RF_0/ready_q_i_1/O
                         net (fo=1, routed)           0.000    99.684    RF_0/ready_d
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.863    98.759    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.696    99.455    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.098    99.553    RF_0/ready_q_reg
  -------------------------------------------------------------------
                         required time                        -99.553    
                         arrival time                          99.684    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RF_0/FSM_onehot_curr_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.497ns  (logic 0.212ns (42.637%)  route 0.285ns (57.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 98.759 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 99.188 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.596    99.188    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/FSM_onehot_curr_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.167    99.355 r  RF_0/FSM_onehot_curr_s_reg[1]/Q
                         net (fo=14, routed)          0.285    99.640    RF_0/Q[1]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.045    99.685 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000    99.685    RF_0/sdi_d
    SLICE_X4Y50          FDCE                                         r  RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.863    98.759    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.696    99.455    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.099    99.554    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                        -99.554    
                         arrival time                          99.685    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.832%)  route 0.175ns (54.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns
=======
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.865    -1.239    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y49          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.696    -0.543    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.019    -0.524    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.228ns (45.544%)  route 0.273ns (54.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.696ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.565    -0.843    pc_dut_0/clk_out1
    SLICE_X8Y52          FDCE                                         r  pc_dut_0/addrout_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDCE (Prop_fdce_C_Q)         0.148    -0.695 r  pc_dut_0/addrout_q_reg[7]/Q
                         net (fo=3, routed)           0.175    -0.520    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
=======
                         net (fo=296, routed)         0.592    -0.816    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.688 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.273    -0.415    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X4Y49          LUT5 (Prop_lut5_I0_O)        0.100    -0.315 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X4Y49          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.877    -1.227    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.784    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.655    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.611%)  route 0.176ns (54.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.565    -0.843    pc_dut_0/clk_out1
    SLICE_X8Y52          FDCE                                         r  pc_dut_0/addrout_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDCE (Prop_fdce_C_Q)         0.148    -0.695 r  pc_dut_0/addrout_q_reg[7]/Q
                         net (fo=3, routed)           0.176    -0.518    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.876    -1.228    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.785    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129    -0.656    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.322%)  route 0.086ns (31.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.819ns
=======
                         net (fo=296, routed)         0.865    -1.239    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y49          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.696    -0.543    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.107    -0.436    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.227ns (45.435%)  route 0.273ns (54.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.592    -0.816    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.688 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.273    -0.415    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I2_O)        0.099    -0.316 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X4Y49          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.865    -1.239    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y49          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.696    -0.543    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.091    -0.452    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.322%)  route 0.121ns (48.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.591    -0.817    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y56          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDSE (Prop_fdse_C_Q)         0.128    -0.689 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.567    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X2Y56          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.863    -1.240    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X2Y56          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism              0.462    -0.778    
    SLICE_X2Y56          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.716    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.021%)  route 0.236ns (58.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.842    pc_dut_0/clk_out1
    SLICE_X8Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.442    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y18         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.879    -1.224    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.782    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.599    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.021%)  route 0.236ns (58.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.842    pc_dut_0/clk_out1
    SLICE_X8Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.236    -0.442    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y18         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.878    -1.225    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.783    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.600    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.118%)  route 0.261ns (64.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.842    pc_dut_0/clk_out1
    SLICE_X9Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  pc_dut_0/addrout_q_reg[1]/Q
                         net (fo=8, routed)           0.261    -0.440    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y18         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.879    -1.224    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.782    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.599    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.593    -0.815    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.595    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X2Y55          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.863    -1.240    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.425    -0.815    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.060    -0.755    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pc_dut_0/addrout_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.589    -0.819    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=5, routed)           0.086    -0.591    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I3_O)        0.045    -0.546 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.546    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X2Y64          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
=======
                         net (fo=296, routed)         0.566    -0.842    pc_dut_0/clk_out1
    SLICE_X9Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  pc_dut_0/addrout_q_reg[0]/Q
                         net (fo=9, routed)           0.111    -0.590    pc_dut_0/Q[0]
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.045    -0.545 r  pc_dut_0/addrout_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.545    pc_dut_0/addrout_d[5]
    SLICE_X8Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/D
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.858    -1.245    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X2Y64          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.439    -0.806    
    SLICE_X2Y64          FDSE (Hold_fdse_C_D)         0.121    -0.685    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.138    
=======
                         net (fo=296, routed)         0.836    -1.268    pc_dut_0/clk_out1
    SLICE_X8Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
                         clock pessimism              0.439    -0.829    
    SLICE_X8Y45          FDCE (Hold_fdce_C_D)         0.121    -0.708    pc_dut_0/addrout_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.163    
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y20     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y20     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y48      RF_0/FSM_onehot_curr_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y48      RF_0/FSM_onehot_curr_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y50      RF_0/FSM_onehot_curr_s_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y50      RF_0/FSM_onehot_curr_s_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y50      RF_0/FSM_onehot_curr_s_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y49      RF_0/addr_index_q_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y64      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y64      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y64      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y64      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y64      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y64      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y64      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y64      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y60      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
=======
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y18     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y18     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y40      RF_0/FSM_onehot_curr_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y41      RF_0/FSM_onehot_curr_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y41      RF_0/FSM_onehot_curr_s_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y40      RF_0/FSM_onehot_curr_s_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y40      RF_0/FSM_onehot_curr_s_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y42      RF_0/addr_index_q_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y56      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y56      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y56      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y56      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y56      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y56      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y56      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y56      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y52      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        3.809ns  (logic 1.446ns (37.972%)  route 2.363ns (62.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns
=======
  Data Path Delay:        3.619ns  (logic 1.446ns (39.970%)  route 2.172ns (60.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  uart_rx_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=1, routed)           2.363     3.809    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X3Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
=======
                         net (fo=1, routed)           2.172     3.619    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y55          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.506    -2.878    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
=======
                         net (fo=296, routed)         1.509    -2.875    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        1.152ns  (logic 0.215ns (18.642%)  route 0.937ns (81.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
=======
  Data Path Delay:        1.071ns  (logic 0.215ns (20.041%)  route 0.856ns (79.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uart_rx_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=1, routed)           0.937     1.152    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X3Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
=======
                         net (fo=1, routed)           0.856     1.071    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y55          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.861    -1.242    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
=======
                         net (fo=296, routed)         0.863    -1.240    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        8.973ns  (logic 4.977ns (55.470%)  route 3.996ns (44.530%))
=======
  Data Path Delay:        8.662ns  (logic 4.977ns (57.462%)  route 3.685ns (42.538%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=4, routed)           3.996     5.450    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523     8.973 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     8.973    intr_out_2
=======
                         net (fo=5, routed)           3.685     5.139    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523     8.662 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     8.662    intr_out_2
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdo
                            (input port)
  Destination:            sdo_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 4.960ns (67.827%)  route 2.353ns (32.173%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sdo (IN)
                         net (fo=0)                   0.000     0.000    sdo
    U17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sdo_IBUF_inst/O
                         net (fo=10, routed)          2.353     3.806    sdo_test_out_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.506     7.312 r  sdo_test_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.312    sdo_test_out
    V15                                                               r  sdo_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        7.183ns  (logic 4.962ns (69.087%)  route 2.220ns (30.913%))
=======
  Data Path Delay:        7.189ns  (logic 4.962ns (69.024%)  route 2.227ns (30.976%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=4, routed)           2.220     3.675    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.508     7.183 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.183    intr_out
=======
                         net (fo=5, routed)           2.227     3.681    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.508     7.189 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.189    intr_out
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    R18                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        1.944ns  (logic 1.432ns (73.642%)  route 0.512ns (26.358%))
=======
  Data Path Delay:        1.951ns  (logic 1.432ns (73.394%)  route 0.519ns (26.606%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=4, routed)           0.512     0.735    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.209     1.944 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.944    intr_out
=======
                         net (fo=5, routed)           0.519     0.741    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.209     1.951 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.951    intr_out
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    R18                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdo
                            (input port)
  Destination:            sdo_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.429ns (72.334%)  route 0.547ns (27.666%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sdo (IN)
                         net (fo=0)                   0.000     0.000    sdo
    U17                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sdo_IBUF_inst/O
                         net (fo=10, routed)          0.547     0.768    sdo_test_out_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.207     1.975 r  sdo_test_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    sdo_test_out
    V15                                                               r  sdo_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        2.790ns  (logic 1.446ns (51.841%)  route 1.344ns (48.159%))
=======
  Data Path Delay:        2.649ns  (logic 1.446ns (54.602%)  route 1.203ns (45.398%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=4, routed)           1.344     1.566    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.224     2.790 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.790    intr_out_2
=======
                         net (fo=5, routed)           1.203     1.425    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.224     2.649 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.649    intr_out_2
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
=======
  Source:                 RF_0/cs_q_reg_lopt_replica_2/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 4.104ns (58.819%)  route 2.873ns (41.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.636    97.666    RF_0/clk_out1
    SLICE_X0Y40          FDPE                                         r  RF_0/cs_q_reg_lopt_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.422    98.088 r  RF_0/cs_q_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.873   100.961    lopt_1
    U12                  OBUF (Prop_obuf_I_O)         3.682   104.643 r  cs_test_out_OBUF_inst/O
                         net (fo=0)                   0.000   104.643    cs_test_out
    U12                                                               r  cs_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/cs_q_reg_lopt_replica/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 4.107ns (60.691%)  route 2.660ns (39.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.636    97.666    RF_0/clk_out1
    SLICE_X0Y40          FDPE                                         r  RF_0/cs_q_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.422    98.088 r  RF_0/cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.660   100.748    lopt
    U15                  OBUF (Prop_obuf_I_O)         3.685   104.433 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000   104.433    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Source:                 RF_0/sdi_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        6.931ns  (logic 3.968ns (57.256%)  route 2.963ns (42.744%))
=======
  Data Path Delay:        6.597ns  (logic 4.033ns (61.140%)  route 2.564ns (38.860%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.624    97.654    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           2.963   101.075    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.509   104.585 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000   104.585    sdi
=======
                         net (fo=296, routed)         1.636    97.666    RF_0/clk_out1
    SLICE_X2Y40          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.524    98.190 r  RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           2.564   100.754    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.509   104.263 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000   104.263    sdi
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/cs_q_reg_lopt_replica/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 3.969ns (57.613%)  route 2.920ns (42.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.639    97.669    RF_0/CLK
    SLICE_X1Y48          FDPE                                         r  RF_0/cs_q_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDPE (Prop_fdpe_C_Q)         0.459    98.128 r  RF_0/cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.920   101.048    lopt
    U15                  OBUF (Prop_obuf_I_O)         3.510   104.558 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000   104.558    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        6.106ns  (logic 3.959ns (64.829%)  route 2.148ns (35.171%))
=======
  Data Path Delay:        5.840ns  (logic 3.959ns (67.783%)  route 1.882ns (32.217%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.639    97.669    RF_0/CLK
    SLICE_X0Y49          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.459    98.128 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           2.148   100.276    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.500   103.775 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   103.775    data_out_s
=======
                         net (fo=296, routed)         1.636    97.666    RF_0/clk_out1
    SLICE_X0Y39          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.459    98.125 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           1.882   100.007    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.500   103.506 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   103.506    data_out_s
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 3.602ns (43.909%)  route 4.602ns (56.091%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         2.940    98.970    clk_test_out_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.506   102.476 f  clk_test_out_OBUF_inst/O
                         net (fo=0)                   0.000   102.476    clk_test_out
    V13                                                               f  clk_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 3.603ns (43.973%)  route 4.591ns (56.027%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         2.929    98.959    sck_OBUF
=======
                         net (fo=296, routed)         2.929    98.959    clk_test_out_OBUF
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    U18                  OBUF (Prop_obuf_I_O)         3.507   102.466 f  sck_OBUF_inst/O
                         net (fo=0)                   0.000   102.466    sck
    U18                                                               f  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 4.227ns (51.880%)  route 3.921ns (48.120%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.344    fifo/clk_out1
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.888 f  fifo/count_reg_reg[2]/Q
                         net (fo=5, routed)           0.854    -1.034    fifo/count_reg_reg_n_0_[2]
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.124    -0.910 f  fifo/empty_led_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.030     0.120    fifo/empty_led_OBUF_inst_i_2_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124     0.244 r  fifo/empty_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.037     2.280    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.523     5.803 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     5.803    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        7.715ns  (logic 3.994ns (51.767%)  route 3.721ns (48.233%))
=======
  Data Path Delay:        7.307ns  (logic 3.932ns (53.807%)  route 3.376ns (46.193%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.621    -2.349    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y59          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDSE (Prop_fdse_C_Q)         0.518    -1.831 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.721     1.890    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     5.366 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.366    uart_tx
=======
                         net (fo=296, routed)         1.624    -2.346    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X5Y52          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.376     1.485    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     4.961 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.961    uart_tx
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 4.222ns (55.856%)  route 3.337ns (44.144%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.344    fifo/clk_out1
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.888 f  fifo/count_reg_reg[4]/Q
                         net (fo=5, routed)           1.030    -0.859    fifo/count_reg_reg_n_0_[4]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124    -0.735 r  fifo/full_led_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.444    -0.291    fifo/full_led_OBUF_inst_i_2_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124    -0.167 r  fifo/full_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.863     1.696    full_led_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.518     5.214 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     5.214    full_led
    H15                                                               r  full_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/rst_n_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            n_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        6.619ns  (logic 3.957ns (59.790%)  route 2.661ns (40.210%))
=======
  Data Path Delay:        6.594ns  (logic 3.957ns (60.012%)  route 2.637ns (39.988%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.635    -2.335    RF_state/CLK
    SLICE_X4Y45          FDPE                                         r  RF_state/rst_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456    -1.879 r  RF_state/rst_n_q_reg/Q
                         net (fo=1, routed)           2.661     0.782    n_rst_OBUF
    P13                  OBUF (Prop_obuf_I_O)         3.501     4.284 r  n_rst_OBUF_inst/O
                         net (fo=0)                   0.000     4.284    n_rst
=======
                         net (fo=296, routed)         1.635    -2.335    RF_state/clk_out1
    SLICE_X5Y44          FDPE                                         r  RF_state/rst_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDPE (Prop_fdpe_C_Q)         0.456    -1.879 r  RF_state/rst_n_q_reg/Q
                         net (fo=1, routed)           2.637     0.758    n_rst_OBUF
    P13                  OBUF (Prop_obuf_I_O)         3.501     4.259 r  n_rst_OBUF_inst/O
                         net (fo=0)                   0.000     4.259    n_rst
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    P13                                                               r  n_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        6.424ns  (logic 3.976ns (61.899%)  route 2.447ns (38.101%))
=======
  Data Path Delay:        6.560ns  (logic 3.976ns (60.615%)  route 2.584ns (39.385%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.639    -2.331    RF_state/CLK
    SLICE_X3Y48          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456    -1.875 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           2.447     0.573    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.520     4.093 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     4.093    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

=======
                         net (fo=296, routed)         1.638    -2.332    RF_state/clk_out1
    SLICE_X1Y45          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           2.584     0.708    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.520     4.228 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     4.228    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 3.979ns (65.343%)  route 2.110ns (34.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         1.624    -2.346    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y50          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.456    -1.890 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=1, routed)           2.110     0.220    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.523     3.743 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.743    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt




Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.234ns (50.136%)  route 1.227ns (49.864%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.741    -0.666    sck_OBUF
=======
                         net (fo=296, routed)         0.741    -0.666    clk_test_out_OBUF
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    U18                  OBUF (Prop_obuf_I_O)         1.208     0.542 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     0.542    sck
    U18                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Source:                 fifo/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.405ns (71.485%)  route 0.560ns (28.515%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
=======
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.233ns (49.980%)  route 1.234ns (50.020%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.593    -0.815    fifo/clk_out1
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.674 f  fifo/count_reg_reg[3]/Q
                         net (fo=5, routed)           0.159    -0.514    fifo/count_reg_reg_n_0_[3]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.045    -0.469 r  fifo/full_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.401    -0.068    full_led_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.219     1.151 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     1.151    full_led
    H15                                                               r  full_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.362ns (67.816%)  route 0.646ns (32.184%))
=======
                         net (fo=296, routed)         0.748    -0.659    clk_test_out_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.207     0.548 r  clk_test_out_OBUF_inst/O
                         net (fo=0)                   0.000     0.548    clk_test_out
    V13                                                               r  clk_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.365ns (72.744%)  route 0.511ns (27.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.592    -0.816    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y50          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.141    -0.675 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=1, routed)           0.511    -0.163    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.224     1.061 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     1.061    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.360ns (72.415%)  route 0.518ns (27.585%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.596    -0.812    RF_state/CLK
    SLICE_X3Y48          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.671 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           0.646    -0.024    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.221     1.197 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.197    Tx_ready
    G17                                                               r  Tx_ready (OUT)
=======
                         net (fo=296, routed)         0.592    -0.816    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y50          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.518    -0.157    full_led_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.219     1.062 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     1.062    full_led
    H15                                                               r  full_led (OUT)
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.410ns (68.990%)  route 0.634ns (31.010%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.592    -0.816    fifo/clk_out1
    SLICE_X1Y58          FDCE                                         r  fifo/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.675 f  fifo/count_reg_reg[10]/Q
                         net (fo=7, routed)           0.149    -0.526    fifo/Q[0]
    SLICE_X2Y57          LUT6 (Prop_lut6_I2_O)        0.045    -0.481 r  fifo/empty_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.485     0.004    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.224     1.228 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     1.228    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/rst_n_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            n_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        2.069ns  (logic 1.344ns (64.939%)  route 0.725ns (35.061%))
=======
  Data Path Delay:        2.055ns  (logic 1.344ns (65.396%)  route 0.711ns (34.604%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.593    -0.815    RF_state/CLK
    SLICE_X4Y45          FDPE                                         r  RF_state/rst_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.674 r  RF_state/rst_n_q_reg/Q
                         net (fo=1, routed)           0.725     0.052    n_rst_OBUF
    P13                  OBUF (Prop_obuf_I_O)         1.203     1.254 r  n_rst_OBUF_inst/O
                         net (fo=0)                   0.000     1.254    n_rst
=======
                         net (fo=296, routed)         0.593    -0.815    RF_state/clk_out1
    SLICE_X5Y44          FDPE                                         r  RF_state/rst_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDPE (Prop_fdpe_C_Q)         0.141    -0.674 r  RF_state/rst_n_q_reg/Q
                         net (fo=1, routed)           0.711     0.037    n_rst_OBUF
    P13                  OBUF (Prop_obuf_I_O)         1.203     1.240 r  n_rst_OBUF_inst/O
                         net (fo=0)                   0.000     1.240    n_rst
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    P13                                                               r  n_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.362ns (65.342%)  route 0.723ns (34.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.595    -0.813    RF_state/clk_out1
    SLICE_X1Y45          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           0.723     0.051    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.221     1.272 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.272    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        2.545ns  (logic 1.341ns (52.694%)  route 1.204ns (47.306%))
=======
  Data Path Delay:        2.395ns  (logic 1.318ns (55.048%)  route 1.077ns (44.952%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.590    -0.818    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y59          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDSE (Prop_fdse_C_Q)         0.164    -0.654 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.204     0.550    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     1.728 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.728    uart_tx
=======
                         net (fo=296, routed)         0.592    -0.816    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X5Y52          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDSE (Prop_fdse_C_Q)         0.141    -0.675 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.077     0.402    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     1.579 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.579    uart_tx
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        1.891ns  (logic 1.347ns (71.242%)  route 0.544ns (28.758%))
=======
  Data Path Delay:        1.778ns  (logic 1.347ns (75.733%)  route 0.432ns (24.267%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.596    99.188    RF_0/CLK
    SLICE_X0Y49          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.146    99.334 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           0.544    99.878    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201   101.079 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   101.079    data_out_s
=======
                         net (fo=296, routed)         0.593    99.185    RF_0/clk_out1
    SLICE_X0Y39          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.146    99.331 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           0.432    99.763    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201   100.964 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   100.964    data_out_s
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
=======
  Source:                 RF_0/sdi_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.377ns (65.128%)  route 0.738ns (34.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.594    99.186    RF_0/clk_out1
    SLICE_X2Y40          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.167    99.353 r  RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           0.738   100.091    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.210   101.301 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000   101.301    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Source:                 RF_0/cs_q_reg_lopt_replica/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Data Path Delay:        2.222ns  (logic 1.357ns (61.072%)  route 0.865ns (38.927%))
=======
  Data Path Delay:        2.169ns  (logic 1.398ns (64.454%)  route 0.771ns (35.546%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.596    99.188    RF_0/CLK
    SLICE_X1Y48          FDPE                                         r  RF_0/cs_q_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDPE (Prop_fdpe_C_Q)         0.146    99.334 r  RF_0/cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.865   100.199    lopt
    U15                  OBUF (Prop_obuf_I_O)         1.211   101.410 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000   101.410    cs
=======
                         net (fo=296, routed)         0.594    99.186    RF_0/clk_out1
    SLICE_X0Y40          FDPE                                         r  RF_0/cs_q_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDPE (Prop_fdpe_C_Q)         0.133    99.319 r  RF_0/cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.771   100.090    lopt
    U15                  OBUF (Prop_obuf_I_O)         1.265   101.355 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000   101.355    cs
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/sdi_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.356ns (60.126%)  route 0.900ns (39.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.592    99.184    RF_0/CLK
    SLICE_X4Y50          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.146    99.330 r  RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           0.900   100.230    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.210   101.440 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000   101.440    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                   IBUF                         0.000    25.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    22.868    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    22.896 f  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    23.713    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.352ns (50.661%)  route 4.238ns (49.339%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     5.854 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           4.238    10.093    CLK100MHZ_IBUF
    P17                  OBUF (Prop_obuf_I_O)         3.498    13.590 f  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.590    clk_out
    P17                                                               f  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.109ns  (logic 1.518ns (48.841%)  route 1.590ns (51.159%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.590     1.910    CLK100MHZ_IBUF
    P17                  OBUF (Prop_obuf_I_O)         1.199     3.109 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.109    clk_out
    P17                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
Max Delay           246 Endpoints
Min Delay           246 Endpoints
=======
Max Delay           278 Endpoints
Min Delay           278 Endpoints
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/counter_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.466ns (23.427%)  route 4.791ns (76.573%))
=======
  Destination:            pc_dut_0/addrout_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.466ns (22.693%)  route 4.993ns (77.307%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.791     6.256    RF_state/AR[0]
    SLICE_X12Y46         FDCE                                         f  RF_state/counter_q_reg[11]/CLR
=======
                         net (fo=248, routed)         4.993     6.459    pc_dut_0/AR[0]
    SLICE_X9Y45          FDCE                                         f  pc_dut_0/addrout_q_reg[0]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.450    -2.933    RF_state/CLK
    SLICE_X12Y46         FDCE                                         r  RF_state/counter_q_reg[11]/C
=======
                         net (fo=296, routed)         1.450    -2.933    pc_dut_0/clk_out1
    SLICE_X9Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[0]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/counter_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.115ns  (logic 1.466ns (23.966%)  route 4.650ns (76.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns
=======
  Destination:            pc_dut_0/addrout_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.466ns (22.693%)  route 4.993ns (77.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.650     6.115    RF_state/AR[0]
    SLICE_X12Y47         FDCE                                         f  RF_state/counter_q_reg[13]/CLR
=======
                         net (fo=248, routed)         4.993     6.459    pc_dut_0/AR[0]
    SLICE_X9Y45          FDCE                                         f  pc_dut_0/addrout_q_reg[1]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.451    -2.932    RF_state/CLK
    SLICE_X12Y47         FDCE                                         r  RF_state/counter_q_reg[13]/C
=======
                         net (fo=296, routed)         1.450    -2.933    pc_dut_0/clk_out1
    SLICE_X9Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[1]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/data_in_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.110ns  (logic 1.466ns (23.987%)  route 4.644ns (76.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns
=======
  Destination:            pc_dut_0/addrout_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.466ns (22.693%)  route 4.993ns (77.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.644     6.110    RF_state/AR[0]
    SLICE_X9Y50          FDCE                                         f  RF_state/data_in_q_reg[0]/CLR
=======
                         net (fo=248, routed)         4.993     6.459    pc_dut_0/AR[0]
    SLICE_X9Y45          FDCE                                         f  pc_dut_0/addrout_q_reg[2]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.441    -2.943    RF_state/CLK
    SLICE_X9Y50          FDCE                                         r  RF_state/data_in_q_reg[0]/C
=======
                         net (fo=296, routed)         1.450    -2.933    pc_dut_0/clk_out1
    SLICE_X9Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[2]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/data_in_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.110ns  (logic 1.466ns (23.987%)  route 4.644ns (76.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns
=======
  Destination:            pc_dut_0/addrout_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.466ns (22.693%)  route 4.993ns (77.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.644     6.110    RF_state/AR[0]
    SLICE_X9Y50          FDCE                                         f  RF_state/data_in_q_reg[10]/CLR
=======
                         net (fo=248, routed)         4.993     6.459    pc_dut_0/AR[0]
    SLICE_X8Y45          FDCE                                         f  pc_dut_0/addrout_q_reg[3]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.441    -2.943    RF_state/CLK
    SLICE_X9Y50          FDCE                                         r  RF_state/data_in_q_reg[10]/C
=======
                         net (fo=296, routed)         1.450    -2.933    pc_dut_0/clk_out1
    SLICE_X8Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[3]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/data_in_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.110ns  (logic 1.466ns (23.987%)  route 4.644ns (76.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns
=======
  Destination:            pc_dut_0/addrout_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.466ns (22.693%)  route 4.993ns (77.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.644     6.110    RF_state/AR[0]
    SLICE_X9Y50          FDCE                                         f  RF_state/data_in_q_reg[11]/CLR
=======
                         net (fo=248, routed)         4.993     6.459    pc_dut_0/AR[0]
    SLICE_X8Y45          FDCE                                         f  pc_dut_0/addrout_q_reg[4]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.441    -2.943    RF_state/CLK
    SLICE_X9Y50          FDCE                                         r  RF_state/data_in_q_reg[11]/C
=======
                         net (fo=296, routed)         1.450    -2.933    pc_dut_0/clk_out1
    SLICE_X8Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[4]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/data_in_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.110ns  (logic 1.466ns (23.987%)  route 4.644ns (76.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns
=======
  Destination:            pc_dut_0/addrout_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.466ns (22.693%)  route 4.993ns (77.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.644     6.110    RF_state/AR[0]
    SLICE_X8Y50          FDCE                                         f  RF_state/data_in_q_reg[12]/CLR
=======
                         net (fo=248, routed)         4.993     6.459    pc_dut_0/AR[0]
    SLICE_X8Y45          FDCE                                         f  pc_dut_0/addrout_q_reg[5]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.441    -2.943    RF_state/CLK
    SLICE_X8Y50          FDCE                                         r  RF_state/data_in_q_reg[12]/C
=======
                         net (fo=296, routed)         1.450    -2.933    pc_dut_0/clk_out1
    SLICE_X8Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/data_in_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.110ns  (logic 1.466ns (23.987%)  route 4.644ns (76.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns
=======
  Destination:            pc_dut_0/addrout_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.466ns (22.693%)  route 4.993ns (77.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.644     6.110    RF_state/AR[0]
    SLICE_X8Y50          FDCE                                         f  RF_state/data_in_q_reg[13]/CLR
=======
                         net (fo=248, routed)         4.993     6.459    pc_dut_0/AR[0]
    SLICE_X8Y45          FDCE                                         f  pc_dut_0/addrout_q_reg[6]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.441    -2.943    RF_state/CLK
    SLICE_X8Y50          FDCE                                         r  RF_state/data_in_q_reg[13]/C
=======
                         net (fo=296, routed)         1.450    -2.933    pc_dut_0/clk_out1
    SLICE_X8Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[6]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/data_in_q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.110ns  (logic 1.466ns (23.987%)  route 4.644ns (76.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns
=======
  Destination:            pc_dut_0/addrout_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.466ns (22.693%)  route 4.993ns (77.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.644     6.110    RF_state/AR[0]
    SLICE_X8Y50          FDCE                                         f  RF_state/data_in_q_reg[14]/CLR
=======
                         net (fo=248, routed)         4.993     6.459    pc_dut_0/AR[0]
    SLICE_X8Y45          FDCE                                         f  pc_dut_0/addrout_q_reg[7]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.441    -2.943    RF_state/CLK
    SLICE_X8Y50          FDCE                                         r  RF_state/data_in_q_reg[14]/C
=======
                         net (fo=296, routed)         1.450    -2.933    pc_dut_0/clk_out1
    SLICE_X8Y45          FDCE                                         r  pc_dut_0/addrout_q_reg[7]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/data_in_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.110ns  (logic 1.466ns (23.987%)  route 4.644ns (76.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns
=======
  Destination:            RF_state/data_in_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.317ns  (logic 1.466ns (23.202%)  route 4.851ns (76.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.644     6.110    RF_state/AR[0]
    SLICE_X8Y50          FDCE                                         f  RF_state/data_in_q_reg[15]/CLR
=======
                         net (fo=248, routed)         4.851     6.317    RF_state/AR[0]
    SLICE_X9Y44          FDCE                                         f  RF_state/data_in_q_reg[0]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.441    -2.943    RF_state/CLK
    SLICE_X8Y50          FDCE                                         r  RF_state/data_in_q_reg[15]/C
=======
                         net (fo=296, routed)         1.450    -2.933    RF_state/clk_out1
    SLICE_X9Y44          FDCE                                         r  RF_state/data_in_q_reg[0]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            RF_state/data_in_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.110ns  (logic 1.466ns (23.987%)  route 4.644ns (76.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns
=======
  Destination:            RF_state/data_in_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.317ns  (logic 1.466ns (23.202%)  route 4.851ns (76.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         4.644     6.110    RF_state/AR[0]
    SLICE_X9Y50          FDCE                                         f  RF_state/data_in_q_reg[2]/CLR
=======
                         net (fo=248, routed)         4.851     6.317    RF_state/AR[0]
    SLICE_X8Y44          FDCE                                         f  RF_state/data_in_q_reg[11]/CLR
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         1.441    -2.943    RF_state/CLK
    SLICE_X9Y50          FDCE                                         r  RF_state/data_in_q_reg[2]/C
=======
                         net (fo=296, routed)         1.450    -2.933    RF_state/clk_out1
    SLICE_X8Y44          FDCE                                         r  RF_state/data_in_q_reg[11]/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.234ns (33.275%)  route 0.468ns (66.725%))
=======
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.234ns (30.690%)  route 0.528ns (69.310%))
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=204, routed)         0.468     0.702    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X3Y63          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
=======
                         net (fo=248, routed)         0.528     0.761    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/R
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.858    -1.245    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X3Y63          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
=======
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rd_en
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            fifo/count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.255ns (35.107%)  route 0.471ns (64.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
=======
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.234ns (30.690%)  route 0.528ns (69.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
    J16                                               0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rd_en_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.570    fifo/ready_out
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.615 r  fifo/count_reg[10]_i_1/O
                         net (fo=11, routed)          0.111     0.726    fifo/count_reg[10]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[1]/CE
=======
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=248, routed)         0.528     0.761    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_0/R
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.863    -1.240    fifo/clk_out1
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[1]/C
=======
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_0/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rd_en
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            fifo/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.255ns (35.107%)  route 0.471ns (64.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
=======
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.234ns (30.690%)  route 0.528ns (69.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
    J16                                               0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rd_en_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.570    fifo/ready_out
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.615 r  fifo/count_reg[10]_i_1/O
                         net (fo=11, routed)          0.111     0.726    fifo/count_reg[10]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[2]/CE
=======
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=248, routed)         0.528     0.761    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/R
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.863    -1.240    fifo/clk_out1
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[2]/C
=======
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rd_en
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            fifo/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.255ns (35.107%)  route 0.471ns (64.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
=======
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.234ns (30.690%)  route 0.528ns (69.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
    J16                                               0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rd_en_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.570    fifo/ready_out
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.615 r  fifo/count_reg[10]_i_1/O
                         net (fo=11, routed)          0.111     0.726    fifo/count_reg[10]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[3]/CE
=======
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=248, routed)         0.528     0.761    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/R
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.863    -1.240    fifo/clk_out1
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[3]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            fifo/count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.255ns (35.107%)  route 0.471ns (64.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rd_en_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.570    fifo/ready_out
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.615 r  fifo/count_reg[10]_i_1/O
                         net (fo=11, routed)          0.111     0.726    fifo/count_reg[10]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.863    -1.240    fifo/clk_out1
    SLICE_X1Y56          FDCE                                         r  fifo/count_reg_reg[4]/C
=======
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt

Slack:                    inf
  Source:                 rst
                            (input port)
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.234ns (31.804%)  route 0.501ns (68.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=204, routed)         0.501     0.734    uart_dut_0/uart/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X4Y62          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858    -1.246    uart_dut_0/uart/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X4Y62          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            fifo/count_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.255ns (31.841%)  route 0.545ns (68.159%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rd_en_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.570    fifo/ready_out
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.615 r  fifo/count_reg[10]_i_1/O
                         net (fo=11, routed)          0.185     0.800    fifo/count_reg[10]_i_1_n_0
    SLICE_X1Y58          FDCE                                         r  fifo/count_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862    -1.241    fifo/clk_out1
    SLICE_X1Y58          FDCE                                         r  fifo/count_reg_reg[10]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            fifo/count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.255ns (31.841%)  route 0.545ns (68.159%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rd_en_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.570    fifo/ready_out
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.615 r  fifo/count_reg[10]_i_1/O
                         net (fo=11, routed)          0.185     0.800    fifo/count_reg[10]_i_1_n_0
    SLICE_X1Y58          FDCE                                         r  fifo/count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862    -1.241    fifo/clk_out1
    SLICE_X1Y58          FDCE                                         r  fifo/count_reg_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.234ns (29.056%)  route 0.570ns (70.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=204, routed)         0.570     0.804    uart_dut_0/ctrl/AR[0]
    SLICE_X2Y59          FDCE                                         f  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862    -1.241    uart_dut_0/ctrl/clk_out1
    SLICE_X2Y59          FDCE                                         r  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.234ns (29.056%)  route 0.570ns (70.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
=======
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.234ns (30.690%)  route 0.528ns (69.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=204, routed)         0.570     0.804    uart_dut_0/ctrl/AR[0]
    SLICE_X3Y59          FDCE                                         f  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[1]/CLR
=======
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=248, routed)         0.528     0.761    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/R
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_timing_summary_routed.rpt
                         net (fo=252, routed)         0.862    -1.241    uart_dut_0/ctrl/clk_out1
    SLICE_X3Y59          FDCE                                         r  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[1]/C
=======
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.234ns (30.690%)  route 0.528ns (69.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=248, routed)         0.528     0.761    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.234ns (30.690%)  route 0.528ns (69.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=248, routed)         0.528     0.761    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.234ns (30.690%)  route 0.528ns (69.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=248, routed)         0.528     0.761    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.234ns (30.516%)  route 0.532ns (69.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=248, routed)         0.532     0.766    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X4Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.234ns (30.516%)  route 0.532ns (69.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=248, routed)         0.532     0.766    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X4Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=296, routed)         0.860    -1.243    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y57          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_timing_summary_routed.rpt





