# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/interrupt-controller/renesas,intc-irqpin.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: DT bindings for the R-/SH-Mobile irqpin controller

maintainers:
  - Geert Uytterhoeven <geert+renesas@glider.be>
  - Guennadi Liakhovetski <g.liakhovetski@gmx.de>
description: test

properties:
  compatible:
    items:
      - enum:
          - renesas,intc-irqpin-r8a7779
          - renesas,intc-irqpin-r8a7740
          - renesas,intc-irqpin-r8a7778
          - renesas,intc-irqpin-sh73a0
      - const: renesas,intc-irqpin
    minItems: 2
    maxItems: 2
    additionalItems: false
  '#interrupt-cells':
    const: 0x2
  interrupt-controller: {}
  reg:
    minItems: 5
    maxItems: 5
    additionalItems: false
  interrupts: {}
  clocks: {}
  power-domains: {}
  sense-bitfield-width: {}
  control-parent: {}
historical: |+
  DT bindings for the R-/SH-Mobile irqpin controller

  Required properties:

  - compatible: has to be "renesas,intc-irqpin-<soctype>", "renesas,intc-irqpin"
    as fallback.
    Examples with soctypes are:
      - "renesas,intc-irqpin-r8a7740" (R-Mobile A1)
      - "renesas,intc-irqpin-r8a7778" (R-Car M1A)
      - "renesas,intc-irqpin-r8a7779" (R-Car H1)
      - "renesas,intc-irqpin-sh73a0" (SH-Mobile AG5)

  - reg: Base address and length of each register bank used by the external
    IRQ pins driven by the interrupt controller hardware module. The base
    addresses, length and number of required register banks varies with soctype.
  - interrupt-controller: Identifies the node as an interrupt controller.
  - #interrupt-cells: has to be <2>: an interrupt index and flags, as defined in
    interrupts.txt in this directory.
  - interrupts: Must contain a list of interrupt specifiers. For each interrupt
    provided by this irqpin controller instance, there must be one entry,
    referring to the corresponding parent interrupt.

  Optional properties:

  - any properties, listed in interrupts.txt, and any standard resource allocation
    properties
  - sense-bitfield-width: width of a single sense bitfield in the SENSE register,
    if different from the default 4 bits
  - control-parent: disable and enable interrupts on the parent interrupt
    controller, needed for some broken implementations
  - clocks: Must contain a reference to the functional clock.  This property is
    mandatory if the hardware implements a controllable functional clock for
    the irqpin controller instance.
  - power-domains: Must contain a reference to the power domain. This property is
    mandatory if the irqpin controller instance is part of a controllable power
    domain.


...
