Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\Adder1b_sch.vf" into library work
Parsing module <Adder1b_sch>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\shift_reg.v" into library work
Parsing module <shift_reg>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\Mux4to1b4_sch.vf" into library work
Parsing module <Mux4to1b4_sch>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\AddSub1b.vf" into library work
Parsing module <AddSub1b>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\shift_reg72b.v" into library work
Parsing module <shift_reg72b>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\DisplatSync_sch.vf" into library work
Parsing module <D2_4E_HXILINX_DisplatSync_sch>.
Parsing module <DisplatSync_sch>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\AddSub4b_sch.vf" into library work
Parsing module <AddSub4b_sch>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\vector_reverse.v" into library work
Parsing module <vector_reverse>.
WARNING:HDLCompiler:248 - "E:\ISE_Program\My_LEDP2S\vector_reverse.v" Line 30: Block identifier is required on this block
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\P2S.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\disp_num.vf" into library work
Parsing module <disp_num>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\CreateNumber.v" into library work
Parsing module <CreateNumber>.
Analyzing Verilog file "E:\ISE_Program\My_LEDP2S\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:189 - "E:\ISE_Program\My_LEDP2S\Top.v" Line 44: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pbdebounce>.
WARNING:HDLCompiler:1016 - "E:\ISE_Program\My_LEDP2S\CreateNumber.v" Line 30: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\ISE_Program\My_LEDP2S\CreateNumber.v" Line 31: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\ISE_Program\My_LEDP2S\CreateNumber.v" Line 32: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\ISE_Program\My_LEDP2S\CreateNumber.v" Line 33: Port Co is not connected to this instance

Elaborating module <CreateNumber>.

Elaborating module <AddSub4b_sch>.

Elaborating module <AddSub1b>.

Elaborating module <Adder1b_sch>.

Elaborating module <AND2>.

Elaborating module <OR3>.

Elaborating module <XOR2>.

Elaborating module <P2S(DATA_BITS=16)>.

Elaborating module <INV>.

Elaborating module <NOR2>.

Elaborating module <shift_reg72b>.

Elaborating module <shift_reg>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <OR2>.

Elaborating module <AND2B1>.

Elaborating module <disp_num>.

Elaborating module <DisplatSync_sch>.

Elaborating module <Mux4to1>.

Elaborating module <OR4>.

Elaborating module <Mux4to1b4_sch>.

Elaborating module <D2_4E_HXILINX_DisplatSync_sch>.

Elaborating module <VCC>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <vector_reverse(NUM_BITS=16)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "E:\ISE_Program\My_LEDP2S\Top.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\ISE_Program\My_LEDP2S\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "E:\ISE_Program\My_LEDP2S\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <CreateNumber>.
    Related source file is "E:\ISE_Program\My_LEDP2S\CreateNumber.v".
INFO:Xst:3210 - "E:\ISE_Program\My_LEDP2S\CreateNumber.v" line 30: Output port <Co> of the instance <a1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\My_LEDP2S\CreateNumber.v" line 31: Output port <Co> of the instance <a2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\My_LEDP2S\CreateNumber.v" line 32: Output port <Co> of the instance <a3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\My_LEDP2S\CreateNumber.v" line 33: Output port <Co> of the instance <a4> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<11>>.
    Found 1-bit register for signal <num<10>>.
    Found 1-bit register for signal <num<9>>.
    Found 1-bit register for signal <num<8>>.
    Found 1-bit register for signal <num<15>>.
    Found 1-bit register for signal <num<14>>.
    Found 1-bit register for signal <num<13>>.
    Found 1-bit register for signal <num<12>>.
    Found 1-bit register for signal <num<3>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <CreateNumber> synthesized.

Synthesizing Unit <AddSub4b_sch>.
    Related source file is "E:\ISE_Program\My_LEDP2S\AddSub4b_sch.vf".
    Summary:
	no macro.
Unit <AddSub4b_sch> synthesized.

Synthesizing Unit <AddSub1b>.
    Related source file is "E:\ISE_Program\My_LEDP2S\AddSub1b.vf".
    Summary:
	no macro.
Unit <AddSub1b> synthesized.

Synthesizing Unit <Adder1b_sch>.
    Related source file is "E:\ISE_Program\My_LEDP2S\Adder1b_sch.vf".
    Summary:
	no macro.
Unit <Adder1b_sch> synthesized.

Synthesizing Unit <P2S>.
    Related source file is "E:\ISE_Program\My_LEDP2S\P2S.v".
        DATA_BITS = 16
    Summary:
	no macro.
Unit <P2S> synthesized.

Synthesizing Unit <shift_reg72b>.
    Related source file is "E:\ISE_Program\My_LEDP2S\shift_reg72b.v".
    Summary:
	no macro.
Unit <shift_reg72b> synthesized.

Synthesizing Unit <shift_reg>.
    Related source file is "E:\ISE_Program\My_LEDP2S\shift_reg.v".
    Summary:
	no macro.
Unit <shift_reg> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "E:\ISE_Program\My_LEDP2S\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <DisplatSync_sch>.
    Related source file is "E:\ISE_Program\My_LEDP2S\DisplatSync_sch.vf".
    Set property "HU_SET = XLXI_5_0" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <DisplatSync_sch> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "E:\ISE_Program\My_LEDP2S\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <Mux4to1b4_sch>.
    Related source file is "E:\ISE_Program\My_LEDP2S\Mux4to1b4_sch.vf".
    Summary:
	no macro.
Unit <Mux4to1b4_sch> synthesized.

Synthesizing Unit <D2_4E_HXILINX_DisplatSync_sch>.
    Related source file is "E:\ISE_Program\My_LEDP2S\DisplatSync_sch.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_DisplatSync_sch> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "E:\ISE_Program\My_LEDP2S\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <vector_reverse>.
    Related source file is "E:\ISE_Program\My_LEDP2S\vector_reverse.v".
        NUM_BITS = 16
    Summary:
	no macro.
Unit <vector_reverse> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 14
 1-bit register                                        : 4
 32-bit register                                       : 2
 4-bit register                                        : 4
 7-bit register                                        : 4
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 120
 Flip-Flops                                            : 120
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <Top>, Counter <m7/XLXI_1/clkdiv> <m0/clkdiv> are equivalent, XST will keep only <m7/XLXI_1/clkdiv>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m7/XLXI_1/clkdiv_31> of sequential type is unconnected in block <Top>.
WARNING:Xst:2170 - Unit P2S : the following signal(s) form a combinatorial loop: q, nq.

Optimizing unit <shift_reg72b> ...

Optimizing unit <shift_reg> ...

Optimizing unit <DisplatSync_sch> ...

Optimizing unit <Mux4to1> ...

Optimizing unit <Mux4to1b4_sch> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <CreateNumber> ...

Optimizing unit <Top> ...

Optimizing unit <P2S> ...

Optimizing unit <D2_4E_HXILINX_DisplatSync_sch> ...

Optimizing unit <pbdebounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 139
 Flip-Flops                                            : 139

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 529
#      AND2                        : 230
#      AND2B1                      : 1
#      AND3                        : 11
#      AND4                        : 9
#      GND                         : 1
#      INV                         : 42
#      LUT1                        : 18
#      LUT2                        : 4
#      LUT3                        : 4
#      LUT5                        : 4
#      LUT6                        : 11
#      MUXCY                       : 18
#      OR2                         : 79
#      OR3                         : 19
#      OR4                         : 10
#      VCC                         : 1
#      XOR2                        : 48
#      XORCY                       : 19
# FlipFlops/Latches                : 139
#      FD                          : 139
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 27
#      IBUF                        : 10
#      OBUF                        : 17
# Logical                          : 3
#      NOR2                        : 3

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             139  out of  202800     0%  
 Number of Slice LUTs:                   83  out of  101400     0%  
    Number used as Logic:                83  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    176
   Number with an unused Flip Flop:      37  out of    176    21%  
   Number with an unused LUT:            93  out of    176    52%  
   Number of fully used LUT-FF pairs:    46  out of    176    26%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    400     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 91    |
m7/XLXI_1/clkdiv_17                | BUFG                   | 32    |
m4/pbreg                           | NONE(m5/num_15)        | 4     |
m3/pbreg                           | NONE(m5/num_11)        | 4     |
m2/pbreg                           | NONE(m5/num_7)         | 4     |
m1/pbreg                           | NONE(m5/num_3)         | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.009ns (Maximum Frequency: 142.664MHz)
   Minimum input arrival time before clock: 6.842ns
   Maximum output required time after clock: 7.246ns
   Maximum combinational path delay: 1.197ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.009ns (frequency: 142.664MHz)
  Total number of paths / destination ports: 4869 / 91
-------------------------------------------------------------------------
Delay:               7.009ns (Levels of Logic = 8)
  Source:            m6/m0/m0/D6 (FF)
  Destination:       m6/m0/m0/D0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m6/m0/m0/D6 to m6/m0/m0/D0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.745  m6/m0/m0/D6 (m6/Q<6>)
     LUT6:I0->O            1   0.053   0.485  m6/out2 (m6/out1)
     LUT6:I4->O            4   0.053   0.745  m6/out3 (m6/finish)
     AND2:I1->O            1   0.067   0.739  m6/And_Set (m6/set)
     NOR2:I0->O            1   0.053   0.725  m6/NOR_nq (m6/nq)
     NOR2:I1->O           82   0.067   0.562  m6/NOR_q (m6/q)
     INV:I->O              8   0.393   0.771  m6/m0/m0/INV_0 (m6/m0/m0/_S_L)
     AND2:I1->O            1   0.067   0.739  m6/m0/m0/AND_S_7 (m6/m0/m0/AND_O_7)
     OR2:I0->O             1   0.053   0.399  m6/m0/m0/OR_7 (m6/m0/m0/OR_O_7)
     FD:D                      0.011          m6/m0/m0/D7
    ----------------------------------------
    Total                      7.009ns (1.099ns logic, 5.910ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm7/XLXI_1/clkdiv_17'
  Clock period: 2.220ns (frequency: 450.450MHz)
  Total number of paths / destination ports: 84 / 28
-------------------------------------------------------------------------
Delay:               2.220ns (Levels of Logic = 3)
  Source:            m4/pbshift_3 (FF)
  Destination:       m4/pbreg (FF)
  Source Clock:      m7/XLXI_1/clkdiv_17 rising
  Destination Clock: m7/XLXI_1/clkdiv_17 rising

  Data Path: m4/pbshift_3 to m4/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  m4/pbshift_3 (m4/pbshift_3)
     LUT3:I0->O            1   0.053   0.413  m4/pbshift[6]_PWR_3_o_equal_3_o<6>_SW0 (N5)
     LUT6:I5->O            1   0.053   0.739  m4/pbshift[6]_PWR_3_o_equal_3_o<6> (m4/pbshift[6]_PWR_3_o_equal_3_o)
     LUT6:I0->O            1   0.053   0.000  m4/pbreg_rstpot (m4/pbreg_rstpot)
     FD:D                      0.011          m4/pbreg
    ----------------------------------------
    Total                      2.220ns (0.452ns logic, 1.768ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm4/pbreg'
  Clock period: 6.305ns (frequency: 158.604MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.305ns (Levels of Logic = 7)
  Source:            m5/num_12 (FF)
  Destination:       m5/num_15 (FF)
  Source Clock:      m4/pbreg rising
  Destination Clock: m4/pbreg rising

  Data Path: m5/num_12 to m5/num_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.752  m5/num_12 (m5/num_12)
     AND2:I1->O            1   0.067   0.739  m5/a4/XLXI_1/XLXI_1/XLXI_3 (m5/a4/XLXI_1/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m5/a4/XLXI_1/XLXI_1/XLXI_7 (m5/a4/XLXN_1)
     AND2:I0->O            1   0.053   0.725  m5/a4/XLXI_2/XLXI_1/XLXI_2 (m5/a4/XLXI_2/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a4/XLXI_2/XLXI_1/XLXI_7 (m5/a4/XLXN_2)
     AND2:I0->O            1   0.053   0.725  m5/a4/XLXI_3/XLXI_1/XLXI_2 (m5/a4/XLXI_3/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a4/XLXI_3/XLXI_1/XLXI_7 (m5/a4/XLXN_3)
     XOR2:I0->O            1   0.053   0.399  m5/a4/XLXI_4/XLXI_1/XLXI_9 (m5/D1<3>)
     FD:D                      0.011          m5/num_15
    ----------------------------------------
    Total                      6.305ns (0.706ns logic, 5.599ns route)
                                       (11.2% logic, 88.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm3/pbreg'
  Clock period: 6.305ns (frequency: 158.604MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.305ns (Levels of Logic = 7)
  Source:            m5/num_8 (FF)
  Destination:       m5/num_11 (FF)
  Source Clock:      m3/pbreg rising
  Destination Clock: m3/pbreg rising

  Data Path: m5/num_8 to m5/num_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.752  m5/num_8 (m5/num_8)
     AND2:I1->O            1   0.067   0.739  m5/a3/XLXI_1/XLXI_1/XLXI_3 (m5/a3/XLXI_1/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m5/a3/XLXI_1/XLXI_1/XLXI_7 (m5/a3/XLXN_1)
     AND2:I0->O            1   0.053   0.725  m5/a3/XLXI_2/XLXI_1/XLXI_2 (m5/a3/XLXI_2/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a3/XLXI_2/XLXI_1/XLXI_7 (m5/a3/XLXN_2)
     AND2:I0->O            1   0.053   0.725  m5/a3/XLXI_3/XLXI_1/XLXI_2 (m5/a3/XLXI_3/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a3/XLXI_3/XLXI_1/XLXI_7 (m5/a3/XLXN_3)
     XOR2:I0->O            1   0.053   0.399  m5/a3/XLXI_4/XLXI_1/XLXI_9 (m5/C1<3>)
     FD:D                      0.011          m5/num_11
    ----------------------------------------
    Total                      6.305ns (0.706ns logic, 5.599ns route)
                                       (11.2% logic, 88.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm2/pbreg'
  Clock period: 6.305ns (frequency: 158.604MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.305ns (Levels of Logic = 7)
  Source:            m5/num_4 (FF)
  Destination:       m5/num_7 (FF)
  Source Clock:      m2/pbreg rising
  Destination Clock: m2/pbreg rising

  Data Path: m5/num_4 to m5/num_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.752  m5/num_4 (m5/num_4)
     AND2:I1->O            1   0.067   0.739  m5/a2/XLXI_1/XLXI_1/XLXI_3 (m5/a2/XLXI_1/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m5/a2/XLXI_1/XLXI_1/XLXI_7 (m5/a2/XLXN_1)
     AND2:I0->O            1   0.053   0.725  m5/a2/XLXI_2/XLXI_1/XLXI_2 (m5/a2/XLXI_2/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a2/XLXI_2/XLXI_1/XLXI_7 (m5/a2/XLXN_2)
     AND2:I0->O            1   0.053   0.725  m5/a2/XLXI_3/XLXI_1/XLXI_2 (m5/a2/XLXI_3/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a2/XLXI_3/XLXI_1/XLXI_7 (m5/a2/XLXN_3)
     XOR2:I0->O            1   0.053   0.399  m5/a2/XLXI_4/XLXI_1/XLXI_9 (m5/B1<3>)
     FD:D                      0.011          m5/num_7
    ----------------------------------------
    Total                      6.305ns (0.706ns logic, 5.599ns route)
                                       (11.2% logic, 88.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/pbreg'
  Clock period: 6.305ns (frequency: 158.604MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.305ns (Levels of Logic = 7)
  Source:            m5/num_0 (FF)
  Destination:       m5/num_3 (FF)
  Source Clock:      m1/pbreg rising
  Destination Clock: m1/pbreg rising

  Data Path: m5/num_0 to m5/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.752  m5/num_0 (m5/num_0)
     AND2:I1->O            1   0.067   0.739  m5/a1/XLXI_1/XLXI_1/XLXI_3 (m5/a1/XLXI_1/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m5/a1/XLXI_1/XLXI_1/XLXI_7 (m5/a1/XLXN_1)
     AND2:I0->O            1   0.053   0.725  m5/a1/XLXI_2/XLXI_1/XLXI_2 (m5/a1/XLXI_2/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a1/XLXI_2/XLXI_1/XLXI_7 (m5/a1/XLXN_2)
     AND2:I0->O            1   0.053   0.725  m5/a1/XLXI_3/XLXI_1/XLXI_2 (m5/a1/XLXI_3/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a1/XLXI_3/XLXI_1/XLXI_7 (m5/a1/XLXN_3)
     XOR2:I0->O            1   0.053   0.399  m5/a1/XLXI_4/XLXI_1/XLXI_9 (m5/A1<3>)
     FD:D                      0.011          m5/num_3
    ----------------------------------------
    Total                      6.305ns (0.706ns logic, 5.599ns route)
                                       (11.2% logic, 88.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 144 / 72
-------------------------------------------------------------------------
Offset:              5.377ns (Levels of Logic = 7)
  Source:            SW<0> (PAD)
  Destination:       m6/m0/m0/D0 (FF)
  Destination Clock: clk rising

  Data Path: SW<0> to m6/m0/m0/D0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.745  SW_0_IBUF (SW_0_IBUF)
     AND2:I0->O            1   0.053   0.739  m6/And_Set (m6/set)
     NOR2:I0->O            1   0.053   0.725  m6/NOR_nq (m6/nq)
     NOR2:I1->O           82   0.067   0.562  m6/NOR_q (m6/q)
     INV:I->O              8   0.393   0.771  m6/m0/m0/INV_0 (m6/m0/m0/_S_L)
     AND2:I1->O            1   0.067   0.739  m6/m0/m0/AND_S_7 (m6/m0/m0/AND_O_7)
     OR2:I0->O             1   0.053   0.399  m6/m0/m0/OR_7 (m6/m0/m0/OR_O_7)
     FD:D                      0.011          m6/m0/m0/D7
    ----------------------------------------
    Total                      5.377ns (0.697ns logic, 4.680ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm7/XLXI_1/clkdiv_17'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 4)
  Source:            btn<3> (PAD)
  Destination:       m4/pbreg (FF)
  Destination Clock: m7/XLXI_1/clkdiv_17 rising

  Data Path: btn<3> to m4/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.427  btn_3_IBUF (btn_3_IBUF)
     LUT3:I2->O            1   0.053   0.413  m4/pbshift[6]_PWR_3_o_equal_3_o<6>_SW0 (N5)
     LUT6:I5->O            1   0.053   0.739  m4/pbshift[6]_PWR_3_o_equal_3_o<6> (m4/pbshift[6]_PWR_3_o_equal_3_o)
     LUT6:I0->O            1   0.053   0.000  m4/pbreg_rstpot (m4/pbreg_rstpot)
     FD:D                      0.011          m4/pbreg
    ----------------------------------------
    Total                      1.749ns (0.170ns logic, 1.579ns route)
                                       (9.7% logic, 90.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm4/pbreg'
  Total number of paths / destination ports: 41 / 4
-------------------------------------------------------------------------
Offset:              6.842ns (Levels of Logic = 9)
  Source:            SW<4> (PAD)
  Destination:       m5/num_15 (FF)
  Destination Clock: m4/pbreg rising

  Data Path: SW<4> to m5/num_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.000   0.779  SW_4_IBUF (SW_4_IBUF)
     XOR2:I0->O            3   0.053   0.739  m5/a4/XLXI_1/XLXI_2 (m5/a4/XLXI_1/XLXN_4)
     AND2:I1->O            1   0.067   0.725  m5/a4/XLXI_1/XLXI_1/XLXI_2 (m5/a4/XLXI_1/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a4/XLXI_1/XLXI_1/XLXI_7 (m5/a4/XLXN_1)
     AND2:I0->O            1   0.053   0.725  m5/a4/XLXI_2/XLXI_1/XLXI_2 (m5/a4/XLXI_2/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a4/XLXI_2/XLXI_1/XLXI_7 (m5/a4/XLXN_2)
     AND2:I0->O            1   0.053   0.725  m5/a4/XLXI_3/XLXI_1/XLXI_2 (m5/a4/XLXI_3/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a4/XLXI_3/XLXI_1/XLXI_7 (m5/a4/XLXN_3)
     XOR2:I0->O            1   0.053   0.399  m5/a4/XLXI_4/XLXI_1/XLXI_9 (m5/D1<3>)
     FD:D                      0.011          m5/num_15
    ----------------------------------------
    Total                      6.842ns (0.491ns logic, 6.351ns route)
                                       (7.2% logic, 92.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm3/pbreg'
  Total number of paths / destination ports: 41 / 4
-------------------------------------------------------------------------
Offset:              6.842ns (Levels of Logic = 9)
  Source:            SW<3> (PAD)
  Destination:       m5/num_11 (FF)
  Destination Clock: m3/pbreg rising

  Data Path: SW<3> to m5/num_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.000   0.779  SW_3_IBUF (SW_3_IBUF)
     XOR2:I0->O            3   0.053   0.739  m5/a3/XLXI_1/XLXI_2 (m5/a3/XLXI_1/XLXN_4)
     AND2:I1->O            1   0.067   0.725  m5/a3/XLXI_1/XLXI_1/XLXI_2 (m5/a3/XLXI_1/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a3/XLXI_1/XLXI_1/XLXI_7 (m5/a3/XLXN_1)
     AND2:I0->O            1   0.053   0.725  m5/a3/XLXI_2/XLXI_1/XLXI_2 (m5/a3/XLXI_2/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a3/XLXI_2/XLXI_1/XLXI_7 (m5/a3/XLXN_2)
     AND2:I0->O            1   0.053   0.725  m5/a3/XLXI_3/XLXI_1/XLXI_2 (m5/a3/XLXI_3/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a3/XLXI_3/XLXI_1/XLXI_7 (m5/a3/XLXN_3)
     XOR2:I0->O            1   0.053   0.399  m5/a3/XLXI_4/XLXI_1/XLXI_9 (m5/C1<3>)
     FD:D                      0.011          m5/num_11
    ----------------------------------------
    Total                      6.842ns (0.491ns logic, 6.351ns route)
                                       (7.2% logic, 92.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm2/pbreg'
  Total number of paths / destination ports: 41 / 4
-------------------------------------------------------------------------
Offset:              6.842ns (Levels of Logic = 9)
  Source:            SW<2> (PAD)
  Destination:       m5/num_7 (FF)
  Destination Clock: m2/pbreg rising

  Data Path: SW<2> to m5/num_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.000   0.779  SW_2_IBUF (SW_2_IBUF)
     XOR2:I0->O            3   0.053   0.739  m5/a2/XLXI_1/XLXI_2 (m5/a2/XLXI_1/XLXN_4)
     AND2:I1->O            1   0.067   0.725  m5/a2/XLXI_1/XLXI_1/XLXI_2 (m5/a2/XLXI_1/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a2/XLXI_1/XLXI_1/XLXI_7 (m5/a2/XLXN_1)
     AND2:I0->O            1   0.053   0.725  m5/a2/XLXI_2/XLXI_1/XLXI_2 (m5/a2/XLXI_2/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a2/XLXI_2/XLXI_1/XLXI_7 (m5/a2/XLXN_2)
     AND2:I0->O            1   0.053   0.725  m5/a2/XLXI_3/XLXI_1/XLXI_2 (m5/a2/XLXI_3/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a2/XLXI_3/XLXI_1/XLXI_7 (m5/a2/XLXN_3)
     XOR2:I0->O            1   0.053   0.399  m5/a2/XLXI_4/XLXI_1/XLXI_9 (m5/B1<3>)
     FD:D                      0.011          m5/num_7
    ----------------------------------------
    Total                      6.842ns (0.491ns logic, 6.351ns route)
                                       (7.2% logic, 92.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/pbreg'
  Total number of paths / destination ports: 41 / 4
-------------------------------------------------------------------------
Offset:              6.842ns (Levels of Logic = 9)
  Source:            SW<1> (PAD)
  Destination:       m5/num_3 (FF)
  Destination Clock: m1/pbreg rising

  Data Path: SW<1> to m5/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.000   0.779  SW_1_IBUF (SW_1_IBUF)
     XOR2:I0->O            3   0.053   0.739  m5/a1/XLXI_1/XLXI_2 (m5/a1/XLXI_1/XLXN_4)
     AND2:I1->O            1   0.067   0.725  m5/a1/XLXI_1/XLXI_1/XLXI_2 (m5/a1/XLXI_1/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a1/XLXI_1/XLXI_1/XLXI_7 (m5/a1/XLXN_1)
     AND2:I0->O            1   0.053   0.725  m5/a1/XLXI_2/XLXI_1/XLXI_2 (m5/a1/XLXI_2/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a1/XLXI_2/XLXI_1/XLXI_7 (m5/a1/XLXN_2)
     AND2:I0->O            1   0.053   0.725  m5/a1/XLXI_3/XLXI_1/XLXI_2 (m5/a1/XLXI_3/XLXI_1/XLXN_9)
     OR3:I1->O             3   0.067   0.753  m5/a1/XLXI_3/XLXI_1/XLXI_7 (m5/a1/XLXN_3)
     XOR2:I0->O            1   0.053   0.399  m5/a1/XLXI_4/XLXI_1/XLXI_9 (m5/A1<3>)
     FD:D                      0.011          m5/num_3
    ----------------------------------------
    Total                      6.842ns (0.491ns logic, 6.351ns route)
                                       (7.2% logic, 92.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 793 / 15
-------------------------------------------------------------------------
Offset:              7.246ns (Levels of Logic = 9)
  Source:            m7/XLXI_1/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: m7/XLXI_1/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.282   0.484  m7/XLXI_1/clkdiv_17 (m7/XLXI_1/clkdiv_17)
     INV:I->O              2   0.393   0.731  m7/XLXI_2/XLXI_3/XLXI_2 (m7/XLXI_2/XLXI_3/XLXN_6)
     AND2:I1->O            4   0.067   0.745  m7/XLXI_2/XLXI_3/XLXI_5 (m7/XLXI_2/XLXI_3/XLXN_58)
     AND2:I1->O            1   0.067   0.725  m7/XLXI_2/XLXI_3/XLXI_14 (m7/XLXI_2/XLXI_3/XLXN_17)
     OR4:I1->O            11   0.067   0.465  m7/XLXI_2/XLXI_3/XLXI_16 (m7/HEX<1>)
     INV:I->O              8   0.393   0.771  m7/XLXI_3/XLXI_2 (m7/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  m7/XLXI_3/AD_18 (m7/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  m7/XLXI_3/XLXI_48 (m7/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  m7/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.246ns (1.593ns logic, 5.653ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm4/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 7)
  Source:            m5/num_13 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      m4/pbreg rising

  Data Path: m5/num_13 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  m5/num_13 (m5/num_13)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_2/XLXI_3/XLXI_15 (m7/XLXI_2/XLXI_3/XLXN_18)
     OR4:I0->O            11   0.053   0.465  m7/XLXI_2/XLXI_3/XLXI_16 (m7/HEX<1>)
     INV:I->O              8   0.393   0.771  m7/XLXI_3/XLXI_2 (m7/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  m7/XLXI_3/AD_18 (m7/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  m7/XLXI_3/XLXI_48 (m7/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  m7/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.578ns (1.105ns logic, 4.473ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm3/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 7)
  Source:            m5/num_9 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      m3/pbreg rising

  Data Path: m5/num_9 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  m5/num_9 (m5/num_9)
     AND2:I0->O            1   0.053   0.725  m7/XLXI_2/XLXI_3/XLXI_14 (m7/XLXI_2/XLXI_3/XLXN_17)
     OR4:I1->O            11   0.067   0.465  m7/XLXI_2/XLXI_3/XLXI_16 (m7/HEX<1>)
     INV:I->O              8   0.393   0.771  m7/XLXI_3/XLXI_2 (m7/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  m7/XLXI_3/AD_18 (m7/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  m7/XLXI_3/XLXI_48 (m7/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  m7/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.578ns (1.119ns logic, 4.459ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm2/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 7)
  Source:            m5/num_5 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      m2/pbreg rising

  Data Path: m5/num_5 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  m5/num_5 (m5/num_5)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_2/XLXI_3/XLXI_13 (m7/XLXI_2/XLXI_3/XLXN_16)
     OR4:I2->O            11   0.157   0.465  m7/XLXI_2/XLXI_3/XLXI_16 (m7/HEX<1>)
     INV:I->O              8   0.393   0.771  m7/XLXI_3/XLXI_2 (m7/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  m7/XLXI_3/AD_18 (m7/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  m7/XLXI_3/XLXI_48 (m7/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  m7/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.578ns (1.209ns logic, 4.369ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 7)
  Source:            m5/num_1 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      m1/pbreg rising

  Data Path: m5/num_1 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  m5/num_1 (m5/num_1)
     AND2:I0->O            1   0.053   0.602  m7/XLXI_2/XLXI_3/XLXI_12 (m7/XLXI_2/XLXI_3/XLXN_15)
     OR4:I3->O            11   0.190   0.465  m7/XLXI_2/XLXI_3/XLXI_16 (m7/HEX<1>)
     INV:I->O              8   0.393   0.771  m7/XLXI_3/XLXI_2 (m7/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  m7/XLXI_3/AD_18 (m7/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  m7/XLXI_3/XLXI_48 (m7/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  m7/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.578ns (1.242ns logic, 4.336ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.197ns (Levels of Logic = 3)
  Source:            SW<0> (PAD)
  Destination:       LEDEN (PAD)

  Data Path: SW<0> to LEDEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.745  SW_0_IBUF (SW_0_IBUF)
     AND2B1:I0->O          1   0.053   0.399  m6/m2 (LEDEN_OBUF)
     OBUF:I->O                 0.000          LEDEN_OBUF (LEDEN)
    ----------------------------------------
    Total                      1.197ns (0.053ns logic, 1.144ns route)
                                       (4.4% logic, 95.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.009|         |         |         |
m1/pbreg       |    2.769|         |         |         |
m2/pbreg       |    2.769|         |         |         |
m3/pbreg       |    2.769|         |         |         |
m4/pbreg       |    2.769|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/pbreg       |    6.305|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m2/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m2/pbreg       |    6.305|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m3/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m3/pbreg       |    6.305|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m4/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m4/pbreg       |    6.305|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m7/XLXI_1/clkdiv_17
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
m7/XLXI_1/clkdiv_17|    2.220|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.40 secs
 
--> 

Total memory usage is 4618772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    6 (   0 filtered)

