Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Apr 15 23:12:02 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file exam_design_wrapper_timing_summary_routed.rpt -rpx exam_design_wrapper_timing_summary_routed.rpx
| Design       : exam_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.059        0.000                      0                  159        0.178        0.000                      0                  159        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.059        0.000                      0                  159        0.178        0.000                      0                  159        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 2.578ns (66.707%)  route 1.287ns (33.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.766     5.124    exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y37         RAMB18E1                                     r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.578 r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.287     8.865    exam_design_i/ROM_Reader1_1/U0/data_in[3]
    SLICE_X82Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.989 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.989    exam_design_i/ROM_Reader1_1/U0/data_tmp[7]_i_1_n_0
    SLICE_X82Y95         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610     9.796    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X82Y95         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.048    
                         clock uncertainty           -0.035    10.012    
    SLICE_X82Y95         FDRE (Setup_fdre_C_D)        0.035    10.047    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 2.578ns (66.805%)  route 1.281ns (33.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.766     5.124    exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y37         RAMB18E1                                     r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.578 r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.281     8.859    exam_design_i/ROM_Reader1_1/U0/data_in[2]
    SLICE_X84Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.983    exam_design_i/ROM_Reader1_1/U0/data_tmp[2]_i_1_n_0
    SLICE_X84Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610     9.796    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X84Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.048    
                         clock uncertainty           -0.035    10.012    
    SLICE_X84Y94         FDRE (Setup_fdre_C_D)        0.084    10.096    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 2.578ns (66.788%)  route 1.282ns (33.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.766     5.124    exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y37         RAMB18E1                                     r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.578 r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.282     8.860    exam_design_i/ROM_Reader1_1/U0/data_in[2]
    SLICE_X84Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.984 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     8.984    exam_design_i/ROM_Reader1_1/U0/data_tmp[10]_i_1_n_0
    SLICE_X84Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610     9.796    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X84Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.048    
                         clock uncertainty           -0.035    10.012    
    SLICE_X84Y94         FDRE (Setup_fdre_C_D)        0.086    10.098    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 2.578ns (68.880%)  route 1.165ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.767     5.125    exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.165     8.744    exam_design_i/ROM_Reader1_0/U0/data_in[2]
    SLICE_X79Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.868 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.868    exam_design_i/ROM_Reader1_0/U0/data_tmp[6]_i_1_n_0
    SLICE_X79Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.600     9.786    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X79Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.038    
                         clock uncertainty           -0.035    10.002    
    SLICE_X79Y96         FDRE (Setup_fdre_C_D)        0.034    10.036    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.036    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 2.578ns (68.249%)  route 1.199ns (31.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.768     5.126    exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.580 r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           1.199     8.780    exam_design_i/ROM_Reader1_0/U0/data_in[0]
    SLICE_X78Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.904 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[12]_i_1/O
                         net (fo=1, routed)           0.000     8.904    exam_design_i/ROM_Reader1_0/U0/data_tmp[12]_i_1_n_0
    SLICE_X78Y94         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.600     9.786    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X78Y94         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.038    
                         clock uncertainty           -0.035    10.002    
    SLICE_X78Y94         FDRE (Setup_fdre_C_D)        0.082    10.084    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 2.578ns (68.934%)  route 1.162ns (31.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.767     5.125    exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y37         RAMB18E1                                     r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.579 r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           1.162     8.741    exam_design_i/ROM_Reader1_1/U0/data_in[0]
    SLICE_X85Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     8.865    exam_design_i/ROM_Reader1_1/U0/data_tmp[8]_i_1_n_0
    SLICE_X85Y95         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610     9.796    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X85Y95         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.048    
                         clock uncertainty           -0.035    10.012    
    SLICE_X85Y95         FDRE (Setup_fdre_C_D)        0.034    10.046    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 2.578ns (69.516%)  route 1.130ns (30.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 9.796 - 5.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.766     5.124    exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y37         RAMB18E1                                     r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.578 r  exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.130     8.709    exam_design_i/ROM_Reader1_1/U0/data_in[3]
    SLICE_X82Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.833 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.833    exam_design_i/ROM_Reader1_1/U0/data_tmp[3]_i_1_n_0
    SLICE_X82Y95         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610     9.796    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X82Y95         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.048    
                         clock uncertainty           -0.035    10.012    
    SLICE_X82Y95         FDRE (Setup_fdre_C_D)        0.034    10.046    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 2.578ns (68.616%)  route 1.179ns (31.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.767     5.125    exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.179     8.758    exam_design_i/ROM_Reader1_0/U0/data_in[2]
    SLICE_X80Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.882 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     8.882    exam_design_i/ROM_Reader1_0/U0/data_tmp[10]_i_1_n_0
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.603     9.789    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.269    10.058    
                         clock uncertainty           -0.035    10.022    
    SLICE_X80Y96         FDRE (Setup_fdre_C_D)        0.082    10.104    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.104    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.578ns (68.762%)  route 1.171ns (31.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.767     5.125    exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.579 r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.171     8.750    exam_design_i/ROM_Reader1_0/U0/data_in[2]
    SLICE_X80Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.874 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     8.874    exam_design_i/ROM_Reader1_0/U0/data_tmp[14]_i_1_n_0
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.603     9.789    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.269    10.058    
                         clock uncertainty           -0.035    10.022    
    SLICE_X80Y96         FDRE (Setup_fdre_C_D)        0.086    10.108    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.108    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 2.578ns (69.765%)  route 1.117ns (30.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.768     5.126    exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y38         RAMB18E1                                     r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.580 r  exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           1.117     8.697    exam_design_i/ROM_Reader1_0/U0/data_in[0]
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.821 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     8.821    exam_design_i/ROM_Reader1_0/U0/data_tmp[8]_i_1_n_0
    SLICE_X81Y94         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.603     9.789    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X81Y94         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.269    10.058    
                         clock uncertainty           -0.035    10.022    
    SLICE_X81Y94         FDRE (Setup_fdre_C_D)        0.034    10.056    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.056    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  1.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_0/B[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.191ns (60.459%)  route 0.125ns (39.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 6.943 - 5.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     6.435    exam_design_i/ROM_Reader1_0/clk
    SLICE_X81Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/B[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.146     6.581 r  exam_design_i/ROM_Reader1_0/B[1]/Q
                         net (fo=16, routed)          0.125     6.706    exam_design_i/ROM_Reader1_0/U0/B[1][1]
    SLICE_X80Y96         LUT6 (Prop_lut6_I3_O)        0.045     6.751 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     6.751    exam_design_i/ROM_Reader1_0/U0/data_tmp[3]_i_1_n_0
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.874     6.943    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.494     6.448    
    SLICE_X80Y96         FDRE (Hold_fdre_C_D)         0.125     6.573    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.573    
                         arrival time                           6.751    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_0/B[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.190%)  route 0.137ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 6.943 - 5.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     6.435    exam_design_i/ROM_Reader1_0/clk
    SLICE_X81Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/B[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.146     6.581 r  exam_design_i/ROM_Reader1_0/B[0]/Q
                         net (fo=16, routed)          0.137     6.719    exam_design_i/ROM_Reader1_0/U0/B[1][0]
    SLICE_X80Y96         LUT6 (Prop_lut6_I2_O)        0.045     6.764 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     6.764    exam_design_i/ROM_Reader1_0/U0/data_tmp[14]_i_1_n_0
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.874     6.943    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.494     6.448    
    SLICE_X80Y96         FDRE (Hold_fdre_C_D)         0.125     6.573    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.573    
                         arrival time                           6.764    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_1/B[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.320ns  (logic 0.191ns (59.661%)  route 0.129ns (40.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     6.439    exam_design_i/ROM_Reader1_1/clk
    SLICE_X83Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/B[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.146     6.585 r  exam_design_i/ROM_Reader1_1/B[1]/Q
                         net (fo=16, routed)          0.129     6.714    exam_design_i/ROM_Reader1_1/U0/B[1][1]
    SLICE_X82Y94         LUT6 (Prop_lut6_I3_O)        0.045     6.759 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.759    exam_design_i/ROM_Reader1_1/U0/data_tmp[5]_i_1_n_0
    SLICE_X82Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     6.947    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X82Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.494     6.452    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.099     6.551    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.551    
                         arrival time                           6.759    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 6.943 - 5.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     6.435    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X81Y95         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.146     6.581 r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[4]/Q
                         net (fo=2, routed)           0.122     6.703    exam_design_i/ROM_Reader1_0/U0/data_out[4]
    SLICE_X81Y95         LUT6 (Prop_lut6_I5_O)        0.045     6.748 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     6.748    exam_design_i/ROM_Reader1_0/U0/data_tmp[4]_i_1_n_0
    SLICE_X81Y95         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.874     6.943    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X81Y95         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.435    
    SLICE_X81Y95         FDRE (Hold_fdre_C_D)         0.099     6.534    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.534    
                         arrival time                           6.748    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 6.941 - 5.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 6.433 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.600     6.433    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X79Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.146     6.579 r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]/Q
                         net (fo=3, routed)           0.122     6.701    exam_design_i/ROM_Reader1_0/U0/data_out[6]
    SLICE_X79Y96         LUT6 (Prop_lut6_I5_O)        0.045     6.746 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     6.746    exam_design_i/ROM_Reader1_0/U0/data_tmp[6]_i_1_n_0
    SLICE_X79Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.872     6.941    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X79Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.433    
    SLICE_X79Y96         FDRE (Hold_fdre_C_D)         0.099     6.532    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.532    
                         arrival time                           6.746    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_1/B[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.356ns  (logic 0.191ns (53.713%)  route 0.165ns (46.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     6.439    exam_design_i/ROM_Reader1_1/clk
    SLICE_X83Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/B[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.146     6.585 r  exam_design_i/ROM_Reader1_1/B[0]/Q
                         net (fo=16, routed)          0.165     6.750    exam_design_i/ROM_Reader1_1/U0/B[1][0]
    SLICE_X84Y94         LUT6 (Prop_lut6_I2_O)        0.045     6.795 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     6.795    exam_design_i/ROM_Reader1_1/U0/data_tmp[10]_i_1_n_0
    SLICE_X84Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     6.947    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X84Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.455    
    SLICE_X84Y94         FDRE (Hold_fdre_C_D)         0.125     6.580    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_1/B[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.116%)  route 0.143ns (42.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     6.439    exam_design_i/ROM_Reader1_1/clk
    SLICE_X83Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/B[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.146     6.585 r  exam_design_i/ROM_Reader1_1/B[0]/Q
                         net (fo=16, routed)          0.143     6.729    exam_design_i/ROM_Reader1_1/U0/B[1][0]
    SLICE_X82Y94         LUT6 (Prop_lut6_I2_O)        0.045     6.774 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     6.774    exam_design_i/ROM_Reader1_1/U0/data_tmp[15]_i_1_n_0
    SLICE_X82Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     6.947    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X82Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.494     6.452    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.098     6.550    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.550    
                         arrival time                           6.774    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_1/B[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.335ns  (logic 0.191ns (56.946%)  route 0.144ns (43.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     6.439    exam_design_i/ROM_Reader1_1/clk
    SLICE_X83Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/B[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.146     6.585 r  exam_design_i/ROM_Reader1_1/B[0]/Q
                         net (fo=16, routed)          0.144     6.730    exam_design_i/ROM_Reader1_1/U0/B[1][0]
    SLICE_X82Y94         LUT6 (Prop_lut6_I2_O)        0.045     6.775 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.775    exam_design_i/ROM_Reader1_1/U0/data_tmp[1]_i_1_n_0
    SLICE_X82Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     6.947    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X82Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.494     6.452    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.099     6.551    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.551    
                         arrival time                           6.775    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_0/B[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.365ns  (logic 0.191ns (52.301%)  route 0.174ns (47.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 6.943 - 5.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     6.435    exam_design_i/ROM_Reader1_0/clk
    SLICE_X81Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/B[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.146     6.581 r  exam_design_i/ROM_Reader1_0/B[0]/Q
                         net (fo=16, routed)          0.174     6.756    exam_design_i/ROM_Reader1_0/U0/B[1][0]
    SLICE_X80Y96         LUT6 (Prop_lut6_I2_O)        0.045     6.801 r  exam_design_i/ROM_Reader1_0/U0/data_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     6.801    exam_design_i/ROM_Reader1_0/U0/data_tmp[10]_i_1_n_0
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.874     6.943    exam_design_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y96         FDRE                                         r  exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.494     6.448    
    SLICE_X80Y96         FDRE (Hold_fdre_C_D)         0.124     6.572    exam_design_i/ROM_Reader1_0/U0/data_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.677%)  route 0.149ns (41.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     6.439    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X84Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.167     6.606 r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]/Q
                         net (fo=3, routed)           0.149     6.756    exam_design_i/ROM_Reader1_1/U0/data_out[2]
    SLICE_X84Y94         LUT6 (Prop_lut6_I5_O)        0.045     6.801 r  exam_design_i/ROM_Reader1_1/U0/data_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.801    exam_design_i/ROM_Reader1_1/U0/data_tmp[2]_i_1_n_0
    SLICE_X84Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     6.947    exam_design_i/ROM_Reader1_1/U0/clk
    SLICE_X84Y94         FDRE                                         r  exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.439    
    SLICE_X84Y94         FDRE (Hold_fdre_C_D)         0.125     6.564    exam_design_i/ROM_Reader1_1/U0/data_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.564    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y37    exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y37    exam_design_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y38    exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y38    exam_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y88    exam_design_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y90    exam_design_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y90    exam_design_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88    exam_design_i/EightDisplayControl_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y90    exam_design_i/EightDisplayControl_0/U0/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y90    exam_design_i/EightDisplayControl_0/U0/div_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exam_design_i/EightDisplayControl_0/U0/div_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88    exam_design_i/EightDisplayControl_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88    exam_design_i/EightDisplayControl_0/U0/div_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88    exam_design_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y90    exam_design_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y90    exam_design_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y91    exam_design_i/EightDisplayControl_0/U0/div_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exam_design_i/EightDisplayControl_0/U0/div_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88    exam_design_i/EightDisplayControl_0/U0/div_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88    exam_design_i/EightDisplayControl_0/U0/div_reg[2]/C



