PACKET3_CE_WRITE	,	V_618
priority_b_cnt	,	V_156
PACKET3_WRITE_GDS_RAM	,	V_628
PRIORITY_ALWAYS_ON	,	V_169
tahiti_mgcg_cgcg_init	,	V_8
DMA_RB_CNTL	,	V_487
crtc_vblank_int	,	V_793
MCB_BUSY	,	V_473
SOFT_RESET_DB	,	V_491
SI_PM4_UCODE_SIZE	,	V_82
SOFT_RESET_DC	,	V_501
dfixed_div	,	F_26
unlikely	,	F_173
gpu_clock_mutex	,	V_885
DMA_PACKET	,	F_167
IH_RB_WPTR	,	V_724
other_heads_data_return_time	,	V_134
ring_obj	,	V_884
scratch	,	V_323
DC_LB_MEMORY_CONFIG	,	F_22
radeon_fence	,	V_328
si_irq_init	,	F_186
size	,	V_88
si_disable_interrupt_state	,	F_185
dram_channels	,	V_107
r600_vram_scratch_init	,	F_222
si_ring_ib_execute	,	F_93
PA_SC_LINE_STIPPLE_STATE	,	V_309
TRAIN_DONE_D1	,	V_68
r600_ih_ring_init	,	F_252
TRAIN_DONE_D0	,	V_67
IRQ_NONE	,	V_851
PACKET3_SET_CONFIG_REG_END	,	V_667
MC_SEQ_SUP_CNTL	,	V_58
DMA1_BUSY	,	V_464
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_389
ASIC_IS_AVIVO	,	F_243
RADEON_WB_SCRATCH_OFFSET	,	V_404
"disabling GPU acceleration\n"	,	L_107
RREG32	,	F_5
other_mode	,	V_95
interrupt_cntl	,	V_749
reference_freq	,	V_29
num_tile_pipes	,	V_271
ucode_size	,	V_46
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_547
PAGE_TABLE_DEPTH	,	F_146
a	,	V_109
b	,	V_141
c	,	V_142
dram_efficiency	,	V_105
CP_RB0_CNTL	,	V_408
radeon_mc	,	V_526
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_66
real_vram_size	,	V_528
i	,	V_45
irq	,	V_787
j	,	V_229
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_144
k	,	V_230
RLC_GPU_CLOCK_COUNT_MSB	,	V_888
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_344
si_init_golden_registers	,	F_1
CP_RB0_RPTR_ADDR_HI	,	V_413
"IH: D5 vblank\n"	,	L_77
dma_ring_index	,	V_865
r	,	V_381
CP_RB2_RPTR_ADDR_HI	,	V_429
DACA_AUTODETECT_INT_CONTROL	,	V_741
"force priority to high\n"	,	L_19
radeon_semaphore_create	,	F_213
active_cu	,	V_231
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_25
rv770_uvd_resume	,	F_225
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_737
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_734
SOFT_RESET_IA	,	V_497
EVENT_TYPE	,	F_88
GRBM_SOFT_RESET	,	V_393
max_texture_channel_caches	,	V_255
IH_WPTR_OVERFLOW_CLEAR	,	V_756
SCRATCH_UMSK	,	V_369
IH_WPTR_WRITEBACK_ENABLE	,	V_757
opcode	,	V_609
VCLK_SRC_SEL	,	F_269
DMA0_REGISTER_OFFSET	,	V_290
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_578
CP_BUSY	,	V_449
reg	,	V_327
CHIP_TAHITI	,	V_4
num_reg	,	V_324
MC_VM_MX_L1_TLB_CNTL	,	V_543
si_irq_fini	,	F_199
ret	,	V_673
UPLL_PDIV_A_MASK	,	V_911
PACKET3_WRITE_CONST_RAM_OFFSET	,	V_614
CAYMAN_RING_TYPE_CP2_INDEX	,	V_373
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_587
si_get_xclk	,	F_4
spll	,	V_28
PACKET3_SET_CE_DE_COUNTERS	,	V_611
evergreen	,	V_798
"radeon_cp: Failed to register firmware\n"	,	L_3
PA_SC_FIFO_SIZE	,	V_300
si_asic_reset	,	F_120
MC_SEQ_IO_DEBUG_INDEX	,	V_61
SOFT_RESET_IH	,	V_504
CP_PFP_HALT	,	V_367
VM_CONTEXT1_CNTL2	,	V_575
si_pcie_gart_fini	,	F_149
IH_BUSY	,	V_466
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_510
is_atom_bios	,	V_882
line_time	,	V_123
sc_prim_fifo_size_backend	,	V_260
"IH: DMA trap\n"	,	L_89
"Wait for MC idle timedout !\n"	,	L_26
mc_latency	,	V_129
le32_to_cpu	,	F_201
DC_HPD2_INT_CONTROL	,	V_744
tahiti_golden_rlc_registers	,	V_7
R600_RING_TYPE_UVD_INDEX	,	V_871
atom_asic_init	,	F_234
CP_RB2_BASE	,	V_430
RADEON_RESET_VMC	,	V_472
d5grph_int	,	V_816
tahiti_io_mc_regs	,	V_50
si_tiling_mode_table_init	,	F_48
radeon_ttm_set_active_vram_size	,	F_96
gtt_end	,	V_560
DC_HPD6_INT_CONTROL	,	V_748
DMA_TILING_CONFIG	,	V_289
CP_RB1_RPTR	,	V_424
"IH: D1 vblank\n"	,	L_68
MC_ARB_RAMCFG	,	V_270
DC_HPD4_INT_CONTROL	,	V_746
GRBM_STATUS2	,	V_454
lb_size	,	V_146
DMA_PTE_PDE_PACKET	,	F_168
si_rlc_stop	,	F_180
si_copy_dma	,	F_212
"CP DMA Bad SRC register\n"	,	L_35
"si_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
PACKET3_TC_ACTION_ENA	,	V_340
atom_context	,	V_880
"radeon_cp"	,	L_2
VGT_CACHE_INVALIDATION	,	V_305
DRM_DEBUG	,	F_12
RADEON_RESET_IH	,	V_467
family	,	V_3
"Loading %s Microcode\n"	,	L_9
oland_io_mc_regs	,	V_55
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_563
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_573
DMA_RB_RPTR	,	V_874
SOFT_RESET_MC	,	V_506
VM_L2_CNTL	,	V_548
min_bandwidth	,	V_118
num_gpus	,	V_276
si_cp_resume	,	F_107
pfp_fw	,	V_85
RLC_BUSY	,	V_456
radeon_gtt_location	,	F_133
d2grph_int	,	V_813
CP_MEQ_THRESHOLDS	,	V_297
tmp	,	V_30
latency_tolerant_lines	,	V_147
DMIF_ADDR_CONFIG	,	V_286
evergreen_mc_save	,	V_481
VGT_VTX_VECT_EJECT_REG	,	V_590
si_create_bitmask	,	F_61
bytes_per_pixel	,	V_127
CP_ME_CNTL	,	V_363
radeon_bo_create	,	F_178
si_startup	,	F_221
VGA_MEMORY_DISABLE	,	V_512
ddev	,	V_854
radeon_gart_table_vram_unpin	,	F_148
cayman_dma_resume	,	F_229
MC_SEQ_SUP_PGM	,	V_64
DC_HPD3_INTERRUPT	,	V_839
cp_int_cntl2	,	V_765
cp_int_cntl1	,	V_764
"HAINAN"	,	L_8
PACKET3_SET_CONFIG_REG_START	,	V_337
PACKET3_COND_WRITE	,	V_665
IA_BUSY	,	V_444
INTERRUPT_CNTL2	,	V_750
INACTIVE_CUS_MASK	,	V_225
RADEON_CP_PACKET3_GET_OPCODE	,	F_159
fb_div	,	V_891
si_setup_rb	,	F_65
UVD_UDEC_DB_ADDR_CONFIG	,	V_294
IRQ_HANDLED	,	V_858
active_time	,	V_125
radeon_uvd_fini	,	F_258
save_restore_obj	,	V_697
CHIP_OLAND	,	V_19
ridx	,	V_692
DRM_INFO	,	F_17
pitcairn_mgcg_cgcg_init	,	V_13
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_792
vsc	,	V_128
CP_RB1_BASE	,	V_423
max_cu_per_sh	,	V_252
save	,	V_482
CG_UPLL_SPREAD_SPECTRUM	,	V_904
src_width	,	V_124
RLC_LB_CNTR_MAX	,	V_708
VBLANK_STATUS	,	V_821
drm_handle_vblank	,	F_205
sh_per_se	,	V_228
CP_RB0_RPTR	,	V_417
enabled_rbs	,	V_239
current_sclk	,	V_161
CP_PFP_UCODE_DATA	,	V_375
"si_irq_process start: rptr %d, wptr %d\n"	,	L_67
ROW_SIZE_SHIFT	,	V_284
multi_gpu_tile_size	,	V_277
PF_RQ_PENDING	,	V_448
RADEON_RESET_GRBM	,	V_453
si_init	,	F_241
"(%d) create RLC sr bo failed\n"	,	L_44
ENABLE_L1_TLB	,	V_544
err	,	V_79
radeon_fence_emit	,	F_219
rlc	,	V_696
si_vm_packet3_ce_check	,	F_153
SOFT_RESET_PA	,	V_395
ROQ_IB1_START	,	F_70
RADEON_RESET_DMA1	,	V_461
PACKET3_INDIRECT_BUFFER_CONST	,	V_351
PACKET3_SET_CONTEXT_REG	,	V_391
disabled_rbs	,	V_238
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_31
num_tile_mode_states	,	V_181
TILE_SPLIT	,	F_52
CHANSIZE_MASK	,	V_534
"failed initializing CP fences (%d).\n"	,	L_96
DMA_STATUS_REG	,	V_458
ndw	,	V_685
si_disable_interrupts	,	F_184
PACKET3_DRAW_INDEX_OFFSET_2	,	V_647
"IH: HPD1\n"	,	L_81
CHANSIZE_OVERRIDE	,	V_533
HDP_NONSURFACE_INFO	,	V_521
rmb	,	F_204
max_pfn	,	V_572
RADEON_RESET_CP	,	V_451
BCI_BUSY	,	V_436
msi_enabled	,	V_761
ADDR_SURF_THIN_MICRO_TILING	,	V_208
mode	,	V_94
pitcairn_golden_rlc_registers	,	V_12
VGT_INDEX_TYPE	,	V_594
PACKET3_NUM_INSTANCES	,	V_644
cp_int_cntl	,	V_763
radeon_fence_driver_start_ring	,	F_224
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_517
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_206
vram_is_ddr	,	V_532
DMA_PACKET_WRITE	,	V_690
UVD_RBC_RB_WPTR	,	V_879
"IH: D2 vline\n"	,	L_72
"(%d) pin RLC sr bo failed\n"	,	L_45
LB_D6_VBLANK_INTERRUPT	,	V_834
SOFT_RESET_SPI	,	V_397
crtc_htotal	,	V_158
si_fence_ring_emit	,	F_85
"failed initializing DMA fences (%d).\n"	,	L_97
shader_engine_tile_size	,	V_275
WREG32_P	,	F_208
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_283
CP_CE_UCODE_DATA	,	V_377
GRBM_EE_BUSY	,	V_452
si_get_rb_disabled	,	F_64
si_rlc_resume	,	F_182
CHIP_HAINAN	,	V_23
lb_partitions	,	V_145
BUF_SWAP_32BIT	,	V_407
accel_working	,	V_881
"si_irq_set: sw int dma\n"	,	L_52
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_100
"si_irq_set: hpd 2\n"	,	L_61
latency	,	V_136
IH_RB_CNTL	,	V_719
SOFT_RESET_SC	,	V_493
"SRBM_SOFT_RESET=0x%08X\n"	,	L_28
PACKET3_SET_CONTEXT_REG_INDIRECT	,	V_656
running	,	V_42
si_set_uvd_clocks	,	F_268
SOFT_RESET_DMA1	,	V_500
idx_value	,	V_619
SQC_CACHES	,	V_601
visible_vram_size	,	V_365
"radeon/%s_pfp.bin"	,	L_10
pkt	,	V_608
mem_row_size_in_kb	,	V_187
GC_USER_RB_BACKEND_DISABLE	,	V_236
LB_D3_VBLANK_INTERRUPT	,	V_828
pfp_req_size	,	V_73
DC_HPD1_INT_CONTROL	,	V_742
radeon_crtc_handle_flip	,	F_207
mc_shared_chmap	,	V_246
MICRO_TILE_MODE	,	F_50
se_num	,	V_215
PACKET3_DISPATCH_INDIRECT	,	V_626
DC_HPD5_INT_CONTROL	,	V_747
si_ib_parse	,	F_156
si_vm_packet3_compute_check	,	F_155
IA_BUSY_NO_DMA	,	V_445
radeon_ib	,	V_346
SOFT_RESET_TA	,	V_496
"UVD fences init error (%d).\n"	,	L_98
CP_PERFMON_CNTL	,	V_302
DMA_RB_ENABLE	,	V_488
SOFT_RESET_TC	,	V_495
sc_earlyz_tile_fifo_size	,	V_262
RADEON_RESET_GFX	,	V_446
"Invalid register 0x%x in CS\n"	,	L_32
disp_int_cont5	,	V_809
SOFT_RESET_SX	,	V_398
disp_int_cont3	,	V_805
HAINAN_GB_ADDR_CONFIG_GOLDEN	,	V_265
disp_int_cont4	,	V_807
disp_int_cont2	,	V_803
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_485
CP_RB1_RPTR_ADDR_HI	,	V_422
SOFT_RESET_GRBM	,	V_498
radeon_uvd_suspend	,	F_239
"limiting VRAM\n"	,	L_29
IS_ERR	,	F_14
"radeon: cp failed to lock ring (%d).\n"	,	L_21
ADDR_SURF_TILE_SPLIT_256B	,	V_200
si_fini	,	F_257
ring	,	V_331
DIV_ROUND_UP	,	F_214
PACKET3_WAIT_ON_DE_COUNTER	,	V_617
return_efficiency	,	V_112
CG_UPLL_FUNC_CNTL	,	V_897
ih_cntl	,	V_716
stat_regs	,	V_797
dce6_average_bandwidth_vs_dram_bandwidth_for_display	,	F_37
FB_READ_EN	,	V_268
GDS_BUSY	,	V_442
rmx_type	,	V_165
r600_set_bios_scratch_engine_hung	,	F_121
PACKET3	,	F_87
PACKET3_CP_DMA_CMD_DAS	,	V_671
radeon_ring_lockup_update	,	F_123
PA_SU_LINE_STIPPLE_VALUE	,	V_599
RADEON_GPU_PAGE_SIZE	,	V_406
RADEON_WB_CP_RPTR_OFFSET	,	V_412
start_reg	,	V_620
radeon_update_bandwidth_info	,	F_137
yclk	,	V_106
mc_fw	,	V_48
worst_chunk_return_time	,	V_131
SC_HIZ_TILE_FIFO_SIZE	,	F_77
FB_WRITE_EN	,	V_269
si_mc_load_microcode	,	F_7
DB_BUSY	,	V_440
max_backends_per_se	,	V_254
VM_CONTEXT0_CNTL	,	V_566
radeon_wb_disable	,	F_240
NOOFCOLS_MASK	,	V_273
PACKET3_CP_DMA_CMD_SAS	,	V_669
radeon_vm_map_gart	,	F_166
"IH: HPD3\n"	,	L_83
IH_RB_RPTR	,	V_723
VBLANK_ACK	,	V_822
dst_offset	,	V_860
mutex_unlock	,	F_267
DMA_PACKET_SRBM_WRITE	,	V_695
BACKEND_DISABLE_MASK	,	V_235
d3grph_int	,	V_814
BUG	,	F_16
radeon_surface_init	,	F_246
be32_to_cpup	,	F_9
HDP_NONSURFACE_BASE	,	V_520
PACKET3_INCREMENT_DE_COUNTER	,	V_659
bandwidth	,	V_108
RLC_ENABLE	,	V_704
"radeon: MC ucode required for NI+.\n"	,	L_108
NOOFCOLS_SHIFT	,	V_274
fw_data	,	V_41
dce6_wm_params	,	V_103
r600_pcie_gart_init	,	F_253
si_cp_start	,	F_98
"si_irq_set: vblank 4\n"	,	L_58
PACKET3_TCL1_ACTION_ENA	,	V_339
VGT_TF_MEMORY_BASE	,	V_598
si_vm_fini	,	F_161
PACKET3_DUMP_CONST_RAM	,	V_615
split_equal_to_row_size	,	V_184
mutex_lock	,	F_266
verde_io_mc_regs	,	V_54
reference_clock	,	V_27
TAHITI_GB_ADDR_CONFIG_GOLDEN	,	V_263
radeon_bo_init	,	F_249
priority_b_mark	,	V_153
RADEON_CP_PACKET2	,	V_872
SOFT_RESET_VMC	,	V_505
mdelay	,	F_108
CP_RB1_WPTR	,	V_419
blackout	,	V_43
radeon_ring	,	V_330
VGT_PRIMITIVE_TYPE	,	V_593
blank_time	,	V_126
CC_GC_SHADER_ARRAY_CONFIG	,	V_224
IH_CNTL	,	V_717
rlc_chip_name	,	V_72
hainan_golden_registers2	,	V_25
r600_ih_ring_alloc	,	F_187
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_515
INVALIDATE_L2_CACHE	,	V_554
dce6_get_dmif_bytes_per_request	,	F_31
ADDR_SURF_TILE_SPLIT_128B	,	V_199
WARN	,	F_194
radeon_bo_unpin	,	F_174
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_876
GB_ADDR_CONFIG	,	V_285
VM_L2_STATUS	,	V_479
si_vm_flush	,	F_169
ES_AND_GS_AUTO	,	V_307
UVD_UDEC_DBW_ADDR_CONFIG	,	V_295
full	,	V_110
PACKET3_DRAW_INDEX_IMMD	,	V_643
"(%d) create RLC c bo failed\n"	,	L_46
WREG32	,	F_8
gpu_addr	,	V_334
TA_CNTL_AUX	,	V_606
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_66
VGT_NUM_INDICES	,	V_595
LB_D4_VBLANK_INTERRUPT	,	V_830
VM_L2_CNTL2	,	V_552
VM_L2_CNTL3	,	V_555
VGT_NUM_INSTANCES	,	V_301
si_vm_packet3_gfx_check	,	F_154
si_irq_suspend	,	F_198
PACKET3_OCCLUSION_QUERY	,	V_631
RADEON_CP_PACKET_GET_TYPE	,	F_157
me_req_size	,	V_74
evergreen_is_display_hung	,	F_112
LB_D1_VLINE_INTERRUPT	,	V_823
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_586
clear_state_obj	,	V_698
"si_irq_set: hpd 5\n"	,	L_64
MC_VM_AGP_TOP	,	V_524
"Invalid CE packet3: 0x%x\n"	,	L_33
UPLL_PDIV_A	,	F_274
UPLL_PDIV_B	,	F_275
HDP_FLUSH_INVALIDATE_CACHE	,	V_319
PACKET3_ME_WRITE	,	V_662
ptr	,	V_674
__BIG_ENDIAN	,	F_94
FORCE_EOV_MAX_CLK_CNT	,	F_79
PACKET3_INCREMENT_CE_COUNTER	,	V_616
me_fw	,	V_89
GRBM_STATUS	,	V_433
verde_golden_registers	,	V_15
"OLAND"	,	L_7
DC_HPD4_INTERRUPT	,	V_840
next_rptr_gpu_addr	,	V_357
dummy_page	,	V_564
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_48
DRM_MODE_FLAG_INTERLACE	,	V_164
uint64_t	,	T_5
end_reg	,	V_621
UPLL_RESET_MASK	,	V_903
"IH: HPD5\n"	,	L_85
GC_USER_SHADER_ARRAY_CONFIG	,	V_226
"GPU not posted. posting now...\n"	,	L_106
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_577
"si_irq_set: sw int cp1\n"	,	L_50
current_mclk	,	V_160
platform_device_register_simple	,	F_13
CLIP_VTX_REORDER_ENA	,	V_322
PRIORITY_B_CNT	,	V_175
si_mc_program	,	F_127
PACKET3_PREAMBLE_CNTL	,	V_386
CP_COHERENCY_BUSY	,	V_450
"Failed to load MC firmware!\n"	,	L_94
numchan	,	V_531
si_get_cu_enabled	,	F_62
mc_arb_ramcfg	,	V_247
wptr	,	V_354
MCC_BUSY	,	V_475
VGT_GS_VERTEX_REUSE	,	V_308
DMIF_ADDR_CALC	,	V_287
si_gpu_init	,	F_66
disp_int	,	V_799
DC_LB_MEMORY_SPLIT	,	V_98
"si_irq_set: vblank 2\n"	,	L_56
RADEON_RESET_DISPLAY	,	V_478
evergreen_get_number_of_dram_channels	,	F_41
PRIORITY_OFF	,	V_155
has_uvd	,	V_292
si_mc_init	,	F_134
SOFT_RESET_GDS	,	V_492
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_539
PAGE_SIZE	,	V_699
"si startup failed on resume\n"	,	L_103
radeon_uvd_send_upll_ctlreq	,	F_272
TAHITI_IO_MC_REGS_SIZE	,	V_52
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_738
oland_golden_rlc_registers	,	V_21
flags	,	V_163
LB_D2_VLINE_INTERRUPT	,	V_827
DPG_PIPE_LATENCY_CONTROL	,	V_173
"vm manager initialization failed (%d).\n"	,	L_102
enabled	,	V_97
ARRAY_2D_TILED_THIN1	,	V_191
WRITE_DATA_DST_SEL	,	F_165
ptr_mask	,	V_844
num_crtc	,	V_178
DC_HPD5_INTERRUPT	,	V_841
"Non-PM4 ring %d !\n"	,	L_40
TA_BUSY	,	V_438
"IH: D6 vline\n"	,	L_80
"Invalid GFX packet3: 0x%x\n"	,	L_37
ADDR_SURF_BANK_HEIGHT_1	,	V_203
ADDR_SURF_BANK_HEIGHT_2	,	V_202
ADDR_SURF_BANK_HEIGHT_4	,	V_197
SI_RLC_UCODE_SIZE	,	V_84
rb_bufsz	,	V_392
INTERRUPT_CNTL	,	V_751
NUM_CLIP_SEQ	,	F_83
CE_PARTITION_BASE	,	V_384
VGA_HDP_CONTROL	,	V_511
RADEON_VM_PAGE_SYSTEM	,	V_688
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_556
PACKET3_ALLOC_GDS	,	V_627
CB_PERFCOUNTER2_SELECT0	,	V_314
ENABLE_INTR	,	V_720
CB_PERFCOUNTER2_SELECT1	,	V_315
DATA_SEL	,	F_91
si_pcie_gart_tlb_flush	,	F_138
"\n"	,	L_1
restart_ih	,	V_852
SI_MC_UCODE_SIZE	,	V_51
EVENT_INDEX	,	F_89
CP_SEM_WAIT_TIMER	,	V_399
next_rptr	,	V_352
si_vm_init	,	F_160
GRBM_GFX_INDEX	,	V_220
CG_MULT_THERMAL_STATUS	,	V_38
DMA_IDLE	,	V_459
RLC_LB_CNTL	,	V_707
disp_int_cont	,	V_801
cayman_dma_stop	,	F_237
CP_QUEUE_THRESHOLDS	,	V_296
r600_ring_init	,	F_250
GRPH_PFLIP_INT_CLEAR	,	V_819
"IH: GUI idle\n"	,	L_90
CP_RB1_CNTL	,	V_418
priority_a_cnt	,	V_154
cu_per_sh	,	V_223
UPLL_REF_DIV_MASK	,	V_908
SE_BROADCAST_WRITES	,	V_219
latency_hiding	,	V_148
mem_max_burst_length_bytes	,	V_272
nvm	,	V_679
DISP_INTERRUPT_STATUS	,	V_800
PRIORITY_A_CNT	,	V_174
SPI_CONFIG_CNTL_1	,	V_299
radeon_ring_write	,	F_86
PACKET3_DRAW_INDIRECT_MULTI	,	V_641
PA_BUSY	,	V_434
radeon_bo_unref	,	F_176
max_tile_pipes	,	V_251
clear_state_gpu_addr	,	V_702
grbm_int_cntl	,	V_778
CP_RB0_BASE	,	V_415
DC_HPD6_INTERRUPT	,	V_842
radeon_get_clock_info	,	F_247
UPLL_SLEEP_MASK	,	V_899
oland_mgcg_cgcg_init	,	V_22
gb_addr_config	,	V_245
PACKET3_SET_SH_REG	,	V_657
SPI_STATIC_THREAD_MGMT_3	,	V_232
SPI_STATIC_THREAD_MGMT_1	,	V_602
shutdown	,	V_850
SPI_STATIC_THREAD_MGMT_2	,	V_603
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_145
si_dma_is_lockup	,	F_126
disp_clk_request_efficiency	,	V_114
dce6_available_bandwidth	,	F_34
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_579
rlc_fw	,	V_91
radeon_bo_fini	,	F_262
GRPH_INT_STATUS	,	V_812
radeon_vm_manager_init	,	F_232
si_vm_set_page	,	F_162
dce6_latency_watermark	,	F_36
si_irq_set	,	F_193
rlc_req_size	,	V_76
radeon_bo_reserve	,	F_172
r600_vram_scratch_fini	,	F_259
addr	,	V_332
SOFT_RESET_VGT	,	V_396
PACKET3_SET_PREDICATION	,	V_632
VGT_HS_OFFCHIP_PARAM	,	V_597
SX_DEBUG_1	,	V_298
PACKET3_CONTEXT_CONTROL	,	V_639
VGT_ESGS_RING_SIZE	,	V_591
temp	,	V_36
CB_BUSY	,	V_441
src_id	,	V_845
cur_size_in_bytes	,	V_867
SOFT_RESET_CP	,	V_394
RLC_UCODE_DATA	,	V_715
NOOFCHAN_MASK	,	V_101
radeon_scratch_free	,	F_106
atomic_xchg	,	F_203
dce6_average_bandwidth_vs_available_bandwidth	,	F_38
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_561
MACRO_TILE_ASPECT	,	F_56
RLC_SAVE_AND_RESTORE_BASE	,	V_710
PACKET3_SH_ICACHE_ACTION_ENA	,	V_342
SOFT_RESET_CB	,	V_490
RADEON_RESET_RLC	,	V_457
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_551
lb_fill_bw	,	V_138
si_gpu_soft_reset	,	F_113
atomic_set	,	F_211
vram_end	,	V_516
TCLK	,	V_33
radeon_card_posted	,	F_245
RLC_RQ_PENDING	,	V_455
upper_32_bits	,	F_90
b1	,	V_116
INVALIDATE_ALL_L1_TLBS	,	V_553
ce_req_size	,	V_75
b2	,	V_117
"(%d) reserve RLC sr bo failed\n"	,	L_42
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_574
ROW_SIZE_MASK	,	V_278
vtaps	,	V_143
dev	,	V_86
ih_rb_cntl	,	V_718
radeon_gart_table_vram_free	,	F_150
SPI_CONFIG_CNTL	,	V_605
IH_RB_BASE	,	V_754
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_557
ARRAY_SIZE	,	F_3
num_gpu_pages	,	V_861
latency_watermark_b	,	V_151
latency_watermark_a	,	V_150
"IB initialization failed (%d).\n"	,	L_101
fence_drv	,	V_333
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_24
rptr_save_reg	,	V_353
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_568
si_get_gpu_clock_counter	,	F_265
si_vm_reg_valid	,	F_152
crtc_offset	,	V_99
si_cp_enable	,	F_95
EFFECTIVE_L2_QUEUE_SIZE	,	F_143
CP_STRMOUT_CNTL	,	V_589
"IH: D3 vblank\n"	,	L_73
PACKET3_SWITCH_BUFFER	,	V_350
LB_D3_VLINE_INTERRUPT	,	V_829
LB_D6_VLINE_INTERRUPT	,	V_835
SRBM_SOFT_RESET	,	V_507
GRPH_INT_CONTROL	,	V_740
MC_VM_FB_LOCATION	,	V_519
bios	,	V_883
INT_SEL	,	F_92
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_584
dclk_div	,	V_893
"radeon: moving bo (%d).\n"	,	L_92
RADEON_GPU_PAGE_SHIFT	,	V_869
DMA_BUSY	,	V_463
FORCE_EOV_MAX_REZ_CNT	,	F_80
si_pcie_gart_enable	,	F_139
"GPU softreset: 0x%08X\n"	,	L_23
"radeon/%s_mc.bin"	,	L_16
CACHE_INVALIDATION	,	F_81
sem	,	V_863
mc_vram_size	,	V_527
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_545
hpd	,	V_796
seq	,	V_345
ROW_SIZE	,	F_69
incr	,	V_682
si_suspend	,	F_235
ce_fw	,	V_90
PACKET3_ATOMIC_GDS	,	V_629
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_886
PACKET3_ATOMIC	,	V_630
pci_resource_len	,	F_136
PACKET3_DRAW_INDEX_INDIRECT_MULTI	,	V_649
LB_D5_VBLANK_INTERRUPT	,	V_832
SI_CE_UCODE_SIZE	,	V_83
max_rb_num	,	V_233
radeon_fence_process	,	F_209
VC_AND_TC	,	V_306
platform_device	,	V_69
config	,	V_185
PACKET3_CP_DMA_CMD_DAIC	,	V_672
DRM_DEBUG_KMS	,	F_42
si_setup_spi	,	F_63
radeon_vm_manager_fini	,	F_236
BANK_WIDTH	,	F_54
MEQ2_START	,	F_73
"Card not posted and no BIOS - ignoring\n"	,	L_105
"TAHITI"	,	L_4
RADEON_RESET_SEM	,	V_469
RADEON_WB_CP2_RPTR_OFFSET	,	V_428
PACKET3_DRAW_INDEX_2	,	V_638
one_reg_wr	,	V_675
UPLL_VCO_MODE_MASK	,	V_902
dce6_bandwidth_update	,	F_46
info	,	V_623
CG_CLKPIN_CNTL_2	,	V_31
ADDR_SURF_8_BANK	,	V_211
CP_RB2_WPTR	,	V_426
CB_PERFCOUNTER3_SELECT0	,	V_316
radeon_gart_table_vram_pin	,	F_141
CB_PERFCOUNTER3_SELECT1	,	V_317
CHIP_ARUBA	,	V_167
radeon_gart_fini	,	F_151
CNTX_EMPTY_INT_ENABLE	,	V_727
count	,	V_664
CP_CE_HALT	,	V_368
gart	,	V_541
hainan_io_mc_regs	,	V_57
platform_device_unregister	,	F_19
RLC_GPU_CLOCK_COUNT_LSB	,	V_887
is_const_ib	,	V_349
DRM_ERROR	,	F_57
hsc	,	V_170
crtcs	,	V_180
sh_num	,	V_216
RADEON_GEM_DOMAIN_VRAM	,	V_700
PACKET3_COPY_DW	,	V_666
HDP_ADDR_CONFIG	,	V_288
"IH: D3 vline\n"	,	L_74
ADDR_SURF_16_BANK	,	V_195
SC_BUSY	,	V_435
vclk	,	V_889
"si_irq_set: sw int gfx\n"	,	L_49
mode1	,	V_177
mode0	,	V_176
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_580
asic	,	V_686
"si_irq_set: vblank 0\n"	,	L_54
radeon_program_register_sequence	,	F_2
radeon_gem_fini	,	F_260
CP_COHER_CNTL2	,	V_336
AUTO_INVLD_EN	,	F_82
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_570
sx_debug_1	,	V_248
CB_PERFCOUNTER0_SELECT1	,	V_311
CB_PERFCOUNTER0_SELECT0	,	V_310
SQ_CONFIG	,	V_303
R600_WB_UVD_RPTR_OFFSET	,	V_877
sc_prim_fifo_size_frontend	,	V_259
OLAND_MC_UCODE_SIZE	,	V_56
mc_req_size	,	V_77
NOOFBANK_MASK	,	V_280
PACKET3_BASE_INDEX	,	F_101
"Expecting atombios for cayman GPU\n"	,	L_104
fw_name	,	V_78
"bad PACKET3_SET_CONFIG_REG\n"	,	L_34
verde_pg_init	,	V_18
CHIP_VERDE	,	V_14
crtc_hdisplay	,	V_162
TAHITI_RB_BITMAP_WIDTH_PER_SH	,	V_240
rptr	,	V_416
radeon_ring_test_lockup	,	F_125
MC_SEQ_IO_DEBUG_DATA	,	V_62
"(%d) pin RLC c bo failed\n"	,	L_47
dce6_check_latency_hiding	,	F_39
max_hw_contexts	,	V_258
ib	,	V_347
si_enable_interrupts	,	F_183
lock	,	V_853
ASIC_IS_NODCE	,	F_129
si_pcie_gart_disable	,	F_147
PACKET3_SH_KCACHE_ACTION_ENA	,	V_341
id	,	V_361
CP_RB2_RPTR_ADDR	,	V_427
RADEON_RING_TYPE_GFX_INDEX	,	V_370
ENABLE_L2_CACHE	,	V_549
ih	,	V_722
PACKET3_WAIT_ON_AVAIL_BUFFER	,	V_661
"IH: DMA1 trap\n"	,	L_91
DC_HPDx_INT_ACK	,	V_837
BANK_HEIGHT	,	F_55
vram_width	,	V_535
radeon_ib_pool_fini	,	F_256
PACKET3_EVENT_WRITE_EOP	,	V_343
gb_tile_moden	,	V_183
radeon_fence_note_sync	,	F_218
RPTR_REARM	,	V_762
dram_bandwidth	,	V_119
si_irq_process	,	F_202
CP_ME_HALT	,	V_366
ROQ_IB2_START	,	F_71
PACKET3_EVENT_WRITE_EOS	,	V_655
CONFIG_MEMSIZE	,	V_538
hdp_host_path_cntl	,	V_249
SCRATCH_REG0	,	V_326
hainan_mgcg_cgcg_init	,	V_26
radeon_ring_test	,	F_110
DC_HPD2_INTERRUPT	,	V_838
max_gs_threads	,	V_257
MC_VM_AGP_BASE	,	V_523
radeon_fence_need_sync	,	F_216
ring_size	,	V_405
"VERDE"	,	L_6
si_cp_load_microcode	,	F_97
RUN_MASK	,	V_59
"radeon: failed initializing UVD (%d).\n"	,	L_100
VBLANK_INT_MASK	,	V_795
PA_SC_FORCE_EOV_MAX_CNTS	,	V_304
evergreen_fix_pci_max_read_req_size	,	F_68
radeon_ring_force_activity	,	F_124
size_in_bytes	,	V_866
HDP_NONSURFACE_SIZE	,	V_522
verde_golden_rlc_registers	,	V_16
evergreen_print_gpu_status_regs	,	F_115
"si_irq_set: hpd 1\n"	,	L_60
radeon_fence_driver_init	,	F_248
"Unhandled interrupt: %d %d\n"	,	L_70
SOFT_RESET_RLC	,	V_502
reg_offset	,	V_182
"si_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_17
crtc6	,	V_771
length_dw	,	V_359
"MC busy: 0x%08X, clearing.\n"	,	L_22
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_513
GRBM_CNTL	,	V_266
CP_ME_RAM_DATA	,	V_379
ADDR_SURF_TILE_SPLIT_2KB	,	V_189
crtc1	,	V_766
crtc2	,	V_767
crtc3	,	V_768
regs_size	,	V_47
crtc4	,	V_769
crtc5	,	V_770
RADEON_WB_CP1_RPTR_OFFSET	,	V_421
wake_up	,	F_206
CP_RB2_CNTL	,	V_425
gtt_base_align	,	V_529
CC_RB_BACKEND_DISABLE	,	V_234
size_t	,	T_2
io_mc_regs	,	V_44
ARRAY_MODE	,	F_49
grph1	,	V_779
grph2	,	V_780
grph3	,	V_781
pdev	,	V_70
grph4	,	V_782
grph5	,	V_783
grph6	,	V_784
u32	,	V_6
hainan_golden_registers	,	V_24
mc	,	V_364
DC_HPDx_INT_POLARITY	,	V_743
IH_RB_ENABLE	,	V_721
si_default_state	,	V_388
radeon_crtc	,	V_92
"si_irq_set: hpd 3\n"	,	L_62
radeon_semaphore	,	V_862
PACKET3_SET_SH_REG_OFFSET	,	V_658
data_return_bandwidth	,	V_120
RMX_OFF	,	V_166
si_init_microcode	,	F_11
CP_PFP_UCODE_ADDR	,	V_374
IH_REQ_NONSNOOP_EN	,	V_753
dce6_dmif_request_bandwidth	,	F_32
SC_EARLYZ_TILE_FIFO_SIZE	,	F_78
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_582
priority_a_mark	,	V_152
IH_DUMMY_RD_OVERRIDE	,	V_752
header	,	V_348
SX_BUSY	,	V_437
max_src_lines_per_dst_line	,	V_137
gtt_start	,	V_558
num_heads	,	V_135
si_dma_vm_flush	,	F_170
pitcairn_io_mc_regs	,	V_53
DMA1_REGISTER_OFFSET	,	V_291
num_loops	,	V_868
d1grph_int	,	V_811
dc_latency	,	V_133
ADDR_SURF_P8_32x32_8x16	,	V_193
VCLK_SRC_SEL_MASK	,	V_895
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_739
DCLK_SRC_SEL_MASK	,	V_896
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_736
dfixed_mul	,	F_27
ADDR_SURF_DEPTH_MICRO_TILING	,	V_192
request_firmware	,	F_18
reg_base	,	V_325
PA_SC_ENHANCE	,	V_600
radeon_fence_driver_fini	,	F_261
DCLK_SRC_SEL	,	F_270
HDP_HOST_PATH_CNTL	,	V_320
"radeon/%s_rlc.bin"	,	L_14
si_resume	,	F_233
PACKET3_ME_INITIALIZE	,	V_382
bpp	,	V_122
"IH: D5 vline\n"	,	L_78
ADDR_SURF_TILE_SPLIT_4KB	,	V_190
GRBM_READ_TIMEOUT	,	F_67
CP_CE_UCODE_ADDR	,	V_376
BACKEND_DISABLE_SHIFT	,	V_237
dev_warn	,	F_118
R600_RING_TYPE_DMA_INDEX	,	V_509
si_rlc_init	,	F_177
DC_HPD1_INTERRUPT	,	V_836
pt_ring_index	,	V_687
u64	,	T_4
VM_INVALIDATE_REQUEST	,	V_540
pe	,	V_681
radeon_ib_pool_init	,	F_231
CP_ME_RAM_WADDR	,	V_378
R600_WB_IH_WPTR_OFFSET	,	V_759
disp_clk	,	V_115
pm	,	V_159
fence	,	V_329
r600_flags	,	V_683
"si_irq_set: hpd 4\n"	,	L_63
GB_TILE_MODE0	,	V_213
aper_size	,	V_537
DMA_PACKET_COPY	,	V_870
PIPE_INTERLEAVE_SIZE_MASK	,	V_282
PACKET3_INDEX_BUFFER_SIZE	,	V_624
pd_gpu_addr	,	V_694
"si_cp: Failed to load firmware \"%s\"\n"	,	L_18
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_585
RADEON_CP_PACKET_GET_COUNT	,	F_158
dclk	,	V_890
radeon_ring_fini	,	F_105
LATENCY_LOW_WATERMARK	,	F_44
vram_start	,	V_514
"Unknown packet type %d !\n"	,	L_41
PACKET3_COMPUTE	,	F_103
"si_irq_set: sw int dma1\n"	,	L_53
"IH: D4 vblank\n"	,	L_75
CG_UPLL_FUNC_CNTL_5	,	V_900
CG_UPLL_FUNC_CNTL_4	,	V_909
CG_UPLL_FUNC_CNTL_3	,	V_906
PACKET3_COPY_DATA	,	V_663
src_data	,	V_846
CG_UPLL_FUNC_CNTL_2	,	V_894
cayman_vm_page_flags	,	F_163
CG_CLKPIN_CNTL	,	V_34
srbm_soft_reset	,	V_484
"IH: HPD2\n"	,	L_82
radeon_uvd_calc_upll_dividers	,	F_271
vblank_sync	,	V_855
L2_BUSY	,	V_480
VGT_TF_RING_SIZE	,	V_596
CB_PERFCOUNTER1_SELECT0	,	V_312
CB_PERFCOUNTER1_SELECT1	,	V_313
"radeon/%s_me.bin"	,	L_12
CP_DEBUG	,	V_402
"(%d) reserve RLC c bo failed\n"	,	L_43
RLC_MC_CNTL	,	V_712
SOFT_RESET_BCI	,	V_494
ring_index	,	V_848
PACKET3_NOP	,	V_610
PACKET3_INDIRECT_BUFFER	,	V_358
PACKET3_EVENT_WRITE	,	V_654
__be32	,	T_1
BIF_FB_EN	,	V_267
radeon_bo_pin	,	F_179
"IH: D2 vblank\n"	,	L_71
"Failed to init rlc BOs!\n"	,	L_95
RLC_UCODE_ADDR	,	V_714
min	,	F_33
SOFT_RESET_SEM	,	V_503
MC_VM_AGP_BOT	,	V_525
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_581
rdev	,	V_2
si	,	V_186
si_cp_fini	,	F_104
INACTIVE_CUS_SHIFT	,	V_227
VLINE_STATUS	,	V_824
interlaced	,	V_144
RLC_UCODE_CNTL	,	V_713
d6grph_int	,	V_817
dmif_req_bandwidth	,	V_121
atomic_read	,	F_195
radeon_atombios_fini	,	F_263
"IH: CP EOP\n"	,	L_88
radeon_uvd_init	,	F_251
si_rlc_start	,	F_181
uint32_t	,	T_6
PACKET3_WAIT_REG_MEM	,	V_651
radeon_cs_packet	,	V_607
ADDR_SURF_P4_8x16	,	V_214
chip_name	,	V_71
XTALIN_DIVIDE	,	V_35
MCD_BUSY	,	V_476
ADDR_SURF_BANK_WIDTH_2	,	V_209
disp_priority	,	V_168
ADDR_SURF_BANK_WIDTH_1	,	V_196
PACKET3_SET_CONFIG_REG	,	V_335
VERDE_GB_ADDR_CONFIG_GOLDEN	,	V_264
ring_id	,	V_847
NOOFBANK_SHIFT	,	V_281
DMA_CNTL	,	V_730
radeon_ring_lock	,	F_99
PACKET3_DISPATCH_DIRECT	,	V_625
tahiti_golden_registers	,	V_5
radeon_device	,	V_1
PA_CL_ENHANCE	,	V_321
pflip	,	V_794
CP_RB2_RPTR	,	V_431
MC_SHARED_CHMAP	,	V_100
evergreen_mc_stop	,	F_116
hotplug_work	,	V_857
RLC_RL_BASE	,	V_705
ARRAY_1D_TILED_THIN1	,	V_201
pci_set_master	,	F_192
R600_WB_DMA_RPTR_OFFSET	,	V_873
grbm_soft_reset	,	V_483
si_rlc_fini	,	F_171
drm_display_mode	,	V_93
PACKET3_MEM_WRITE	,	V_652
radeon_ring_init	,	F_228
vram_base_offset	,	V_680
LB_D1_VBLANK_INTERRUPT	,	V_820
max_gprs	,	V_256
DC_HPDx_INT_EN	,	V_789
"Invalid Compute packet3: 0x%x\n"	,	L_38
ADDR_SURF_MACRO_ASPECT_2	,	V_198
ADDR_SURF_MACRO_ASPECT_1	,	V_204
ADDR_SURF_MACRO_ASPECT_4	,	V_210
bit_width	,	V_221
mode_info	,	V_179
dce6_data_return_bandwidth	,	F_30
dmif_size	,	V_140
vm	,	V_360
ADDR_SURF_TILE_SPLIT_1KB	,	V_188
cayman_dma_fini	,	F_254
ADDR_SURF_TILE_SPLIT_64B	,	V_194
idx	,	V_508
CAYMAN_RING_TYPE_CP1_INDEX	,	V_372
radeon_wb_fini	,	F_255
installed	,	V_788
"PITCAIRN"	,	L_5
NUM_BANKS	,	F_53
MC_SHARED_BLACKOUT_CNTL	,	V_60
dce6_program_watermarks	,	F_40
VGT_BUSY	,	V_439
ENABLE_CONTEXT	,	V_567
RLC_LB_CNTR_INIT	,	V_709
radeon_semaphore_sync_rings	,	F_217
PACKET3_DRAW_INDIRECT	,	V_635
GRPH_PFLIP_INT_OCCURRED	,	V_818
queue_hotplug	,	V_849
printk	,	F_15
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_550
PACKET3_DRAW_INDEX_AUTO	,	V_642
radeon_irq_kms_init	,	F_226
wb	,	V_355
PACKET3_WRITE_DATA	,	V_356
"si_irq_set: sw int cp2\n"	,	L_51
RB_NO_UPDATE	,	V_414
dev_err	,	F_140
"si_irq_set: vblank 5\n"	,	L_59
SE_INDEX	,	F_60
PACKET3_CP_DMA_CMD_SAIC	,	V_670
"IH: D6 vblank\n"	,	L_79
oland_golden_registers	,	V_20
wm	,	V_104
tile_config	,	V_279
CNTX_BUSY_INT_ENABLE	,	V_726
si_get_ih_wptr	,	F_200
PACKET3_PFP_SYNC_ME	,	V_653
SSEN_MASK	,	V_905
VGT_GSVS_RING_SIZE	,	V_592
PACKET3_STRMOUT_BUFFER_UPDATE	,	V_646
PRIORITY_MARK_MASK	,	V_171
disp_dram_allocation	,	V_111
mask	,	V_222
VTX_DONE_DELAY	,	F_74
PACKET3_WAIT_ON_CE_COUNTER	,	V_660
"IH: HPD4\n"	,	L_84
"radeon: IH init failed (%d).\n"	,	L_99
release_firmware	,	F_20
tile_mode_array	,	V_212
VM_CONTEXT0_CNTL2	,	V_565
LB_D4_VLINE_INTERRUPT	,	V_831
SOFT_RESET_DMA	,	V_499
rv515_vga_render_disable	,	F_130
radeon_mc_wait_for_idle	,	F_128
PACKET3_MPEG_INDEX	,	V_650
si_get_temp	,	F_6
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_400
CP_RB1_RPTR_ADDR	,	V_420
UPLL_PDIV_B_MASK	,	V_912
tahiti_golden_registers2	,	V_9
save_restore_gpu_addr	,	V_701
r600_uvd_rbc_stop	,	F_238
CP_RB_WPTR_DELAY	,	V_401
dma_cntl1	,	V_786
RB_OVERFLOW	,	V_843
ARRAY_LINEAR_ALIGNED	,	V_205
base	,	V_96
SI_PFP_UCODE_SIZE	,	V_81
LATENCY_WATERMARK_MASK	,	F_43
INSTANCE_BROADCAST_WRITES	,	V_217
HDP_MISC_CNTL	,	V_318
dev_info	,	F_114
CTF_TEMP_MASK	,	V_39
dfixed_trunc	,	F_28
"IH: D4 vline\n"	,	L_76
PACKET3_CLEAR_STATE	,	V_390
radeon_wb_init	,	F_223
PACKET3_DRAW_INDEX_MULTI_ELEMENT	,	V_648
r600_ih_ring_fini	,	F_188
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_559
SPI_BUSY	,	V_443
IH_RB_WPTR_ADDR_HI	,	V_760
MC_WRREQ_CREDIT	,	F_189
actual_temp	,	V_37
enable	,	V_362
PACKET3_COND_EXEC	,	V_633
PACKET3_SURFACE_SYNC	,	V_338
RLC_CLEAR_STATE_RESTORE_BASE	,	V_711
ring_int	,	V_790
radeon_vram_location	,	F_132
UPLL_FB_DIV_MASK	,	V_907
"No VRAM object for PCIE GART.\n"	,	L_30
PACKET3_WRITE_CONST_RAM	,	V_613
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_804
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_806
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_808
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_810
aper_base	,	V_536
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_569
PACKET3_LOAD_CONST_RAM	,	V_612
PACKET3_INDEX_BASE	,	V_637
r600_uvd_init	,	F_230
radeon_semaphore_free	,	F_215
GRBM_RQ_PENDING	,	V_470
TRAP_ENABLE	,	V_731
dce6_dram_bandwidth	,	F_24
radeon_ring_unlock_commit	,	F_102
RB_RPTR_WR_ENA	,	V_409
chansize	,	V_530
SRBM_STATUS	,	V_465
UVD_RBC_RB_RPTR	,	V_878
radeon_irq_kms_fini	,	F_227
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_735
CTF_TEMP_SHIFT	,	V_40
usec_timeout	,	V_65
LB_D5_VLINE_INTERRUPT	,	V_833
"si_irq_set: hpd 6\n"	,	L_65
radeon_vm	,	V_693
kfree	,	F_264
CF_RQ_PENDING	,	V_447
cursor_line_pair_return_time	,	V_132
SH_BROADCAST_WRITES	,	V_218
si_gfx_is_lockup	,	F_122
PIPE_CONFIG	,	F_51
CP_RB0_RPTR_ADDR	,	V_411
INT_MASK	,	V_733
"si_irq_set: vblank 1\n"	,	L_55
out	,	V_87
SH_INDEX	,	F_59
si_gpu_check_soft_reset	,	F_111
LB_D2_VBLANK_INTERRUPT	,	V_826
radeon_update_display_priority	,	F_47
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_486
ENABLE_ADVANCED_DRIVER_MODEL	,	V_546
gtt_size	,	V_588
RESET_ANTI_MUX_MASK	,	V_901
evergreen_mc_wait_for_idle	,	F_117
si_vram_gtt_location	,	F_131
SPI_PS_MAX_WAVE_ID	,	V_604
"unknown asic: 0x%x\n"	,	L_20
copy	,	V_864
PA_SC_RASTER_CONFIG	,	V_244
MCB_NON_DISPLAY_BUSY	,	V_474
"Packet0 not allowed!\n"	,	L_39
max_shader_engines	,	V_250
WRITE_DATA_ENGINE_SEL	,	F_164
evergreen_mc_resume	,	F_119
verde_mgcg_cgcg_init	,	V_17
VLINE_ACK	,	V_825
hpd1	,	V_772
MC_WR_CLEAN_CNT	,	F_190
hpd2	,	V_773
hpd3	,	V_774
DPG_PIPE_ARBITRATION_CONTROL3	,	V_172
hpd4	,	V_775
hpd5	,	V_776
"si_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_11
hpd6	,	V_777
SC_BACKEND_PRIM_FIFO_SIZE	,	F_76
UPLL_FB_DIV	,	F_273
dce6_average_bandwidth	,	F_35
RADEON_RESET_DMA	,	V_460
EINVAL	,	V_49
robj	,	V_542
RLC_CNTL	,	V_703
pitcairn_golden_registers	,	V_11
RADEON_RESET_MC	,	V_477
CP_RB0_WPTR	,	V_410
vm_manager	,	V_571
MEQ1_START	,	F_72
IH_WPTR_OVERFLOW_ENABLE	,	V_755
UPLL_BYPASS_EN_MASK	,	V_898
udelay	,	F_10
NOOFCHAN_SHIFT	,	V_102
arb_control3	,	V_157
src_offset	,	V_859
VMC_BUSY	,	V_471
si_scratch_init	,	F_84
GRBM_INT_CNTL	,	V_732
SCRATCH_ADDR	,	V_403
data	,	V_63
RADEON_RESET_COMPUTE	,	V_489
RASTER_CONFIG_RB_MAP_3	,	V_242
table_addr	,	V_562
RASTER_CONFIG_RB_MAP_0	,	V_241
SRBM_STATUS2	,	V_462
"si_irq_set: vblank 3\n"	,	L_57
RASTER_CONFIG_RB_MAP_2	,	V_243
vclk_div	,	V_892
"IH: D1 vline\n"	,	L_69
d4grph_int	,	V_815
si_irq_disable	,	F_197
si_select_se_sh	,	F_58
PACKET3_CP_DMA	,	V_668
IH_RB_WPTR_ADDR_LO	,	V_758
radeon_ring_unlock_undo	,	F_220
CP_ME_RAM_RADDR	,	V_380
RLC_RL_SIZE	,	V_706
ADDR_SURF_TILE_SPLIT_512B	,	V_207
PACKET3_SET_BASE	,	V_383
RADEON_VM_PAGE_VALID	,	V_689
"radeon/%s_ce.bin"	,	L_13
pci_resource_start	,	F_135
PACKET3_DRAW_INDEX_INDIRECT	,	V_636
vram_scratch	,	V_518
CP_INT_CNTL_RING2	,	V_729
SEM_BUSY	,	V_468
si_irq_ack	,	F_196
dfixed_const	,	F_25
DMA_PACKET_NOP	,	V_691
"GPU fault detected: %d 0x%08x\n"	,	L_87
radeon_gart_restore	,	F_142
"IH: HPD6\n"	,	L_86
VM_CONTEXT1_CNTL	,	V_576
available_bandwidth	,	V_130
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_387
schedule_work	,	F_210
PACKET3_PRED_EXEC	,	V_634
CP_INT_CNTL_RING0	,	V_725
DISP_INTERRUPT_STATUS_CONTINUE	,	V_802
"GRBM_SOFT_RESET=0x%08X\n"	,	L_27
CP_INT_CNTL_RING1	,	V_728
sc_hiz_tile_fifo_size	,	V_261
RADEON_PACKET_TYPE3	,	V_678
PACKET3_DRAW_INDEX_MULTI_AUTO	,	V_645
RADEON_PACKET_TYPE2	,	V_677
"Failed to load firmware!\n"	,	L_93
reset_mask	,	V_432
radeon_get_bios	,	F_242
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_583
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_75
PACKET3_INDEX_TYPE	,	V_640
"CP DMA Bad DST register\n"	,	L_36
UPLL_SPARE_ISPARE9	,	V_910
ready	,	V_371
DMA_RB_WPTR	,	V_875
radeon_atombios_init	,	F_244
drm_order	,	F_109
max_sh_per_se	,	V_253
DC_HPD3_INT_CONTROL	,	V_745
RADEON_PACKET_TYPE0	,	V_676
value	,	V_684
TIME_STAMP_INT_ENABLE	,	V_791
si_get_number_of_dram_channels	,	F_23
pixel_period	,	V_149
UVD_UDEC_ADDR_CONFIG	,	V_293
line_fill_time	,	V_139
CHIP_PITCAIRN	,	V_10
dma_cntl	,	V_785
dce6_dram_bandwidth_for_display	,	F_29
dce6_line_buffer_adjust	,	F_21
MC_VMID	,	F_191
si_default_size	,	V_385
command	,	V_622
MUX_TCLK_TO_XCLK	,	V_32
vblank_queue	,	V_856
radeon_bo_unreserve	,	F_175
KERN_ERR	,	V_80
LATENCY_HIGH_WATERMARK	,	F_45
sclk	,	V_113
fixed20_12	,	T_3
