INFO: [VRFC 10-163] Analyzing VHDL file "/home/sbo/SSDS/Exams/2023-06-21/ex2_FSM_preambler/ex2_FSM_preambler.srcs/sim_1/new/FSM_preambler_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
