 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:28:39 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay_out1_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay_out1_reg[18]/CLK (DFFX1_HVT)       0.00       0.00 r
  Delay_out1_reg[18]/Q (DFFX1_HVT)         2.04       2.04 f
  U512/Y (XOR2X1_RVT)                      0.36       2.39 r
  U984/Y (NOR2X0_HVT)                      0.75       3.14 f
  U986/Y (NOR2X0_HVT)                      0.76       3.90 r
  U945/Y (AO21X1_HVT)                      1.33       5.23 r
  U693/Y (INVX1_HVT)                       0.48       5.72 f
  U676/Y (OA21X1_RVT)                      0.29       6.01 f
  U674/Y (OA21X1_RVT)                      0.16       6.16 f
  U935/Y (OA21X1_RVT)                      0.19       6.36 f
  U474/Y (OAI21X1_HVT)                     1.43       7.79 r
  U471/Y (XNOR2X1_HVT)                     1.83       9.62 r
  U1349/Y (OR2X1_HVT)                      0.87      10.49 r
  U937/Y (NAND2X0_RVT)                     0.12      10.60 f
  Delay3_out1_reg[37]/D (DFFX1_HVT)        0.00      10.60 f
  data arrival time                                  10.60

  clock clk (rise edge)                   11.00      11.00
  clock network delay (ideal)              0.00      11.00
  Delay3_out1_reg[37]/CLK (DFFX1_HVT)      0.00      11.00 r
  library setup time                      -0.38      10.62
  data required time                                 10.62
  -----------------------------------------------------------
  data required time                                 10.62
  data arrival time                                 -10.60
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
