{
 "awd_id": "9811929",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "Complexity-Adaptive Processors:  Dynamic IPC/Critical Path  Optimization",
 "cfda_num": "47.070",
 "org_code": "05010300",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Yavuz A. Oruc",
 "awd_eff_date": "1998-08-01",
 "awd_exp_date": "2002-07-31",
 "tot_intn_awd_amt": 351757.0,
 "awd_amount": 351757.0,
 "awd_min_amd_letter_date": "1998-07-20",
 "awd_max_amd_letter_date": "1998-07-20",
 "awd_abstract_narration": "This research is exploring Complexity-Adaptive Processors  (CAPs), a new microarchitecture within which hardware  complexity, latency, and clock speed tradeoffs can be made  on-the-fly at runtime. CAPs employ dynamic hardware  structures for the major hardware functions of the processor  and memory hierarchy. The organization and delay of these  structures, as well as the clock speed of the chip, can be  modified by the compiler, runtime system, or on-chip  hardware to match application characteristics. This project  is investigating CAP design options in order to assess the  performance potential of this approach. Specific tasks being  carried out include: (1) Investigating the dynamic hardware  requirements of a variety of applications; (2) Evaluating  the timing aspects of CAP hardware structures, including the  tradeoff between varying latency and clock speed; (3)  Devising configuration scheduling strategies for matching  the hardware to the application; (4) Evaluating dynamic  clocking alternatives; (5) Using simulation coupled with  timing analysis to quantify the performance potential of the  CAPs approach.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "David",
   "pi_last_name": "Albonesi",
   "pi_mid_init": "H",
   "pi_sufx_name": "",
   "pi_full_name": "David H Albonesi",
   "pi_email_addr": "albonesi@csl.cornell.edu",
   "nsf_id": "000108311",
   "pi_start_date": "1998-07-20",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of Rochester",
  "inst_street_address": "910 GENESEE ST",
  "inst_street_address_2": "STE 200",
  "inst_city_name": "ROCHESTER",
  "inst_state_code": "NY",
  "inst_state_name": "New York",
  "inst_phone_num": "5852754031",
  "inst_zip_code": "146113847",
  "inst_country_name": "United States",
  "cong_dist_code": "25",
  "st_cong_dist_code": "NY25",
  "org_lgl_bus_name": "UNIVERSITY OF ROCHESTER",
  "org_prnt_uei_num": "",
  "org_uei_num": "F27KDXZMF9Y8"
 },
 "perf_inst": {
  "perf_inst_name": "University of Rochester",
  "perf_str_addr": "910 GENESEE ST",
  "perf_city_name": "ROCHESTER",
  "perf_st_code": "NY",
  "perf_st_name": "New York",
  "perf_zip_code": "146113847",
  "perf_ctry_code": "US",
  "perf_cong_dist": "25",
  "perf_st_cong_dist": "NY25",
  "perf_ctry_name": "",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471500",
   "pgm_ele_name": "COMPUTER SYSTEMS ARCHITECTURE"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  },
  {
   "pgm_ref_code": "HPCC",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING & COMM"
  }
 ],
 "app_fund": [
  {
   "app_code": "0198",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0198",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1998,
   "fund_oblg_amt": 351757.0
  }
 ],
 "por": null
}