// Seed: 638921899
module module_0 (
    input  tri  id_0,
    input  wand id_1,
    output tri0 id_2
);
  wire id_4;
  assign id_2 = id_1;
  assign id_2 = id_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd61
) (
    output uwire id_0,
    input tri1 id_1,
    input supply1 _id_2,
    input wand id_3,
    input wor id_4,
    output logic id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri id_11
);
  logic [1 : 1] id_13, id_14;
  always @(-1 or -1 or 1 or -1'b0)
    if (1) begin : LABEL_0
      id_5 <= id_13 ? -1 + id_8 : id_14;
    end
  module_0 modCall_1 (
      id_8,
      id_7,
      id_11
  );
  assign modCall_1.id_0 = 0;
  assign id_14[id_2] = id_13;
endmodule
