# RISC-V 32-bit Instruction Selector (delegates to compiler_shared)
use compiler_shared.backend.native.isel_riscv32.{RV32_WORD_SIZE, ISelContext, new_isel_context}
use compiler_shared.backend.native.isel_riscv32.{isel_module_riscv32}
use compiler_shared.backend.native.isel_riscv32.{Rv32LoweredOperand, Rv32ISelFuncResult, Rv32ISelBlockResult, Rv32ISelInstResult}
export RV32_WORD_SIZE, ISelContext, new_isel_context
export isel_module_riscv32
export Rv32LoweredOperand, Rv32ISelFuncResult, Rv32ISelBlockResult, Rv32ISelInstResult
