# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd" \
"../../../../clock_en_generic.srcs/sim_1/new/clock_en_generic_tb.vhd" \

# Do not sort compile order
nosort
