{"vcs1":{"timestamp_begin":1683311486.947558021, "rt":0.50, "ut":0.25, "st":0.11}}
{"vcselab":{"timestamp_begin":1683311487.504816617, "rt":0.40, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1683311487.956216418, "rt":0.23, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683311486.619569214}
{"VCS_COMP_START_TIME": 1683311486.619569214}
{"VCS_COMP_END_TIME": 1683311488.248168367}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341500}}
{"stitch_vcselab": {"peak_mem": 238984}}
