
Test-V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095f0  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  080097c8  080097c8  0000a7c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009be0  08009be0  0000b4f8  2**0
                  CONTENTS
  4 .ARM          00000008  08009be0  08009be0  0000abe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009be8  08009be8  0000b4f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009be8  08009be8  0000abe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009bec  08009bec  0000abec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004f8  20000000  08009bf0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001628  200004f8  0800a0e8  0000b4f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001b20  0800a0e8  0000bb20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b4f8  2**0
                  CONTENTS, READONLY
 12 .debug_line   0004bddf  00000000  00000000  0000b528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000a3  00000000  00000000  00057307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0004b916  00000000  00000000  000573aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000951e  00000000  00000000  000a2cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002128  00000000  00000000  000ac1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00109ed7  00000000  00000000  000ae308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000036dd  00000000  00000000  001b81df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 0001d468  00000000  00000000  001bb8bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002e340  00000000  00000000  001d8d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00207064  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000569c  00000000  00000000  002070a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200004f8 	.word	0x200004f8
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080097b0 	.word	0x080097b0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200004fc 	.word	0x200004fc
 8000214:	080097b0 	.word	0x080097b0

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000508:	480d      	ldr	r0, [pc, #52]	@ (8000540 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800050a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800050c:	f004 f8c0 	bl	8004690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000510:	480c      	ldr	r0, [pc, #48]	@ (8000544 <LoopForever+0x6>)
  ldr r1, =_edata
 8000512:	490d      	ldr	r1, [pc, #52]	@ (8000548 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000514:	4a0d      	ldr	r2, [pc, #52]	@ (800054c <LoopForever+0xe>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000518:	e002      	b.n	8000520 <LoopCopyDataInit>

0800051a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800051c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051e:	3304      	adds	r3, #4

08000520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000524:	d3f9      	bcc.n	800051a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000526:	4a0a      	ldr	r2, [pc, #40]	@ (8000550 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000528:	4c0a      	ldr	r4, [pc, #40]	@ (8000554 <LoopForever+0x16>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800052c:	e001      	b.n	8000532 <LoopFillZerobss>

0800052e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000530:	3204      	adds	r2, #4

08000532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000534:	d3fb      	bcc.n	800052e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000536:	f009 f909 	bl	800974c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800053a:	f000 fba7 	bl	8000c8c <main>

0800053e <LoopForever>:

LoopForever:
    b LoopForever
 800053e:	e7fe      	b.n	800053e <LoopForever>
  ldr   r0, =_estack
 8000540:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000548:	200004f8 	.word	0x200004f8
  ldr r2, =_sidata
 800054c:	08009bf0 	.word	0x08009bf0
  ldr r2, =_sbss
 8000550:	200004f8 	.word	0x200004f8
  ldr r4, =_ebss
 8000554:	20001b20 	.word	0x20001b20

08000558 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000558:	e7fe      	b.n	8000558 <BusFault_Handler>
	...

0800055c <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->ASPEPIp);
 8000560:	6940      	ldr	r0, [r0, #20]
 8000562:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000564:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000566:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
    /* Configure UART to receive first packet*/
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000568:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 800056a:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 800056e:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000572:	6960      	ldr	r0, [r4, #20]
 8000574:	f104 011c 	add.w	r1, r4, #28
 8000578:	462b      	mov	r3, r5
 800057a:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 800057c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000580:	4718      	bx	r3
 8000582:	bf00      	nop

08000584 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000584:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000586:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 8000588:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800058a:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800058e:	4c1e      	ldr	r4, [pc, #120]	@ (8000608 <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000590:	01db      	lsls	r3, r3, #7
 8000592:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000596:	784a      	ldrb	r2, [r1, #1]
 8000598:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 800059c:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800059e:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005a2:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80005a6:	b2da      	uxtb	r2, r3
 80005a8:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 80005ac:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005b0:	5ca2      	ldrb	r2, [r4, r2]
 80005b2:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80005b6:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80005b8:	5ca2      	ldrb	r2, [r4, r2]
 80005ba:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 80005be:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80005c0:	5ca2      	ldrb	r2, [r4, r2]
 80005c2:	4c12      	ldr	r4, [pc, #72]	@ (800060c <ASPEP_sendBeacon+0x88>)
 80005c4:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 80005c8:	5ca2      	ldrb	r2, [r4, r2]
 80005ca:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80005ce:	f043 0305 	orr.w	r3, r3, #5
 80005d2:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d4:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80005d6:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80005d8:	b14b      	cbz	r3, 80005ee <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 80005da:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 80005dc:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80005e0:	b913      	cbnz	r3, 80005e8 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80005e2:	2302      	movs	r3, #2
 80005e4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 80005e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80005ec:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005ee:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80005f2:	2303      	movs	r3, #3
 80005f4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80005f8:	6481      	str	r1, [r0, #72]	@ 0x48
 80005fa:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80005fc:	2204      	movs	r2, #4
 80005fe:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 8000600:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000604:	6940      	ldr	r0, [r0, #20]
 8000606:	4718      	bx	r3
 8000608:	080097d8 	.word	0x080097d8
 800060c:	080097c8 	.word	0x080097c8

08000610 <ASPEP_sendPing>:
{
 8000610:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 8000612:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000614:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000618:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800061c:	4d1d      	ldr	r5, [pc, #116]	@ (8000694 <ASPEP_sendPing+0x84>)
                   | (uint32_t)((uint32_t)cBit << 5U)
 800061e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000622:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000626:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800062a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800062e:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000632:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000636:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800063a:	b2da      	uxtb	r2, r3
 800063c:	4c16      	ldr	r4, [pc, #88]	@ (8000698 <ASPEP_sendPing+0x88>)
 800063e:	f042 0206 	orr.w	r2, r2, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000642:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000646:	5ca2      	ldrb	r2, [r4, r2]
 8000648:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 800064c:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800064e:	5ca2      	ldrb	r2, [r4, r2]
 8000650:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8000654:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000656:	5ca2      	ldrb	r2, [r4, r2]
 8000658:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 800065c:	5ceb      	ldrb	r3, [r5, r3]
 800065e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000662:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000664:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000666:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8000668:	b143      	cbz	r3, 800067c <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 800066a:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 800066c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000670:	b913      	cbnz	r3, 8000678 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8000672:	2302      	movs	r3, #2
 8000674:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8000678:	bc30      	pop	{r4, r5}
 800067a:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800067c:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000680:	2303      	movs	r3, #3
 8000682:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000686:	6481      	str	r1, [r0, #72]	@ 0x48
 8000688:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 800068a:	2204      	movs	r2, #4
 800068c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800068e:	6940      	ldr	r0, [r0, #20]
}
 8000690:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000692:	4718      	bx	r3
 8000694:	080097c8 	.word	0x080097c8
 8000698:	080097d8 	.word	0x080097d8

0800069c <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 800069c:	2a0a      	cmp	r2, #10
 800069e:	d009      	beq.n	80006b4 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 80006a0:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d91d      	bls.n	80006e4 <ASPEP_getBuffer+0x48>
 80006a8:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d90d      	bls.n	80006cc <ASPEP_getBuffer+0x30>
        result = false;
 80006b0:	2000      	movs	r0, #0
}
 80006b2:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 80006b4:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 80006b8:	2b01      	cmp	r3, #1
 80006ba:	d8f9      	bhi.n	80006b0 <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006bc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 80006be:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006c0:	3304      	adds	r3, #4
 80006c2:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80006c4:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 80006c8:	2001      	movs	r0, #1
 80006ca:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006cc:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 80006ce:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006d2:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006d6:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 80006d8:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006dc:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006de:	600b      	str	r3, [r1, #0]
  bool result = true;
 80006e0:	2001      	movs	r0, #1
 80006e2:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006e4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 80006e6:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006ea:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006ee:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 80006f0:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006f4:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006f6:	600b      	str	r3, [r1, #0]
 80006f8:	e7f2      	b.n	80006e0 <ASPEP_getBuffer+0x44>
 80006fa:	bf00      	nop

080006fc <ASPEP_sendPacket>:
{
 80006fc:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80006fe:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 8000702:	2802      	cmp	r0, #2
 8000704:	d001      	beq.n	800070a <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 8000706:	2002      	movs	r0, #2
 8000708:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 800070a:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 800070e:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000712:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 8000716:	2801      	cmp	r0, #1
 8000718:	d104      	bne.n	8000724 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 800071a:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 800071e:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000720:	3202      	adds	r2, #2
 8000722:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8000724:	2b0a      	cmp	r3, #10
 8000726:	d105      	bne.n	8000734 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8000728:	f89c 0010 	ldrb.w	r0, [ip, #16]
 800072c:	b348      	cbz	r0, 8000782 <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 800072e:	2000      	movs	r0, #0
 8000730:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 8000734:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8000738:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800073a:	4d34      	ldr	r5, [pc, #208]	@ (800080c <ASPEP_sendPacket+0x110>)
 800073c:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 800073e:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000740:	5d2e      	ldrb	r6, [r5, r4]
 8000742:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8000746:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000748:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800074c:	5d2e      	ldrb	r6, [r5, r4]
 800074e:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8000752:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000754:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000756:	5d2c      	ldrb	r4, [r5, r4]
 8000758:	f3c0 6503 	ubfx	r5, r0, #24, #4
 800075c:	406c      	eors	r4, r5
 800075e:	4d2c      	ldr	r5, [pc, #176]	@ (8000810 <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8000760:	5d2c      	ldrb	r4, [r5, r4]
 8000762:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 8000766:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800076a:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800076c:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 8000770:	b1b9      	cbz	r1, 80007a2 <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000772:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8000774:	2b09      	cmp	r3, #9
 8000776:	d006      	beq.n	8000786 <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 8000778:	2b0a      	cmp	r3, #10
 800077a:	d02a      	beq.n	80007d2 <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 800077c:	b37b      	cbz	r3, 80007de <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 800077e:	2000      	movs	r0, #0
}
 8000780:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8000782:	2001      	movs	r0, #1
}
 8000784:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8000786:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 800078a:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 800078c:	458e      	cmp	lr, r1
 800078e:	bf14      	ite	ne
 8000790:	2003      	movne	r0, #3
 8000792:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8000794:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 8000798:	b3a1      	cbz	r1, 8000804 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 800079a:	2102      	movs	r1, #2
 800079c:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 800079e:	809a      	strh	r2, [r3, #4]
}
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 80007a2:	2b09      	cmp	r3, #9
 80007a4:	d029      	beq.n	80007fa <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 80007a6:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 80007a8:	f04f 0303 	mov.w	r3, #3
 80007ac:	bf0b      	itete	eq
 80007ae:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 80007b2:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 80007b6:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007ba:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80007be:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 80007c2:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80007c4:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 80007c8:	f8dc 0014 	ldr.w	r0, [ip, #20]
 80007cc:	4671      	mov	r1, lr
 80007ce:	4798      	blx	r3
 80007d0:	e7d5      	b.n	800077e <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 80007d2:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d009      	beq.n	80007ee <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 80007da:	2003      	movs	r0, #3
}
 80007dc:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 80007de:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d1f9      	bne.n	80007da <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 80007e6:	2302      	movs	r3, #2
 80007e8:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 80007ec:	e7c7      	b.n	800077e <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 80007ee:	2302      	movs	r3, #2
 80007f0:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 80007f4:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 80007f8:	e7c1      	b.n	800077e <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 80007fa:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 80007fe:	2103      	movs	r1, #3
 8000800:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 8000802:	e7dc      	b.n	80007be <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000804:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 8000808:	e7c7      	b.n	800079a <ASPEP_sendPacket+0x9e>
 800080a:	bf00      	nop
 800080c:	080097d8 	.word	0x080097d8
 8000810:	080097c8 	.word	0x080097c8

08000814 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000814:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000816:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800081a:	2b03      	cmp	r3, #3
{
 800081c:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 800081e:	d013      	beq.n	8000848 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 8000820:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8000822:	2100      	movs	r1, #0
 8000824:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000826:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 800082a:	2a02      	cmp	r2, #2
 800082c:	d013      	beq.n	8000856 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800082e:	2b02      	cmp	r3, #2
 8000830:	d11d      	bne.n	800086e <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000832:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000836:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000838:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800083a:	2204      	movs	r2, #4
 800083c:	6940      	ldr	r0, [r0, #20]
 800083e:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8000840:	2303      	movs	r3, #3
 8000842:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000846:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8000848:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 800084c:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 800084e:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8000850:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 8000854:	d10b      	bne.n	800086e <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000856:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800085a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800085c:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800085e:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8000860:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000862:	6960      	ldr	r0, [r4, #20]
 8000864:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000866:	2303      	movs	r3, #3
 8000868:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 800086c:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800086e:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8000870:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000872:	b1cb      	cbz	r3, 80008a8 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8000874:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8000876:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8000878:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800087a:	6819      	ldr	r1, [r3, #0]
 800087c:	889a      	ldrh	r2, [r3, #4]
 800087e:	6960      	ldr	r0, [r4, #20]
 8000880:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000882:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8000884:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 8000888:	2b02      	cmp	r3, #2
 800088a:	d007      	beq.n	800089c <ASPEP_HWDataTransmittedIT+0x88>
 800088c:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8000890:	2b02      	cmp	r3, #2
 8000892:	d003      	beq.n	800089c <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8000894:	2300      	movs	r3, #0
 8000896:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 8000898:	b662      	cpsie	i
}
 800089a:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 800089c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800089e:	0063      	lsls	r3, r4, #1
 80008a0:	3368      	adds	r3, #104	@ 0x68
 80008a2:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 80008a4:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 80008a6:	e7f7      	b.n	8000898 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 80008a8:	64a3      	str	r3, [r4, #72]	@ 0x48
 80008aa:	e7f5      	b.n	8000898 <ASPEP_HWDataTransmittedIT+0x84>

080008ac <ASPEP_RXframeProcess>:
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 80008ac:	f890 3061 	ldrb.w	r3, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80008b0:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 80008b2:	f04f 0c00 	mov.w	ip, #0
{
 80008b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008ba:	4604      	mov	r4, r0
    *packetLength = 0;
 80008bc:	f8a1 c000 	strh.w	ip, [r1]
    if (pHandle->NewPacketAvailable)
 80008c0:	b1cb      	cbz	r3, 80008f6 <ASPEP_RXframeProcess+0x4a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80008c2:	f890 3064 	ldrb.w	r3, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80008c6:	f880 c061 	strb.w	ip, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d055      	beq.n	800097a <ASPEP_RXframeProcess+0xce>
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	d018      	beq.n	8000904 <ASPEP_RXframeProcess+0x58>
 80008d2:	b933      	cbnz	r3, 80008e2 <ASPEP_RXframeProcess+0x36>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 80008d4:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80008d6:	2905      	cmp	r1, #5
 80008d8:	f000 80e3 	beq.w	8000aa2 <ASPEP_RXframeProcess+0x1f6>
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 80008dc:	2906      	cmp	r1, #6
 80008de:	f000 8129 	beq.w	8000b34 <ASPEP_RXframeProcess+0x288>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80008e2:	2500      	movs	r5, #0

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80008e4:	6960      	ldr	r0, [r4, #20]
 80008e6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80008e8:	2204      	movs	r2, #4
 80008ea:	f104 011c 	add.w	r1, r4, #28
 80008ee:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 80008f0:	4628      	mov	r0, r5
 80008f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80008f6:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 80008fa:	b9bb      	cbnz	r3, 800092c <ASPEP_RXframeProcess+0x80>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80008fc:	2500      	movs	r5, #0
}
 80008fe:	4628      	mov	r0, r5
 8000900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 8000904:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8000906:	2b05      	cmp	r3, #5
 8000908:	d045      	beq.n	8000996 <ASPEP_RXframeProcess+0xea>
          else if (PING == pHandle->rxPacketType)
 800090a:	2b06      	cmp	r3, #6
 800090c:	f000 8118 	beq.w	8000b40 <ASPEP_RXframeProcess+0x294>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000910:	2b09      	cmp	r3, #9
 8000912:	d1e6      	bne.n	80008e2 <ASPEP_RXframeProcess+0x36>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000914:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLengthASPEP;
 8000918:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 800091c:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 800091e:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000920:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000922:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000926:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLengthASPEP;
 8000928:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 800092a:	e7db      	b.n	80008e4 <ASPEP_RXframeProcess+0x38>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800092c:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 8000930:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000932:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000936:	488b      	ldr	r0, [pc, #556]	@ (8000b64 <ASPEP_RXframeProcess+0x2b8>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000938:	4d8b      	ldr	r5, [pc, #556]	@ (8000b68 <ASPEP_RXframeProcess+0x2bc>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800093a:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800093e:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000942:	5c82      	ldrb	r2, [r0, r2]
 8000944:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 8000948:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800094a:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 800094c:	5ceb      	ldrb	r3, [r5, r3]
 800094e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000952:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000954:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000956:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000958:	2b00      	cmp	r3, #0
 800095a:	f000 80f7 	beq.w	8000b4c <ASPEP_RXframeProcess+0x2a0>
  __ASM volatile ("cpsie i" : : : "memory");
 800095e:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000960:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8000964:	b913      	cbnz	r3, 800096c <ASPEP_RXframeProcess+0xc0>
          pHandle->ctrlBuffer.state = pending;
 8000966:	2302      	movs	r3, #2
 8000968:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 800096c:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 800096e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8000970:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 8000972:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8000976:	4798      	blx	r3
 8000978:	e7c0      	b.n	80008fc <ASPEP_RXframeProcess+0x50>
          if (BEACON == pHandle->rxPacketType)
 800097a:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 800097c:	2905      	cmp	r1, #5
 800097e:	d04f      	beq.n	8000a20 <ASPEP_RXframeProcess+0x174>
          else if (PING == pHandle->rxPacketType)
 8000980:	2906      	cmp	r1, #6
 8000982:	d1ae      	bne.n	80008e2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000984:	4619      	mov	r1, r3
 8000986:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800098a:	f7ff fe41 	bl	8000610 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 800098e:	2302      	movs	r3, #2
 8000990:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8000994:	e7a5      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000996:	f894 e01d 	ldrb.w	lr, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800099a:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800099e:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009a0:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009a4:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009a8:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80009ac:	f00e 0e3f 	and.w	lr, lr, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80009b0:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009b2:	4575      	cmp	r5, lr
 80009b4:	bf28      	it	cs
 80009b6:	4675      	movcs	r5, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009b8:	42b0      	cmp	r0, r6
 80009ba:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80009bc:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009c0:	bf28      	it	cs
 80009c2:	4631      	movcs	r1, r6
 80009c4:	4663      	mov	r3, ip
 80009c6:	f361 0307 	bfi	r3, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80009ca:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009ce:	45b8      	cmp	r8, r7
 80009d0:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009d2:	f365 230f 	bfi	r3, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009d6:	bf28      	it	cs
 80009d8:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009da:	45ca      	cmp	sl, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009dc:	f361 4317 	bfi	r3, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009e0:	4651      	mov	r1, sl
 80009e2:	bf28      	it	cs
 80009e4:	4649      	movcs	r1, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009e6:	f361 631f 	bfi	r3, r1, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80009ea:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009ec:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80009ee:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 80009f2:	d80f      	bhi.n	8000a14 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80009f4:	45ae      	cmp	lr, r5
 80009f6:	d80d      	bhi.n	8000a14 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80009f8:	45b8      	cmp	r8, r7
 80009fa:	d80b      	bhi.n	8000a14 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80009fc:	45ca      	cmp	sl, r9
 80009fe:	d809      	bhi.n	8000a14 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a00:	f894 c070 	ldrb.w	ip, [r4, #112]	@ 0x70
 8000a04:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000a08:	ebac 0c02 	sub.w	ip, ip, r2
 8000a0c:	fabc fc8c 	clz	ip, ip
 8000a10:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8000a14:	f884 c064 	strb.w	ip, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a18:	4620      	mov	r0, r4
 8000a1a:	f7ff fdb3 	bl	8000584 <ASPEP_sendBeacon>
 8000a1e:	e760      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a20:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a22:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000a26:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a28:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a2c:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a30:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a34:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000a38:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a3a:	42a8      	cmp	r0, r5
 8000a3c:	bf28      	it	cs
 8000a3e:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a40:	42b1      	cmp	r1, r6
 8000a42:	4663      	mov	r3, ip
 8000a44:	468c      	mov	ip, r1
 8000a46:	bf28      	it	cs
 8000a48:	46b4      	movcs	ip, r6
 8000a4a:	f36c 0307 	bfi	r3, ip, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000a4e:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000a52:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a56:	45bc      	cmp	ip, r7
 8000a58:	46e1      	mov	r9, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a5a:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a5e:	bf28      	it	cs
 8000a60:	46b9      	movcs	r9, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a62:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a64:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a68:	46c1      	mov	r9, r8
 8000a6a:	bf28      	it	cs
 8000a6c:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a6e:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a72:	42b1      	cmp	r1, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a74:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a76:	d80b      	bhi.n	8000a90 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000a78:	4285      	cmp	r5, r0
 8000a7a:	d809      	bhi.n	8000a90 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000a7c:	45bc      	cmp	ip, r7
 8000a7e:	d807      	bhi.n	8000a90 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000a80:	45f0      	cmp	r8, lr
 8000a82:	d805      	bhi.n	8000a90 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a84:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000a88:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d002      	beq.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000a90:	2300      	movs	r3, #0
 8000a92:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a96:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 8000a9a:	4620      	mov	r0, r4
 8000a9c:	f7ff fd72 	bl	8000584 <ASPEP_sendBeacon>
 8000aa0:	e71f      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000aa2:	f890 c01d 	ldrb.w	ip, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000aa6:	f890 106d 	ldrb.w	r1, [r0, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000aaa:	7f05      	ldrb	r5, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aac:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ab0:	f890 706e 	ldrb.w	r7, [r0, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ab4:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000ab8:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000abc:	09ed      	lsrs	r5, r5, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000abe:	4561      	cmp	r1, ip
 8000ac0:	bf28      	it	cs
 8000ac2:	4661      	movcs	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ac4:	42b5      	cmp	r5, r6
 8000ac6:	4628      	mov	r0, r5
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000ac8:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000acc:	bf28      	it	cs
 8000ace:	4630      	movcs	r0, r6
 8000ad0:	f360 0307 	bfi	r3, r0, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000ad4:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ad8:	45b8      	cmp	r8, r7
 8000ada:	4640      	mov	r0, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000adc:	f361 230f 	bfi	r3, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ae0:	bf28      	it	cs
 8000ae2:	4638      	movcs	r0, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ae4:	45ca      	cmp	sl, r9
 8000ae6:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ae8:	f360 4317 	bfi	r3, r0, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000aec:	bf28      	it	cs
 8000aee:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000af0:	f36e 631f 	bfi	r3, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000af4:	42b5      	cmp	r5, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000af6:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000af8:	d8cd      	bhi.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000afa:	458c      	cmp	ip, r1
 8000afc:	d8cb      	bhi.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000afe:	45b8      	cmp	r8, r7
 8000b00:	d8c9      	bhi.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000b02:	45ca      	cmp	sl, r9
 8000b04:	d8c7      	bhi.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000b06:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000b0a:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d1c1      	bne.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b12:	1c4b      	adds	r3, r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b14:	1c42      	adds	r2, r0, #1
 8000b16:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b18:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b1a:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b1c:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b20:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b22:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b24:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b26:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b2a:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b2e:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
 8000b32:	e7b0      	b.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000b34:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000b38:	4619      	mov	r1, r3
 8000b3a:	f7ff fd69 	bl	8000610 <ASPEP_sendPing>
 8000b3e:	e6d0      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000b40:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000b44:	2101      	movs	r1, #1
 8000b46:	f7ff fd63 	bl	8000610 <ASPEP_sendPing>
 8000b4a:	e6ca      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000b4c:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8000b50:	2303      	movs	r3, #3
 8000b52:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000b56:	64a1      	str	r1, [r4, #72]	@ 0x48
 8000b58:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000b5a:	2204      	movs	r2, #4
 8000b5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b5e:	6960      	ldr	r0, [r4, #20]
 8000b60:	4798      	blx	r3
 8000b62:	e703      	b.n	800096c <ASPEP_RXframeProcess+0xc0>
 8000b64:	080097d8 	.word	0x080097d8
 8000b68:	080097c8 	.word	0x080097c8

08000b6c <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000b6c:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8000b6e:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 8000b72:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000b74:	b13b      	cbz	r3, 8000b86 <ASPEP_HWDataReceivedIT+0x1a>
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d104      	bne.n	8000b84 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8000b80:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000b84:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000b86:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000b88:	4a1e      	ldr	r2, [pc, #120]	@ (8000c04 <ASPEP_HWDataReceivedIT+0x98>)
 8000b8a:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000b8c:	5cd3      	ldrb	r3, [r2, r3]
 8000b8e:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000b92:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000b94:	5cd3      	ldrb	r3, [r2, r3]
 8000b96:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8000b9a:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000b9c:	5cd3      	ldrb	r3, [r2, r3]
 8000b9e:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000ba2:	5cd3      	ldrb	r3, [r2, r3]
 8000ba4:	b95b      	cbnz	r3, 8000bbe <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000ba6:	7f03      	ldrb	r3, [r0, #28]
 8000ba8:	f003 030f 	and.w	r3, r3, #15
 8000bac:	2b06      	cmp	r3, #6
 8000bae:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 8000bb0:	d809      	bhi.n	8000bc6 <ASPEP_HWDataReceivedIT+0x5a>
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	d81e      	bhi.n	8000bf4 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 8000bbc:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000bbe:	2304      	movs	r3, #4
 8000bc0:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8000bc4:	bd10      	pop	{r4, pc}
 8000bc6:	2b09      	cmp	r3, #9
 8000bc8:	d1f5      	bne.n	8000bb6 <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLengthASPEP = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000bca:	8b83      	ldrh	r3, [r0, #28]
 8000bcc:	091b      	lsrs	r3, r3, #4
 8000bce:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLengthASPEP) /* data packet with length 0 is a valid packet */
 8000bd2:	b17b      	cbz	r3, 8000bf4 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLengthASPEP <= pHandle->maxRXPayload)
 8000bd4:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d30f      	bcc.n	8000bfc <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000bdc:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 8000be0:	6981      	ldr	r1, [r0, #24]
 8000be2:	6940      	ldr	r0, [r0, #20]
 8000be4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8000be8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000bea:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000bec:	2301      	movs	r3, #1
 8000bee:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 8000bf2:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 8000bfa:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8000c02:	bd10      	pop	{r4, pc}
 8000c04:	080097d8 	.word	0x080097d8

08000c08 <ASPEP_HWReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWReset(ASPEP_Handle_t *pHandle)
{
 8000c08:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000c10:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000c12:	6940      	ldr	r0, [r0, #20]
 8000c14:	2204      	movs	r2, #4
 8000c16:	311c      	adds	r1, #28
 8000c18:	4718      	bx	r3
 8000c1a:	bf00      	nop

08000c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c1c:	b510      	push	{r4, lr}
 8000c1e:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c20:	2238      	movs	r2, #56	@ 0x38
 8000c22:	2100      	movs	r1, #0
 8000c24:	a806      	add	r0, sp, #24
 8000c26:	f008 fd89 	bl	800973c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8000c30:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8000c34:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c36:	f005 f87f 	bl	8005d38 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c3a:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c3c:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c3e:	2255      	movs	r2, #85	@ 0x55
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c40:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8000c44:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c48:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c4c:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000c4e:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c50:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c52:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000c56:	e9cd 2311 	strd	r2, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c5a:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c5c:	f005 f8e6 	bl	8005e2c <HAL_RCC_OscConfig>
 8000c60:	b108      	cbz	r0, 8000c66 <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c62:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c66:	2104      	movs	r1, #4
 8000c68:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6a:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c6c:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c70:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c74:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c78:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c7a:	f005 fb55 	bl	8006328 <HAL_RCC_ClockConfig>
 8000c7e:	b108      	cbz	r0, 8000c84 <SystemClock_Config+0x68>
 8000c80:	b672      	cpsid	i
  while (1)
 8000c82:	e7fe      	b.n	8000c82 <SystemClock_Config+0x66>
  HAL_RCC_EnableCSS();
 8000c84:	f005 fc7e 	bl	8006584 <HAL_RCC_EnableCSS>
}
 8000c88:	b014      	add	sp, #80	@ 0x50
 8000c8a:	bd10      	pop	{r4, pc}

08000c8c <main>:
{
 8000c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	2400      	movs	r4, #0
{
 8000c92:	b0a7      	sub	sp, #156	@ 0x9c
  HAL_Init();
 8000c94:	f003 fd2c 	bl	80046f0 <HAL_Init>
  SystemClock_Config();
 8000c98:	f7ff ffc0 	bl	8000c1c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9c:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca0:	4daa      	ldr	r5, [pc, #680]	@ (8000f4c <main+0x2c0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca2:	941b      	str	r4, [sp, #108]	@ 0x6c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca4:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000ca6:	48aa      	ldr	r0, [pc, #680]	@ (8000f50 <main+0x2c4>)
  hadc1.Instance = ADC1;
 8000ca8:	f8df 92e4 	ldr.w	r9, [pc, #740]	@ 8000f90 <main+0x304>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cac:	f043 0304 	orr.w	r3, r3, #4
 8000cb0:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000cb2:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000cb4:	f003 0304 	and.w	r3, r3, #4
 8000cb8:	9305      	str	r3, [sp, #20]
 8000cba:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cbc:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000cbe:	f043 0320 	orr.w	r3, r3, #32
 8000cc2:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000cc4:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000cc6:	f003 0320 	and.w	r3, r3, #32
 8000cca:	9306      	str	r3, [sp, #24]
 8000ccc:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cce:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000cd0:	f043 0301 	orr.w	r3, r3, #1
 8000cd4:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000cd6:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000cd8:	f003 0301 	and.w	r3, r3, #1
 8000cdc:	9307      	str	r3, [sp, #28]
 8000cde:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce0:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000ce2:	f043 0302 	orr.w	r3, r3, #2
 8000ce6:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000ce8:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000cea:	f003 0302 	and.w	r3, r3, #2
 8000cee:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000cf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000cf4:	a917      	add	r1, sp, #92	@ 0x5c
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000cf6:	9317      	str	r3, [sp, #92]	@ 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cf8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfc:	9a08      	ldr	r2, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cfe:	9318      	str	r3, [sp, #96]	@ 0x60
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000d00:	f004 fe9a 	bl	8005a38 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d04:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000d06:	f043 0304 	orr.w	r3, r3, #4
 8000d0a:	64ab      	str	r3, [r5, #72]	@ 0x48
 8000d0c:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000d0e:	f003 0304 	and.w	r3, r3, #4
 8000d12:	9303      	str	r3, [sp, #12]
 8000d14:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d16:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	64ab      	str	r3, [r5, #72]	@ 0x48
 8000d1e:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8000d20:	940c      	str	r4, [sp, #48]	@ 0x30
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d22:	f003 0301 	and.w	r3, r3, #1
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d26:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d28:	9304      	str	r3, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d2a:	223c      	movs	r2, #60	@ 0x3c
 8000d2c:	a817      	add	r0, sp, #92	@ 0x5c
  ADC_MultiModeTypeDef multimode = {0};
 8000d2e:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d32:	9b04      	ldr	r3, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d34:	f008 fd02 	bl	800973c <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d38:	2220      	movs	r2, #32
 8000d3a:	4621      	mov	r1, r4
 8000d3c:	a80f      	add	r0, sp, #60	@ 0x3c
 8000d3e:	f008 fcfd 	bl	800973c <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d42:	f44f 4700 	mov.w	r7, #32768	@ 0x8000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d46:	e9c9 4401 	strd	r4, r4, [r9, #4]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d4a:	e9c9 440b 	strd	r4, r4, [r9, #44]	@ 0x2c
  hadc1.Init.GainCompensation = 0;
 8000d4e:	f8c9 4010 	str.w	r4, [r9, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d52:	f8a9 401c 	strh.w	r4, [r9, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d56:	f889 4024 	strb.w	r4, [r9, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d5a:	f889 4038 	strb.w	r4, [r9, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d5e:	f8c9 403c 	str.w	r4, [r9, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000d62:	f889 4040 	strb.w	r4, [r9, #64]	@ 0x40
  hadc1.Instance = ADC1;
 8000d66:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d6a:	2501      	movs	r5, #1
 8000d6c:	2404      	movs	r4, #4
  hadc1.Init.NbrOfConversion = 2;
 8000d6e:	2602      	movs	r6, #2
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d70:	4648      	mov	r0, r9
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d72:	e9c9 5405 	strd	r5, r4, [r9, #20]
  hadc1.Instance = ADC1;
 8000d76:	f8c9 2000 	str.w	r2, [r9]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d7a:	f8c9 700c 	str.w	r7, [r9, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000d7e:	f8c9 6020 	str.w	r6, [r9, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d82:	f003 fcf1 	bl	8004768 <HAL_ADC_Init>
 8000d86:	b108      	cbz	r0, 8000d8c <main+0x100>
 8000d88:	b672      	cpsid	i
  while (1)
 8000d8a:	e7fe      	b.n	8000d8a <main+0xfe>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d8c:	900c      	str	r0, [sp, #48]	@ 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d8e:	a90c      	add	r1, sp, #48	@ 0x30
 8000d90:	4648      	mov	r0, r9
 8000d92:	f004 fb15 	bl	80053c0 <HAL_ADCEx_MultiModeConfigChannel>
 8000d96:	b108      	cbz	r0, 8000d9c <main+0x110>
 8000d98:	b672      	cpsid	i
  while (1)
 8000d9a:	e7fe      	b.n	8000d9a <main+0x10e>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000d9c:	4b6d      	ldr	r3, [pc, #436]	@ (8000f54 <main+0x2c8>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d9e:	f8ad 0080 	strh.w	r0, [sp, #128]	@ 0x80
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000da2:	f04f 0b09 	mov.w	fp, #9
  sConfigInjected.InjectedOffset = 0;
 8000da6:	e9cd 401b 	strd	r4, r0, [sp, #108]	@ 0x6c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000daa:	e9cd 3b17 	strd	r3, fp, [sp, #92]	@ 0x5c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000dae:	f88d 0082 	strb.w	r0, [sp, #130]	@ 0x82
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000db2:	f88d 008c 	strb.w	r0, [sp, #140]	@ 0x8c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000db6:	f04f 087f 	mov.w	r8, #127	@ 0x7f
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000dba:	f04f 0a84 	mov.w	sl, #132	@ 0x84
 8000dbe:	2380      	movs	r3, #128	@ 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dc0:	a917      	add	r1, sp, #92	@ 0x5c
 8000dc2:	4648      	mov	r0, r9
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000dc4:	e9cd a321 	strd	sl, r3, [sp, #132]	@ 0x84
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8000dc8:	9519      	str	r5, [sp, #100]	@ 0x64
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000dca:	961f      	str	r6, [sp, #124]	@ 0x7c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000dcc:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dd0:	f004 f816 	bl	8004e00 <HAL_ADCEx_InjectedConfigChannel>
 8000dd4:	b108      	cbz	r0, 8000dda <main+0x14e>
 8000dd6:	b672      	cpsid	i
  while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <main+0x14c>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000dda:	4a5f      	ldr	r2, [pc, #380]	@ (8000f58 <main+0x2cc>)
 8000ddc:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000de0:	a917      	add	r1, sp, #92	@ 0x5c
 8000de2:	4648      	mov	r0, r9
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000de4:	e9cd 2317 	strd	r2, r3, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000de8:	f004 f80a 	bl	8004e00 <HAL_ADCEx_InjectedConfigChannel>
 8000dec:	b108      	cbz	r0, 8000df2 <main+0x166>
 8000dee:	b672      	cpsid	i
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <main+0x164>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000df2:	495a      	ldr	r1, [pc, #360]	@ (8000f5c <main+0x2d0>)
  sConfig.Offset = 0;
 8000df4:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000df6:	2206      	movs	r2, #6
 8000df8:	e9cd 120f 	strd	r1, r2, [sp, #60]	@ 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dfc:	4648      	mov	r0, r9
 8000dfe:	a90f      	add	r1, sp, #60	@ 0x3c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e00:	e9cd 4811 	strd	r4, r8, [sp, #68]	@ 0x44
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e04:	9413      	str	r4, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e06:	f003 fda9 	bl	800495c <HAL_ADC_ConfigChannel>
 8000e0a:	b108      	cbz	r0, 8000e10 <main+0x184>
 8000e0c:	b672      	cpsid	i
  while (1)
 8000e0e:	e7fe      	b.n	8000e0e <main+0x182>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000e10:	4a53      	ldr	r2, [pc, #332]	@ (8000f60 <main+0x2d4>)
 8000e12:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e14:	a90f      	add	r1, sp, #60	@ 0x3c
 8000e16:	4648      	mov	r0, r9
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000e18:	e9cd 230f 	strd	r2, r3, [sp, #60]	@ 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e1c:	f003 fd9e 	bl	800495c <HAL_ADC_ConfigChannel>
 8000e20:	4601      	mov	r1, r0
 8000e22:	b108      	cbz	r0, 8000e28 <main+0x19c>
 8000e24:	b672      	cpsid	i
  while (1)
 8000e26:	e7fe      	b.n	8000e26 <main+0x19a>
  hadc2.Instance = ADC2;
 8000e28:	f8df 9168 	ldr.w	r9, [pc, #360]	@ 8000f94 <main+0x308>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e2c:	9001      	str	r0, [sp, #4]
 8000e2e:	223c      	movs	r2, #60	@ 0x3c
 8000e30:	a817      	add	r0, sp, #92	@ 0x5c
 8000e32:	f008 fc83 	bl	800973c <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e36:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 8000e38:	4a4a      	ldr	r2, [pc, #296]	@ (8000f64 <main+0x2d8>)
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000e3a:	f8c9 700c 	str.w	r7, [r9, #12]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e3e:	4648      	mov	r0, r9
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000e40:	e9c9 1101 	strd	r1, r1, [r9, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e44:	e9c9 1504 	strd	r1, r5, [r9, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e48:	f8c9 4018 	str.w	r4, [r9, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e4c:	f8a9 101c 	strh.w	r1, [r9, #28]
  hadc2.Init.NbrOfConversion = 1;
 8000e50:	f8c9 5020 	str.w	r5, [r9, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e54:	f889 1024 	strb.w	r1, [r9, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e58:	f889 1038 	strb.w	r1, [r9, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e5c:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000e60:	f889 1040 	strb.w	r1, [r9, #64]	@ 0x40
  hadc2.Instance = ADC2;
 8000e64:	f8c9 2000 	str.w	r2, [r9]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e68:	f003 fc7e 	bl	8004768 <HAL_ADC_Init>
 8000e6c:	b108      	cbz	r0, 8000e72 <main+0x1e6>
 8000e6e:	b672      	cpsid	i
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <main+0x1e4>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000e72:	4a3d      	ldr	r2, [pc, #244]	@ (8000f68 <main+0x2dc>)
  sConfigInjected.InjectedOffset = 0;
 8000e74:	901c      	str	r0, [sp, #112]	@ 0x70
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e76:	2380      	movs	r3, #128	@ 0x80
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e78:	f8ad 0080 	strh.w	r0, [sp, #128]	@ 0x80
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e7c:	f88d 0082 	strb.w	r0, [sp, #130]	@ 0x82
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000e80:	f88d 008c 	strb.w	r0, [sp, #140]	@ 0x8c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e84:	a917      	add	r1, sp, #92	@ 0x5c
 8000e86:	4648      	mov	r0, r9
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8000e88:	e9cd b518 	strd	fp, r5, [sp, #96]	@ 0x60
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e8c:	e9cd 841a 	strd	r8, r4, [sp, #104]	@ 0x68
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000e90:	961f      	str	r6, [sp, #124]	@ 0x7c
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000e92:	f8cd a084 	str.w	sl, [sp, #132]	@ 0x84
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e96:	9322      	str	r3, [sp, #136]	@ 0x88
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000e98:	9217      	str	r2, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e9a:	f003 ffb1 	bl	8004e00 <HAL_ADCEx_InjectedConfigChannel>
 8000e9e:	b108      	cbz	r0, 8000ea4 <main+0x218>
 8000ea0:	b672      	cpsid	i
  while (1)
 8000ea2:	e7fe      	b.n	8000ea2 <main+0x216>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8000f54 <main+0x2c8>)
 8000ea6:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000ea8:	4648      	mov	r0, r9
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000eaa:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000eae:	a917      	add	r1, sp, #92	@ 0x5c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000eb0:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000eb2:	f003 ffa5 	bl	8004e00 <HAL_ADCEx_InjectedConfigChannel>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	b108      	cbz	r0, 8000ebe <main+0x232>
 8000eba:	b672      	cpsid	i
  while (1)
 8000ebc:	e7fe      	b.n	8000ebc <main+0x230>
  hcomp1.Instance = COMP1;
 8000ebe:	482b      	ldr	r0, [pc, #172]	@ (8000f6c <main+0x2e0>)
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000ec0:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ec4:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000ec8:	6043      	str	r3, [r0, #4]
  hcomp1.Instance = COMP1;
 8000eca:	4b29      	ldr	r3, [pc, #164]	@ (8000f70 <main+0x2e4>)
 8000ecc:	6003      	str	r3, [r0, #0]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000ece:	2340      	movs	r3, #64	@ 0x40
 8000ed0:	6083      	str	r3, [r0, #8]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000ed2:	f004 fadb 	bl	800548c <HAL_COMP_Init>
 8000ed6:	b108      	cbz	r0, 8000edc <main+0x250>
 8000ed8:	b672      	cpsid	i
  while (1)
 8000eda:	e7fe      	b.n	8000eda <main+0x24e>
  hcomp2.Instance = COMP2;
 8000edc:	4825      	ldr	r0, [pc, #148]	@ (8000f74 <main+0x2e8>)
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000ede:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8000f98 <main+0x30c>
 8000ee2:	2300      	movs	r3, #0
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000ee4:	2440      	movs	r4, #64	@ 0x40
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000ee6:	e9c0 8300 	strd	r8, r3, [r0]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000eea:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000eee:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000ef2:	6084      	str	r4, [r0, #8]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000ef4:	f004 faca 	bl	800548c <HAL_COMP_Init>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	b108      	cbz	r0, 8000f00 <main+0x274>
 8000efc:	b672      	cpsid	i
  while (1)
 8000efe:	e7fe      	b.n	8000efe <main+0x272>
  hcomp4.Instance = COMP4;
 8000f00:	481d      	ldr	r0, [pc, #116]	@ (8000f78 <main+0x2ec>)
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000f02:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000f06:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000f0a:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp4.Instance = COMP4;
 8000f0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000f7c <main+0x2f0>)
 8000f10:	6003      	str	r3, [r0, #0]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000f12:	f004 fabb 	bl	800548c <HAL_COMP_Init>
 8000f16:	b108      	cbz	r0, 8000f1c <main+0x290>
 8000f18:	b672      	cpsid	i
  while (1)
 8000f1a:	e7fe      	b.n	8000f1a <main+0x28e>
  hcordic.Instance = CORDIC;
 8000f1c:	4818      	ldr	r0, [pc, #96]	@ (8000f80 <main+0x2f4>)
 8000f1e:	4b19      	ldr	r3, [pc, #100]	@ (8000f84 <main+0x2f8>)
 8000f20:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8000f22:	f004 fb53 	bl	80055cc <HAL_CORDIC_Init>
 8000f26:	4601      	mov	r1, r0
 8000f28:	b108      	cbz	r0, 8000f2e <main+0x2a2>
 8000f2a:	b672      	cpsid	i
  while (1)
 8000f2c:	e7fe      	b.n	8000f2c <main+0x2a0>
  hdac3.Instance = DAC3;
 8000f2e:	4d16      	ldr	r5, [pc, #88]	@ (8000f88 <main+0x2fc>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000f30:	2230      	movs	r2, #48	@ 0x30
 8000f32:	a817      	add	r0, sp, #92	@ 0x5c
 8000f34:	f008 fc02 	bl	800973c <memset>
  hdac3.Instance = DAC3;
 8000f38:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <main+0x300>)
 8000f3a:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	f004 fbdb 	bl	80056f8 <HAL_DAC_Init>
 8000f42:	4602      	mov	r2, r0
 8000f44:	b350      	cbz	r0, 8000f9c <main+0x310>
 8000f46:	b672      	cpsid	i
  while (1)
 8000f48:	e7fe      	b.n	8000f48 <main+0x2bc>
 8000f4a:	bf00      	nop
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	48000800 	.word	0x48000800
 8000f54:	0c900008 	.word	0x0c900008
 8000f58:	32601000 	.word	0x32601000
 8000f5c:	04300002 	.word	0x04300002
 8000f60:	14f00020 	.word	0x14f00020
 8000f64:	50000100 	.word	0x50000100
 8000f68:	cb8c0000 	.word	0xcb8c0000
 8000f6c:	200007ec 	.word	0x200007ec
 8000f70:	40010200 	.word	0x40010200
 8000f74:	200007c8 	.word	0x200007c8
 8000f78:	200007a4 	.word	0x200007a4
 8000f7c:	4001020c 	.word	0x4001020c
 8000f80:	2000077c 	.word	0x2000077c
 8000f84:	40020c00 	.word	0x40020c00
 8000f88:	20000768 	.word	0x20000768
 8000f8c:	50001000 	.word	0x50001000
 8000f90:	2000087c 	.word	0x2000087c
 8000f94:	20000810 	.word	0x20000810
 8000f98:	40010204 	.word	0x40010204
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000f9c:	2302      	movs	r3, #2
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f9e:	e9cd 0019 	strd	r0, r0, [sp, #100]	@ 0x64
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000fa2:	f8ad 0060 	strh.w	r0, [sp, #96]	@ 0x60
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000fa6:	901b      	str	r0, [sp, #108]	@ 0x6c
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000fa8:	901e      	str	r0, [sp, #120]	@ 0x78
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000faa:	a917      	add	r1, sp, #92	@ 0x5c
 8000fac:	4628      	mov	r0, r5
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000fae:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000fb2:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fb4:	f004 fbb6 	bl	8005724 <HAL_DAC_ConfigChannel>
 8000fb8:	b108      	cbz	r0, 8000fbe <main+0x332>
 8000fba:	b672      	cpsid	i
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <main+0x330>
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000fbe:	4628      	mov	r0, r5
 8000fc0:	2210      	movs	r2, #16
 8000fc2:	a917      	add	r1, sp, #92	@ 0x5c
 8000fc4:	f004 fbae 	bl	8005724 <HAL_DAC_ConfigChannel>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	b108      	cbz	r0, 8000fd0 <main+0x344>
 8000fcc:	b672      	cpsid	i
  while (1)
 8000fce:	e7fe      	b.n	8000fce <main+0x342>
  hopamp1.Instance = OPAMP1;
 8000fd0:	48a6      	ldr	r0, [pc, #664]	@ (800126c <main+0x5e0>)
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000fd2:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8000fd6:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000fda:	6103      	str	r3, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8000fdc:	7503      	strb	r3, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000fde:	6183      	str	r3, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000fe0:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000fe2:	f44f 4540 	mov.w	r5, #49152	@ 0xc000
  hopamp1.Instance = OPAMP1;
 8000fe6:	4ba2      	ldr	r3, [pc, #648]	@ (8001270 <main+0x5e4>)
 8000fe8:	6003      	str	r3, [r0, #0]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000fea:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000fee:	f004 fe2b 	bl	8005c48 <HAL_OPAMP_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	b108      	cbz	r0, 8000ffa <main+0x36e>
 8000ff6:	b672      	cpsid	i
  while (1)
 8000ff8:	e7fe      	b.n	8000ff8 <main+0x36c>
  hopamp2.Instance = OPAMP2;
 8000ffa:	489e      	ldr	r0, [pc, #632]	@ (8001274 <main+0x5e8>)
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8000ffc:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001000:	6103      	str	r3, [r0, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 8001002:	7503      	strb	r3, [r0, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001004:	6183      	str	r3, [r0, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001006:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp2.Instance = OPAMP2;
 8001008:	4b9b      	ldr	r3, [pc, #620]	@ (8001278 <main+0x5ec>)
 800100a:	6003      	str	r3, [r0, #0]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800100c:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001010:	f004 fe1a 	bl	8005c48 <HAL_OPAMP_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	b108      	cbz	r0, 800101c <main+0x390>
 8001018:	b672      	cpsid	i
  while (1)
 800101a:	e7fe      	b.n	800101a <main+0x38e>
  hopamp3.Instance = OPAMP3;
 800101c:	4897      	ldr	r0, [pc, #604]	@ (800127c <main+0x5f0>)
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800101e:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001022:	6043      	str	r3, [r0, #4]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001024:	6103      	str	r3, [r0, #16]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001026:	6183      	str	r3, [r0, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001028:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp3.Init.InternalOutput = ENABLE;
 800102a:	2501      	movs	r5, #1
  hopamp3.Instance = OPAMP3;
 800102c:	4b94      	ldr	r3, [pc, #592]	@ (8001280 <main+0x5f4>)
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800102e:	6084      	str	r4, [r0, #8]
  hopamp3.Instance = OPAMP3;
 8001030:	6003      	str	r3, [r0, #0]
  hopamp3.Init.InternalOutput = ENABLE;
 8001032:	7505      	strb	r5, [r0, #20]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001034:	f004 fe08 	bl	8005c48 <HAL_OPAMP_Init>
 8001038:	4604      	mov	r4, r0
 800103a:	b108      	cbz	r0, 8001040 <main+0x3b4>
 800103c:	b672      	cpsid	i
  while (1)
 800103e:	e7fe      	b.n	800103e <main+0x3b2>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001040:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001044:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
 8001048:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 800104c:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
 8001050:	e9cd 0014 	strd	r0, r0, [sp, #80]	@ 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001054:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8001058:	9009      	str	r0, [sp, #36]	@ 0x24
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800105a:	4601      	mov	r1, r0
 800105c:	2234      	movs	r2, #52	@ 0x34
 800105e:	a817      	add	r0, sp, #92	@ 0x5c
 8001060:	f008 fb6c 	bl	800973c <memset>
  htim1.Instance = TIM1;
 8001064:	4887      	ldr	r0, [pc, #540]	@ (8001284 <main+0x5f8>)
 8001066:	4b88      	ldr	r3, [pc, #544]	@ (8001288 <main+0x5fc>)
 8001068:	6003      	str	r3, [r0, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 800106a:	f04f 0e20 	mov.w	lr, #32
 800106e:	f44f 53a6 	mov.w	r3, #5312	@ 0x14c0
 8001072:	e9c0 e302 	strd	lr, r3, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001076:	f44f 7380 	mov.w	r3, #256	@ 0x100
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800107a:	6145      	str	r5, [r0, #20]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 800107c:	6044      	str	r4, [r0, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800107e:	6184      	str	r4, [r0, #24]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001080:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001082:	f005 fc95 	bl	80069b0 <HAL_TIM_PWM_Init>
 8001086:	b108      	cbz	r0, 800108c <main+0x400>
 8001088:	b672      	cpsid	i
  while (1)
 800108a:	e7fe      	b.n	800108a <main+0x3fe>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800108c:	2570      	movs	r5, #112	@ 0x70
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800108e:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001090:	487c      	ldr	r0, [pc, #496]	@ (8001284 <main+0x5f8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001092:	9509      	str	r5, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001094:	a909      	add	r1, sp, #36	@ 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001096:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800109a:	f005 fe2f 	bl	8006cfc <HAL_TIMEx_MasterConfigSynchronization>
 800109e:	b108      	cbz	r0, 80010a4 <main+0x418>
 80010a0:	b672      	cpsid	i
  while (1)
 80010a2:	e7fe      	b.n	80010a2 <main+0x416>
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80010a4:	2401      	movs	r4, #1
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80010a6:	900e      	str	r0, [sp, #56]	@ 0x38
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80010a8:	2302      	movs	r3, #2
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010aa:	4876      	ldr	r0, [pc, #472]	@ (8001284 <main+0x5f8>)
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80010ac:	940d      	str	r4, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010ae:	aa0c      	add	r2, sp, #48	@ 0x30
 80010b0:	4621      	mov	r1, r4
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80010b2:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010b4:	f005 fec2 	bl	8006e3c <HAL_TIMEx_ConfigBreakInput>
 80010b8:	b108      	cbz	r0, 80010be <main+0x432>
 80010ba:	b672      	cpsid	i
  while (1)
 80010bc:	e7fe      	b.n	80010bc <main+0x430>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 80010be:	2604      	movs	r6, #4
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010c0:	4870      	ldr	r0, [pc, #448]	@ (8001284 <main+0x5f8>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 80010c2:	960c      	str	r6, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010c4:	aa0c      	add	r2, sp, #48	@ 0x30
 80010c6:	4621      	mov	r1, r4
 80010c8:	f005 feb8 	bl	8006e3c <HAL_TIMEx_ConfigBreakInput>
 80010cc:	b108      	cbz	r0, 80010d2 <main+0x446>
 80010ce:	b672      	cpsid	i
  while (1)
 80010d0:	e7fe      	b.n	80010d0 <main+0x444>
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010d2:	aa0c      	add	r2, sp, #48	@ 0x30
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 80010d4:	2310      	movs	r3, #16
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010d6:	486b      	ldr	r0, [pc, #428]	@ (8001284 <main+0x5f8>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 80010d8:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010da:	4621      	mov	r1, r4
 80010dc:	f005 feae 	bl	8006e3c <HAL_TIMEx_ConfigBreakInput>
 80010e0:	4602      	mov	r2, r0
 80010e2:	b108      	cbz	r0, 80010e8 <main+0x45c>
 80010e4:	b672      	cpsid	i
  while (1)
 80010e6:	e7fe      	b.n	80010e6 <main+0x45a>
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010e8:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010ec:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010f0:	9015      	str	r0, [sp, #84]	@ 0x54
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 80010f2:	2760      	movs	r7, #96	@ 0x60
 80010f4:	f44f 6326 	mov.w	r3, #2656	@ 0xa60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010f8:	4862      	ldr	r0, [pc, #392]	@ (8001284 <main+0x5f8>)
 80010fa:	a90f      	add	r1, sp, #60	@ 0x3c
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 80010fc:	e9cd 730f 	strd	r7, r3, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001100:	f005 fd16 	bl	8006b30 <HAL_TIM_PWM_ConfigChannel>
 8001104:	b108      	cbz	r0, 800110a <main+0x47e>
 8001106:	b672      	cpsid	i
  while (1)
 8001108:	e7fe      	b.n	8001108 <main+0x47c>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800110a:	485e      	ldr	r0, [pc, #376]	@ (8001284 <main+0x5f8>)
 800110c:	4632      	mov	r2, r6
 800110e:	a90f      	add	r1, sp, #60	@ 0x3c
 8001110:	f005 fd0e 	bl	8006b30 <HAL_TIM_PWM_ConfigChannel>
 8001114:	b108      	cbz	r0, 800111a <main+0x48e>
 8001116:	b672      	cpsid	i
  while (1)
 8001118:	e7fe      	b.n	8001118 <main+0x48c>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800111a:	485a      	ldr	r0, [pc, #360]	@ (8001284 <main+0x5f8>)
 800111c:	2208      	movs	r2, #8
 800111e:	a90f      	add	r1, sp, #60	@ 0x3c
 8001120:	f005 fd06 	bl	8006b30 <HAL_TIM_PWM_ConfigChannel>
 8001124:	b108      	cbz	r0, 800112a <main+0x49e>
 8001126:	b672      	cpsid	i
  while (1)
 8001128:	e7fe      	b.n	8001128 <main+0x49c>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 800112a:	f241 43bf 	movw	r3, #5311	@ 0x14bf
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800112e:	4855      	ldr	r0, [pc, #340]	@ (8001284 <main+0x5f8>)
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8001130:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001132:	a90f      	add	r1, sp, #60	@ 0x3c
 8001134:	220c      	movs	r2, #12
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001136:	950f      	str	r5, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001138:	f005 fcfa 	bl	8006b30 <HAL_TIM_PWM_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	b108      	cbz	r0, 8001144 <main+0x4b8>
 8001140:	b672      	cpsid	i
  while (1)
 8001142:	e7fe      	b.n	8001142 <main+0x4b6>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001144:	f44f 6400 	mov.w	r4, #2048	@ 0x800
 8001148:	9417      	str	r4, [sp, #92]	@ 0x5c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800114a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800114e:	9418      	str	r4, [sp, #96]	@ 0x60
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001150:	243f      	movs	r4, #63	@ 0x3f
 8001152:	e9cd 3419 	strd	r3, r4, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001156:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 800115a:	f44f 5400 	mov.w	r4, #8192	@ 0x2000
  sBreakDeadTimeConfig.BreakFilter = 3;
 800115e:	2203      	movs	r2, #3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001160:	e9cd 541b 	strd	r5, r4, [sp, #108]	@ 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001164:	4847      	ldr	r0, [pc, #284]	@ (8001284 <main+0x5f8>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001166:	9323      	str	r3, [sp, #140]	@ 0x8c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001168:	f04f 7400 	mov.w	r4, #33554432	@ 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800116c:	a917      	add	r1, sp, #92	@ 0x5c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800116e:	e9cd 341f 	strd	r3, r4, [sp, #124]	@ 0x7c
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001172:	e9cd 231d 	strd	r2, r3, [sp, #116]	@ 0x74
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001176:	e9cd 2321 	strd	r2, r3, [sp, #132]	@ 0x84
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800117a:	f005 fe11 	bl	8006da0 <HAL_TIMEx_ConfigBreakDeadTime>
 800117e:	4604      	mov	r4, r0
 8001180:	b108      	cbz	r0, 8001186 <main+0x4fa>
 8001182:	b672      	cpsid	i
  while (1)
 8001184:	e7fe      	b.n	8001184 <main+0x4f8>
  HAL_TIM_MspPostInit(&htim1);
 8001186:	483f      	ldr	r0, [pc, #252]	@ (8001284 <main+0x5f8>)
 8001188:	f003 f8f0 	bl	800436c <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 800118c:	483f      	ldr	r0, [pc, #252]	@ (800128c <main+0x600>)
 800118e:	4940      	ldr	r1, [pc, #256]	@ (8001290 <main+0x604>)
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001190:	6284      	str	r4, [r0, #40]	@ 0x28
  huart2.Init.BaudRate = 1843200;
 8001192:	f44f 12e1 	mov.w	r2, #1843200	@ 0x1c2000
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001196:	230c      	movs	r3, #12
  huart2.Init.BaudRate = 1843200;
 8001198:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800119c:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011a0:	e9c0 4304 	strd	r4, r3, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a4:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011a8:	e9c0 4408 	strd	r4, r4, [r0, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ac:	f006 f96c 	bl	8007488 <HAL_UART_Init>
 80011b0:	b108      	cbz	r0, 80011b6 <main+0x52a>
 80011b2:	b672      	cpsid	i
  while (1)
 80011b4:	e7fe      	b.n	80011b4 <main+0x528>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011b6:	2100      	movs	r1, #0
 80011b8:	4834      	ldr	r0, [pc, #208]	@ (800128c <main+0x600>)
 80011ba:	f006 f9b7 	bl	800752c <HAL_UARTEx_SetTxFifoThreshold>
 80011be:	4601      	mov	r1, r0
 80011c0:	b108      	cbz	r0, 80011c6 <main+0x53a>
 80011c2:	b672      	cpsid	i
  while (1)
 80011c4:	e7fe      	b.n	80011c4 <main+0x538>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011c6:	4831      	ldr	r0, [pc, #196]	@ (800128c <main+0x600>)
 80011c8:	f006 f9f2 	bl	80075b0 <HAL_UARTEx_SetRxFifoThreshold>
 80011cc:	b108      	cbz	r0, 80011d2 <main+0x546>
 80011ce:	b672      	cpsid	i
  while (1)
 80011d0:	e7fe      	b.n	80011d0 <main+0x544>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80011d2:	482e      	ldr	r0, [pc, #184]	@ (800128c <main+0x600>)
 80011d4:	f006 f98c 	bl	80074f0 <HAL_UARTEx_DisableFifoMode>
 80011d8:	4604      	mov	r4, r0
 80011da:	b108      	cbz	r0, 80011e0 <main+0x554>
 80011dc:	b672      	cpsid	i
  while (1)
 80011de:	e7fe      	b.n	80011de <main+0x552>
  MX_MotorControl_Init();
 80011e0:	f001 f8fa 	bl	80023d8 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 80011e4:	2103      	movs	r1, #3
 80011e6:	2201      	movs	r2, #1
 80011e8:	2026      	movs	r0, #38	@ 0x26
 80011ea:	f004 fa1b 	bl	8005624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011ee:	2026      	movs	r0, #38	@ 0x26
 80011f0:	f004 fa54 	bl	800569c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80011f4:	4622      	mov	r2, r4
 80011f6:	2103      	movs	r1, #3
 80011f8:	200b      	movs	r0, #11
 80011fa:	f004 fa13 	bl	8005624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011fe:	200b      	movs	r0, #11
 8001200:	f004 fa4c 	bl	800569c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	2104      	movs	r1, #4
 8001208:	2018      	movs	r0, #24
 800120a:	f004 fa0b 	bl	8005624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800120e:	2018      	movs	r0, #24
 8001210:	f004 fa44 	bl	800569c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001214:	4622      	mov	r2, r4
 8001216:	4621      	mov	r1, r4
 8001218:	2019      	movs	r0, #25
 800121a:	f004 fa03 	bl	8005624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800121e:	2019      	movs	r0, #25
 8001220:	f004 fa3c 	bl	800569c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001224:	4622      	mov	r2, r4
 8001226:	2102      	movs	r1, #2
 8001228:	2012      	movs	r0, #18
 800122a:	f004 f9fb 	bl	8005624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800122e:	2012      	movs	r0, #18
 8001230:	f004 fa34 	bl	800569c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8001234:	4622      	mov	r2, r4
 8001236:	2103      	movs	r1, #3
 8001238:	2028      	movs	r0, #40	@ 0x28
 800123a:	f004 f9f3 	bl	8005624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800123e:	2028      	movs	r0, #40	@ 0x28
 8001240:	f004 fa2c 	bl	800569c <HAL_NVIC_EnableIRQ>
  if (!MC_StartMotor1()){
 8001244:	f000 f828 	bl	8001298 <MC_StartMotor1>
 8001248:	b908      	cbnz	r0, 800124e <main+0x5c2>
 800124a:	b672      	cpsid	i
  while (1)
 800124c:	e7fe      	b.n	800124c <main+0x5c0>
	MC_ProgramSpeedRampMotor1_F(2, 100); // 2 rpm, 100ms of ramp
 800124e:	2064      	movs	r0, #100	@ 0x64
 8001250:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8001254:	f000 f82c 	bl	80012b0 <MC_ProgramSpeedRampMotor1_F>
 8001258:	2465      	movs	r4, #101	@ 0x65
		arrayy[i] = MC_GetMecSpeedReferenceMotor1_F();
 800125a:	f000 f831 	bl	80012c0 <MC_GetMecSpeedReferenceMotor1_F>
		HAL_Delay(1);
 800125e:	2001      	movs	r0, #1
 8001260:	f003 fa70 	bl	8004744 <HAL_Delay>
	for (int i = 0; i <= 100; i ++){
 8001264:	3c01      	subs	r4, #1
 8001266:	d1f8      	bne.n	800125a <main+0x5ce>
 8001268:	e7f1      	b.n	800124e <main+0x5c2>
 800126a:	bf00      	nop
 800126c:	2000072c 	.word	0x2000072c
 8001270:	40010300 	.word	0x40010300
 8001274:	200006f0 	.word	0x200006f0
 8001278:	40010304 	.word	0x40010304
 800127c:	200006b4 	.word	0x200006b4
 8001280:	40010308 	.word	0x40010308
 8001284:	20000668 	.word	0x20000668
 8001288:	40012c00 	.word	0x40012c00
 800128c:	200005d4 	.word	0x200005d4
 8001290:	40004400 	.word	0x40004400

08001294 <Error_Handler>:
 8001294:	b672      	cpsid	i
  while (1)
 8001296:	e7fe      	b.n	8001296 <Error_Handler+0x2>

08001298 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
  return (MCI_StartMotor(pMCI[M1]));
 8001298:	4b01      	ldr	r3, [pc, #4]	@ (80012a0 <MC_StartMotor1+0x8>)
 800129a:	6818      	ldr	r0, [r3, #0]
 800129c:	f000 b89e 	b.w	80013dc <MCI_StartMotor>
 80012a0:	20001ab8 	.word	0x20001ab8

080012a4 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
  return (MCI_StopMotor(pMCI[M1]));
 80012a4:	4b01      	ldr	r3, [pc, #4]	@ (80012ac <MC_StopMotor1+0x8>)
 80012a6:	6818      	ldr	r0, [r3, #0]
 80012a8:	f000 b8ae 	b.w	8001408 <MCI_StopMotor>
 80012ac:	20001ab8 	.word	0x20001ab8

080012b0 <MC_ProgramSpeedRampMotor1_F>:
  *         is possible to set 0 to perform an instantaneous change in the speed
  *         value.
  */
__weak void MC_ProgramSpeedRampMotor1_F(float_t FinalSpeed, uint16_t hDurationms)
{
  MCI_ExecSpeedRamp_F(pMCI[M1], FinalSpeed, hDurationms);
 80012b0:	4b02      	ldr	r3, [pc, #8]	@ (80012bc <MC_ProgramSpeedRampMotor1_F+0xc>)
{
 80012b2:	4601      	mov	r1, r0
  MCI_ExecSpeedRamp_F(pMCI[M1], FinalSpeed, hDurationms);
 80012b4:	6818      	ldr	r0, [r3, #0]
 80012b6:	f000 b81f 	b.w	80012f8 <MCI_ExecSpeedRamp_F>
 80012ba:	bf00      	nop
 80012bc:	20001ab8 	.word	0x20001ab8

080012c0 <MC_GetMecSpeedReferenceMotor1_F>:
/**
 *  @brief Returns the current mechanical rotor speed reference set for Motor 1, expressed in rpm.
 */
__weak float_t MC_GetMecSpeedReferenceMotor1_F(void)
{
  return (MCI_GetMecSpeedRef_F(pMCI[M1]));
 80012c0:	4b01      	ldr	r3, [pc, #4]	@ (80012c8 <MC_GetMecSpeedReferenceMotor1_F+0x8>)
 80012c2:	6818      	ldr	r0, [r3, #0]
 80012c4:	f000 b912 	b.w	80014ec <MCI_GetMecSpeedRef_F>
 80012c8:	20001ab8 	.word	0x20001ab8

080012cc <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
  return (MCI_GetSTMState(pMCI[M1]));
 80012cc:	4b01      	ldr	r3, [pc, #4]	@ (80012d4 <MC_GetSTMStateMotor1+0x8>)
 80012ce:	6818      	ldr	r0, [r3, #0]
 80012d0:	f000 b87e 	b.w	80013d0 <MCI_GetSTMState>
 80012d4:	20001ab8 	.word	0x20001ab8

080012d8 <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 80012d8:	2002      	movs	r0, #2
 80012da:	4770      	bx	lr

080012dc <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop

080012e0 <MC_APP_PostMediumFrequencyHook_M1>:
 * @brief Hook function called right after the Medium Frequency Task for Motor 1.
 *
 *
 *
 */
__weak void MC_APP_PostMediumFrequencyHook_M1(void)
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop

080012e4 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 80012e4:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80012e8:	f240 3301 	movw	r3, #769	@ 0x301
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 80012ec:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 80012f0:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 80012f2:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80012f4:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80012f6:	4770      	bx	lr

080012f8 <MCI_ExecSpeedRamp_F>:
    /* Nothing to do */
  }
  else
  {
#endif
    float_t hFinalSpeed = ((FinalSpeed * (float_t)SPEED_UNIT) / (float_t)U_RPM);
 80012f8:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8001314 <MCI_ExecSpeedRamp_F+0x1c>
 80012fc:	ee20 0a27 	vmul.f32	s0, s0, s15
{
 8001300:	b508      	push	{r3, lr}
    MCI_ExecSpeedRamp(pHandle, (int16_t)hFinalSpeed, hDurationms);
 8001302:	eebd 0ac0 	vcvt.s32.f32	s0, s0
{
 8001306:	460a      	mov	r2, r1
    MCI_ExecSpeedRamp(pHandle, (int16_t)hFinalSpeed, hDurationms);
 8001308:	ee10 3a10 	vmov	r3, s0
 800130c:	b219      	sxth	r1, r3
 800130e:	f7ff ffe9 	bl	80012e4 <MCI_ExecSpeedRamp>
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001312:	bd08      	pop	{r3, pc}
 8001314:	3e2aaaab 	.word	0x3e2aaaab

08001318 <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8001318:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800131c:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8001320:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 8001324:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 8001326:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001328:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800132a:	4770      	bx	lr

0800132c <MCI_SetCurrentReferences>:
  * function.

  @sa MCI_SetCurrentReferences_F
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 800132c:	b082      	sub	sp, #8
  }
  else
  {
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 800132e:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001330:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8001334:	7302      	strb	r2, [r0, #12]
    pHandle->Iqdref.q = Iqdref.q;
 8001336:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800133a:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800133c:	b002      	add	sp, #8
 800133e:	4770      	bx	lr

08001340 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001340:	8c03      	ldrh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 8001342:	f8b0 c022 	ldrh.w	ip, [r0, #34]	@ 0x22
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001346:	430b      	orrs	r3, r1
 8001348:	ea23 0302 	bic.w	r3, r3, r2
    pHandle->PastFaults |= hSetErrors;
 800134c:	ea41 010c 	orr.w	r1, r1, ip
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001350:	8403      	strh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 8001352:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop

08001358 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001358:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800135c:	2b01      	cmp	r3, #1
 800135e:	d000      	beq.n	8001362 <MCI_ExecBufferedCommands+0xa>
 8001360:	4770      	bx	lr
{
 8001362:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 8001364:	7b02      	ldrb	r2, [r0, #12]
 8001366:	2a02      	cmp	r2, #2
 8001368:	4604      	mov	r4, r0
 800136a:	d007      	beq.n	800137c <MCI_ExecBufferedCommands+0x24>
 800136c:	2a03      	cmp	r2, #3
 800136e:	d028      	beq.n	80013c2 <MCI_ExecBufferedCommands+0x6a>
 8001370:	2a01      	cmp	r2, #1
 8001372:	d017      	beq.n	80013a4 <MCI_ExecBufferedCommands+0x4c>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8001374:	2303      	movs	r3, #3
 8001376:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800137a:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 800137c:	6843      	ldr	r3, [r0, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8001384:	6800      	ldr	r0, [r0, #0]
 8001386:	2104      	movs	r1, #4
 8001388:	f007 fd70 	bl	8008e6c <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 800138c:	8ba2      	ldrh	r2, [r4, #28]
 800138e:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8001392:	6820      	ldr	r0, [r4, #0]
 8001394:	f007 fd6e 	bl	8008e74 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 8001398:	2800      	cmp	r0, #0
 800139a:	d0eb      	beq.n	8001374 <MCI_ExecBufferedCommands+0x1c>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 800139c:	2302      	movs	r3, #2
 800139e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 80013a2:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80013a4:	6843      	ldr	r3, [r0, #4]
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 80013ac:	6800      	ldr	r0, [r0, #0]
 80013ae:	2103      	movs	r1, #3
 80013b0:	f007 fd5c 	bl	8008e6c <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 80013b4:	8ba2      	ldrh	r2, [r4, #28]
 80013b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80013ba:	6820      	ldr	r0, [r4, #0]
 80013bc:	f007 fd5a 	bl	8008e74 <STC_ExecRamp>
          break;
 80013c0:	e7ea      	b.n	8001398 <MCI_ExecBufferedCommands+0x40>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 80013c2:	6842      	ldr	r2, [r0, #4]
 80013c4:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 80013c8:	f8d0 3012 	ldr.w	r3, [r0, #18]
 80013cc:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 80013ce:	e7e5      	b.n	800139c <MCI_ExecBufferedCommands+0x44>

080013d0 <MCI_GetSTMState>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
#endif
}
 80013d0:	7fc0      	ldrb	r0, [r0, #31]
 80013d2:	4770      	bx	lr

080013d4 <MCI_GetOccurredFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
#endif
}
 80013d4:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 80013d6:	4770      	bx	lr

080013d8 <MCI_GetCurrentFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
#endif
}
 80013d8:	8c00      	ldrh	r0, [r0, #32]
 80013da:	4770      	bx	lr

080013dc <MCI_StartMotor>:
{
 80013dc:	b510      	push	{r4, lr}
 80013de:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 80013e0:	f7ff fff6 	bl	80013d0 <MCI_GetSTMState>
 80013e4:	b108      	cbz	r0, 80013ea <MCI_StartMotor+0xe>
  bool retVal = false;
 80013e6:	2000      	movs	r0, #0
}
 80013e8:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80013ea:	4620      	mov	r0, r4
 80013ec:	f7ff fff2 	bl	80013d4 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 80013f0:	2800      	cmp	r0, #0
 80013f2:	d1f8      	bne.n	80013e6 <MCI_StartMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80013f4:	4620      	mov	r0, r4
 80013f6:	f7ff ffef 	bl	80013d8 <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80013fa:	2800      	cmp	r0, #0
 80013fc:	d1f3      	bne.n	80013e6 <MCI_StartMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 80013fe:	2001      	movs	r0, #1
 8001400:	77a0      	strb	r0, [r4, #30]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001402:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 8001406:	bd10      	pop	{r4, pc}

08001408 <MCI_StopMotor>:
{
 8001408:	b538      	push	{r3, r4, r5, lr}
 800140a:	4605      	mov	r5, r0
    State = MCI_GetSTMState(pHandle);
 800140c:	f7ff ffe0 	bl	80013d0 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 8001410:	4604      	mov	r4, r0
 8001412:	b118      	cbz	r0, 800141c <MCI_StopMotor+0x14>
 8001414:	f1b0 040c 	subs.w	r4, r0, #12
 8001418:	bf18      	it	ne
 800141a:	2401      	movne	r4, #1
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800141c:	4628      	mov	r0, r5
 800141e:	f7ff ffd9 	bl	80013d4 <MCI_GetOccurredFaults>
 8001422:	b110      	cbz	r0, 800142a <MCI_StopMotor+0x22>
  bool retVal = false;
 8001424:	2400      	movs	r4, #0
}
 8001426:	4620      	mov	r0, r4
 8001428:	bd38      	pop	{r3, r4, r5, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 800142a:	4628      	mov	r0, r5
 800142c:	f7ff ffd4 	bl	80013d8 <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001430:	2800      	cmp	r0, #0
 8001432:	d1f7      	bne.n	8001424 <MCI_StopMotor+0x1c>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001434:	2c00      	cmp	r4, #0
 8001436:	d0f5      	beq.n	8001424 <MCI_StopMotor+0x1c>
      pHandle->DirectCommand = MCI_STOP;
 8001438:	2305      	movs	r3, #5
 800143a:	77ab      	strb	r3, [r5, #30]
      retVal = true;
 800143c:	e7f3      	b.n	8001426 <MCI_StopMotor+0x1e>
 800143e:	bf00      	nop

08001440 <MCI_FaultAcknowledged>:
{
 8001440:	b510      	push	{r4, lr}
 8001442:	4604      	mov	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001444:	f7ff ffc4 	bl	80013d0 <MCI_GetSTMState>
 8001448:	280b      	cmp	r0, #11
 800144a:	d001      	beq.n	8001450 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 800144c:	2000      	movs	r0, #0
}
 800144e:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001450:	4620      	mov	r0, r4
 8001452:	f7ff ffc1 	bl	80013d8 <MCI_GetCurrentFaults>
 8001456:	2800      	cmp	r0, #0
 8001458:	d1f8      	bne.n	800144c <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 800145a:	2302      	movs	r3, #2
 800145c:	77a3      	strb	r3, [r4, #30]
      pHandle->PastFaults = MC_NO_FAULTS;
 800145e:	8460      	strh	r0, [r4, #34]	@ 0x22
      reVal = true;
 8001460:	2001      	movs	r0, #1
}
 8001462:	bd10      	pop	{r4, pc}

08001464 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8001464:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8001466:	8c00      	ldrh	r0, [r0, #32]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 8001468:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop

08001470 <MCI_GetControlMode>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 8001470:	f890 0025 	ldrb.w	r0, [r0, #37]	@ 0x25
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop

08001478 <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 8001478:	7b03      	ldrb	r3, [r0, #12]
 800147a:	2b02      	cmp	r3, #2
 800147c:	d005      	beq.n	800148a <MCI_GetImposedMotorDirection+0x12>
 800147e:	2b03      	cmp	r3, #3
 8001480:	d013      	beq.n	80014aa <MCI_GetImposedMotorDirection+0x32>
 8001482:	2b01      	cmp	r3, #1
 8001484:	d009      	beq.n	800149a <MCI_GetImposedMotorDirection+0x22>
  int16_t retVal = 1;
 8001486:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (retVal);
}
 8001488:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 800148a:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
          retVal = -1;
 800148e:	2b00      	cmp	r3, #0
 8001490:	bfac      	ite	ge
 8001492:	2001      	movge	r0, #1
 8001494:	f04f 30ff 	movlt.w	r0, #4294967295
 8001498:	4770      	bx	lr
        if (pHandle->hFinalSpeed < 0)
 800149a:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
          retVal = -1;
 800149e:	2b00      	cmp	r3, #0
 80014a0:	bfac      	ite	ge
 80014a2:	2001      	movge	r0, #1
 80014a4:	f04f 30ff 	movlt.w	r0, #4294967295
 80014a8:	4770      	bx	lr
        if (pHandle->Iqdref.q < 0)
 80014aa:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
          retVal = -1;
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	bfac      	ite	ge
 80014b2:	2001      	movge	r0, #1
 80014b4:	f04f 30ff 	movlt.w	r0, #4294967295
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop

080014bc <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 80014bc:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop

080014c4 <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 80014c4:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop

080014cc <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 80014cc:	8b80      	ldrh	r0, [r0, #28]
 80014ce:	4770      	bx	lr

080014d0 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 80014d0:	6803      	ldr	r3, [r0, #0]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
    pHandle->IncDecAmount = 0;
 80014d6:	619a      	str	r2, [r3, #24]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop

080014dc <MCI_GetAvrgMecSpeedUnit>:
static inline SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 80014dc:	6803      	ldr	r3, [r0, #0]
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 80014de:	6958      	ldr	r0, [r3, #20]
 80014e0:	f007 bc5c 	b.w	8008d9c <SPD_GetAvrgMecSpeedUnit>

080014e4 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 80014e4:	6800      	ldr	r0, [r0, #0]
 80014e6:	f007 bcbd 	b.w	8008e64 <STC_GetMecSpeedRefUnit>
 80014ea:	bf00      	nop

080014ec <MCI_GetMecSpeedRef_F>:
  *
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak float_t MCI_GetMecSpeedRef_F(MCI_Handle_t *pHandle)
{
 80014ec:	b508      	push	{r3, lr}
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0.0f :
          (((float_t)STC_GetMecSpeedRefUnit(pHandle->pSTC) * (float_t)U_RPM) / (float_t)SPEED_UNIT));
#else
  return ((((float_t)STC_GetMecSpeedRefUnit(pHandle->pSTC) * (float_t)U_RPM) / (float_t)SPEED_UNIT));
 80014ee:	6800      	ldr	r0, [r0, #0]
 80014f0:	f007 fcb8 	bl	8008e64 <STC_GetMecSpeedRefUnit>
 80014f4:	ee07 0a90 	vmov	s15, r0
 80014f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fc:	eeb1 0a08 	vmov.f32	s0, #24	@ 0x40c00000  6.0
#endif
}
 8001500:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001504:	bd08      	pop	{r3, pc}
 8001506:	bf00      	nop

08001508 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8001508:	6842      	ldr	r2, [r0, #4]
 800150a:	6810      	ldr	r0, [r2, #0]
 800150c:	2300      	movs	r3, #0
 800150e:	b282      	uxth	r2, r0
 8001510:	f362 030f 	bfi	r3, r2, #0, #16
 8001514:	0c00      	lsrs	r0, r0, #16
 8001516:	f360 431f 	bfi	r3, r0, #16, #16
{
 800151a:	b082      	sub	sp, #8
#endif
}
 800151c:	4618      	mov	r0, r3
 800151e:	b002      	add	sp, #8
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop

08001524 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8001524:	6842      	ldr	r2, [r0, #4]
 8001526:	6850      	ldr	r0, [r2, #4]
 8001528:	2300      	movs	r3, #0
 800152a:	b282      	uxth	r2, r0
 800152c:	f362 030f 	bfi	r3, r2, #0, #16
 8001530:	0c00      	lsrs	r0, r0, #16
 8001532:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001536:	b082      	sub	sp, #8
#endif
}
 8001538:	4618      	mov	r0, r3
 800153a:	b002      	add	sp, #8
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop

08001540 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8001540:	6842      	ldr	r2, [r0, #4]
 8001542:	68d0      	ldr	r0, [r2, #12]
 8001544:	2300      	movs	r3, #0
 8001546:	b282      	uxth	r2, r0
 8001548:	f362 030f 	bfi	r3, r2, #0, #16
 800154c:	0c00      	lsrs	r0, r0, #16
 800154e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001552:	b082      	sub	sp, #8
#endif
}
 8001554:	4618      	mov	r0, r3
 8001556:	b002      	add	sp, #8
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop

0800155c <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 800155c:	6842      	ldr	r2, [r0, #4]
 800155e:	6910      	ldr	r0, [r2, #16]
 8001560:	2300      	movs	r3, #0
 8001562:	b282      	uxth	r2, r0
 8001564:	f362 030f 	bfi	r3, r2, #0, #16
 8001568:	0c00      	lsrs	r0, r0, #16
 800156a:	f360 431f 	bfi	r3, r0, #16, #16
{
 800156e:	b082      	sub	sp, #8
#endif
}
 8001570:	4618      	mov	r0, r3
 8001572:	b002      	add	sp, #8
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop

08001578 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 8001578:	6842      	ldr	r2, [r0, #4]
 800157a:	f8d2 0016 	ldr.w	r0, [r2, #22]
 800157e:	2300      	movs	r3, #0
 8001580:	b282      	uxth	r2, r0
 8001582:	f362 030f 	bfi	r3, r2, #0, #16
 8001586:	0c00      	lsrs	r0, r0, #16
 8001588:	f360 431f 	bfi	r3, r0, #16, #16
{
 800158c:	b082      	sub	sp, #8
#endif
}
 800158e:	4618      	mov	r0, r3
 8001590:	b002      	add	sp, #8
 8001592:	4770      	bx	lr

08001594 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8001594:	6842      	ldr	r2, [r0, #4]
 8001596:	f8d2 001a 	ldr.w	r0, [r2, #26]
 800159a:	2300      	movs	r3, #0
 800159c:	b282      	uxth	r2, r0
 800159e:	f362 030f 	bfi	r3, r2, #0, #16
 80015a2:	0c00      	lsrs	r0, r0, #16
 80015a4:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015a8:	b082      	sub	sp, #8
#endif
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	b002      	add	sp, #8
 80015ae:	4770      	bx	lr

080015b0 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 80015b0:	6843      	ldr	r3, [r0, #4]
#endif
}
 80015b2:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80015b6:	4770      	bx	lr

080015b8 <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 80015b8:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 80015ba:	e9d0 0400 	ldrd	r0, r4, [r0]
 80015be:	f007 fcdb 	bl	8008f78 <STC_GetDefaultIqdref>
 80015c2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80015c6:	8220      	strh	r0, [r4, #16]
 80015c8:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80015ca:	bd10      	pop	{r4, pc}

080015cc <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format.
  * @retval Stator values alpha and beta in alphabeta_t format.
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 80015cc:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 80015d0:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 80015d4:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 80015d8:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 80015dc:	fb10 f202 	smulbb	r2, r0, r2
 80015e0:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 80015e4:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 80015e8:	b084      	sub	sp, #16
 80015ea:	b203      	sxth	r3, r0
  if (wbeta_tmp > INT16_MAX)
 80015ec:	da05      	bge.n	80015fa <MCM_Clarke+0x2e>
 80015ee:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 80015f0:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 80015f4:	da0c      	bge.n	8001610 <MCM_Clarke+0x44>
 80015f6:	4a09      	ldr	r2, [pc, #36]	@ (800161c <MCM_Clarke+0x50>)
 80015f8:	e001      	b.n	80015fe <MCM_Clarke+0x32>
 80015fa:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  else
  {
    /* Nothing to do */
  }

  return (Output);
 80015fe:	b29b      	uxth	r3, r3
 8001600:	2000      	movs	r0, #0
 8001602:	f363 000f 	bfi	r0, r3, #0, #16
 8001606:	b293      	uxth	r3, r2
 8001608:	f363 401f 	bfi	r0, r3, #16, #16
}
 800160c:	b004      	add	sp, #16
 800160e:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8001610:	4802      	ldr	r0, [pc, #8]	@ (800161c <MCM_Clarke+0x50>)
 8001612:	b20a      	sxth	r2, r1
 8001614:	4282      	cmp	r2, r0
 8001616:	bfb8      	it	lt
 8001618:	4602      	movlt	r2, r0
 800161a:	e7f0      	b.n	80015fe <MCM_Clarke+0x32>
 800161c:	ffff8001 	.word	0xffff8001

08001620 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule 11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001620:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <MCM_Trig_Functions+0x28>)
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8001622:	f100 40ff 	add.w	r0, r0, #2139095040	@ 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001626:	f04f 1260 	mov.w	r2, #6291552	@ 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 800162a:	f500 00fe 	add.w	r0, r0, #8323072	@ 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 800162e:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8001630:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(const CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001632:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformed betweena
   * pointerto object and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
 8001634:	2000      	movs	r0, #0
 8001636:	b29a      	uxth	r2, r3
 8001638:	f362 000f 	bfi	r0, r2, #0, #16
 800163c:	0c1b      	lsrs	r3, r3, #16
{
 800163e:	b082      	sub	sp, #8
  return (CosSin.Components); //cstat !UNION-type-punning
 8001640:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001644:	b002      	add	sp, #8
 8001646:	4770      	bx	lr
 8001648:	40020c00 	.word	0x40020c00

0800164c <MCM_Park>:
{
 800164c:	b530      	push	{r4, r5, lr}
 800164e:	4605      	mov	r5, r0
 8001650:	4604      	mov	r4, r0
 8001652:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001654:	4608      	mov	r0, r1
 8001656:	f7ff ffe3 	bl	8001620 <MCM_Trig_Functions>
 800165a:	b22d      	sxth	r5, r5
 800165c:	b201      	sxth	r1, r0
 800165e:	1424      	asrs	r4, r4, #16
 8001660:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8001662:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001666:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 800166a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800166e:	da05      	bge.n	800167c <MCM_Park+0x30>
 8001670:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 8001672:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 8001676:	da22      	bge.n	80016be <MCM_Park+0x72>
 8001678:	4a14      	ldr	r2, [pc, #80]	@ (80016cc <MCM_Park+0x80>)
 800167a:	e001      	b.n	8001680 <MCM_Park+0x34>
 800167c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8001680:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001684:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 8001688:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800168c:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 8001690:	da04      	bge.n	800169c <MCM_Park+0x50>
  else if (wqd_tmp < (-32768))
 8001692:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001696:	da0c      	bge.n	80016b2 <MCM_Park+0x66>
 8001698:	4b0c      	ldr	r3, [pc, #48]	@ (80016cc <MCM_Park+0x80>)
 800169a:	e001      	b.n	80016a0 <MCM_Park+0x54>
 800169c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return (Output);
 80016a0:	b292      	uxth	r2, r2
 80016a2:	2000      	movs	r0, #0
 80016a4:	f362 000f 	bfi	r0, r2, #0, #16
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	f363 401f 	bfi	r0, r3, #16, #16
}
 80016ae:	b005      	add	sp, #20
 80016b0:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 80016b2:	4906      	ldr	r1, [pc, #24]	@ (80016cc <MCM_Park+0x80>)
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	428b      	cmp	r3, r1
 80016b8:	bfb8      	it	lt
 80016ba:	460b      	movlt	r3, r1
 80016bc:	e7f0      	b.n	80016a0 <MCM_Park+0x54>
    hqd_tmp = ((int16_t)wqd_tmp);
 80016be:	4b03      	ldr	r3, [pc, #12]	@ (80016cc <MCM_Park+0x80>)
 80016c0:	b212      	sxth	r2, r2
 80016c2:	429a      	cmp	r2, r3
 80016c4:	bfb8      	it	lt
 80016c6:	461a      	movlt	r2, r3
 80016c8:	e7da      	b.n	8001680 <MCM_Park+0x34>
 80016ca:	bf00      	nop
 80016cc:	ffff8001 	.word	0xffff8001

080016d0 <MCM_Rev_Park>:
{
 80016d0:	b530      	push	{r4, r5, lr}
 80016d2:	4605      	mov	r5, r0
 80016d4:	b085      	sub	sp, #20
 80016d6:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80016d8:	4608      	mov	r0, r1
 80016da:	f7ff ffa1 	bl	8001620 <MCM_Trig_Functions>
 80016de:	1424      	asrs	r4, r4, #16
 80016e0:	1402      	asrs	r2, r0, #16
 80016e2:	b22d      	sxth	r5, r5
 80016e4:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 80016e6:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 80016ea:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 80016ee:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 80016f2:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 80016f6:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 80016fa:	2000      	movs	r0, #0
 80016fc:	f363 000f 	bfi	r0, r3, #0, #16
 8001700:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8001704:	f364 401f 	bfi	r0, r4, #16, #16
}
 8001708:	b005      	add	sp, #20
 800170a:	bd30      	pop	{r4, r5, pc}

0800170c <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 800170c:	2800      	cmp	r0, #0
 800170e:	dd09      	ble.n	8001724 <MCM_Sqrt+0x18>
 8001710:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* Disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8001712:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <MCM_Sqrt+0x1c>)
 8001714:	f240 1269 	movw	r2, #361	@ 0x169
 8001718:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 800171a:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 800171c:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800171e:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8001720:	b662      	cpsie	i
}
 8001722:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8001724:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 8001726:	4770      	bx	lr
 8001728:	40020c00 	.word	0x40020c00

0800172c <MCboot>:
{
  /* USER CODE BEGIN MCboot 0 */

  /* USER CODE END MCboot 0 */

  if (MC_NULL == pMCIList)
 800172c:	b310      	cbz	r0, 8001774 <MCboot+0x48>
{
 800172e:	b538      	push	{r3, r4, r5, lr}
    /* Nothing to do */
  }
  else
  {

    bMCBootCompleted = (uint8_t )0;
 8001730:	4d11      	ldr	r5, [pc, #68]	@ (8001778 <MCboot+0x4c>)
 8001732:	2300      	movs	r3, #0
 8001734:	702b      	strb	r3, [r5, #0]
 8001736:	4604      	mov	r4, r0

    /*************************************************/
    /*    FOC initialization         */
    /*************************************************/
    FOC_Init();
 8001738:	f000 fa12 	bl	8001b60 <FOC_Init>

    ASPEP_start(&aspepOverUartA);
 800173c:	480f      	ldr	r0, [pc, #60]	@ (800177c <MCboot+0x50>)
 800173e:	f7fe ff0d 	bl	800055c <ASPEP_start>
    /* USER CODE END MCboot 1 */

    /******************************************************/
    /*   PID component initialization: speed regulation   */
    /******************************************************/
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001742:	480f      	ldr	r0, [pc, #60]	@ (8001780 <MCboot+0x54>)
 8001744:	f006 f964 	bl	8007a10 <PID_HandleInit>

    /****************************************************/
    /*   Virtual speed sensor component initialization  */
    /****************************************************/
    VSS_Init(&VirtualSpeedSensorM1);
 8001748:	480e      	ldr	r0, [pc, #56]	@ (8001784 <MCboot+0x58>)
 800174a:	f007 ff01 	bl	8009550 <VSS_Init>

    /********************************************************/
    /*   Bus voltage sensor component initialization        */
    /********************************************************/
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 800174e:	480e      	ldr	r0, [pc, #56]	@ (8001788 <MCboot+0x5c>)
 8001750:	f002 f8f4 	bl	800393c <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 8001754:	480d      	ldr	r0, [pc, #52]	@ (800178c <MCboot+0x60>)
 8001756:	f007 f96b 	bl	8008a30 <RVBS_Init>

    /*******************************************************/
    /*   Temperature measurement component initialization  */
    /*******************************************************/
    (void)RCM_RegisterRegConv(&TempRegConv_M1);
 800175a:	480d      	ldr	r0, [pc, #52]	@ (8001790 <MCboot+0x64>)
 800175c:	f002 f8ee 	bl	800393c <RCM_RegisterRegConv>
    NTC_Init(&TempSensor_M1);
 8001760:	480c      	ldr	r0, [pc, #48]	@ (8001794 <MCboot+0x68>)
 8001762:	f006 f919 	bl	8007998 <NTC_Init>

    pMCIList[M1] = &Mci[M1];
 8001766:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <MCboot+0x6c>)
 8001768:	6023      	str	r3, [r4, #0]

    /* Applicative hook in MCBoot() */
    MC_APP_BootHook();
 800176a:	f7ff fdb7 	bl	80012dc <MC_APP_BootHook>

    /* USER CODE BEGIN MCboot 2 */

    /* USER CODE END MCboot 2 */

    bMCBootCompleted = 1U;
 800176e:	2301      	movs	r3, #1
 8001770:	702b      	strb	r3, [r5, #0]
  }
}
 8001772:	bd38      	pop	{r3, r4, r5, pc}
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20000924 	.word	0x20000924
 800177c:	20000460 	.word	0x20000460
 8001780:	20000338 	.word	0x20000338
 8001784:	200003cc 	.word	0x200003cc
 8001788:	20000390 	.word	0x20000390
 800178c:	20000374 	.word	0x20000374
 8001790:	200003bc 	.word	0x200003bc
 8001794:	200003a0 	.word	0x200003a0
 8001798:	20000000 	.word	0x20000000

0800179c <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 800179c:	4b01      	ldr	r3, [pc, #4]	@ (80017a4 <TSK_SetChargeBootCapDelayM1+0x8>)
 800179e:	8018      	strh	r0, [r3, #0]
}
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	20000928 	.word	0x20000928

080017a8 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 80017a8:	4b03      	ldr	r3, [pc, #12]	@ (80017b8 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 80017aa:	8818      	ldrh	r0, [r3, #0]
 80017ac:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80017ae:	fab0 f080 	clz	r0, r0
 80017b2:	0940      	lsrs	r0, r0, #5
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	20000928 	.word	0x20000928

080017bc <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 80017bc:	4b01      	ldr	r3, [pc, #4]	@ (80017c4 <TSK_SetStopPermanencyTimeM1+0x8>)
 80017be:	8018      	strh	r0, [r3, #0]
}
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	20000926 	.word	0x20000926

080017c8 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 80017c8:	4b03      	ldr	r3, [pc, #12]	@ (80017d8 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 80017ca:	8818      	ldrh	r0, [r3, #0]
 80017cc:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80017ce:	fab0 f080 	clz	r0, r0
 80017d2:	0940      	lsrs	r0, r0, #5
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	20000926 	.word	0x20000926

080017dc <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 80017dc:	b508      	push	{r3, lr}
  uint8_t bMotorNbr;
  bMotorNbr = 0;
  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */
  FOC_HighFrequencyTask(bMotorNbr);
 80017de:	2000      	movs	r0, #0
 80017e0:	f000 fbd8 	bl	8001f94 <FOC_HighFrequencyTask>

  /* USER CODE BEGIN HighFrequencyTask 1 */

  /* USER CODE END HighFrequencyTask 1 */

  GLOBAL_TIMESTAMP++;
 80017e4:	4a06      	ldr	r2, [pc, #24]	@ (8001800 <TSK_HighFrequencyTask+0x24>)
  if (0U == MCPA_UART_A.Mark)
 80017e6:	4807      	ldr	r0, [pc, #28]	@ (8001804 <TSK_HighFrequencyTask+0x28>)
  GLOBAL_TIMESTAMP++;
 80017e8:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 80017ea:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
  GLOBAL_TIMESTAMP++;
 80017ee:	3301      	adds	r3, #1
 80017f0:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 80017f2:	b909      	cbnz	r1, 80017f8 <TSK_HighFrequencyTask+0x1c>
    MCPA_dataLog (&MCPA_UART_A);
  }

  return (bMotorNbr);

}
 80017f4:	2000      	movs	r0, #0
 80017f6:	bd08      	pop	{r3, pc}
    MCPA_dataLog (&MCPA_UART_A);
 80017f8:	f005 ff50 	bl	800769c <MCPA_dataLog>
}
 80017fc:	2000      	movs	r0, #0
 80017fe:	bd08      	pop	{r3, pc}
 8001800:	20001b1c 	.word	0x20001b1c
 8001804:	20000424 	.word	0x20000424

08001808 <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint8_t lbmotor = M1;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  if (M1 == bMotor)
 800180a:	4604      	mov	r4, r0
 800180c:	b198      	cbz	r0, 8001836 <TSK_SafetyTask_PWMOFF+0x2e>
  {
    /* Nothing to do */
  }

/* Due to warning array subscript 1 is above array bounds of PWMC_Handle_t *[1] [-Warray-bounds] */
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 800180e:	4e21      	ldr	r6, [pc, #132]	@ (8001894 <TSK_SafetyTask_PWMOFF+0x8c>)
 8001810:	6830      	ldr	r0, [r6, #0]
 8001812:	f000 ffff 	bl	8002814 <PWMC_IsFaultOccurred>
 8001816:	4601      	mov	r1, r0
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8001818:	4d1f      	ldr	r5, [pc, #124]	@ (8001898 <TSK_SafetyTask_PWMOFF+0x90>)
 800181a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800181e:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8001822:	43ca      	mvns	r2, r1
 8001824:	4628      	mov	r0, r5
 8001826:	b292      	uxth	r2, r2
 8001828:	f7ff fd8a 	bl	8001340 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 800182c:	4628      	mov	r0, r5
 800182e:	f7ff fe19 	bl	8001464 <MCI_GetFaultState>
 8001832:	b9d8      	cbnz	r0, 800186c <TSK_SafetyTask_PWMOFF+0x64>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8001836:	4819      	ldr	r0, [pc, #100]	@ (800189c <TSK_SafetyTask_PWMOFF+0x94>)
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001838:	4e16      	ldr	r6, [pc, #88]	@ (8001894 <TSK_SafetyTask_PWMOFF+0x8c>)
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 800183a:	f002 f97b 	bl	8003b34 <RCM_ExecRegularConv>
 800183e:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 8001840:	4817      	ldr	r0, [pc, #92]	@ (80018a0 <TSK_SafetyTask_PWMOFF+0x98>)
 8001842:	f006 f8bb 	bl	80079bc <NTC_CalcAvTemp>
 8001846:	4607      	mov	r7, r0
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001848:	6830      	ldr	r0, [r6, #0]
 800184a:	f000 ffe3 	bl	8002814 <PWMC_IsFaultOccurred>
 800184e:	4605      	mov	r5, r0
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 8001850:	4814      	ldr	r0, [pc, #80]	@ (80018a4 <TSK_SafetyTask_PWMOFF+0x9c>)
 8001852:	f002 f96f 	bl	8003b34 <RCM_ExecRegularConv>
 8001856:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8001858:	4813      	ldr	r0, [pc, #76]	@ (80018a8 <TSK_SafetyTask_PWMOFF+0xa0>)
 800185a:	f007 f915 	bl	8008a88 <RVBS_CalcAvVbus>
 800185e:	4307      	orrs	r7, r0
 8001860:	f007 070e 	and.w	r7, r7, #14
 8001864:	ea45 0107 	orr.w	r1, r5, r7
 8001868:	b289      	uxth	r1, r1
 800186a:	e7d5      	b.n	8001818 <TSK_SafetyTask_PWMOFF+0x10>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800186c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001870:	f000 ff84 	bl	800277c <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0U)
 8001874:	480d      	ldr	r0, [pc, #52]	@ (80018ac <TSK_SafetyTask_PWMOFF+0xa4>)
 8001876:	f890 3029 	ldrb.w	r3, [r0, #41]	@ 0x29
 800187a:	b923      	cbnz	r3, 8001886 <TSK_SafetyTask_PWMOFF+0x7e>
    FOC_Clear(bMotor);
 800187c:	4620      	mov	r0, r4
}
 800187e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 8001882:	f000 b933 	b.w	8001aec <FOC_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 8001886:	f005 ffc9 	bl	800781c <MCPA_flushDataLog>
    FOC_Clear(bMotor);
 800188a:	4620      	mov	r0, r4
}
 800188c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 8001890:	f000 b92c 	b.w	8001aec <FOC_Clear>
 8001894:	20000914 	.word	0x20000914
 8001898:	20000000 	.word	0x20000000
 800189c:	200003bc 	.word	0x200003bc
 80018a0:	200003a0 	.word	0x200003a0
 80018a4:	20000390 	.word	0x20000390
 80018a8:	20000374 	.word	0x20000374
 80018ac:	20000424 	.word	0x20000424

080018b0 <TSK_SafetyTask>:
{
 80018b0:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 80018b2:	4b06      	ldr	r3, [pc, #24]	@ (80018cc <TSK_SafetyTask+0x1c>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d000      	beq.n	80018bc <TSK_SafetyTask+0xc>
}
 80018ba:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 80018bc:	2000      	movs	r0, #0
 80018be:	f7ff ffa3 	bl	8001808 <TSK_SafetyTask_PWMOFF>
}
 80018c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 80018c6:	f002 b9fd 	b.w	8003cc4 <RCM_ExecUserConv>
 80018ca:	bf00      	nop
 80018cc:	20000924 	.word	0x20000924

080018d0 <MC_RunMotorControlTasks>:
  if (0U == bMCBootCompleted)
 80018d0:	4b1e      	ldr	r3, [pc, #120]	@ (800194c <MC_RunMotorControlTasks+0x7c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	b1cb      	cbz	r3, 800190a <MC_RunMotorControlTasks+0x3a>
{
 80018d6:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 80018d8:	4c1d      	ldr	r4, [pc, #116]	@ (8001950 <MC_RunMotorControlTasks+0x80>)
 80018da:	8823      	ldrh	r3, [r4, #0]
 80018dc:	b1b3      	cbz	r3, 800190c <MC_RunMotorControlTasks+0x3c>
      hMFTaskCounterM1--;
 80018de:	3b01      	subs	r3, #1
 80018e0:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 80018e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001954 <MC_RunMotorControlTasks+0x84>)
      hMFTaskCounterM1--;
 80018e4:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 80018e6:	8813      	ldrh	r3, [r2, #0]
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	b11b      	cbz	r3, 80018f4 <MC_RunMotorControlTasks+0x24>
      hBootCapDelayCounterM1--;
 80018ec:	8813      	ldrh	r3, [r2, #0]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 80018f4:	4a18      	ldr	r2, [pc, #96]	@ (8001958 <MC_RunMotorControlTasks+0x88>)
 80018f6:	8813      	ldrh	r3, [r2, #0]
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	b11b      	cbz	r3, 8001904 <MC_RunMotorControlTasks+0x34>
      hStopPermanencyCounterM1--;
 80018fc:	8813      	ldrh	r3, [r2, #0]
 80018fe:	3b01      	subs	r3, #1
 8001900:	b29b      	uxth	r3, r3
 8001902:	8013      	strh	r3, [r2, #0]
    TSK_SafetyTask();
 8001904:	f7ff ffd4 	bl	80018b0 <TSK_SafetyTask>
}
 8001908:	bd70      	pop	{r4, r5, r6, pc}
 800190a:	4770      	bx	lr
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 800190c:	4d13      	ldr	r5, [pc, #76]	@ (800195c <MC_RunMotorControlTasks+0x8c>)
      TSK_MediumFrequencyTaskM1();
 800190e:	f000 f9bb 	bl	8001c88 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8001912:	f7ff fce5 	bl	80012e0 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001916:	4629      	mov	r1, r5
 8001918:	f851 0b0c 	ldr.w	r0, [r1], #12
 800191c:	6883      	ldr	r3, [r0, #8]
 800191e:	4798      	blx	r3
 8001920:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8001922:	b130      	cbz	r0, 8001932 <MC_RunMotorControlTasks+0x62>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8001924:	4629      	mov	r1, r5
 8001926:	220a      	movs	r2, #10
 8001928:	f851 0b08 	ldr.w	r0, [r1], #8
 800192c:	6803      	ldr	r3, [r0, #0]
 800192e:	4798      	blx	r3
 8001930:	b908      	cbnz	r0, 8001936 <MC_RunMotorControlTasks+0x66>
{
 8001932:	2301      	movs	r3, #1
 8001934:	e7d5      	b.n	80018e2 <MC_RunMotorControlTasks+0x12>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001936:	4628      	mov	r0, r5
 8001938:	f000 fc94 	bl	8002264 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 800193c:	6828      	ldr	r0, [r5, #0]
 800193e:	89ea      	ldrh	r2, [r5, #14]
 8001940:	6846      	ldr	r6, [r0, #4]
 8001942:	68a9      	ldr	r1, [r5, #8]
 8001944:	230a      	movs	r3, #10
 8001946:	47b0      	blx	r6
 8001948:	e7f3      	b.n	8001932 <MC_RunMotorControlTasks+0x62>
 800194a:	bf00      	nop
 800194c:	20000924 	.word	0x20000924
 8001950:	2000092a 	.word	0x2000092a
 8001954:	20000928 	.word	0x20000928
 8001958:	20000926 	.word	0x20000926
 800195c:	20000450 	.word	0x20000450

08001960 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001960:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
   FOC_Clear(M1);
 8001962:	2000      	movs	r0, #0
 8001964:	f000 f8c2 	bl	8001aec <FOC_Clear>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001968:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 800196c:	4802      	ldr	r0, [pc, #8]	@ (8001978 <TSK_HardwareFaultTask+0x18>)
 800196e:	2200      	movs	r2, #0
 8001970:	2180      	movs	r1, #128	@ 0x80
 8001972:	f7ff bce5 	b.w	8001340 <MCI_FaultProcessing>
 8001976:	bf00      	nop
 8001978:	20000000 	.word	0x20000000

0800197c <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 800197c:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 800197e:	f7ff fca5 	bl	80012cc <MC_GetSTMStateMotor1>
 8001982:	b918      	cbnz	r0, 800198c <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001984:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 8001988:	f7ff bc86 	b.w	8001298 <MC_StartMotor1>
}
 800198c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 8001990:	f7ff bc88 	b.w	80012a4 <MC_StopMotor1>

08001994 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 8001994:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001996:	4a4d      	ldr	r2, [pc, #308]	@ (8001acc <mc_lock_pins+0x138>)
 8001998:	494d      	ldr	r1, [pc, #308]	@ (8001ad0 <mc_lock_pins+0x13c>)
 800199a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800199c:	2504      	movs	r5, #4
 800199e:	b092      	sub	sp, #72	@ 0x48
 80019a0:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019a2:	61d1      	str	r1, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 80019a4:	69d3      	ldr	r3, [r2, #28]
 80019a6:	9311      	str	r3, [sp, #68]	@ 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019a8:	484a      	ldr	r0, [pc, #296]	@ (8001ad4 <mc_lock_pins+0x140>)
  (void) temp;
 80019aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019ac:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019ae:	2602      	movs	r6, #2
 80019b0:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019b2:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80019b4:	69d3      	ldr	r3, [r2, #28]
 80019b6:	9310      	str	r3, [sp, #64]	@ 0x40
  (void) temp;
 80019b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019ba:	f44f 4480 	mov.w	r4, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019be:	f44f 33a0 	mov.w	r3, #81920	@ 0x14000
 80019c2:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019c4:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019c6:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80019c8:	69d4      	ldr	r4, [r2, #28]
 80019ca:	940f      	str	r4, [sp, #60]	@ 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
  (void) temp;
 80019d0:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019d2:	2701      	movs	r7, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019d4:	f04f 1401 	mov.w	r4, #65537	@ 0x10001
 80019d8:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019da:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019dc:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80019de:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 80019e2:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
  (void) temp;
 80019e6:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019ea:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019ec:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019ee:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80019f0:	69d4      	ldr	r4, [r2, #28]
 80019f2:	940d      	str	r4, [sp, #52]	@ 0x34
  (void) temp;
 80019f4:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019f6:	4c38      	ldr	r4, [pc, #224]	@ (8001ad8 <mc_lock_pins+0x144>)
 80019f8:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019fa:	2780      	movs	r7, #128	@ 0x80
 80019fc:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019fe:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a00:	69dc      	ldr	r4, [r3, #28]
 8001a02:	940c      	str	r4, [sp, #48]	@ 0x30
  (void) temp;
 8001a04:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a06:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a08:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a0a:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a0c:	69d8      	ldr	r0, [r3, #28]
 8001a0e:	900b      	str	r0, [sp, #44]	@ 0x2c
  (void) temp;
 8001a10:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a12:	4832      	ldr	r0, [pc, #200]	@ (8001adc <mc_lock_pins+0x148>)
 8001a14:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a16:	2408      	movs	r4, #8
 8001a18:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a1a:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a1c:	69d8      	ldr	r0, [r3, #28]
 8001a1e:	900a      	str	r0, [sp, #40]	@ 0x28
  (void) temp;
 8001a20:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a22:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a24:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a26:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a28:	69d9      	ldr	r1, [r3, #28]
 8001a2a:	9109      	str	r1, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a2c:	2040      	movs	r0, #64	@ 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a2e:	492c      	ldr	r1, [pc, #176]	@ (8001ae0 <mc_lock_pins+0x14c>)
  (void) temp;
 8001a30:	9c09      	ldr	r4, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a32:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a34:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a36:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a38:	69d9      	ldr	r1, [r3, #28]
 8001a3a:	9108      	str	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a3c:	2020      	movs	r0, #32
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a3e:	4929      	ldr	r1, [pc, #164]	@ (8001ae4 <mc_lock_pins+0x150>)
  (void) temp;
 8001a40:	9c08      	ldr	r4, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a42:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a44:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a46:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a48:	69d8      	ldr	r0, [r3, #28]
 8001a4a:	9007      	str	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a4c:	31e0      	adds	r1, #224	@ 0xe0
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a4e:	f44f 7080 	mov.w	r0, #256	@ 0x100
  (void) temp;
 8001a52:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a54:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a56:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a58:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a5a:	69d9      	ldr	r1, [r3, #28]
 8001a5c:	9106      	str	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a5e:	f44f 7000 	mov.w	r0, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a62:	f44f 3181 	mov.w	r1, #66048	@ 0x10200
  (void) temp;
 8001a66:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a68:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a6a:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a6c:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a6e:	69d9      	ldr	r1, [r3, #28]
 8001a70:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a72:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a76:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  (void) temp;
 8001a7a:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a7c:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a7e:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a80:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a82:	69d9      	ldr	r1, [r3, #28]
 8001a84:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a86:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a8a:	f44f 3188 	mov.w	r1, #69632	@ 0x11000
  (void) temp;
 8001a8e:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a90:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a92:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a94:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a96:	69db      	ldr	r3, [r3, #28]
 8001a98:	9303      	str	r3, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a9e:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
  (void) temp;
 8001aa2:	9803      	ldr	r0, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001aa4:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001aa6:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001aa8:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001aaa:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001aac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <mc_lock_pins+0x154>)
  temp = READ_REG(GPIOx->LCKR);
 8001aae:	9202      	str	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ab0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ab4:	f44f 3290 	mov.w	r2, #73728	@ 0x12000
  (void) temp;
 8001ab8:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001aba:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001abc:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001abe:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	9301      	str	r3, [sp, #4]
  (void) temp;
 8001ac4:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 8001ac6:	b012      	add	sp, #72	@ 0x48
 8001ac8:	bcf0      	pop	{r4, r5, r6, r7}
 8001aca:	4770      	bx	lr
 8001acc:	48000400 	.word	0x48000400
 8001ad0:	00010004 	.word	0x00010004
 8001ad4:	00010002 	.word	0x00010002
 8001ad8:	00010080 	.word	0x00010080
 8001adc:	00010008 	.word	0x00010008
 8001ae0:	00010040 	.word	0x00010040
 8001ae4:	00010020 	.word	0x00010020
 8001ae8:	48000800 	.word	0x48000800

08001aec <FOC_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8001aec:	b538      	push	{r3, r4, r5, lr}
 8001aee:	2326      	movs	r3, #38	@ 0x26
 8001af0:	4916      	ldr	r1, [pc, #88]	@ (8001b4c <FOC_Clear+0x60>)
 8001af2:	fb00 f303 	mul.w	r3, r0, r3

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 8001af6:	2400      	movs	r4, #0
 8001af8:	50cc      	str	r4, [r1, r3]
{
 8001afa:	4605      	mov	r5, r0
 8001afc:	f103 0208 	add.w	r2, r3, #8
 8001b00:	1858      	adds	r0, r3, r1
 8001b02:	3310      	adds	r3, #16
 8001b04:	440a      	add	r2, r1
 8001b06:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001b08:	4911      	ldr	r1, [pc, #68]	@ (8001b50 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001b0a:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001b0c:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001b10:	6054      	str	r4, [r2, #4]
 8001b12:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001b14:	4621      	mov	r1, r4
  FOCVars[bMotor].Vqd = NULL_qd;
 8001b16:	f8c3 4006 	str.w	r4, [r3, #6]
 8001b1a:	f8c3 400a 	str.w	r4, [r3, #10]
 8001b1e:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001b22:	f005 ff89 	bl	8007a38 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8001b26:	4b0b      	ldr	r3, [pc, #44]	@ (8001b54 <FOC_Clear+0x68>)
 8001b28:	4621      	mov	r1, r4
 8001b2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001b2e:	f005 ff83 	bl	8007a38 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8001b32:	4b09      	ldr	r3, [pc, #36]	@ (8001b58 <FOC_Clear+0x6c>)
 8001b34:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001b38:	f007 f98c 	bl	8008e54 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001b3c:	4b07      	ldr	r3, [pc, #28]	@ (8001b5c <FOC_Clear+0x70>)
 8001b3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8001b42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001b46:	f000 be19 	b.w	800277c <PWMC_SwitchOffPWM>
 8001b4a:	bf00      	nop
 8001b4c:	200008ec 	.word	0x200008ec
 8001b50:	20000030 	.word	0x20000030
 8001b54:	2000002c 	.word	0x2000002c
 8001b58:	20000034 	.word	0x20000034
 8001b5c:	20000914 	.word	0x20000914

08001b60 <FOC_Init>:
{
 8001b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001b62:	4c27      	ldr	r4, [pc, #156]	@ (8001c00 <FOC_Init+0xa0>)
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001b64:	4e27      	ldr	r6, [pc, #156]	@ (8001c04 <FOC_Init+0xa4>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001b66:	4828      	ldr	r0, [pc, #160]	@ (8001c08 <FOC_Init+0xa8>)
    STO_PLL_Init (&STO_PLL_M1);
 8001b68:	4f28      	ldr	r7, [pc, #160]	@ (8001c0c <FOC_Init+0xac>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001b6a:	4d29      	ldr	r5, [pc, #164]	@ (8001c10 <FOC_Init+0xb0>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001b6c:	6020      	str	r0, [r4, #0]
{
 8001b6e:	b085      	sub	sp, #20
    R3_2_Init(&PWM_Handle_M1);
 8001b70:	f006 fb40 	bl	80081f4 <R3_2_Init>
    startTimers();
 8001b74:	f000 fc4e 	bl	8002414 <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001b78:	4630      	mov	r0, r6
 8001b7a:	f005 ff49 	bl	8007a10 <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 8001b7e:	4638      	mov	r0, r7
 8001b80:	f007 fbf4 	bl	800936c <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001b84:	6828      	ldr	r0, [r5, #0]
 8001b86:	463a      	mov	r2, r7
 8001b88:	4631      	mov	r1, r6
 8001b8a:	f007 f94b 	bl	8008e24 <STC_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001b8e:	6820      	ldr	r0, [r4, #0]
 8001b90:	6829      	ldr	r1, [r5, #0]
 8001b92:	4a20      	ldr	r2, [pc, #128]	@ (8001c14 <FOC_Init+0xb4>)
 8001b94:	4b20      	ldr	r3, [pc, #128]	@ (8001c18 <FOC_Init+0xb8>)
 8001b96:	9000      	str	r0, [sp, #0]
 8001b98:	4820      	ldr	r0, [pc, #128]	@ (8001c1c <FOC_Init+0xbc>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001b9a:	4c21      	ldr	r4, [pc, #132]	@ (8001c20 <FOC_Init+0xc0>)
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001b9c:	f007 f834 	bl	8008c08 <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001ba0:	4820      	ldr	r0, [pc, #128]	@ (8001c24 <FOC_Init+0xc4>)
 8001ba2:	f005 ff35 	bl	8007a10 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8001ba6:	4820      	ldr	r0, [pc, #128]	@ (8001c28 <FOC_Init+0xc8>)
 8001ba8:	f005 ff32 	bl	8007a10 <PID_HandleInit>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001bac:	4b1f      	ldr	r3, [pc, #124]	@ (8001c2c <FOC_Init+0xcc>)
 8001bae:	4a20      	ldr	r2, [pc, #128]	@ (8001c30 <FOC_Init+0xd0>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001bb2:	4820      	ldr	r0, [pc, #128]	@ (8001c34 <FOC_Init+0xd4>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001bb4:	60da      	str	r2, [r3, #12]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001bb6:	4a20      	ldr	r2, [pc, #128]	@ (8001c38 <FOC_Init+0xd8>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001bb8:	609c      	str	r4, [r3, #8]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001bba:	6010      	str	r0, [r2, #0]
    REMNG_Init(pREMNG[M1]);
 8001bbc:	f006 ff92 	bl	8008ae4 <REMNG_Init>
    FOC_Clear(M1);
 8001bc0:	2000      	movs	r0, #0
 8001bc2:	f7ff ff93 	bl	8001aec <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001bc6:	2301      	movs	r3, #1
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001bc8:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001bca:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001bce:	f007 f9d3 	bl	8008f78 <STC_GetDefaultIqdref>
 8001bd2:	f3c0 420f 	ubfx	r2, r0, #16, #16
 8001bd6:	4603      	mov	r3, r0
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001bd8:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001bda:	8262      	strh	r2, [r4, #18]
 8001bdc:	8223      	strh	r3, [r4, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001bde:	f007 f9cb 	bl	8008f78 <STC_GetDefaultIqdref>
 8001be2:	f3c0 430f 	ubfx	r3, r0, #16, #16
    MCI_ExecSpeedRamp(&Mci[M1],
 8001be6:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001be8:	82a3      	strh	r3, [r4, #20]
    MCI_ExecSpeedRamp(&Mci[M1],
 8001bea:	f007 f9c1 	bl	8008f70 <STC_GetMecSpeedRefUnitDefault>
 8001bee:	4601      	mov	r1, r0
 8001bf0:	4812      	ldr	r0, [pc, #72]	@ (8001c3c <FOC_Init+0xdc>)
 8001bf2:	2200      	movs	r2, #0
}
 8001bf4:	b005      	add	sp, #20
 8001bf6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    MCI_ExecSpeedRamp(&Mci[M1],
 8001bfa:	f7ff bb73 	b.w	80012e4 <MCI_ExecSpeedRamp>
 8001bfe:	bf00      	nop
 8001c00:	20000914 	.word	0x20000914
 8001c04:	20000338 	.word	0x20000338
 8001c08:	20000190 	.word	0x20000190
 8001c0c:	20000068 	.word	0x20000068
 8001c10:	20000034 	.word	0x20000034
 8001c14:	200003cc 	.word	0x200003cc
 8001c18:	20000054 	.word	0x20000054
 8001c1c:	20000234 	.word	0x20000234
 8001c20:	200008ec 	.word	0x200008ec
 8001c24:	2000030c 	.word	0x2000030c
 8001c28:	200002e0 	.word	0x200002e0
 8001c2c:	20000028 	.word	0x20000028
 8001c30:	20000374 	.word	0x20000374
 8001c34:	2000003c 	.word	0x2000003c
 8001c38:	200008e8 	.word	0x200008e8
 8001c3c:	20000000 	.word	0x20000000

08001c40 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop

08001c44 <FOC_CalcCurrRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c46:	4606      	mov	r6, r0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c48:	b672      	cpsid	i

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference latching */
  /* to avoid MF task writing them while HF task reading them */
  __disable_irq();
  IqdTmp = FOCVars[bMotor].Iqdref;
 8001c4a:	4d0d      	ldr	r5, [pc, #52]	@ (8001c80 <FOC_CalcCurrRef+0x3c>)
 8001c4c:	2426      	movs	r4, #38	@ 0x26
 8001c4e:	fb04 5400 	mla	r4, r4, r0, r5
 8001c52:	f9b4 0010 	ldrsh.w	r0, [r4, #16]
 8001c56:	f9b4 7012 	ldrsh.w	r7, [r4, #18]
  __ASM volatile ("cpsie i" : : : "memory");
 8001c5a:	b662      	cpsie	i
  __enable_irq();

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8001c5c:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8001c60:	b13b      	cbz	r3, 8001c72 <FOC_CalcCurrRef+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8001c62:	b672      	cpsid	i
  }

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference restoring */
  __disable_irq();
  FOCVars[bMotor].Iqdref = IqdTmp;
 8001c64:	2326      	movs	r3, #38	@ 0x26
 8001c66:	fb03 5506 	mla	r5, r3, r6, r5
 8001c6a:	8228      	strh	r0, [r5, #16]
 8001c6c:	826f      	strh	r7, [r5, #18]
  __ASM volatile ("cpsie i" : : : "memory");
 8001c6e:	b662      	cpsie	i
  /* Exit critical section */
  __enable_irq();
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001c72:	4b04      	ldr	r3, [pc, #16]	@ (8001c84 <FOC_CalcCurrRef+0x40>)
 8001c74:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8001c78:	f007 f944 	bl	8008f04 <STC_CalcTorqueReference>
 8001c7c:	83e0      	strh	r0, [r4, #30]
    IqdTmp.q = FOCVars[bMotor].hTeref;
 8001c7e:	e7f0      	b.n	8001c62 <FOC_CalcCurrRef+0x1e>
 8001c80:	200008ec 	.word	0x200008ec
 8001c84:	20000034 	.word	0x20000034

08001c88 <TSK_MediumFrequencyTaskM1>:
{
 8001c88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c8a:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001c8c:	2300      	movs	r3, #0
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8001c8e:	4669      	mov	r1, sp
 8001c90:	48b6      	ldr	r0, [pc, #728]	@ (8001f6c <TSK_MediumFrequencyTaskM1+0x2e4>)
  int16_t wAux = 0;
 8001c92:	f8ad 3000 	strh.w	r3, [sp]
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8001c96:	f007 fa77 	bl	8009188 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8001c9a:	4bb5      	ldr	r3, [pc, #724]	@ (8001f70 <TSK_MediumFrequencyTaskM1+0x2e8>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001c9c:	4cb5      	ldr	r4, [pc, #724]	@ (8001f74 <TSK_MediumFrequencyTaskM1+0x2ec>)
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8001c9e:	4605      	mov	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 8001ca0:	6818      	ldr	r0, [r3, #0]
 8001ca2:	f005 ff3d 	bl	8007b20 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	f7ff fb96 	bl	80013d8 <MCI_GetCurrentFaults>
 8001cac:	b118      	cbz	r0, 8001cb6 <TSK_MediumFrequencyTaskM1+0x2e>
    Mci[M1].State = FAULT_NOW;
 8001cae:	230a      	movs	r3, #10
 8001cb0:	77e3      	strb	r3, [r4, #31]
}
 8001cb2:	b003      	add	sp, #12
 8001cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001cb6:	4620      	mov	r0, r4
 8001cb8:	f7ff fb8c 	bl	80013d4 <MCI_GetOccurredFaults>
 8001cbc:	bb70      	cbnz	r0, 8001d1c <TSK_MediumFrequencyTaskM1+0x94>
      switch (Mci[M1].State)
 8001cbe:	7fe3      	ldrb	r3, [r4, #31]
 8001cc0:	2b13      	cmp	r3, #19
 8001cc2:	d8f6      	bhi.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
 8001cc4:	a201      	add	r2, pc, #4	@ (adr r2, 8001ccc <TSK_MediumFrequencyTaskM1+0x44>)
 8001cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cca:	bf00      	nop
 8001ccc:	08001e9b 	.word	0x08001e9b
 8001cd0:	08001cb3 	.word	0x08001cb3
 8001cd4:	08001cb3 	.word	0x08001cb3
 8001cd8:	08001cb3 	.word	0x08001cb3
 8001cdc:	08001e0b 	.word	0x08001e0b
 8001ce0:	08001cb3 	.word	0x08001cb3
 8001ce4:	08001de7 	.word	0x08001de7
 8001ce8:	08001cb3 	.word	0x08001cb3
 8001cec:	08001dc7 	.word	0x08001dc7
 8001cf0:	08001cb3 	.word	0x08001cb3
 8001cf4:	08001d1d 	.word	0x08001d1d
 8001cf8:	08001db9 	.word	0x08001db9
 8001cfc:	08001cb3 	.word	0x08001cb3
 8001d00:	08001cb3 	.word	0x08001cb3
 8001d04:	08001cb3 	.word	0x08001cb3
 8001d08:	08001cb3 	.word	0x08001cb3
 8001d0c:	08001d77 	.word	0x08001d77
 8001d10:	08001d45 	.word	0x08001d45
 8001d14:	08001cb3 	.word	0x08001cb3
 8001d18:	08001d25 	.word	0x08001d25
      Mci[M1].State = FAULT_OVER;
 8001d1c:	230b      	movs	r3, #11
 8001d1e:	77e3      	strb	r3, [r4, #31]
}
 8001d20:	b003      	add	sp, #12
 8001d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001d24:	7fa3      	ldrb	r3, [r4, #30]
 8001d26:	2b05      	cmp	r3, #5
 8001d28:	f000 80cf 	beq.w	8001eca <TSK_MediumFrequencyTaskM1+0x242>
            if (! RUC_Exec(&RevUpControlM1))
 8001d2c:	4892      	ldr	r0, [pc, #584]	@ (8001f78 <TSK_MediumFrequencyTaskM1+0x2f0>)
 8001d2e:	f006 fff5 	bl	8008d1c <RUC_Exec>
 8001d32:	4602      	mov	r2, r0
 8001d34:	2800      	cmp	r0, #0
 8001d36:	f040 80e0 	bne.w	8001efa <TSK_MediumFrequencyTaskM1+0x272>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001d3a:	488e      	ldr	r0, [pc, #568]	@ (8001f74 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8001d3c:	2110      	movs	r1, #16
 8001d3e:	f7ff faff 	bl	8001340 <MCI_FaultProcessing>
 8001d42:	e7b6      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001d44:	7fa3      	ldrb	r3, [r4, #30]
    R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001d46:	4d8d      	ldr	r5, [pc, #564]	@ (8001f7c <TSK_MediumFrequencyTaskM1+0x2f4>)
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001d48:	2b05      	cmp	r3, #5
    R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001d4a:	6828      	ldr	r0, [r5, #0]
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001d4c:	f000 80bf 	beq.w	8001ece <TSK_MediumFrequencyTaskM1+0x246>
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8001d50:	2101      	movs	r1, #1
 8001d52:	f000 fd17 	bl	8002784 <PWMC_CurrentReadingCalibr>
 8001d56:	2800      	cmp	r0, #0
 8001d58:	d0ab      	beq.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8001d5a:	7fa3      	ldrb	r3, [r4, #30]
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	f000 80ff 	beq.w	8001f60 <TSK_MediumFrequencyTaskM1+0x2d8>
                R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001d62:	6828      	ldr	r0, [r5, #0]
 8001d64:	2100      	movs	r1, #0
 8001d66:	f006 f9a7 	bl	80080b8 <R3_2_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 8001d6a:	2014      	movs	r0, #20
 8001d6c:	f7ff fd16 	bl	800179c <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 8001d70:	2310      	movs	r3, #16
 8001d72:	77e3      	strb	r3, [r4, #31]
 8001d74:	e79d      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001d76:	7fa3      	ldrb	r3, [r4, #30]
 8001d78:	2b05      	cmp	r3, #5
 8001d7a:	f000 80a6 	beq.w	8001eca <TSK_MediumFrequencyTaskM1+0x242>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8001d7e:	f7ff fd13 	bl	80017a8 <TSK_ChargeBootCapDelayHasElapsedM1>
 8001d82:	2800      	cmp	r0, #0
 8001d84:	d095      	beq.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001d86:	4d7d      	ldr	r5, [pc, #500]	@ (8001f7c <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001d88:	6828      	ldr	r0, [r5, #0]
 8001d8a:	f006 f8d7 	bl	8007f3c <R3_2_SwitchOffPWM>
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001d8e:	4a7c      	ldr	r2, [pc, #496]	@ (8001f80 <TSK_MediumFrequencyTaskM1+0x2f8>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001d90:	4b7c      	ldr	r3, [pc, #496]	@ (8001f84 <TSK_MediumFrequencyTaskM1+0x2fc>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001d92:	497d      	ldr	r1, [pc, #500]	@ (8001f88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001d94:	6810      	ldr	r0, [r2, #0]
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001d9c:	f007 f858 	bl	8008e50 <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 8001da0:	4872      	ldr	r0, [pc, #456]	@ (8001f6c <TSK_MediumFrequencyTaskM1+0x2e4>)
 8001da2:	f007 fabd 	bl	8009320 <STO_PLL_Clear>
              FOC_Clear( M1 );
 8001da6:	2000      	movs	r0, #0
 8001da8:	f7ff fea0 	bl	8001aec <FOC_Clear>
                Mci[M1].State = START;
 8001dac:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001dae:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = START;
 8001db0:	77e3      	strb	r3, [r4, #31]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001db2:	f000 fce5 	bl	8002780 <PWMC_SwitchOnPWM>
 8001db6:	e77c      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8001db8:	7fa3      	ldrb	r3, [r4, #30]
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	f47f af79 	bne.w	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	83e3      	strh	r3, [r4, #30]
 8001dc4:	e775      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8001dc6:	f7ff fcff 	bl	80017c8 <TSK_StopPermanencyTimeHasElapsedM1>
 8001dca:	2800      	cmp	r0, #0
 8001dcc:	f43f af71 	beq.w	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);    /* Sensor-less */
 8001dd0:	4b6b      	ldr	r3, [pc, #428]	@ (8001f80 <TSK_MediumFrequencyTaskM1+0x2f8>)
 8001dd2:	496d      	ldr	r1, [pc, #436]	@ (8001f88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001dd4:	6818      	ldr	r0, [r3, #0]
 8001dd6:	f007 f83b 	bl	8008e50 <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 8001dda:	486b      	ldr	r0, [pc, #428]	@ (8001f88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001ddc:	f007 fbaa 	bl	8009534 <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001de0:	2300      	movs	r3, #0
 8001de2:	83e3      	strh	r3, [r4, #30]
 8001de4:	e765      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001de6:	7fa3      	ldrb	r3, [r4, #30]
 8001de8:	2b05      	cmp	r3, #5
 8001dea:	d06e      	beq.n	8001eca <TSK_MediumFrequencyTaskM1+0x242>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8001dec:	4861      	ldr	r0, [pc, #388]	@ (8001f74 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8001dee:	f7ff fab3 	bl	8001358 <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8001df2:	2000      	movs	r0, #0
 8001df4:	f7ff ff26 	bl	8001c44 <FOC_CalcCurrRef>
              if(!IsSpeedReliable)
 8001df8:	2d00      	cmp	r5, #0
 8001dfa:	f47f af5a 	bne.w	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8001dfe:	485d      	ldr	r0, [pc, #372]	@ (8001f74 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8001e00:	462a      	mov	r2, r5
 8001e02:	2120      	movs	r1, #32
 8001e04:	f7ff fa9c 	bl	8001340 <MCI_FaultProcessing>
 8001e08:	e753      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001e0a:	7fa3      	ldrb	r3, [r4, #30]
 8001e0c:	2b05      	cmp	r3, #5
 8001e0e:	d05c      	beq.n	8001eca <TSK_MediumFrequencyTaskM1+0x242>
            if(! RUC_Exec(&RevUpControlM1))
 8001e10:	4859      	ldr	r0, [pc, #356]	@ (8001f78 <TSK_MediumFrequencyTaskM1+0x2f0>)
 8001e12:	f006 ff83 	bl	8008d1c <RUC_Exec>
 8001e16:	4602      	mov	r2, r0
 8001e18:	2800      	cmp	r0, #0
 8001e1a:	d164      	bne.n	8001ee6 <TSK_MediumFrequencyTaskM1+0x25e>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001e1c:	4855      	ldr	r0, [pc, #340]	@ (8001f74 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8001e1e:	2110      	movs	r1, #16
 8001e20:	f7ff fa8e 	bl	8001340 <MCI_FaultProcessing>
            (void)VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001e24:	4858      	ldr	r0, [pc, #352]	@ (8001f88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001e26:	f10d 0102 	add.w	r1, sp, #2
 8001e2a:	f007 fbe7 	bl	80095fc <VSS_CalcAvrgMecSpeedUnit>
            if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8001e2e:	4852      	ldr	r0, [pc, #328]	@ (8001f78 <TSK_MediumFrequencyTaskM1+0x2f0>)
 8001e30:	f006 ffaa 	bl	8008d88 <RUC_FirstAccelerationStageReached>
 8001e34:	2800      	cmp	r0, #0
 8001e36:	f43f af3c 	beq.w	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
              ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 8001e3a:	4e4c      	ldr	r6, [pc, #304]	@ (8001f6c <TSK_MediumFrequencyTaskM1+0x2e4>)
 8001e3c:	f10d 0102 	add.w	r1, sp, #2
 8001e40:	4630      	mov	r0, r6
 8001e42:	f007 facd 	bl	80093e0 <STO_PLL_IsObserverConverged>
 8001e46:	4605      	mov	r5, r0
              STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 8001e48:	484a      	ldr	r0, [pc, #296]	@ (8001f74 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8001e4a:	f7ff fb15 	bl	8001478 <MCI_GetImposedMotorDirection>
 8001e4e:	b241      	sxtb	r1, r0
 8001e50:	4630      	mov	r0, r6
 8001e52:	f007 fb6b 	bl	800952c <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 8001e56:	484c      	ldr	r0, [pc, #304]	@ (8001f88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001e58:	4629      	mov	r1, r5
 8001e5a:	f007 fc5d 	bl	8009718 <VSS_SetStartTransition>
            if (ObserverConverged)
 8001e5e:	2d00      	cmp	r5, #0
 8001e60:	f43f af27 	beq.w	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001e64:	4f47      	ldr	r7, [pc, #284]	@ (8001f84 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001e66:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 8001e6a:	6878      	ldr	r0, [r7, #4]
              REMNG_Init(pREMNG[M1]);
 8001e6c:	4d47      	ldr	r5, [pc, #284]	@ (8001f8c <TSK_MediumFrequencyTaskM1+0x304>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001e6e:	f7ff fbed 	bl	800164c <MCM_Park>
 8001e72:	4603      	mov	r3, r0
              REMNG_Init(pREMNG[M1]);
 8001e74:	6828      	ldr	r0, [r5, #0]
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001e76:	9301      	str	r3, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 8001e78:	f006 fe34 	bl	8008ae4 <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 8001e7c:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001e80:	6828      	ldr	r0, [r5, #0]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f006 fe7a 	bl	8008b7c <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 8001e88:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 8001e8c:	6828      	ldr	r0, [r5, #0]
 8001e8e:	2219      	movs	r2, #25
 8001e90:	f006 fe74 	bl	8008b7c <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 8001e94:	2313      	movs	r3, #19
 8001e96:	77e3      	strb	r3, [r4, #31]
 8001e98:	e70b      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8001e9a:	7fa5      	ldrb	r5, [r4, #30]
 8001e9c:	f005 05fd 	and.w	r5, r5, #253	@ 0xfd
 8001ea0:	2d01      	cmp	r5, #1
 8001ea2:	f47f af06 	bne.w	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001ea6:	4833      	ldr	r0, [pc, #204]	@ (8001f74 <TSK_MediumFrequencyTaskM1+0x2ec>)
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001ea8:	4e34      	ldr	r6, [pc, #208]	@ (8001f7c <TSK_MediumFrequencyTaskM1+0x2f4>)
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001eaa:	f7ff fae5 	bl	8001478 <MCI_GetImposedMotorDirection>
 8001eae:	4601      	mov	r1, r0
 8001eb0:	4831      	ldr	r0, [pc, #196]	@ (8001f78 <TSK_MediumFrequencyTaskM1+0x2f0>)
 8001eb2:	f006 fee7 	bl	8008c84 <RUC_Clear>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001eb6:	6830      	ldr	r0, [r6, #0]
 8001eb8:	f890 107f 	ldrb.w	r1, [r0, #127]	@ 0x7f
 8001ebc:	2900      	cmp	r1, #0
 8001ebe:	d148      	bne.n	8001f52 <TSK_MediumFrequencyTaskM1+0x2ca>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8001ec0:	f000 fc60 	bl	8002784 <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 8001ec4:	2311      	movs	r3, #17
 8001ec6:	77e3      	strb	r3, [r4, #31]
 8001ec8:	e6f3      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
    R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001eca:	4b2c      	ldr	r3, [pc, #176]	@ (8001f7c <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001ecc:	6818      	ldr	r0, [r3, #0]
 8001ece:	f006 f835 	bl	8007f3c <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	f7ff fe0a 	bl	8001aec <FOC_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8001ed8:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001edc:	f7ff fc6e 	bl	80017bc <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8001ee0:	2308      	movs	r3, #8
 8001ee2:	77e3      	strb	r3, [r4, #31]
}
 8001ee4:	e6e5      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
              IqdRef.q = STC_CalcTorqueReference(pSTC[M1]);
 8001ee6:	4b26      	ldr	r3, [pc, #152]	@ (8001f80 <TSK_MediumFrequencyTaskM1+0x2f8>)
 8001ee8:	6818      	ldr	r0, [r3, #0]
 8001eea:	f007 f80b 	bl	8008f04 <STC_CalcTorqueReference>
              IqdRef.d = FOCVars[M1].UserIdref;
 8001eee:	4b25      	ldr	r3, [pc, #148]	@ (8001f84 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001ef0:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
              FOCVars[M1].Iqdref = IqdRef;
 8001ef4:	8218      	strh	r0, [r3, #16]
 8001ef6:	825a      	strh	r2, [r3, #18]
 8001ef8:	e794      	b.n	8001e24 <TSK_MediumFrequencyTaskM1+0x19c>
              LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001efa:	4823      	ldr	r0, [pc, #140]	@ (8001f88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001efc:	a901      	add	r1, sp, #4
 8001efe:	f007 fb7d 	bl	80095fc <VSS_CalcAvrgMecSpeedUnit>
 8001f02:	4605      	mov	r5, r0
              tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 8001f04:	4820      	ldr	r0, [pc, #128]	@ (8001f88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001f06:	f007 fc15 	bl	8009734 <VSS_TransitionEnded>
              LoopClosed = LoopClosed || tempBool;
 8001f0a:	b915      	cbnz	r5, 8001f12 <TSK_MediumFrequencyTaskM1+0x28a>
 8001f0c:	2800      	cmp	r0, #0
 8001f0e:	f43f aed0 	beq.w	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001f12:	4b1c      	ldr	r3, [pc, #112]	@ (8001f84 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001f14:	481e      	ldr	r0, [pc, #120]	@ (8001f90 <TSK_MediumFrequencyTaskM1+0x308>)
 8001f16:	f9b3 6010 	ldrsh.w	r6, [r3, #16]
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 8001f1a:	4d19      	ldr	r5, [pc, #100]	@ (8001f80 <TSK_MediumFrequencyTaskM1+0x2f8>)
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001f1c:	f005 fd96 	bl	8007a4c <PID_GetKIDivisor>
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 8001f20:	b201      	sxth	r1, r0
 8001f22:	fb06 f101 	mul.w	r1, r6, r1
 8001f26:	481a      	ldr	r0, [pc, #104]	@ (8001f90 <TSK_MediumFrequencyTaskM1+0x308>)
 8001f28:	f005 fd86 	bl	8007a38 <PID_SetIntegralTerm>
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 8001f2c:	490f      	ldr	r1, [pc, #60]	@ (8001f6c <TSK_MediumFrequencyTaskM1+0x2e4>)
 8001f2e:	6828      	ldr	r0, [r5, #0]
 8001f30:	f006 ff8e 	bl	8008e50 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 8001f34:	2000      	movs	r0, #0
 8001f36:	f7ff fe83 	bl	8001c40 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef(M1);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f7ff fe82 	bl	8001c44 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8001f40:	6828      	ldr	r0, [r5, #0]
 8001f42:	f007 f827 	bl	8008f94 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8001f46:	480b      	ldr	r0, [pc, #44]	@ (8001f74 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8001f48:	f7ff fa06 	bl	8001358 <MCI_ExecBufferedCommands>
                Mci[M1].State = RUN;
 8001f4c:	2306      	movs	r3, #6
 8001f4e:	77e3      	strb	r3, [r4, #31]
 8001f50:	e6af      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001f52:	4629      	mov	r1, r5
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8001f54:	f8a0 5060 	strh.w	r5, [r0, #96]	@ 0x60
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001f58:	f000 fc14 	bl	8002784 <PWMC_CurrentReadingCalibr>
              R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001f5c:	6830      	ldr	r0, [r6, #0]
 8001f5e:	e701      	b.n	8001d64 <TSK_MediumFrequencyTaskM1+0xdc>
                FOC_Clear(M1);
 8001f60:	2000      	movs	r0, #0
 8001f62:	f7ff fdc3 	bl	8001aec <FOC_Clear>
                Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001f66:	2300      	movs	r3, #0
 8001f68:	83e3      	strh	r3, [r4, #30]
 8001f6a:	e6a2      	b.n	8001cb2 <TSK_MediumFrequencyTaskM1+0x2a>
 8001f6c:	20000068 	.word	0x20000068
 8001f70:	20000028 	.word	0x20000028
 8001f74:	20000000 	.word	0x20000000
 8001f78:	20000234 	.word	0x20000234
 8001f7c:	20000914 	.word	0x20000914
 8001f80:	20000034 	.word	0x20000034
 8001f84:	200008ec 	.word	0x200008ec
 8001f88:	200003cc 	.word	0x200003cc
 8001f8c:	200008e8 	.word	0x200008e8
 8001f90:	20000338 	.word	0x20000338

08001f94 <FOC_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t FOC_HighFrequencyTask(uint8_t bMotorNbr)
{
 8001f94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* USER CODE END HighFrequencyTask 0 */

  Observer_Inputs_t STO_Inputs; /* Only if sensorless main */

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
  if (SWITCH_OVER == Mci[M1].State)
 8001f98:	4f4c      	ldr	r7, [pc, #304]	@ (80020cc <FOC_HighFrequencyTask+0x138>)
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001f9a:	4c4d      	ldr	r4, [pc, #308]	@ (80020d0 <FOC_HighFrequencyTask+0x13c>)
  if (SWITCH_OVER == Mci[M1].State)
 8001f9c:	7ffb      	ldrb	r3, [r7, #31]
{
 8001f9e:	b089      	sub	sp, #36	@ 0x24
 8001fa0:	4605      	mov	r5, r0
  if (SWITCH_OVER == Mci[M1].State)
 8001fa2:	2b13      	cmp	r3, #19
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001fa4:	f8d4 001a 	ldr.w	r0, [r4, #26]
 8001fa8:	9005      	str	r0, [sp, #20]
  if (SWITCH_OVER == Mci[M1].State)
 8001faa:	f000 8083 	beq.w	80020b4 <FOC_HighFrequencyTask+0x120>
  ab_t Iab;
  alphabeta_t Ialphabeta, Valphabeta;
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001fae:	4b49      	ldr	r3, [pc, #292]	@ (80020d4 <FOC_HighFrequencyTask+0x140>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001fb0:	f8df 8144 	ldr.w	r8, [pc, #324]	@ 80020f8 <FOC_HighFrequencyTask+0x164>
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f8d8 0000 	ldr.w	r0, [r8]
static inline int16_t SPD_GetElAngle(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
 8001fba:	695b      	ldr	r3, [r3, #20]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 8001fbc:	a902      	add	r1, sp, #8
 8001fbe:	f9b3 6004 	ldrsh.w	r6, [r3, #4]
 8001fc2:	6803      	ldr	r3, [r0, #0]
 8001fc4:	4798      	blx	r3
  RCM_ReadOngoingConv();
 8001fc6:	f001 fef5 	bl	8003db4 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8001fca:	f001 feaf 	bl	8003d2c <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8001fce:	9802      	ldr	r0, [sp, #8]
 8001fd0:	f7ff fafc 	bl	80015cc <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001fd4:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8001fd6:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001fd8:	f7ff fb38 	bl	800164c <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001fdc:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001fe0:	9000      	str	r0, [sp, #0]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001fe2:	b201      	sxth	r1, r0
 8001fe4:	1a59      	subs	r1, r3, r1
 8001fe6:	4b3c      	ldr	r3, [pc, #240]	@ (80020d8 <FOC_HighFrequencyTask+0x144>)
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	f005 fd59 	bl	8007aa0 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001fee:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 8001ff2:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8001ff6:	1ac9      	subs	r1, r1, r3
 8001ff8:	4b38      	ldr	r3, [pc, #224]	@ (80020dc <FOC_HighFrequencyTask+0x148>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001ffa:	4681      	mov	r9, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001ffc:	6818      	ldr	r0, [r3, #0]
 8001ffe:	f005 fd4f 	bl	8007aa0 <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002002:	f8ad 9004 	strh.w	r9, [sp, #4]
 8002006:	f8ad 0006 	strh.w	r0, [sp, #6]
 800200a:	9901      	ldr	r1, [sp, #4]
 800200c:	4834      	ldr	r0, [pc, #208]	@ (80020e0 <FOC_HighFrequencyTask+0x14c>)
 800200e:	f005 fb17 	bl	8007640 <Circle_Limitation>
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002012:	4631      	mov	r1, r6
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002014:	4681      	mov	r9, r0
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002016:	f7ff fb5b 	bl	80016d0 <MCM_Rev_Park>
 800201a:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800201c:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002020:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002022:	f000 fa63 	bl	80024ec <PWMC_SetPhaseVoltage>
 8002026:	4601      	mov	r1, r0

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8002028:	9802      	ldr	r0, [sp, #8]
 800202a:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 800202c:	9803      	ldr	r0, [sp, #12]
 800202e:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8002030:	9800      	ldr	r0, [sp, #0]
 8002032:	60e0      	str	r0, [r4, #12]
  if(hFOCreturn == MC_DURATION)
 8002034:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 8002036:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Vqd = Vqd;
 8002038:	f8c4 9016 	str.w	r9, [r4, #22]
  FOCVars[M1].hElAngle = hElAngle;
 800203c:	8426      	strh	r6, [r4, #32]
  FOCVars[M1].Valphabeta = Valphabeta;
 800203e:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_DURATION)
 8002042:	d02f      	beq.n	80020a4 <FOC_HighFrequencyTask+0x110>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8002044:	4827      	ldr	r0, [pc, #156]	@ (80020e4 <FOC_HighFrequencyTask+0x150>)
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002046:	4e28      	ldr	r6, [pc, #160]	@ (80020e8 <FOC_HighFrequencyTask+0x154>)
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8002048:	f006 fe9e 	bl	8008d88 <RUC_FirstAccelerationStageReached>
  {
    temp_avBusVoltage_d = pHandle->AvBusVoltage_d;
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
 800204c:	4a27      	ldr	r2, [pc, #156]	@ (80020ec <FOC_HighFrequencyTask+0x158>)
 800204e:	4603      	mov	r3, r0
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8002050:	6860      	ldr	r0, [r4, #4]
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8002052:	88d2      	ldrh	r2, [r2, #6]
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8002054:	9006      	str	r0, [sp, #24]
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002056:	a905      	add	r1, sp, #20
 8002058:	4630      	mov	r0, r6
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 800205a:	461c      	mov	r4, r3
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 800205c:	f8ad 201c 	strh.w	r2, [sp, #28]
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002060:	f006 ffa0 	bl	8008fa4 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 8002064:	4630      	mov	r0, r6
 8002066:	f007 f92f 	bl	80092c8 <STO_PLL_CalcAvrgElSpeedDpp>
    if (false == IsAccelerationStageReached)
 800206a:	b144      	cbz	r4, 800207e <FOC_HighFrequencyTask+0xea>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 800206c:	7ffb      	ldrb	r3, [r7, #31]
 800206e:	2b04      	cmp	r3, #4
 8002070:	d00d      	beq.n	800208e <FOC_HighFrequencyTask+0xfa>
 8002072:	2b13      	cmp	r3, #19
 8002074:	d00b      	beq.n	800208e <FOC_HighFrequencyTask+0xfa>
}
 8002076:	4628      	mov	r0, r5
 8002078:	b009      	add	sp, #36	@ 0x24
 800207a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 800207e:	4621      	mov	r1, r4
 8002080:	f106 0034 	add.w	r0, r6, #52	@ 0x34
 8002084:	f005 fcd8 	bl	8007a38 <PID_SetIntegralTerm>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8002088:	7ffb      	ldrb	r3, [r7, #31]
 800208a:	2b04      	cmp	r3, #4
 800208c:	d1f1      	bne.n	8002072 <FOC_HighFrequencyTask+0xde>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 800208e:	88b3      	ldrh	r3, [r6, #4]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002090:	4817      	ldr	r0, [pc, #92]	@ (80020f0 <FOC_HighFrequencyTask+0x15c>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002092:	f8ad 3010 	strh.w	r3, [sp, #16]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002096:	a904      	add	r1, sp, #16
 8002098:	f007 fa5e 	bl	8009558 <VSS_CalcElAngle>
}
 800209c:	4628      	mov	r0, r5
 800209e:	b009      	add	sp, #36	@ 0x24
 80020a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 80020a4:	4809      	ldr	r0, [pc, #36]	@ (80020cc <FOC_HighFrequencyTask+0x138>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	f7ff f94a 	bl	8001340 <MCI_FaultProcessing>
}
 80020ac:	4628      	mov	r0, r5
 80020ae:	b009      	add	sp, #36	@ 0x24
 80020b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!REMNG_RampCompleted(pREMNG[M1]))
 80020b4:	4e0f      	ldr	r6, [pc, #60]	@ (80020f4 <FOC_HighFrequencyTask+0x160>)
 80020b6:	6830      	ldr	r0, [r6, #0]
 80020b8:	f006 fd3e 	bl	8008b38 <REMNG_RampCompleted>
 80020bc:	2800      	cmp	r0, #0
 80020be:	f47f af76 	bne.w	8001fae <FOC_HighFrequencyTask+0x1a>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 80020c2:	6830      	ldr	r0, [r6, #0]
 80020c4:	f006 fd16 	bl	8008af4 <REMNG_Calc>
 80020c8:	8220      	strh	r0, [r4, #16]
 80020ca:	e770      	b.n	8001fae <FOC_HighFrequencyTask+0x1a>
 80020cc:	20000000 	.word	0x20000000
 80020d0:	200008ec 	.word	0x200008ec
 80020d4:	20000034 	.word	0x20000034
 80020d8:	20000030 	.word	0x20000030
 80020dc:	2000002c 	.word	0x2000002c
 80020e0:	20000038 	.word	0x20000038
 80020e4:	20000234 	.word	0x20000234
 80020e8:	20000068 	.word	0x20000068
 80020ec:	20000374 	.word	0x20000374
 80020f0:	200003cc 	.word	0x200003cc
 80020f4:	200008e8 	.word	0x200008e8
 80020f8:	20000914 	.word	0x20000914

080020fc <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 80020fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 8002100:	f9b0 400c 	ldrsh.w	r4, [r0, #12]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002104:	4b31      	ldr	r3, [pc, #196]	@ (80021cc <RI_SetRegCommandParser+0xd0>)
{
 8002106:	b089      	sub	sp, #36	@ 0x24
    uint16_t size = 0U;
 8002108:	f04f 0900 	mov.w	r9, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 800210c:	9306      	str	r3, [sp, #24]
    uint8_t number_of_item =0;
    pHandle->txLength = 0;

    while (rxLength > 0)
 800210e:	454c      	cmp	r4, r9
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002110:	4b2f      	ldr	r3, [pc, #188]	@ (80021d0 <RI_SetRegCommandParser+0xd4>)
    uint16_t size = 0U;
 8002112:	f8ad 9016 	strh.w	r9, [sp, #22]
    uint8_t * txData = pHandle->txBuffer;
 8002116:	e9d0 c601 	ldrd	ip, r6, [r0, #4]
{
 800211a:	4607      	mov	r7, r0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 800211c:	9307      	str	r3, [sp, #28]
    pHandle->txLength = 0;
 800211e:	f8a0 900e 	strh.w	r9, [r0, #14]
    while (rxLength > 0)
 8002122:	dd47      	ble.n	80021b4 <RI_SetRegCommandParser+0xb8>
 8002124:	eb06 0801 	add.w	r8, r6, r1
  uint8_t retVal = MCP_CMD_OK;
 8002128:	f8cd 900c 	str.w	r9, [sp, #12]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 800212c:	f1c6 0a01 	rsb	sl, r6, #1
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 8002130:	f10c 0502 	add.w	r5, ip, #2
      regID = *dataElementID & REG_MASK;
 8002134:	f8bc c000 	ldrh.w	ip, [ip]
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8002138:	fa5f f18c 	uxtb.w	r1, ip
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 800213c:	3c02      	subs	r4, #2
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 800213e:	f001 0b07 	and.w	fp, r1, #7
 8002142:	f10d 0920 	add.w	r9, sp, #32
      if (motorID > NBR_OF_MOTORS)
 8002146:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 800214a:	fa0f fe84 	sxth.w	lr, r4
 800214e:	f10d 0316 	add.w	r3, sp, #22
 8002152:	462a      	mov	r2, r5
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002154:	b2a4      	uxth	r4, r4
      regID = *dataElementID & REG_MASK;
 8002156:	f02c 0007 	bic.w	r0, ip, #7
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 800215a:	eb09 0b8b 	add.w	fp, r9, fp, lsl #2
 800215e:	f001 0138 	and.w	r1, r1, #56	@ 0x38
      if (motorID > NBR_OF_MOTORS)
 8002162:	d11b      	bne.n	800219c <RI_SetRegCommandParser+0xa0>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002164:	f8cd e000 	str.w	lr, [sp]
 8002168:	f85b bc08 	ldr.w	fp, [fp, #-8]
 800216c:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 800216e:	f8bd 2016 	ldrh.w	r2, [sp, #22]
        if ((1U == number_of_item) && (0 == rxLength))
 8002172:	eb06 030a 	add.w	r3, r6, sl
 8002176:	b2db      	uxtb	r3, r3
        rxLength = (int16_t) (rxLength - size);
 8002178:	1aa4      	subs	r4, r4, r2
        if ((1U == number_of_item) && (0 == rxLength))
 800217a:	2b01      	cmp	r3, #1
        rxLength = (int16_t) (rxLength - size);
 800217c:	b224      	sxth	r4, r4
        rxData = rxData+size;
 800217e:	eb05 0c02 	add.w	ip, r5, r2
        if ((1U == number_of_item) && (0 == rxLength))
 8002182:	d013      	beq.n	80021ac <RI_SetRegCommandParser+0xb0>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 8002184:	4546      	cmp	r6, r8
 8002186:	d00d      	beq.n	80021a4 <RI_SetRegCommandParser+0xa8>
          {
            *txData = accessResult;
 8002188:	f806 0b01 	strb.w	r0, [r6], #1
            txData = txData+1;
            pHandle->txLength++;
 800218c:	89fb      	ldrh	r3, [r7, #14]
 800218e:	3301      	adds	r3, #1
 8002190:	81fb      	strh	r3, [r7, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002192:	b1a0      	cbz	r0, 80021be <RI_SetRegCommandParser+0xc2>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002194:	2807      	cmp	r0, #7
 8002196:	d001      	beq.n	800219c <RI_SetRegCommandParser+0xa0>
 8002198:	280a      	cmp	r0, #10
 800219a:	d10e      	bne.n	80021ba <RI_SetRegCommandParser+0xbe>
        retVal = MCP_CMD_NOK;
 800219c:	2001      	movs	r0, #1
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 800219e:	b009      	add	sp, #36	@ 0x24
 80021a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80021a4:	2008      	movs	r0, #8
}
 80021a6:	b009      	add	sp, #36	@ 0x24
 80021a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 80021ac:	2c00      	cmp	r4, #0
 80021ae:	d1e9      	bne.n	8002184 <RI_SetRegCommandParser+0x88>
    if (MCP_CMD_OK == retVal)
 80021b0:	2800      	cmp	r0, #0
 80021b2:	d1f4      	bne.n	800219e <RI_SetRegCommandParser+0xa2>
      pHandle->txLength = 0;
 80021b4:	2000      	movs	r0, #0
 80021b6:	81f8      	strh	r0, [r7, #14]
 80021b8:	e7f1      	b.n	800219e <RI_SetRegCommandParser+0xa2>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80021ba:	2301      	movs	r3, #1
 80021bc:	9303      	str	r3, [sp, #12]
    while (rxLength > 0)
 80021be:	2c00      	cmp	r4, #0
 80021c0:	dcb6      	bgt.n	8002130 <RI_SetRegCommandParser+0x34>
 80021c2:	9803      	ldr	r0, [sp, #12]
    if (MCP_CMD_OK == retVal)
 80021c4:	2800      	cmp	r0, #0
 80021c6:	d0f5      	beq.n	80021b4 <RI_SetRegCommandParser+0xb8>
 80021c8:	e7e9      	b.n	800219e <RI_SetRegCommandParser+0xa2>
 80021ca:	bf00      	nop
 80021cc:	0800284d 	.word	0x0800284d
 80021d0:	08002951 	.word	0x08002951

080021d4 <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 80021d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021d8:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 80021da:	2300      	movs	r3, #0
 80021dc:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 80021e0:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 80021e2:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 80021e6:	4b1d      	ldr	r3, [pc, #116]	@ (800225c <RI_GetRegCommandParser+0x88>)
 80021e8:	9304      	str	r3, [sp, #16]
 80021ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002260 <RI_GetRegCommandParser+0x8c>)
    uint8_t * rxData = pHandle->rxBuffer;
 80021ec:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 80021f0:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 80021f2:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 80021f4:	f1b8 0f00 	cmp.w	r8, #0
 80021f8:	d016      	beq.n	8002228 <RI_GetRegCommandParser+0x54>
 80021fa:	4607      	mov	r7, r0
 80021fc:	b20d      	sxth	r5, r1
    uint8_t * rxData = pHandle->rxBuffer;
 80021fe:	464c      	mov	r4, r9
    {
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength - MCP_ID_SIZE;
      rxData = rxData + MCP_ID_SIZE; // Shift buffer to the next MCP_ID

      regID = *dataElementID & REG_MASK;
 8002200:	f834 cb02 	ldrh.w	ip, [r4], #2
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8002204:	fa5f f18c 	uxtb.w	r1, ip
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002208:	f001 0e07 	and.w	lr, r1, #7
 800220c:	f10d 0a18 	add.w	sl, sp, #24
      if (motorID > NBR_OF_MOTORS)
 8002210:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002214:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 8002216:	f02c 0007 	bic.w	r0, ip, #7
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 800221a:	f10d 030e 	add.w	r3, sp, #14
 800221e:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
 8002222:	f001 0138 	and.w	r1, r1, #56	@ 0x38
      if (motorID > NBR_OF_MOTORS)
 8002226:	d003      	beq.n	8002230 <RI_GetRegCommandParser+0x5c>
        retVal = MCP_CMD_NOK;
 8002228:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 800222a:	b006      	add	sp, #24
 800222c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002230:	9500      	str	r5, [sp, #0]
 8002232:	f85e ac08 	ldr.w	sl, [lr, #-8]
 8002236:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 8002238:	eba8 0304 	sub.w	r3, r8, r4
    while (rxLength > 0U)
 800223c:	fa19 f383 	uxtah	r3, r9, r3
 8002240:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 8002242:	2800      	cmp	r0, #0
 8002244:	d1f1      	bne.n	800222a <RI_GetRegCommandParser+0x56>
          txData = txData+size;
 8002246:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 800224a:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 800224c:	1a6d      	subs	r5, r5, r1
          pHandle->txLength += size;
 800224e:	440a      	add	r2, r1
          txData = txData+size;
 8002250:	440e      	add	r6, r1
          pHandle->txLength += size;
 8002252:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8002254:	b22d      	sxth	r5, r5
    while (rxLength > 0U)
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1d2      	bne.n	8002200 <RI_GetRegCommandParser+0x2c>
 800225a:	e7e6      	b.n	800222a <RI_GetRegCommandParser+0x56>
 800225c:	08002f15 	.word	0x08002f15
 8002260:	08003049 	.word	0x08003049

08002264 <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 8002264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002266:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002268:	6846      	ldr	r6, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800226a:	6822      	ldr	r2, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800226c:	f836 3b02 	ldrh.w	r3, [r6], #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002270:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002272:	8992      	ldrh	r2, [r2, #12]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002274:	f403 457f 	and.w	r5, r3, #65280	@ 0xff00
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002278:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800227a:	3802      	subs	r0, #2
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800227c:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002280:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002284:	b291      	uxth	r1, r2
{
 8002286:	b083      	sub	sp, #12
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002288:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800228a:	fa1f fc8c 	uxth.w	ip, ip
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800228e:	b212      	sxth	r2, r2
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002290:	d045      	beq.n	800231e <MCP_ReceivedPacket+0xba>
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8002292:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002294:	4f4e      	ldr	r7, [pc, #312]	@ (80023d0 <MCP_ReceivedPacket+0x16c>)
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002296:	81a0      	strh	r0, [r4, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002298:	f003 0307 	and.w	r3, r3, #7
 800229c:	eb03 0383 	add.w	r3, r3, r3, lsl #2

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 80022a0:	2500      	movs	r5, #0

    switch (command)
 80022a2:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 80022a6:	6066      	str	r6, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 80022a8:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
    pHandle->txLength = 0U;
 80022ac:	81e5      	strh	r5, [r4, #14]
    switch (command)
 80022ae:	d82a      	bhi.n	8002306 <MCP_ReceivedPacket+0xa2>
 80022b0:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 80022b4:	d81e      	bhi.n	80022f4 <MCP_ReceivedPacket+0x90>
 80022b6:	e8df f00c 	tbb	[pc, ip]
 80022ba:	1d54      	.short	0x1d54
 80022bc:	1d1d1d1d 	.word	0x1d1d1d1d
 80022c0:	1d5c1d1d 	.word	0x1d5c1d1d
 80022c4:	1d1d1d1d 	.word	0x1d1d1d1d
 80022c8:	1d4f1d1d 	.word	0x1d4f1d1d
 80022cc:	1d1d1d1d 	.word	0x1d1d1d1d
 80022d0:	1d471d1d 	.word	0x1d471d1d
 80022d4:	1d1d1d1d 	.word	0x1d1d1d1d
 80022d8:	1d411d1d 	.word	0x1d411d1d
 80022dc:	1d1d1d1d 	.word	0x1d1d1d1d
 80022e0:	1d611d1d 	.word	0x1d611d1d
 80022e4:	1d1d1d1d 	.word	0x1d1d1d1d
 80022e8:	1d3d1d1d 	.word	0x1d3d1d1d
 80022ec:	1d1d1d1d 	.word	0x1d1d1d1d
 80022f0:	1d1d      	.short	0x1d1d
 80022f2:	69          	.byte	0x69
 80022f3:	00          	.byte	0x00
 80022f4:	2300      	movs	r3, #0
 80022f6:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80022f8:	68a2      	ldr	r2, [r4, #8]
 80022fa:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 80022fc:	89e3      	ldrh	r3, [r4, #14]
 80022fe:	3301      	adds	r3, #1
 8002300:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8002302:	b003      	add	sp, #12
 8002304:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 8002306:	f1bc 0f68 	cmp.w	ip, #104	@ 0x68
 800230a:	d045      	beq.n	8002398 <MCP_ReceivedPacket+0x134>
 800230c:	f1bc 0f48 	cmp.w	ip, #72	@ 0x48
 8002310:	d1f0      	bne.n	80022f4 <MCP_ReceivedPacket+0x90>
        MCI_Clear_Iqdref(pMCI);
 8002312:	4638      	mov	r0, r7
 8002314:	f7ff f950 	bl	80015b8 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002318:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800231a:	4628      	mov	r0, r5
        break;
 800231c:	e7ec      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 800231e:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    pHandle->txLength = 0U;
 8002322:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002324:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002328:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 800232a:	6066      	str	r6, [r4, #4]
    pHandle->txLength = 0U;
 800232c:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 800232e:	d93c      	bls.n	80023aa <MCP_ReceivedPacket+0x146>
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8002330:	200d      	movs	r0, #13
 8002332:	e7e1      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
        if (IDLE == MCI_GetSTMState(pMCI))
 8002334:	4638      	mov	r0, r7
 8002336:	f7ff f84b 	bl	80013d0 <MCI_GetSTMState>
 800233a:	b128      	cbz	r0, 8002348 <MCP_ReceivedPacket+0xe4>
          (void)MCI_StopMotor(pMCI);
 800233c:	4638      	mov	r0, r7
 800233e:	f7ff f863 	bl	8001408 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002342:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002344:	2000      	movs	r0, #0
 8002346:	e7d7      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002348:	4638      	mov	r0, r7
 800234a:	f7ff f847 	bl	80013dc <MCI_StartMotor>
 800234e:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002352:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002354:	b2c0      	uxtb	r0, r0
 8002356:	e7cf      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002358:	4620      	mov	r0, r4
 800235a:	f7ff ff3b 	bl	80021d4 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800235e:	89e3      	ldrh	r3, [r4, #14]
        break;
 8002360:	e7ca      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
        *pHandle->txBuffer = MCP_VERSION;
 8002362:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 8002364:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 8002366:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 8002368:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 800236a:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800236c:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800236e:	2000      	movs	r0, #0
        break;
 8002370:	e7c2      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002372:	4620      	mov	r0, r4
 8002374:	f7ff fec2 	bl	80020fc <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002378:	89e3      	ldrh	r3, [r4, #14]
        break;
 800237a:	e7bd      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
        if (RUN == MCI_GetSTMState(pMCI))
 800237c:	4638      	mov	r0, r7
 800237e:	f7ff f827 	bl	80013d0 <MCI_GetSTMState>
 8002382:	2806      	cmp	r0, #6
 8002384:	d01d      	beq.n	80023c2 <MCP_ReceivedPacket+0x15e>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002386:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002388:	2000      	movs	r0, #0
 800238a:	e7b5      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
        (void)MCI_FaultAcknowledged(pMCI);
 800238c:	4638      	mov	r0, r7
 800238e:	f7ff f857 	bl	8001440 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002392:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002394:	2000      	movs	r0, #0
        break;
 8002396:	e7af      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 8002398:	68a3      	ldr	r3, [r4, #8]
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	4631      	mov	r1, r6
 800239e:	f104 030e 	add.w	r3, r4, #14
 80023a2:	f7fe ff99 	bl	80012d8 <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80023a6:	89e3      	ldrh	r3, [r4, #14]
        break;
 80023a8:	e7a6      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 80023aa:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <MCP_ReceivedPacket+0x170>)
 80023ac:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
 80023b0:	b15d      	cbz	r5, 80023ca <MCP_ReceivedPacket+0x166>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 80023b2:	68a3      	ldr	r3, [r4, #8]
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	4631      	mov	r1, r6
 80023b8:	f104 030e 	add.w	r3, r4, #14
 80023bc:	47a8      	blx	r5
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80023be:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 80023c0:	e79a      	b.n	80022f8 <MCP_ReceivedPacket+0x94>
          MCI_StopRamp(pMCI);
 80023c2:	4638      	mov	r0, r7
 80023c4:	f7ff f884 	bl	80014d0 <MCI_StopRamp>
 80023c8:	e7dd      	b.n	8002386 <MCP_ReceivedPacket+0x122>
 80023ca:	462b      	mov	r3, r5
 80023cc:	e7b0      	b.n	8002330 <MCP_ReceivedPacket+0xcc>
 80023ce:	bf00      	nop
 80023d0:	20000000 	.word	0x20000000
 80023d4:	2000092c 	.word	0x2000092c

080023d8 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 80023d8:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 80023da:	f004 f8a9 	bl	8006530 <HAL_RCC_GetHCLKFreq>
 80023de:	4b0a      	ldr	r3, [pc, #40]	@ (8002408 <MX_MotorControl_Init+0x30>)
 80023e0:	fba3 3000 	umull	r3, r0, r3, r0
 80023e4:	09c0      	lsrs	r0, r0, #7
 80023e6:	f003 f967 	bl	80056b8 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 80023ea:	4b08      	ldr	r3, [pc, #32]	@ (800240c <MX_MotorControl_Init+0x34>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	6819      	ldr	r1, [r3, #0]
 80023f0:	f04f 30ff 	mov.w	r0, #4294967295
 80023f4:	f003 f916 	bl	8005624 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 80023f8:	4805      	ldr	r0, [pc, #20]	@ (8002410 <MX_MotorControl_Init+0x38>)
 80023fa:	f7ff f997 	bl	800172c <MCboot>
  mc_lock_pins();
}
 80023fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 8002402:	f7ff bac7 	b.w	8001994 <mc_lock_pins>
 8002406:	bf00      	nop
 8002408:	10624dd3 	.word	0x10624dd3
 800240c:	200004f4 	.word	0x200004f4
 8002410:	20001ab8 	.word	0x20001ab8

08002414 <startTimers>:
  *         @arg @ref LL_TIM_TS_ETRF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8002414:	4922      	ldr	r1, [pc, #136]	@ (80024a0 <startTimers+0x8c>)
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8002416:	4a23      	ldr	r2, [pc, #140]	@ (80024a4 <startTimers+0x90>)
 8002418:	688b      	ldr	r3, [r1, #8]
 800241a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800241e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002422:	f043 0310 	orr.w	r3, r3, #16
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 8002426:	b410      	push	{r4}
 8002428:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 800242a:	688b      	ldr	r3, [r1, #8]
 800242c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002430:	f023 0307 	bic.w	r3, r3, #7
 8002434:	f043 0306 	orr.w	r3, r3, #6
 8002438:	608b      	str	r3, [r1, #8]
 800243a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800243c:	07db      	lsls	r3, r3, #31
 800243e:	b083      	sub	sp, #12
 8002440:	d416      	bmi.n	8002470 <startTimers+0x5c>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002442:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002444:	f043 0301 	orr.w	r3, r3, #1
 8002448:	6593      	str	r3, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800244a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800244c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002456:	9b01      	ldr	r3, [sp, #4]
 8002458:	694b      	ldr	r3, [r1, #20]
 800245a:	f043 0301 	orr.w	r3, r3, #1
 800245e:	614b      	str	r3, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002460:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002462:	f023 0301 	bic.w	r3, r3, #1
 8002466:	6593      	str	r3, [r2, #88]	@ 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8002468:	b003      	add	sp, #12
 800246a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800246e:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8002470:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002474:	480c      	ldr	r0, [pc, #48]	@ (80024a8 <startTimers+0x94>)
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	6859      	ldr	r1, [r3, #4]
 800247a:	4c0c      	ldr	r4, [pc, #48]	@ (80024ac <startTimers+0x98>)
 800247c:	4001      	ands	r1, r0
 800247e:	f041 0120 	orr.w	r1, r1, #32
 8002482:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002484:	6959      	ldr	r1, [r3, #20]
 8002486:	f041 0101 	orr.w	r1, r1, #1
 800248a:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800248c:	6859      	ldr	r1, [r3, #4]
 800248e:	4022      	ands	r2, r4
 8002490:	4001      	ands	r1, r0
 8002492:	430a      	orrs	r2, r1
 8002494:	605a      	str	r2, [r3, #4]
}
 8002496:	b003      	add	sp, #12
 8002498:	f85d 4b04 	ldr.w	r4, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40012c00 	.word	0x40012c00
 80024a4:	40021000 	.word	0x40021000
 80024a8:	fdffff8f 	.word	0xfdffff8f
 80024ac:	02000070 	.word	0x02000070

080024b0 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 80024b0:	3201      	adds	r2, #1
{
 80024b2:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 80024b4:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80024b6:	f06f 0602 	mvn.w	r6, #2
 80024ba:	0155      	lsls	r5, r2, #5
 80024bc:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 80024be:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 80024c0:	f893 c000 	ldrb.w	ip, [r3]
 80024c4:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 80024c8:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 80024cc:	d80c      	bhi.n	80024e8 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80024ce:	6904      	ldr	r4, [r0, #16]
 80024d0:	07a4      	lsls	r4, r4, #30
 80024d2:	d5f5      	bpl.n	80024c0 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 80024d4:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 80024d8:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80024da:	6106      	str	r6, [r0, #16]
 80024dc:	d8f0      	bhi.n	80024c0 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 80024de:	781c      	ldrb	r4, [r3, #0]
 80024e0:	2c0f      	cmp	r4, #15
 80024e2:	d8ed      	bhi.n	80024c0 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 80024e4:	2301      	movs	r3, #1
 80024e6:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 80024e8:	bd70      	pop	{r4, r5, r6, pc}
 80024ea:	bf00      	nop

080024ec <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 80024ec:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80024ee:	f8b0 4070 	ldrh.w	r4, [r0, #112]	@ 0x70
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80024f2:	f8b0 204e 	ldrh.w	r2, [r0, #78]	@ 0x4e
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80024f6:	ea4f 4c21 	mov.w	ip, r1, asr #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80024fa:	b20b      	sxth	r3, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80024fc:	fb04 fc0c 	mul.w	ip, r4, ip
 8002500:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002504:	fb02 f303 	mul.w	r3, r2, r3

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 8002508:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 800250c:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8002510:	eb02 7ed2 	add.w	lr, r2, r2, lsr #31
    wZ = (wUBeta - wUAlpha) / 2;
 8002514:	eb03 71d3 	add.w	r1, r3, r3, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 8002518:	1c55      	adds	r5, r2, #1
{
 800251a:	b083      	sub	sp, #12
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800251c:	ea4f 0494 	mov.w	r4, r4, lsr #2
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002520:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8002524:	ea4f 0e6e 	mov.w	lr, lr, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 8002528:	ea4f 0161 	mov.w	r1, r1, asr #1
    if (wY < 0)
 800252c:	db6b      	blt.n	8002606 <PWMC_SetPhaseVoltage+0x11a>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 800252e:	1c5d      	adds	r5, r3, #1
 8002530:	db3d      	blt.n	80025ae <PWMC_SetPhaseVoltage+0xc2>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002532:	ebbe 0e01 	subs.w	lr, lr, r1
 8002536:	bf44      	itt	mi
 8002538:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 800253c:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002540:	2b00      	cmp	r3, #0
 8002542:	bfbc      	itt	lt
 8002544:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8002548:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 800254c:	2a00      	cmp	r2, #0
 800254e:	bfb8      	it	lt
 8002550:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00

        if(true == pHandle->SingleShuntTopology)
 8002554:	f890 1085 	ldrb.w	r1, [r0, #133]	@ 0x85
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002558:	eb04 4eae 	add.w	lr, r4, lr, asr #18
        pHandle->Sector = SECTOR_2;
 800255c:	f04f 0501 	mov.w	r5, #1
        wTimePhC = wTimePhA - (wY / 131072);
 8002560:	bfb8      	it	lt
 8002562:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        pHandle->Sector = SECTOR_2;
 8002566:	f880 507a 	strb.w	r5, [r0, #122]	@ 0x7a
        wTimePhB = wTimePhA + (wZ / 131072);
 800256a:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 800256e:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 8002572:	2900      	cmp	r1, #0
 8002574:	d16e      	bne.n	8002654 <PWMC_SetPhaseVoltage+0x168>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 8002576:	fa1f fc83 	uxth.w	ip, r3
        pHandle->midDuty = (uint16_t)wTimePhA;
 800257a:	fa1f f48e 	uxth.w	r4, lr
        pHandle->highDuty = (uint16_t)wTimePhC;
 800257e:	b291      	uxth	r1, r2
            pHandle->highDuty = 2U;
 8002580:	f8a0 105c 	strh.w	r1, [r0, #92]	@ 0x5c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002584:	6941      	ldr	r1, [r0, #20]
            pHandle->lowDuty = 0U;
 8002586:	f8a0 c058 	strh.w	ip, [r0, #88]	@ 0x58
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 800258a:	ea2e 7eee 	bic.w	lr, lr, lr, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 800258e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002592:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
            pHandle->midDuty = 1U;
 8002596:	f8a0 405a 	strh.w	r4, [r0, #90]	@ 0x5a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 800259a:	f8a0 e050 	strh.w	lr, [r0, #80]	@ 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 800259e:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 80025a2:	f8a0 2054 	strh.w	r2, [r0, #84]	@ 0x54
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 80025a6:	b003      	add	sp, #12
 80025a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 80025ac:	4708      	bx	r1
        if ( wX <= 0 )
 80025ae:	f1bc 0f00 	cmp.w	ip, #0
 80025b2:	dd7b      	ble.n	80026ac <PWMC_SetPhaseVoltage+0x1c0>
          wTimePhB = wTimePhA + (wZ / 131072);
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	bfb8      	it	lt
 80025b8:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80025bc:	ebac 0101 	sub.w	r1, ip, r1
          wTimePhB = wTimePhA + (wZ / 131072);
 80025c0:	bfb8      	it	lt
 80025c2:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 80025c6:	f1bc 0f00 	cmp.w	ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80025ca:	eb04 4ea1 	add.w	lr, r4, r1, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80025ce:	bfb8      	it	lt
 80025d0:	f50c 3cff 	addlt.w	ip, ip, #130560	@ 0x1fe00
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80025d4:	f890 107d 	ldrb.w	r1, [r0, #125]	@ 0x7d
          pHandle->Sector = SECTOR_1;
 80025d8:	f04f 0200 	mov.w	r2, #0
          wTimePhB = wTimePhA + (wZ / 131072);
 80025dc:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80025e0:	bfb8      	it	lt
 80025e2:	f20c 1cff 	addwlt	ip, ip, #511	@ 0x1ff
          pHandle->Sector = SECTOR_1;
 80025e6:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 80025ea:	eba3 426c 	sub.w	r2, r3, ip, asr #17
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80025ee:	2900      	cmp	r1, #0
 80025f0:	f040 80ae 	bne.w	8002750 <PWMC_SetPhaseVoltage+0x264>
 80025f4:	f890 4085 	ldrb.w	r4, [r0, #133]	@ 0x85
 80025f8:	2c00      	cmp	r4, #0
 80025fa:	f000 80b9 	beq.w	8002770 <PWMC_SetPhaseVoltage+0x284>
 80025fe:	f04f 0c02 	mov.w	ip, #2
 8002602:	2401      	movs	r4, #1
 8002604:	e7bc      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
      if (wZ < 0)
 8002606:	f1b3 3fff 	cmp.w	r3, #4294967295
        if(true == pHandle->SingleShuntTopology)
 800260a:	f890 5085 	ldrb.w	r5, [r0, #133]	@ 0x85
      if (wZ < 0)
 800260e:	db70      	blt.n	80026f2 <PWMC_SetPhaseVoltage+0x206>
        if (wX <= 0)
 8002610:	f1bc 0f00 	cmp.w	ip, #0
 8002614:	dd23      	ble.n	800265e <PWMC_SetPhaseVoltage+0x172>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002616:	ebbe 0e0c 	subs.w	lr, lr, ip
 800261a:	bf44      	itt	mi
 800261c:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 8002620:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8002624:	2a00      	cmp	r2, #0
 8002626:	bfb8      	it	lt
 8002628:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 800262c:	eb04 4eae 	add.w	lr, r4, lr, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 8002630:	bfb8      	it	lt
 8002632:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_3;
 8002636:	2302      	movs	r3, #2
          wTimePhC = wTimePhA - (wY / 131072);
 8002638:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
          pHandle->Sector = SECTOR_3;
 800263c:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhB = wTimePhC + (wX / 131072);
 8002640:	eb02 436c 	add.w	r3, r2, ip, asr #17
          if(true == pHandle->SingleShuntTopology)
 8002644:	2d00      	cmp	r5, #0
 8002646:	d17e      	bne.n	8002746 <PWMC_SetPhaseVoltage+0x25a>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8002648:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhC;
 800264c:	b294      	uxth	r4, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 800264e:	fa1f f18e 	uxth.w	r1, lr
 8002652:	e795      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
 8002654:	f04f 0c02 	mov.w	ip, #2
 8002658:	2400      	movs	r4, #0
 800265a:	2101      	movs	r1, #1
 800265c:	e790      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800265e:	ebbc 0101 	subs.w	r1, ip, r1
 8002662:	bf44      	itt	mi
 8002664:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8002668:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 800266c:	2b00      	cmp	r3, #0
 800266e:	bfb8      	it	lt
 8002670:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_4;
 8002674:	f04f 0203 	mov.w	r2, #3
          wTimePhB = wTimePhA + (wZ / 131072);
 8002678:	bfb8      	it	lt
 800267a:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_4;
 800267e:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 8002682:	f1bc 0200 	subs.w	r2, ip, #0
 8002686:	bfb8      	it	lt
 8002688:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800268c:	eb04 4ea1 	add.w	lr, r4, r1, asr #18
          wTimePhB = wTimePhA + (wZ / 131072);
 8002690:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002694:	bfb8      	it	lt
 8002696:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 800269a:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          if(true == pHandle->SingleShuntTopology)
 800269e:	2d00      	cmp	r5, #0
 80026a0:	d060      	beq.n	8002764 <PWMC_SetPhaseVoltage+0x278>
 80026a2:	f04f 0c00 	mov.w	ip, #0
 80026a6:	2401      	movs	r4, #1
 80026a8:	2102      	movs	r1, #2
 80026aa:	e769      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
          wTimePhC = wTimePhA - (wY / 131072);
 80026ac:	2a00      	cmp	r2, #0
 80026ae:	bfb8      	it	lt
 80026b0:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_6;
 80026b4:	f04f 0305 	mov.w	r3, #5
          wTimePhC = wTimePhA - (wY / 131072);
 80026b8:	bfb8      	it	lt
 80026ba:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80026be:	ebae 0e0c 	sub.w	lr, lr, ip
          pHandle->Sector = SECTOR_6;
 80026c2:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhB = wTimePhC + (wX / 131072);
 80026c6:	f1bc 0300 	subs.w	r3, ip, #0
 80026ca:	bfb8      	it	lt
 80026cc:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80026d0:	eb04 4eae 	add.w	lr, r4, lr, asr #18
          if(true == pHandle->SingleShuntTopology)
 80026d4:	f890 1085 	ldrb.w	r1, [r0, #133]	@ 0x85
          wTimePhC = wTimePhA - (wY / 131072);
 80026d8:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80026dc:	bfb8      	it	lt
 80026de:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 80026e2:	eb02 4363 	add.w	r3, r2, r3, asr #17
          if(true == pHandle->SingleShuntTopology)
 80026e6:	b3c1      	cbz	r1, 800275a <PWMC_SetPhaseVoltage+0x26e>
 80026e8:	f04f 0c01 	mov.w	ip, #1
 80026ec:	2402      	movs	r4, #2
 80026ee:	2100      	movs	r1, #0
 80026f0:	e746      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80026f2:	ebbe 0e01 	subs.w	lr, lr, r1
 80026f6:	bf44      	itt	mi
 80026f8:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 80026fc:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002700:	2b00      	cmp	r3, #0
 8002702:	bfbc      	itt	lt
 8002704:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8002708:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 800270c:	2a00      	cmp	r2, #0
 800270e:	bfb8      	it	lt
 8002710:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002714:	eb04 4eae 	add.w	lr, r4, lr, asr #18
        pHandle->Sector = SECTOR_5;
 8002718:	f04f 0c04 	mov.w	ip, #4
        wTimePhC = wTimePhA - (wY / 131072) ;
 800271c:	bfb8      	it	lt
 800271e:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        pHandle->Sector = SECTOR_5;
 8002722:	f880 c07a 	strb.w	ip, [r0, #122]	@ 0x7a
        wTimePhB = wTimePhA + (wZ / 131072);
 8002726:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 800272a:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 800272e:	b92d      	cbnz	r5, 800273c <PWMC_SetPhaseVoltage+0x250>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002730:	fa1f fc82 	uxth.w	ip, r2
          pHandle->midDuty = (uint16_t)wTimePhA;
 8002734:	fa1f f48e 	uxth.w	r4, lr
          pHandle->highDuty = (uint16_t)wTimePhB;
 8002738:	b299      	uxth	r1, r3
 800273a:	e721      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
 800273c:	f04f 0c01 	mov.w	ip, #1
 8002740:	2400      	movs	r4, #0
 8002742:	2102      	movs	r1, #2
 8002744:	e71c      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
 8002746:	f04f 0c00 	mov.w	ip, #0
 800274a:	2402      	movs	r4, #2
 800274c:	2101      	movs	r1, #1
 800274e:	e717      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
 8002750:	f04f 0c02 	mov.w	ip, #2
 8002754:	2401      	movs	r4, #1
 8002756:	2100      	movs	r1, #0
 8002758:	e712      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 800275a:	fa1f fc8e 	uxth.w	ip, lr
            pHandle->midDuty = (uint16_t)wTimePhC;
 800275e:	b294      	uxth	r4, r2
            pHandle->highDuty = (uint16_t)wTimePhB;
 8002760:	b299      	uxth	r1, r3
 8002762:	e70d      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002764:	fa1f fc82 	uxth.w	ip, r2
          pHandle->midDuty = (uint16_t)wTimePhB;
 8002768:	b29c      	uxth	r4, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 800276a:	fa1f f18e 	uxth.w	r1, lr
 800276e:	e707      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8002770:	fa1f fc8e 	uxth.w	ip, lr
            pHandle->midDuty = (uint16_t)wTimePhB;
 8002774:	b29c      	uxth	r4, r3
            pHandle->highDuty = (uint16_t)wTimePhC;
 8002776:	b291      	uxth	r1, r2
 8002778:	e702      	b.n	8002580 <PWMC_SetPhaseVoltage+0x94>
 800277a:	bf00      	nop

0800277c <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 800277c:	6843      	ldr	r3, [r0, #4]
 800277e:	4718      	bx	r3

08002780 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8002780:	6883      	ldr	r3, [r0, #8]
 8002782:	4718      	bx	r3

08002784 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8002784:	b510      	push	{r4, lr}
 8002786:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8002788:	b179      	cbz	r1, 80027aa <PWMC_CurrentReadingCalibr+0x26>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 800278a:	2901      	cmp	r1, #1
 800278c:	d001      	beq.n	8002792 <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 800278e:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8002790:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8002792:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
 8002796:	b16b      	cbz	r3, 80027b4 <PWMC_CurrentReadingCalibr+0x30>
        pHandle->OffCalibrWaitTimeCounter--;
 8002798:	3b01      	subs	r3, #1
 800279a:	b29b      	uxth	r3, r3
 800279c:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1f4      	bne.n	800278e <PWMC_CurrentReadingCalibr+0xa>
          pHandle->pFctCurrReadingCalib(pHandle);
 80027a4:	68c3      	ldr	r3, [r0, #12]
 80027a6:	4798      	blx	r3
          retVal = true;
 80027a8:	e004      	b.n	80027b4 <PWMC_CurrentReadingCalibr+0x30>
      PWMC_SwitchOffPWM(pHandle);
 80027aa:	f7ff ffe7 	bl	800277c <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 80027ae:	68e3      	ldr	r3, [r4, #12]
 80027b0:	4620      	mov	r0, r4
 80027b2:	4798      	blx	r3
      retVal = true;
 80027b4:	2001      	movs	r0, #1
}
 80027b6:	bd10      	pop	{r4, pc}

080027b8 <PWMC_OCP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    if (false == pHandle->BrakeActionLock)
 80027b8:	f890 3083 	ldrb.w	r3, [r0, #131]	@ 0x83
 80027bc:	b91b      	cbnz	r3, 80027c6 <PWMC_OCP_Handler+0xe>
    {
      if (ES_GPIO == pHandle->LowSideOutputs)
 80027be:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d004      	beq.n	80027d0 <PWMC_OCP_Handler+0x18>
    }
    else
    {
      /* Nothing to do */
    }
    pHandle->OverCurrentFlag = true;
 80027c6:	2301      	movs	r3, #1
 80027c8:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 80027cc:	3078      	adds	r0, #120	@ 0x78
 80027ce:	4770      	bx	lr
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 80027d0:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 80027d4:	b410      	push	{r4}
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 80027d6:	6c43      	ldr	r3, [r0, #68]	@ 0x44
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_u_port, pHandle->pwm_en_u_pin);
 80027d8:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80027dc:	6294      	str	r4, [r2, #40]	@ 0x28
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 80027de:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 80027e2:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 80027e6:	628c      	str	r4, [r1, #40]	@ 0x28
 80027e8:	629a      	str	r2, [r3, #40]	@ 0x28
    pHandle->OverCurrentFlag = true;
 80027ea:	2301      	movs	r3, #1
 80027ec:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
}
 80027f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027f4:	3078      	adds	r0, #120	@ 0x78
 80027f6:	4770      	bx	lr

080027f8 <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80027f8:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
{
 80027fa:	4603      	mov	r3, r0
    pHandle->OverVoltageFlag = true;
 80027fc:	f04f 0c01 	mov.w	ip, #1
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8002800:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002804:	644a      	str	r2, [r1, #68]	@ 0x44
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8002806:	3078      	adds	r0, #120	@ 0x78
    pHandle->OverVoltageFlag = true;
 8002808:	f883 c081 	strb.w	ip, [r3, #129]	@ 0x81
    pHandle->BrakeActionLock = true;
 800280c:	f883 c083 	strb.w	ip, [r3, #131]	@ 0x83
}
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop

08002814 <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 8002814:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 8002816:	f890 0081 	ldrb.w	r0, [r0, #129]	@ 0x81
 800281a:	b1a8      	cbz	r0, 8002848 <PWMC_IsFaultOccurred+0x34>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8002822:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 8002824:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 8002826:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800282a:	b11a      	cbz	r2, 8002834 <PWMC_IsFaultOccurred+0x20>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    retVal |= MC_OVER_CURR;
 8002832:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8002834:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 8002838:	b12a      	cbz	r2, 8002846 <PWMC_IsFaultOccurred+0x32>
  {
    retVal |= MC_DP_FAULT;
 800283a:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
    pHandle->driverProtectionFlag = false;
 800283e:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 8002840:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 8002842:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
  {
    /* Nothing to do */
  }

  return (retVal);
}
 8002846:	4770      	bx	lr
 8002848:	2140      	movs	r1, #64	@ 0x40
 800284a:	e7ec      	b.n	8002826 <PWMC_IsFaultOccurred+0x12>

0800284c <RI_SetRegisterGlobal>:
#include "mcp_config.h"
#include "mcpa.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 800284c:	b410      	push	{r4}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 800284e:	3908      	subs	r1, #8
{
 8002850:	f9bd c004 	ldrsh.w	ip, [sp, #4]
  switch(typeID)
 8002854:	2920      	cmp	r1, #32
 8002856:	d812      	bhi.n	800287e <RI_SetRegisterGlobal+0x32>
 8002858:	e8df f001 	tbb	[pc, r1]
 800285c:	11111117 	.word	0x11111117
 8002860:	11111111 	.word	0x11111111
 8002864:	11111121 	.word	0x11111121
 8002868:	11111111 	.word	0x11111111
 800286c:	11111133 	.word	0x11111133
 8002870:	11111111 	.word	0x11111111
 8002874:	1111113d 	.word	0x1111113d
 8002878:	11111111 	.word	0x11111111
 800287c:	51          	.byte	0x51
 800287d:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 800287e:	2200      	movs	r2, #0
 8002880:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8002882:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 8002884:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002888:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 800288a:	2848      	cmp	r0, #72	@ 0x48
      *size = 1;
 800288c:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_RO_REG;
 8002890:	bf14      	ite	ne
 8002892:	2005      	movne	r0, #5
 8002894:	2004      	moveq	r0, #4
}
 8002896:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 1;
 800289a:	801a      	strh	r2, [r3, #0]
}
 800289c:	4770      	bx	lr
      switch (regID)
 800289e:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 80028a2:	d04e      	beq.n	8002942 <RI_SetRegisterGlobal+0xf6>
 80028a4:	d93e      	bls.n	8002924 <RI_SetRegisterGlobal+0xd8>
 80028a6:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 80028aa:	d04a      	beq.n	8002942 <RI_SetRegisterGlobal+0xf6>
 80028ac:	f641 3258 	movw	r2, #7000	@ 0x1b58
          retVal = MCP_ERROR_UNKNOWN_REG;
 80028b0:	4290      	cmp	r0, r2
 80028b2:	bf0c      	ite	eq
 80028b4:	2004      	moveq	r0, #4
 80028b6:	2005      	movne	r0, #5
      *size = 2;
 80028b8:	2202      	movs	r2, #2
}
 80028ba:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 2;
 80028be:	801a      	strh	r2, [r3, #0]
}
 80028c0:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 80028c2:	2818      	cmp	r0, #24
      *size = 4;
 80028c4:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_RO_REG;
 80028c8:	bf14      	ite	ne
 80028ca:	2005      	movne	r0, #5
 80028cc:	4610      	moveq	r0, r2
}
 80028ce:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 4;
 80028d2:	801a      	strh	r2, [r3, #0]
}
 80028d4:	4770      	bx	lr
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 80028d6:	2101      	movs	r1, #1
 80028d8:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80028da:	f992 0000 	ldrsb.w	r0, [r2]
 80028de:	b348      	cbz	r0, 8002934 <RI_SetRegisterGlobal+0xe8>
 80028e0:	fa1f f08c 	uxth.w	r0, ip
 80028e4:	e003      	b.n	80028ee <RI_SetRegisterGlobal+0xa2>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 80028e6:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80028e8:	f912 4f01 	ldrsb.w	r4, [r2, #1]!
 80028ec:	b314      	cbz	r4, 8002934 <RI_SetRegisterGlobal+0xe8>
    *size = *size + 1U;
 80028ee:	f101 0c01 	add.w	ip, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80028f2:	4281      	cmp	r1, r0
    *size = *size + 1U;
 80028f4:	fa1f f18c 	uxth.w	r1, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80028f8:	d3f5      	bcc.n	80028e6 <RI_SetRegisterGlobal+0x9a>
      retVal = MCP_ERROR_RO_REG;
 80028fa:	2004      	movs	r0, #4
 80028fc:	e7c2      	b.n	8002884 <RI_SetRegisterGlobal+0x38>
      *size = rawSize + 2U;
 80028fe:	8812      	ldrh	r2, [r2, #0]
 8002900:	3202      	adds	r2, #2
 8002902:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8002904:	fa1f fc8c 	uxth.w	ip, ip
 8002908:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 800290a:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 800290c:	d81b      	bhi.n	8002946 <RI_SetRegisterGlobal+0xfa>
        switch (regID)
 800290e:	28a8      	cmp	r0, #168	@ 0xa8
 8002910:	d0f3      	beq.n	80028fa <RI_SetRegisterGlobal+0xae>
 8002912:	d813      	bhi.n	800293c <RI_SetRegisterGlobal+0xf0>
 8002914:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8002918:	2828      	cmp	r0, #40	@ 0x28
 800291a:	d0ee      	beq.n	80028fa <RI_SetRegisterGlobal+0xae>
 800291c:	2005      	movs	r0, #5
}
 800291e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002928:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 800292c:	bf0c      	ite	eq
 800292e:	2004      	moveq	r0, #4
 8002930:	2005      	movne	r0, #5
 8002932:	e7c1      	b.n	80028b8 <RI_SetRegisterGlobal+0x6c>
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8002934:	2300      	movs	r3, #0
 8002936:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 8002938:	2004      	movs	r0, #4
 800293a:	e7a3      	b.n	8002884 <RI_SetRegisterGlobal+0x38>
 800293c:	28e8      	cmp	r0, #232	@ 0xe8
 800293e:	d1ed      	bne.n	800291c <RI_SetRegisterGlobal+0xd0>
 8002940:	e7db      	b.n	80028fa <RI_SetRegisterGlobal+0xae>
  uint8_t retVal = MCP_CMD_OK;
 8002942:	2000      	movs	r0, #0
 8002944:	e7b8      	b.n	80028b8 <RI_SetRegisterGlobal+0x6c>
        *size = 0;
 8002946:	2200      	movs	r2, #0
 8002948:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 800294a:	200a      	movs	r0, #10
 800294c:	e79a      	b.n	8002884 <RI_SetRegisterGlobal+0x38>
 800294e:	bf00      	nop

08002950 <RI_SetRegisterMotor1>:
{
 8002950:	b530      	push	{r4, r5, lr}
 8002952:	b083      	sub	sp, #12
  switch(typeID)
 8002954:	3908      	subs	r1, #8
{
 8002956:	f9bd c018 	ldrsh.w	ip, [sp, #24]
 800295a:	4696      	mov	lr, r2
 800295c:	461c      	mov	r4, r3
  switch(typeID)
 800295e:	2920      	cmp	r1, #32
 8002960:	d812      	bhi.n	8002988 <RI_SetRegisterMotor1+0x38>
 8002962:	e8df f001 	tbb	[pc, r1]
 8002966:	1116      	.short	0x1116
 8002968:	11111111 	.word	0x11111111
 800296c:	11231111 	.word	0x11231111
 8002970:	11111111 	.word	0x11111111
 8002974:	11841111 	.word	0x11841111
 8002978:	11111111 	.word	0x11111111
 800297c:	114b1111 	.word	0x114b1111
 8002980:	11111111 	.word	0x11111111
 8002984:	1111      	.short	0x1111
 8002986:	62          	.byte	0x62
 8002987:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8002988:	2300      	movs	r3, #0
 800298a:	8023      	strh	r3, [r4, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 800298c:	2007      	movs	r0, #7
}
 800298e:	b003      	add	sp, #12
 8002990:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 8002992:	2888      	cmp	r0, #136	@ 0x88
 8002994:	f000 81c2 	beq.w	8002d1c <RI_SetRegisterMotor1+0x3cc>
 8002998:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
 800299c:	2848      	cmp	r0, #72	@ 0x48
 800299e:	bf0c      	ite	eq
 80029a0:	2004      	moveq	r0, #4
 80029a2:	2005      	movne	r0, #5
      *size = 1;
 80029a4:	2301      	movs	r3, #1
 80029a6:	8023      	strh	r3, [r4, #0]
}
 80029a8:	b003      	add	sp, #12
 80029aa:	bd30      	pop	{r4, r5, pc}
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80029ac:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 80029b0:	8815      	ldrh	r5, [r2, #0]
      switch (regID)
 80029b2:	f000 8255 	beq.w	8002e60 <RI_SetRegisterMotor1+0x510>
 80029b6:	f200 80b6 	bhi.w	8002b26 <RI_SetRegisterMotor1+0x1d6>
 80029ba:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 80029be:	f000 8276 	beq.w	8002eae <RI_SetRegisterMotor1+0x55e>
 80029c2:	f240 8095 	bls.w	8002af0 <RI_SetRegisterMotor1+0x1a0>
 80029c6:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 80029ca:	f000 8263 	beq.w	8002e94 <RI_SetRegisterMotor1+0x544>
 80029ce:	d968      	bls.n	8002aa2 <RI_SetRegisterMotor1+0x152>
 80029d0:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 80029d4:	f000 823a 	beq.w	8002e4c <RI_SetRegisterMotor1+0x4fc>
 80029d8:	d959      	bls.n	8002a8e <RI_SetRegisterMotor1+0x13e>
 80029da:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 80029de:	d054      	beq.n	8002a8a <RI_SetRegisterMotor1+0x13a>
 80029e0:	d97c      	bls.n	8002adc <RI_SetRegisterMotor1+0x18c>
 80029e2:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 80029e6:	d050      	beq.n	8002a8a <RI_SetRegisterMotor1+0x13a>
 80029e8:	d96f      	bls.n	8002aca <RI_SetRegisterMotor1+0x17a>
          retVal = MCP_ERROR_UNKNOWN_REG;
 80029ea:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 80029ee:	bf0c      	ite	eq
 80029f0:	2004      	moveq	r0, #4
 80029f2:	2005      	movne	r0, #5
      *size = 2;
 80029f4:	2302      	movs	r3, #2
 80029f6:	8023      	strh	r3, [r4, #0]
}
 80029f8:	b003      	add	sp, #12
 80029fa:	bd30      	pop	{r4, r5, pc}
  *size= 1U ; /* /0 is the min String size */
 80029fc:	2001      	movs	r0, #1
 80029fe:	8020      	strh	r0, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a00:	f992 3000 	ldrsb.w	r3, [r2]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 8173 	beq.w	8002cf0 <RI_SetRegisterMotor1+0x3a0>
 8002a0a:	fa1f f38c 	uxth.w	r3, ip
 8002a0e:	e005      	b.n	8002a1c <RI_SetRegisterMotor1+0xcc>
    *size = *size + 1U;
 8002a10:	8020      	strh	r0, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a12:	f91e 1f01 	ldrsb.w	r1, [lr, #1]!
 8002a16:	2900      	cmp	r1, #0
 8002a18:	f000 816a 	beq.w	8002cf0 <RI_SetRegisterMotor1+0x3a0>
    *size = *size + 1U;
 8002a1c:	f100 0c01 	add.w	ip, r0, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a20:	4283      	cmp	r3, r0
    *size = *size + 1U;
 8002a22:	fa1f f08c 	uxth.w	r0, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a26:	d8f3      	bhi.n	8002a10 <RI_SetRegisterMotor1+0xc0>
 8002a28:	e152      	b.n	8002cd0 <RI_SetRegisterMotor1+0x380>
      uint16_t rawSize = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8002a2a:	8811      	ldrh	r1, [r2, #0]
      *size = rawSize + 2U;
 8002a2c:	1c8a      	adds	r2, r1, #2
 8002a2e:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8002a30:	fa1f f38c 	uxth.w	r3, ip
 8002a34:	429a      	cmp	r2, r3
      *size = rawSize + 2U;
 8002a36:	8022      	strh	r2, [r4, #0]
      if (*size > (uint16_t)dataAvailable)
 8002a38:	f200 815e 	bhi.w	8002cf8 <RI_SetRegisterMotor1+0x3a8>
        switch (regID)
 8002a3c:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8002a40:	f000 81a2 	beq.w	8002d88 <RI_SetRegisterMotor1+0x438>
 8002a44:	f200 8146 	bhi.w	8002cd4 <RI_SetRegisterMotor1+0x384>
 8002a48:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8002a4c:	f000 818e 	beq.w	8002d6c <RI_SetRegisterMotor1+0x41c>
 8002a50:	f240 8139 	bls.w	8002cc6 <RI_SetRegisterMotor1+0x376>
 8002a54:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 8002a58:	f040 8132 	bne.w	8002cc0 <RI_SetRegisterMotor1+0x370>
            MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8002a5c:	f8be 2006 	ldrh.w	r2, [lr, #6]
 8002a60:	f9be 1002 	ldrsh.w	r1, [lr, #2]
 8002a64:	48a6      	ldr	r0, [pc, #664]	@ (8002d00 <RI_SetRegisterMotor1+0x3b0>)
 8002a66:	f7fe fc57 	bl	8001318 <MCI_ExecTorqueRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	e78f      	b.n	800298e <RI_SetRegisterMotor1+0x3e>
      switch (regID)
 8002a6e:	2898      	cmp	r0, #152	@ 0x98
 8002a70:	f000 815c 	beq.w	8002d2c <RI_SetRegisterMotor1+0x3dc>
 8002a74:	d84e      	bhi.n	8002b14 <RI_SetRegisterMotor1+0x1c4>
 8002a76:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8002a7a:	2818      	cmp	r0, #24
 8002a7c:	bf0c      	ite	eq
 8002a7e:	2004      	moveq	r0, #4
 8002a80:	2005      	movne	r0, #5
      *size = 4;
 8002a82:	2304      	movs	r3, #4
 8002a84:	8023      	strh	r3, [r4, #0]
}
 8002a86:	b003      	add	sp, #12
 8002a88:	bd30      	pop	{r4, r5, pc}
 8002a8a:	2004      	movs	r0, #4
 8002a8c:	e7b2      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002a8e:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 8002a92:	f040 80d2 	bne.w	8002c3a <RI_SetRegisterMotor1+0x2ea>
          PID_SetKI (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8002a96:	489b      	ldr	r0, [pc, #620]	@ (8002d04 <RI_SetRegisterMotor1+0x3b4>)
 8002a98:	b229      	sxth	r1, r5
 8002a9a:	f004 ffc3 	bl	8007a24 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 8002a9e:	2000      	movs	r0, #0
 8002aa0:	e7a8      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002aa2:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 8002aa6:	f000 8220 	beq.w	8002eea <RI_SetRegisterMotor1+0x59a>
 8002aaa:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 8002aae:	d15f      	bne.n	8002b70 <RI_SetRegisterMotor1+0x220>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002ab0:	aa01      	add	r2, sp, #4
 8002ab2:	f10d 0102 	add.w	r1, sp, #2
 8002ab6:	4894      	ldr	r0, [pc, #592]	@ (8002d08 <RI_SetRegisterMotor1+0x3b8>)
 8002ab8:	f006 fd16 	bl	80094e8 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, (int16_t)regdata16, hC2);
 8002abc:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8002ac0:	4891      	ldr	r0, [pc, #580]	@ (8002d08 <RI_SetRegisterMotor1+0x3b8>)
 8002ac2:	b229      	sxth	r1, r5
 8002ac4:	f006 fd18 	bl	80094f8 <STO_PLL_SetObserverGains>
          break;
 8002ac8:	e7e9      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002aca:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8002ace:	d0dc      	beq.n	8002a8a <RI_SetRegisterMotor1+0x13a>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002ad0:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 8002ad4:	bf0c      	ite	eq
 8002ad6:	2004      	moveq	r0, #4
 8002ad8:	2005      	movne	r0, #5
 8002ada:	e78b      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002adc:	f5b0 6ff2 	cmp.w	r0, #1936	@ 0x790
 8002ae0:	d0d3      	beq.n	8002a8a <RI_SetRegisterMotor1+0x13a>
 8002ae2:	d93d      	bls.n	8002b60 <RI_SetRegisterMotor1+0x210>
 8002ae4:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8002ae8:	bf0c      	ite	eq
 8002aea:	2004      	moveq	r0, #4
 8002aec:	2005      	movne	r0, #5
 8002aee:	e781      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002af0:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 8002af4:	f000 81af 	beq.w	8002e56 <RI_SetRegisterMotor1+0x506>
 8002af8:	d942      	bls.n	8002b80 <RI_SetRegisterMotor1+0x230>
 8002afa:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 8002afe:	f000 81ef 	beq.w	8002ee0 <RI_SetRegisterMotor1+0x590>
 8002b02:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8002b06:	f040 8098 	bne.w	8002c3a <RI_SetRegisterMotor1+0x2ea>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 8002b0a:	4880      	ldr	r0, [pc, #512]	@ (8002d0c <RI_SetRegisterMotor1+0x3bc>)
 8002b0c:	b229      	sxth	r1, r5
 8002b0e:	f004 ffb9 	bl	8007a84 <PID_SetKD>
          break;
 8002b12:	e7c4      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002b14:	28d8      	cmp	r0, #216	@ 0xd8
 8002b16:	f000 8120 	beq.w	8002d5a <RI_SetRegisterMotor1+0x40a>
 8002b1a:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 8002b1e:	bf0c      	ite	eq
 8002b20:	2004      	moveq	r0, #4
 8002b22:	2005      	movne	r0, #5
 8002b24:	e7ad      	b.n	8002a82 <RI_SetRegisterMotor1+0x132>
 8002b26:	f241 5350 	movw	r3, #5456	@ 0x1550
 8002b2a:	4298      	cmp	r0, r3
 8002b2c:	f000 81ad 	beq.w	8002e8a <RI_SetRegisterMotor1+0x53a>
 8002b30:	d948      	bls.n	8002bc4 <RI_SetRegisterMotor1+0x274>
 8002b32:	f241 6350 	movw	r3, #5712	@ 0x1650
 8002b36:	4298      	cmp	r0, r3
 8002b38:	f000 81a2 	beq.w	8002e80 <RI_SetRegisterMotor1+0x530>
 8002b3c:	d934      	bls.n	8002ba8 <RI_SetRegisterMotor1+0x258>
 8002b3e:	f641 1310 	movw	r3, #6416	@ 0x1910
 8002b42:	4298      	cmp	r0, r3
 8002b44:	f000 81c7 	beq.w	8002ed6 <RI_SetRegisterMotor1+0x586>
 8002b48:	d925      	bls.n	8002b96 <RI_SetRegisterMotor1+0x246>
 8002b4a:	f641 2390 	movw	r3, #6800	@ 0x1a90
 8002b4e:	4298      	cmp	r0, r3
 8002b50:	d09b      	beq.n	8002a8a <RI_SetRegisterMotor1+0x13a>
 8002b52:	f641 3358 	movw	r3, #7000	@ 0x1b58
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002b56:	4298      	cmp	r0, r3
 8002b58:	bf0c      	ite	eq
 8002b5a:	2004      	moveq	r0, #4
 8002b5c:	2005      	movne	r0, #5
 8002b5e:	e749      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002b60:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8002b64:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8002b68:	bf0c      	ite	eq
 8002b6a:	2004      	moveq	r0, #4
 8002b6c:	2005      	movne	r0, #5
 8002b6e:	e741      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002b70:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 8002b74:	d161      	bne.n	8002c3a <RI_SetRegisterMotor1+0x2ea>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 8002b76:	4866      	ldr	r0, [pc, #408]	@ (8002d10 <RI_SetRegisterMotor1+0x3c0>)
 8002b78:	b229      	sxth	r1, r5
 8002b7a:	f004 ff53 	bl	8007a24 <PID_SetKI>
          break;
 8002b7e:	e78e      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002b80:	28d0      	cmp	r0, #208	@ 0xd0
 8002b82:	f000 81a3 	beq.w	8002ecc <RI_SetRegisterMotor1+0x57c>
 8002b86:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8002b8a:	d138      	bne.n	8002bfe <RI_SetRegisterMotor1+0x2ae>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002b8c:	4861      	ldr	r0, [pc, #388]	@ (8002d14 <RI_SetRegisterMotor1+0x3c4>)
 8002b8e:	b229      	sxth	r1, r5
 8002b90:	f004 ff78 	bl	8007a84 <PID_SetKD>
          break;
 8002b94:	e783      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002b96:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 8002b9a:	4298      	cmp	r0, r3
 8002b9c:	d14d      	bne.n	8002c3a <RI_SetRegisterMotor1+0x2ea>
          PID_SetKIDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 8002b9e:	4859      	ldr	r0, [pc, #356]	@ (8002d04 <RI_SetRegisterMotor1+0x3b4>)
 8002ba0:	4629      	mov	r1, r5
 8002ba2:	f004 ff5b 	bl	8007a5c <PID_SetKIDivisorPOW2>
          break;
 8002ba6:	e77a      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002ba8:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8002bac:	4298      	cmp	r0, r3
 8002bae:	f000 8188 	beq.w	8002ec2 <RI_SetRegisterMotor1+0x572>
 8002bb2:	f241 6310 	movw	r3, #5648	@ 0x1610
 8002bb6:	4298      	cmp	r0, r3
 8002bb8:	d118      	bne.n	8002bec <RI_SetRegisterMotor1+0x29c>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8002bba:	4854      	ldr	r0, [pc, #336]	@ (8002d0c <RI_SetRegisterMotor1+0x3bc>)
 8002bbc:	4629      	mov	r1, r5
 8002bbe:	f004 ff4d 	bl	8007a5c <PID_SetKIDivisorPOW2>
          break;
 8002bc2:	e76c      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002bc4:	f241 4350 	movw	r3, #5200	@ 0x1450
 8002bc8:	4298      	cmp	r0, r3
 8002bca:	f000 8154 	beq.w	8002e76 <RI_SetRegisterMotor1+0x526>
 8002bce:	d926      	bls.n	8002c1e <RI_SetRegisterMotor1+0x2ce>
 8002bd0:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8002bd4:	4298      	cmp	r0, r3
 8002bd6:	f000 816f 	beq.w	8002eb8 <RI_SetRegisterMotor1+0x568>
 8002bda:	f241 5310 	movw	r3, #5392	@ 0x1510
 8002bde:	4298      	cmp	r0, r3
 8002be0:	d114      	bne.n	8002c0c <RI_SetRegisterMotor1+0x2bc>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8002be2:	484b      	ldr	r0, [pc, #300]	@ (8002d10 <RI_SetRegisterMotor1+0x3c0>)
 8002be4:	4629      	mov	r1, r5
 8002be6:	f004 ff2b 	bl	8007a40 <PID_SetKPDivisorPOW2>
          break;
 8002bea:	e758      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002bec:	f241 5390 	movw	r3, #5520	@ 0x1590
 8002bf0:	4298      	cmp	r0, r3
 8002bf2:	d122      	bne.n	8002c3a <RI_SetRegisterMotor1+0x2ea>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8002bf4:	4846      	ldr	r0, [pc, #280]	@ (8002d10 <RI_SetRegisterMotor1+0x3c0>)
 8002bf6:	4629      	mov	r1, r5
 8002bf8:	f004 ff4c 	bl	8007a94 <PID_SetKDDivisorPOW2>
          break;
 8002bfc:	e74f      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002bfe:	2890      	cmp	r0, #144	@ 0x90
 8002c00:	d11b      	bne.n	8002c3a <RI_SetRegisterMotor1+0x2ea>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002c02:	4844      	ldr	r0, [pc, #272]	@ (8002d14 <RI_SetRegisterMotor1+0x3c4>)
 8002c04:	b229      	sxth	r1, r5
 8002c06:	f004 ff0b 	bl	8007a20 <PID_SetKP>
          break;
 8002c0a:	e748      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002c0c:	f241 4390 	movw	r3, #5264	@ 0x1490
 8002c10:	4298      	cmp	r0, r3
 8002c12:	d112      	bne.n	8002c3a <RI_SetRegisterMotor1+0x2ea>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8002c14:	483f      	ldr	r0, [pc, #252]	@ (8002d14 <RI_SetRegisterMotor1+0x3c4>)
 8002c16:	4629      	mov	r1, r5
 8002c18:	f004 ff20 	bl	8007a5c <PID_SetKIDivisorPOW2>
          break;
 8002c1c:	e73f      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002c1e:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 8002c22:	f43f af32 	beq.w	8002a8a <RI_SetRegisterMotor1+0x13a>
 8002c26:	d915      	bls.n	8002c54 <RI_SetRegisterMotor1+0x304>
 8002c28:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002c2c:	f43f af37 	beq.w	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002c30:	d905      	bls.n	8002c3e <RI_SetRegisterMotor1+0x2ee>
 8002c32:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8002c36:	f43f af32 	beq.w	8002a9e <RI_SetRegisterMotor1+0x14e>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002c3a:	2005      	movs	r0, #5
 8002c3c:	e6da      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002c3e:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 8002c42:	f43f af22 	beq.w	8002a8a <RI_SetRegisterMotor1+0x13a>
 8002c46:	d913      	bls.n	8002c70 <RI_SetRegisterMotor1+0x320>
 8002c48:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 8002c4c:	bf0c      	ite	eq
 8002c4e:	2004      	moveq	r0, #4
 8002c50:	2005      	movne	r0, #5
 8002c52:	e6cf      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002c54:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 8002c58:	d114      	bne.n	8002c84 <RI_SetRegisterMotor1+0x334>
          currComp = MCI_GetIqdref(pMCIN);
 8002c5a:	4829      	ldr	r0, [pc, #164]	@ (8002d00 <RI_SetRegisterMotor1+0x3b0>)
 8002c5c:	f7fe fc7e 	bl	800155c <MCI_GetIqdref>
 8002c60:	9001      	str	r0, [sp, #4]
          currComp.d = (int16_t)regdata16;
 8002c62:	f8ad 5006 	strh.w	r5, [sp, #6]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8002c66:	9901      	ldr	r1, [sp, #4]
 8002c68:	4825      	ldr	r0, [pc, #148]	@ (8002d00 <RI_SetRegisterMotor1+0x3b0>)
 8002c6a:	f7fe fb5f 	bl	800132c <MCI_SetCurrentReferences>
          break;
 8002c6e:	e716      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002c70:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 8002c74:	f43f af09 	beq.w	8002a8a <RI_SetRegisterMotor1+0x13a>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002c78:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 8002c7c:	bf0c      	ite	eq
 8002c7e:	2004      	moveq	r0, #4
 8002c80:	2005      	movne	r0, #5
 8002c82:	e6b7      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002c84:	d3d9      	bcc.n	8002c3a <RI_SetRegisterMotor1+0x2ea>
 8002c86:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 8002c8a:	f43f aefe 	beq.w	8002a8a <RI_SetRegisterMotor1+0x13a>
 8002c8e:	d909      	bls.n	8002ca4 <RI_SetRegisterMotor1+0x354>
 8002c90:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8002c94:	f43f aef9 	beq.w	8002a8a <RI_SetRegisterMotor1+0x13a>
 8002c98:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 8002c9c:	bf0c      	ite	eq
 8002c9e:	2004      	moveq	r0, #4
 8002ca0:	2005      	movne	r0, #5
 8002ca2:	e6a7      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002ca4:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8002ca8:	f43f aeef 	beq.w	8002a8a <RI_SetRegisterMotor1+0x13a>
 8002cac:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8002cb0:	bf0c      	ite	eq
 8002cb2:	2004      	moveq	r0, #4
 8002cb4:	2005      	movne	r0, #5
 8002cb6:	e69d      	b.n	80029f4 <RI_SetRegisterMotor1+0xa4>
 8002cb8:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8002cbc:	2828      	cmp	r0, #40	@ 0x28
 8002cbe:	d007      	beq.n	8002cd0 <RI_SetRegisterMotor1+0x380>
 8002cc0:	2005      	movs	r0, #5
}
 8002cc2:	b003      	add	sp, #12
 8002cc4:	bd30      	pop	{r4, r5, pc}
 8002cc6:	28a8      	cmp	r0, #168	@ 0xa8
 8002cc8:	d002      	beq.n	8002cd0 <RI_SetRegisterMotor1+0x380>
 8002cca:	d9f5      	bls.n	8002cb8 <RI_SetRegisterMotor1+0x368>
 8002ccc:	28e8      	cmp	r0, #232	@ 0xe8
 8002cce:	d1f7      	bne.n	8002cc0 <RI_SetRegisterMotor1+0x370>
      retVal = MCP_ERROR_RO_REG;
 8002cd0:	2004      	movs	r0, #4
 8002cd2:	e65c      	b.n	800298e <RI_SetRegisterMotor1+0x3e>
 8002cd4:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8002cd8:	d041      	beq.n	8002d5e <RI_SetRegisterMotor1+0x40e>
 8002cda:	f5b0 6fa5 	cmp.w	r0, #1320	@ 0x528
 8002cde:	d1ef      	bne.n	8002cc0 <RI_SetRegisterMotor1+0x370>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8002ce0:	480d      	ldr	r0, [pc, #52]	@ (8002d18 <RI_SetRegisterMotor1+0x3c8>)
 8002ce2:	f10e 0102 	add.w	r1, lr, #2
}
 8002ce6:	b003      	add	sp, #12
 8002ce8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8002cec:	f004 bdc4 	b.w	8007878 <MCPA_cfgLog>
    *tempdestString = (int8_t)0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f88e 3000 	strb.w	r3, [lr]
 8002cf6:	e7eb      	b.n	8002cd0 <RI_SetRegisterMotor1+0x380>
        *size = 0;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	8023      	strh	r3, [r4, #0]
              retVal = MCP_ERROR_BAD_RAW_FORMAT;
 8002cfc:	200a      	movs	r0, #10
 8002cfe:	e646      	b.n	800298e <RI_SetRegisterMotor1+0x3e>
 8002d00:	20000000 	.word	0x20000000
 8002d04:	2000009c 	.word	0x2000009c
 8002d08:	20000068 	.word	0x20000068
 8002d0c:	2000030c 	.word	0x2000030c
 8002d10:	200002e0 	.word	0x200002e0
 8002d14:	20000338 	.word	0x20000338
 8002d18:	20000424 	.word	0x20000424
          uint8_t regdata8 = *data;
 8002d1c:	7813      	ldrb	r3, [r2, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	d012      	beq.n	8002d48 <RI_SetRegisterMotor1+0x3f8>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	f000 8089 	beq.w	8002e3a <RI_SetRegisterMotor1+0x4ea>
  uint8_t retVal = MCP_CMD_OK;
 8002d28:	2000      	movs	r0, #0
 8002d2a:	e63b      	b.n	80029a4 <RI_SetRegisterMotor1+0x54>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8002d2c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002d30:	4970      	ldr	r1, [pc, #448]	@ (8002ef4 <RI_SetRegisterMotor1+0x5a4>)
 8002d32:	4871      	ldr	r0, [pc, #452]	@ (8002ef8 <RI_SetRegisterMotor1+0x5a8>)
 8002d34:	fb81 2103 	smull	r2, r1, r1, r3
 8002d38:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	b209      	sxth	r1, r1
 8002d40:	f7fe fad0 	bl	80012e4 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002d44:	2000      	movs	r0, #0
          break;
 8002d46:	e69c      	b.n	8002a82 <RI_SetRegisterMotor1+0x132>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8002d48:	486b      	ldr	r0, [pc, #428]	@ (8002ef8 <RI_SetRegisterMotor1+0x5a8>)
 8002d4a:	f7fe fc31 	bl	80015b0 <MCI_GetTeref>
 8002d4e:	2200      	movs	r2, #0
 8002d50:	4601      	mov	r1, r0
 8002d52:	4869      	ldr	r0, [pc, #420]	@ (8002ef8 <RI_SetRegisterMotor1+0x5a8>)
 8002d54:	f7fe fae0 	bl	8001318 <MCI_ExecTorqueRamp>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8002d58:	e7e6      	b.n	8002d28 <RI_SetRegisterMotor1+0x3d8>
          retVal = MCP_ERROR_RO_REG;
 8002d5a:	2004      	movs	r0, #4
 8002d5c:	e691      	b.n	8002a82 <RI_SetRegisterMotor1+0x132>
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8002d5e:	f8de 1002 	ldr.w	r1, [lr, #2]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8002d62:	4865      	ldr	r0, [pc, #404]	@ (8002ef8 <RI_SetRegisterMotor1+0x5a8>)
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8002d64:	9101      	str	r1, [sp, #4]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8002d66:	f7fe fae1 	bl	800132c <MCI_SetCurrentReferences>
            break;
 8002d6a:	e67e      	b.n	8002a6a <RI_SetRegisterMotor1+0x11a>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8002d6c:	f8de 1002 	ldr.w	r1, [lr, #2]
 8002d70:	4b60      	ldr	r3, [pc, #384]	@ (8002ef4 <RI_SetRegisterMotor1+0x5a4>)
 8002d72:	f8be 2006 	ldrh.w	r2, [lr, #6]
 8002d76:	fb83 0301 	smull	r0, r3, r3, r1
 8002d7a:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8002d7e:	485e      	ldr	r0, [pc, #376]	@ (8002ef8 <RI_SetRegisterMotor1+0x5a8>)
 8002d80:	b209      	sxth	r1, r1
 8002d82:	f7fe faaf 	bl	80012e4 <MCI_ExecSpeedRamp>
            break;
 8002d86:	e670      	b.n	8002a6a <RI_SetRegisterMotor1+0x11a>
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8002d88:	074b      	lsls	r3, r1, #29
 8002d8a:	d1b7      	bne.n	8002cfc <RI_SetRegisterMotor1+0x3ac>
            uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 8002d8c:	b2c9      	uxtb	r1, r1
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8002d8e:	292f      	cmp	r1, #47	@ 0x2f
 8002d90:	d8b4      	bhi.n	8002cfc <RI_SetRegisterMotor1+0x3ac>
              for (i = 0; i <nbrOfPhase; i++)
 8002d92:	08c9      	lsrs	r1, r1, #3
 8002d94:	f43f ae69 	beq.w	8002a6a <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002d98:	f9be 3002 	ldrsh.w	r3, [lr, #2]
 8002d9c:	4a55      	ldr	r2, [pc, #340]	@ (8002ef4 <RI_SetRegisterMotor1+0x5a4>)
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002d9e:	f8be 5008 	ldrh.w	r5, [lr, #8]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002da2:	fb82 4003 	smull	r4, r0, r2, r3
 8002da6:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
    retValue = false;
  }
  else
  {
#endif
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8002daa:	4b54      	ldr	r3, [pc, #336]	@ (8002efc <RI_SetRegisterMotor1+0x5ac>)
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002dac:	f9be 4006 	ldrsh.w	r4, [lr, #6]
 8002db0:	821c      	strh	r4, [r3, #16]
              for (i = 0; i <nbrOfPhase; i++)
 8002db2:	2901      	cmp	r1, #1
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8002db4:	819d      	strh	r5, [r3, #12]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8002db6:	81d8      	strh	r0, [r3, #14]
 8002db8:	f43f ae57 	beq.w	8002a6a <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002dbc:	f9be 400a 	ldrsh.w	r4, [lr, #10]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002dc0:	f9be 500e 	ldrsh.w	r5, [lr, #14]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002dc4:	fb82 c004 	smull	ip, r0, r2, r4
 8002dc8:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8002dcc:	2902      	cmp	r1, #2
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002dce:	f8be 4010 	ldrh.w	r4, [lr, #16]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8002dd2:	831c      	strh	r4, [r3, #24]
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8002dd4:	839d      	strh	r5, [r3, #28]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8002dd6:	8358      	strh	r0, [r3, #26]
              for (i = 0; i <nbrOfPhase; i++)
 8002dd8:	f43f ae47 	beq.w	8002a6a <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002ddc:	f9be 4012 	ldrsh.w	r4, [lr, #18]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002de0:	f9be 5016 	ldrsh.w	r5, [lr, #22]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002de4:	fb82 c004 	smull	ip, r0, r2, r4
 8002de8:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8002dec:	2903      	cmp	r1, #3
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002dee:	f8be 4018 	ldrh.w	r4, [lr, #24]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8002df2:	849c      	strh	r4, [r3, #36]	@ 0x24
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8002df4:	851d      	strh	r5, [r3, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8002df6:	84d8      	strh	r0, [r3, #38]	@ 0x26
              for (i = 0; i <nbrOfPhase; i++)
 8002df8:	f43f ae37 	beq.w	8002a6a <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002dfc:	f9be 401a 	ldrsh.w	r4, [lr, #26]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002e00:	f9be 501e 	ldrsh.w	r5, [lr, #30]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002e04:	fb82 c004 	smull	ip, r0, r2, r4
 8002e08:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8002e0c:	2905      	cmp	r1, #5
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002e0e:	f8be 4020 	ldrh.w	r4, [lr, #32]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8002e12:	861c      	strh	r4, [r3, #48]	@ 0x30
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8002e14:	869d      	strh	r5, [r3, #52]	@ 0x34
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8002e16:	8658      	strh	r0, [r3, #50]	@ 0x32
              for (i = 0; i <nbrOfPhase; i++)
 8002e18:	f47f ae27 	bne.w	8002a6a <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002e1c:	f9be 1022 	ldrsh.w	r1, [lr, #34]	@ 0x22
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002e20:	f9be 0026 	ldrsh.w	r0, [lr, #38]	@ 0x26
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002e24:	fb82 4201 	smull	r4, r2, r2, r1
 8002e28:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002e2c:	f8be 4028 	ldrh.w	r4, [lr, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8002e30:	879c      	strh	r4, [r3, #60]	@ 0x3c
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8002e32:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8002e36:	87da      	strh	r2, [r3, #62]	@ 0x3e
              for (i = 0; i <nbrOfPhase; i++)
 8002e38:	e617      	b.n	8002a6a <RI_SetRegisterMotor1+0x11a>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 8002e3a:	482f      	ldr	r0, [pc, #188]	@ (8002ef8 <RI_SetRegisterMotor1+0x5a8>)
 8002e3c:	f7fe fb52 	bl	80014e4 <MCI_GetMecSpeedRefUnit>
 8002e40:	2200      	movs	r2, #0
 8002e42:	4601      	mov	r1, r0
 8002e44:	482c      	ldr	r0, [pc, #176]	@ (8002ef8 <RI_SetRegisterMotor1+0x5a8>)
 8002e46:	f7fe fa4d 	bl	80012e4 <MCI_ExecSpeedRamp>
 8002e4a:	e76d      	b.n	8002d28 <RI_SetRegisterMotor1+0x3d8>
          PID_SetKP (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8002e4c:	482c      	ldr	r0, [pc, #176]	@ (8002f00 <RI_SetRegisterMotor1+0x5b0>)
 8002e4e:	b229      	sxth	r1, r5
 8002e50:	f004 fde6 	bl	8007a20 <PID_SetKP>
          break;
 8002e54:	e623      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 8002e56:	482b      	ldr	r0, [pc, #172]	@ (8002f04 <RI_SetRegisterMotor1+0x5b4>)
 8002e58:	b229      	sxth	r1, r5
 8002e5a:	f004 fde1 	bl	8007a20 <PID_SetKP>
          break;
 8002e5e:	e61e      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          currComp = MCI_GetIqdref(pMCIN);
 8002e60:	4825      	ldr	r0, [pc, #148]	@ (8002ef8 <RI_SetRegisterMotor1+0x5a8>)
 8002e62:	f7fe fb7b 	bl	800155c <MCI_GetIqdref>
 8002e66:	9001      	str	r0, [sp, #4]
          currComp.q = (int16_t)regdata16;
 8002e68:	f8ad 5004 	strh.w	r5, [sp, #4]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8002e6c:	9901      	ldr	r1, [sp, #4]
 8002e6e:	4822      	ldr	r0, [pc, #136]	@ (8002ef8 <RI_SetRegisterMotor1+0x5a8>)
 8002e70:	f7fe fa5c 	bl	800132c <MCI_SetCurrentReferences>
          break;
 8002e74:	e613      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8002e76:	4824      	ldr	r0, [pc, #144]	@ (8002f08 <RI_SetRegisterMotor1+0x5b8>)
 8002e78:	4629      	mov	r1, r5
 8002e7a:	f004 fde1 	bl	8007a40 <PID_SetKPDivisorPOW2>
          break;
 8002e7e:	e60e      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8002e80:	4820      	ldr	r0, [pc, #128]	@ (8002f04 <RI_SetRegisterMotor1+0x5b4>)
 8002e82:	4629      	mov	r1, r5
 8002e84:	f004 fe06 	bl	8007a94 <PID_SetKDDivisorPOW2>
          break;
 8002e88:	e609      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8002e8a:	4820      	ldr	r0, [pc, #128]	@ (8002f0c <RI_SetRegisterMotor1+0x5bc>)
 8002e8c:	4629      	mov	r1, r5
 8002e8e:	f004 fde5 	bl	8007a5c <PID_SetKIDivisorPOW2>
          break;
 8002e92:	e604      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002e94:	aa01      	add	r2, sp, #4
 8002e96:	f10d 0102 	add.w	r1, sp, #2
 8002e9a:	481d      	ldr	r0, [pc, #116]	@ (8002f10 <RI_SetRegisterMotor1+0x5c0>)
 8002e9c:	f006 fb24 	bl	80094e8 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, hC1, (int16_t)regdata16);
 8002ea0:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8002ea4:	481a      	ldr	r0, [pc, #104]	@ (8002f10 <RI_SetRegisterMotor1+0x5c0>)
 8002ea6:	b22a      	sxth	r2, r5
 8002ea8:	f006 fb26 	bl	80094f8 <STO_PLL_SetObserverGains>
          break;
 8002eac:	e5f7      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 8002eae:	4817      	ldr	r0, [pc, #92]	@ (8002f0c <RI_SetRegisterMotor1+0x5bc>)
 8002eb0:	b229      	sxth	r1, r5
 8002eb2:	f004 fdb5 	bl	8007a20 <PID_SetKP>
          break;
 8002eb6:	e5f2      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8002eb8:	4813      	ldr	r0, [pc, #76]	@ (8002f08 <RI_SetRegisterMotor1+0x5b8>)
 8002eba:	4629      	mov	r1, r5
 8002ebc:	f004 fdea 	bl	8007a94 <PID_SetKDDivisorPOW2>
          break;
 8002ec0:	e5ed      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8002ec2:	4810      	ldr	r0, [pc, #64]	@ (8002f04 <RI_SetRegisterMotor1+0x5b4>)
 8002ec4:	4629      	mov	r1, r5
 8002ec6:	f004 fdbb 	bl	8007a40 <PID_SetKPDivisorPOW2>
          break;
 8002eca:	e5e8      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002ecc:	480e      	ldr	r0, [pc, #56]	@ (8002f08 <RI_SetRegisterMotor1+0x5b8>)
 8002ece:	b229      	sxth	r1, r5
 8002ed0:	f004 fda8 	bl	8007a24 <PID_SetKI>
          break;
 8002ed4:	e5e3      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKPDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 8002ed6:	480a      	ldr	r0, [pc, #40]	@ (8002f00 <RI_SetRegisterMotor1+0x5b0>)
 8002ed8:	4629      	mov	r1, r5
 8002eda:	f004 fdb1 	bl	8007a40 <PID_SetKPDivisorPOW2>
          break;
 8002ede:	e5de      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 8002ee0:	4808      	ldr	r0, [pc, #32]	@ (8002f04 <RI_SetRegisterMotor1+0x5b4>)
 8002ee2:	b229      	sxth	r1, r5
 8002ee4:	f004 fd9e 	bl	8007a24 <PID_SetKI>
          break;
 8002ee8:	e5d9      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 8002eea:	4808      	ldr	r0, [pc, #32]	@ (8002f0c <RI_SetRegisterMotor1+0x5bc>)
 8002eec:	b229      	sxth	r1, r5
 8002eee:	f004 fdc9 	bl	8007a84 <PID_SetKD>
          break;
 8002ef2:	e5d4      	b.n	8002a9e <RI_SetRegisterMotor1+0x14e>
 8002ef4:	2aaaaaab 	.word	0x2aaaaaab
 8002ef8:	20000000 	.word	0x20000000
 8002efc:	20000234 	.word	0x20000234
 8002f00:	2000009c 	.word	0x2000009c
 8002f04:	2000030c 	.word	0x2000030c
 8002f08:	20000338 	.word	0x20000338
 8002f0c:	200002e0 	.word	0x200002e0
 8002f10:	20000068 	.word	0x20000068

08002f14 <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8002f14:	b510      	push	{r4, lr}
    switch (typeID)
 8002f16:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8002f1a:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 8002f1e:	f1bc 0f20 	cmp.w	ip, #32
 8002f22:	d812      	bhi.n	8002f4a <RI_GetRegisterGlobal+0x36>
 8002f24:	e8df f00c 	tbb	[pc, ip]
 8002f28:	1111111b 	.word	0x1111111b
 8002f2c:	11111111 	.word	0x11111111
 8002f30:	11111127 	.word	0x11111127
 8002f34:	11111111 	.word	0x11111111
 8002f38:	11111122 	.word	0x11111122
 8002f3c:	11111111 	.word	0x11111111
 8002f40:	11111135 	.word	0x11111135
 8002f44:	11111111 	.word	0x11111111
 8002f48:	13          	.byte	0x13
 8002f49:	00          	.byte	0x00
 8002f4a:	2007      	movs	r0, #7
}
 8002f4c:	bd10      	pop	{r4, pc}
        switch (regID)
 8002f4e:	2828      	cmp	r0, #40	@ 0x28
 8002f50:	d044      	beq.n	8002fdc <RI_GetRegisterGlobal+0xc8>
        *size = (*rawSize) + 2U;
 8002f52:	8812      	ldrh	r2, [r2, #0]
 8002f54:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002f56:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8002f58:	b292      	uxth	r2, r2
 8002f5a:	801a      	strh	r2, [r3, #0]
}
 8002f5c:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 8002f5e:	f1be 0f00 	cmp.w	lr, #0
 8002f62:	dd39      	ble.n	8002fd8 <RI_GetRegisterGlobal+0xc4>
 8002f64:	2201      	movs	r2, #1
            *size= 0 ; /* */
 8002f66:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002f68:	2005      	movs	r0, #5
}
 8002f6a:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 8002f6c:	f1be 0f03 	cmp.w	lr, #3
 8002f70:	dd2a      	ble.n	8002fc8 <RI_GetRegisterGlobal+0xb4>
 8002f72:	2204      	movs	r2, #4
 8002f74:	e7f7      	b.n	8002f66 <RI_GetRegisterGlobal+0x52>
        if (freeSpace >= 2)
 8002f76:	f1be 0f01 	cmp.w	lr, #1
 8002f7a:	dd25      	ble.n	8002fc8 <RI_GetRegisterGlobal+0xb4>
          switch (regID)
 8002f7c:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002f80:	d05a      	beq.n	8003038 <RI_GetRegisterGlobal+0x124>
 8002f82:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8002f86:	bf0c      	ite	eq
 8002f88:	2000      	moveq	r0, #0
 8002f8a:	2005      	movne	r0, #5
          *size = 2;
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	801a      	strh	r2, [r3, #0]
}
 8002f90:	bd10      	pop	{r4, pc}
        switch (regID)
 8002f92:	2820      	cmp	r0, #32
 8002f94:	d02c      	beq.n	8002ff0 <RI_GetRegisterGlobal+0xdc>
 8002f96:	2860      	cmp	r0, #96	@ 0x60
 8002f98:	d118      	bne.n	8002fcc <RI_GetRegisterGlobal+0xb8>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002f9a:	4c28      	ldr	r4, [pc, #160]	@ (800303c <RI_GetRegisterGlobal+0x128>)
 8002f9c:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8002fa0:	2101      	movs	r1, #1
 8002fa2:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002fa4:	b1a0      	cbz	r0, 8002fd0 <RI_GetRegisterGlobal+0xbc>
 8002fa6:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8002faa:	46a4      	mov	ip, r4
 8002fac:	e008      	b.n	8002fc0 <RI_GetRegisterGlobal+0xac>
    *tempdestString = *tempsrcString;
 8002fae:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8002fb2:	8819      	ldrh	r1, [r3, #0]
 8002fb4:	3101      	adds	r1, #1
 8002fb6:	b289      	uxth	r1, r1
 8002fb8:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002fba:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8002fbe:	b138      	cbz	r0, 8002fd0 <RI_GetRegisterGlobal+0xbc>
 8002fc0:	4571      	cmp	r1, lr
 8002fc2:	d3f4      	bcc.n	8002fae <RI_GetRegisterGlobal+0x9a>
    retVal = MCP_ERROR_STRING_FORMAT;
 8002fc4:	2006      	movs	r0, #6
}
 8002fc6:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002fc8:	2008      	movs	r0, #8
}
 8002fca:	bd10      	pop	{r4, pc}
 8002fcc:	2200      	movs	r2, #0
 8002fce:	e7ca      	b.n	8002f66 <RI_GetRegisterGlobal+0x52>
    *tempdestString = (int8_t)0;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	7013      	strb	r3, [r2, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002fd4:	2000      	movs	r0, #0
}
 8002fd6:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002fd8:	4608      	mov	r0, r1
}
 8002fda:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002fdc:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002fe0:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002fe2:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002fe6:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002fe8:	d81a      	bhi.n	8003020 <RI_GetRegisterGlobal+0x10c>
 8002fea:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002fec:	2008      	movs	r0, #8
 8002fee:	e7b4      	b.n	8002f5a <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002ff0:	4c13      	ldr	r4, [pc, #76]	@ (8003040 <RI_GetRegisterGlobal+0x12c>)
 8002ff2:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002ffa:	2800      	cmp	r0, #0
 8002ffc:	d0e8      	beq.n	8002fd0 <RI_GetRegisterGlobal+0xbc>
 8002ffe:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8003002:	46a4      	mov	ip, r4
 8003004:	e009      	b.n	800301a <RI_GetRegisterGlobal+0x106>
    *tempdestString = *tempsrcString;
 8003006:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 800300a:	8819      	ldrh	r1, [r3, #0]
 800300c:	3101      	adds	r1, #1
 800300e:	b289      	uxth	r1, r1
 8003010:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003012:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003016:	2800      	cmp	r0, #0
 8003018:	d0da      	beq.n	8002fd0 <RI_GetRegisterGlobal+0xbc>
 800301a:	458e      	cmp	lr, r1
 800301c:	d8f3      	bhi.n	8003006 <RI_GetRegisterGlobal+0xf2>
 800301e:	e7d1      	b.n	8002fc4 <RI_GetRegisterGlobal+0xb0>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003020:	4908      	ldr	r1, [pc, #32]	@ (8003044 <RI_GetRegisterGlobal+0x130>)
 8003022:	6848      	ldr	r0, [r1, #4]
 8003024:	680c      	ldr	r4, [r1, #0]
 8003026:	8909      	ldrh	r1, [r1, #8]
 8003028:	f8c2 0006 	str.w	r0, [r2, #6]
 800302c:	f8c2 4002 	str.w	r4, [r2, #2]
 8003030:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 8003032:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003034:	220c      	movs	r2, #12
 8003036:	e790      	b.n	8002f5a <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 8003038:	2000      	movs	r0, #0
 800303a:	e7a7      	b.n	8002f8c <RI_GetRegisterGlobal+0x78>
 800303c:	08009964 	.word	0x08009964
 8003040:	08009940 	.word	0x08009940
 8003044:	08009934 	.word	0x08009934

08003048 <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8003048:	b530      	push	{r4, r5, lr}
 800304a:	b095      	sub	sp, #84	@ 0x54
 800304c:	461d      	mov	r5, r3
    switch (typeID)
 800304e:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8003052:	f9bd c060 	ldrsh.w	ip, [sp, #96]	@ 0x60
 8003056:	4614      	mov	r4, r2
    switch (typeID)
 8003058:	2b20      	cmp	r3, #32
 800305a:	d812      	bhi.n	8003082 <RI_GetRegisterMotor1+0x3a>
 800305c:	e8df f003 	tbb	[pc, r3]
 8003060:	11111133 	.word	0x11111133
 8003064:	11111111 	.word	0x11111111
 8003068:	1111116a 	.word	0x1111116a
 800306c:	11111111 	.word	0x11111111
 8003070:	11111145 	.word	0x11111145
 8003074:	11111111 	.word	0x11111111
 8003078:	11111160 	.word	0x11111160
 800307c:	11111111 	.word	0x11111111
 8003080:	14          	.byte	0x14
 8003081:	00          	.byte	0x00
 8003082:	2007      	movs	r0, #7
  }
 8003084:	b015      	add	sp, #84	@ 0x54
 8003086:	bd30      	pop	{r4, r5, pc}
        rawData++;
 8003088:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 800308c:	f104 0302 	add.w	r3, r4, #2
        switch (regID)
 8003090:	f000 82e1 	beq.w	8003656 <RI_GetRegisterMotor1+0x60e>
 8003094:	f200 8083 	bhi.w	800319e <RI_GetRegisterMotor1+0x156>
 8003098:	28e8      	cmp	r0, #232	@ 0xe8
 800309a:	f000 82ed 	beq.w	8003678 <RI_GetRegisterMotor1+0x630>
 800309e:	d86f      	bhi.n	8003180 <RI_GetRegisterMotor1+0x138>
 80030a0:	2868      	cmp	r0, #104	@ 0x68
 80030a2:	f000 82ce 	beq.w	8003642 <RI_GetRegisterMotor1+0x5fa>
 80030a6:	28a8      	cmp	r0, #168	@ 0xa8
 80030a8:	f040 82c6 	bne.w	8003638 <RI_GetRegisterMotor1+0x5f0>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80030ac:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 80030b0:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80030b2:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 80030b6:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80030b8:	f200 8257 	bhi.w	800356a <RI_GetRegisterMotor1+0x522>
 80030bc:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80030be:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 80030c0:	802b      	strh	r3, [r5, #0]
  }
 80030c2:	b015      	add	sp, #84	@ 0x54
 80030c4:	bd30      	pop	{r4, r5, pc}
        if (freeSpace > 0)
 80030c6:	f1bc 0f00 	cmp.w	ip, #0
 80030ca:	f340 825b 	ble.w	8003584 <RI_GetRegisterMotor1+0x53c>
          switch (regID)
 80030ce:	2888      	cmp	r0, #136	@ 0x88
 80030d0:	f000 825c 	beq.w	800358c <RI_GetRegisterMotor1+0x544>
 80030d4:	28c8      	cmp	r0, #200	@ 0xc8
 80030d6:	f000 8263 	beq.w	80035a0 <RI_GetRegisterMotor1+0x558>
 80030da:	2848      	cmp	r0, #72	@ 0x48
 80030dc:	f000 825c 	beq.w	8003598 <RI_GetRegisterMotor1+0x550>
 80030e0:	2005      	movs	r0, #5
          *size = 1;
 80030e2:	2301      	movs	r3, #1
 80030e4:	802b      	strh	r3, [r5, #0]
  }
 80030e6:	b015      	add	sp, #84	@ 0x54
 80030e8:	bd30      	pop	{r4, r5, pc}
        if (freeSpace >= 4)
 80030ea:	f1bc 0f03 	cmp.w	ip, #3
 80030ee:	f340 81f8 	ble.w	80034e2 <RI_GetRegisterMotor1+0x49a>
          switch (regID)
 80030f2:	28d8      	cmp	r0, #216	@ 0xd8
 80030f4:	f000 82ef 	beq.w	80036d6 <RI_GetRegisterMotor1+0x68e>
 80030f8:	f200 81db 	bhi.w	80034b2 <RI_GetRegisterMotor1+0x46a>
 80030fc:	2858      	cmp	r0, #88	@ 0x58
 80030fe:	f000 82c5 	beq.w	800368c <RI_GetRegisterMotor1+0x644>
 8003102:	2898      	cmp	r0, #152	@ 0x98
 8003104:	f040 81e6 	bne.w	80034d4 <RI_GetRegisterMotor1+0x48c>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003108:	48a9      	ldr	r0, [pc, #676]	@ (80033b0 <RI_GetRegisterMotor1+0x368>)
 800310a:	f7fe f9eb 	bl	80014e4 <MCI_GetMecSpeedRefUnit>
 800310e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003112:	0040      	lsls	r0, r0, #1
 8003114:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003116:	2000      	movs	r0, #0
          *size = 4;
 8003118:	2304      	movs	r3, #4
 800311a:	802b      	strh	r3, [r5, #0]
  }
 800311c:	b015      	add	sp, #84	@ 0x54
 800311e:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8003120:	28a0      	cmp	r0, #160	@ 0xa0
 8003122:	f000 81fe 	beq.w	8003522 <RI_GetRegisterMotor1+0x4da>
 8003126:	28e0      	cmp	r0, #224	@ 0xe0
 8003128:	f000 81de 	beq.w	80034e8 <RI_GetRegisterMotor1+0x4a0>
            *size= 0 ; /* */
 800312c:	2300      	movs	r3, #0
 800312e:	802b      	strh	r3, [r5, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003130:	2005      	movs	r0, #5
            break;
 8003132:	e7a7      	b.n	8003084 <RI_GetRegisterMotor1+0x3c>
        if (freeSpace >= 2)
 8003134:	f1bc 0f01 	cmp.w	ip, #1
 8003138:	f340 81d3 	ble.w	80034e2 <RI_GetRegisterMotor1+0x49a>
          switch (regID)
 800313c:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 8003140:	f000 830b 	beq.w	800375a <RI_GetRegisterMotor1+0x712>
 8003144:	f200 80a8 	bhi.w	8003298 <RI_GetRegisterMotor1+0x250>
 8003148:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 800314c:	f000 8311 	beq.w	8003772 <RI_GetRegisterMotor1+0x72a>
 8003150:	f200 808d 	bhi.w	800326e <RI_GetRegisterMotor1+0x226>
 8003154:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8003158:	f000 8306 	beq.w	8003768 <RI_GetRegisterMotor1+0x720>
 800315c:	d961      	bls.n	8003222 <RI_GetRegisterMotor1+0x1da>
 800315e:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 8003162:	f000 82f5 	beq.w	8003750 <RI_GetRegisterMotor1+0x708>
 8003166:	d954      	bls.n	8003212 <RI_GetRegisterMotor1+0x1ca>
 8003168:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 800316c:	d144      	bne.n	80031f8 <RI_GetRegisterMotor1+0x1b0>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 800316e:	4891      	ldr	r0, [pc, #580]	@ (80033b4 <RI_GetRegisterMotor1+0x36c>)
 8003170:	aa13      	add	r2, sp, #76	@ 0x4c
 8003172:	a912      	add	r1, sp, #72	@ 0x48
 8003174:	f006 f9b8 	bl	80094e8 <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 8003178:	f8bd 3048 	ldrh.w	r3, [sp, #72]	@ 0x48
 800317c:	8023      	strh	r3, [r4, #0]
              break;
 800317e:	e0af      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003180:	f5b0 7f94 	cmp.w	r0, #296	@ 0x128
 8003184:	f040 8258 	bne.w	8003638 <RI_GetRegisterMotor1+0x5f0>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003188:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 800318c:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 800318e:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 8003192:	8022      	strh	r2, [r4, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003194:	f200 81dd 	bhi.w	8003552 <RI_GetRegisterMotor1+0x50a>
 8003198:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800319a:	2008      	movs	r0, #8
 800319c:	e790      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
 800319e:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 80031a2:	f000 8201 	beq.w	80035a8 <RI_GetRegisterMotor1+0x560>
 80031a6:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 80031aa:	d112      	bne.n	80031d2 <RI_GetRegisterMotor1+0x18a>
            *rawSize = 4;
 80031ac:	2304      	movs	r3, #4
 80031ae:	8023      	strh	r3, [r4, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80031b0:	487f      	ldr	r0, [pc, #508]	@ (80033b0 <RI_GetRegisterMotor1+0x368>)
 80031b2:	f7fe f9d3 	bl	800155c <MCI_GetIqdref>
 80031b6:	4603      	mov	r3, r0
 80031b8:	8063      	strh	r3, [r4, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80031ba:	487d      	ldr	r0, [pc, #500]	@ (80033b0 <RI_GetRegisterMotor1+0x368>)
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80031bc:	9312      	str	r3, [sp, #72]	@ 0x48
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80031be:	f7fe f9cd 	bl	800155c <MCI_GetIqdref>
        *size = (*rawSize) + 2U;
 80031c2:	8823      	ldrh	r3, [r4, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80031c4:	f3c0 400f 	ubfx	r0, r0, #16, #16
        *size = (*rawSize) + 2U;
 80031c8:	3302      	adds	r3, #2
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80031ca:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 80031cc:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 80031ce:	2000      	movs	r0, #0
            break;
 80031d0:	e776      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
 80031d2:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 80031d6:	f040 822f 	bne.w	8003638 <RI_GetRegisterMotor1+0x5f0>
            *rawSize = 4;
 80031da:	2304      	movs	r3, #4
 80031dc:	8023      	strh	r3, [r4, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 80031de:	4874      	ldr	r0, [pc, #464]	@ (80033b0 <RI_GetRegisterMotor1+0x368>)
 80031e0:	f7fe f970 	bl	80014c4 <MCI_GetLastRampFinalTorque>
 80031e4:	8060      	strh	r0, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 80031e6:	4872      	ldr	r0, [pc, #456]	@ (80033b0 <RI_GetRegisterMotor1+0x368>)
 80031e8:	f7fe f970 	bl	80014cc <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 80031ec:	8823      	ldrh	r3, [r4, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 80031ee:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 80031f0:	3302      	adds	r3, #2
 80031f2:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 80031f4:	2000      	movs	r0, #0
            break;
 80031f6:	e763      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
 80031f8:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 80031fc:	f040 8273 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8003200:	486c      	ldr	r0, [pc, #432]	@ (80033b4 <RI_GetRegisterMotor1+0x36c>)
 8003202:	aa13      	add	r2, sp, #76	@ 0x4c
 8003204:	a912      	add	r1, sp, #72	@ 0x48
 8003206:	f006 f96f 	bl	80094e8 <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 800320a:	f8bd 304c 	ldrh.w	r3, [sp, #76]	@ 0x4c
 800320e:	8023      	strh	r3, [r4, #0]
              break;
 8003210:	e066      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003212:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8003216:	d111      	bne.n	800323c <RI_GetRegisterMotor1+0x1f4>
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 8003218:	4867      	ldr	r0, [pc, #412]	@ (80033b8 <RI_GetRegisterMotor1+0x370>)
 800321a:	f004 fc05 	bl	8007a28 <PID_GetKP>
 800321e:	8020      	strh	r0, [r4, #0]
              break;
 8003220:	e05e      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003222:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8003226:	f000 82ce 	beq.w	80037c6 <RI_GetRegisterMotor1+0x77e>
 800322a:	d919      	bls.n	8003260 <RI_GetRegisterMotor1+0x218>
 800322c:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 8003230:	d10d      	bne.n	800324e <RI_GetRegisterMotor1+0x206>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 8003232:	4862      	ldr	r0, [pc, #392]	@ (80033bc <RI_GetRegisterMotor1+0x374>)
 8003234:	f004 fbf8 	bl	8007a28 <PID_GetKP>
 8003238:	8020      	strh	r0, [r4, #0]
              break;
 800323a:	e051      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800323c:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 8003240:	f040 8251 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 8003244:	485c      	ldr	r0, [pc, #368]	@ (80033b8 <RI_GetRegisterMotor1+0x370>)
 8003246:	f004 fbf3 	bl	8007a30 <PID_GetKI>
 800324a:	8020      	strh	r0, [r4, #0]
              break;
 800324c:	e048      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800324e:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 8003252:	f040 8248 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 8003256:	4859      	ldr	r0, [pc, #356]	@ (80033bc <RI_GetRegisterMotor1+0x374>)
 8003258:	f004 fbea 	bl	8007a30 <PID_GetKI>
 800325c:	8020      	strh	r0, [r4, #0]
              break;
 800325e:	e03f      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003260:	2890      	cmp	r0, #144	@ 0x90
 8003262:	d131      	bne.n	80032c8 <RI_GetRegisterMotor1+0x280>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8003264:	4856      	ldr	r0, [pc, #344]	@ (80033c0 <RI_GetRegisterMotor1+0x378>)
 8003266:	f004 fbdf 	bl	8007a28 <PID_GetKP>
 800326a:	8020      	strh	r0, [r4, #0]
              break;
 800326c:	e038      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800326e:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8003272:	f000 82a3 	beq.w	80037bc <RI_GetRegisterMotor1+0x774>
 8003276:	f240 80ea 	bls.w	800344e <RI_GetRegisterMotor1+0x406>
 800327a:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 800327e:	f000 8296 	beq.w	80037ae <RI_GetRegisterMotor1+0x766>
 8003282:	f240 80da 	bls.w	800343a <RI_GetRegisterMotor1+0x3f2>
 8003286:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 800328a:	f040 822c 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 800328e:	4848      	ldr	r0, [pc, #288]	@ (80033b0 <RI_GetRegisterMotor1+0x368>)
 8003290:	f7fe f964 	bl	800155c <MCI_GetIqdref>
 8003294:	8020      	strh	r0, [r4, #0]
              break;
 8003296:	e023      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003298:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 800329c:	d020      	beq.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800329e:	d83b      	bhi.n	8003318 <RI_GetRegisterMotor1+0x2d0>
 80032a0:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 80032a4:	f000 827e 	beq.w	80037a4 <RI_GetRegisterMotor1+0x75c>
 80032a8:	d927      	bls.n	80032fa <RI_GetRegisterMotor1+0x2b2>
 80032aa:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 80032ae:	f000 826a 	beq.w	8003786 <RI_GetRegisterMotor1+0x73e>
 80032b2:	d91a      	bls.n	80032ea <RI_GetRegisterMotor1+0x2a2>
 80032b4:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 80032b8:	d10e      	bne.n	80032d8 <RI_GetRegisterMotor1+0x290>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).beta;
 80032ba:	483e      	ldr	r0, [pc, #248]	@ (80033b4 <RI_GetRegisterMotor1+0x36c>)
 80032bc:	f006 f8f6 	bl	80094ac <STO_PLL_GetEstimatedBemf>
 80032c0:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80032c4:	8023      	strh	r3, [r4, #0]
              break;
 80032c6:	e00b      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 80032c8:	28d0      	cmp	r0, #208	@ 0xd0
 80032ca:	f040 820c 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 80032ce:	483c      	ldr	r0, [pc, #240]	@ (80033c0 <RI_GetRegisterMotor1+0x378>)
 80032d0:	f004 fbae 	bl	8007a30 <PID_GetKI>
 80032d4:	8020      	strh	r0, [r4, #0]
              break;
 80032d6:	e003      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 80032d8:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 80032dc:	f040 8203 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
    uint8_t retVal = MCP_CMD_OK;
 80032e0:	2000      	movs	r0, #0
          *size = 2;
 80032e2:	2302      	movs	r3, #2
 80032e4:	802b      	strh	r3, [r5, #0]
  }
 80032e6:	b015      	add	sp, #84	@ 0x54
 80032e8:	bd30      	pop	{r4, r5, pc}
 80032ea:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 80032ee:	d128      	bne.n	8003342 <RI_GetRegisterMotor1+0x2fa>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).alpha;
 80032f0:	4830      	ldr	r0, [pc, #192]	@ (80033b4 <RI_GetRegisterMotor1+0x36c>)
 80032f2:	f006 f8e7 	bl	80094c4 <STO_PLL_GetEstimatedCurrent>
 80032f6:	8020      	strh	r0, [r4, #0]
              break;
 80032f8:	e7f2      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 80032fa:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 80032fe:	f000 8222 	beq.w	8003746 <RI_GetRegisterMotor1+0x6fe>
 8003302:	d97d      	bls.n	8003400 <RI_GetRegisterMotor1+0x3b8>
 8003304:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8003308:	d171      	bne.n	80033ee <RI_GetRegisterMotor1+0x3a6>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 800330a:	4829      	ldr	r0, [pc, #164]	@ (80033b0 <RI_GetRegisterMotor1+0x368>)
 800330c:	f7fe f942 	bl	8001594 <MCI_GetValphabeta>
 8003310:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003314:	8023      	strh	r3, [r4, #0]
              break;
 8003316:	e7e3      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003318:	f241 5390 	movw	r3, #5520	@ 0x1590
 800331c:	4298      	cmp	r0, r3
 800331e:	f000 820d 	beq.w	800373c <RI_GetRegisterMotor1+0x6f4>
 8003322:	d92c      	bls.n	800337e <RI_GetRegisterMotor1+0x336>
 8003324:	f241 6350 	movw	r3, #5712	@ 0x1650
 8003328:	4298      	cmp	r0, r3
 800332a:	f000 8236 	beq.w	800379a <RI_GetRegisterMotor1+0x752>
 800332e:	d91d      	bls.n	800336c <RI_GetRegisterMotor1+0x324>
 8003330:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 8003334:	4298      	cmp	r0, r3
 8003336:	d10f      	bne.n	8003358 <RI_GetRegisterMotor1+0x310>
              *regdataU16 = PID_GetKIDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 8003338:	4822      	ldr	r0, [pc, #136]	@ (80033c4 <RI_GetRegisterMotor1+0x37c>)
 800333a:	f004 fb89 	bl	8007a50 <PID_GetKIDivisorPOW2>
 800333e:	8020      	strh	r0, [r4, #0]
              break;
 8003340:	e7ce      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003342:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 8003346:	f040 81ce 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).beta;
 800334a:	481a      	ldr	r0, [pc, #104]	@ (80033b4 <RI_GetRegisterMotor1+0x36c>)
 800334c:	f006 f8ba 	bl	80094c4 <STO_PLL_GetEstimatedCurrent>
 8003350:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003354:	8023      	strh	r3, [r4, #0]
              break;
 8003356:	e7c3      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003358:	f641 1310 	movw	r3, #6416	@ 0x1910
 800335c:	4298      	cmp	r0, r3
 800335e:	f040 81c2 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = PID_GetKPDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 8003362:	4818      	ldr	r0, [pc, #96]	@ (80033c4 <RI_GetRegisterMotor1+0x37c>)
 8003364:	f004 fb6a 	bl	8007a3c <PID_GetKPDivisorPOW2>
 8003368:	8020      	strh	r0, [r4, #0]
              break;
 800336a:	e7b9      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800336c:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8003370:	4298      	cmp	r0, r3
 8003372:	d113      	bne.n	800339c <RI_GetRegisterMotor1+0x354>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 8003374:	4811      	ldr	r0, [pc, #68]	@ (80033bc <RI_GetRegisterMotor1+0x374>)
 8003376:	f004 fb61 	bl	8007a3c <PID_GetKPDivisorPOW2>
 800337a:	8020      	strh	r0, [r4, #0]
              break;
 800337c:	e7b0      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800337e:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8003382:	4298      	cmp	r0, r3
 8003384:	f000 8204 	beq.w	8003790 <RI_GetRegisterMotor1+0x748>
 8003388:	d928      	bls.n	80033dc <RI_GetRegisterMotor1+0x394>
 800338a:	f241 5310 	movw	r3, #5392	@ 0x1510
 800338e:	4298      	cmp	r0, r3
 8003390:	d11a      	bne.n	80033c8 <RI_GetRegisterMotor1+0x380>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 8003392:	4809      	ldr	r0, [pc, #36]	@ (80033b8 <RI_GetRegisterMotor1+0x370>)
 8003394:	f004 fb52 	bl	8007a3c <PID_GetKPDivisorPOW2>
 8003398:	8020      	strh	r0, [r4, #0]
              break;
 800339a:	e7a1      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800339c:	f241 6310 	movw	r3, #5648	@ 0x1610
 80033a0:	4298      	cmp	r0, r3
 80033a2:	f040 81a0 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 80033a6:	4805      	ldr	r0, [pc, #20]	@ (80033bc <RI_GetRegisterMotor1+0x374>)
 80033a8:	f004 fb52 	bl	8007a50 <PID_GetKIDivisorPOW2>
 80033ac:	8020      	strh	r0, [r4, #0]
              break;
 80033ae:	e797      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 80033b0:	20000000 	.word	0x20000000
 80033b4:	20000068 	.word	0x20000068
 80033b8:	200002e0 	.word	0x200002e0
 80033bc:	2000030c 	.word	0x2000030c
 80033c0:	20000338 	.word	0x20000338
 80033c4:	2000009c 	.word	0x2000009c
 80033c8:	f241 5350 	movw	r3, #5456	@ 0x1550
 80033cc:	4298      	cmp	r0, r3
 80033ce:	f040 818a 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 80033d2:	48b2      	ldr	r0, [pc, #712]	@ (800369c <RI_GetRegisterMotor1+0x654>)
 80033d4:	f004 fb3c 	bl	8007a50 <PID_GetKIDivisorPOW2>
 80033d8:	8020      	strh	r0, [r4, #0]
              break;
 80033da:	e781      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 80033dc:	f241 4350 	movw	r3, #5200	@ 0x1450
 80033e0:	4298      	cmp	r0, r3
 80033e2:	d115      	bne.n	8003410 <RI_GetRegisterMotor1+0x3c8>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 80033e4:	48ae      	ldr	r0, [pc, #696]	@ (80036a0 <RI_GetRegisterMotor1+0x658>)
 80033e6:	f004 fb29 	bl	8007a3c <PID_GetKPDivisorPOW2>
 80033ea:	8020      	strh	r0, [r4, #0]
              break;
 80033ec:	e778      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 80033ee:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 80033f2:	f040 8178 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
 80033f6:	4bab      	ldr	r3, [pc, #684]	@ (80036a4 <RI_GetRegisterMotor1+0x65c>)
 80033f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 80033fc:	8023      	strh	r3, [r4, #0]
              break;
 80033fe:	e76f      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003400:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8003404:	d10e      	bne.n	8003424 <RI_GetRegisterMotor1+0x3dc>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8003406:	48a8      	ldr	r0, [pc, #672]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 8003408:	f7fe f8b6 	bl	8001578 <MCI_GetVqd>
 800340c:	8020      	strh	r0, [r4, #0]
              break;
 800340e:	e767      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003410:	f241 4390 	movw	r3, #5264	@ 0x1490
 8003414:	4298      	cmp	r0, r3
 8003416:	f040 8166 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 800341a:	48a1      	ldr	r0, [pc, #644]	@ (80036a0 <RI_GetRegisterMotor1+0x658>)
 800341c:	f004 fb18 	bl	8007a50 <PID_GetKIDivisorPOW2>
 8003420:	8020      	strh	r0, [r4, #0]
              break;
 8003422:	e75d      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003424:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8003428:	f040 815d 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 800342c:	489e      	ldr	r0, [pc, #632]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 800342e:	f7fe f8a3 	bl	8001578 <MCI_GetVqd>
 8003432:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003436:	8023      	strh	r3, [r4, #0]
              break;
 8003438:	e752      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800343a:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 800343e:	d113      	bne.n	8003468 <RI_GetRegisterMotor1+0x420>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8003440:	4899      	ldr	r0, [pc, #612]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 8003442:	f7fe f86f 	bl	8001524 <MCI_GetIalphabeta>
 8003446:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800344a:	8023      	strh	r3, [r4, #0]
              break;
 800344c:	e748      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800344e:	f5b0 6fba 	cmp.w	r0, #1488	@ 0x5d0
 8003452:	f000 8193 	beq.w	800377c <RI_GetRegisterMotor1+0x734>
 8003456:	d91b      	bls.n	8003490 <RI_GetRegisterMotor1+0x448>
 8003458:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 800345c:	d10d      	bne.n	800347a <RI_GetRegisterMotor1+0x432>
              *regdata16 = MCI_GetIab(pMCIN).a;
 800345e:	4892      	ldr	r0, [pc, #584]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 8003460:	f7fe f852 	bl	8001508 <MCI_GetIab>
 8003464:	8020      	strh	r0, [r4, #0]
              break;
 8003466:	e73b      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003468:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 800346c:	f040 813b 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8003470:	488d      	ldr	r0, [pc, #564]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 8003472:	f7fe f865 	bl	8001540 <MCI_GetIqd>
 8003476:	8020      	strh	r0, [r4, #0]
              break;
 8003478:	e732      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 800347a:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 800347e:	f040 8132 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8003482:	4889      	ldr	r0, [pc, #548]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 8003484:	f7fe f840 	bl	8001508 <MCI_GetIab>
 8003488:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800348c:	8023      	strh	r3, [r4, #0]
              break;
 800348e:	e727      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 8003490:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 8003494:	d104      	bne.n	80034a0 <RI_GetRegisterMotor1+0x458>
              *regdata16 = PID_GetKP (&(&STO_PLL_M1)->PIRegulator);
 8003496:	4885      	ldr	r0, [pc, #532]	@ (80036ac <RI_GetRegisterMotor1+0x664>)
 8003498:	f004 fac6 	bl	8007a28 <PID_GetKP>
 800349c:	8020      	strh	r0, [r4, #0]
              break;
 800349e:	e71f      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 80034a0:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 80034a4:	f040 811f 	bne.w	80036e6 <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 80034a8:	4881      	ldr	r0, [pc, #516]	@ (80036b0 <RI_GetRegisterMotor1+0x668>)
 80034aa:	f004 f8c3 	bl	8007634 <VBS_GetAvBusVoltage_V>
 80034ae:	8020      	strh	r0, [r4, #0]
              break;
 80034b0:	e716      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 80034b2:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 80034b6:	f000 8109 	beq.w	80036cc <RI_GetRegisterMotor1+0x684>
 80034ba:	f641 3358 	movw	r3, #7000	@ 0x1b58
 80034be:	4298      	cmp	r0, r3
 80034c0:	d162      	bne.n	8003588 <RI_GetRegisterMotor1+0x540>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 80034c2:	4b7c      	ldr	r3, [pc, #496]	@ (80036b4 <RI_GetRegisterMotor1+0x66c>)
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	f004 fb47 	bl	8007b58 <PQD_GetAvrgElMotorPowerW>
 80034ca:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 80034ce:	9b01      	ldr	r3, [sp, #4]
 80034d0:	6023      	str	r3, [r4, #0]
              break;
 80034d2:	e620      	b.n	8003116 <RI_GetRegisterMotor1+0xce>
 80034d4:	2818      	cmp	r0, #24
 80034d6:	d157      	bne.n	8003588 <RI_GetRegisterMotor1+0x540>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 80034d8:	4873      	ldr	r0, [pc, #460]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 80034da:	f7fd ffc3 	bl	8001464 <MCI_GetFaultState>
 80034de:	6020      	str	r0, [r4, #0]
              break;
 80034e0:	e619      	b.n	8003116 <RI_GetRegisterMotor1+0xce>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80034e2:	2008      	movs	r0, #8
  }
 80034e4:	b015      	add	sp, #84	@ 0x54
 80034e6:	bd30      	pop	{r4, r5, pc}
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 80034e8:	4b73      	ldr	r3, [pc, #460]	@ (80036b8 <RI_GetRegisterMotor1+0x670>)
 80034ea:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 80034ec:	2301      	movs	r3, #1
 80034ee:	802b      	strh	r3, [r5, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 80034f0:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80034f4:	f992 2024 	ldrsb.w	r2, [r2, #36]	@ 0x24
 80034f8:	b17a      	cbz	r2, 800351a <RI_GetRegisterMotor1+0x4d2>
 80034fa:	fa1f fc8c 	uxth.w	ip, ip
 80034fe:	e008      	b.n	8003512 <RI_GetRegisterMotor1+0x4ca>
    *tempdestString = *tempsrcString;
 8003500:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8003504:	882b      	ldrh	r3, [r5, #0]
 8003506:	3301      	adds	r3, #1
 8003508:	b29b      	uxth	r3, r3
 800350a:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800350c:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8003510:	b11a      	cbz	r2, 800351a <RI_GetRegisterMotor1+0x4d2>
 8003512:	459c      	cmp	ip, r3
 8003514:	d8f4      	bhi.n	8003500 <RI_GetRegisterMotor1+0x4b8>
    retVal = MCP_ERROR_STRING_FORMAT;
 8003516:	2006      	movs	r0, #6
 8003518:	e5b4      	b.n	8003084 <RI_GetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 800351a:	2300      	movs	r3, #0
 800351c:	7023      	strb	r3, [r4, #0]
  uint8_t retVal = MCP_CMD_OK;
 800351e:	2000      	movs	r0, #0
 8003520:	e5b0      	b.n	8003084 <RI_GetRegisterMotor1+0x3c>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8003522:	4a66      	ldr	r2, [pc, #408]	@ (80036bc <RI_GetRegisterMotor1+0x674>)
  *size= 1U ; /* /0 is the min String size */
 8003524:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8003526:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 8003528:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800352a:	f991 2000 	ldrsb.w	r2, [r1]
 800352e:	2a00      	cmp	r2, #0
 8003530:	d0f3      	beq.n	800351a <RI_GetRegisterMotor1+0x4d2>
 8003532:	fa1f fc8c 	uxth.w	ip, ip
 8003536:	e009      	b.n	800354c <RI_GetRegisterMotor1+0x504>
    *tempdestString = *tempsrcString;
 8003538:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 800353c:	882b      	ldrh	r3, [r5, #0]
 800353e:	3301      	adds	r3, #1
 8003540:	b29b      	uxth	r3, r3
 8003542:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003544:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8003548:	2a00      	cmp	r2, #0
 800354a:	d0e6      	beq.n	800351a <RI_GetRegisterMotor1+0x4d2>
 800354c:	459c      	cmp	ip, r3
 800354e:	d8f3      	bhi.n	8003538 <RI_GetRegisterMotor1+0x4f0>
 8003550:	e7e1      	b.n	8003516 <RI_GetRegisterMotor1+0x4ce>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8003552:	4a5b      	ldr	r2, [pc, #364]	@ (80036c0 <RI_GetRegisterMotor1+0x678>)
 8003554:	6850      	ldr	r0, [r2, #4]
 8003556:	6814      	ldr	r4, [r2, #0]
 8003558:	6891      	ldr	r1, [r2, #8]
 800355a:	68d2      	ldr	r2, [r2, #12]
 800355c:	60da      	str	r2, [r3, #12]
 800355e:	6058      	str	r0, [r3, #4]
 8003560:	601c      	str	r4, [r3, #0]
 8003562:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8003564:	2000      	movs	r0, #0
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8003566:	230e      	movs	r3, #14
 8003568:	e5aa      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 800356a:	4a56      	ldr	r2, [pc, #344]	@ (80036c4 <RI_GetRegisterMotor1+0x67c>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 800356c:	6812      	ldr	r2, [r2, #0]
 800356e:	6850      	ldr	r0, [r2, #4]
 8003570:	6814      	ldr	r4, [r2, #0]
 8003572:	6891      	ldr	r1, [r2, #8]
 8003574:	68d2      	ldr	r2, [r2, #12]
 8003576:	60da      	str	r2, [r3, #12]
 8003578:	6058      	str	r0, [r3, #4]
 800357a:	601c      	str	r4, [r3, #0]
 800357c:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 800357e:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8003580:	2312      	movs	r3, #18
 8003582:	e59d      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003584:	4608      	mov	r0, r1
 8003586:	e57d      	b.n	8003084 <RI_GetRegisterMotor1+0x3c>
 8003588:	2005      	movs	r0, #5
 800358a:	e5c5      	b.n	8003118 <RI_GetRegisterMotor1+0xd0>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 800358c:	4846      	ldr	r0, [pc, #280]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 800358e:	f7fd ff6f 	bl	8001470 <MCI_GetControlMode>
 8003592:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003594:	2000      	movs	r0, #0
 8003596:	e5a4      	b.n	80030e2 <RI_GetRegisterMotor1+0x9a>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8003598:	4843      	ldr	r0, [pc, #268]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 800359a:	f7fd ff19 	bl	80013d0 <MCI_GetSTMState>
              break;
 800359e:	e7f8      	b.n	8003592 <RI_GetRegisterMotor1+0x54a>
static inline uint8_t RUC_GetNumberOfPhases(RevUpCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  return ((MC_NULL == pHandle) ? 0U : (uint8_t)pHandle->bPhaseNbr);
#else
  return ((uint8_t)pHandle->bPhaseNbr);
 80035a0:	4b49      	ldr	r3, [pc, #292]	@ (80036c8 <RI_GetRegisterMotor1+0x680>)
 80035a2:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
              break;
 80035a6:	e7f4      	b.n	8003592 <RI_GetRegisterMotor1+0x54a>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80035a8:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 80035ac:	2328      	movs	r3, #40	@ 0x28
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80035ae:	f1bc 0f29 	cmp.w	ip, #41	@ 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 80035b2:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80035b4:	f240 8094 	bls.w	80036e0 <RI_GetRegisterMotor1+0x698>
    retValue = false;
  }
  else
  {
#endif
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80035b8:	4b43      	ldr	r3, [pc, #268]	@ (80036c8 <RI_GetRegisterMotor1+0x680>)
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80035ba:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80035be:	f9b3 0010 	ldrsh.w	r0, [r3, #16]
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 80035c2:	8999      	ldrh	r1, [r3, #12]
                *durationms  = revUpPhase.hDurationms;
 80035c4:	8121      	strh	r1, [r4, #8]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80035c6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 80035ca:	80e0      	strh	r0, [r4, #6]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80035cc:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80035ce:	f9b3 001c 	ldrsh.w	r0, [r3, #28]
 80035d2:	f8c4 2002 	str.w	r2, [r4, #2]
 80035d6:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 80035da:	8b19      	ldrh	r1, [r3, #24]
                *durationms  = revUpPhase.hDurationms;
 80035dc:	8221      	strh	r1, [r4, #16]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80035de:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 80035e2:	81e0      	strh	r0, [r4, #14]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80035e4:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80035e6:	f9b3 0028 	ldrsh.w	r0, [r3, #40]	@ 0x28
 80035ea:	f8c4 200a 	str.w	r2, [r4, #10]
 80035ee:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	@ 0x26
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 80035f2:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
                *durationms  = revUpPhase.hDurationms;
 80035f4:	8321      	strh	r1, [r4, #24]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80035f6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 80035fa:	82e0      	strh	r0, [r4, #22]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80035fc:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80035fe:	f9b3 0034 	ldrsh.w	r0, [r3, #52]	@ 0x34
 8003602:	f8c4 2012 	str.w	r2, [r4, #18]
 8003606:	f9b3 2032 	ldrsh.w	r2, [r3, #50]	@ 0x32
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 800360a:	8e19      	ldrh	r1, [r3, #48]	@ 0x30
                *durationms  = revUpPhase.hDurationms;
 800360c:	8421      	strh	r1, [r4, #32]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 800360e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8003612:	83e0      	strh	r0, [r4, #30]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003614:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8003616:	f9b3 0040 	ldrsh.w	r0, [r3, #64]	@ 0x40
 800361a:	f8c4 201a 	str.w	r2, [r4, #26]
 800361e:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	@ 0x3e
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8003622:	8f99      	ldrh	r1, [r3, #60]	@ 0x3c
                *durationms  = revUpPhase.hDurationms;
 8003624:	8521      	strh	r1, [r4, #40]	@ 0x28
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003626:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800362a:	0052      	lsls	r2, r2, #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 800362c:	84e0      	strh	r0, [r4, #38]	@ 0x26
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 800362e:	f8c4 2022 	str.w	r2, [r4, #34]	@ 0x22
                *durationms  = revUpPhase.hDurationms;
 8003632:	232a      	movs	r3, #42	@ 0x2a
    uint8_t retVal = MCP_CMD_OK;
 8003634:	2000      	movs	r0, #0
 8003636:	e543      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
        *size = (*rawSize) + 2U;
 8003638:	8823      	ldrh	r3, [r4, #0]
 800363a:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 800363c:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 800363e:	b29b      	uxth	r3, r3
 8003640:	e53e      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003642:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003646:	223c      	movs	r2, #60	@ 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003648:	f1bc 0f3d 	cmp.w	ip, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 800364c:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800364e:	d859      	bhi.n	8003704 <RI_GetRegisterMotor1+0x6bc>
 8003650:	233e      	movs	r3, #62	@ 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003652:	2008      	movs	r0, #8
 8003654:	e534      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8003656:	4814      	ldr	r0, [pc, #80]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 8003658:	f7fd ff30 	bl	80014bc <MCI_GetLastRampFinalSpeed>
 800365c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003660:	0043      	lsls	r3, r0, #1
 8003662:	f8c4 3002 	str.w	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003666:	4810      	ldr	r0, [pc, #64]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 8003668:	f7fd ff30 	bl	80014cc <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 800366c:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 800366e:	80e0      	strh	r0, [r4, #6]
            *rawSize = 6;
 8003670:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003672:	2000      	movs	r0, #0
            break;
 8003674:	2308      	movs	r3, #8
 8003676:	e523      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003678:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 800367c:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800367e:	f1bc 0f0f 	cmp.w	ip, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003682:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003684:	d831      	bhi.n	80036ea <RI_GetRegisterMotor1+0x6a2>
 8003686:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003688:	2008      	movs	r0, #8
 800368a:	e519      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 800368c:	4806      	ldr	r0, [pc, #24]	@ (80036a8 <RI_GetRegisterMotor1+0x660>)
 800368e:	f7fd ff25 	bl	80014dc <MCI_GetAvrgMecSpeedUnit>
 8003692:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003696:	0040      	lsls	r0, r0, #1
 8003698:	6020      	str	r0, [r4, #0]
              break;
 800369a:	e53c      	b.n	8003116 <RI_GetRegisterMotor1+0xce>
 800369c:	200002e0 	.word	0x200002e0
 80036a0:	20000338 	.word	0x20000338
 80036a4:	20000068 	.word	0x20000068
 80036a8:	20000000 	.word	0x20000000
 80036ac:	2000009c 	.word	0x2000009c
 80036b0:	20000374 	.word	0x20000374
 80036b4:	20000028 	.word	0x20000028
 80036b8:	20000408 	.word	0x20000408
 80036bc:	20000410 	.word	0x20000410
 80036c0:	20000414 	.word	0x20000414
 80036c4:	20000404 	.word	0x20000404
 80036c8:	20000234 	.word	0x20000234
static inline int32_t STO_PLL_GetObservedBemfLevel(STO_PLL_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
 80036cc:	4b40      	ldr	r3, [pc, #256]	@ (80037d0 <RI_GetRegisterMotor1+0x788>)
 80036ce:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
              *regdata32 = STO_PLL_GetObservedBemfLevel(&STO_PLL_M1);
 80036d2:	6023      	str	r3, [r4, #0]
              break;
 80036d4:	e51f      	b.n	8003116 <RI_GetRegisterMotor1+0xce>
  return (pHandle->Est_Bemf_Level);
 80036d6:	4b3e      	ldr	r3, [pc, #248]	@ (80037d0 <RI_GetRegisterMotor1+0x788>)
 80036d8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(&STO_PLL_M1);
 80036dc:	6023      	str	r3, [r4, #0]
              break;
 80036de:	e51a      	b.n	8003116 <RI_GetRegisterMotor1+0xce>
 80036e0:	232a      	movs	r3, #42	@ 0x2a
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80036e2:	2008      	movs	r0, #8
 80036e4:	e4ec      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
 80036e6:	2005      	movs	r0, #5
 80036e8:	e5fb      	b.n	80032e2 <RI_GetRegisterMotor1+0x29a>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 80036ea:	4a3a      	ldr	r2, [pc, #232]	@ (80037d4 <RI_GetRegisterMotor1+0x78c>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 80036ec:	6812      	ldr	r2, [r2, #0]
 80036ee:	6810      	ldr	r0, [r2, #0]
 80036f0:	6851      	ldr	r1, [r2, #4]
 80036f2:	6894      	ldr	r4, [r2, #8]
 80036f4:	609c      	str	r4, [r3, #8]
 80036f6:	6018      	str	r0, [r3, #0]
 80036f8:	6059      	str	r1, [r3, #4]
 80036fa:	8992      	ldrh	r2, [r2, #12]
 80036fc:	819a      	strh	r2, [r3, #12]
    uint8_t retVal = MCP_CMD_OK;
 80036fe:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8003700:	2310      	movs	r3, #16
 8003702:	e4dd      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 8003704:	4a34      	ldr	r2, [pc, #208]	@ (80037d8 <RI_GetRegisterMotor1+0x790>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8003706:	6812      	ldr	r2, [r2, #0]
 8003708:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
 800370c:	6814      	ldr	r4, [r2, #0]
 800370e:	6850      	ldr	r0, [r2, #4]
 8003710:	6891      	ldr	r1, [r2, #8]
 8003712:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8003716:	f8c3 c00c 	str.w	ip, [r3, #12]
 800371a:	3210      	adds	r2, #16
 800371c:	4572      	cmp	r2, lr
 800371e:	601c      	str	r4, [r3, #0]
 8003720:	6058      	str	r0, [r3, #4]
 8003722:	6099      	str	r1, [r3, #8]
 8003724:	f103 0310 	add.w	r3, r3, #16
 8003728:	d1f0      	bne.n	800370c <RI_GetRegisterMotor1+0x6c4>
 800372a:	6810      	ldr	r0, [r2, #0]
 800372c:	6851      	ldr	r1, [r2, #4]
 800372e:	6892      	ldr	r2, [r2, #8]
 8003730:	609a      	str	r2, [r3, #8]
 8003732:	6018      	str	r0, [r3, #0]
 8003734:	6059      	str	r1, [r3, #4]
    uint8_t retVal = MCP_CMD_OK;
 8003736:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8003738:	233e      	movs	r3, #62	@ 0x3e
 800373a:	e4c1      	b.n	80030c0 <RI_GetRegisterMotor1+0x78>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 800373c:	4827      	ldr	r0, [pc, #156]	@ (80037dc <RI_GetRegisterMotor1+0x794>)
 800373e:	f004 f9a7 	bl	8007a90 <PID_GetKDDivisorPOW2>
 8003742:	8020      	strh	r0, [r4, #0]
              break;
 8003744:	e5cc      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8003746:	4826      	ldr	r0, [pc, #152]	@ (80037e0 <RI_GetRegisterMotor1+0x798>)
 8003748:	f7fd ff24 	bl	8001594 <MCI_GetValphabeta>
 800374c:	8020      	strh	r0, [r4, #0]
              break;
 800374e:	e5c7      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 8003750:	4822      	ldr	r0, [pc, #136]	@ (80037dc <RI_GetRegisterMotor1+0x794>)
 8003752:	f004 f999 	bl	8007a88 <PID_GetKD>
 8003756:	8020      	strh	r0, [r4, #0]
              break;
 8003758:	e5c2      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 800375a:	4821      	ldr	r0, [pc, #132]	@ (80037e0 <RI_GetRegisterMotor1+0x798>)
 800375c:	f7fd fefe 	bl	800155c <MCI_GetIqdref>
 8003760:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003764:	8023      	strh	r3, [r4, #0]
              break;
 8003766:	e5bb      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 8003768:	481e      	ldr	r0, [pc, #120]	@ (80037e4 <RI_GetRegisterMotor1+0x79c>)
 800376a:	f004 f98d 	bl	8007a88 <PID_GetKD>
 800376e:	8020      	strh	r0, [r4, #0]
              break;
 8003770:	e5b6      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = PID_GetKI (&(&STO_PLL_M1)->PIRegulator);
 8003772:	481d      	ldr	r0, [pc, #116]	@ (80037e8 <RI_GetRegisterMotor1+0x7a0>)
 8003774:	f004 f95c 	bl	8007a30 <PID_GetKI>
 8003778:	8020      	strh	r0, [r4, #0]
              break;
 800377a:	e5b1      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 800377c:	481b      	ldr	r0, [pc, #108]	@ (80037ec <RI_GetRegisterMotor1+0x7a4>)
 800377e:	f004 f935 	bl	80079ec <NTC_GetAvTemp_C>
 8003782:	8020      	strh	r0, [r4, #0]
              break;
 8003784:	e5ac      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).alpha;
 8003786:	4812      	ldr	r0, [pc, #72]	@ (80037d0 <RI_GetRegisterMotor1+0x788>)
 8003788:	f005 fe90 	bl	80094ac <STO_PLL_GetEstimatedBemf>
 800378c:	8020      	strh	r0, [r4, #0]
              break;
 800378e:	e5a7      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 8003790:	4817      	ldr	r0, [pc, #92]	@ (80037f0 <RI_GetRegisterMotor1+0x7a8>)
 8003792:	f004 f97d 	bl	8007a90 <PID_GetKDDivisorPOW2>
 8003796:	8020      	strh	r0, [r4, #0]
              break;
 8003798:	e5a2      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 800379a:	4812      	ldr	r0, [pc, #72]	@ (80037e4 <RI_GetRegisterMotor1+0x79c>)
 800379c:	f004 f978 	bl	8007a90 <PID_GetKDDivisorPOW2>
 80037a0:	8020      	strh	r0, [r4, #0]
              break;
 80037a2:	e59d      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 80037a4:	480a      	ldr	r0, [pc, #40]	@ (80037d0 <RI_GetRegisterMotor1+0x788>)
 80037a6:	f005 fb33 	bl	8008e10 <SPD_GetS16Speed>
 80037aa:	8020      	strh	r0, [r4, #0]
              break;
 80037ac:	e598      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 80037ae:	480c      	ldr	r0, [pc, #48]	@ (80037e0 <RI_GetRegisterMotor1+0x798>)
 80037b0:	f7fd fec6 	bl	8001540 <MCI_GetIqd>
 80037b4:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80037b8:	8023      	strh	r3, [r4, #0]
              break;
 80037ba:	e591      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 80037bc:	4808      	ldr	r0, [pc, #32]	@ (80037e0 <RI_GetRegisterMotor1+0x798>)
 80037be:	f7fd feb1 	bl	8001524 <MCI_GetIalphabeta>
 80037c2:	8020      	strh	r0, [r4, #0]
              break;
 80037c4:	e58c      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 80037c6:	480a      	ldr	r0, [pc, #40]	@ (80037f0 <RI_GetRegisterMotor1+0x7a8>)
 80037c8:	f004 f95e 	bl	8007a88 <PID_GetKD>
 80037cc:	8020      	strh	r0, [r4, #0]
              break;
 80037ce:	e587      	b.n	80032e0 <RI_GetRegisterMotor1+0x298>
 80037d0:	20000068 	.word	0x20000068
 80037d4:	2000040c 	.word	0x2000040c
 80037d8:	20000408 	.word	0x20000408
 80037dc:	200002e0 	.word	0x200002e0
 80037e0:	20000000 	.word	0x20000000
 80037e4:	2000030c 	.word	0x2000030c
 80037e8:	2000009c 	.word	0x2000009c
 80037ec:	200003a0 	.word	0x200003a0
 80037f0:	20000338 	.word	0x20000338

080037f4 <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 80037f4:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 80037f8:	3808      	subs	r0, #8
 80037fa:	b2c0      	uxtb	r0, r0
 80037fc:	2810      	cmp	r0, #16
 80037fe:	bf9a      	itte	ls
 8003800:	4b01      	ldrls	r3, [pc, #4]	@ (8003808 <RI_GetIDSize+0x14>)
 8003802:	5c18      	ldrbls	r0, [r3, r0]
 8003804:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 8003806:	4770      	bx	lr
 8003808:	08009a84 	.word	0x08009a84

0800380c <RI_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 800380c:	f000 0338 	and.w	r3, r0, #56	@ 0x38
 8003810:	2b10      	cmp	r3, #16
 8003812:	d003      	beq.n	800381c <RI_GetPtrReg+0x10>
 8003814:	4a43      	ldr	r2, [pc, #268]	@ (8003924 <RI_GetPtrReg+0x118>)
      }

      default:
      {
        *dataPtr = &nullData16;
        retVal = MCP_ERROR_UNKNOWN_REG;
 8003816:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003818:	600a      	str	r2, [r1, #0]
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 800381a:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 800381c:	f020 0007 	bic.w	r0, r0, #7
 8003820:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8003824:	b283      	uxth	r3, r0
 8003826:	d073      	beq.n	8003910 <RI_GetPtrReg+0x104>
 8003828:	d80f      	bhi.n	800384a <RI_GetPtrReg+0x3e>
 800382a:	f5b3 6f0d 	cmp.w	r3, #2256	@ 0x8d0
 800382e:	d074      	beq.n	800391a <RI_GetPtrReg+0x10e>
 8003830:	d824      	bhi.n	800387c <RI_GetPtrReg+0x70>
 8003832:	f5b3 6f05 	cmp.w	r3, #2128	@ 0x850
 8003836:	d058      	beq.n	80038ea <RI_GetPtrReg+0xde>
 8003838:	d915      	bls.n	8003866 <RI_GetPtrReg+0x5a>
 800383a:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 800383e:	d1e9      	bne.n	8003814 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8003840:	4b39      	ldr	r3, [pc, #228]	@ (8003928 <RI_GetPtrReg+0x11c>)
 8003842:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003844:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8003846:	3206      	adds	r2, #6
            break;
 8003848:	e7e6      	b.n	8003818 <RI_GetPtrReg+0xc>
 800384a:	f5b3 6f35 	cmp.w	r3, #2896	@ 0xb50
 800384e:	d049      	beq.n	80038e4 <RI_GetPtrReg+0xd8>
 8003850:	d929      	bls.n	80038a6 <RI_GetPtrReg+0x9a>
 8003852:	f5b3 6f45 	cmp.w	r3, #3152	@ 0xc50
 8003856:	d041      	beq.n	80038dc <RI_GetPtrReg+0xd0>
 8003858:	f5b3 6f49 	cmp.w	r3, #3216	@ 0xc90
 800385c:	d119      	bne.n	8003892 <RI_GetPtrReg+0x86>
 800385e:	4a33      	ldr	r2, [pc, #204]	@ (800392c <RI_GetPtrReg+0x120>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003860:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003862:	2000      	movs	r0, #0
}
 8003864:	4770      	bx	lr
 8003866:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800386a:	d04d      	beq.n	8003908 <RI_GetPtrReg+0xfc>
 800386c:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8003870:	d1d0      	bne.n	8003814 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003872:	4b2d      	ldr	r3, [pc, #180]	@ (8003928 <RI_GetPtrReg+0x11c>)
 8003874:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003876:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003878:	3202      	adds	r2, #2
            break;
 800387a:	e7cd      	b.n	8003818 <RI_GetPtrReg+0xc>
 800387c:	f5b3 6f15 	cmp.w	r3, #2384	@ 0x950
 8003880:	d038      	beq.n	80038f4 <RI_GetPtrReg+0xe8>
 8003882:	f5b3 6f19 	cmp.w	r3, #2448	@ 0x990
 8003886:	d119      	bne.n	80038bc <RI_GetPtrReg+0xb0>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003888:	4b27      	ldr	r3, [pc, #156]	@ (8003928 <RI_GetPtrReg+0x11c>)
 800388a:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800388c:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 800388e:	3212      	adds	r2, #18
            break;
 8003890:	e7c2      	b.n	8003818 <RI_GetPtrReg+0xc>
 8003892:	4824      	ldr	r0, [pc, #144]	@ (8003924 <RI_GetPtrReg+0x118>)
 8003894:	4a26      	ldr	r2, [pc, #152]	@ (8003930 <RI_GetPtrReg+0x124>)
 8003896:	f5b3 6f39 	cmp.w	r3, #2960	@ 0xb90
 800389a:	bf16      	itet	ne
 800389c:	4602      	movne	r2, r0
 800389e:	2000      	moveq	r0, #0
 80038a0:	2005      	movne	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80038a2:	600a      	str	r2, [r1, #0]
}
 80038a4:	4770      	bx	lr
 80038a6:	f5b3 6f25 	cmp.w	r3, #2640	@ 0xa50
 80038aa:	d028      	beq.n	80038fe <RI_GetPtrReg+0xf2>
 80038ac:	f5b3 6f29 	cmp.w	r3, #2704	@ 0xa90
 80038b0:	d10c      	bne.n	80038cc <RI_GetPtrReg+0xc0>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 80038b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003928 <RI_GetPtrReg+0x11c>)
 80038b4:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80038b6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 80038b8:	321c      	adds	r2, #28
            break;
 80038ba:	e7ad      	b.n	8003818 <RI_GetPtrReg+0xc>
 80038bc:	f5b3 6f11 	cmp.w	r3, #2320	@ 0x910
 80038c0:	d1a8      	bne.n	8003814 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 80038c2:	4b19      	ldr	r3, [pc, #100]	@ (8003928 <RI_GetPtrReg+0x11c>)
 80038c4:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80038c6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 80038c8:	320e      	adds	r2, #14
            break;
 80038ca:	e7a5      	b.n	8003818 <RI_GetPtrReg+0xc>
 80038cc:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 80038d0:	d1a0      	bne.n	8003814 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 80038d2:	4b15      	ldr	r3, [pc, #84]	@ (8003928 <RI_GetPtrReg+0x11c>)
 80038d4:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80038d6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 80038d8:	3218      	adds	r2, #24
            break;
 80038da:	e79d      	b.n	8003818 <RI_GetPtrReg+0xc>
 80038dc:	4a15      	ldr	r2, [pc, #84]	@ (8003934 <RI_GetPtrReg+0x128>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80038de:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 80038e0:	2000      	movs	r0, #0
}
 80038e2:	4770      	bx	lr
 80038e4:	4a14      	ldr	r2, [pc, #80]	@ (8003938 <RI_GetPtrReg+0x12c>)
  uint8_t retVal = MCP_CMD_OK;
 80038e6:	2000      	movs	r0, #0
 80038e8:	e796      	b.n	8003818 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 80038ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003928 <RI_GetPtrReg+0x11c>)
 80038ec:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80038ee:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 80038f0:	3204      	adds	r2, #4
            break;
 80038f2:	e791      	b.n	8003818 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80038f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003928 <RI_GetPtrReg+0x11c>)
 80038f6:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80038f8:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80038fa:	3210      	adds	r2, #16
            break;
 80038fc:	e78c      	b.n	8003818 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 80038fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003928 <RI_GetPtrReg+0x11c>)
 8003900:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003902:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8003904:	321a      	adds	r2, #26
            break;
 8003906:	e787      	b.n	8003818 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003908:	4b07      	ldr	r3, [pc, #28]	@ (8003928 <RI_GetPtrReg+0x11c>)
  uint8_t retVal = MCP_CMD_OK;
 800390a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 800390c:	685a      	ldr	r2, [r3, #4]
             break;
 800390e:	e783      	b.n	8003818 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8003910:	4b05      	ldr	r3, [pc, #20]	@ (8003928 <RI_GetPtrReg+0x11c>)
 8003912:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003914:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8003916:	3216      	adds	r2, #22
            break;
 8003918:	e77e      	b.n	8003818 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 800391a:	4b03      	ldr	r3, [pc, #12]	@ (8003928 <RI_GetPtrReg+0x11c>)
 800391c:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800391e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8003920:	320c      	adds	r2, #12
            break;
 8003922:	e779      	b.n	8003818 <RI_GetPtrReg+0xc>
 8003924:	20001abc 	.word	0x20001abc
 8003928:	20000000 	.word	0x20000000
 800392c:	200000da 	.word	0x200000da
 8003930:	20000074 	.word	0x20000074
 8003934:	200000d8 	.word	0x200000d8
 8003938:	2000006c 	.word	0x2000006c

0800393c <RCM_RegisterRegConv>:
  * @param  regConv Pointer to the regular conversion parameters.
  *         Contains ADC, Channel and sampling time to be used.
  *
  */
void RCM_RegisterRegConv(RegConv_t *regConv)
{
 800393c:	b470      	push	{r4, r5, r6}

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800393e:	4e79      	ldr	r6, [pc, #484]	@ (8003b24 <RCM_RegisterRegConv+0x1e8>)
 8003940:	6832      	ldr	r2, [r6, #0]
 8003942:	2a00      	cmp	r2, #0
 8003944:	d035      	beq.n	80039b2 <RCM_RegisterRegConv+0x76>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003946:	7901      	ldrb	r1, [r0, #4]
 8003948:	7913      	ldrb	r3, [r2, #4]
 800394a:	4299      	cmp	r1, r3
 800394c:	d01f      	beq.n	800398e <RCM_RegisterRegConv+0x52>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800394e:	6874      	ldr	r4, [r6, #4]
 8003950:	2c00      	cmp	r4, #0
 8003952:	f000 80c5 	beq.w	8003ae0 <RCM_RegisterRegConv+0x1a4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003956:	7923      	ldrb	r3, [r4, #4]
 8003958:	428b      	cmp	r3, r1
  uint8_t handle = 255U;
 800395a:	f04f 02ff 	mov.w	r2, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800395e:	d030      	beq.n	80039c2 <RCM_RegisterRegConv+0x86>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003960:	68b5      	ldr	r5, [r6, #8]
 8003962:	2d00      	cmp	r5, #0
 8003964:	f000 80a2 	beq.w	8003aac <RCM_RegisterRegConv+0x170>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003968:	792b      	ldrb	r3, [r5, #4]
 800396a:	428b      	cmp	r3, r1
 800396c:	d02f      	beq.n	80039ce <RCM_RegisterRegConv+0x92>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800396e:	68f4      	ldr	r4, [r6, #12]
 8003970:	2c00      	cmp	r4, #0
 8003972:	f000 80a7 	beq.w	8003ac4 <RCM_RegisterRegConv+0x188>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003976:	7923      	ldrb	r3, [r4, #4]
 8003978:	428b      	cmp	r3, r1
 800397a:	f000 80aa 	beq.w	8003ad2 <RCM_RegisterRegConv+0x196>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 800397e:	2a03      	cmp	r2, #3
 8003980:	bf88      	it	hi
 8003982:	22ff      	movhi	r2, #255	@ 0xff
 8003984:	f240 80b6 	bls.w	8003af4 <RCM_RegisterRegConv+0x1b8>
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
}
 8003988:	bc70      	pop	{r4, r5, r6}
  regConv->convHandle = handle;
 800398a:	7302      	strb	r2, [r0, #12]
}
 800398c:	4770      	bx	lr
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 800398e:	6803      	ldr	r3, [r0, #0]
 8003990:	6812      	ldr	r2, [r2, #0]
 8003992:	4293      	cmp	r3, r2
 8003994:	d021      	beq.n	80039da <RCM_RegisterRegConv+0x9e>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003996:	6874      	ldr	r4, [r6, #4]
 8003998:	2c00      	cmp	r4, #0
 800399a:	d1dc      	bne.n	8003956 <RCM_RegisterRegConv+0x1a>
 800399c:	68b5      	ldr	r5, [r6, #8]
      i++;
 800399e:	2201      	movs	r2, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80039a0:	2d00      	cmp	r5, #0
 80039a2:	d1e1      	bne.n	8003968 <RCM_RegisterRegConv+0x2c>
 80039a4:	68f4      	ldr	r4, [r6, #12]
 80039a6:	b1dc      	cbz	r4, 80039e0 <RCM_RegisterRegConv+0xa4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80039a8:	7925      	ldrb	r5, [r4, #4]
 80039aa:	7901      	ldrb	r1, [r0, #4]
 80039ac:	428d      	cmp	r5, r1
 80039ae:	d115      	bne.n	80039dc <RCM_RegisterRegConv+0xa0>
 80039b0:	e090      	b.n	8003ad4 <RCM_RegisterRegConv+0x198>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80039b2:	6874      	ldr	r4, [r6, #4]
 80039b4:	2c00      	cmp	r4, #0
 80039b6:	f000 80a5 	beq.w	8003b04 <RCM_RegisterRegConv+0x1c8>
 80039ba:	7901      	ldrb	r1, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80039bc:	7923      	ldrb	r3, [r4, #4]
 80039be:	428b      	cmp	r3, r1
 80039c0:	d1ce      	bne.n	8003960 <RCM_RegisterRegConv+0x24>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80039c2:	6824      	ldr	r4, [r4, #0]
 80039c4:	6803      	ldr	r3, [r0, #0]
 80039c6:	42a3      	cmp	r3, r4
 80039c8:	d1ca      	bne.n	8003960 <RCM_RegisterRegConv+0x24>
      i++;
 80039ca:	2201      	movs	r2, #1
 80039cc:	e006      	b.n	80039dc <RCM_RegisterRegConv+0xa0>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80039ce:	682c      	ldr	r4, [r5, #0]
 80039d0:	6803      	ldr	r3, [r0, #0]
 80039d2:	429c      	cmp	r4, r3
 80039d4:	d1cb      	bne.n	800396e <RCM_RegisterRegConv+0x32>
      i++;
 80039d6:	2202      	movs	r2, #2
 80039d8:	e000      	b.n	80039dc <RCM_RegisterRegConv+0xa0>
    uint8_t i = 0;
 80039da:	2200      	movs	r2, #0
    while (i < RCM_MAX_CONV)
 80039dc:	f04f 0400 	mov.w	r4, #0
 80039e0:	f362 0407 	bfi	r4, r2, #0, #8
 80039e4:	f362 240f 	bfi	r4, r2, #8, #8
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 80039e8:	4d4f      	ldr	r5, [pc, #316]	@ (8003b28 <RCM_RegisterRegConv+0x1ec>)
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039ea:	6899      	ldr	r1, [r3, #8]
      RCM_handle_array [handle] = regConv;
 80039ec:	f846 0022 	str.w	r0, [r6, r2, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 80039f0:	2600      	movs	r6, #0
 80039f2:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
 80039f6:	07ce      	lsls	r6, r1, #31
 80039f8:	d422      	bmi.n	8003a40 <RCM_RegisterRegConv+0x104>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80039fa:	6859      	ldr	r1, [r3, #4]
 80039fc:	f021 0104 	bic.w	r1, r1, #4
 8003a00:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003a02:	2104      	movs	r1, #4
 8003a04:	6019      	str	r1, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8003a06:	6859      	ldr	r1, [r3, #4]
 8003a08:	f021 0120 	bic.w	r1, r1, #32
 8003a0c:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003a0e:	2120      	movs	r1, #32
 8003a10:	6019      	str	r1, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003a12:	6899      	ldr	r1, [r3, #8]
 8003a14:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 8003a18:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8003a1c:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
 8003a20:	6099      	str	r1, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003a22:	6899      	ldr	r1, [r3, #8]
 8003a24:	2900      	cmp	r1, #0
 8003a26:	dbfc      	blt.n	8003a22 <RCM_RegisterRegConv+0xe6>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003a28:	6819      	ldr	r1, [r3, #0]
 8003a2a:	07cd      	lsls	r5, r1, #31
 8003a2c:	d408      	bmi.n	8003a40 <RCM_RegisterRegConv+0x104>
  MODIFY_REG(ADCx->CR,
 8003a2e:	4d3f      	ldr	r5, [pc, #252]	@ (8003b2c <RCM_RegisterRegConv+0x1f0>)
 8003a30:	6899      	ldr	r1, [r3, #8]
 8003a32:	4029      	ands	r1, r5
 8003a34:	f041 0101 	orr.w	r1, r1, #1
 8003a38:	6099      	str	r1, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003a3a:	6819      	ldr	r1, [r3, #0]
 8003a3c:	07c9      	lsls	r1, r1, #31
 8003a3e:	d5f7      	bpl.n	8003a30 <RCM_RegisterRegConv+0xf4>
      RCM_NoInj_array[handle].enable = false;
 8003a40:	4d3b      	ldr	r5, [pc, #236]	@ (8003b30 <RCM_RegisterRegConv+0x1f4>)
 8003a42:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8003a46:	0049      	lsls	r1, r1, #1
      RCM_NoInj_array[handle].prev = handle;
 8003a48:	1d2e      	adds	r6, r5, #4
 8003a4a:	5274      	strh	r4, [r6, r1]
      RCM_NoInj_array[handle].enable = false;
 8003a4c:	2400      	movs	r4, #0
 8003a4e:	546c      	strb	r4, [r5, r1]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003a50:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8003a52:	f024 040f 	bic.w	r4, r4, #15
 8003a56:	631c      	str	r4, [r3, #48]	@ 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003a58:	f890 c004 	ldrb.w	ip, [r0, #4]
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	fa01 f10c 	lsl.w	r1, r1, ip
 8003a62:	f1bc 0f09 	cmp.w	ip, #9
 8003a66:	ea41 618c 	orr.w	r1, r1, ip, lsl #26
 8003a6a:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8003a6e:	d817      	bhi.n	8003aa0 <RCM_RegisterRegConv+0x164>
 8003a70:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003a74:	0dcc      	lsrs	r4, r1, #23
 8003a76:	f004 0404 	and.w	r4, r4, #4
 8003a7a:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8003a7e:	6885      	ldr	r5, [r0, #8]
 8003a80:	f85c 3004 	ldr.w	r3, [ip, r4]
 8003a84:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8003a88:	2607      	movs	r6, #7
 8003a8a:	408d      	lsls	r5, r1
 8003a8c:	fa06 f101 	lsl.w	r1, r6, r1
 8003a90:	ea23 0101 	bic.w	r1, r3, r1
 8003a94:	4329      	orrs	r1, r5
 8003a96:	f84c 1004 	str.w	r1, [ip, r4]
}
 8003a9a:	bc70      	pop	{r4, r5, r6}
  regConv->convHandle = handle;
 8003a9c:	7302      	strb	r2, [r0, #12]
}
 8003a9e:	4770      	bx	lr
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003aa0:	3c1e      	subs	r4, #30
 8003aa2:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
 8003aa6:	f041 7100 	orr.w	r1, r1, #33554432	@ 0x2000000
 8003aaa:	e7e3      	b.n	8003a74 <RCM_RegisterRegConv+0x138>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003aac:	2a04      	cmp	r2, #4
 8003aae:	d92e      	bls.n	8003b0e <RCM_RegisterRegConv+0x1d2>
 8003ab0:	68f2      	ldr	r2, [r6, #12]
 8003ab2:	b372      	cbz	r2, 8003b12 <RCM_RegisterRegConv+0x1d6>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003ab4:	7913      	ldrb	r3, [r2, #4]
 8003ab6:	4299      	cmp	r1, r3
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003ab8:	6803      	ldr	r3, [r0, #0]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003aba:	d02f      	beq.n	8003b1c <RCM_RegisterRegConv+0x1e0>
      i++;
 8003abc:	2202      	movs	r2, #2
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003abe:	f240 2402 	movw	r4, #514	@ 0x202
 8003ac2:	e791      	b.n	80039e8 <RCM_RegisterRegConv+0xac>
 8003ac4:	2a04      	cmp	r2, #4
 8003ac6:	d917      	bls.n	8003af8 <RCM_RegisterRegConv+0x1bc>
 8003ac8:	6803      	ldr	r3, [r0, #0]
 8003aca:	2203      	movs	r2, #3
 8003acc:	f240 3403 	movw	r4, #771	@ 0x303
 8003ad0:	e78a      	b.n	80039e8 <RCM_RegisterRegConv+0xac>
 8003ad2:	6803      	ldr	r3, [r0, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003ad4:	6821      	ldr	r1, [r4, #0]
 8003ad6:	4299      	cmp	r1, r3
 8003ad8:	f47f af51 	bne.w	800397e <RCM_RegisterRegConv+0x42>
      i++;
 8003adc:	2203      	movs	r2, #3
 8003ade:	e77d      	b.n	80039dc <RCM_RegisterRegConv+0xa0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003ae0:	68b5      	ldr	r5, [r6, #8]
      i++;
 8003ae2:	2201      	movs	r2, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003ae4:	2d00      	cmp	r5, #0
 8003ae6:	f47f af3f 	bne.w	8003968 <RCM_RegisterRegConv+0x2c>
 8003aea:	68f4      	ldr	r4, [r6, #12]
 8003aec:	b124      	cbz	r4, 8003af8 <RCM_RegisterRegConv+0x1bc>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003aee:	7923      	ldrb	r3, [r4, #4]
 8003af0:	428b      	cmp	r3, r1
 8003af2:	d0ee      	beq.n	8003ad2 <RCM_RegisterRegConv+0x196>
 8003af4:	f04f 0400 	mov.w	r4, #0
 8003af8:	f362 0407 	bfi	r4, r2, #0, #8
 8003afc:	6803      	ldr	r3, [r0, #0]
 8003afe:	f362 240f 	bfi	r4, r2, #8, #8
 8003b02:	e771      	b.n	80039e8 <RCM_RegisterRegConv+0xac>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003b04:	68b5      	ldr	r5, [r6, #8]
 8003b06:	b135      	cbz	r5, 8003b16 <RCM_RegisterRegConv+0x1da>
 8003b08:	7901      	ldrb	r1, [r0, #4]
    uint8_t i = 0;
 8003b0a:	4622      	mov	r2, r4
 8003b0c:	e72c      	b.n	8003968 <RCM_RegisterRegConv+0x2c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003b0e:	462a      	mov	r2, r5
 8003b10:	e7eb      	b.n	8003aea <RCM_RegisterRegConv+0x1ae>
 8003b12:	6803      	ldr	r3, [r0, #0]
 8003b14:	e7d2      	b.n	8003abc <RCM_RegisterRegConv+0x180>
 8003b16:	6803      	ldr	r3, [r0, #0]
    uint8_t i = 0;
 8003b18:	462a      	mov	r2, r5
 8003b1a:	e743      	b.n	80039a4 <RCM_RegisterRegConv+0x68>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003b1c:	6812      	ldr	r2, [r2, #0]
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d0dc      	beq.n	8003adc <RCM_RegisterRegConv+0x1a0>
 8003b22:	e7cb      	b.n	8003abc <RCM_RegisterRegConv+0x180>
 8003b24:	20001b04 	.word	0x20001b04
 8003b28:	20001ae4 	.word	0x20001ae4
 8003b2c:	7fffffc0 	.word	0x7fffffc0
 8003b30:	20001acc 	.word	0x20001acc

08003b34 <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
 8003b34:	b510      	push	{r4, lr}
  uint16_t retVal;
  uint8_t handle = regConv->convHandle;
 8003b36:	7b03      	ldrb	r3, [r0, #12]
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 8003b38:	4a5e      	ldr	r2, [pc, #376]	@ (8003cb4 <RCM_ExecRegularConv+0x180>)
 8003b3a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8003b3e:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003b42:	f812 0011 	ldrb.w	r0, [r2, r1, lsl #1]
 8003b46:	2800      	cmp	r0, #0
 8003b48:	d139      	bne.n	8003bbe <RCM_ExecRegularConv+0x8a>
  {
    /* Find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 8003b4a:	7811      	ldrb	r1, [r2, #0]
 8003b4c:	b991      	cbnz	r1, 8003b74 <RCM_ExecRegularConv+0x40>
  uint8_t LastEnable = RCM_MAX_CONV;
 8003b4e:	2004      	movs	r0, #4
      if (true == RCM_NoInj_array [i].enable)
 8003b50:	7991      	ldrb	r1, [r2, #6]
 8003b52:	2900      	cmp	r1, #0
 8003b54:	d175      	bne.n	8003c42 <RCM_ExecRegularConv+0x10e>
 8003b56:	7b11      	ldrb	r1, [r2, #12]
 8003b58:	2900      	cmp	r1, #0
 8003b5a:	d177      	bne.n	8003c4c <RCM_ExecRegularConv+0x118>
 8003b5c:	7c91      	ldrb	r1, [r2, #18]
 8003b5e:	2900      	cmp	r1, #0
 8003b60:	f000 809a 	beq.w	8003c98 <RCM_ExecRegularConv+0x164>
      {
        if (RCM_NoInj_array[i].next > handle)
 8003b64:	7dd1      	ldrb	r1, [r2, #23]
 8003b66:	4299      	cmp	r1, r3
 8003b68:	f240 80a0 	bls.w	8003cac <RCM_ExecRegularConv+0x178>
 8003b6c:	f04f 0e03 	mov.w	lr, #3
      if (true == RCM_NoInj_array [i].enable)
 8003b70:	4670      	mov	r0, lr
 8003b72:	e003      	b.n	8003b7c <RCM_ExecRegularConv+0x48>
        if (RCM_NoInj_array[i].next > handle)
 8003b74:	7951      	ldrb	r1, [r2, #5]
 8003b76:	428b      	cmp	r3, r1
 8003b78:	d2ea      	bcs.n	8003b50 <RCM_ExecRegularConv+0x1c>
  uint8_t i=0;
 8003b7a:	4686      	mov	lr, r0
        /* We found a previous reg conv to link with */
        {
          formerNext = RCM_NoInj_array [i].next;
          RCM_NoInj_array[handle].next = formerNext;
 8003b7c:	eb0c 0403 	add.w	r4, ip, r3
 8003b80:	eb02 0444 	add.w	r4, r2, r4, lsl #1
          RCM_NoInj_array[handle].prev = i;
          RCM_NoInj_array[i].next = handle;
 8003b84:	eb00 0040 	add.w	r0, r0, r0, lsl #1
          RCM_NoInj_array[handle].next = formerNext;
 8003b88:	7161      	strb	r1, [r4, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8003b8a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
          RCM_NoInj_array[handle].prev = i;
 8003b8e:	f884 e004 	strb.w	lr, [r4, #4]
          RCM_NoInj_array[formerNext].prev = handle;
 8003b92:	eb02 0141 	add.w	r1, r2, r1, lsl #1
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003b96:	4c48      	ldr	r4, [pc, #288]	@ (8003cb8 <RCM_ExecRegularConv+0x184>)
          RCM_NoInj_array[formerNext].prev = handle;
 8003b98:	710b      	strb	r3, [r1, #4]
          RCM_NoInj_array[i].next = handle;
 8003b9a:	eb02 0040 	add.w	r0, r2, r0, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003b9e:	7821      	ldrb	r1, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 8003ba0:	7143      	strb	r3, [r0, #5]
    RCM_NoInj_array[handle].enable = true;
 8003ba2:	eb0c 0003 	add.w	r0, ip, r3
 8003ba6:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003baa:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    RCM_NoInj_array[handle].enable = true;
 8003bae:	f822 e010 	strh.w	lr, [r2, r0, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003bb2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8003bb6:	7849      	ldrb	r1, [r1, #1]
 8003bb8:	4571      	cmp	r1, lr
    {/* Select the new conversion to be the next scheduled only if a conversion is not ongoing */
      RCM_currentHandle = handle;
 8003bba:	bf18      	it	ne
 8003bbc:	7023      	strbne	r3, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8003bbe:	493f      	ldr	r1, [pc, #252]	@ (8003cbc <RCM_ExecRegularConv+0x188>)
 8003bc0:	f891 10a0 	ldrb.w	r1, [r1, #160]	@ 0xa0
 8003bc4:	2900      	cmp	r1, #0
 8003bc6:	d137      	bne.n	8003c38 <RCM_ExecRegularConv+0x104>
  /* The ADC is free to be used asynchronously */
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003bc8:	493d      	ldr	r1, [pc, #244]	@ (8003cc0 <RCM_ExecRegularConv+0x18c>)
 8003bca:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003bce:	790c      	ldrb	r4, [r1, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003bd0:	6808      	ldr	r0, [r1, #0]
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003bd2:	2101      	movs	r1, #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003bd4:	2c09      	cmp	r4, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003bd6:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8003bda:	fa01 f104 	lsl.w	r1, r1, r4
 8003bde:	ea41 6184 	orr.w	r1, r1, r4, lsl #26
 8003be2:	bf84      	itt	hi
 8003be4:	f1ae 0e1e 	subhi.w	lr, lr, #30
 8003be8:	ea41 510e 	orrhi.w	r1, r1, lr, lsl #20
  MODIFY_REG(*preg,
 8003bec:	6b04      	ldr	r4, [r0, #48]	@ 0x30
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003bee:	bf94      	ite	ls
 8003bf0:	ea41 510e 	orrls.w	r1, r1, lr, lsl #20
 8003bf4:	f041 7100 	orrhi.w	r1, r1, #33554432	@ 0x2000000
 8003bf8:	0d09      	lsrs	r1, r1, #20
 8003bfa:	f401 61f8 	and.w	r1, r1, #1984	@ 0x7c0
 8003bfe:	f424 64f8 	bic.w	r4, r4, #1984	@ 0x7c0
 8003c02:	4321      	orrs	r1, r4
 8003c04:	6301      	str	r1, [r0, #48]	@ 0x30
* param  ADCx ADC instance
* retval Value between Min_Data=0x0000 and Max_Data=0xFFF0
*/
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12L(const ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_REG(ADCx->DR) & 0x0000FFF0UL);
 8003c06:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 8003c08:	6881      	ldr	r1, [r0, #8]
 8003c0a:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003c0e:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8003c12:	f041 0104 	orr.w	r1, r1, #4
 8003c16:	6081      	str	r1, [r0, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8003c18:	6801      	ldr	r1, [r0, #0]
 8003c1a:	0749      	lsls	r1, r1, #29
 8003c1c:	d5fc      	bpl.n	8003c18 <RCM_ExecRegularConv+0xe4>
 8003c1e:	6c00      	ldr	r0, [r0, #64]	@ 0x40
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[handle]->regADC);
 8003c20:	eb0c 0103 	add.w	r1, ip, r3
 8003c24:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8003c28:	f020 000f 	bic.w	r0, r0, #15
 8003c2c:	8048      	strh	r0, [r1, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 8003c2e:	4822      	ldr	r0, [pc, #136]	@ (8003cb8 <RCM_ExecRegularConv+0x184>)
 8003c30:	794c      	ldrb	r4, [r1, #5]
 8003c32:	7004      	strb	r4, [r0, #0]
    RCM_NoInj_array[handle].status = valid;
 8003c34:	2002      	movs	r0, #2
 8003c36:	7048      	strb	r0, [r1, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 8003c38:	449c      	add	ip, r3
 8003c3a:	eb02 024c 	add.w	r2, r2, ip, lsl #1
  return (retVal);
}
 8003c3e:	8850      	ldrh	r0, [r2, #2]
 8003c40:	bd10      	pop	{r4, pc}
        if (RCM_NoInj_array[i].next > handle)
 8003c42:	7ad1      	ldrb	r1, [r2, #11]
 8003c44:	428b      	cmp	r3, r1
 8003c46:	d31d      	bcc.n	8003c84 <RCM_ExecRegularConv+0x150>
      if (true == RCM_NoInj_array [i].enable)
 8003c48:	7b11      	ldrb	r1, [r2, #12]
 8003c4a:	b1f9      	cbz	r1, 8003c8c <RCM_ExecRegularConv+0x158>
        if (RCM_NoInj_array[i].next > handle)
 8003c4c:	7c51      	ldrb	r1, [r2, #17]
 8003c4e:	4299      	cmp	r1, r3
 8003c50:	d828      	bhi.n	8003ca4 <RCM_ExecRegularConv+0x170>
      if (true == RCM_NoInj_array [i].enable)
 8003c52:	7c91      	ldrb	r1, [r2, #18]
 8003c54:	2900      	cmp	r1, #0
 8003c56:	d185      	bne.n	8003b64 <RCM_ExecRegularConv+0x30>
 8003c58:	2102      	movs	r1, #2
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003c5a:	4608      	mov	r0, r1
 8003c5c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 8003c60:	eb0c 0403 	add.w	r4, ip, r3
 8003c64:	eb02 0444 	add.w	r4, r2, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003c68:	eb02 0040 	add.w	r0, r2, r0, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 8003c6c:	7121      	strb	r1, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003c6e:	7941      	ldrb	r1, [r0, #5]
         RCM_NoInj_array[handle].next = formerNext;
 8003c70:	7161      	strb	r1, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 8003c72:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8003c76:	eb02 0141 	add.w	r1, r2, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003c7a:	4c0f      	ldr	r4, [pc, #60]	@ (8003cb8 <RCM_ExecRegularConv+0x184>)
         RCM_NoInj_array[formerNext].prev = handle;
 8003c7c:	710b      	strb	r3, [r1, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 8003c7e:	7143      	strb	r3, [r0, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003c80:	7821      	ldrb	r1, [r4, #0]
 8003c82:	e78e      	b.n	8003ba2 <RCM_ExecRegularConv+0x6e>
        if (RCM_NoInj_array[i].next > handle)
 8003c84:	f04f 0e01 	mov.w	lr, #1
      if (true == RCM_NoInj_array [i].enable)
 8003c88:	4670      	mov	r0, lr
 8003c8a:	e777      	b.n	8003b7c <RCM_ExecRegularConv+0x48>
 8003c8c:	7c91      	ldrb	r1, [r2, #18]
 8003c8e:	2900      	cmp	r1, #0
 8003c90:	f47f af68 	bne.w	8003b64 <RCM_ExecRegularConv+0x30>
 8003c94:	2101      	movs	r1, #1
 8003c96:	e7e0      	b.n	8003c5a <RCM_ExecRegularConv+0x126>
       if (LastEnable != RCM_MAX_CONV )
 8003c98:	2800      	cmp	r0, #0
 8003c9a:	d0de      	beq.n	8003c5a <RCM_ExecRegularConv+0x126>
         RCM_currentHandle = handle;
 8003c9c:	4c06      	ldr	r4, [pc, #24]	@ (8003cb8 <RCM_ExecRegularConv+0x184>)
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	7023      	strb	r3, [r4, #0]
    while (i < RCM_MAX_CONV)
 8003ca2:	e77e      	b.n	8003ba2 <RCM_ExecRegularConv+0x6e>
        if (RCM_NoInj_array[i].next > handle)
 8003ca4:	f04f 0e02 	mov.w	lr, #2
      if (true == RCM_NoInj_array [i].enable)
 8003ca8:	4670      	mov	r0, lr
 8003caa:	e767      	b.n	8003b7c <RCM_ExecRegularConv+0x48>
 8003cac:	2003      	movs	r0, #3
 8003cae:	4601      	mov	r1, r0
 8003cb0:	e7d4      	b.n	8003c5c <RCM_ExecRegularConv+0x128>
 8003cb2:	bf00      	nop
 8003cb4:	20001acc 	.word	0x20001acc
 8003cb8:	20001ac8 	.word	0x20001ac8
 8003cbc:	20000190 	.word	0x20000190
 8003cc0:	20001b04 	.word	0x20001b04

08003cc4 <RCM_ExecUserConv>:
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 8003cc4:	4b14      	ldr	r3, [pc, #80]	@ (8003d18 <RCM_ExecUserConv+0x54>)
{
 8003cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RCM_UserConvHandle != NULL)
 8003cca:	681c      	ldr	r4, [r3, #0]
 8003ccc:	b124      	cbz	r4, 8003cd8 <RCM_ExecUserConv+0x14>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8003cce:	4d13      	ldr	r5, [pc, #76]	@ (8003d1c <RCM_ExecUserConv+0x58>)
    handle = RCM_UserConvHandle->convHandle;
 8003cd0:	7b26      	ldrb	r6, [r4, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8003cd2:	782b      	ldrb	r3, [r5, #0]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d001      	beq.n	8003cdc <RCM_ExecUserConv+0x18>
  }
  else
  {
     /* Nothing to do */
  }
}
 8003cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003cdc:	4620      	mov	r0, r4
 8003cde:	f7ff ff29 	bl	8003b34 <RCM_ExecRegularConv>
 8003ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8003d20 <RCM_ExecUserConv+0x5c>)
 8003ce4:	8018      	strh	r0, [r3, #0]
      if (RCM_NoInj_array [handle].status != notvalid)
 8003ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8003d24 <RCM_ExecUserConv+0x60>)
 8003ce8:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8003cec:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003cf0:	4601      	mov	r1, r0
      if (RCM_NoInj_array [handle].status != notvalid)
 8003cf2:	785b      	ldrb	r3, [r3, #1]
 8003cf4:	b10b      	cbz	r3, 8003cfa <RCM_ExecUserConv+0x36>
        RCM_UserConvState = RCM_USERCONV_EOC;
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	702b      	strb	r3, [r5, #0]
      if (RCM_CB_array[handle].cb != NULL)
 8003cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8003d28 <RCM_ExecUserConv+0x64>)
 8003cfc:	f853 7036 	ldr.w	r7, [r3, r6, lsl #3]
 8003d00:	2f00      	cmp	r7, #0
 8003d02:	d0e9      	beq.n	8003cd8 <RCM_ExecUserConv+0x14>
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003d04:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003d08:	4620      	mov	r0, r4
 8003d0a:	685a      	ldr	r2, [r3, #4]
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	702b      	strb	r3, [r5, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003d10:	463b      	mov	r3, r7
}
 8003d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003d16:	4718      	bx	r3
 8003d18:	20001ac0 	.word	0x20001ac0
 8003d1c:	20001ac4 	.word	0x20001ac4
 8003d20:	20001ac6 	.word	0x20001ac6
 8003d24:	20001acc 	.word	0x20001acc
 8003d28:	20001ae4 	.word	0x20001ae4

08003d2c <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8003d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8003da8 <RCM_ExecNextConv+0x7c>)
 8003d2e:	491f      	ldr	r1, [pc, #124]	@ (8003dac <RCM_ExecNextConv+0x80>)
 8003d30:	781a      	ldrb	r2, [r3, #0]
 8003d32:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003d36:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8003d3a:	b3a3      	cbz	r3, 8003da6 <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped */

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003d3c:	4b1c      	ldr	r3, [pc, #112]	@ (8003db0 <RCM_ExecNextConv+0x84>)
{
 8003d3e:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d44:	6818      	ldr	r0, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003d46:	2404      	movs	r4, #4
 8003d48:	6004      	str	r4, [r0, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003d4a:	f893 c004 	ldrb.w	ip, [r3, #4]
 8003d4e:	2301      	movs	r3, #1
 8003d50:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003d54:	f1bc 0f09 	cmp.w	ip, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003d58:	fa03 f30c 	lsl.w	r3, r3, ip
 8003d5c:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
 8003d60:	bf84      	itt	hi
 8003d62:	3c1e      	subhi	r4, #30
 8003d64:	ea43 5304 	orrhi.w	r3, r3, r4, lsl #20
 8003d68:	ea4f 0e42 	mov.w	lr, r2, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003d6c:	bf98      	it	ls
 8003d6e:	ea43 5304 	orrls.w	r3, r3, r4, lsl #20

    (void)LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8003d72:	4496      	add	lr, r2
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003d74:	bf88      	it	hi
 8003d76:	f043 7300 	orrhi.w	r3, r3, #33554432	@ 0x2000000
  MODIFY_REG(*preg,
 8003d7a:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003d7c:	0d1b      	lsrs	r3, r3, #20
 8003d7e:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003d82:	f422 62f8 	bic.w	r2, r2, #1984	@ 0x7c0
 8003d86:	4313      	orrs	r3, r2
 8003d88:	6303      	str	r3, [r0, #48]	@ 0x30
 8003d8a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 8003d8c:	6883      	ldr	r3, [r0, #8]
 8003d8e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8003d92:	eb01 014e 	add.w	r1, r1, lr, lsl #1
 8003d96:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d9a:	2401      	movs	r4, #1
 8003d9c:	f043 0304 	orr.w	r3, r3, #4
 8003da0:	6083      	str	r3, [r0, #8]
 8003da2:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* Nothing to do, conversion not enabled have already notvalid status */
  }
}
 8003da4:	bd10      	pop	{r4, pc}
 8003da6:	4770      	bx	lr
 8003da8:	20001ac8 	.word	0x20001ac8
 8003dac:	20001acc 	.word	0x20001acc
 8003db0:	20001b04 	.word	0x20001b04

08003db4 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 8003db4:	b430      	push	{r4, r5}
  uint32_t result;
  RCM_status_t status;

  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8003db6:	4812      	ldr	r0, [pc, #72]	@ (8003e00 <RCM_ReadOngoingConv+0x4c>)
 8003db8:	4a12      	ldr	r2, [pc, #72]	@ (8003e04 <RCM_ReadOngoingConv+0x50>)
 8003dba:	7803      	ldrb	r3, [r0, #0]
 8003dbc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8003dc0:	f812 4011 	ldrb.w	r4, [r2, r1, lsl #1]
 8003dc4:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8003dc8:	b16c      	cbz	r4, 8003de6 <RCM_ReadOngoingConv+0x32>
  {
    status = RCM_NoInj_array[RCM_currentHandle].status;
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003dca:	4c0f      	ldr	r4, [pc, #60]	@ (8003e08 <RCM_ReadOngoingConv+0x54>)
 8003dcc:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8003dd0:	6824      	ldr	r4, [r4, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8003dd2:	6825      	ldr	r5, [r4, #0]
 8003dd4:	076d      	lsls	r5, r5, #29
 8003dd6:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003dda:	d406      	bmi.n	8003dea <RCM_ReadOngoingConv+0x36>
      RCM_NoInj_array[RCM_currentHandle].status = valid;
      /* Restore back DMA configuration */
    }

    /* Prepare next conversion */
    RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8003ddc:	449c      	add	ip, r3
 8003dde:	eb02 024c 	add.w	r2, r2, ip, lsl #1
 8003de2:	7953      	ldrb	r3, [r2, #5]
 8003de4:	7003      	strb	r3, [r0, #0]
    }
    else
    {
      /* Nothing to do */
    }
}
 8003de6:	bc30      	pop	{r4, r5}
 8003de8:	4770      	bx	lr
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8003dea:	784d      	ldrb	r5, [r1, #1]
 8003dec:	f015 0ffd 	tst.w	r5, #253	@ 0xfd
 8003df0:	d0f4      	beq.n	8003ddc <RCM_ReadOngoingConv+0x28>
 8003df2:	6c24      	ldr	r4, [r4, #64]	@ 0x40
 8003df4:	f024 040f 	bic.w	r4, r4, #15
                    = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);
 8003df8:	804c      	strh	r4, [r1, #2]
      RCM_NoInj_array[RCM_currentHandle].status = valid;
 8003dfa:	2402      	movs	r4, #2
 8003dfc:	704c      	strb	r4, [r1, #1]
 8003dfe:	e7ed      	b.n	8003ddc <RCM_ReadOngoingConv+0x28>
 8003e00:	20001ac8 	.word	0x20001ac8
 8003e04:	20001acc 	.word	0x20001acc
 8003e08:	20001b04 	.word	0x20001b04

08003e0c <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8003e0c:	4b43      	ldr	r3, [pc, #268]	@ (8003f1c <USART2_IRQHandler+0x110>)
 8003e0e:	69da      	ldr	r2, [r3, #28]
 8003e10:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
//cstat !MISRAC2012-Rule-8.4
void USART2_IRQHandler(void)
{
 8003e12:	b510      	push	{r4, lr}
 8003e14:	d509      	bpl.n	8003e2a <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003e16:	4942      	ldr	r1, [pc, #264]	@ (8003f20 <USART2_IRQHandler+0x114>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC(USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT(&aspepOverUartA);
 8003e18:	4842      	ldr	r0, [pc, #264]	@ (8003f24 <USART2_IRQHandler+0x118>)
 8003e1a:	69ca      	ldr	r2, [r1, #28]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003e1c:	2440      	movs	r4, #64	@ 0x40
 8003e1e:	f022 0201 	bic.w	r2, r2, #1
 8003e22:	61ca      	str	r2, [r1, #28]
 8003e24:	621c      	str	r4, [r3, #32]
 8003e26:	f7fc fcf5 	bl	8000814 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003e2a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f1c <USART2_IRQHandler+0x110>)
 8003e2c:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003e2e:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003e30:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003e32:	689c      	ldr	r4, [r3, #8]
 8003e34:	07e4      	lsls	r4, r4, #31
 8003e36:	d526      	bpl.n	8003e86 <USART2_IRQHandler+0x7a>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003e38:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003e3c:	f000 0008 	and.w	r0, r0, #8
  feFlag = LL_USART_IsActiveFlag_FE(USARTA);
  neFlag = LL_USART_IsActiveFlag_NE(USARTA);
  errorMask = LL_USART_IsEnabledIT_ERROR(USARTA);

  flags = ((oreFlag | feFlag | neFlag) & errorMask);
  if (0U == flags)
 8003e40:	4302      	orrs	r2, r0
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003e42:	f001 0104 	and.w	r1, r1, #4
 8003e46:	430a      	orrs	r2, r1
 8003e48:	d01d      	beq.n	8003e86 <USART2_IRQHandler+0x7a>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF | USART_ICR_ORECF | USART_ICR_NECF);
 8003e4a:	220e      	movs	r2, #14
 8003e4c:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e4e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003e52:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003e56:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8003e5a:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5e:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003e62:	e840 3100 	strex	r1, r3, [r0]
 8003e66:	2900      	cmp	r1, #0
 8003e68:	d1f3      	bne.n	8003e52 <USART2_IRQHandler+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003e6e:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8003e72:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003e76:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7a:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8003e7e:	e840 3100 	strex	r1, r3, [r0]
 8003e82:	2900      	cmp	r1, #0
 8003e84:	d1f3      	bne.n	8003e6e <USART2_IRQHandler+0x62>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003e86:	4b25      	ldr	r3, [pc, #148]	@ (8003f1c <USART2_IRQHandler+0x110>)
 8003e88:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003e8a:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003e8c:	06d2      	lsls	r2, r2, #27
 8003e8e:	d543      	bpl.n	8003f18 <USART2_IRQHandler+0x10c>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003e90:	06db      	lsls	r3, r3, #27
 8003e92:	d541      	bpl.n	8003f18 <USART2_IRQHandler+0x10c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e94:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003e98:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8003e9c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003ea0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea4:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8003ea8:	e840 3100 	strex	r1, r3, [r0]
 8003eac:	2900      	cmp	r1, #0
 8003eae:	d1f3      	bne.n	8003e98 <USART2_IRQHandler+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003eb4:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003eb8:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003ebc:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec0:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003ec4:	e840 3100 	strex	r1, r3, [r0]
 8003ec8:	2900      	cmp	r1, #0
 8003eca:	d1f3      	bne.n	8003eb4 <USART2_IRQHandler+0xa8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ecc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003ed0:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003ed4:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003ed8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003edc:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003ee0:	e840 3100 	strex	r1, r3, [r0]
 8003ee4:	2900      	cmp	r1, #0
 8003ee6:	d1f3      	bne.n	8003ed0 <USART2_IRQHandler+0xc4>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8003f1c <USART2_IRQHandler+0x110>)
 8003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eec:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003ef0:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003ef4:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003ef8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efc:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003f00:	e840 3100 	strex	r1, r3, [r0]
 8003f04:	2900      	cmp	r1, #0
 8003f06:	d1f3      	bne.n	8003ef0 <USART2_IRQHandler+0xe4>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003f08:	4b05      	ldr	r3, [pc, #20]	@ (8003f20 <USART2_IRQHandler+0x114>)
    LL_USART_DisableDMAReq_RX(USARTA);
    (void)LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX(USARTA);
    /* Clear pending DMA TC to process only new received packet */
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWReset(&aspepOverUartA);
 8003f0a:	4806      	ldr	r0, [pc, #24]	@ (8003f24 <USART2_IRQHandler+0x118>)
 8003f0c:	2202      	movs	r2, #2
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 8003f0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f12:	605a      	str	r2, [r3, #4]
    ASPEP_HWReset(&aspepOverUartA);
 8003f14:	f7fc be78 	b.w	8000c08 <ASPEP_HWReset>
}
 8003f18:	bd10      	pop	{r4, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40004400 	.word	0x40004400
 8003f20:	40020000 	.word	0x40020000
 8003f24:	20000460 	.word	0x20000460

08003f28 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 8003f28:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */

  TSK_HardwareFaultTask();
 8003f2a:	f7fd fd19 	bl	8001960 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 8003f2e:	e7fe      	b.n	8003f2e <HardFault_Handler+0x6>

08003f30 <SysTick_Handler>:

 /* USER CODE END HardFault_IRQn 1 */
}

void SysTick_Handler(void)
{
 8003f30:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8003f32:	4c0d      	ldr	r4, [pc, #52]	@ (8003f68 <SysTick_Handler+0x38>)
 8003f34:	7823      	ldrb	r3, [r4, #0]
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d00f      	beq.n	8003f5a <SysTick_Handler+0x2a>
  else
  {
    /* Nothing to do */
  }

  SystickDividerCounter ++;
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 8003f3e:	4a0b      	ldr	r2, [pc, #44]	@ (8003f6c <SysTick_Handler+0x3c>)
 8003f40:	7023      	strb	r3, [r4, #0]
 8003f42:	6813      	ldr	r3, [r2, #0]
 8003f44:	079b      	lsls	r3, r3, #30
 8003f46:	d504      	bpl.n	8003f52 <SysTick_Handler+0x22>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003f48:	2302      	movs	r3, #2
  /* Buffer is ready by the HW layer to be processed */
  /* NO DMA interrupt */
  if (LL_DMA_IsActiveFlag_TC(DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 8003f4a:	4809      	ldr	r0, [pc, #36]	@ (8003f70 <SysTick_Handler+0x40>)
 8003f4c:	6053      	str	r3, [r2, #4]
 8003f4e:	f7fc fe0d 	bl	8000b6c <ASPEP_HWDataReceivedIT>
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */

  /* USER CODE END SysTick_IRQn 2 */
}
 8003f52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003f56:	f7fd bcbb 	b.w	80018d0 <MC_RunMotorControlTasks>
    HAL_IncTick();
 8003f5a:	f000 fbe1 	bl	8004720 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8003f5e:	f001 fbc7 	bl	80056f0 <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e7eb      	b.n	8003f3e <SysTick_Handler+0xe>
 8003f66:	bf00      	nop
 8003f68:	200004e8 	.word	0x200004e8
 8003f6c:	40020000 	.word	0x40020000
 8003f70:	20000460 	.word	0x20000460

08003f74 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8003f74:	4b04      	ldr	r3, [pc, #16]	@ (8003f88 <EXTI15_10_IRQHandler+0x14>)
 8003f76:	695a      	ldr	r2, [r3, #20]

  */
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN START_STOP_BTN */
  if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10))
 8003f78:	0552      	lsls	r2, r2, #21
 8003f7a:	d400      	bmi.n	8003f7e <EXTI15_10_IRQHandler+0xa>
  else
  {
    /* Nothing to do */
  }

}
 8003f7c:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003f7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f82:	615a      	str	r2, [r3, #20]
    (void)UI_HandleStartStopButton_cb();
 8003f84:	f7fd bcfa 	b.w	800197c <UI_HandleStartStopButton_cb>
 8003f88:	40010400 	.word	0x40010400

08003f8c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc8 <HAL_MspInit+0x3c>)
{
 8003f8e:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f90:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f92:	f042 0201 	orr.w	r2, r2, #1
 8003f96:	661a      	str	r2, [r3, #96]	@ 0x60
 8003f98:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8003f9a:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f9c:	f002 0201 	and.w	r2, r2, #1
 8003fa0:	9200      	str	r2, [sp, #0]
 8003fa2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fa4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003fa6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003faa:	659a      	str	r2, [r3, #88]	@ 0x58
 8003fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fb2:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003fb4:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fb6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003fb8:	f001 fb22 	bl	8005600 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fbc:	b003      	add	sp, #12
 8003fbe:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8003fc2:	f001 bf2b 	b.w	8005e1c <HAL_PWREx_DisableUCPDDeadBattery>
 8003fc6:	bf00      	nop
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	00000000 	.word	0x00000000

08003fd0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003fd0:	b510      	push	{r4, lr}
 8003fd2:	4604      	mov	r4, r0
 8003fd4:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fd6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003fd8:	2244      	movs	r2, #68	@ 0x44
 8003fda:	a80b      	add	r0, sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fdc:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8003fe0:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8003fe4:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003fe6:	f005 fba9 	bl	800973c <memset>
  if(hadc->Instance==ADC1)
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ff0:	d004      	beq.n	8003ffc <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003ff2:	4a43      	ldr	r2, [pc, #268]	@ (8004100 <HAL_ADC_MspInit+0x130>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d046      	beq.n	8004086 <HAL_ADC_MspInit+0xb6>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003ff8:	b01c      	add	sp, #112	@ 0x70
 8003ffa:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003ffc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8004000:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004004:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004006:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8004008:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800400a:	f002 fac3 	bl	8006594 <HAL_RCCEx_PeriphCLKConfig>
 800400e:	2800      	cmp	r0, #0
 8004010:	d16a      	bne.n	80040e8 <HAL_ADC_MspInit+0x118>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004012:	4a3c      	ldr	r2, [pc, #240]	@ (8004104 <HAL_ADC_MspInit+0x134>)
 8004014:	6813      	ldr	r3, [r2, #0]
 8004016:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004018:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800401a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800401c:	d109      	bne.n	8004032 <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800401e:	4b3a      	ldr	r3, [pc, #232]	@ (8004108 <HAL_ADC_MspInit+0x138>)
 8004020:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004022:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004026:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800402a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800402e:	9301      	str	r3, [sp, #4]
 8004030:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004032:	4b35      	ldr	r3, [pc, #212]	@ (8004108 <HAL_ADC_MspInit+0x138>)
 8004034:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004036:	f042 0201 	orr.w	r2, r2, #1
 800403a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800403c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800403e:	f002 0201 	and.w	r2, r2, #1
 8004042:	9202      	str	r2, [sp, #8]
 8004044:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004046:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004048:	f042 0202 	orr.w	r2, r2, #2
 800404c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800404e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004056:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004058:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 800405a:	2205      	movs	r2, #5
 800405c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800405e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8004062:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004066:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004068:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800406a:	f001 fce5 	bl	8005a38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 800406e:	f244 0202 	movw	r2, #16386	@ 0x4002
 8004072:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004074:	4825      	ldr	r0, [pc, #148]	@ (800410c <HAL_ADC_MspInit+0x13c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004076:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004078:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 800407a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800407e:	f001 fcdb 	bl	8005a38 <HAL_GPIO_Init>
}
 8004082:	b01c      	add	sp, #112	@ 0x70
 8004084:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004086:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800408a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800408e:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004090:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8004092:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004094:	f002 fa7e 	bl	8006594 <HAL_RCCEx_PeriphCLKConfig>
 8004098:	bb48      	cbnz	r0, 80040ee <HAL_ADC_MspInit+0x11e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800409a:	4a1a      	ldr	r2, [pc, #104]	@ (8004104 <HAL_ADC_MspInit+0x134>)
 800409c:	6813      	ldr	r3, [r2, #0]
 800409e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80040a0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80040a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80040a4:	d109      	bne.n	80040ba <HAL_ADC_MspInit+0xea>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80040a6:	4b18      	ldr	r3, [pc, #96]	@ (8004108 <HAL_ADC_MspInit+0x138>)
 80040a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80040aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040ae:	64da      	str	r2, [r3, #76]	@ 0x4c
 80040b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040b6:	9304      	str	r3, [sp, #16]
 80040b8:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ba:	4b13      	ldr	r3, [pc, #76]	@ (8004108 <HAL_ADC_MspInit+0x138>)
 80040bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80040be:	f042 0201 	orr.w	r2, r2, #1
 80040c2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80040c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80040c6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 80040f8 <HAL_ADC_MspInit+0x128>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80040d0:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d2:	2300      	movs	r3, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80040d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80040d8:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040dc:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040de:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80040e0:	f001 fcaa 	bl	8005a38 <HAL_GPIO_Init>
}
 80040e4:	b01c      	add	sp, #112	@ 0x70
 80040e6:	bd10      	pop	{r4, pc}
      Error_Handler();
 80040e8:	f7fd f8d4 	bl	8001294 <Error_Handler>
 80040ec:	e791      	b.n	8004012 <HAL_ADC_MspInit+0x42>
      Error_Handler();
 80040ee:	f7fd f8d1 	bl	8001294 <Error_Handler>
 80040f2:	e7d2      	b.n	800409a <HAL_ADC_MspInit+0xca>
 80040f4:	f3af 8000 	nop.w
 80040f8:	00000040 	.word	0x00000040
 80040fc:	00000003 	.word	0x00000003
 8004100:	50000100 	.word	0x50000100
 8004104:	20001b14 	.word	0x20001b14
 8004108:	40021000 	.word	0x40021000
 800410c:	48000400 	.word	0x48000400

08004110 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8004110:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 8004112:	6802      	ldr	r2, [r0, #0]
 8004114:	4934      	ldr	r1, [pc, #208]	@ (80041e8 <HAL_COMP_MspInit+0xd8>)
{
 8004116:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004118:	2300      	movs	r3, #0
  if(hcomp->Instance==COMP1)
 800411a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800411c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004120:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8004124:	9308      	str	r3, [sp, #32]
  if(hcomp->Instance==COMP1)
 8004126:	d008      	beq.n	800413a <HAL_COMP_MspInit+0x2a>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
  else if(hcomp->Instance==COMP2)
 8004128:	4b30      	ldr	r3, [pc, #192]	@ (80041ec <HAL_COMP_MspInit+0xdc>)
 800412a:	429a      	cmp	r2, r3
 800412c:	d01e      	beq.n	800416c <HAL_COMP_MspInit+0x5c>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
  else if(hcomp->Instance==COMP4)
 800412e:	4b30      	ldr	r3, [pc, #192]	@ (80041f0 <HAL_COMP_MspInit+0xe0>)
 8004130:	429a      	cmp	r2, r3
 8004132:	d034      	beq.n	800419e <HAL_COMP_MspInit+0x8e>
  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }

}
 8004134:	b00b      	add	sp, #44	@ 0x2c
 8004136:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800413a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800413e:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 8004142:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 80041d0 <HAL_COMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004146:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004148:	f042 0201 	orr.w	r2, r2, #1
 800414c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800414e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8004156:	a904      	add	r1, sp, #16
 8004158:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 800415c:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004160:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8004162:	f001 fc69 	bl	8005a38 <HAL_GPIO_Init>
}
 8004166:	b00b      	add	sp, #44	@ 0x2c
 8004168:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800416c:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8004170:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 8004174:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004176:	f042 0201 	orr.w	r2, r2, #1
 800417a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800417c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 800417e:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80041d8 <HAL_COMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8004188:	a904      	add	r1, sp, #16
 800418a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 800418e:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004192:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8004194:	f001 fc50 	bl	8005a38 <HAL_GPIO_Init>
}
 8004198:	b00b      	add	sp, #44	@ 0x2c
 800419a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800419e:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 80041a2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80041a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80041a8:	4812      	ldr	r0, [pc, #72]	@ (80041f4 <HAL_COMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041aa:	f042 0202 	orr.w	r2, r2, #2
 80041ae:	64da      	str	r2, [r3, #76]	@ 0x4c
 80041b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 80041b2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80041e0 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80041bc:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 80041be:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041c2:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80041c4:	f001 fc38 	bl	8005a38 <HAL_GPIO_Init>
}
 80041c8:	b00b      	add	sp, #44	@ 0x2c
 80041ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80041ce:	bf00      	nop
 80041d0:	00000002 	.word	0x00000002
 80041d4:	00000003 	.word	0x00000003
 80041d8:	00000080 	.word	0x00000080
 80041dc:	00000003 	.word	0x00000003
 80041e0:	00000001 	.word	0x00000001
 80041e4:	00000003 	.word	0x00000003
 80041e8:	40010200 	.word	0x40010200
 80041ec:	40010204 	.word	0x40010204
 80041f0:	4001020c 	.word	0x4001020c
 80041f4:	48000400 	.word	0x48000400

080041f8 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 80041f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004224 <HAL_CORDIC_MspInit+0x2c>)
 80041fa:	6802      	ldr	r2, [r0, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d000      	beq.n	8004202 <HAL_CORDIC_MspInit+0xa>
 8004200:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8004202:	f8d3 2448 	ldr.w	r2, [r3, #1096]	@ 0x448
 8004206:	f042 0208 	orr.w	r2, r2, #8
 800420a:	f8c3 2448 	str.w	r2, [r3, #1096]	@ 0x448
 800420e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
{
 8004212:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8004214:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004216:	f003 0308 	and.w	r3, r3, #8
 800421a:	9301      	str	r3, [sp, #4]
 800421c:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 800421e:	b002      	add	sp, #8
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	40020c00 	.word	0x40020c00

08004228 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC3)
 8004228:	4b0a      	ldr	r3, [pc, #40]	@ (8004254 <HAL_DAC_MspInit+0x2c>)
 800422a:	6802      	ldr	r2, [r0, #0]
 800422c:	429a      	cmp	r2, r3
 800422e:	d000      	beq.n	8004232 <HAL_DAC_MspInit+0xa>
 8004230:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 8004232:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 8004236:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
{
 800423a:	b082      	sub	sp, #8
    __HAL_RCC_DAC3_CLK_ENABLE();
 800423c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800423e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004242:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004246:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800424a:	9301      	str	r3, [sp, #4]
 800424c:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END DAC3_MspInit 1 */

  }

}
 800424e:	b002      	add	sp, #8
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	50001000 	.word	0x50001000

08004258 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8004258:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 800425a:	6802      	ldr	r2, [r0, #0]
 800425c:	4934      	ldr	r1, [pc, #208]	@ (8004330 <HAL_OPAMP_MspInit+0xd8>)
{
 800425e:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004260:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP1)
 8004262:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004264:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004268:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800426c:	9308      	str	r3, [sp, #32]
  if(hopamp->Instance==OPAMP1)
 800426e:	d008      	beq.n	8004282 <HAL_OPAMP_MspInit+0x2a>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 8004270:	4b30      	ldr	r3, [pc, #192]	@ (8004334 <HAL_OPAMP_MspInit+0xdc>)
 8004272:	429a      	cmp	r2, r3
 8004274:	d01e      	beq.n	80042b4 <HAL_OPAMP_MspInit+0x5c>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 8004276:	4b30      	ldr	r3, [pc, #192]	@ (8004338 <HAL_OPAMP_MspInit+0xe0>)
 8004278:	429a      	cmp	r2, r3
 800427a:	d033      	beq.n	80042e4 <HAL_OPAMP_MspInit+0x8c>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 800427c:	b00b      	add	sp, #44	@ 0x2c
 800427e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004282:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004286:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 800428a:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 8004318 <HAL_OPAMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800428e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004290:	f042 0201 	orr.w	r2, r2, #1
 8004294:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800429e:	a904      	add	r1, sp, #16
 80042a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 80042a4:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042a8:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042aa:	f001 fbc5 	bl	8005a38 <HAL_GPIO_Init>
}
 80042ae:	b00b      	add	sp, #44	@ 0x2c
 80042b0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042b4:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 80042b8:	33fc      	adds	r3, #252	@ 0xfc
 80042ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80042bc:	f042 0201 	orr.w	r2, r2, #1
 80042c0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80042c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80042c4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8004320 <HAL_OPAMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042ce:	a904      	add	r1, sp, #16
 80042d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80042d4:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042d8:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042da:	f001 fbad 	bl	8005a38 <HAL_GPIO_Init>
}
 80042de:	b00b      	add	sp, #44	@ 0x2c
 80042e0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042e4:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 80042e8:	33f8      	adds	r3, #248	@ 0xf8
 80042ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042ec:	4813      	ldr	r0, [pc, #76]	@ (800433c <HAL_OPAMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042ee:	f042 0202 	orr.w	r2, r2, #2
 80042f2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80042f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 80042f6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8004328 <HAL_OPAMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004300:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 8004302:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004306:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004308:	f001 fb96 	bl	8005a38 <HAL_GPIO_Init>
}
 800430c:	b00b      	add	sp, #44	@ 0x2c
 800430e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004312:	bf00      	nop
 8004314:	f3af 8000 	nop.w
 8004318:	0000000e 	.word	0x0000000e
 800431c:	00000003 	.word	0x00000003
 8004320:	000000e0 	.word	0x000000e0
 8004324:	00000003 	.word	0x00000003
 8004328:	00000007 	.word	0x00000007
 800432c:	00000003 	.word	0x00000003
 8004330:	40010300 	.word	0x40010300
 8004334:	40010304 	.word	0x40010304
 8004338:	40010308 	.word	0x40010308
 800433c:	48000400 	.word	0x48000400

08004340 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8004340:	4b09      	ldr	r3, [pc, #36]	@ (8004368 <HAL_TIM_PWM_MspInit+0x28>)
 8004342:	6802      	ldr	r2, [r0, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d000      	beq.n	800434a <HAL_TIM_PWM_MspInit+0xa>
 8004348:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800434a:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
{
 800434e:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004350:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004352:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004356:	661a      	str	r2, [r3, #96]	@ 0x60
 8004358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800435a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800435e:	9301      	str	r3, [sp, #4]
 8004360:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8004362:	b002      	add	sp, #8
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	40012c00 	.word	0x40012c00

0800436c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800436c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 800436e:	4a2a      	ldr	r2, [pc, #168]	@ (8004418 <HAL_TIM_MspPostInit+0xac>)
 8004370:	6801      	ldr	r1, [r0, #0]
{
 8004372:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004374:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8004376:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004378:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800437c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8004380:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 8004382:	d001      	beq.n	8004388 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004384:	b00a      	add	sp, #40	@ 0x28
 8004386:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004388:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800438c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004390:	2604      	movs	r6, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004392:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8004394:	4821      	ldr	r0, [pc, #132]	@ (800441c <HAL_TIM_MspPostInit+0xb0>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004396:	4332      	orrs	r2, r6
 8004398:	64da      	str	r2, [r3, #76]	@ 0x4c
 800439a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800439c:	4032      	ands	r2, r6
 800439e:	9201      	str	r2, [sp, #4]
 80043a0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80043a4:	f042 0202 	orr.w	r2, r2, #2
 80043a8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80043aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80043ac:	f002 0202 	and.w	r2, r2, #2
 80043b0:	9202      	str	r2, [sp, #8]
 80043b2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80043b6:	f042 0201 	orr.w	r2, r2, #1
 80043ba:	64da      	str	r2, [r3, #76]	@ 0x4c
 80043bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80043be:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80043c6:	2402      	movs	r4, #2
 80043c8:	2502      	movs	r5, #2
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80043ca:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80043cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043d0:	2302      	movs	r3, #2
 80043d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80043d6:	e9cd 4506 	strd	r4, r5, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043da:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80043dc:	f001 fb2c 	bl	8005a38 <HAL_GPIO_Init>
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80043e0:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 80043e2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80043e6:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80043e8:	480d      	ldr	r0, [pc, #52]	@ (8004420 <HAL_TIM_MspPostInit+0xb4>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80043ea:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 80043ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80043f0:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80043f4:	f001 fb20 	bl	8005a38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 80043f8:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 80043fc:	2302      	movs	r3, #2
 80043fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004402:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004404:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004406:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 800440a:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800440e:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004410:	f001 fb12 	bl	8005a38 <HAL_GPIO_Init>
}
 8004414:	b00a      	add	sp, #40	@ 0x28
 8004416:	bd70      	pop	{r4, r5, r6, pc}
 8004418:	40012c00 	.word	0x40012c00
 800441c:	48000800 	.word	0x48000800
 8004420:	48000400 	.word	0x48000400

08004424 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004424:	b570      	push	{r4, r5, r6, lr}
 8004426:	4604      	mov	r4, r0
 8004428:	b098      	sub	sp, #96	@ 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800442a:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800442c:	2244      	movs	r2, #68	@ 0x44
 800442e:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004430:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8004434:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8004438:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800443a:	f005 f97f 	bl	800973c <memset>
  if(huart->Instance==USART2)
 800443e:	4b31      	ldr	r3, [pc, #196]	@ (8004504 <HAL_UART_MspInit+0xe0>)
 8004440:	6822      	ldr	r2, [r4, #0]
 8004442:	429a      	cmp	r2, r3
 8004444:	d001      	beq.n	800444a <HAL_UART_MspInit+0x26>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8004446:	b018      	add	sp, #96	@ 0x60
 8004448:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800444a:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800444c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800444e:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004450:	f002 f8a0 	bl	8006594 <HAL_RCCEx_PeriphCLKConfig>
 8004454:	2800      	cmp	r0, #0
 8004456:	d14c      	bne.n	80044f2 <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004458:	4b2b      	ldr	r3, [pc, #172]	@ (8004508 <HAL_UART_MspInit+0xe4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800445a:	482c      	ldr	r0, [pc, #176]	@ (800450c <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800445c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
    hdma_usart2_rx.Instance = DMA1_Channel1;
 800445e:	4e2c      	ldr	r6, [pc, #176]	@ (8004510 <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004460:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004464:	659a      	str	r2, [r3, #88]	@ 0x58
 8004466:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004468:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800446c:	9200      	str	r2, [sp, #0]
 800446e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004470:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004472:	f042 0202 	orr.w	r2, r2, #2
 8004476:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004480:	2218      	movs	r2, #24
 8004482:	2302      	movs	r3, #2
 8004484:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004488:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800448a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 800448c:	2300      	movs	r3, #0
 800448e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004492:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004494:	2307      	movs	r3, #7
 8004496:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004498:	f001 face 	bl	8005a38 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800449c:	491d      	ldr	r1, [pc, #116]	@ (8004514 <HAL_UART_MspInit+0xf0>)
 800449e:	221a      	movs	r2, #26
 80044a0:	2300      	movs	r3, #0
 80044a2:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80044a6:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80044a8:	2280      	movs	r2, #128	@ 0x80
 80044aa:	e9c6 3302 	strd	r3, r3, [r6, #8]
 80044ae:	e9c6 2304 	strd	r2, r3, [r6, #16]
 80044b2:	e9c6 3306 	strd	r3, r3, [r6, #24]
 80044b6:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80044b8:	f001 fa2c 	bl	8005914 <HAL_DMA_Init>
 80044bc:	b9f8      	cbnz	r0, 80044fe <HAL_UART_MspInit+0xda>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80044be:	4d16      	ldr	r5, [pc, #88]	@ (8004518 <HAL_UART_MspInit+0xf4>)
 80044c0:	4916      	ldr	r1, [pc, #88]	@ (800451c <HAL_UART_MspInit+0xf8>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80044c2:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80044c6:	221b      	movs	r2, #27
 80044c8:	2300      	movs	r3, #0
 80044ca:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80044ce:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80044d0:	2110      	movs	r1, #16
 80044d2:	2280      	movs	r2, #128	@ 0x80
 80044d4:	e9c5 1302 	strd	r1, r3, [r5, #8]
 80044d8:	e9c5 3305 	strd	r3, r3, [r5, #20]
 80044dc:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80044e0:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80044e2:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80044e4:	f001 fa16 	bl	8005914 <HAL_DMA_Init>
 80044e8:	b930      	cbnz	r0, 80044f8 <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80044ea:	67e5      	str	r5, [r4, #124]	@ 0x7c
 80044ec:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 80044ee:	b018      	add	sp, #96	@ 0x60
 80044f0:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80044f2:	f7fc fecf 	bl	8001294 <Error_Handler>
 80044f6:	e7af      	b.n	8004458 <HAL_UART_MspInit+0x34>
      Error_Handler();
 80044f8:	f7fc fecc 	bl	8001294 <Error_Handler>
 80044fc:	e7f5      	b.n	80044ea <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80044fe:	f7fc fec9 	bl	8001294 <Error_Handler>
 8004502:	e7dc      	b.n	80044be <HAL_UART_MspInit+0x9a>
 8004504:	40004400 	.word	0x40004400
 8004508:	40021000 	.word	0x40021000
 800450c:	48000400 	.word	0x48000400
 8004510:	20000574 	.word	0x20000574
 8004514:	40020008 	.word	0x40020008
 8004518:	20000514 	.word	0x20000514
 800451c:	4002001c 	.word	0x4002001c

08004520 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8004520:	4b02      	ldr	r3, [pc, #8]	@ (800452c <ADC1_2_IRQHandler+0xc>)
 8004522:	2240      	movs	r2, #64	@ 0x40
 8004524:	601a      	str	r2, [r3, #0]

    /* Clear Flags M1 */
    LL_ADC_ClearFlag_JEOS(ADC2);

  /* Highfrequency task */
  (void)TSK_HighFrequencyTask();
 8004526:	f7fd b959 	b.w	80017dc <TSK_HighFrequencyTask>
 800452a:	bf00      	nop
 800452c:	50000100 	.word	0x50000100

08004530 <TIM1_UP_TIM16_IRQHandler>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004530:	4b03      	ldr	r3, [pc, #12]	@ (8004540 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(TIM1);
  (void)R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8004532:	4804      	ldr	r0, [pc, #16]	@ (8004544 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8004534:	f06f 0201 	mvn.w	r2, #1
 8004538:	611a      	str	r2, [r3, #16]
 800453a:	f004 b897 	b.w	800866c <R3_2_TIMx_UP_IRQHandler>
 800453e:	bf00      	nop
 8004540:	40012c00 	.word	0x40012c00
 8004544:	20000190 	.word	0x20000190

08004548 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8004548:	b508      	push	{r3, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 800454a:	4b0c      	ldr	r3, [pc, #48]	@ (800457c <TIM1_BRK_TIM15_IRQHandler+0x34>)
 800454c:	691a      	ldr	r2, [r3, #16]
 800454e:	0612      	lsls	r2, r2, #24
 8004550:	d505      	bpl.n	800455e <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8004552:	f06f 0280 	mvn.w	r2, #128	@ 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OCP_Handler(&PWM_Handle_M1._Super);
 8004556:	480a      	ldr	r0, [pc, #40]	@ (8004580 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8004558:	611a      	str	r2, [r3, #16]
 800455a:	f7fe f92d 	bl	80027b8 <PWMC_OCP_Handler>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800455e:	4907      	ldr	r1, [pc, #28]	@ (800457c <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8004560:	690b      	ldr	r3, [r1, #16]
 8004562:	05db      	lsls	r3, r3, #23
 8004564:	d505      	bpl.n	8004572 <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8004566:	f46f 7380 	mvn.w	r3, #256	@ 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 800456a:	4805      	ldr	r0, [pc, #20]	@ (8004580 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 800456c:	610b      	str	r3, [r1, #16]
 800456e:	f7fe f943 	bl	80027f8 <PWMC_OVP_Handler>
  MC_RunMotorControlTasks();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8004572:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_RunMotorControlTasks();
 8004576:	f7fd b9ab 	b.w	80018d0 <MC_RunMotorControlTasks>
 800457a:	bf00      	nop
 800457c:	40012c00 	.word	0x40012c00
 8004580:	20000190 	.word	0x20000190

08004584 <UASPEP_INIT>:
  * @brief  Initialization of the Hardware used for data transmission and reception.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_INIT(void *pHWHandle)
{
 8004584:	b430      	push	{r4, r5}
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8004586:	6802      	ldr	r2, [r0, #0]
 8004588:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458c:	e851 3f00 	ldrex	r3, [r1]
 8004590:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004594:	e841 3400 	strex	r4, r3, [r1]
 8004598:	2c00      	cmp	r4, #0
 800459a:	d1f7      	bne.n	800458c <UASPEP_INIT+0x8>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 800459c:	68c1      	ldr	r1, [r0, #12]
 800459e:	4d19      	ldr	r5, [pc, #100]	@ (8004604 <UASPEP_INIT+0x80>)
 80045a0:	6843      	ldr	r3, [r0, #4]
 80045a2:	5c6c      	ldrb	r4, [r5, r1]
 80045a4:	4423      	add	r3, r4
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 80045a6:	f102 0124 	add.w	r1, r2, #36	@ 0x24
 80045aa:	6099      	str	r1, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80045ac:	2340      	movs	r3, #64	@ 0x40
 80045ae:	6213      	str	r3, [r2, #32]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80045b0:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b4:	e851 3f00 	ldrex	r3, [r1]
 80045b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045bc:	e841 3400 	strex	r4, r3, [r1]
 80045c0:	2c00      	cmp	r4, #0
 80045c2:	d1f7      	bne.n	80045b4 <UASPEP_INIT+0x30>
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80045c4:	2340      	movs	r3, #64	@ 0x40
 80045c6:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c8:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 80045cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d0:	e842 3100 	strex	r1, r3, [r2]
 80045d4:	2900      	cmp	r1, #0
 80045d6:	d1f7      	bne.n	80045c8 <UASPEP_INIT+0x44>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80045d8:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045dc:	e851 3f00 	ldrex	r3, [r1]
 80045e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e4:	e841 3400 	strex	r4, r3, [r1]
 80045e8:	2c00      	cmp	r4, #0
 80045ea:	d1f7      	bne.n	80045dc <UASPEP_INIT+0x58>
 80045ec:	6901      	ldr	r1, [r0, #16]
 80045ee:	6883      	ldr	r3, [r0, #8]
 80045f0:	5c69      	ldrb	r1, [r5, r1]
 80045f2:	440b      	add	r3, r1
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 80045f4:	f102 0028 	add.w	r0, r2, #40	@ 0x28
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80045f8:	2140      	movs	r1, #64	@ 0x40
 80045fa:	6098      	str	r0, [r3, #8]
}
 80045fc:	bc30      	pop	{r4, r5}
 80045fe:	6211      	str	r1, [r2, #32]
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop
 8004604:	08009a98 	.word	0x08009a98

08004608 <UASPEP_CFG_TRANSMISSION>:
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004608:	6903      	ldr	r3, [r0, #16]
 800460a:	6880      	ldr	r0, [r0, #8]
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
void UASPEP_CFG_TRANSMISSION(void *pHWHandle, void *data, uint16_t length)
{
 800460c:	b410      	push	{r4}
 800460e:	4c0b      	ldr	r4, [pc, #44]	@ (800463c <UASPEP_CFG_TRANSMISSION+0x34>)
 8004610:	5ce3      	ldrb	r3, [r4, r3]
 8004612:	58c4      	ldr	r4, [r0, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8004614:	07e4      	lsls	r4, r4, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004616:	eb00 0c03 	add.w	ip, r0, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 800461a:	d40c      	bmi.n	8004636 <UASPEP_CFG_TRANSMISSION+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 800461c:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004620:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8004624:	0c09      	lsrs	r1, r1, #16
 8004626:	0409      	lsls	r1, r1, #16
 8004628:	430a      	orrs	r2, r1
 800462a:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800462e:	58c2      	ldr	r2, [r0, r3]
 8004630:	f042 0201 	orr.w	r2, r2, #1
 8004634:	50c2      	str	r2, [r0, r3]
  }
  else
  {
    /* Nothing to do */
  }
}
 8004636:	f85d 4b04 	ldr.w	r4, [sp], #4
 800463a:	4770      	bx	lr
 800463c:	08009a98 	.word	0x08009a98

08004640 <UASPEP_CFG_RECEPTION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_CFG_RECEPTION(void *pHWHandle, void* buffer, uint16_t length)
{
 8004640:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004642:	68c3      	ldr	r3, [r0, #12]
 8004644:	4d0b      	ldr	r5, [pc, #44]	@ (8004674 <UASPEP_CFG_RECEPTION+0x34>)
 8004646:	6844      	ldr	r4, [r0, #4]
 8004648:	5ce8      	ldrb	r0, [r5, r3]
 800464a:	5823      	ldr	r3, [r4, r0]
 800464c:	eb04 0c00 	add.w	ip, r4, r0
 8004650:	f023 0301 	bic.w	r3, r3, #1
 8004654:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8004656:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800465a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800465e:	0c1b      	lsrs	r3, r3, #16
 8004660:	041b      	lsls	r3, r3, #16
 8004662:	4313      	orrs	r3, r2
 8004664:	f8cc 3004 	str.w	r3, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004668:	5823      	ldr	r3, [r4, r0]
 800466a:	f043 0301 	orr.w	r3, r3, #1
 800466e:	5023      	str	r3, [r4, r0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8004670:	bc30      	pop	{r4, r5}
 8004672:	4770      	bx	lr
 8004674:	08009a98 	.word	0x08009a98

08004678 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8004678:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 800467a:	2310      	movs	r3, #16
 800467c:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800467e:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8004682:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004686:	e842 3100 	strex	r1, r3, [r2]
 800468a:	2900      	cmp	r1, #0
 800468c:	d1f7      	bne.n	800467e <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 800468e:	4770      	bx	lr

08004690 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004690:	4a03      	ldr	r2, [pc, #12]	@ (80046a0 <SystemInit+0x10>)
 8004692:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004696:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800469a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800469e:	4770      	bx	lr
 80046a0:	e000ed00 	.word	0xe000ed00

080046a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046a4:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80046a6:	4b0f      	ldr	r3, [pc, #60]	@ (80046e4 <HAL_InitTick+0x40>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	b90b      	cbnz	r3, 80046b0 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80046ac:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80046ae:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80046b0:	490d      	ldr	r1, [pc, #52]	@ (80046e8 <HAL_InitTick+0x44>)
 80046b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80046b6:	4605      	mov	r5, r0
 80046b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046bc:	6808      	ldr	r0, [r1, #0]
 80046be:	fbb0 f0f3 	udiv	r0, r0, r3
 80046c2:	f000 fff9 	bl	80056b8 <HAL_SYSTICK_Config>
 80046c6:	4604      	mov	r4, r0
 80046c8:	2800      	cmp	r0, #0
 80046ca:	d1ef      	bne.n	80046ac <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046cc:	2d0f      	cmp	r5, #15
 80046ce:	d8ed      	bhi.n	80046ac <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046d0:	4602      	mov	r2, r0
 80046d2:	4629      	mov	r1, r5
 80046d4:	f04f 30ff 	mov.w	r0, #4294967295
 80046d8:	f000 ffa4 	bl	8005624 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80046dc:	4b03      	ldr	r3, [pc, #12]	@ (80046ec <HAL_InitTick+0x48>)
 80046de:	4620      	mov	r0, r4
 80046e0:	601d      	str	r5, [r3, #0]
}
 80046e2:	bd38      	pop	{r3, r4, r5, pc}
 80046e4:	200004f0 	.word	0x200004f0
 80046e8:	200004ec 	.word	0x200004ec
 80046ec:	200004f4 	.word	0x200004f4

080046f0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046f0:	4a0a      	ldr	r2, [pc, #40]	@ (800471c <HAL_Init+0x2c>)
 80046f2:	6813      	ldr	r3, [r2, #0]
 80046f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
{
 80046f8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046fa:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046fc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046fe:	f000 ff7f 	bl	8005600 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004702:	2004      	movs	r0, #4
 8004704:	f7ff ffce 	bl	80046a4 <HAL_InitTick>
 8004708:	b110      	cbz	r0, 8004710 <HAL_Init+0x20>
    status = HAL_ERROR;
 800470a:	2401      	movs	r4, #1
}
 800470c:	4620      	mov	r0, r4
 800470e:	bd10      	pop	{r4, pc}
 8004710:	4604      	mov	r4, r0
    HAL_MspInit();
 8004712:	f7ff fc3b 	bl	8003f8c <HAL_MspInit>
}
 8004716:	4620      	mov	r0, r4
 8004718:	bd10      	pop	{r4, pc}
 800471a:	bf00      	nop
 800471c:	40022000 	.word	0x40022000

08004720 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004720:	4a03      	ldr	r2, [pc, #12]	@ (8004730 <HAL_IncTick+0x10>)
 8004722:	4904      	ldr	r1, [pc, #16]	@ (8004734 <HAL_IncTick+0x14>)
 8004724:	6813      	ldr	r3, [r2, #0]
 8004726:	6809      	ldr	r1, [r1, #0]
 8004728:	440b      	add	r3, r1
 800472a:	6013      	str	r3, [r2, #0]
}
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	20001b18 	.word	0x20001b18
 8004734:	200004f0 	.word	0x200004f0

08004738 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004738:	4b01      	ldr	r3, [pc, #4]	@ (8004740 <HAL_GetTick+0x8>)
 800473a:	6818      	ldr	r0, [r3, #0]
}
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	20001b18 	.word	0x20001b18

08004744 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004744:	b538      	push	{r3, r4, r5, lr}
 8004746:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004748:	f7ff fff6 	bl	8004738 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800474c:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800474e:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8004750:	d002      	beq.n	8004758 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004752:	4b04      	ldr	r3, [pc, #16]	@ (8004764 <HAL_Delay+0x20>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004758:	f7ff ffee 	bl	8004738 <HAL_GetTick>
 800475c:	1b40      	subs	r0, r0, r5
 800475e:	42a0      	cmp	r0, r4
 8004760:	d3fa      	bcc.n	8004758 <HAL_Delay+0x14>
  {
  }
}
 8004762:	bd38      	pop	{r3, r4, r5, pc}
 8004764:	200004f0 	.word	0x200004f0

08004768 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004768:	b530      	push	{r4, r5, lr}
 800476a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800476c:	2300      	movs	r3, #0
 800476e:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8004770:	2800      	cmp	r0, #0
 8004772:	f000 80ac 	beq.w	80048ce <HAL_ADC_Init+0x166>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004776:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8004778:	4604      	mov	r4, r0
 800477a:	2d00      	cmp	r5, #0
 800477c:	f000 80ac 	beq.w	80048d8 <HAL_ADC_Init+0x170>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004780:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004782:	6893      	ldr	r3, [r2, #8]
 8004784:	009d      	lsls	r5, r3, #2
 8004786:	d505      	bpl.n	8004794 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004788:	6893      	ldr	r3, [r2, #8]
 800478a:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800478e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004792:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004794:	6893      	ldr	r3, [r2, #8]
 8004796:	00d8      	lsls	r0, r3, #3
 8004798:	d419      	bmi.n	80047ce <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800479a:	4b6b      	ldr	r3, [pc, #428]	@ (8004948 <HAL_ADC_Init+0x1e0>)
 800479c:	486b      	ldr	r0, [pc, #428]	@ (800494c <HAL_ADC_Init+0x1e4>)
 800479e:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80047a0:	6891      	ldr	r1, [r2, #8]
 80047a2:	099b      	lsrs	r3, r3, #6
 80047a4:	fba0 0303 	umull	r0, r3, r0, r3
 80047a8:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 80047ac:	099b      	lsrs	r3, r3, #6
 80047ae:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80047b2:	3301      	adds	r3, #1
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80047ba:	6091      	str	r1, [r2, #8]
 80047bc:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80047be:	9b01      	ldr	r3, [sp, #4]
 80047c0:	b12b      	cbz	r3, 80047ce <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 80047c2:	9b01      	ldr	r3, [sp, #4]
 80047c4:	3b01      	subs	r3, #1
 80047c6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80047c8:	9b01      	ldr	r3, [sp, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1f9      	bne.n	80047c2 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80047ce:	6893      	ldr	r3, [r2, #8]
 80047d0:	00d9      	lsls	r1, r3, #3
 80047d2:	d47f      	bmi.n	80048d4 <HAL_ADC_Init+0x16c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047d4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80047d6:	f043 0310 	orr.w	r3, r3, #16
 80047da:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047dc:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80047de:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047e0:	4303      	orrs	r3, r0
 80047e2:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80047e4:	6893      	ldr	r3, [r2, #8]
 80047e6:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80047ea:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80047ec:	d16b      	bne.n	80048c6 <HAL_ADC_Init+0x15e>
 80047ee:	06db      	lsls	r3, r3, #27
 80047f0:	d469      	bmi.n	80048c6 <HAL_ADC_Init+0x15e>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047f2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80047f4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80047f8:	f043 0302 	orr.w	r3, r3, #2
 80047fc:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80047fe:	6893      	ldr	r3, [r2, #8]
 8004800:	07dd      	lsls	r5, r3, #31
 8004802:	d409      	bmi.n	8004818 <HAL_ADC_Init+0xb0>
 8004804:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f013 0f01 	tst.w	r3, #1
 800480e:	4b50      	ldr	r3, [pc, #320]	@ (8004950 <HAL_ADC_Init+0x1e8>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	d101      	bne.n	8004818 <HAL_ADC_Init+0xb0>
 8004814:	07d9      	lsls	r1, r3, #31
 8004816:	d572      	bpl.n	80048fe <HAL_ADC_Init+0x196>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 8004818:	68e5      	ldr	r5, [r4, #12]
 800481a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800481c:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8004820:	432b      	orrs	r3, r5
 8004822:	68a5      	ldr	r5, [r4, #8]
 8004824:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004826:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004828:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 800482a:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800482e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004832:	d057      	beq.n	80048e4 <HAL_ADC_Init+0x17c>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004834:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004836:	b121      	cbz	r1, 8004842 <HAL_ADC_Init+0xda>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8004838:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800483a:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800483e:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004840:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004842:	68d5      	ldr	r5, [r2, #12]
 8004844:	4943      	ldr	r1, [pc, #268]	@ (8004954 <HAL_ADC_Init+0x1ec>)
 8004846:	4029      	ands	r1, r5
 8004848:	4319      	orrs	r1, r3
 800484a:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800484c:	6913      	ldr	r3, [r2, #16]
 800484e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004850:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8004854:	430b      	orrs	r3, r1
 8004856:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004858:	6893      	ldr	r3, [r2, #8]
 800485a:	071b      	lsls	r3, r3, #28
 800485c:	d424      	bmi.n	80048a8 <HAL_ADC_Init+0x140>
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800485e:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004860:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004864:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004866:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800486a:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800486c:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004870:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004874:	430b      	orrs	r3, r1

      if (hadc->Init.GainCompensation != 0UL)
 8004876:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004878:	60d3      	str	r3, [r2, #12]
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800487a:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 800487c:	2900      	cmp	r1, #0
 800487e:	d046      	beq.n	800490e <HAL_ADC_Init+0x1a6>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004884:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004886:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 800488a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800488e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004892:	430b      	orrs	r3, r1
 8004894:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004898:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800489c:	2b01      	cmp	r3, #1
 800489e:	d042      	beq.n	8004926 <HAL_ADC_Init+0x1be>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80048a0:	6913      	ldr	r3, [r2, #16]
 80048a2:	f023 0301 	bic.w	r3, r3, #1
 80048a6:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80048a8:	6963      	ldr	r3, [r4, #20]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d01f      	beq.n	80048ee <HAL_ADC_Init+0x186>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80048ae:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80048b0:	f023 030f 	bic.w	r3, r3, #15
 80048b4:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80048b6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80048b8:	f023 0303 	bic.w	r3, r3, #3
 80048bc:	f043 0301 	orr.w	r3, r3, #1
 80048c0:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80048c2:	b003      	add	sp, #12
 80048c4:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048c6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80048c8:	f043 0310 	orr.w	r3, r3, #16
 80048cc:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 80048ce:	2001      	movs	r0, #1
}
 80048d0:	b003      	add	sp, #12
 80048d2:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048d4:	2000      	movs	r0, #0
 80048d6:	e785      	b.n	80047e4 <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 80048d8:	f7ff fb7a 	bl	8003fd0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80048dc:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 80048de:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 80048e2:	e74d      	b.n	8004780 <HAL_ADC_Init+0x18>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80048e4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80048e6:	3901      	subs	r1, #1
 80048e8:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80048ec:	e7a2      	b.n	8004834 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80048ee:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80048f0:	6a23      	ldr	r3, [r4, #32]
 80048f2:	f021 010f 	bic.w	r1, r1, #15
 80048f6:	3b01      	subs	r3, #1
 80048f8:	430b      	orrs	r3, r1
 80048fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80048fc:	e7db      	b.n	80048b6 <HAL_ADC_Init+0x14e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80048fe:	4916      	ldr	r1, [pc, #88]	@ (8004958 <HAL_ADC_Init+0x1f0>)
 8004900:	6865      	ldr	r5, [r4, #4]
 8004902:	688b      	ldr	r3, [r1, #8]
 8004904:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8004908:	432b      	orrs	r3, r5
 800490a:	608b      	str	r3, [r1, #8]
}
 800490c:	e784      	b.n	8004818 <HAL_ADC_Init+0xb0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800490e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004912:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004914:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004918:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800491c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004920:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004924:	e7b8      	b.n	8004898 <HAL_ADC_Init+0x130>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004926:	6911      	ldr	r1, [r2, #16]
 8004928:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800492a:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800492c:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8004930:	f021 0104 	bic.w	r1, r1, #4
 8004934:	432b      	orrs	r3, r5
 8004936:	430b      	orrs	r3, r1
 8004938:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800493a:	430b      	orrs	r3, r1
 800493c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800493e:	430b      	orrs	r3, r1
 8004940:	f043 0301 	orr.w	r3, r3, #1
 8004944:	6113      	str	r3, [r2, #16]
 8004946:	e7af      	b.n	80048a8 <HAL_ADC_Init+0x140>
 8004948:	200004ec 	.word	0x200004ec
 800494c:	053e2d63 	.word	0x053e2d63
 8004950:	50000100 	.word	0x50000100
 8004954:	fff04007 	.word	0xfff04007
 8004958:	50000300 	.word	0x50000300

0800495c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800495c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004960:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8004964:	b082      	sub	sp, #8
 8004966:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8004968:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 800496a:	f04f 0000 	mov.w	r0, #0
 800496e:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8004970:	f000 812c 	beq.w	8004bcc <HAL_ADC_ConfigChannel+0x270>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004974:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8004976:	2001      	movs	r0, #1
 8004978:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800497c:	6894      	ldr	r4, [r2, #8]
 800497e:	0764      	lsls	r4, r4, #29
 8004980:	d455      	bmi.n	8004a2e <HAL_ADC_ConfigChannel+0xd2>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004982:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004984:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8004988:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800498c:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8004990:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004992:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8004996:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800499a:	f854 500e 	ldr.w	r5, [r4, lr]
 800499e:	261f      	movs	r6, #31
 80049a0:	fa00 f00c 	lsl.w	r0, r0, ip
 80049a4:	fa06 fc0c 	lsl.w	ip, r6, ip
 80049a8:	ea25 0c0c 	bic.w	ip, r5, ip
 80049ac:	ea40 000c 	orr.w	r0, r0, ip
 80049b0:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80049b4:	6890      	ldr	r0, [r2, #8]
 80049b6:	0747      	lsls	r7, r0, #29
 80049b8:	d543      	bpl.n	8004a42 <HAL_ADC_ConfigChannel+0xe6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80049ba:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80049bc:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049be:	6894      	ldr	r4, [r2, #8]
 80049c0:	07e5      	lsls	r5, r4, #31
 80049c2:	d412      	bmi.n	80049ea <HAL_ADC_ConfigChannel+0x8e>
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80049c4:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80049c6:	4cc0      	ldr	r4, [pc, #768]	@ (8004cc8 <HAL_ADC_ConfigChannel+0x36c>)
 80049c8:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 80049cc:	f006 0718 	and.w	r7, r6, #24
 80049d0:	40fc      	lsrs	r4, r7
 80049d2:	f3c0 0712 	ubfx	r7, r0, #0, #19
 80049d6:	4004      	ands	r4, r0
 80049d8:	ea25 0507 	bic.w	r5, r5, r7
 80049dc:	432c      	orrs	r4, r5
 80049de:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80049e2:	4cba      	ldr	r4, [pc, #744]	@ (8004ccc <HAL_ADC_ConfigChannel+0x370>)
 80049e4:	42a6      	cmp	r6, r4
 80049e6:	f000 80a1 	beq.w	8004b2c <HAL_ADC_ConfigChannel+0x1d0>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80049ea:	49b9      	ldr	r1, [pc, #740]	@ (8004cd0 <HAL_ADC_ConfigChannel+0x374>)
 80049ec:	4208      	tst	r0, r1
 80049ee:	d01c      	beq.n	8004a2a <HAL_ADC_ConfigChannel+0xce>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80049f0:	4cb8      	ldr	r4, [pc, #736]	@ (8004cd4 <HAL_ADC_ConfigChannel+0x378>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80049f2:	4db9      	ldr	r5, [pc, #740]	@ (8004cd8 <HAL_ADC_ConfigChannel+0x37c>)
 80049f4:	68a1      	ldr	r1, [r4, #8]
 80049f6:	42a8      	cmp	r0, r5
 80049f8:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 80049fc:	d073      	beq.n	8004ae6 <HAL_ADC_ConfigChannel+0x18a>
 80049fe:	4db7      	ldr	r5, [pc, #732]	@ (8004cdc <HAL_ADC_ConfigChannel+0x380>)
 8004a00:	42a8      	cmp	r0, r5
 8004a02:	d070      	beq.n	8004ae6 <HAL_ADC_ConfigChannel+0x18a>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004a04:	4db6      	ldr	r5, [pc, #728]	@ (8004ce0 <HAL_ADC_ConfigChannel+0x384>)
 8004a06:	42a8      	cmp	r0, r5
 8004a08:	f000 80e4 	beq.w	8004bd4 <HAL_ADC_ConfigChannel+0x278>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004a0c:	4db5      	ldr	r5, [pc, #724]	@ (8004ce4 <HAL_ADC_ConfigChannel+0x388>)
 8004a0e:	42a8      	cmp	r0, r5
 8004a10:	d10b      	bne.n	8004a2a <HAL_ADC_ConfigChannel+0xce>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004a12:	0249      	lsls	r1, r1, #9
 8004a14:	d409      	bmi.n	8004a2a <HAL_ADC_ConfigChannel+0xce>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004a16:	49b4      	ldr	r1, [pc, #720]	@ (8004ce8 <HAL_ADC_ConfigChannel+0x38c>)
 8004a18:	428a      	cmp	r2, r1
 8004a1a:	d006      	beq.n	8004a2a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004a1c:	68a2      	ldr	r2, [r4, #8]
 8004a1e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004a22:	4332      	orrs	r2, r6
 8004a24:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8004a28:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	e003      	b.n	8004a36 <HAL_ADC_ConfigChannel+0xda>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a2e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a30:	f042 0220 	orr.w	r2, r2, #32
 8004a34:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004a3c:	b002      	add	sp, #8
 8004a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004a42:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004a44:	6808      	ldr	r0, [r1, #0]
 8004a46:	0726      	lsls	r6, r4, #28
 8004a48:	d4b9      	bmi.n	80049be <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004a4a:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8004a4c:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8004a50:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004a52:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8004a54:	40b4      	lsls	r4, r6
 8004a56:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004a5a:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8004a5e:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004a62:	f102 0714 	add.w	r7, r2, #20
 8004a66:	f000 8100 	beq.w	8004c6a <HAL_ADC_ConfigChannel+0x30e>
  MODIFY_REG(*preg,
 8004a6a:	40b5      	lsls	r5, r6
 8004a6c:	583e      	ldr	r6, [r7, r0]
 8004a6e:	4034      	ands	r4, r6
 8004a70:	432c      	orrs	r4, r5
 8004a72:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004a74:	6950      	ldr	r0, [r2, #20]
 8004a76:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004a7a:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004a7c:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004a80:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004a82:	68d6      	ldr	r6, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004a84:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a86:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004a8a:	4684      	mov	ip, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004a8c:	f000 80c5 	beq.w	8004c1a <HAL_ADC_ConfigChannel+0x2be>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004a90:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8004a94:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 8004a96:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8004a9a:	40b5      	lsls	r5, r6
 8004a9c:	4e93      	ldr	r6, [pc, #588]	@ (8004cec <HAL_ADC_ConfigChannel+0x390>)
 8004a9e:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8004aa2:	ea0c 0606 	and.w	r6, ip, r6
 8004aa6:	4306      	orrs	r6, r0
 8004aa8:	4335      	orrs	r5, r6
 8004aaa:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 8004aae:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ab2:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8004ab4:	698e      	ldr	r6, [r1, #24]
 8004ab6:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8004aba:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 8004abe:	4330      	orrs	r0, r6
 8004ac0:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ac4:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004ac6:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8004ac8:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8004acc:	f1a5 0501 	sub.w	r5, r5, #1
 8004ad0:	fab5 f585 	clz	r5, r5
 8004ad4:	096d      	lsrs	r5, r5, #5
 8004ad6:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8004ada:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8004ade:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004ae2:	6808      	ldr	r0, [r1, #0]
}
 8004ae4:	e76b      	b.n	80049be <HAL_ADC_ConfigChannel+0x62>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004ae6:	020c      	lsls	r4, r1, #8
 8004ae8:	d49f      	bmi.n	8004a2a <HAL_ADC_ConfigChannel+0xce>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004aea:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004aee:	d19c      	bne.n	8004a2a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004af0:	4978      	ldr	r1, [pc, #480]	@ (8004cd4 <HAL_ADC_ConfigChannel+0x378>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004af2:	487f      	ldr	r0, [pc, #508]	@ (8004cf0 <HAL_ADC_ConfigChannel+0x394>)
 8004af4:	688a      	ldr	r2, [r1, #8]
 8004af6:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004afa:	4332      	orrs	r2, r6
 8004afc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8004b00:	608a      	str	r2, [r1, #8]
 8004b02:	6802      	ldr	r2, [r0, #0]
 8004b04:	497b      	ldr	r1, [pc, #492]	@ (8004cf4 <HAL_ADC_ConfigChannel+0x398>)
 8004b06:	0992      	lsrs	r2, r2, #6
 8004b08:	fba1 1202 	umull	r1, r2, r1, r2
 8004b0c:	0992      	lsrs	r2, r2, #6
 8004b0e:	3201      	adds	r2, #1
 8004b10:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004b14:	0092      	lsls	r2, r2, #2
 8004b16:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004b18:	9a01      	ldr	r2, [sp, #4]
 8004b1a:	2a00      	cmp	r2, #0
 8004b1c:	d085      	beq.n	8004a2a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8004b1e:	9a01      	ldr	r2, [sp, #4]
 8004b20:	3a01      	subs	r2, #1
 8004b22:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004b24:	9a01      	ldr	r2, [sp, #4]
 8004b26:	2a00      	cmp	r2, #0
 8004b28:	d1f9      	bne.n	8004b1e <HAL_ADC_ConfigChannel+0x1c2>
 8004b2a:	e77e      	b.n	8004a2a <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004b2c:	2f00      	cmp	r7, #0
 8004b2e:	d060      	beq.n	8004bf2 <HAL_ADC_ConfigChannel+0x296>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b30:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004b34:	2c00      	cmp	r4, #0
 8004b36:	f000 80a0 	beq.w	8004c7a <HAL_ADC_ConfigChannel+0x31e>
  return __builtin_clz(value);
 8004b3a:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b3e:	3401      	adds	r4, #1
 8004b40:	f004 041f 	and.w	r4, r4, #31
 8004b44:	2c09      	cmp	r4, #9
 8004b46:	f240 8098 	bls.w	8004c7a <HAL_ADC_ConfigChannel+0x31e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4a:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004b4e:	2c00      	cmp	r4, #0
 8004b50:	f000 8148 	beq.w	8004de4 <HAL_ADC_ConfigChannel+0x488>
  return __builtin_clz(value);
 8004b54:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004b58:	3401      	adds	r4, #1
 8004b5a:	06a4      	lsls	r4, r4, #26
 8004b5c:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b60:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004b64:	2d00      	cmp	r5, #0
 8004b66:	f000 8142 	beq.w	8004dee <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004b6a:	fab5 f585 	clz	r5, r5
 8004b6e:	3501      	adds	r5, #1
 8004b70:	f005 051f 	and.w	r5, r5, #31
 8004b74:	2601      	movs	r6, #1
 8004b76:	fa06 f505 	lsl.w	r5, r6, r5
 8004b7a:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b7c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004b80:	2800      	cmp	r0, #0
 8004b82:	f000 8132 	beq.w	8004dea <HAL_ADC_ConfigChannel+0x48e>
  return __builtin_clz(value);
 8004b86:	fab0 f080 	clz	r0, r0
 8004b8a:	1c45      	adds	r5, r0, #1
 8004b8c:	f005 051f 	and.w	r5, r5, #31
 8004b90:	2003      	movs	r0, #3
 8004b92:	f06f 061d 	mvn.w	r6, #29
 8004b96:	fb10 6005 	smlabb	r0, r0, r5, r6
 8004b9a:	0500      	lsls	r0, r0, #20
 8004b9c:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ba0:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004ba2:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8004ba4:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004ba6:	f005 0504 	and.w	r5, r5, #4
 8004baa:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8004bae:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8004bb2:	fa04 f700 	lsl.w	r7, r4, r0
 8004bb6:	f04f 0c07 	mov.w	ip, #7
 8004bba:	5974      	ldr	r4, [r6, r5]
 8004bbc:	fa0c f000 	lsl.w	r0, ip, r0
 8004bc0:	ea24 0000 	bic.w	r0, r4, r0
 8004bc4:	4338      	orrs	r0, r7
 8004bc6:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004bc8:	6808      	ldr	r0, [r1, #0]
}
 8004bca:	e70e      	b.n	80049ea <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 8004bcc:	2002      	movs	r0, #2
}
 8004bce:	b002      	add	sp, #8
 8004bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004bd4:	01c8      	lsls	r0, r1, #7
 8004bd6:	f53f af28 	bmi.w	8004a2a <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004bda:	4943      	ldr	r1, [pc, #268]	@ (8004ce8 <HAL_ADC_ConfigChannel+0x38c>)
 8004bdc:	428a      	cmp	r2, r1
 8004bde:	f43f af24 	beq.w	8004a2a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004be2:	68a2      	ldr	r2, [r4, #8]
 8004be4:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004be8:	4332      	orrs	r2, r6
 8004bea:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8004bee:	60a2      	str	r2, [r4, #8]
}
 8004bf0:	e71b      	b.n	8004a2a <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004bf2:	0e80      	lsrs	r0, r0, #26
 8004bf4:	3001      	adds	r0, #1
 8004bf6:	f000 051f 	and.w	r5, r0, #31
 8004bfa:	2401      	movs	r4, #1
 8004bfc:	0680      	lsls	r0, r0, #26
 8004bfe:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8004c02:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c04:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004c06:	ea44 0400 	orr.w	r4, r4, r0
 8004c0a:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c0e:	d959      	bls.n	8004cc4 <HAL_ADC_ConfigChannel+0x368>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004c10:	381e      	subs	r0, #30
 8004c12:	0500      	lsls	r0, r0, #20
 8004c14:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8004c18:	e7c2      	b.n	8004ba0 <HAL_ADC_ConfigChannel+0x244>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c1a:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8004c1c:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c1e:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004c22:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c26:	2e00      	cmp	r6, #0
 8004c28:	d166      	bne.n	8004cf8 <HAL_ADC_ConfigChannel+0x39c>
 8004c2a:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004c2e:	4285      	cmp	r5, r0
 8004c30:	f000 80a8 	beq.w	8004d84 <HAL_ADC_ConfigChannel+0x428>
 8004c34:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004c36:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004c38:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8004c3c:	4285      	cmp	r5, r0
 8004c3e:	f000 808c 	beq.w	8004d5a <HAL_ADC_ConfigChannel+0x3fe>
 8004c42:	68a5      	ldr	r5, [r4, #8]
 8004c44:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c46:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c4a:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8004c4e:	4285      	cmp	r5, r0
 8004c50:	f000 80aa 	beq.w	8004da8 <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c54:	68e5      	ldr	r5, [r4, #12]
 8004c56:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c58:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c5c:	f3c5 6484 	ubfx	r4, r5, #26, #5
 8004c60:	42a0      	cmp	r0, r4
 8004c62:	f000 80b6 	beq.w	8004dd2 <HAL_ADC_ConfigChannel+0x476>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004c66:	4660      	mov	r0, ip
 8004c68:	e6a9      	b.n	80049be <HAL_ADC_ConfigChannel+0x62>
  MODIFY_REG(*preg,
 8004c6a:	583d      	ldr	r5, [r7, r0]
 8004c6c:	402c      	ands	r4, r5
 8004c6e:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004c70:	6950      	ldr	r0, [r2, #20]
 8004c72:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8004c76:	6150      	str	r0, [r2, #20]
}
 8004c78:	e700      	b.n	8004a7c <HAL_ADC_ConfigChannel+0x120>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c7a:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004c7e:	2c00      	cmp	r4, #0
 8004c80:	f000 80b9 	beq.w	8004df6 <HAL_ADC_ConfigChannel+0x49a>
  return __builtin_clz(value);
 8004c84:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004c88:	3401      	adds	r4, #1
 8004c8a:	06a4      	lsls	r4, r4, #26
 8004c8c:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c90:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004c94:	2d00      	cmp	r5, #0
 8004c96:	f000 80ac 	beq.w	8004df2 <HAL_ADC_ConfigChannel+0x496>
  return __builtin_clz(value);
 8004c9a:	fab5 f585 	clz	r5, r5
 8004c9e:	3501      	adds	r5, #1
 8004ca0:	f005 051f 	and.w	r5, r5, #31
 8004ca4:	2601      	movs	r6, #1
 8004ca6:	fa06 f505 	lsl.w	r5, r6, r5
 8004caa:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cac:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	f000 8094 	beq.w	8004dde <HAL_ADC_ConfigChannel+0x482>
  return __builtin_clz(value);
 8004cb6:	fab0 f080 	clz	r0, r0
 8004cba:	3001      	adds	r0, #1
 8004cbc:	f000 001f 	and.w	r0, r0, #31
 8004cc0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004cc4:	0500      	lsls	r0, r0, #20
 8004cc6:	e76b      	b.n	8004ba0 <HAL_ADC_ConfigChannel+0x244>
 8004cc8:	0007ffff 	.word	0x0007ffff
 8004ccc:	407f0000 	.word	0x407f0000
 8004cd0:	80080000 	.word	0x80080000
 8004cd4:	50000300 	.word	0x50000300
 8004cd8:	c3210000 	.word	0xc3210000
 8004cdc:	90c00010 	.word	0x90c00010
 8004ce0:	c7520000 	.word	0xc7520000
 8004ce4:	cb840000 	.word	0xcb840000
 8004ce8:	50000100 	.word	0x50000100
 8004cec:	03fff000 	.word	0x03fff000
 8004cf0:	200004ec 	.word	0x200004ec
 8004cf4:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf8:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 8004cfc:	b11e      	cbz	r6, 8004d06 <HAL_ADC_ConfigChannel+0x3aa>
  return __builtin_clz(value);
 8004cfe:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004d02:	42b5      	cmp	r5, r6
 8004d04:	d03e      	beq.n	8004d84 <HAL_ADC_ConfigChannel+0x428>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004d06:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004d08:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004d0a:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0e:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d12:	f104 0708 	add.w	r7, r4, #8
 8004d16:	46be      	mov	lr, r7
  if (value == 0U)
 8004d18:	b11e      	cbz	r6, 8004d22 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8004d1a:	fab6 f686 	clz	r6, r6
 8004d1e:	42ae      	cmp	r6, r5
 8004d20:	d01d      	beq.n	8004d5e <HAL_ADC_ConfigChannel+0x402>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004d22:	68a5      	ldr	r5, [r4, #8]
 8004d24:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004d26:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d2a:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d2e:	f104 060c 	add.w	r6, r4, #12
 8004d32:	46b0      	mov	r8, r6
  if (value == 0U)
 8004d34:	f1be 0f00 	cmp.w	lr, #0
 8004d38:	d003      	beq.n	8004d42 <HAL_ADC_ConfigChannel+0x3e6>
  return __builtin_clz(value);
 8004d3a:	fabe fe8e 	clz	lr, lr
 8004d3e:	45ae      	cmp	lr, r5
 8004d40:	d034      	beq.n	8004dac <HAL_ADC_ConfigChannel+0x450>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004d42:	68e5      	ldr	r5, [r4, #12]
 8004d44:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d46:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d4a:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 8004d4e:	2d00      	cmp	r5, #0
 8004d50:	f43f ae35 	beq.w	80049be <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 8004d54:	fab5 f085 	clz	r0, r5
 8004d58:	e782      	b.n	8004c60 <HAL_ADC_ConfigChannel+0x304>
 8004d5a:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 8004d5e:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8004d60:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004d64:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d66:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004d6a:	68a0      	ldr	r0, [r4, #8]
 8004d6c:	68a5      	ldr	r5, [r4, #8]
 8004d6e:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d72:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004d74:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d78:	4660      	mov	r0, ip
 8004d7a:	2e00      	cmp	r6, #0
 8004d7c:	d1d5      	bne.n	8004d2a <HAL_ADC_ConfigChannel+0x3ce>
 8004d7e:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8004d82:	e764      	b.n	8004c4e <HAL_ADC_ConfigChannel+0x2f2>
  MODIFY_REG(*preg,
 8004d84:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8004d86:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004d8a:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d8c:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004d90:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8004d92:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004d94:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004d98:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d9c:	4660      	mov	r0, ip
 8004d9e:	2e00      	cmp	r6, #0
 8004da0:	d1b5      	bne.n	8004d0e <HAL_ADC_ConfigChannel+0x3b2>
 8004da2:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8004da6:	e749      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x2e0>
 8004da8:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 8004dac:	6838      	ldr	r0, [r7, #0]
 8004dae:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004db2:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004db4:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004db8:	68e0      	ldr	r0, [r4, #12]
 8004dba:	68e4      	ldr	r4, [r4, #12]
 8004dbc:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dc0:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004dc2:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004dc6:	4660      	mov	r0, ip
 8004dc8:	2d00      	cmp	r5, #0
 8004dca:	d1be      	bne.n	8004d4a <HAL_ADC_ConfigChannel+0x3ee>
 8004dcc:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8004dd0:	e746      	b.n	8004c60 <HAL_ADC_ConfigChannel+0x304>
  MODIFY_REG(*preg,
 8004dd2:	6830      	ldr	r0, [r6, #0]
 8004dd4:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004dd8:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004dda:	6808      	ldr	r0, [r1, #0]
}
 8004ddc:	e5ef      	b.n	80049be <HAL_ADC_ConfigChannel+0x62>
 8004dde:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8004de2:	e6dd      	b.n	8004ba0 <HAL_ADC_ConfigChannel+0x244>
 8004de4:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004de8:	e6ba      	b.n	8004b60 <HAL_ADC_ConfigChannel+0x204>
 8004dea:	4804      	ldr	r0, [pc, #16]	@ (8004dfc <HAL_ADC_ConfigChannel+0x4a0>)
 8004dec:	e6d8      	b.n	8004ba0 <HAL_ADC_ConfigChannel+0x244>
 8004dee:	2502      	movs	r5, #2
 8004df0:	e6c3      	b.n	8004b7a <HAL_ADC_ConfigChannel+0x21e>
 8004df2:	2502      	movs	r5, #2
 8004df4:	e759      	b.n	8004caa <HAL_ADC_ConfigChannel+0x34e>
 8004df6:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004dfa:	e749      	b.n	8004c90 <HAL_ADC_ConfigChannel+0x334>
 8004dfc:	fe500000 	.word	0xfe500000

08004e00 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8004e00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e04:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8004e08:	4602      	mov	r2, r0
 8004e0a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8004e0c:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8004e0e:	2b01      	cmp	r3, #1
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004e10:	6955      	ldr	r5, [r2, #20]
  __IO uint32_t wait_loop_index = 0;
 8004e12:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8004e14:	f000 8174 	beq.w	8005100 <HAL_ADCEx_InjectedConfigChannel+0x300>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004e1e:	e9d1 4000 	ldrd	r4, r0, [r1]

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004e22:	6813      	ldr	r3, [r2, #0]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004e24:	2d00      	cmp	r5, #0
 8004e26:	d072      	beq.n	8004f0e <HAL_ADCEx_InjectedConfigChannel+0x10e>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8004e28:	6a0d      	ldr	r5, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004e2a:	2d01      	cmp	r5, #1
 8004e2c:	d06f      	beq.n	8004f0e <HAL_ADCEx_InjectedConfigChannel+0x10e>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004e2e:	6e97      	ldr	r7, [r2, #104]	@ 0x68
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004e30:	f000 001f 	and.w	r0, r0, #31
 8004e34:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8004e38:	4086      	lsls	r6, r0
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004e3a:	2f00      	cmp	r7, #0
 8004e3c:	f040 811a 	bne.w	8005074 <HAL_ADCEx_InjectedConfigChannel+0x274>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004e40:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004e42:	3d01      	subs	r5, #1
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004e44:	2800      	cmp	r0, #0
 8004e46:	f000 8217 	beq.w	8005278 <HAL_ADCEx_InjectedConfigChannel+0x478>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004e4a:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004e4c:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
 8004e50:	4328      	orrs	r0, r5
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004e52:	4338      	orrs	r0, r7
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004e54:	4330      	orrs	r0, r6
 8004e56:	e9c2 0519 	strd	r0, r5, [r2, #100]	@ 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004e5a:	6898      	ldr	r0, [r3, #8]
 8004e5c:	0700      	lsls	r0, r0, #28
 8004e5e:	d410      	bmi.n	8004e82 <HAL_ADCEx_InjectedConfigChannel+0x82>
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004e60:	f891 0026 	ldrb.w	r0, [r1, #38]	@ 0x26
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004e64:	f891 5025 	ldrb.w	r5, [r1, #37]	@ 0x25
      MODIFY_REG(hadc->Instance->CFGR,
 8004e68:	0540      	lsls	r0, r0, #21
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004e6a:	2d00      	cmp	r5, #0
 8004e6c:	f040 80f7 	bne.w	800505e <HAL_ADCEx_InjectedConfigChannel+0x25e>
      MODIFY_REG(hadc->Instance->CFGR,
 8004e70:	68dd      	ldr	r5, [r3, #12]
 8004e72:	f891 6024 	ldrb.w	r6, [r1, #36]	@ 0x24
 8004e76:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8004e7a:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 8004e7e:	4328      	orrs	r0, r5
 8004e80:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e82:	6898      	ldr	r0, [r3, #8]
 8004e84:	f010 0004 	ands.w	r0, r0, #4
 8004e88:	d057      	beq.n	8004f3a <HAL_ADCEx_InjectedConfigChannel+0x13a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004e8a:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e8c:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e8e:	689d      	ldr	r5, [r3, #8]
 8004e90:	07ee      	lsls	r6, r5, #31
 8004e92:	d414      	bmi.n	8004ebe <HAL_ADCEx_InjectedConfigChannel+0xbe>
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004e94:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004e96:	4da4      	ldr	r5, [pc, #656]	@ (8005128 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8004e98:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
 8004e9c:	f007 0c18 	and.w	ip, r7, #24
 8004ea0:	fa25 f50c 	lsr.w	r5, r5, ip
 8004ea4:	f3c4 0e12 	ubfx	lr, r4, #0, #19
 8004ea8:	4025      	ands	r5, r4
 8004eaa:	ea26 0c0e 	bic.w	ip, r6, lr
 8004eae:	ea45 050c 	orr.w	r5, r5, ip
 8004eb2:	f8c3 50b0 	str.w	r5, [r3, #176]	@ 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004eb6:	4d9d      	ldr	r5, [pc, #628]	@ (800512c <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8004eb8:	42af      	cmp	r7, r5
 8004eba:	f000 80f6 	beq.w	80050aa <HAL_ADCEx_InjectedConfigChannel+0x2aa>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004ebe:	499c      	ldr	r1, [pc, #624]	@ (8005130 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8004ec0:	420c      	tst	r4, r1
 8004ec2:	d01e      	beq.n	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004ec4:	4e9b      	ldr	r6, [pc, #620]	@ (8005134 <HAL_ADCEx_InjectedConfigChannel+0x334>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004ec6:	4d9c      	ldr	r5, [pc, #624]	@ (8005138 <HAL_ADCEx_InjectedConfigChannel+0x338>)
 8004ec8:	68b1      	ldr	r1, [r6, #8]
 8004eca:	42ac      	cmp	r4, r5
 8004ecc:	f001 77e0 	and.w	r7, r1, #29360128	@ 0x1c00000
 8004ed0:	f000 809f 	beq.w	8005012 <HAL_ADCEx_InjectedConfigChannel+0x212>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004ed4:	4d99      	ldr	r5, [pc, #612]	@ (800513c <HAL_ADCEx_InjectedConfigChannel+0x33c>)
 8004ed6:	42ac      	cmp	r4, r5
 8004ed8:	f000 809b 	beq.w	8005012 <HAL_ADCEx_InjectedConfigChannel+0x212>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004edc:	4d98      	ldr	r5, [pc, #608]	@ (8005140 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8004ede:	42ac      	cmp	r4, r5
 8004ee0:	f000 8112 	beq.w	8005108 <HAL_ADCEx_InjectedConfigChannel+0x308>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004ee4:	4d97      	ldr	r5, [pc, #604]	@ (8005144 <HAL_ADCEx_InjectedConfigChannel+0x344>)
 8004ee6:	42ac      	cmp	r4, r5
 8004ee8:	d10b      	bne.n	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004eea:	0249      	lsls	r1, r1, #9
 8004eec:	d409      	bmi.n	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8004eee:	4996      	ldr	r1, [pc, #600]	@ (8005148 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004ef0:	428b      	cmp	r3, r1
 8004ef2:	d006      	beq.n	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004ef4:	68b3      	ldr	r3, [r6, #8]
 8004ef6:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004efa:	433b      	orrs	r3, r7
 8004efc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f00:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f02:	2300      	movs	r3, #0
 8004f04:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004f08:	b003      	add	sp, #12
 8004f0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004f0e:	2809      	cmp	r0, #9
 8004f10:	d1a3      	bne.n	8004e5a <HAL_ADCEx_InjectedConfigChannel+0x5a>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004f12:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004f14:	0c65      	lsrs	r5, r4, #17
 8004f16:	f405 5578 	and.w	r5, r5, #15872	@ 0x3e00
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004f1a:	b120      	cbz	r0, 8004f26 <HAL_ADCEx_InjectedConfigChannel+0x126>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004f1c:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004f1e:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004f22:	4330      	orrs	r0, r6
 8004f24:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004f26:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004f28:	4e88      	ldr	r6, [pc, #544]	@ (800514c <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8004f2a:	4030      	ands	r0, r6
 8004f2c:	4328      	orrs	r0, r5
 8004f2e:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f30:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004f32:	6655      	str	r5, [r2, #100]	@ 0x64
 8004f34:	0700      	lsls	r0, r0, #28
 8004f36:	d4a4      	bmi.n	8004e82 <HAL_ADCEx_InjectedConfigChannel+0x82>
 8004f38:	e792      	b.n	8004e60 <HAL_ADCEx_InjectedConfigChannel+0x60>
 8004f3a:	689d      	ldr	r5, [r3, #8]
 8004f3c:	072f      	lsls	r7, r5, #28
 8004f3e:	d4a6      	bmi.n	8004e8e <HAL_ADCEx_InjectedConfigChannel+0x8e>
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004f40:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004f42:	f891 0025 	ldrb.w	r0, [r1, #37]	@ 0x25
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004f46:	2d00      	cmp	r5, #0
 8004f48:	f040 80a6 	bne.w	8005098 <HAL_ADCEx_InjectedConfigChannel+0x298>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004f4c:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004f4e:	68d8      	ldr	r0, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004f50:	f000 8194 	beq.w	800527c <HAL_ADCEx_InjectedConfigChannel+0x47c>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004f54:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8004f58:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f5a:	2000      	movs	r0, #0
    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8004f5c:	f891 5030 	ldrb.w	r5, [r1, #48]	@ 0x30
 8004f60:	2d01      	cmp	r5, #1
 8004f62:	f000 817e 	beq.w	8005262 <HAL_ADCEx_InjectedConfigChannel+0x462>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004f66:	691d      	ldr	r5, [r3, #16]
 8004f68:	f025 0502 	bic.w	r5, r5, #2
 8004f6c:	611d      	str	r5, [r3, #16]
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004f6e:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(*preg,
 8004f70:	f3c4 5704 	ubfx	r7, r4, #20, #5
 8004f74:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004f76:	0de4      	lsrs	r4, r4, #23
  MODIFY_REG(*preg,
 8004f78:	40bd      	lsls	r5, r7
 8004f7a:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004f7e:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 8004f82:	ea6f 0505 	mvn.w	r5, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004f86:	f103 0c14 	add.w	ip, r3, #20
 8004f8a:	f000 8160 	beq.w	800524e <HAL_ADCEx_InjectedConfigChannel+0x44e>
  MODIFY_REG(*preg,
 8004f8e:	40be      	lsls	r6, r7
 8004f90:	f85c 7004 	ldr.w	r7, [ip, r4]
 8004f94:	403d      	ands	r5, r7
 8004f96:	4335      	orrs	r5, r6
 8004f98:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004f9c:	695c      	ldr	r4, [r3, #20]
 8004f9e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004fa2:	615c      	str	r4, [r3, #20]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004fa4:	f8d1 c010 	ldr.w	ip, [r1, #16]
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004fa8:	680c      	ldr	r4, [r1, #0]
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004faa:	694e      	ldr	r6, [r1, #20]
 8004fac:	68df      	ldr	r7, [r3, #12]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004fae:	f1bc 0f04 	cmp.w	ip, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fb2:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004fb6:	46a6      	mov	lr, r4
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004fb8:	f000 8109 	beq.w	80051ce <HAL_ADCEx_InjectedConfigChannel+0x3ce>
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004fbc:	f3c7 07c1 	ubfx	r7, r7, #3, #2
 8004fc0:	007f      	lsls	r7, r7, #1
  MODIFY_REG(*preg,
 8004fc2:	f855 e02c 	ldr.w	lr, [r5, ip, lsl #2]
 8004fc6:	40be      	lsls	r6, r7
 8004fc8:	4f61      	ldr	r7, [pc, #388]	@ (8005150 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 8004fca:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 8004fce:	ea0e 0707 	and.w	r7, lr, r7
 8004fd2:	4327      	orrs	r7, r4
 8004fd4:	433e      	orrs	r6, r7
 8004fd6:	f046 4600 	orr.w	r6, r6, #2147483648	@ 0x80000000
 8004fda:	f845 602c 	str.w	r6, [r5, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fde:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8004fe0:	698e      	ldr	r6, [r1, #24]
 8004fe2:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8004fe6:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 8004fea:	4334      	orrs	r4, r6
 8004fec:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ff0:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8004ff2:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 8004ff4:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8004ff8:	f1a6 0601 	sub.w	r6, r6, #1
 8004ffc:	fab6 f686 	clz	r6, r6
 8005000:	0976      	lsrs	r6, r6, #5
 8005002:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
 8005006:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 800500a:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 800500e:	680c      	ldr	r4, [r1, #0]
}
 8005010:	e73d      	b.n	8004e8e <HAL_ADCEx_InjectedConfigChannel+0x8e>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005012:	020d      	lsls	r5, r1, #8
 8005014:	f53f af75 	bmi.w	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005018:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800501c:	f47f af71 	bne.w	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005020:	4944      	ldr	r1, [pc, #272]	@ (8005134 <HAL_ADCEx_InjectedConfigChannel+0x334>)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8005022:	4c4c      	ldr	r4, [pc, #304]	@ (8005154 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8005024:	688b      	ldr	r3, [r1, #8]
 8005026:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800502a:	433b      	orrs	r3, r7
 800502c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005030:	608b      	str	r3, [r1, #8]
 8005032:	6823      	ldr	r3, [r4, #0]
 8005034:	4948      	ldr	r1, [pc, #288]	@ (8005158 <HAL_ADCEx_InjectedConfigChannel+0x358>)
 8005036:	099b      	lsrs	r3, r3, #6
 8005038:	fba1 1303 	umull	r1, r3, r1, r3
 800503c:	099b      	lsrs	r3, r3, #6
 800503e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8005046:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005048:	9b01      	ldr	r3, [sp, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	f43f af59 	beq.w	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
          wait_loop_index--;
 8005050:	9b01      	ldr	r3, [sp, #4]
 8005052:	3b01      	subs	r3, #1
 8005054:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005056:	9b01      	ldr	r3, [sp, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1f9      	bne.n	8005050 <HAL_ADCEx_InjectedConfigChannel+0x250>
 800505c:	e751      	b.n	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
      MODIFY_REG(hadc->Instance->CFGR,
 800505e:	68dd      	ldr	r5, [r3, #12]
 8005060:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8005064:	4328      	orrs	r0, r5
 8005066:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005068:	6898      	ldr	r0, [r3, #8]
 800506a:	f010 0004 	ands.w	r0, r0, #4
 800506e:	f43f af64 	beq.w	8004f3a <HAL_ADCEx_InjectedConfigChannel+0x13a>
 8005072:	e70a      	b.n	8004e8a <HAL_ADCEx_InjectedConfigChannel+0x8a>
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8005074:	6e55      	ldr	r5, [r2, #100]	@ 0x64
    hadc->InjectionConfig.ChannelCount--;
 8005076:	3f01      	subs	r7, #1
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8005078:	4335      	orrs	r5, r6
    hadc->InjectionConfig.ChannelCount--;
 800507a:	6697      	str	r7, [r2, #104]	@ 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800507c:	6655      	str	r5, [r2, #100]	@ 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800507e:	2f00      	cmp	r7, #0
 8005080:	f47f aeeb 	bne.w	8004e5a <HAL_ADCEx_InjectedConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005084:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005086:	4e31      	ldr	r6, [pc, #196]	@ (800514c <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8005088:	4030      	ands	r0, r6
 800508a:	4328      	orrs	r0, r5
 800508c:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800508e:	6898      	ldr	r0, [r3, #8]
 8005090:	0700      	lsls	r0, r0, #28
 8005092:	f53f aef6 	bmi.w	8004e82 <HAL_ADCEx_InjectedConfigChannel+0x82>
 8005096:	e6e3      	b.n	8004e60 <HAL_ADCEx_InjectedConfigChannel+0x60>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8005098:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 800509a:	2d00      	cmp	r5, #0
 800509c:	f43f af56 	beq.w	8004f4c <HAL_ADCEx_InjectedConfigChannel+0x14c>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80050a0:	2801      	cmp	r0, #1
 80050a2:	f000 810d 	beq.w	80052c0 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80050a6:	68d8      	ldr	r0, [r3, #12]
 80050a8:	e754      	b.n	8004f54 <HAL_ADCEx_InjectedConfigChannel+0x154>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80050aa:	f1be 0f00 	cmp.w	lr, #0
 80050ae:	d155      	bne.n	800515c <HAL_ADCEx_InjectedConfigChannel+0x35c>
 80050b0:	0ea4      	lsrs	r4, r4, #26
 80050b2:	3401      	adds	r4, #1
 80050b4:	f004 061f 	and.w	r6, r4, #31
 80050b8:	2501      	movs	r5, #1
 80050ba:	06a4      	lsls	r4, r4, #26
 80050bc:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 80050c0:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050c2:	2e09      	cmp	r6, #9
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80050c4:	ea45 0504 	orr.w	r5, r5, r4
 80050c8:	eb06 0446 	add.w	r4, r6, r6, lsl #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050cc:	f200 80f3 	bhi.w	80052b6 <HAL_ADCEx_InjectedConfigChannel+0x4b6>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80050d0:	0524      	lsls	r4, r4, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050d2:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80050d4:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 80050d6:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80050d8:	f006 0604 	and.w	r6, r6, #4
 80050dc:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 80050e0:	f3c4 5404 	ubfx	r4, r4, #20, #5
 80050e4:	fa05 fc04 	lsl.w	ip, r5, r4
 80050e8:	f04f 0e07 	mov.w	lr, #7
 80050ec:	59bd      	ldr	r5, [r7, r6]
 80050ee:	fa0e f404 	lsl.w	r4, lr, r4
 80050f2:	ea25 0404 	bic.w	r4, r5, r4
 80050f6:	ea44 040c 	orr.w	r4, r4, ip
 80050fa:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 80050fc:	680c      	ldr	r4, [r1, #0]
}
 80050fe:	e6de      	b.n	8004ebe <HAL_ADCEx_InjectedConfigChannel+0xbe>
  __HAL_LOCK(hadc);
 8005100:	2002      	movs	r0, #2
}
 8005102:	b003      	add	sp, #12
 8005104:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005108:	01cc      	lsls	r4, r1, #7
 800510a:	f53f aefa 	bmi.w	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800510e:	490e      	ldr	r1, [pc, #56]	@ (8005148 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8005110:	428b      	cmp	r3, r1
 8005112:	f43f aef6 	beq.w	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005116:	68b3      	ldr	r3, [r6, #8]
 8005118:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800511c:	433b      	orrs	r3, r7
 800511e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005122:	60b3      	str	r3, [r6, #8]
}
 8005124:	e6ed      	b.n	8004f02 <HAL_ADCEx_InjectedConfigChannel+0x102>
 8005126:	bf00      	nop
 8005128:	0007ffff 	.word	0x0007ffff
 800512c:	407f0000 	.word	0x407f0000
 8005130:	80080000 	.word	0x80080000
 8005134:	50000300 	.word	0x50000300
 8005138:	c3210000 	.word	0xc3210000
 800513c:	90c00010 	.word	0x90c00010
 8005140:	c7520000 	.word	0xc7520000
 8005144:	cb840000 	.word	0xcb840000
 8005148:	50000100 	.word	0x50000100
 800514c:	04104000 	.word	0x04104000
 8005150:	03fff000 	.word	0x03fff000
 8005154:	200004ec 	.word	0x200004ec
 8005158:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800515c:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8005160:	2d00      	cmp	r5, #0
 8005162:	f000 80b2 	beq.w	80052ca <HAL_ADCEx_InjectedConfigChannel+0x4ca>
  return __builtin_clz(value);
 8005166:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800516a:	3501      	adds	r5, #1
 800516c:	f005 051f 	and.w	r5, r5, #31
 8005170:	2d09      	cmp	r5, #9
 8005172:	f240 80aa 	bls.w	80052ca <HAL_ADCEx_InjectedConfigChannel+0x4ca>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005176:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800517a:	2d00      	cmp	r5, #0
 800517c:	f000 8111 	beq.w	80053a2 <HAL_ADCEx_InjectedConfigChannel+0x5a2>
  return __builtin_clz(value);
 8005180:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005184:	3501      	adds	r5, #1
 8005186:	06ad      	lsls	r5, r5, #26
 8005188:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800518c:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005190:	2e00      	cmp	r6, #0
 8005192:	f000 8104 	beq.w	800539e <HAL_ADCEx_InjectedConfigChannel+0x59e>
  return __builtin_clz(value);
 8005196:	fab6 f686 	clz	r6, r6
 800519a:	3601      	adds	r6, #1
 800519c:	f006 061f 	and.w	r6, r6, #31
 80051a0:	2701      	movs	r7, #1
 80051a2:	fa07 f606 	lsl.w	r6, r7, r6
 80051a6:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051a8:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80051ac:	2c00      	cmp	r4, #0
 80051ae:	f000 80fe 	beq.w	80053ae <HAL_ADCEx_InjectedConfigChannel+0x5ae>
  return __builtin_clz(value);
 80051b2:	fab4 f484 	clz	r4, r4
 80051b6:	1c66      	adds	r6, r4, #1
 80051b8:	f006 061f 	and.w	r6, r6, #31
 80051bc:	2403      	movs	r4, #3
 80051be:	f06f 071d 	mvn.w	r7, #29
 80051c2:	fb14 7406 	smlabb	r4, r4, r6, r7
 80051c6:	0524      	lsls	r4, r4, #20
 80051c8:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 80051cc:	e781      	b.n	80050d2 <HAL_ADCEx_InjectedConfigChannel+0x2d2>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80051ce:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 80051d0:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80051d2:	f3c4 0712 	ubfx	r7, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80051d6:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80051da:	2f00      	cmp	r7, #0
 80051dc:	d052      	beq.n	8005284 <HAL_ADCEx_InjectedConfigChannel+0x484>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051de:	fa94 f7a4 	rbit	r7, r4
  if (value == 0U)
 80051e2:	b127      	cbz	r7, 80051ee <HAL_ADCEx_InjectedConfigChannel+0x3ee>
  return __builtin_clz(value);
 80051e4:	fab7 f787 	clz	r7, r7
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80051e8:	42be      	cmp	r6, r7
 80051ea:	f000 80a7 	beq.w	800533c <HAL_ADCEx_InjectedConfigChannel+0x53c>
 80051ee:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 80051f0:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80051f2:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051f6:	fa9e f7ae 	rbit	r7, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051fa:	f105 0c08 	add.w	ip, r5, #8
 80051fe:	46e0      	mov	r8, ip
  if (value == 0U)
 8005200:	b127      	cbz	r7, 800520c <HAL_ADCEx_InjectedConfigChannel+0x40c>
  return __builtin_clz(value);
 8005202:	fab7 f787 	clz	r7, r7
 8005206:	42b7      	cmp	r7, r6
 8005208:	f000 8084 	beq.w	8005314 <HAL_ADCEx_InjectedConfigChannel+0x514>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800520c:	68ae      	ldr	r6, [r5, #8]
 800520e:	68ae      	ldr	r6, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005210:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005214:	fa9e f8ae 	rbit	r8, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005218:	f105 070c 	add.w	r7, r5, #12
 800521c:	46b9      	mov	r9, r7
  if (value == 0U)
 800521e:	f1b8 0f00 	cmp.w	r8, #0
 8005222:	d004      	beq.n	800522e <HAL_ADCEx_InjectedConfigChannel+0x42e>
  return __builtin_clz(value);
 8005224:	fab8 f888 	clz	r8, r8
 8005228:	45b0      	cmp	r8, r6
 800522a:	f000 809c 	beq.w	8005366 <HAL_ADCEx_InjectedConfigChannel+0x566>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800522e:	68ee      	ldr	r6, [r5, #12]
 8005230:	68ed      	ldr	r5, [r5, #12]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005232:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005236:	fa9e f6ae 	rbit	r6, lr
  if (value == 0U)
 800523a:	2e00      	cmp	r6, #0
 800523c:	f43f ae27 	beq.w	8004e8e <HAL_ADCEx_InjectedConfigChannel+0x8e>
  return __builtin_clz(value);
 8005240:	fab6 f486 	clz	r4, r6
 8005244:	42ac      	cmp	r4, r5
 8005246:	f000 80a4 	beq.w	8005392 <HAL_ADCEx_InjectedConfigChannel+0x592>
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 800524a:	4674      	mov	r4, lr
 800524c:	e61f      	b.n	8004e8e <HAL_ADCEx_InjectedConfigChannel+0x8e>
  MODIFY_REG(*preg,
 800524e:	f85c 6004 	ldr.w	r6, [ip, r4]
 8005252:	4035      	ands	r5, r6
 8005254:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005258:	695c      	ldr	r4, [r3, #20]
 800525a:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 800525e:	615c      	str	r4, [r3, #20]
}
 8005260:	e6a0      	b.n	8004fa4 <HAL_ADCEx_InjectedConfigChannel+0x1a4>
      MODIFY_REG(hadc->Instance->CFGR2,
 8005262:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	@ 0x34
 8005266:	691e      	ldr	r6, [r3, #16]
 8005268:	433d      	orrs	r5, r7
 800526a:	f426 76ff 	bic.w	r6, r6, #510	@ 0x1fe
 800526e:	4335      	orrs	r5, r6
 8005270:	f045 0502 	orr.w	r5, r5, #2
 8005274:	611d      	str	r5, [r3, #16]
 8005276:	e67a      	b.n	8004f6e <HAL_ADCEx_InjectedConfigChannel+0x16e>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8005278:	4628      	mov	r0, r5
 800527a:	e5eb      	b.n	8004e54 <HAL_ADCEx_InjectedConfigChannel+0x54>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800527c:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8005280:	60d8      	str	r0, [r3, #12]
 8005282:	e66a      	b.n	8004f5a <HAL_ADCEx_InjectedConfigChannel+0x15a>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005284:	f3c4 6484 	ubfx	r4, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005288:	42a6      	cmp	r6, r4
 800528a:	d057      	beq.n	800533c <HAL_ADCEx_InjectedConfigChannel+0x53c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800528c:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 800528e:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005290:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005294:	42a6      	cmp	r6, r4
 8005296:	d03b      	beq.n	8005310 <HAL_ADCEx_InjectedConfigChannel+0x510>
 8005298:	68ae      	ldr	r6, [r5, #8]
 800529a:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800529c:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80052a0:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80052a4:	42a6      	cmp	r6, r4
 80052a6:	d05c      	beq.n	8005362 <HAL_ADCEx_InjectedConfigChannel+0x562>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80052a8:	68ee      	ldr	r6, [r5, #12]
 80052aa:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052ac:	f105 070c 	add.w	r7, r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80052b0:	f3c6 6584 	ubfx	r5, r6, #26, #5
 80052b4:	e7c6      	b.n	8005244 <HAL_ADCEx_InjectedConfigChannel+0x444>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80052b6:	3c1e      	subs	r4, #30
 80052b8:	0524      	lsls	r4, r4, #20
 80052ba:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 80052be:	e708      	b.n	80050d2 <HAL_ADCEx_InjectedConfigChannel+0x2d2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052c0:	6dd5      	ldr	r5, [r2, #92]	@ 0x5c
 80052c2:	f045 0520 	orr.w	r5, r5, #32
 80052c6:	65d5      	str	r5, [r2, #92]	@ 0x5c
        tmp_hal_status = HAL_ERROR;
 80052c8:	e648      	b.n	8004f5c <HAL_ADCEx_InjectedConfigChannel+0x15c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ca:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80052ce:	2d00      	cmp	r5, #0
 80052d0:	d071      	beq.n	80053b6 <HAL_ADCEx_InjectedConfigChannel+0x5b6>
  return __builtin_clz(value);
 80052d2:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80052d6:	3501      	adds	r5, #1
 80052d8:	06ad      	lsls	r5, r5, #26
 80052da:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052de:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80052e2:	2e00      	cmp	r6, #0
 80052e4:	d065      	beq.n	80053b2 <HAL_ADCEx_InjectedConfigChannel+0x5b2>
  return __builtin_clz(value);
 80052e6:	fab6 f686 	clz	r6, r6
 80052ea:	3601      	adds	r6, #1
 80052ec:	f006 061f 	and.w	r6, r6, #31
 80052f0:	2701      	movs	r7, #1
 80052f2:	fa07 f606 	lsl.w	r6, r7, r6
 80052f6:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052f8:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80052fc:	2c00      	cmp	r4, #0
 80052fe:	d053      	beq.n	80053a8 <HAL_ADCEx_InjectedConfigChannel+0x5a8>
  return __builtin_clz(value);
 8005300:	fab4 f484 	clz	r4, r4
 8005304:	3401      	adds	r4, #1
 8005306:	f004 041f 	and.w	r4, r4, #31
 800530a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800530e:	e6df      	b.n	80050d0 <HAL_ADCEx_InjectedConfigChannel+0x2d0>
 8005310:	f105 0808 	add.w	r8, r5, #8
  MODIFY_REG(*preg,
 8005314:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 8005316:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800531a:	665c      	str	r4, [r3, #100]	@ 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800531c:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005320:	68ac      	ldr	r4, [r5, #8]
 8005322:	68ae      	ldr	r6, [r5, #8]
 8005324:	f3ce 0712 	ubfx	r7, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005328:	46c4      	mov	ip, r8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800532a:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800532e:	4674      	mov	r4, lr
 8005330:	2f00      	cmp	r7, #0
 8005332:	f47f af6f 	bne.w	8005214 <HAL_ADCEx_InjectedConfigChannel+0x414>
 8005336:	f3ce 6484 	ubfx	r4, lr, #26, #5
 800533a:	e7b3      	b.n	80052a4 <HAL_ADCEx_InjectedConfigChannel+0x4a4>
  MODIFY_REG(*preg,
 800533c:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 800533e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005342:	661c      	str	r4, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005344:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005348:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 800534a:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 800534c:	f3ce 0712 	ubfx	r7, lr, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005350:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005354:	4674      	mov	r4, lr
 8005356:	2f00      	cmp	r7, #0
 8005358:	f47f af4d 	bne.w	80051f6 <HAL_ADCEx_InjectedConfigChannel+0x3f6>
 800535c:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8005360:	e798      	b.n	8005294 <HAL_ADCEx_InjectedConfigChannel+0x494>
 8005362:	f105 090c 	add.w	r9, r5, #12
  MODIFY_REG(*preg,
 8005366:	f8dc 4000 	ldr.w	r4, [ip]
 800536a:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800536e:	f8cc 4000 	str.w	r4, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005372:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005376:	68ec      	ldr	r4, [r5, #12]
 8005378:	68ed      	ldr	r5, [r5, #12]
 800537a:	f3ce 0612 	ubfx	r6, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800537e:	464f      	mov	r7, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005380:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005384:	4674      	mov	r4, lr
 8005386:	2e00      	cmp	r6, #0
 8005388:	f47f af55 	bne.w	8005236 <HAL_ADCEx_InjectedConfigChannel+0x436>
 800538c:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8005390:	e758      	b.n	8005244 <HAL_ADCEx_InjectedConfigChannel+0x444>
  MODIFY_REG(*preg,
 8005392:	683c      	ldr	r4, [r7, #0]
 8005394:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005398:	603c      	str	r4, [r7, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 800539a:	680c      	ldr	r4, [r1, #0]
}
 800539c:	e577      	b.n	8004e8e <HAL_ADCEx_InjectedConfigChannel+0x8e>
 800539e:	2602      	movs	r6, #2
 80053a0:	e701      	b.n	80051a6 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
 80053a2:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 80053a6:	e6f1      	b.n	800518c <HAL_ADCEx_InjectedConfigChannel+0x38c>
 80053a8:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 80053ac:	e691      	b.n	80050d2 <HAL_ADCEx_InjectedConfigChannel+0x2d2>
 80053ae:	4c03      	ldr	r4, [pc, #12]	@ (80053bc <HAL_ADCEx_InjectedConfigChannel+0x5bc>)
 80053b0:	e68f      	b.n	80050d2 <HAL_ADCEx_InjectedConfigChannel+0x2d2>
 80053b2:	2602      	movs	r6, #2
 80053b4:	e79f      	b.n	80052f6 <HAL_ADCEx_InjectedConfigChannel+0x4f6>
 80053b6:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 80053ba:	e790      	b.n	80052de <HAL_ADCEx_InjectedConfigChannel+0x4de>
 80053bc:	fe500000 	.word	0xfe500000

080053c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80053c0:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80053c2:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80053c6:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 80053c8:	2a01      	cmp	r2, #1
{
 80053ca:	b09c      	sub	sp, #112	@ 0x70
  __HAL_LOCK(hadc);
 80053cc:	d042      	beq.n	8005454 <HAL_ADCEx_MultiModeConfigChannel+0x94>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80053ce:	6804      	ldr	r4, [r0, #0]
 80053d0:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80053d2:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80053d4:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80053d6:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80053da:	9218      	str	r2, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 80053dc:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80053e0:	9219      	str	r2, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80053e2:	d008      	beq.n	80053f6 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053e4:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80053e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053ea:	f041 0120 	orr.w	r1, r1, #32
 80053ee:	65d9      	str	r1, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80053f0:	b01c      	add	sp, #112	@ 0x70
 80053f2:	bcf0      	pop	{r4, r5, r6, r7}
 80053f4:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80053f6:	4a23      	ldr	r2, [pc, #140]	@ (8005484 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 80053f8:	6890      	ldr	r0, [r2, #8]
 80053fa:	0740      	lsls	r0, r0, #29
 80053fc:	d50b      	bpl.n	8005416 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80053fe:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005400:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005402:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8005406:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005408:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 800540a:	2200      	movs	r2, #0
 800540c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8005410:	b01c      	add	sp, #112	@ 0x70
 8005412:	bcf0      	pop	{r4, r5, r6, r7}
 8005414:	4770      	bx	lr
 8005416:	68a0      	ldr	r0, [r4, #8]
 8005418:	0746      	lsls	r6, r0, #29
 800541a:	d4f1      	bmi.n	8005400 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800541c:	b1f5      	cbz	r5, 800545c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800541e:	4e1a      	ldr	r6, [pc, #104]	@ (8005488 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8005420:	684f      	ldr	r7, [r1, #4]
 8005422:	68b0      	ldr	r0, [r6, #8]
 8005424:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 8005428:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 800542c:	4338      	orrs	r0, r7
 800542e:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8005432:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005434:	68a0      	ldr	r0, [r4, #8]
 8005436:	6892      	ldr	r2, [r2, #8]
 8005438:	07c0      	lsls	r0, r0, #31
 800543a:	d420      	bmi.n	800547e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 800543c:	07d7      	lsls	r7, r2, #31
 800543e:	d41e      	bmi.n	800547e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        MODIFY_REG(tmpADC_Common->CCR,
 8005440:	68b0      	ldr	r0, [r6, #8]
 8005442:	688a      	ldr	r2, [r1, #8]
 8005444:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 8005448:	432a      	orrs	r2, r5
 800544a:	f021 010f 	bic.w	r1, r1, #15
 800544e:	430a      	orrs	r2, r1
 8005450:	60b2      	str	r2, [r6, #8]
 8005452:	e014      	b.n	800547e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
  __HAL_LOCK(hadc);
 8005454:	2002      	movs	r0, #2
}
 8005456:	b01c      	add	sp, #112	@ 0x70
 8005458:	bcf0      	pop	{r4, r5, r6, r7}
 800545a:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800545c:	480a      	ldr	r0, [pc, #40]	@ (8005488 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 800545e:	6881      	ldr	r1, [r0, #8]
 8005460:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005464:	6081      	str	r1, [r0, #8]
 8005466:	68a1      	ldr	r1, [r4, #8]
 8005468:	6892      	ldr	r2, [r2, #8]
 800546a:	07cd      	lsls	r5, r1, #31
 800546c:	d407      	bmi.n	800547e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 800546e:	07d4      	lsls	r4, r2, #31
 8005470:	d405      	bmi.n	800547e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005472:	6882      	ldr	r2, [r0, #8]
 8005474:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8005478:	f022 020f 	bic.w	r2, r2, #15
 800547c:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800547e:	2000      	movs	r0, #0
 8005480:	e7c3      	b.n	800540a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8005482:	bf00      	nop
 8005484:	50000100 	.word	0x50000100
 8005488:	50000300 	.word	0x50000300

0800548c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800548c:	b530      	push	{r4, r5, lr}
 800548e:	b083      	sub	sp, #12
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005490:	2300      	movs	r3, #0
 8005492:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8005494:	2800      	cmp	r0, #0
 8005496:	d051      	beq.n	800553c <HAL_COMP_Init+0xb0>
  {
    status = HAL_ERROR;
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8005498:	6802      	ldr	r2, [r0, #0]
 800549a:	6813      	ldr	r3, [r2, #0]
 800549c:	2b00      	cmp	r3, #0
 800549e:	4604      	mov	r4, r0
 80054a0:	db4c      	blt.n	800553c <HAL_COMP_Init+0xb0>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80054a2:	7f43      	ldrb	r3, [r0, #29]
 80054a4:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d073      	beq.n	8005594 <HAL_COMP_Init+0x108>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 80054ac:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
               | hcomp->Init.BlankingSrce
 80054b0:	6961      	ldr	r1, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80054b2:	6815      	ldr	r5, [r2, #0]
               | hcomp->Init.InputPlus
 80054b4:	4303      	orrs	r3, r0
               | hcomp->Init.BlankingSrce
 80054b6:	430b      	orrs	r3, r1
               | hcomp->Init.Hysteresis
 80054b8:	68e1      	ldr	r1, [r4, #12]
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80054ba:	6810      	ldr	r0, [r2, #0]
               | hcomp->Init.Hysteresis
 80054bc:	430b      	orrs	r3, r1
    tmp_csr = (hcomp->Init.InputMinus
 80054be:	6921      	ldr	r1, [r4, #16]
 80054c0:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CSR,
 80054c2:	493c      	ldr	r1, [pc, #240]	@ (80055b4 <HAL_COMP_Init+0x128>)
 80054c4:	4001      	ands	r1, r0
 80054c6:	430b      	orrs	r3, r1
 80054c8:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80054ca:	6813      	ldr	r3, [r2, #0]
 80054cc:	021b      	lsls	r3, r3, #8
 80054ce:	d501      	bpl.n	80054d4 <HAL_COMP_Init+0x48>
 80054d0:	022d      	lsls	r5, r5, #8
 80054d2:	d549      	bpl.n	8005568 <HAL_COMP_Init+0xdc>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80054d4:	4b38      	ldr	r3, [pc, #224]	@ (80055b8 <HAL_COMP_Init+0x12c>)
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d062      	beq.n	80055a0 <HAL_COMP_Init+0x114>
 80054da:	4b38      	ldr	r3, [pc, #224]	@ (80055bc <HAL_COMP_Init+0x130>)
 80054dc:	429a      	cmp	r2, r3
 80054de:	d064      	beq.n	80055aa <HAL_COMP_Init+0x11e>
 80054e0:	3304      	adds	r3, #4
 80054e2:	429a      	cmp	r2, r3
 80054e4:	bf15      	itete	ne
 80054e6:	f06f 4280 	mvnne.w	r2, #1073741824	@ 0x40000000
 80054ea:	f06f 5200 	mvneq.w	r2, #536870912	@ 0x20000000
 80054ee:	f04f 4180 	movne.w	r1, #1073741824	@ 0x40000000
 80054f2:	f04f 5100 	moveq.w	r1, #536870912	@ 0x20000000

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80054f6:	69a3      	ldr	r3, [r4, #24]
 80054f8:	0798      	lsls	r0, r3, #30
 80054fa:	d022      	beq.n	8005542 <HAL_COMP_Init+0xb6>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80054fc:	4d30      	ldr	r5, [pc, #192]	@ (80055c0 <HAL_COMP_Init+0x134>)
 80054fe:	68a8      	ldr	r0, [r5, #8]
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8005500:	f013 0f10 	tst.w	r3, #16
 8005504:	bf14      	ite	ne
 8005506:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005508:	4010      	andeq	r0, r2
 800550a:	60a8      	str	r0, [r5, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800550c:	4d2c      	ldr	r5, [pc, #176]	@ (80055c0 <HAL_COMP_Init+0x134>)
 800550e:	68e8      	ldr	r0, [r5, #12]
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8005510:	f013 0f20 	tst.w	r3, #32
 8005514:	bf14      	ite	ne
 8005516:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8005518:	4010      	andeq	r0, r2
 800551a:	60e8      	str	r0, [r5, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800551c:	4828      	ldr	r0, [pc, #160]	@ (80055c0 <HAL_COMP_Init+0x134>)
 800551e:	6141      	str	r1, [r0, #20]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005520:	6845      	ldr	r5, [r0, #4]
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8005522:	f013 0f02 	tst.w	r3, #2
 8005526:	bf14      	ite	ne
 8005528:	430d      	orrne	r5, r1
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800552a:	4015      	andeq	r5, r2
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800552c:	07db      	lsls	r3, r3, #31
 800552e:	6045      	str	r5, [r0, #4]
 8005530:	d515      	bpl.n	800555e <HAL_COMP_Init+0xd2>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8005532:	4b23      	ldr	r3, [pc, #140]	@ (80055c0 <HAL_COMP_Init+0x134>)
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	4311      	orrs	r1, r2
 8005538:	6019      	str	r1, [r3, #0]
}
 800553a:	e009      	b.n	8005550 <HAL_COMP_Init+0xc4>
    status = HAL_ERROR;
 800553c:	2001      	movs	r0, #1
      hcomp->State = HAL_COMP_STATE_READY;
    }
  }

  return status;
}
 800553e:	b003      	add	sp, #12
 8005540:	bd30      	pop	{r4, r5, pc}
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005542:	4b1f      	ldr	r3, [pc, #124]	@ (80055c0 <HAL_COMP_Init+0x134>)
 8005544:	6859      	ldr	r1, [r3, #4]
 8005546:	4011      	ands	r1, r2
 8005548:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800554a:	6819      	ldr	r1, [r3, #0]
 800554c:	400a      	ands	r2, r1
 800554e:	601a      	str	r2, [r3, #0]
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005550:	7f63      	ldrb	r3, [r4, #29]
 8005552:	b90b      	cbnz	r3, 8005558 <HAL_COMP_Init+0xcc>
      hcomp->State = HAL_COMP_STATE_READY;
 8005554:	2301      	movs	r3, #1
 8005556:	7763      	strb	r3, [r4, #29]
  HAL_StatusTypeDef status = HAL_OK;
 8005558:	2000      	movs	r0, #0
}
 800555a:	b003      	add	sp, #12
 800555c:	bd30      	pop	{r4, r5, pc}
 800555e:	4918      	ldr	r1, [pc, #96]	@ (80055c0 <HAL_COMP_Init+0x134>)
 8005560:	680b      	ldr	r3, [r1, #0]
 8005562:	4013      	ands	r3, r2
 8005564:	600b      	str	r3, [r1, #0]
}
 8005566:	e7f3      	b.n	8005550 <HAL_COMP_Init+0xc4>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005568:	4b16      	ldr	r3, [pc, #88]	@ (80055c4 <HAL_COMP_Init+0x138>)
 800556a:	4917      	ldr	r1, [pc, #92]	@ (80055c8 <HAL_COMP_Init+0x13c>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	099b      	lsrs	r3, r3, #6
 8005570:	fba1 1303 	umull	r1, r3, r1, r3
 8005574:	099b      	lsrs	r3, r3, #6
 8005576:	3301      	adds	r3, #1
 8005578:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8005580:	9b01      	ldr	r3, [sp, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d0a6      	beq.n	80054d4 <HAL_COMP_Init+0x48>
        wait_loop_index--;
 8005586:	9b01      	ldr	r3, [sp, #4]
 8005588:	3b01      	subs	r3, #1
 800558a:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800558c:	9b01      	ldr	r3, [sp, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1f9      	bne.n	8005586 <HAL_COMP_Init+0xfa>
 8005592:	e79f      	b.n	80054d4 <HAL_COMP_Init+0x48>
      hcomp->Lock = HAL_UNLOCKED;
 8005594:	7701      	strb	r1, [r0, #28]
      COMP_CLEAR_ERRORCODE(hcomp);
 8005596:	6201      	str	r1, [r0, #32]
      HAL_COMP_MspInit(hcomp);
 8005598:	f7fe fdba 	bl	8004110 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800559c:	6822      	ldr	r2, [r4, #0]
 800559e:	e785      	b.n	80054ac <HAL_COMP_Init+0x20>
 80055a0:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80055a4:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80055a8:	e7a5      	b.n	80054f6 <HAL_COMP_Init+0x6a>
 80055aa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80055ae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055b2:	e7a0      	b.n	80054f6 <HAL_COMP_Init+0x6a>
 80055b4:	ff007e0f 	.word	0xff007e0f
 80055b8:	40010200 	.word	0x40010200
 80055bc:	40010204 	.word	0x40010204
 80055c0:	40010400 	.word	0x40010400
 80055c4:	200004ec 	.word	0x200004ec
 80055c8:	053e2d63 	.word	0x053e2d63

080055cc <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 80055cc:	b1b0      	cbz	r0, 80055fc <HAL_CORDIC_Init+0x30>
{
 80055ce:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 80055d0:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 80055d4:	4604      	mov	r4, r0
 80055d6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80055da:	b153      	cbz	r3, 80055f2 <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80055dc:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 80055de:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80055e0:	6260      	str	r0, [r4, #36]	@ 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 80055e2:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  hcordic->pInBuff = NULL;
 80055e6:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToOrder = 0U;
 80055ea:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 80055ee:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 80055f0:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 80055f2:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 80055f6:	f7fe fdff 	bl	80041f8 <HAL_CORDIC_MspInit>
 80055fa:	e7ef      	b.n	80055dc <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 80055fc:	2001      	movs	r0, #1
}
 80055fe:	4770      	bx	lr

08005600 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005600:	4907      	ldr	r1, [pc, #28]	@ (8005620 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005602:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005604:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005606:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800560a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800560e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005610:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005612:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005616:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800561a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	e000ed00 	.word	0xe000ed00

08005624 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005624:	4b1b      	ldr	r3, [pc, #108]	@ (8005694 <HAL_NVIC_SetPriority+0x70>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800562c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800562e:	f1c3 0e07 	rsb	lr, r3, #7
 8005632:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005636:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800563a:	bf28      	it	cs
 800563c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005640:	f1bc 0f06 	cmp.w	ip, #6
 8005644:	d91c      	bls.n	8005680 <HAL_NVIC_SetPriority+0x5c>
 8005646:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800564a:	f04f 33ff 	mov.w	r3, #4294967295
 800564e:	fa03 f30c 	lsl.w	r3, r3, ip
 8005652:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005656:	f04f 33ff 	mov.w	r3, #4294967295
 800565a:	fa03 f30e 	lsl.w	r3, r3, lr
 800565e:	ea21 0303 	bic.w	r3, r1, r3
 8005662:	fa03 f30c 	lsl.w	r3, r3, ip
 8005666:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005668:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 800566a:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800566c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800566e:	db0a      	blt.n	8005686 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005670:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8005674:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8005678:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800567c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005680:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005682:	4694      	mov	ip, r2
 8005684:	e7e7      	b.n	8005656 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005686:	4a04      	ldr	r2, [pc, #16]	@ (8005698 <HAL_NVIC_SetPriority+0x74>)
 8005688:	f000 000f 	and.w	r0, r0, #15
 800568c:	4402      	add	r2, r0
 800568e:	7613      	strb	r3, [r2, #24]
 8005690:	f85d fb04 	ldr.w	pc, [sp], #4
 8005694:	e000ed00 	.word	0xe000ed00
 8005698:	e000ecfc 	.word	0xe000ecfc

0800569c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800569c:	2800      	cmp	r0, #0
 800569e:	db07      	blt.n	80056b0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056a0:	4a04      	ldr	r2, [pc, #16]	@ (80056b4 <HAL_NVIC_EnableIRQ+0x18>)
 80056a2:	0941      	lsrs	r1, r0, #5
 80056a4:	2301      	movs	r3, #1
 80056a6:	f000 001f 	and.w	r0, r0, #31
 80056aa:	4083      	lsls	r3, r0
 80056ac:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80056b0:	4770      	bx	lr
 80056b2:	bf00      	nop
 80056b4:	e000e100 	.word	0xe000e100

080056b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80056b8:	3801      	subs	r0, #1
 80056ba:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80056be:	d301      	bcc.n	80056c4 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056c0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80056c2:	4770      	bx	lr
{
 80056c4:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056c6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056ca:	4c07      	ldr	r4, [pc, #28]	@ (80056e8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056cc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056ce:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 80056d2:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056d6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056d8:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056da:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056dc:	619a      	str	r2, [r3, #24]
}
 80056de:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056e2:	6119      	str	r1, [r3, #16]
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	e000ed00 	.word	0xe000ed00

080056ec <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop

080056f0 <HAL_SYSTICK_IRQHandler>:
{
 80056f0:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80056f2:	f7ff fffb 	bl	80056ec <HAL_SYSTICK_Callback>
}
 80056f6:	bd08      	pop	{r3, pc}

080056f8 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80056f8:	b188      	cbz	r0, 800571e <HAL_DAC_Init+0x26>
{
 80056fa:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80056fc:	7903      	ldrb	r3, [r0, #4]
 80056fe:	4604      	mov	r4, r0
 8005700:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005704:	b13b      	cbz	r3, 8005716 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005706:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8005708:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800570a:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800570c:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800570e:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8005710:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8005712:	4618      	mov	r0, r3
}
 8005714:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8005716:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8005718:	f7fe fd86 	bl	8004228 <HAL_DAC_MspInit>
 800571c:	e7f3      	b.n	8005706 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800571e:	2001      	movs	r0, #1
}
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop

08005724 <HAL_DAC_ConfigChannel>:
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005724:	2800      	cmp	r0, #0
 8005726:	f000 80ce 	beq.w	80058c6 <HAL_DAC_ConfigChannel+0x1a2>
{
 800572a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800572e:	460f      	mov	r7, r1
  if ((hdac == NULL) || (sConfig == NULL))
 8005730:	2900      	cmp	r1, #0
 8005732:	f000 80ca 	beq.w	80058ca <HAL_DAC_ConfigChannel+0x1a6>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005736:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005738:	6889      	ldr	r1, [r1, #8]
  __HAL_LOCK(hdac);
 800573a:	2b01      	cmp	r3, #1
 800573c:	4606      	mov	r6, r0
 800573e:	f000 80d3 	beq.w	80058e8 <HAL_DAC_ConfigChannel+0x1c4>
 8005742:	2301      	movs	r3, #1
 8005744:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005746:	2904      	cmp	r1, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 8005748:	f04f 0302 	mov.w	r3, #2
 800574c:	4614      	mov	r4, r2
 800574e:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005750:	d07b      	beq.n	800584a <HAL_DAC_ConfigChannel+0x126>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005752:	6803      	ldr	r3, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005754:	f002 0410 	and.w	r4, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005758:	69fa      	ldr	r2, [r7, #28]
 800575a:	2a01      	cmp	r2, #1
 800575c:	d108      	bne.n	8005770 <HAL_DAC_ConfigChannel+0x4c>
    tmpreg1 = hdac->Instance->CCR;
 800575e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005760:	6a3a      	ldr	r2, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005762:	251f      	movs	r5, #31
 8005764:	40a5      	lsls	r5, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005766:	40a2      	lsls	r2, r4
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005768:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800576c:	4302      	orrs	r2, r0
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800576e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005770:	69bd      	ldr	r5, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 8005772:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005774:	f8d7 8014 	ldr.w	r8, [r7, #20]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005778:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800577a:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800577c:	fa00 f004 	lsl.w	r0, r0, r4
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005780:	f000 809e 	beq.w	80058c0 <HAL_DAC_ConfigChannel+0x19c>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005784:	2d02      	cmp	r5, #2
 8005786:	f000 80a3 	beq.w	80058d0 <HAL_DAC_ConfigChannel+0x1ac>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800578a:	fab8 fc88 	clz	ip, r8
 800578e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005792:	793d      	ldrb	r5, [r7, #4]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005794:	f897 e005 	ldrb.w	lr, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005798:	f1a5 0501 	sub.w	r5, r5, #1
 800579c:	fab5 f585 	clz	r5, r5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80057a0:	f1ae 0e01 	sub.w	lr, lr, #1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80057a4:	096d      	lsrs	r5, r5, #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80057a6:	fabe fe8e 	clz	lr, lr
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80057aa:	022d      	lsls	r5, r5, #8
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80057ac:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80057b0:	ea45 254e 	orr.w	r5, r5, lr, lsl #9
 80057b4:	ea45 0508 	orr.w	r5, r5, r8
 80057b8:	430d      	orrs	r5, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80057ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80057be:	40a1      	lsls	r1, r4
 80057c0:	4301      	orrs	r1, r0
 80057c2:	ea22 0801 	bic.w	r8, r2, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80057c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80057ca:	40a2      	lsls	r2, r4
 80057cc:	ea28 0802 	bic.w	r8, r8, r2
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	2a02      	cmp	r2, #2
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80057d4:	ea45 050c 	orr.w	r5, r5, ip
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80057d8:	f428 4840 	bic.w	r8, r8, #49152	@ 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80057dc:	d07b      	beq.n	80058d6 <HAL_DAC_ConfigChannel+0x1b2>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80057de:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80057e2:	40a5      	lsls	r5, r4
 80057e4:	ea45 0508 	orr.w	r5, r5, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80057e8:	63dd      	str	r5, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80057f0:	40a1      	lsls	r1, r4
 80057f2:	ea22 0201 	bic.w	r2, r2, r1
 80057f6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80057f8:	e9d7 1203 	ldrd	r1, r2, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 80057fc:	681d      	ldr	r5, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80057fe:	f640 70fe 	movw	r0, #4094	@ 0xffe
 8005802:	40a0      	lsls	r0, r4
 8005804:	ea25 0500 	bic.w	r5, r5, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005808:	fa01 f004 	lsl.w	r0, r1, r4
 800580c:	4328      	orrs	r0, r5
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800580e:	0192      	lsls	r2, r2, #6
  hdac->Instance->CR = tmpreg1;
 8005810:	6018      	str	r0, [r3, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005812:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005816:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 800581a:	430a      	orrs	r2, r1
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800581c:	f640 700f 	movw	r0, #3855	@ 0xf0f
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005820:	6819      	ldr	r1, [r3, #0]
 8005822:	25c0      	movs	r5, #192	@ 0xc0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8005824:	40a0      	lsls	r0, r4
 8005826:	40a2      	lsls	r2, r4
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005828:	fa05 f404 	lsl.w	r4, r5, r4
 800582c:	ea21 0104 	bic.w	r1, r1, r4
 8005830:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8005832:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8005834:	ea21 0100 	bic.w	r1, r1, r0
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005838:	2400      	movs	r4, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800583a:	430a      	orrs	r2, r1
  hdac->State = HAL_DAC_STATE_READY;
 800583c:	2101      	movs	r1, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800583e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Return function status */
  return status;
 8005840:	4620      	mov	r0, r4
  hdac->State = HAL_DAC_STATE_READY;
 8005842:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 8005844:	7174      	strb	r4, [r6, #5]
}
 8005846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 800584a:	f7fe ff75 	bl	8004738 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800584e:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005850:	4605      	mov	r5, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005852:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    if (Channel == DAC_CHANNEL_1)
 8005854:	b154      	cbz	r4, 800586c <HAL_DAC_ConfigChannel+0x148>
 8005856:	e018      	b.n	800588a <HAL_DAC_ConfigChannel+0x166>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005858:	f7fe ff6e 	bl	8004738 <HAL_GetTick>
 800585c:	1b40      	subs	r0, r0, r5
 800585e:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005860:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005862:	d902      	bls.n	800586a <HAL_DAC_ConfigChannel+0x146>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005864:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005866:	0411      	lsls	r1, r2, #16
 8005868:	d448      	bmi.n	80058fc <HAL_DAC_ConfigChannel+0x1d8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800586a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800586c:	0412      	lsls	r2, r2, #16
 800586e:	d4f3      	bmi.n	8005858 <HAL_DAC_ConfigChannel+0x134>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005870:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005872:	641a      	str	r2, [r3, #64]	@ 0x40
 8005874:	e00d      	b.n	8005892 <HAL_DAC_ConfigChannel+0x16e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005876:	f7fe ff5f 	bl	8004738 <HAL_GetTick>
 800587a:	1b40      	subs	r0, r0, r5
 800587c:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800587e:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005880:	d902      	bls.n	8005888 <HAL_DAC_ConfigChannel+0x164>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005882:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005884:	2a00      	cmp	r2, #0
 8005886:	db39      	blt.n	80058fc <HAL_DAC_ConfigChannel+0x1d8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800588a:	2a00      	cmp	r2, #0
 800588c:	dbf3      	blt.n	8005876 <HAL_DAC_ConfigChannel+0x152>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800588e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005890:	645a      	str	r2, [r3, #68]	@ 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005892:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005894:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005896:	f004 0410 	and.w	r4, r4, #16
 800589a:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 800589e:	40a0      	lsls	r0, r4
 80058a0:	40a1      	lsls	r1, r4
 80058a2:	ea22 0200 	bic.w	r2, r2, r0
 80058a6:	430a      	orrs	r2, r1
 80058a8:	649a      	str	r2, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80058aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80058ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058ae:	20ff      	movs	r0, #255	@ 0xff
 80058b0:	40a0      	lsls	r0, r4
 80058b2:	40a1      	lsls	r1, r4
 80058b4:	ea22 0200 	bic.w	r2, r2, r0
 80058b8:	430a      	orrs	r2, r1
 80058ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80058bc:	68b9      	ldr	r1, [r7, #8]
 80058be:	e74b      	b.n	8005758 <HAL_DAC_ConfigChannel+0x34>
    connectOnChip = 0x00000000UL;
 80058c0:	f04f 0c00 	mov.w	ip, #0
 80058c4:	e765      	b.n	8005792 <HAL_DAC_ConfigChannel+0x6e>
    return HAL_ERROR;
 80058c6:	2001      	movs	r0, #1
}
 80058c8:	4770      	bx	lr
    return HAL_ERROR;
 80058ca:	2001      	movs	r0, #1
}
 80058cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 80058d0:	f04f 0c01 	mov.w	ip, #1
 80058d4:	e75d      	b.n	8005792 <HAL_DAC_ConfigChannel+0x6e>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80058d6:	f000 fe2b 	bl	8006530 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80058da:	4b0c      	ldr	r3, [pc, #48]	@ (800590c <HAL_DAC_ConfigChannel+0x1e8>)
 80058dc:	4298      	cmp	r0, r3
 80058de:	d905      	bls.n	80058ec <HAL_DAC_ConfigChannel+0x1c8>
  hdac->Instance->MCR = tmpreg1;
 80058e0:	6833      	ldr	r3, [r6, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80058e2:	f448 4800 	orr.w	r8, r8, #32768	@ 0x8000
 80058e6:	e77c      	b.n	80057e2 <HAL_DAC_ConfigChannel+0xbe>
  __HAL_LOCK(hdac);
 80058e8:	2002      	movs	r0, #2
 80058ea:	e7ac      	b.n	8005846 <HAL_DAC_ConfigChannel+0x122>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80058ec:	4a08      	ldr	r2, [pc, #32]	@ (8005910 <HAL_DAC_ConfigChannel+0x1ec>)
  hdac->Instance->MCR = tmpreg1;
 80058ee:	6833      	ldr	r3, [r6, #0]
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80058f0:	4290      	cmp	r0, r2
 80058f2:	f67f af76 	bls.w	80057e2 <HAL_DAC_ConfigChannel+0xbe>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80058f6:	f448 4880 	orr.w	r8, r8, #16384	@ 0x4000
 80058fa:	e772      	b.n	80057e2 <HAL_DAC_ConfigChannel+0xbe>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80058fc:	6933      	ldr	r3, [r6, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80058fe:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005900:	f043 0308 	orr.w	r3, r3, #8
 8005904:	6133      	str	r3, [r6, #16]
            return HAL_TIMEOUT;
 8005906:	2003      	movs	r0, #3
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005908:	7132      	strb	r2, [r6, #4]
            return HAL_TIMEOUT;
 800590a:	e79c      	b.n	8005846 <HAL_DAC_ConfigChannel+0x122>
 800590c:	09896800 	.word	0x09896800
 8005910:	04c4b400 	.word	0x04c4b400

08005914 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005914:	2800      	cmp	r0, #0
 8005916:	d076      	beq.n	8005a06 <HAL_DMA_Init+0xf2>
{
 8005918:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800591a:	4a3c      	ldr	r2, [pc, #240]	@ (8005a0c <HAL_DMA_Init+0xf8>)
 800591c:	6804      	ldr	r4, [r0, #0]
 800591e:	4294      	cmp	r4, r2
 8005920:	4603      	mov	r3, r0
 8005922:	d95c      	bls.n	80059de <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005924:	493a      	ldr	r1, [pc, #232]	@ (8005a10 <HAL_DMA_Init+0xfc>)
 8005926:	4a3b      	ldr	r2, [pc, #236]	@ (8005a14 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 8005928:	483b      	ldr	r0, [pc, #236]	@ (8005a18 <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800592a:	4421      	add	r1, r4
 800592c:	fba2 2101 	umull	r2, r1, r2, r1
 8005930:	0909      	lsrs	r1, r1, #4
 8005932:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005934:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005936:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8005938:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 800593c:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800593e:	4e35      	ldr	r6, [pc, #212]	@ (8005a14 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005940:	4f36      	ldr	r7, [pc, #216]	@ (8005a1c <HAL_DMA_Init+0x108>)
 8005942:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005946:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 8005948:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800594a:	4302      	orrs	r2, r0
 800594c:	6958      	ldr	r0, [r3, #20]
 800594e:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005950:	6998      	ldr	r0, [r3, #24]
 8005952:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 8005954:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005956:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800595a:	69d8      	ldr	r0, [r3, #28]
 800595c:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800595e:	b2e0      	uxtb	r0, r4
 8005960:	3808      	subs	r0, #8
 8005962:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8005966:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005968:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 800596c:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 800596e:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8005972:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005974:	4e25      	ldr	r6, [pc, #148]	@ (8005a0c <HAL_DMA_Init+0xf8>)
 8005976:	4a2a      	ldr	r2, [pc, #168]	@ (8005a20 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005978:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800597c:	42b4      	cmp	r4, r6
 800597e:	bf98      	it	ls
 8005980:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005982:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005986:	2401      	movs	r4, #1
 8005988:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800598c:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800598e:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005992:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005996:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005998:	649e      	str	r6, [r3, #72]	@ 0x48
 800599a:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800599e:	d027      	beq.n	80059f0 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80059a0:	685e      	ldr	r6, [r3, #4]
 80059a2:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80059a4:	3e01      	subs	r6, #1
 80059a6:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80059a8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80059ac:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80059b0:	d824      	bhi.n	80059fc <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80059b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005a24 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80059b4:	481c      	ldr	r0, [pc, #112]	@ (8005a28 <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80059b6:	442a      	add	r2, r5
 80059b8:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80059ba:	3d01      	subs	r5, #1
 80059bc:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80059be:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80059c0:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80059c4:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80059c6:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80059c8:	4a18      	ldr	r2, [pc, #96]	@ (8005a2c <HAL_DMA_Init+0x118>)
 80059ca:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059cc:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80059ce:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059d0:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80059d2:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80059d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 80059da:	bcf0      	pop	{r4, r5, r6, r7}
 80059dc:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80059de:	4914      	ldr	r1, [pc, #80]	@ (8005a30 <HAL_DMA_Init+0x11c>)
 80059e0:	4a0c      	ldr	r2, [pc, #48]	@ (8005a14 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 80059e2:	4814      	ldr	r0, [pc, #80]	@ (8005a34 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80059e4:	4421      	add	r1, r4
 80059e6:	fba2 2101 	umull	r2, r1, r2, r1
 80059ea:	0909      	lsrs	r1, r1, #4
 80059ec:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 80059ee:	e7a1      	b.n	8005934 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80059f0:	2400      	movs	r4, #0
 80059f2:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80059f4:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80059f8:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 80059fc:	2200      	movs	r2, #0
 80059fe:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005a02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005a04:	e7e2      	b.n	80059cc <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8005a06:	2001      	movs	r0, #1
}
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	40020407 	.word	0x40020407
 8005a10:	bffdfbf8 	.word	0xbffdfbf8
 8005a14:	cccccccd 	.word	0xcccccccd
 8005a18:	40020400 	.word	0x40020400
 8005a1c:	40020800 	.word	0x40020800
 8005a20:	40020820 	.word	0x40020820
 8005a24:	1000823f 	.word	0x1000823f
 8005a28:	40020940 	.word	0x40020940
 8005a2c:	40020900 	.word	0x40020900
 8005a30:	bffdfff8 	.word	0xbffdfff8
 8005a34:	40020000 	.word	0x40020000

08005a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005a3c:	680c      	ldr	r4, [r1, #0]
{
 8005a3e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005a40:	2c00      	cmp	r4, #0
 8005a42:	f000 8089 	beq.w	8005b58 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 8005a46:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005a48:	f04f 0b01 	mov.w	fp, #1
 8005a4c:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8005a50:	ea1e 0a04 	ands.w	sl, lr, r4
 8005a54:	d07b      	beq.n	8005b4e <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a56:	684d      	ldr	r5, [r1, #4]
 8005a58:	f005 0203 	and.w	r2, r5, #3
 8005a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005a60:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a62:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005a66:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a6a:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005a6e:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a72:	d974      	bls.n	8005b5e <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a74:	2a03      	cmp	r2, #3
 8005a76:	f040 80b0 	bne.w	8005bda <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a7a:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8005a7e:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a82:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a86:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005a88:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8005a8c:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005a8e:	d05e      	beq.n	8005b4e <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a90:	4f66      	ldr	r7, [pc, #408]	@ (8005c2c <HAL_GPIO_Init+0x1f4>)
 8005a92:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005a94:	f042 0201 	orr.w	r2, r2, #1
 8005a98:	663a      	str	r2, [r7, #96]	@ 0x60
 8005a9a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005a9c:	f002 0201 	and.w	r2, r2, #1
 8005aa0:	9203      	str	r2, [sp, #12]
 8005aa2:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005aa4:	f023 0203 	bic.w	r2, r3, #3
 8005aa8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8005aac:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ab0:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8005ab4:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ab6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8005aba:	260f      	movs	r6, #15
 8005abc:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ac0:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ac4:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ac8:	d01d      	beq.n	8005b06 <HAL_GPIO_Init+0xce>
 8005aca:	4e59      	ldr	r6, [pc, #356]	@ (8005c30 <HAL_GPIO_Init+0x1f8>)
 8005acc:	42b0      	cmp	r0, r6
 8005ace:	f000 8097 	beq.w	8005c00 <HAL_GPIO_Init+0x1c8>
 8005ad2:	4e58      	ldr	r6, [pc, #352]	@ (8005c34 <HAL_GPIO_Init+0x1fc>)
 8005ad4:	42b0      	cmp	r0, r6
 8005ad6:	f000 809a 	beq.w	8005c0e <HAL_GPIO_Init+0x1d6>
 8005ada:	f8df e160 	ldr.w	lr, [pc, #352]	@ 8005c3c <HAL_GPIO_Init+0x204>
 8005ade:	4570      	cmp	r0, lr
 8005ae0:	f000 8087 	beq.w	8005bf2 <HAL_GPIO_Init+0x1ba>
 8005ae4:	f8df e158 	ldr.w	lr, [pc, #344]	@ 8005c40 <HAL_GPIO_Init+0x208>
 8005ae8:	4570      	cmp	r0, lr
 8005aea:	f000 8097 	beq.w	8005c1c <HAL_GPIO_Init+0x1e4>
 8005aee:	f8df e154 	ldr.w	lr, [pc, #340]	@ 8005c44 <HAL_GPIO_Init+0x20c>
 8005af2:	4570      	cmp	r0, lr
 8005af4:	bf0c      	ite	eq
 8005af6:	f04f 0e05 	moveq.w	lr, #5
 8005afa:	f04f 0e06 	movne.w	lr, #6
 8005afe:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005b02:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b06:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b08:	4a4b      	ldr	r2, [pc, #300]	@ (8005c38 <HAL_GPIO_Init+0x200>)
 8005b0a:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b0c:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8005b0e:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8005b12:	4e49      	ldr	r6, [pc, #292]	@ (8005c38 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8005b14:	bf54      	ite	pl
 8005b16:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8005b18:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8005b1c:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8005b1e:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b20:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8005b22:	4e45      	ldr	r6, [pc, #276]	@ (8005c38 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8005b24:	bf54      	ite	pl
 8005b26:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8005b28:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8005b2c:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8005b2e:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005b30:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8005b32:	4e41      	ldr	r6, [pc, #260]	@ (8005c38 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8005b34:	bf54      	ite	pl
 8005b36:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8005b38:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8005b3c:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005b3e:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005b40:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8005b42:	4d3d      	ldr	r5, [pc, #244]	@ (8005c38 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8005b44:	bf54      	ite	pl
 8005b46:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8005b48:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8005b4c:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8005b4e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005b50:	fa34 f203 	lsrs.w	r2, r4, r3
 8005b54:	f47f af7a 	bne.w	8005a4c <HAL_GPIO_Init+0x14>
  }
}
 8005b58:	b005      	add	sp, #20
 8005b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005b5e:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b62:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005b64:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b68:	fa06 f80c 	lsl.w	r8, r6, ip
 8005b6c:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8005b70:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8005b74:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b78:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b7a:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b7e:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8005b82:	fa0e fe03 	lsl.w	lr, lr, r3
 8005b86:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8005b8a:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8005b8e:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b92:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b96:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b9a:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b9e:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8005ba0:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ba4:	f47f af69 	bne.w	8005a7a <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ba8:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8005baa:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005bae:	f003 0e07 	and.w	lr, r3, #7
 8005bb2:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8005bb6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005bba:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8005bbe:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005bc2:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005bc4:	260f      	movs	r6, #15
 8005bc6:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005bca:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005bcc:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005bd0:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8005bd4:	f8c8 e020 	str.w	lr, [r8, #32]
 8005bd8:	e74f      	b.n	8005a7a <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 8005bda:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005bde:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005be0:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005be4:	fa06 fe0c 	lsl.w	lr, r6, ip
 8005be8:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8005bec:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bf0:	e743      	b.n	8005a7a <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005bf2:	f04f 0e03 	mov.w	lr, #3
 8005bf6:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005bfa:	ea47 070c 	orr.w	r7, r7, ip
 8005bfe:	e782      	b.n	8005b06 <HAL_GPIO_Init+0xce>
 8005c00:	f04f 0e01 	mov.w	lr, #1
 8005c04:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005c08:	ea47 070c 	orr.w	r7, r7, ip
 8005c0c:	e77b      	b.n	8005b06 <HAL_GPIO_Init+0xce>
 8005c0e:	f04f 0e02 	mov.w	lr, #2
 8005c12:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005c16:	ea47 070c 	orr.w	r7, r7, ip
 8005c1a:	e774      	b.n	8005b06 <HAL_GPIO_Init+0xce>
 8005c1c:	f04f 0e04 	mov.w	lr, #4
 8005c20:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005c24:	ea47 070c 	orr.w	r7, r7, ip
 8005c28:	e76d      	b.n	8005b06 <HAL_GPIO_Init+0xce>
 8005c2a:	bf00      	nop
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	48000400 	.word	0x48000400
 8005c34:	48000800 	.word	0x48000800
 8005c38:	40010400 	.word	0x40010400
 8005c3c:	48000c00 	.word	0x48000c00
 8005c40:	48001000 	.word	0x48001000
 8005c44:	48001400 	.word	0x48001400

08005c48 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	d06f      	beq.n	8005d2c <HAL_OPAMP_Init+0xe4>
{
 8005c4c:	b530      	push	{r4, r5, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005c4e:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8005c52:	2b05      	cmp	r3, #5
{
 8005c54:	b083      	sub	sp, #12
 8005c56:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005c58:	d056      	beq.n	8005d08 <HAL_OPAMP_Init+0xc0>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8005c5a:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d052      	beq.n	8005d08 <HAL_OPAMP_Init+0xc0>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c62:	4b33      	ldr	r3, [pc, #204]	@ (8005d30 <HAL_OPAMP_Init+0xe8>)
 8005c64:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005c66:	f042 0201 	orr.w	r2, r2, #1
 8005c6a:	661a      	str	r2, [r3, #96]	@ 0x60
 8005c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	9301      	str	r3, [sp, #4]
 8005c74:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005c76:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8005c7a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005c7e:	b90b      	cbnz	r3, 8005c84 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8005c80:	f880 2039 	strb.w	r2, [r0, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8005c84:	4620      	mov	r0, r4
 8005c86:	f7fe fae7 	bl	8004258 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005c8a:	68a3      	ldr	r3, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005c8c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005c8e:	f023 0220 	bic.w	r2, r3, #32
 8005c92:	2a40      	cmp	r2, #64	@ 0x40
      MODIFY_REG(hopamp->Instance->CSR,
 8005c94:	6822      	ldr	r2, [r4, #0]
 8005c96:	6811      	ldr	r1, [r2, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005c98:	d039      	beq.n	8005d0e <HAL_OPAMP_Init+0xc6>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8005c9a:	6865      	ldr	r5, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8005c9c:	f021 0110 	bic.w	r1, r1, #16
 8005ca0:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8005ca2:	68e0      	ldr	r0, [r4, #12]
      MODIFY_REG(hopamp->Instance->CSR,
 8005ca4:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005ca6:	432b      	orrs	r3, r5
 8005ca8:	4303      	orrs	r3, r0
 8005caa:	6920      	ldr	r0, [r4, #16]
 8005cac:	6811      	ldr	r1, [r2, #0]
 8005cae:	4303      	orrs	r3, r0
 8005cb0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005cb2:	4303      	orrs	r3, r0
 8005cb4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005cb6:	4303      	orrs	r3, r0
 8005cb8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005cba:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8005cbe:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005cc0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005cc4:	481b      	ldr	r0, [pc, #108]	@ (8005d34 <HAL_OPAMP_Init+0xec>)
 8005cc6:	4008      	ands	r0, r1
 8005cc8:	7d21      	ldrb	r1, [r4, #20]
 8005cca:	f1a1 0101 	sub.w	r1, r1, #1
 8005cce:	fab1 f181 	clz	r1, r1
 8005cd2:	4303      	orrs	r3, r0
 8005cd4:	0949      	lsrs	r1, r1, #5
 8005cd6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005cda:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8005cdc:	6993      	ldr	r3, [r2, #24]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	db09      	blt.n	8005cf6 <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8005ce2:	e9d4 3006 	ldrd	r3, r0, [r4, #24]
 8005ce6:	6991      	ldr	r1, [r2, #24]
 8005ce8:	4303      	orrs	r3, r0
 8005cea:	6a20      	ldr	r0, [r4, #32]
 8005cec:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8005cf0:	4303      	orrs	r3, r0
 8005cf2:	430b      	orrs	r3, r1
 8005cf4:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005cf6:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 8005cfa:	b913      	cbnz	r3, 8005d02 <HAL_OPAMP_Init+0xba>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8005d02:	2000      	movs	r0, #0
  }
}
 8005d04:	b003      	add	sp, #12
 8005d06:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005d08:	2001      	movs	r0, #1
}
 8005d0a:	b003      	add	sp, #12
 8005d0c:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8005d0e:	f021 0110 	bic.w	r1, r1, #16
 8005d12:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8005d14:	6860      	ldr	r0, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8005d16:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005d18:	4303      	orrs	r3, r0
 8005d1a:	6920      	ldr	r0, [r4, #16]
 8005d1c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005d1e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8005d20:	4303      	orrs	r3, r0
 8005d22:	430b      	orrs	r3, r1
 8005d24:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005d26:	6811      	ldr	r1, [r2, #0]
 8005d28:	432b      	orrs	r3, r5
 8005d2a:	e7c6      	b.n	8005cba <HAL_OPAMP_Init+0x72>
    return HAL_ERROR;
 8005d2c:	2001      	movs	r0, #1
}
 8005d2e:	4770      	bx	lr
 8005d30:	40021000 	.word	0x40021000
 8005d34:	e0003e11 	.word	0xe0003e11

08005d38 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d38:	4a35      	ldr	r2, [pc, #212]	@ (8005e10 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8005d3a:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005d3c:	b960      	cbnz	r0, 8005d58 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d3e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d46:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d4a:	d01b      	beq.n	8005d84 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005d54:	2000      	movs	r0, #0
}
 8005d56:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d58:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8005d5c:	d006      	beq.n	8005d6c <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005d5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005d66:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005d68:	2000      	movs	r0, #0
}
 8005d6a:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d74:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d78:	d029      	beq.n	8005dce <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d7e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005d82:	e7f1      	b.n	8005d68 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d8c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d8e:	4821      	ldr	r0, [pc, #132]	@ (8005e14 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005d90:	4921      	ldr	r1, [pc, #132]	@ (8005e18 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d92:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005d9a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d9c:	6803      	ldr	r3, [r0, #0]
 8005d9e:	2032      	movs	r0, #50	@ 0x32
 8005da0:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005da4:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005da6:	fba1 1303 	umull	r1, r3, r1, r3
 8005daa:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dac:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005dae:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005db2:	d506      	bpl.n	8005dc2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005db4:	e000      	b.n	8005db8 <HAL_PWREx_ControlVoltageScaling+0x80>
 8005db6:	b123      	cbz	r3, 8005dc2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005db8:	6951      	ldr	r1, [r2, #20]
 8005dba:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005dbc:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dc0:	d4f9      	bmi.n	8005db6 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005dc2:	4b13      	ldr	r3, [pc, #76]	@ (8005e10 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8005dc4:	695b      	ldr	r3, [r3, #20]
 8005dc6:	055b      	lsls	r3, r3, #21
 8005dc8:	d5ce      	bpl.n	8005d68 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8005dca:	2003      	movs	r0, #3
 8005dcc:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005dce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dd2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005dd6:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005dd8:	480e      	ldr	r0, [pc, #56]	@ (8005e14 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005dda:	490f      	ldr	r1, [pc, #60]	@ (8005e18 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ddc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005de0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005de4:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005de6:	6803      	ldr	r3, [r0, #0]
 8005de8:	2032      	movs	r0, #50	@ 0x32
 8005dea:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dee:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005df0:	fba1 1303 	umull	r1, r3, r1, r3
 8005df4:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005df6:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005df8:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dfc:	d5e1      	bpl.n	8005dc2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005dfe:	e001      	b.n	8005e04 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d0de      	beq.n	8005dc2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005e04:	6951      	ldr	r1, [r2, #20]
 8005e06:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005e08:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e0c:	d5d9      	bpl.n	8005dc2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005e0e:	e7f7      	b.n	8005e00 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8005e10:	40007000 	.word	0x40007000
 8005e14:	200004ec 	.word	0x200004ec
 8005e18:	431bde83 	.word	0x431bde83

08005e1c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005e1c:	4a02      	ldr	r2, [pc, #8]	@ (8005e28 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005e1e:	6893      	ldr	r3, [r2, #8]
 8005e20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e24:	6093      	str	r3, [r2, #8]
}
 8005e26:	4770      	bx	lr
 8005e28:	40007000 	.word	0x40007000

08005e2c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	f000 81bd 	beq.w	80061ac <HAL_RCC_OscConfig+0x380>
{
 8005e32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e36:	6803      	ldr	r3, [r0, #0]
 8005e38:	07d9      	lsls	r1, r3, #31
{
 8005e3a:	b082      	sub	sp, #8
 8005e3c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e3e:	d512      	bpl.n	8005e66 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e40:	49a6      	ldr	r1, [pc, #664]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 8005e42:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e44:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e46:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005e4a:	2a0c      	cmp	r2, #12
 8005e4c:	f000 80d0 	beq.w	8005ff0 <HAL_RCC_OscConfig+0x1c4>
 8005e50:	2a08      	cmp	r2, #8
 8005e52:	f040 80d2 	bne.w	8005ffa <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e56:	4aa1      	ldr	r2, [pc, #644]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 8005e58:	6812      	ldr	r2, [r2, #0]
 8005e5a:	0392      	lsls	r2, r2, #14
 8005e5c:	d503      	bpl.n	8005e66 <HAL_RCC_OscConfig+0x3a>
 8005e5e:	6862      	ldr	r2, [r4, #4]
 8005e60:	2a00      	cmp	r2, #0
 8005e62:	f000 8137 	beq.w	80060d4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e66:	079a      	lsls	r2, r3, #30
 8005e68:	d522      	bpl.n	8005eb0 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e6a:	4a9c      	ldr	r2, [pc, #624]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 8005e6c:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e6e:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e70:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005e74:	2b0c      	cmp	r3, #12
 8005e76:	f000 80f8 	beq.w	800606a <HAL_RCC_OscConfig+0x23e>
 8005e7a:	2b04      	cmp	r3, #4
 8005e7c:	f040 80fa 	bne.w	8006074 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e80:	4b96      	ldr	r3, [pc, #600]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	055b      	lsls	r3, r3, #21
 8005e86:	d503      	bpl.n	8005e90 <HAL_RCC_OscConfig+0x64>
 8005e88:	68e3      	ldr	r3, [r4, #12]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 8122 	beq.w	80060d4 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e90:	4a92      	ldr	r2, [pc, #584]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 8005e92:	6920      	ldr	r0, [r4, #16]
 8005e94:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005e96:	4992      	ldr	r1, [pc, #584]	@ (80060e0 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e98:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005e9c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005ea0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005ea2:	6808      	ldr	r0, [r1, #0]
 8005ea4:	f7fe fbfe 	bl	80046a4 <HAL_InitTick>
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	f040 8113 	bne.w	80060d4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eae:	6823      	ldr	r3, [r4, #0]
 8005eb0:	071a      	lsls	r2, r3, #28
 8005eb2:	d519      	bpl.n	8005ee8 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005eb4:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eb6:	4d89      	ldr	r5, [pc, #548]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f000 80c2 	beq.w	8006042 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 8005ebe:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005ec2:	f043 0301 	orr.w	r3, r3, #1
 8005ec6:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eca:	f7fe fc35 	bl	8004738 <HAL_GetTick>
 8005ece:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ed0:	e005      	b.n	8005ede <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ed2:	f7fe fc31 	bl	8004738 <HAL_GetTick>
 8005ed6:	1b80      	subs	r0, r0, r6
 8005ed8:	2802      	cmp	r0, #2
 8005eda:	f200 8117 	bhi.w	800610c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ede:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005ee2:	079b      	lsls	r3, r3, #30
 8005ee4:	d5f5      	bpl.n	8005ed2 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	075d      	lsls	r5, r3, #29
 8005eea:	d541      	bpl.n	8005f70 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005eec:	4b7b      	ldr	r3, [pc, #492]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 8005eee:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005ef0:	00d0      	lsls	r0, r2, #3
 8005ef2:	f100 810f 	bmi.w	8006114 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ef6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005ef8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005efc:	659a      	str	r2, [r3, #88]	@ 0x58
 8005efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f04:	9301      	str	r3, [sp, #4]
 8005f06:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005f08:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f0a:	4e76      	ldr	r6, [pc, #472]	@ (80060e4 <HAL_RCC_OscConfig+0x2b8>)
 8005f0c:	6833      	ldr	r3, [r6, #0]
 8005f0e:	05d9      	lsls	r1, r3, #23
 8005f10:	f140 812e 	bpl.w	8006170 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f14:	68a3      	ldr	r3, [r4, #8]
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	f000 80fe 	beq.w	8006118 <HAL_RCC_OscConfig+0x2ec>
 8005f1c:	2b05      	cmp	r3, #5
 8005f1e:	f000 8184 	beq.w	800622a <HAL_RCC_OscConfig+0x3fe>
 8005f22:	4e6e      	ldr	r6, [pc, #440]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 8005f24:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8005f28:	f022 0201 	bic.w	r2, r2, #1
 8005f2c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8005f30:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8005f34:	f022 0204 	bic.w	r2, r2, #4
 8005f38:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f040 80f2 	bne.w	8006126 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f42:	f7fe fbf9 	bl	8004738 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f46:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8005f4a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005f4c:	e005      	b.n	8005f5a <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f4e:	f7fe fbf3 	bl	8004738 <HAL_GetTick>
 8005f52:	1bc0      	subs	r0, r0, r7
 8005f54:	4540      	cmp	r0, r8
 8005f56:	f200 80d9 	bhi.w	800610c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005f5a:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8005f5e:	0799      	lsls	r1, r3, #30
 8005f60:	d4f5      	bmi.n	8005f4e <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005f62:	b125      	cbz	r5, 8005f6e <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f64:	4a5d      	ldr	r2, [pc, #372]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 8005f66:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005f68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f6c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	069a      	lsls	r2, r3, #26
 8005f72:	d518      	bpl.n	8005fa6 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005f74:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005f76:	4d59      	ldr	r5, [pc, #356]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 80e5 	beq.w	8006148 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 8005f7e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005f82:	f043 0301 	orr.w	r3, r3, #1
 8005f86:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f8a:	f7fe fbd5 	bl	8004738 <HAL_GetTick>
 8005f8e:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005f90:	e005      	b.n	8005f9e <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f92:	f7fe fbd1 	bl	8004738 <HAL_GetTick>
 8005f96:	1b80      	subs	r0, r0, r6
 8005f98:	2802      	cmp	r0, #2
 8005f9a:	f200 80b7 	bhi.w	800610c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005f9e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005fa2:	079b      	lsls	r3, r3, #30
 8005fa4:	d5f5      	bpl.n	8005f92 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005fa6:	69e3      	ldr	r3, [r4, #28]
 8005fa8:	b1f3      	cbz	r3, 8005fe8 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005faa:	4d4c      	ldr	r5, [pc, #304]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 8005fac:	68aa      	ldr	r2, [r5, #8]
 8005fae:	f002 020c 	and.w	r2, r2, #12
 8005fb2:	2a0c      	cmp	r2, #12
 8005fb4:	f000 8147 	beq.w	8006246 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005fb8:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fba:	682b      	ldr	r3, [r5, #0]
 8005fbc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fc0:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005fc2:	f000 80f5 	beq.w	80061b0 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fc6:	f7fe fbb7 	bl	8004738 <HAL_GetTick>
 8005fca:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fcc:	e005      	b.n	8005fda <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fce:	f7fe fbb3 	bl	8004738 <HAL_GetTick>
 8005fd2:	1b00      	subs	r0, r0, r4
 8005fd4:	2802      	cmp	r0, #2
 8005fd6:	f200 8099 	bhi.w	800610c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fda:	682b      	ldr	r3, [r5, #0]
 8005fdc:	019b      	lsls	r3, r3, #6
 8005fde:	d4f6      	bmi.n	8005fce <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005fe0:	68ea      	ldr	r2, [r5, #12]
 8005fe2:	4b41      	ldr	r3, [pc, #260]	@ (80060e8 <HAL_RCC_OscConfig+0x2bc>)
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 8005fe8:	2000      	movs	r0, #0
}
 8005fea:	b002      	add	sp, #8
 8005fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ff0:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005ff4:	2903      	cmp	r1, #3
 8005ff6:	f43f af2e 	beq.w	8005e56 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ffa:	6863      	ldr	r3, [r4, #4]
 8005ffc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006000:	d055      	beq.n	80060ae <HAL_RCC_OscConfig+0x282>
 8006002:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006006:	f000 80c4 	beq.w	8006192 <HAL_RCC_OscConfig+0x366>
 800600a:	4d34      	ldr	r5, [pc, #208]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 800600c:	682a      	ldr	r2, [r5, #0]
 800600e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006012:	602a      	str	r2, [r5, #0]
 8006014:	682a      	ldr	r2, [r5, #0]
 8006016:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800601a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800601c:	2b00      	cmp	r3, #0
 800601e:	d14b      	bne.n	80060b8 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8006020:	f7fe fb8a 	bl	8004738 <HAL_GetTick>
 8006024:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006026:	e004      	b.n	8006032 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006028:	f7fe fb86 	bl	8004738 <HAL_GetTick>
 800602c:	1b80      	subs	r0, r0, r6
 800602e:	2864      	cmp	r0, #100	@ 0x64
 8006030:	d86c      	bhi.n	800610c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006032:	682b      	ldr	r3, [r5, #0]
 8006034:	0399      	lsls	r1, r3, #14
 8006036:	d4f7      	bmi.n	8006028 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006038:	6823      	ldr	r3, [r4, #0]
 800603a:	079a      	lsls	r2, r3, #30
 800603c:	f57f af38 	bpl.w	8005eb0 <HAL_RCC_OscConfig+0x84>
 8006040:	e713      	b.n	8005e6a <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8006042:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8006046:	f023 0301 	bic.w	r3, r3, #1
 800604a:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800604e:	f7fe fb73 	bl	8004738 <HAL_GetTick>
 8006052:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006054:	e004      	b.n	8006060 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006056:	f7fe fb6f 	bl	8004738 <HAL_GetTick>
 800605a:	1b80      	subs	r0, r0, r6
 800605c:	2802      	cmp	r0, #2
 800605e:	d855      	bhi.n	800610c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006060:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8006064:	079f      	lsls	r7, r3, #30
 8006066:	d4f6      	bmi.n	8006056 <HAL_RCC_OscConfig+0x22a>
 8006068:	e73d      	b.n	8005ee6 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800606a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800606e:	2a02      	cmp	r2, #2
 8006070:	f43f af06 	beq.w	8005e80 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006074:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8006076:	4d19      	ldr	r5, [pc, #100]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006078:	2b00      	cmp	r3, #0
 800607a:	d037      	beq.n	80060ec <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 800607c:	682b      	ldr	r3, [r5, #0]
 800607e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006082:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006084:	f7fe fb58 	bl	8004738 <HAL_GetTick>
 8006088:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800608a:	e004      	b.n	8006096 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800608c:	f7fe fb54 	bl	8004738 <HAL_GetTick>
 8006090:	1b80      	subs	r0, r0, r6
 8006092:	2802      	cmp	r0, #2
 8006094:	d83a      	bhi.n	800610c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006096:	682b      	ldr	r3, [r5, #0]
 8006098:	055f      	lsls	r7, r3, #21
 800609a:	d5f7      	bpl.n	800608c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800609c:	686b      	ldr	r3, [r5, #4]
 800609e:	6922      	ldr	r2, [r4, #16]
 80060a0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80060a4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80060a8:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060aa:	6823      	ldr	r3, [r4, #0]
 80060ac:	e700      	b.n	8005eb0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060ae:	4a0b      	ldr	r2, [pc, #44]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
 80060b0:	6813      	ldr	r3, [r2, #0]
 80060b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060b6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80060b8:	f7fe fb3e 	bl	8004738 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060bc:	4e07      	ldr	r6, [pc, #28]	@ (80060dc <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80060be:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060c0:	e004      	b.n	80060cc <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060c2:	f7fe fb39 	bl	8004738 <HAL_GetTick>
 80060c6:	1b40      	subs	r0, r0, r5
 80060c8:	2864      	cmp	r0, #100	@ 0x64
 80060ca:	d81f      	bhi.n	800610c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060cc:	6833      	ldr	r3, [r6, #0]
 80060ce:	039f      	lsls	r7, r3, #14
 80060d0:	d5f7      	bpl.n	80060c2 <HAL_RCC_OscConfig+0x296>
 80060d2:	e7b1      	b.n	8006038 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 80060d4:	2001      	movs	r0, #1
}
 80060d6:	b002      	add	sp, #8
 80060d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060dc:	40021000 	.word	0x40021000
 80060e0:	200004f4 	.word	0x200004f4
 80060e4:	40007000 	.word	0x40007000
 80060e8:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 80060ec:	682b      	ldr	r3, [r5, #0]
 80060ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060f2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80060f4:	f7fe fb20 	bl	8004738 <HAL_GetTick>
 80060f8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060fa:	682b      	ldr	r3, [r5, #0]
 80060fc:	0559      	lsls	r1, r3, #21
 80060fe:	f57f aed6 	bpl.w	8005eae <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006102:	f7fe fb19 	bl	8004738 <HAL_GetTick>
 8006106:	1b80      	subs	r0, r0, r6
 8006108:	2802      	cmp	r0, #2
 800610a:	d9f6      	bls.n	80060fa <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 800610c:	2003      	movs	r0, #3
}
 800610e:	b002      	add	sp, #8
 8006110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8006114:	2500      	movs	r5, #0
 8006116:	e6f8      	b.n	8005f0a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006118:	4a65      	ldr	r2, [pc, #404]	@ (80062b0 <HAL_RCC_OscConfig+0x484>)
 800611a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800611e:	f043 0301 	orr.w	r3, r3, #1
 8006122:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8006126:	f7fe fb07 	bl	8004738 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800612a:	4f61      	ldr	r7, [pc, #388]	@ (80062b0 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 800612c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800612e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006132:	e004      	b.n	800613e <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006134:	f7fe fb00 	bl	8004738 <HAL_GetTick>
 8006138:	1b80      	subs	r0, r0, r6
 800613a:	4540      	cmp	r0, r8
 800613c:	d8e6      	bhi.n	800610c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800613e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006142:	079b      	lsls	r3, r3, #30
 8006144:	d5f6      	bpl.n	8006134 <HAL_RCC_OscConfig+0x308>
 8006146:	e70c      	b.n	8005f62 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8006148:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800614c:	f023 0301 	bic.w	r3, r3, #1
 8006150:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8006154:	f7fe faf0 	bl	8004738 <HAL_GetTick>
 8006158:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800615a:	e004      	b.n	8006166 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800615c:	f7fe faec 	bl	8004738 <HAL_GetTick>
 8006160:	1b80      	subs	r0, r0, r6
 8006162:	2802      	cmp	r0, #2
 8006164:	d8d2      	bhi.n	800610c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006166:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800616a:	079f      	lsls	r7, r3, #30
 800616c:	d4f6      	bmi.n	800615c <HAL_RCC_OscConfig+0x330>
 800616e:	e71a      	b.n	8005fa6 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006170:	6833      	ldr	r3, [r6, #0]
 8006172:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006176:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006178:	f7fe fade 	bl	8004738 <HAL_GetTick>
 800617c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800617e:	6833      	ldr	r3, [r6, #0]
 8006180:	05da      	lsls	r2, r3, #23
 8006182:	f53f aec7 	bmi.w	8005f14 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006186:	f7fe fad7 	bl	8004738 <HAL_GetTick>
 800618a:	1bc0      	subs	r0, r0, r7
 800618c:	2802      	cmp	r0, #2
 800618e:	d9f6      	bls.n	800617e <HAL_RCC_OscConfig+0x352>
 8006190:	e7bc      	b.n	800610c <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006192:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006196:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80061a0:	601a      	str	r2, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80061a8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80061aa:	e785      	b.n	80060b8 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 80061ac:	2001      	movs	r0, #1
}
 80061ae:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80061b0:	f7fe fac2 	bl	8004738 <HAL_GetTick>
 80061b4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061b6:	e004      	b.n	80061c2 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061b8:	f7fe fabe 	bl	8004738 <HAL_GetTick>
 80061bc:	1b80      	subs	r0, r0, r6
 80061be:	2802      	cmp	r0, #2
 80061c0:	d8a4      	bhi.n	800610c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061c2:	682b      	ldr	r3, [r5, #0]
 80061c4:	0199      	lsls	r1, r3, #6
 80061c6:	d4f7      	bmi.n	80061b8 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061c8:	68e9      	ldr	r1, [r5, #12]
 80061ca:	4b3a      	ldr	r3, [pc, #232]	@ (80062b4 <HAL_RCC_OscConfig+0x488>)
 80061cc:	6a22      	ldr	r2, [r4, #32]
 80061ce:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061d0:	4e37      	ldr	r6, [pc, #220]	@ (80062b0 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061d2:	400b      	ands	r3, r1
 80061d4:	4313      	orrs	r3, r2
 80061d6:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 80061da:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80061de:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 80061e2:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 80061e6:	3801      	subs	r0, #1
 80061e8:	0849      	lsrs	r1, r1, #1
 80061ea:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80061ee:	3901      	subs	r1, #1
 80061f0:	0852      	lsrs	r2, r2, #1
 80061f2:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80061f6:	3a01      	subs	r2, #1
 80061f8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80061fc:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80061fe:	682b      	ldr	r3, [r5, #0]
 8006200:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006204:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006206:	68eb      	ldr	r3, [r5, #12]
 8006208:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800620c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800620e:	f7fe fa93 	bl	8004738 <HAL_GetTick>
 8006212:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006214:	e005      	b.n	8006222 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006216:	f7fe fa8f 	bl	8004738 <HAL_GetTick>
 800621a:	1b00      	subs	r0, r0, r4
 800621c:	2802      	cmp	r0, #2
 800621e:	f63f af75 	bhi.w	800610c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006222:	6833      	ldr	r3, [r6, #0]
 8006224:	019a      	lsls	r2, r3, #6
 8006226:	d5f6      	bpl.n	8006216 <HAL_RCC_OscConfig+0x3ea>
 8006228:	e6de      	b.n	8005fe8 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800622a:	4b21      	ldr	r3, [pc, #132]	@ (80062b0 <HAL_RCC_OscConfig+0x484>)
 800622c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006230:	f042 0204 	orr.w	r2, r2, #4
 8006234:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8006238:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800623c:	f042 0201 	orr.w	r2, r2, #1
 8006240:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006244:	e76f      	b.n	8006126 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006246:	2b01      	cmp	r3, #1
 8006248:	f43f af44 	beq.w	80060d4 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 800624c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800624e:	6a22      	ldr	r2, [r4, #32]
 8006250:	f003 0103 	and.w	r1, r3, #3
 8006254:	4291      	cmp	r1, r2
 8006256:	f47f af3d 	bne.w	80060d4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800625a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800625c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006260:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006262:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8006266:	f47f af35 	bne.w	80060d4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800626a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800626c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006270:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8006274:	f47f af2e 	bne.w	80060d4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006278:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800627a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800627e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8006282:	f47f af27 	bne.w	80060d4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006286:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006288:	0852      	lsrs	r2, r2, #1
 800628a:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800628e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006290:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8006294:	f47f af1e 	bne.w	80060d4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006298:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800629a:	0852      	lsrs	r2, r2, #1
 800629c:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80062a0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062a2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80062a6:	bf14      	ite	ne
 80062a8:	2001      	movne	r0, #1
 80062aa:	2000      	moveq	r0, #0
 80062ac:	e69d      	b.n	8005fea <HAL_RCC_OscConfig+0x1be>
 80062ae:	bf00      	nop
 80062b0:	40021000 	.word	0x40021000
 80062b4:	019f800c 	.word	0x019f800c

080062b8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80062b8:	4b18      	ldr	r3, [pc, #96]	@ (800631c <HAL_RCC_GetSysClockFreq+0x64>)
 80062ba:	689a      	ldr	r2, [r3, #8]
 80062bc:	f002 020c 	and.w	r2, r2, #12
 80062c0:	2a04      	cmp	r2, #4
 80062c2:	d026      	beq.n	8006312 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80062c4:	689a      	ldr	r2, [r3, #8]
 80062c6:	f002 020c 	and.w	r2, r2, #12
 80062ca:	2a08      	cmp	r2, #8
 80062cc:	d023      	beq.n	8006316 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80062ce:	689a      	ldr	r2, [r3, #8]
 80062d0:	f002 020c 	and.w	r2, r2, #12
 80062d4:	2a0c      	cmp	r2, #12
 80062d6:	d001      	beq.n	80062dc <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 80062d8:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 80062da:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062dc:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062de:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062e0:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062e2:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 80062e6:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062e8:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062ec:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062f0:	bf0c      	ite	eq
 80062f2:	4b0b      	ldreq	r3, [pc, #44]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062f4:	4b0b      	ldrne	r3, [pc, #44]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062f6:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80062fc:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006300:	4b06      	ldr	r3, [pc, #24]	@ (800631c <HAL_RCC_GetSysClockFreq+0x64>)
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8006308:	3301      	adds	r3, #1
 800630a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800630c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8006310:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8006312:	4804      	ldr	r0, [pc, #16]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x6c>)
 8006314:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006316:	4802      	ldr	r0, [pc, #8]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x68>)
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop
 800631c:	40021000 	.word	0x40021000
 8006320:	007a1200 	.word	0x007a1200
 8006324:	00f42400 	.word	0x00f42400

08006328 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006328:	2800      	cmp	r0, #0
 800632a:	f000 80ee 	beq.w	800650a <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800632e:	4a78      	ldr	r2, [pc, #480]	@ (8006510 <HAL_RCC_ClockConfig+0x1e8>)
{
 8006330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006334:	6813      	ldr	r3, [r2, #0]
 8006336:	f003 030f 	and.w	r3, r3, #15
 800633a:	428b      	cmp	r3, r1
 800633c:	460d      	mov	r5, r1
 800633e:	4604      	mov	r4, r0
 8006340:	d20c      	bcs.n	800635c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006342:	6813      	ldr	r3, [r2, #0]
 8006344:	f023 030f 	bic.w	r3, r3, #15
 8006348:	430b      	orrs	r3, r1
 800634a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800634c:	6813      	ldr	r3, [r2, #0]
 800634e:	f003 030f 	and.w	r3, r3, #15
 8006352:	428b      	cmp	r3, r1
 8006354:	d002      	beq.n	800635c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8006356:	2001      	movs	r0, #1
}
 8006358:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	07df      	lsls	r7, r3, #31
 8006360:	d569      	bpl.n	8006436 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006362:	6867      	ldr	r7, [r4, #4]
 8006364:	2f03      	cmp	r7, #3
 8006366:	f000 80a0 	beq.w	80064aa <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800636a:	4b6a      	ldr	r3, [pc, #424]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800636c:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800636e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006370:	f000 8097 	beq.w	80064a2 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006374:	055b      	lsls	r3, r3, #21
 8006376:	d5ee      	bpl.n	8006356 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006378:	f7ff ff9e 	bl	80062b8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 800637c:	4b66      	ldr	r3, [pc, #408]	@ (8006518 <HAL_RCC_ClockConfig+0x1f0>)
 800637e:	4298      	cmp	r0, r3
 8006380:	f240 80c0 	bls.w	8006504 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006384:	4a63      	ldr	r2, [pc, #396]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
 8006386:	6893      	ldr	r3, [r2, #8]
 8006388:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800638c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006390:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006392:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006396:	4e5f      	ldr	r6, [pc, #380]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
 8006398:	68b3      	ldr	r3, [r6, #8]
 800639a:	f023 0303 	bic.w	r3, r3, #3
 800639e:	433b      	orrs	r3, r7
 80063a0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80063a2:	f7fe f9c9 	bl	8004738 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063a6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80063aa:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ac:	e004      	b.n	80063b8 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063ae:	f7fe f9c3 	bl	8004738 <HAL_GetTick>
 80063b2:	1bc0      	subs	r0, r0, r7
 80063b4:	4540      	cmp	r0, r8
 80063b6:	d871      	bhi.n	800649c <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063b8:	68b3      	ldr	r3, [r6, #8]
 80063ba:	6862      	ldr	r2, [r4, #4]
 80063bc:	f003 030c 	and.w	r3, r3, #12
 80063c0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80063c4:	d1f3      	bne.n	80063ae <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063c6:	6823      	ldr	r3, [r4, #0]
 80063c8:	079f      	lsls	r7, r3, #30
 80063ca:	d436      	bmi.n	800643a <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 80063cc:	f1b9 0f00 	cmp.w	r9, #0
 80063d0:	d003      	beq.n	80063da <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80063d2:	68b3      	ldr	r3, [r6, #8]
 80063d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063d8:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80063da:	4e4d      	ldr	r6, [pc, #308]	@ (8006510 <HAL_RCC_ClockConfig+0x1e8>)
 80063dc:	6833      	ldr	r3, [r6, #0]
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	42ab      	cmp	r3, r5
 80063e4:	d846      	bhi.n	8006474 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063e6:	6823      	ldr	r3, [r4, #0]
 80063e8:	075a      	lsls	r2, r3, #29
 80063ea:	d506      	bpl.n	80063fa <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063ec:	4949      	ldr	r1, [pc, #292]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
 80063ee:	68e0      	ldr	r0, [r4, #12]
 80063f0:	688a      	ldr	r2, [r1, #8]
 80063f2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80063f6:	4302      	orrs	r2, r0
 80063f8:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063fa:	071b      	lsls	r3, r3, #28
 80063fc:	d507      	bpl.n	800640e <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063fe:	4a45      	ldr	r2, [pc, #276]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
 8006400:	6921      	ldr	r1, [r4, #16]
 8006402:	6893      	ldr	r3, [r2, #8]
 8006404:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8006408:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800640c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800640e:	f7ff ff53 	bl	80062b8 <HAL_RCC_GetSysClockFreq>
 8006412:	4a40      	ldr	r2, [pc, #256]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
 8006414:	4c41      	ldr	r4, [pc, #260]	@ (800651c <HAL_RCC_ClockConfig+0x1f4>)
 8006416:	6892      	ldr	r2, [r2, #8]
 8006418:	4941      	ldr	r1, [pc, #260]	@ (8006520 <HAL_RCC_ClockConfig+0x1f8>)
 800641a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800641e:	4603      	mov	r3, r0
 8006420:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8006422:	4840      	ldr	r0, [pc, #256]	@ (8006524 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006424:	f002 021f 	and.w	r2, r2, #31
 8006428:	40d3      	lsrs	r3, r2
 800642a:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 800642c:	6800      	ldr	r0, [r0, #0]
}
 800642e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8006432:	f7fe b937 	b.w	80046a4 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006436:	079e      	lsls	r6, r3, #30
 8006438:	d5cf      	bpl.n	80063da <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800643a:	0758      	lsls	r0, r3, #29
 800643c:	d504      	bpl.n	8006448 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800643e:	4935      	ldr	r1, [pc, #212]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
 8006440:	688a      	ldr	r2, [r1, #8]
 8006442:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8006446:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006448:	0719      	lsls	r1, r3, #28
 800644a:	d506      	bpl.n	800645a <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800644c:	4a31      	ldr	r2, [pc, #196]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
 800644e:	6893      	ldr	r3, [r2, #8]
 8006450:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006454:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006458:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800645a:	4a2e      	ldr	r2, [pc, #184]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
 800645c:	68a1      	ldr	r1, [r4, #8]
 800645e:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006460:	4e2b      	ldr	r6, [pc, #172]	@ (8006510 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006462:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006466:	430b      	orrs	r3, r1
 8006468:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800646a:	6833      	ldr	r3, [r6, #0]
 800646c:	f003 030f 	and.w	r3, r3, #15
 8006470:	42ab      	cmp	r3, r5
 8006472:	d9b8      	bls.n	80063e6 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006474:	6833      	ldr	r3, [r6, #0]
 8006476:	f023 030f 	bic.w	r3, r3, #15
 800647a:	432b      	orrs	r3, r5
 800647c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800647e:	f7fe f95b 	bl	8004738 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006482:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8006486:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006488:	6833      	ldr	r3, [r6, #0]
 800648a:	f003 030f 	and.w	r3, r3, #15
 800648e:	42ab      	cmp	r3, r5
 8006490:	d0a9      	beq.n	80063e6 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006492:	f7fe f951 	bl	8004738 <HAL_GetTick>
 8006496:	1bc0      	subs	r0, r0, r7
 8006498:	4540      	cmp	r0, r8
 800649a:	d9f5      	bls.n	8006488 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 800649c:	2003      	movs	r0, #3
}
 800649e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064a2:	039a      	lsls	r2, r3, #14
 80064a4:	f53f af68 	bmi.w	8006378 <HAL_RCC_ClockConfig+0x50>
 80064a8:	e755      	b.n	8006356 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064aa:	4a1a      	ldr	r2, [pc, #104]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
 80064ac:	6811      	ldr	r1, [r2, #0]
 80064ae:	0188      	lsls	r0, r1, #6
 80064b0:	f57f af51 	bpl.w	8006356 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80064b4:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064b6:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80064b8:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 80064ba:	4e17      	ldr	r6, [pc, #92]	@ (8006518 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80064bc:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80064c0:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064c2:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80064c6:	bf0c      	ite	eq
 80064c8:	4817      	ldreq	r0, [pc, #92]	@ (8006528 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80064ca:	4818      	ldrne	r0, [pc, #96]	@ (800652c <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064cc:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80064ce:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80064d2:	4810      	ldr	r0, [pc, #64]	@ (8006514 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80064d4:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80064d8:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80064dc:	68c1      	ldr	r1, [r0, #12]
 80064de:	f3c1 6141 	ubfx	r1, r1, #25, #2
 80064e2:	3101      	adds	r1, #1
 80064e4:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 80064e6:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 80064ea:	42b2      	cmp	r2, r6
 80064ec:	d90a      	bls.n	8006504 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80064ee:	6882      	ldr	r2, [r0, #8]
 80064f0:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 80064f4:	f43f af46 	beq.w	8006384 <HAL_RCC_ClockConfig+0x5c>
 80064f8:	0799      	lsls	r1, r3, #30
 80064fa:	d503      	bpl.n	8006504 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80064fc:	68a3      	ldr	r3, [r4, #8]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	f43f af40 	beq.w	8006384 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006504:	f04f 0900 	mov.w	r9, #0
 8006508:	e745      	b.n	8006396 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 800650a:	2001      	movs	r0, #1
}
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	40022000 	.word	0x40022000
 8006514:	40021000 	.word	0x40021000
 8006518:	04c4b400 	.word	0x04c4b400
 800651c:	08009aa8 	.word	0x08009aa8
 8006520:	200004ec 	.word	0x200004ec
 8006524:	200004f4 	.word	0x200004f4
 8006528:	007a1200 	.word	0x007a1200
 800652c:	00f42400 	.word	0x00f42400

08006530 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8006530:	4b01      	ldr	r3, [pc, #4]	@ (8006538 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8006532:	6818      	ldr	r0, [r3, #0]
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	200004ec 	.word	0x200004ec

0800653c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800653c:	4b05      	ldr	r3, [pc, #20]	@ (8006554 <HAL_RCC_GetPCLK1Freq+0x18>)
 800653e:	4a06      	ldr	r2, [pc, #24]	@ (8006558 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006540:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8006542:	4906      	ldr	r1, [pc, #24]	@ (800655c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006544:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8006548:	6808      	ldr	r0, [r1, #0]
 800654a:	5cd3      	ldrb	r3, [r2, r3]
 800654c:	f003 031f 	and.w	r3, r3, #31
}
 8006550:	40d8      	lsrs	r0, r3
 8006552:	4770      	bx	lr
 8006554:	40021000 	.word	0x40021000
 8006558:	08009aa0 	.word	0x08009aa0
 800655c:	200004ec 	.word	0x200004ec

08006560 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006560:	4b05      	ldr	r3, [pc, #20]	@ (8006578 <HAL_RCC_GetPCLK2Freq+0x18>)
 8006562:	4a06      	ldr	r2, [pc, #24]	@ (800657c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8006564:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8006566:	4906      	ldr	r1, [pc, #24]	@ (8006580 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006568:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800656c:	6808      	ldr	r0, [r1, #0]
 800656e:	5cd3      	ldrb	r3, [r2, r3]
 8006570:	f003 031f 	and.w	r3, r3, #31
}
 8006574:	40d8      	lsrs	r0, r3
 8006576:	4770      	bx	lr
 8006578:	40021000 	.word	0x40021000
 800657c:	08009aa0 	.word	0x08009aa0
 8006580:	200004ec 	.word	0x200004ec

08006584 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8006584:	4a02      	ldr	r2, [pc, #8]	@ (8006590 <HAL_RCC_EnableCSS+0xc>)
 8006586:	6813      	ldr	r3, [r2, #0]
 8006588:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800658c:	6013      	str	r3, [r2, #0]
}
 800658e:	4770      	bx	lr
 8006590:	40021000 	.word	0x40021000

08006594 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006598:	6803      	ldr	r3, [r0, #0]
{
 800659a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800659c:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80065a0:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80065a2:	d052      	beq.n	800664a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065a4:	4ba1      	ldr	r3, [pc, #644]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80065a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80065a8:	00d5      	lsls	r5, r2, #3
 80065aa:	f140 8108 	bpl.w	80067be <HAL_RCCEx_PeriphCLKConfig+0x22a>
    FlagStatus       pwrclkchanged = RESET;
 80065ae:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80065b0:	4d9f      	ldr	r5, [pc, #636]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80065b2:	682b      	ldr	r3, [r5, #0]
 80065b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065b8:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80065ba:	f7fe f8bd 	bl	8004738 <HAL_GetTick>
 80065be:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80065c0:	e005      	b.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065c2:	f7fe f8b9 	bl	8004738 <HAL_GetTick>
 80065c6:	1b83      	subs	r3, r0, r6
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	f200 8103 	bhi.w	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80065ce:	682b      	ldr	r3, [r5, #0]
 80065d0:	05d8      	lsls	r0, r3, #23
 80065d2:	d5f6      	bpl.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80065d4:	4d95      	ldr	r5, [pc, #596]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80065d6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80065d8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80065dc:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80065e0:	d026      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d024      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80065e6:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065ea:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80065ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065f2:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80065f6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80065fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065fe:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006602:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006606:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8006608:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800660c:	d510      	bpl.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800660e:	f7fe f893 	bl	8004738 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006612:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8006616:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006618:	e005      	b.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800661a:	f7fe f88d 	bl	8004738 <HAL_GetTick>
 800661e:	1b80      	subs	r0, r0, r6
 8006620:	4540      	cmp	r0, r8
 8006622:	f200 80d7 	bhi.w	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006626:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800662a:	079b      	lsls	r3, r3, #30
 800662c:	d5f5      	bpl.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800662e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006630:	497e      	ldr	r1, [pc, #504]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006632:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8006636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800663a:	4313      	orrs	r3, r2
 800663c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006640:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006642:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8006644:	2f00      	cmp	r7, #0
 8006646:	f040 80ca 	bne.w	80067de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800664a:	07de      	lsls	r6, r3, #31
 800664c:	d508      	bpl.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800664e:	4977      	ldr	r1, [pc, #476]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006650:	6865      	ldr	r5, [r4, #4]
 8006652:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006656:	f022 0203 	bic.w	r2, r2, #3
 800665a:	432a      	orrs	r2, r5
 800665c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006660:	079d      	lsls	r5, r3, #30
 8006662:	d508      	bpl.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006664:	4971      	ldr	r1, [pc, #452]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006666:	68a5      	ldr	r5, [r4, #8]
 8006668:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800666c:	f022 020c 	bic.w	r2, r2, #12
 8006670:	432a      	orrs	r2, r5
 8006672:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006676:	0759      	lsls	r1, r3, #29
 8006678:	d508      	bpl.n	800668c <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800667a:	496c      	ldr	r1, [pc, #432]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800667c:	68e5      	ldr	r5, [r4, #12]
 800667e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006682:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8006686:	432a      	orrs	r2, r5
 8006688:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800668c:	071a      	lsls	r2, r3, #28
 800668e:	d508      	bpl.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006690:	4966      	ldr	r1, [pc, #408]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006692:	6925      	ldr	r5, [r4, #16]
 8006694:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006698:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800669c:	432a      	orrs	r2, r5
 800669e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80066a2:	069f      	lsls	r7, r3, #26
 80066a4:	d508      	bpl.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80066a6:	4961      	ldr	r1, [pc, #388]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80066a8:	6965      	ldr	r5, [r4, #20]
 80066aa:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80066ae:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80066b2:	432a      	orrs	r2, r5
 80066b4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066b8:	065e      	lsls	r6, r3, #25
 80066ba:	d508      	bpl.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066bc:	495b      	ldr	r1, [pc, #364]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80066be:	69a5      	ldr	r5, [r4, #24]
 80066c0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80066c4:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80066c8:	432a      	orrs	r2, r5
 80066ca:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066ce:	061d      	lsls	r5, r3, #24
 80066d0:	d508      	bpl.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066d2:	4956      	ldr	r1, [pc, #344]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80066d4:	69e5      	ldr	r5, [r4, #28]
 80066d6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80066da:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80066de:	432a      	orrs	r2, r5
 80066e0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80066e4:	05d9      	lsls	r1, r3, #23
 80066e6:	d508      	bpl.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066e8:	4950      	ldr	r1, [pc, #320]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80066ea:	6a25      	ldr	r5, [r4, #32]
 80066ec:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80066f0:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80066f4:	432a      	orrs	r2, r5
 80066f6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80066fa:	059a      	lsls	r2, r3, #22
 80066fc:	d508      	bpl.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80066fe:	494b      	ldr	r1, [pc, #300]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006700:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006702:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006706:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 800670a:	432a      	orrs	r2, r5
 800670c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006710:	055f      	lsls	r7, r3, #21
 8006712:	d50b      	bpl.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006714:	4945      	ldr	r1, [pc, #276]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006716:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8006718:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800671c:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8006720:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006722:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006726:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800672a:	d05e      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x256>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800672c:	051e      	lsls	r6, r3, #20
 800672e:	d50b      	bpl.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006730:	493e      	ldr	r1, [pc, #248]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006732:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8006734:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006738:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 800673c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800673e:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006742:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006746:	d055      	beq.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x260>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006748:	04dd      	lsls	r5, r3, #19
 800674a:	d50b      	bpl.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800674c:	4937      	ldr	r1, [pc, #220]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800674e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8006750:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006754:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006758:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800675a:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800675e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006762:	d04c      	beq.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x26a>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006764:	0499      	lsls	r1, r3, #18
 8006766:	d50b      	bpl.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006768:	4930      	ldr	r1, [pc, #192]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800676a:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 800676c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006770:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8006774:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006776:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800677a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800677e:	d043      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x274>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006780:	045a      	lsls	r2, r3, #17
 8006782:	d50b      	bpl.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006784:	4929      	ldr	r1, [pc, #164]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006786:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8006788:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800678c:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8006790:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006792:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006796:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800679a:	d03a      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x27e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800679c:	041b      	lsls	r3, r3, #16
 800679e:	d50b      	bpl.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80067a0:	4a22      	ldr	r2, [pc, #136]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80067a2:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80067a4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80067a8:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80067ac:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80067ae:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80067b2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80067b6:	d031      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x288>
  }

#endif /* QUADSPI */

  return status;
}
 80067b8:	b002      	add	sp, #8
 80067ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80067be:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80067c0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80067c4:	659a      	str	r2, [r3, #88]	@ 0x58
 80067c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067cc:	9301      	str	r3, [sp, #4]
 80067ce:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80067d0:	2701      	movs	r7, #1
 80067d2:	e6ed      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067d4:	6823      	ldr	r3, [r4, #0]
        status = ret;
 80067d6:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 80067d8:	2f00      	cmp	r7, #0
 80067da:	f43f af36 	beq.w	800664a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80067de:	4913      	ldr	r1, [pc, #76]	@ (800682c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80067e0:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80067e2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80067e6:	658a      	str	r2, [r1, #88]	@ 0x58
 80067e8:	e72f      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067ea:	68ca      	ldr	r2, [r1, #12]
 80067ec:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80067f0:	60ca      	str	r2, [r1, #12]
 80067f2:	e79b      	b.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067f4:	68ca      	ldr	r2, [r1, #12]
 80067f6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80067fa:	60ca      	str	r2, [r1, #12]
 80067fc:	e7a4      	b.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067fe:	68ca      	ldr	r2, [r1, #12]
 8006800:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006804:	60ca      	str	r2, [r1, #12]
 8006806:	e7ad      	b.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006808:	68ca      	ldr	r2, [r1, #12]
 800680a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800680e:	60ca      	str	r2, [r1, #12]
 8006810:	e7b6      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006812:	68ca      	ldr	r2, [r1, #12]
 8006814:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006818:	60ca      	str	r2, [r1, #12]
 800681a:	e7bf      	b.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800681c:	68d3      	ldr	r3, [r2, #12]
 800681e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006822:	60d3      	str	r3, [r2, #12]
}
 8006824:	b002      	add	sp, #8
 8006826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800682a:	bf00      	nop
 800682c:	40021000 	.word	0x40021000
 8006830:	40007000 	.word	0x40007000

08006834 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006834:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006836:	6a02      	ldr	r2, [r0, #32]
 8006838:	f022 0201 	bic.w	r2, r2, #1
 800683c:	6202      	str	r2, [r0, #32]
{
 800683e:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006840:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006842:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006844:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006846:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800684a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800684e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006850:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8006852:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8006856:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006858:	4d13      	ldr	r5, [pc, #76]	@ (80068a8 <TIM_OC1_SetConfig+0x74>)
 800685a:	42a8      	cmp	r0, r5
 800685c:	d00f      	beq.n	800687e <TIM_OC1_SetConfig+0x4a>
 800685e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006862:	42a8      	cmp	r0, r5
 8006864:	d00b      	beq.n	800687e <TIM_OC1_SetConfig+0x4a>
 8006866:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800686a:	42a8      	cmp	r0, r5
 800686c:	d007      	beq.n	800687e <TIM_OC1_SetConfig+0x4a>
 800686e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006872:	42a8      	cmp	r0, r5
 8006874:	d003      	beq.n	800687e <TIM_OC1_SetConfig+0x4a>
 8006876:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800687a:	42a8      	cmp	r0, r5
 800687c:	d10d      	bne.n	800689a <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800687e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8006880:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8006884:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006886:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800688a:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800688e:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8006892:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8006896:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800689a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800689c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800689e:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80068a0:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 80068a2:	6341      	str	r1, [r0, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 80068a4:	6203      	str	r3, [r0, #32]
}
 80068a6:	4770      	bx	lr
 80068a8:	40012c00 	.word	0x40012c00

080068ac <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ac:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80068ae:	6a02      	ldr	r2, [r0, #32]
 80068b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068b4:	6202      	str	r2, [r0, #32]
{
 80068b6:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068ba:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068bc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80068be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80068c2:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80068c6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068c8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80068ca:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068ce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068d2:	4d14      	ldr	r5, [pc, #80]	@ (8006924 <TIM_OC3_SetConfig+0x78>)
 80068d4:	42a8      	cmp	r0, r5
 80068d6:	d00f      	beq.n	80068f8 <TIM_OC3_SetConfig+0x4c>
 80068d8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80068dc:	42a8      	cmp	r0, r5
 80068de:	d00b      	beq.n	80068f8 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e0:	4d11      	ldr	r5, [pc, #68]	@ (8006928 <TIM_OC3_SetConfig+0x7c>)
 80068e2:	42a8      	cmp	r0, r5
 80068e4:	d00f      	beq.n	8006906 <TIM_OC3_SetConfig+0x5a>
 80068e6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068ea:	42a8      	cmp	r0, r5
 80068ec:	d00b      	beq.n	8006906 <TIM_OC3_SetConfig+0x5a>
 80068ee:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068f2:	42a8      	cmp	r0, r5
 80068f4:	d10f      	bne.n	8006916 <TIM_OC3_SetConfig+0x6a>
 80068f6:	e006      	b.n	8006906 <TIM_OC3_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068f8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80068fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006902:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006906:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800690a:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800690e:	ea46 0c05 	orr.w	ip, r6, r5
 8006912:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006916:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006918:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800691a:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800691c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 800691e:	63c1      	str	r1, [r0, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8006920:	6203      	str	r3, [r0, #32]
}
 8006922:	4770      	bx	lr
 8006924:	40012c00 	.word	0x40012c00
 8006928:	40014000 	.word	0x40014000

0800692c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800692c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800692e:	6a02      	ldr	r2, [r0, #32]
 8006930:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006934:	6202      	str	r2, [r0, #32]
{
 8006936:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006938:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800693a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800693c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800693e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006942:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006946:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800694a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800694c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006950:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006954:	4d14      	ldr	r5, [pc, #80]	@ (80069a8 <TIM_OC4_SetConfig+0x7c>)
 8006956:	42a8      	cmp	r0, r5
 8006958:	d00f      	beq.n	800697a <TIM_OC4_SetConfig+0x4e>
 800695a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800695e:	42a8      	cmp	r0, r5
 8006960:	d00b      	beq.n	800697a <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006962:	4d12      	ldr	r5, [pc, #72]	@ (80069ac <TIM_OC4_SetConfig+0x80>)
 8006964:	42a8      	cmp	r0, r5
 8006966:	d00f      	beq.n	8006988 <TIM_OC4_SetConfig+0x5c>
 8006968:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800696c:	42a8      	cmp	r0, r5
 800696e:	d00b      	beq.n	8006988 <TIM_OC4_SetConfig+0x5c>
 8006970:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006974:	42a8      	cmp	r0, r5
 8006976:	d10f      	bne.n	8006998 <TIM_OC4_SetConfig+0x6c>
 8006978:	e006      	b.n	8006988 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800697a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 800697c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006980:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8006984:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006988:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800698c:	f424 4440 	bic.w	r4, r4, #49152	@ 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006990:	ea46 0c05 	orr.w	ip, r6, r5
 8006994:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006998:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800699a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800699c:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800699e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 80069a0:	6401      	str	r1, [r0, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 80069a2:	6203      	str	r3, [r0, #32]
}
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop
 80069a8:	40012c00 	.word	0x40012c00
 80069ac:	40014000 	.word	0x40014000

080069b0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80069b0:	2800      	cmp	r0, #0
 80069b2:	d075      	beq.n	8006aa0 <HAL_TIM_PWM_Init+0xf0>
{
 80069b4:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80069b6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80069ba:	4604      	mov	r4, r0
 80069bc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d068      	beq.n	8006a96 <HAL_TIM_PWM_Init+0xe6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069c4:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069c6:	4e37      	ldr	r6, [pc, #220]	@ (8006aa4 <HAL_TIM_PWM_Init+0xf4>)
  TIMx->PSC = Structure->Prescaler;
 80069c8:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069ca:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069cc:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 80069ce:	2202      	movs	r2, #2
 80069d0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069d4:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 80069d6:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069d8:	d04c      	beq.n	8006a74 <HAL_TIM_PWM_Init+0xc4>
 80069da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069de:	d017      	beq.n	8006a10 <HAL_TIM_PWM_Init+0x60>
 80069e0:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 80069e4:	42b3      	cmp	r3, r6
 80069e6:	d013      	beq.n	8006a10 <HAL_TIM_PWM_Init+0x60>
 80069e8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80069ec:	42b3      	cmp	r3, r6
 80069ee:	d00f      	beq.n	8006a10 <HAL_TIM_PWM_Init+0x60>
 80069f0:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 80069f4:	42b3      	cmp	r3, r6
 80069f6:	d03d      	beq.n	8006a74 <HAL_TIM_PWM_Init+0xc4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069f8:	4e2b      	ldr	r6, [pc, #172]	@ (8006aa8 <HAL_TIM_PWM_Init+0xf8>)
 80069fa:	42b3      	cmp	r3, r6
 80069fc:	d03e      	beq.n	8006a7c <HAL_TIM_PWM_Init+0xcc>
 80069fe:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006a02:	42b3      	cmp	r3, r6
 8006a04:	d03a      	beq.n	8006a7c <HAL_TIM_PWM_Init+0xcc>
 8006a06:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006a0a:	42b3      	cmp	r3, r6
 8006a0c:	d108      	bne.n	8006a20 <HAL_TIM_PWM_Init+0x70>
 8006a0e:	e035      	b.n	8006a7c <HAL_TIM_PWM_Init+0xcc>
    tmpcr1 |= Structure->CounterMode;
 8006a10:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a12:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006a16:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a18:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a1a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a1e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a24:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006a26:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a28:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006a2a:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a30:	691a      	ldr	r2, [r3, #16]
 8006a32:	07d2      	lsls	r2, r2, #31
 8006a34:	d503      	bpl.n	8006a3e <HAL_TIM_PWM_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a36:	691a      	ldr	r2, [r3, #16]
 8006a38:	f022 0201 	bic.w	r2, r2, #1
 8006a3c:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a44:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006a48:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006a4c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006a50:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006a54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a5c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006a60:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006a64:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006a68:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006a6c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8006a70:	2000      	movs	r0, #0
}
 8006a72:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8006a74:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a76:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006a7a:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a7c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a7e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a82:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a88:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006a8a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a8c:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006a8e:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006a90:	6962      	ldr	r2, [r4, #20]
 8006a92:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a94:	e7ca      	b.n	8006a2c <HAL_TIM_PWM_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 8006a96:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006a9a:	f7fd fc51 	bl	8004340 <HAL_TIM_PWM_MspInit>
 8006a9e:	e791      	b.n	80069c4 <HAL_TIM_PWM_Init+0x14>
    return HAL_ERROR;
 8006aa0:	2001      	movs	r0, #1
}
 8006aa2:	4770      	bx	lr
 8006aa4:	40012c00 	.word	0x40012c00
 8006aa8:	40014000 	.word	0x40014000

08006aac <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8006aac:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aae:	6a02      	ldr	r2, [r0, #32]
 8006ab0:	f022 0210 	bic.w	r2, r2, #16
 8006ab4:	6202      	str	r2, [r0, #32]
{
 8006ab6:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8006ab8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006aba:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006abc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006abe:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006ac2:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ac6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006aca:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8006acc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ad0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ad4:	4d14      	ldr	r5, [pc, #80]	@ (8006b28 <TIM_OC2_SetConfig+0x7c>)
 8006ad6:	42a8      	cmp	r0, r5
 8006ad8:	d00f      	beq.n	8006afa <TIM_OC2_SetConfig+0x4e>
 8006ada:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006ade:	42a8      	cmp	r0, r5
 8006ae0:	d00b      	beq.n	8006afa <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ae2:	4d12      	ldr	r5, [pc, #72]	@ (8006b2c <TIM_OC2_SetConfig+0x80>)
 8006ae4:	42a8      	cmp	r0, r5
 8006ae6:	d00f      	beq.n	8006b08 <TIM_OC2_SetConfig+0x5c>
 8006ae8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006aec:	42a8      	cmp	r0, r5
 8006aee:	d00b      	beq.n	8006b08 <TIM_OC2_SetConfig+0x5c>
 8006af0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006af4:	42a8      	cmp	r0, r5
 8006af6:	d10f      	bne.n	8006b18 <TIM_OC2_SetConfig+0x6c>
 8006af8:	e006      	b.n	8006b08 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006afa:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006afc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b00:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b08:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b0c:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b10:	ea46 0c05 	orr.w	ip, r6, r5
 8006b14:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006b18:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006b1a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006b1c:	6182      	str	r2, [r0, #24]
}
 8006b1e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006b20:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8006b22:	6203      	str	r3, [r0, #32]
}
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	40012c00 	.word	0x40012c00
 8006b2c:	40014000 	.word	0x40014000

08006b30 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8006b30:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	f000 80dc 	beq.w	8006cf2 <HAL_TIM_PWM_ConfigChannel+0x1c2>
 8006b3a:	2301      	movs	r3, #1
{
 8006b3c:	b570      	push	{r4, r5, r6, lr}
 8006b3e:	4604      	mov	r4, r0
 8006b40:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8006b42:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8006b46:	2a14      	cmp	r2, #20
 8006b48:	d80c      	bhi.n	8006b64 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006b4a:	e8df f002 	tbb	[pc, r2]
 8006b4e:	0b4f      	.short	0x0b4f
 8006b50:	0b630b0b 	.word	0x0b630b0b
 8006b54:	0b740b0b 	.word	0x0b740b0b
 8006b58:	0b840b0b 	.word	0x0b840b0b
 8006b5c:	0b950b0b 	.word	0x0b950b0b
 8006b60:	0b0b      	.short	0x0b0b
 8006b62:	10          	.byte	0x10
 8006b63:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8006b64:	2300      	movs	r3, #0
 8006b66:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  switch (Channel)
 8006b6a:	2001      	movs	r0, #1
}
 8006b6c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006b6e:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b70:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8006b72:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b74:	6a19      	ldr	r1, [r3, #32]
 8006b76:	f421 1180 	bic.w	r1, r1, #1048576	@ 0x100000
 8006b7a:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006b7c:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006b7e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b80:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8006b84:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b88:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b8c:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b8e:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b92:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b96:	4e58      	ldr	r6, [pc, #352]	@ (8006cf8 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8006b98:	42b3      	cmp	r3, r6
 8006b9a:	d00f      	beq.n	8006bbc <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006b9c:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8006ba0:	42b3      	cmp	r3, r6
 8006ba2:	d00b      	beq.n	8006bbc <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006ba4:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8006ba8:	42b3      	cmp	r3, r6
 8006baa:	d007      	beq.n	8006bbc <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006bac:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006bb0:	42b3      	cmp	r3, r6
 8006bb2:	d003      	beq.n	8006bbc <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006bb4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006bb8:	42b3      	cmp	r3, r6
 8006bba:	d104      	bne.n	8006bc6 <HAL_TIM_PWM_ConfigChannel+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006bbc:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006bbe:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006bc2:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc6:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006bc8:	6519      	str	r1, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006bca:	6869      	ldr	r1, [r5, #4]
 8006bcc:	64d9      	str	r1, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bce:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006bd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006bd2:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006bd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bd8:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006bda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006bdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006be0:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006be2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006be4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006be8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006bea:	e00e      	b.n	8006c0a <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006bec:	6800      	ldr	r0, [r0, #0]
 8006bee:	f7ff fe21 	bl	8006834 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bf2:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bf4:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bf6:	f043 0308 	orr.w	r3, r3, #8
 8006bfa:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006bfc:	6983      	ldr	r3, [r0, #24]
 8006bfe:	f023 0304 	bic.w	r3, r3, #4
 8006c02:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c04:	6983      	ldr	r3, [r0, #24]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006c10:	2000      	movs	r0, #0
}
 8006c12:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c14:	6800      	ldr	r0, [r0, #0]
 8006c16:	f7ff ff49 	bl	8006aac <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c1a:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c1c:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c1e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006c22:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c24:	6983      	ldr	r3, [r0, #24]
 8006c26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c2a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c2c:	6983      	ldr	r3, [r0, #24]
 8006c2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006c32:	6183      	str	r3, [r0, #24]
      break;
 8006c34:	e7e9      	b.n	8006c0a <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c36:	6800      	ldr	r0, [r0, #0]
 8006c38:	f7ff fe38 	bl	80068ac <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c3c:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c3e:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c40:	f043 0308 	orr.w	r3, r3, #8
 8006c44:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c46:	69c3      	ldr	r3, [r0, #28]
 8006c48:	f023 0304 	bic.w	r3, r3, #4
 8006c4c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c4e:	69c3      	ldr	r3, [r0, #28]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	61c3      	str	r3, [r0, #28]
      break;
 8006c54:	e7d9      	b.n	8006c0a <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c56:	6800      	ldr	r0, [r0, #0]
 8006c58:	f7ff fe68 	bl	800692c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c5c:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c5e:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006c64:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c66:	69c3      	ldr	r3, [r0, #28]
 8006c68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c6c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c6e:	69c3      	ldr	r3, [r0, #28]
 8006c70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006c74:	61c3      	str	r3, [r0, #28]
      break;
 8006c76:	e7c8      	b.n	8006c0a <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006c78:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8006c7a:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8006c7c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c7e:	6a19      	ldr	r1, [r3, #32]
 8006c80:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8006c84:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006c86:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006c88:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c8a:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8006c8e:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8006c92:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c94:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8006c96:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c9a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c9e:	4e16      	ldr	r6, [pc, #88]	@ (8006cf8 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8006ca0:	42b3      	cmp	r3, r6
 8006ca2:	d00f      	beq.n	8006cc4 <HAL_TIM_PWM_ConfigChannel+0x194>
 8006ca4:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8006ca8:	42b3      	cmp	r3, r6
 8006caa:	d00b      	beq.n	8006cc4 <HAL_TIM_PWM_ConfigChannel+0x194>
 8006cac:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8006cb0:	42b3      	cmp	r3, r6
 8006cb2:	d007      	beq.n	8006cc4 <HAL_TIM_PWM_ConfigChannel+0x194>
 8006cb4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006cb8:	42b3      	cmp	r3, r6
 8006cba:	d003      	beq.n	8006cc4 <HAL_TIM_PWM_ConfigChannel+0x194>
 8006cbc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006cc0:	42b3      	cmp	r3, r6
 8006cc2:	d104      	bne.n	8006cce <HAL_TIM_PWM_ConfigChannel+0x19e>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006cc4:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006cc6:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006cca:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8006cce:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006cd0:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8006cd2:	6869      	ldr	r1, [r5, #4]
 8006cd4:	6499      	str	r1, [r3, #72]	@ 0x48
  TIMx->CCER = tmpccer;
 8006cd6:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006cd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006cda:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006cdc:	f042 0208 	orr.w	r2, r2, #8
 8006ce0:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ce2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006ce4:	f022 0204 	bic.w	r2, r2, #4
 8006ce8:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006cea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006cec:	430a      	orrs	r2, r1
 8006cee:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006cf0:	e78b      	b.n	8006c0a <HAL_TIM_PWM_ConfigChannel+0xda>
  __HAL_LOCK(htim);
 8006cf2:	2002      	movs	r0, #2
}
 8006cf4:	4770      	bx	lr
 8006cf6:	bf00      	nop
 8006cf8:	40012c00 	.word	0x40012c00

08006cfc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cfc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d046      	beq.n	8006d92 <HAL_TIMEx_MasterConfigSynchronization+0x96>
{
 8006d04:	b470      	push	{r4, r5, r6}
 8006d06:	4602      	mov	r2, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d08:	4e23      	ldr	r6, [pc, #140]	@ (8006d98 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 = htim->Instance->CR2;
 8006d0a:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d12:	42b0      	cmp	r0, r6
  tmpcr2 = htim->Instance->CR2;
 8006d14:	6843      	ldr	r3, [r0, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d16:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8006d18:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d1a:	d024      	beq.n	8006d66 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8006d1c:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8006d20:	42b0      	cmp	r0, r6
 8006d22:	d02b      	beq.n	8006d7c <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d24:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006d28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d2c:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d2e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006d32:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d34:	d00a      	beq.n	8006d4c <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006d36:	4b19      	ldr	r3, [pc, #100]	@ (8006d9c <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8006d38:	4298      	cmp	r0, r3
 8006d3a:	d007      	beq.n	8006d4c <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006d3c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006d40:	4298      	cmp	r0, r3
 8006d42:	d003      	beq.n	8006d4c <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006d44:	f503 339c 	add.w	r3, r3, #79872	@ 0x13800
 8006d48:	4298      	cmp	r0, r3
 8006d4a:	d104      	bne.n	8006d56 <HAL_TIMEx_MasterConfigSynchronization+0x5a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d4c:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d4e:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d52:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d54:	6084      	str	r4, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006d56:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006d5e:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8006d62:	bc70      	pop	{r4, r5, r6}
 8006d64:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d66:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d68:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d6c:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d6e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d76:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8006d78:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d7a:	e7e7      	b.n	8006d4c <HAL_TIMEx_MasterConfigSynchronization+0x50>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d7c:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d7e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d82:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d84:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006d88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d8c:	431d      	orrs	r5, r3
  htim->Instance->CR2 = tmpcr2;
 8006d8e:	6045      	str	r5, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d90:	e7dc      	b.n	8006d4c <HAL_TIMEx_MasterConfigSynchronization+0x50>
  __HAL_LOCK(htim);
 8006d92:	2002      	movs	r0, #2
}
 8006d94:	4770      	bx	lr
 8006d96:	bf00      	nop
 8006d98:	40012c00 	.word	0x40012c00
 8006d9c:	40000400 	.word	0x40000400

08006da0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006da0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d045      	beq.n	8006e34 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 8006da8:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006daa:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8006dae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006db2:	4602      	mov	r2, r0
 8006db4:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006db6:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006db8:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006dba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006dbe:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006dc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006dc4:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006dc6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006dc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006dcc:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006dce:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006dd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006dd4:	6b08      	ldr	r0, [r1, #48]	@ 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006dd6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006dd8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006ddc:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006dde:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006de0:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006de4:	69c8      	ldr	r0, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006de6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006dea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006dee:	4c12      	ldr	r4, [pc, #72]	@ (8006e38 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006df0:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006df2:	6810      	ldr	r0, [r2, #0]
 8006df4:	42a0      	cmp	r0, r4
 8006df6:	d00b      	beq.n	8006e10 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8006df8:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8006dfc:	42a0      	cmp	r0, r4
 8006dfe:	d007      	beq.n	8006e10 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8006e00:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8006e02:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8006e04:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8006e08:	4608      	mov	r0, r1
}
 8006e0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e0e:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006e10:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8006e12:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006e16:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006e1a:	6a0c      	ldr	r4, [r1, #32]
 8006e1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e20:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006e22:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006e24:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006e26:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006e2a:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006e2c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006e30:	430b      	orrs	r3, r1
 8006e32:	e7e5      	b.n	8006e00 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 8006e34:	2002      	movs	r0, #2
}
 8006e36:	4770      	bx	lr
 8006e38:	40012c00 	.word	0x40012c00

08006e3c <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8006e3c:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e3e:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 8006e42:	2801      	cmp	r0, #1
 8006e44:	d047      	beq.n	8006ed6 <HAL_TIMEx_ConfigBreakInput+0x9a>

  switch (sBreakInputConfig->Source)
 8006e46:	6810      	ldr	r0, [r2, #0]
 8006e48:	3801      	subs	r0, #1
 8006e4a:	280f      	cmp	r0, #15
{
 8006e4c:	b4f0      	push	{r4, r5, r6, r7}
 8006e4e:	d825      	bhi.n	8006e9c <HAL_TIMEx_ConfigBreakInput+0x60>
 8006e50:	4c22      	ldr	r4, [pc, #136]	@ (8006edc <HAL_TIMEx_ConfigBreakInput+0xa0>)
 8006e52:	4e23      	ldr	r6, [pc, #140]	@ (8006ee0 <HAL_TIMEx_ConfigBreakInput+0xa4>)
 8006e54:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8006e58:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 8006e5c:	4c21      	ldr	r4, [pc, #132]	@ (8006ee4 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 8006e5e:	4e22      	ldr	r6, [pc, #136]	@ (8006ee8 <HAL_TIMEx_ConfigBreakInput+0xac>)
 8006e60:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8006e64:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8006e68:	2901      	cmp	r1, #1
 8006e6a:	d01d      	beq.n	8006ea8 <HAL_TIMEx_ConfigBreakInput+0x6c>
 8006e6c:	2902      	cmp	r1, #2
 8006e6e:	d12c      	bne.n	8006eca <HAL_TIMEx_ConfigBreakInput+0x8e>
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006e70:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 8006e72:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006e74:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006e76:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 8006e78:	6e77      	ldr	r7, [r6, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006e7a:	fa01 f10c 	lsl.w	r1, r1, ip
 8006e7e:	ea81 0207 	eor.w	r2, r1, r7
 8006e82:	402a      	ands	r2, r5
 8006e84:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006e86:	ea80 0102 	eor.w	r1, r0, r2
 8006e8a:	4021      	ands	r1, r4
 8006e8c:	404a      	eors	r2, r1

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8006e8e:	6672      	str	r2, [r6, #100]	@ 0x64
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006e96:	2000      	movs	r0, #0

  return status;
}
 8006e98:	bcf0      	pop	{r4, r5, r6, r7}
 8006e9a:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8006e9c:	2700      	movs	r7, #0
  switch (BreakInput)
 8006e9e:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8006ea0:	46bc      	mov	ip, r7
 8006ea2:	463c      	mov	r4, r7
 8006ea4:	463d      	mov	r5, r7
  switch (BreakInput)
 8006ea6:	d1e1      	bne.n	8006e6c <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006ea8:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 8006eaa:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006eac:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006eae:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 8006eb0:	6e37      	ldr	r7, [r6, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006eb2:	fa01 f10c 	lsl.w	r1, r1, ip
 8006eb6:	ea81 0207 	eor.w	r2, r1, r7
 8006eba:	402a      	ands	r2, r5
 8006ebc:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006ebe:	ea80 0102 	eor.w	r1, r0, r2
 8006ec2:	4021      	ands	r1, r4
 8006ec4:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 8006ec6:	6632      	str	r2, [r6, #96]	@ 0x60
      break;
 8006ec8:	e7e2      	b.n	8006e90 <HAL_TIMEx_ConfigBreakInput+0x54>
  __HAL_UNLOCK(htim);
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (BreakInput)
 8006ed0:	2001      	movs	r0, #1
}
 8006ed2:	bcf0      	pop	{r4, r5, r6, r7}
 8006ed4:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006ed6:	2002      	movs	r0, #2
}
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	08009b78 	.word	0x08009b78
 8006ee0:	08009af8 	.word	0x08009af8
 8006ee4:	08009b38 	.word	0x08009b38
 8006ee8:	08009ab8 	.word	0x08009ab8

08006eec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006eec:	b570      	push	{r4, r5, r6, lr}
 8006eee:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ef0:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ef2:	6882      	ldr	r2, [r0, #8]
 8006ef4:	6900      	ldr	r0, [r0, #16]
 8006ef6:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ef8:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006efa:	4302      	orrs	r2, r0
 8006efc:	430a      	orrs	r2, r1
 8006efe:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f00:	4995      	ldr	r1, [pc, #596]	@ (8007158 <UART_SetConfig+0x26c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f02:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f04:	4029      	ands	r1, r5
 8006f06:	430a      	orrs	r2, r1
 8006f08:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006f0e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f10:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8006f14:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f16:	4991      	ldr	r1, [pc, #580]	@ (800715c <UART_SetConfig+0x270>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f18:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f1a:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f1c:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f1e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f20:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8006f24:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f28:	f000 80bb 	beq.w	80070a2 <UART_SetConfig+0x1b6>
    tmpreg |= huart->Init.OneBitSampling;
 8006f2c:	6a26      	ldr	r6, [r4, #32]
 8006f2e:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f30:	430a      	orrs	r2, r1
 8006f32:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f36:	f022 020f 	bic.w	r2, r2, #15
 8006f3a:	432a      	orrs	r2, r5
 8006f3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f3e:	4a88      	ldr	r2, [pc, #544]	@ (8007160 <UART_SetConfig+0x274>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d035      	beq.n	8006fb0 <UART_SetConfig+0xc4>
 8006f44:	4a87      	ldr	r2, [pc, #540]	@ (8007164 <UART_SetConfig+0x278>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d00e      	beq.n	8006f68 <UART_SetConfig+0x7c>
 8006f4a:	4a87      	ldr	r2, [pc, #540]	@ (8007168 <UART_SetConfig+0x27c>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	f000 8098 	beq.w	8007082 <UART_SetConfig+0x196>
 8006f52:	4a86      	ldr	r2, [pc, #536]	@ (800716c <UART_SetConfig+0x280>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d03f      	beq.n	8006fd8 <UART_SetConfig+0xec>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 8006f58:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f5a:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006f5c:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8006f60:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8006f64:	66a2      	str	r2, [r4, #104]	@ 0x68

  return ret;
}
 8006f66:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f68:	4b81      	ldr	r3, [pc, #516]	@ (8007170 <UART_SetConfig+0x284>)
 8006f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f6e:	f003 030c 	and.w	r3, r3, #12
 8006f72:	2b0c      	cmp	r3, #12
 8006f74:	d8f0      	bhi.n	8006f58 <UART_SetConfig+0x6c>
 8006f76:	a201      	add	r2, pc, #4	@ (adr r2, 8006f7c <UART_SetConfig+0x90>)
 8006f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f7c:	08007077 	.word	0x08007077
 8006f80:	08006f59 	.word	0x08006f59
 8006f84:	08006f59 	.word	0x08006f59
 8006f88:	08006f59 	.word	0x08006f59
 8006f8c:	08006ff1 	.word	0x08006ff1
 8006f90:	08006f59 	.word	0x08006f59
 8006f94:	08006f59 	.word	0x08006f59
 8006f98:	08006f59 	.word	0x08006f59
 8006f9c:	08007039 	.word	0x08007039
 8006fa0:	08006f59 	.word	0x08006f59
 8006fa4:	08006f59 	.word	0x08006f59
 8006fa8:	08006f59 	.word	0x08006f59
 8006fac:	08007009 	.word	0x08007009
 8006fb0:	4b6f      	ldr	r3, [pc, #444]	@ (8007170 <UART_SetConfig+0x284>)
 8006fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb6:	f003 0303 	and.w	r3, r3, #3
 8006fba:	2b02      	cmp	r3, #2
 8006fbc:	d03c      	beq.n	8007038 <UART_SetConfig+0x14c>
 8006fbe:	2b03      	cmp	r3, #3
 8006fc0:	d022      	beq.n	8007008 <UART_SetConfig+0x11c>
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d014      	beq.n	8006ff0 <UART_SetConfig+0x104>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fc6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006fca:	f000 80bc 	beq.w	8007146 <UART_SetConfig+0x25a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fce:	f7ff fac7 	bl	8006560 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006fd2:	b9a8      	cbnz	r0, 8007000 <UART_SetConfig+0x114>
        pclk = (uint32_t) HSI_VALUE;
 8006fd4:	2000      	movs	r0, #0
 8006fd6:	e7c0      	b.n	8006f5a <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fd8:	4b65      	ldr	r3, [pc, #404]	@ (8007170 <UART_SetConfig+0x284>)
 8006fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fde:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006fe2:	2b80      	cmp	r3, #128	@ 0x80
 8006fe4:	d028      	beq.n	8007038 <UART_SetConfig+0x14c>
 8006fe6:	d859      	bhi.n	800709c <UART_SetConfig+0x1b0>
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d044      	beq.n	8007076 <UART_SetConfig+0x18a>
 8006fec:	2b40      	cmp	r3, #64	@ 0x40
 8006fee:	d1b3      	bne.n	8006f58 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ff0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006ff4:	f000 80aa 	beq.w	800714c <UART_SetConfig+0x260>
        pclk = HAL_RCC_GetSysClockFreq();
 8006ff8:	f7ff f95e 	bl	80062b8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	d0e9      	beq.n	8006fd4 <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007000:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8007002:	e006      	b.n	8007012 <UART_SetConfig+0x126>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007004:	2b30      	cmp	r3, #48	@ 0x30
 8007006:	d1a7      	bne.n	8006f58 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007008:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800700c:	d018      	beq.n	8007040 <UART_SetConfig+0x154>
        pclk = (uint32_t) LSE_VALUE;
 800700e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007012:	6863      	ldr	r3, [r4, #4]
 8007014:	4a57      	ldr	r2, [pc, #348]	@ (8007174 <UART_SetConfig+0x288>)
 8007016:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 800701a:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800701e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007022:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007026:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800702a:	f1a0 0310 	sub.w	r3, r0, #16
 800702e:	4293      	cmp	r3, r2
 8007030:	d892      	bhi.n	8006f58 <UART_SetConfig+0x6c>
          huart->Instance->BRR = usartdiv;
 8007032:	6823      	ldr	r3, [r4, #0]
 8007034:	60d8      	str	r0, [r3, #12]
 8007036:	e7cd      	b.n	8006fd4 <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007038:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 800703c:	484e      	ldr	r0, [pc, #312]	@ (8007178 <UART_SetConfig+0x28c>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800703e:	d1e8      	bne.n	8007012 <UART_SetConfig+0x126>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007040:	6862      	ldr	r2, [r4, #4]
 8007042:	4b4c      	ldr	r3, [pc, #304]	@ (8007174 <UART_SetConfig+0x288>)
 8007044:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8007048:	fbb0 f0f1 	udiv	r0, r0, r1
 800704c:	0853      	lsrs	r3, r2, #1
 800704e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007052:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007056:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800705a:	f1a3 0210 	sub.w	r2, r3, #16
 800705e:	428a      	cmp	r2, r1
 8007060:	f63f af7a 	bhi.w	8006f58 <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007064:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8007068:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800706a:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800706c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8007070:	4313      	orrs	r3, r2
 8007072:	60cb      	str	r3, [r1, #12]
 8007074:	e7ae      	b.n	8006fd4 <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007076:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800707a:	d05d      	beq.n	8007138 <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800707c:	f7ff fa5e 	bl	800653c <HAL_RCC_GetPCLK1Freq>
        break;
 8007080:	e7a7      	b.n	8006fd2 <UART_SetConfig+0xe6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007082:	4b3b      	ldr	r3, [pc, #236]	@ (8007170 <UART_SetConfig+0x284>)
 8007084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007088:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800708c:	2b20      	cmp	r3, #32
 800708e:	d0d3      	beq.n	8007038 <UART_SetConfig+0x14c>
 8007090:	d8b8      	bhi.n	8007004 <UART_SetConfig+0x118>
 8007092:	2b00      	cmp	r3, #0
 8007094:	d0ef      	beq.n	8007076 <UART_SetConfig+0x18a>
 8007096:	2b10      	cmp	r3, #16
 8007098:	d0aa      	beq.n	8006ff0 <UART_SetConfig+0x104>
 800709a:	e75d      	b.n	8006f58 <UART_SetConfig+0x6c>
 800709c:	2bc0      	cmp	r3, #192	@ 0xc0
 800709e:	d0b3      	beq.n	8007008 <UART_SetConfig+0x11c>
 80070a0:	e75a      	b.n	8006f58 <UART_SetConfig+0x6c>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070a2:	4311      	orrs	r1, r2
 80070a4:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80070a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070a8:	4931      	ldr	r1, [pc, #196]	@ (8007170 <UART_SetConfig+0x284>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80070aa:	f022 020f 	bic.w	r2, r2, #15
 80070ae:	432a      	orrs	r2, r5
 80070b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070b2:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80070b6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80070ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070be:	d048      	beq.n	8007152 <UART_SetConfig+0x266>
 80070c0:	d833      	bhi.n	800712a <UART_SetConfig+0x23e>
 80070c2:	b37b      	cbz	r3, 8007124 <UART_SetConfig+0x238>
 80070c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070c8:	f47f af46 	bne.w	8006f58 <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 80070cc:	f7ff f8f4 	bl	80062b8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80070d0:	2800      	cmp	r0, #0
 80070d2:	f43f af7f 	beq.w	8006fd4 <UART_SetConfig+0xe8>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80070d6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80070d8:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80070da:	4b26      	ldr	r3, [pc, #152]	@ (8007174 <UART_SetConfig+0x288>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80070dc:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80070e0:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 80070e4:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80070e8:	4299      	cmp	r1, r3
 80070ea:	f63f af35 	bhi.w	8006f58 <UART_SetConfig+0x6c>
 80070ee:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 80070f2:	f63f af31 	bhi.w	8006f58 <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070f6:	2300      	movs	r3, #0
 80070f8:	4619      	mov	r1, r3
 80070fa:	f7f9 f88d 	bl	8000218 <__aeabi_uldivmod>
 80070fe:	0872      	lsrs	r2, r6, #1
 8007100:	0203      	lsls	r3, r0, #8
 8007102:	0209      	lsls	r1, r1, #8
 8007104:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8007108:	1898      	adds	r0, r3, r2
 800710a:	f141 0100 	adc.w	r1, r1, #0
 800710e:	4632      	mov	r2, r6
 8007110:	2300      	movs	r3, #0
 8007112:	f7f9 f881 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007116:	4b19      	ldr	r3, [pc, #100]	@ (800717c <UART_SetConfig+0x290>)
 8007118:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 800711c:	429a      	cmp	r2, r3
 800711e:	f63f af1b 	bhi.w	8006f58 <UART_SetConfig+0x6c>
 8007122:	e786      	b.n	8007032 <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007124:	f7ff fa0a 	bl	800653c <HAL_RCC_GetPCLK1Freq>
        break;
 8007128:	e7d2      	b.n	80070d0 <UART_SetConfig+0x1e4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800712a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800712e:	f47f af13 	bne.w	8006f58 <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 8007132:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007136:	e7cf      	b.n	80070d8 <UART_SetConfig+0x1ec>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007138:	f7ff fa00 	bl	800653c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800713c:	2800      	cmp	r0, #0
 800713e:	f43f af49 	beq.w	8006fd4 <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007142:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8007144:	e77c      	b.n	8007040 <UART_SetConfig+0x154>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007146:	f7ff fa0b 	bl	8006560 <HAL_RCC_GetPCLK2Freq>
        break;
 800714a:	e7f7      	b.n	800713c <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetSysClockFreq();
 800714c:	f7ff f8b4 	bl	80062b8 <HAL_RCC_GetSysClockFreq>
        break;
 8007150:	e7f4      	b.n	800713c <UART_SetConfig+0x250>
        pclk = (uint32_t) HSI_VALUE;
 8007152:	4809      	ldr	r0, [pc, #36]	@ (8007178 <UART_SetConfig+0x28c>)
 8007154:	e7c0      	b.n	80070d8 <UART_SetConfig+0x1ec>
 8007156:	bf00      	nop
 8007158:	cfff69f3 	.word	0xcfff69f3
 800715c:	40008000 	.word	0x40008000
 8007160:	40013800 	.word	0x40013800
 8007164:	40004400 	.word	0x40004400
 8007168:	40004800 	.word	0x40004800
 800716c:	40004c00 	.word	0x40004c00
 8007170:	40021000 	.word	0x40021000
 8007174:	08009bb8 	.word	0x08009bb8
 8007178:	00f42400 	.word	0x00f42400
 800717c:	000ffcff 	.word	0x000ffcff

08007180 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007180:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007182:	071a      	lsls	r2, r3, #28
{
 8007184:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007186:	d506      	bpl.n	8007196 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007188:	6801      	ldr	r1, [r0, #0]
 800718a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800718c:	684a      	ldr	r2, [r1, #4]
 800718e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007192:	4322      	orrs	r2, r4
 8007194:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007196:	07dc      	lsls	r4, r3, #31
 8007198:	d506      	bpl.n	80071a8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800719a:	6801      	ldr	r1, [r0, #0]
 800719c:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800719e:	684a      	ldr	r2, [r1, #4]
 80071a0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80071a4:	4322      	orrs	r2, r4
 80071a6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071a8:	0799      	lsls	r1, r3, #30
 80071aa:	d506      	bpl.n	80071ba <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071ac:	6801      	ldr	r1, [r0, #0]
 80071ae:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80071b0:	684a      	ldr	r2, [r1, #4]
 80071b2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80071b6:	4322      	orrs	r2, r4
 80071b8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071ba:	075a      	lsls	r2, r3, #29
 80071bc:	d506      	bpl.n	80071cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071be:	6801      	ldr	r1, [r0, #0]
 80071c0:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80071c2:	684a      	ldr	r2, [r1, #4]
 80071c4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80071c8:	4322      	orrs	r2, r4
 80071ca:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071cc:	06dc      	lsls	r4, r3, #27
 80071ce:	d506      	bpl.n	80071de <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071d0:	6801      	ldr	r1, [r0, #0]
 80071d2:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80071d4:	688a      	ldr	r2, [r1, #8]
 80071d6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80071da:	4322      	orrs	r2, r4
 80071dc:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071de:	0699      	lsls	r1, r3, #26
 80071e0:	d506      	bpl.n	80071f0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071e2:	6801      	ldr	r1, [r0, #0]
 80071e4:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80071e6:	688a      	ldr	r2, [r1, #8]
 80071e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80071ec:	4322      	orrs	r2, r4
 80071ee:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80071f0:	065a      	lsls	r2, r3, #25
 80071f2:	d509      	bpl.n	8007208 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071f4:	6801      	ldr	r1, [r0, #0]
 80071f6:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80071f8:	684a      	ldr	r2, [r1, #4]
 80071fa:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80071fe:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007200:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007204:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007206:	d00b      	beq.n	8007220 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007208:	061b      	lsls	r3, r3, #24
 800720a:	d506      	bpl.n	800721a <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800720c:	6802      	ldr	r2, [r0, #0]
 800720e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8007210:	6853      	ldr	r3, [r2, #4]
 8007212:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8007216:	430b      	orrs	r3, r1
 8007218:	6053      	str	r3, [r2, #4]
  }
}
 800721a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800721e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007220:	684a      	ldr	r2, [r1, #4]
 8007222:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8007224:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8007228:	4322      	orrs	r2, r4
 800722a:	604a      	str	r2, [r1, #4]
 800722c:	e7ec      	b.n	8007208 <UART_AdvFeatureConfig+0x88>
 800722e:	bf00      	nop

08007230 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007230:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007232:	2300      	movs	r3, #0
{
 8007234:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007236:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800723a:	f7fd fa7d 	bl	8004738 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800723e:	6822      	ldr	r2, [r4, #0]
 8007240:	6813      	ldr	r3, [r2, #0]
 8007242:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8007244:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007246:	d40f      	bmi.n	8007268 <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007248:	6813      	ldr	r3, [r2, #0]
 800724a:	0759      	lsls	r1, r3, #29
 800724c:	d431      	bmi.n	80072b2 <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800724e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007250:	2220      	movs	r2, #32
 8007252:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8007256:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8007258:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800725c:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800725e:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8007260:	2300      	movs	r3, #0
 8007262:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8007266:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007268:	69d3      	ldr	r3, [r2, #28]
 800726a:	0298      	lsls	r0, r3, #10
 800726c:	d4ec      	bmi.n	8007248 <UART_CheckIdleState+0x18>
 800726e:	e00c      	b.n	800728a <UART_CheckIdleState+0x5a>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007270:	6819      	ldr	r1, [r3, #0]
 8007272:	0749      	lsls	r1, r1, #29
 8007274:	461a      	mov	r2, r3
 8007276:	d505      	bpl.n	8007284 <UART_CheckIdleState+0x54>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007278:	69d9      	ldr	r1, [r3, #28]
 800727a:	0708      	lsls	r0, r1, #28
 800727c:	d44a      	bmi.n	8007314 <UART_CheckIdleState+0xe4>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800727e:	69d9      	ldr	r1, [r3, #28]
 8007280:	0509      	lsls	r1, r1, #20
 8007282:	d475      	bmi.n	8007370 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007284:	69db      	ldr	r3, [r3, #28]
 8007286:	0298      	lsls	r0, r3, #10
 8007288:	d4de      	bmi.n	8007248 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800728a:	f7fd fa55 	bl	8004738 <HAL_GetTick>
 800728e:	1b43      	subs	r3, r0, r5
 8007290:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007294:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007296:	d3eb      	bcc.n	8007270 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007298:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800729c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a0:	e843 2100 	strex	r1, r2, [r3]
 80072a4:	2900      	cmp	r1, #0
 80072a6:	d1f7      	bne.n	8007298 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 80072a8:	2320      	movs	r3, #32
 80072aa:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80072ae:	2003      	movs	r0, #3
 80072b0:	e7d6      	b.n	8007260 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072b2:	69d3      	ldr	r3, [r2, #28]
 80072b4:	025b      	lsls	r3, r3, #9
 80072b6:	d4ca      	bmi.n	800724e <UART_CheckIdleState+0x1e>
 80072b8:	e00d      	b.n	80072d6 <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	0750      	lsls	r0, r2, #29
 80072be:	d507      	bpl.n	80072d0 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072c0:	69da      	ldr	r2, [r3, #28]
 80072c2:	0711      	lsls	r1, r2, #28
 80072c4:	f100 8082 	bmi.w	80073cc <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072c8:	69da      	ldr	r2, [r3, #28]
 80072ca:	0512      	lsls	r2, r2, #20
 80072cc:	f100 80ac 	bmi.w	8007428 <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072d0:	69db      	ldr	r3, [r3, #28]
 80072d2:	025b      	lsls	r3, r3, #9
 80072d4:	d4bb      	bmi.n	800724e <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072d6:	f7fd fa2f 	bl	8004738 <HAL_GetTick>
 80072da:	1b43      	subs	r3, r0, r5
 80072dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072e0:	6823      	ldr	r3, [r4, #0]
 80072e2:	d3ea      	bcc.n	80072ba <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072e8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ec:	e843 2100 	strex	r1, r2, [r3]
 80072f0:	2900      	cmp	r1, #0
 80072f2:	d1f7      	bne.n	80072e4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f4:	f103 0208 	add.w	r2, r3, #8
 80072f8:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072fc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007300:	f103 0008 	add.w	r0, r3, #8
 8007304:	e840 2100 	strex	r1, r2, [r0]
 8007308:	2900      	cmp	r1, #0
 800730a:	d1f3      	bne.n	80072f4 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 800730c:	2320      	movs	r3, #32
 800730e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8007312:	e7cc      	b.n	80072ae <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007314:	2208      	movs	r2, #8
 8007316:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007318:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800731c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007320:	e843 2100 	strex	r1, r2, [r3]
 8007324:	2900      	cmp	r1, #0
 8007326:	d1f7      	bne.n	8007318 <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007328:	4856      	ldr	r0, [pc, #344]	@ (8007484 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732a:	f103 0208 	add.w	r2, r3, #8
 800732e:	e852 2f00 	ldrex	r2, [r2]
 8007332:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007334:	f103 0508 	add.w	r5, r3, #8
 8007338:	e845 2100 	strex	r1, r2, [r5]
 800733c:	2900      	cmp	r1, #0
 800733e:	d1f4      	bne.n	800732a <UART_CheckIdleState+0xfa>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007340:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007342:	2a01      	cmp	r2, #1
 8007344:	d00b      	beq.n	800735e <UART_CheckIdleState+0x12e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007346:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007348:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800734a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800734c:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007350:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007352:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8007354:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007358:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 800735c:	e79c      	b.n	8007298 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800735e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007362:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007366:	e843 2100 	strex	r1, r2, [r3]
 800736a:	2900      	cmp	r1, #0
 800736c:	d1f7      	bne.n	800735e <UART_CheckIdleState+0x12e>
 800736e:	e7ea      	b.n	8007346 <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007370:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007374:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007376:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800737a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800737e:	e843 2100 	strex	r1, r2, [r3]
 8007382:	2900      	cmp	r1, #0
 8007384:	d1f7      	bne.n	8007376 <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007386:	483f      	ldr	r0, [pc, #252]	@ (8007484 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007388:	f103 0208 	add.w	r2, r3, #8
 800738c:	e852 2f00 	ldrex	r2, [r2]
 8007390:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007392:	f103 0508 	add.w	r5, r3, #8
 8007396:	e845 2100 	strex	r1, r2, [r5]
 800739a:	2900      	cmp	r1, #0
 800739c:	d1f4      	bne.n	8007388 <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800739e:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80073a0:	2a01      	cmp	r2, #1
 80073a2:	d00a      	beq.n	80073ba <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073a4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80073a6:	2120      	movs	r1, #32
 80073a8:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 80073ac:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ae:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80073b0:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073b4:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 80073b8:	e76e      	b.n	8007298 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ba:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073be:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c2:	e843 2100 	strex	r1, r2, [r3]
 80073c6:	2900      	cmp	r1, #0
 80073c8:	d1f7      	bne.n	80073ba <UART_CheckIdleState+0x18a>
 80073ca:	e7eb      	b.n	80073a4 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073cc:	2208      	movs	r2, #8
 80073ce:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073d4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d8:	e843 2100 	strex	r1, r2, [r3]
 80073dc:	2900      	cmp	r1, #0
 80073de:	d1f7      	bne.n	80073d0 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073e0:	4828      	ldr	r0, [pc, #160]	@ (8007484 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e2:	f103 0208 	add.w	r2, r3, #8
 80073e6:	e852 2f00 	ldrex	r2, [r2]
 80073ea:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ec:	f103 0508 	add.w	r5, r3, #8
 80073f0:	e845 2100 	strex	r1, r2, [r5]
 80073f4:	2900      	cmp	r1, #0
 80073f6:	d1f4      	bne.n	80073e2 <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f8:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80073fa:	2a01      	cmp	r2, #1
 80073fc:	d00b      	beq.n	8007416 <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073fe:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007400:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007402:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8007404:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8007408:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800740a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 800740c:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007410:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8007414:	e766      	b.n	80072e4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007416:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800741a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741e:	e843 2100 	strex	r1, r2, [r3]
 8007422:	2900      	cmp	r1, #0
 8007424:	d1f7      	bne.n	8007416 <UART_CheckIdleState+0x1e6>
 8007426:	e7ea      	b.n	80073fe <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007428:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800742c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007432:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007436:	e843 2100 	strex	r1, r2, [r3]
 800743a:	2900      	cmp	r1, #0
 800743c:	d1f7      	bne.n	800742e <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800743e:	4811      	ldr	r0, [pc, #68]	@ (8007484 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007440:	f103 0208 	add.w	r2, r3, #8
 8007444:	e852 2f00 	ldrex	r2, [r2]
 8007448:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744a:	f103 0508 	add.w	r5, r3, #8
 800744e:	e845 2100 	strex	r1, r2, [r5]
 8007452:	2900      	cmp	r1, #0
 8007454:	d1f4      	bne.n	8007440 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007456:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007458:	2a01      	cmp	r2, #1
 800745a:	d00a      	beq.n	8007472 <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800745c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800745e:	2120      	movs	r1, #32
 8007460:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8007464:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007466:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8007468:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800746c:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8007470:	e738      	b.n	80072e4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007472:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007476:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747a:	e843 2100 	strex	r1, r2, [r3]
 800747e:	2900      	cmp	r1, #0
 8007480:	d1f7      	bne.n	8007472 <UART_CheckIdleState+0x242>
 8007482:	e7eb      	b.n	800745c <UART_CheckIdleState+0x22c>
 8007484:	effffffe 	.word	0xeffffffe

08007488 <HAL_UART_Init>:
  if (huart == NULL)
 8007488:	b380      	cbz	r0, 80074ec <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800748a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 800748e:	b510      	push	{r4, lr}
 8007490:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007492:	b333      	cbz	r3, 80074e2 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8007494:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007496:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 8007498:	2324      	movs	r3, #36	@ 0x24
 800749a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800749e:	6813      	ldr	r3, [r2, #0]
 80074a0:	f023 0301 	bic.w	r3, r3, #1
 80074a4:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074a6:	b9c1      	cbnz	r1, 80074da <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074a8:	4620      	mov	r0, r4
 80074aa:	f7ff fd1f 	bl	8006eec <UART_SetConfig>
 80074ae:	2801      	cmp	r0, #1
 80074b0:	d011      	beq.n	80074d6 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074b2:	6823      	ldr	r3, [r4, #0]
 80074b4:	685a      	ldr	r2, [r3, #4]
 80074b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074bc:	689a      	ldr	r2, [r3, #8]
 80074be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074c2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80074c4:	681a      	ldr	r2, [r3, #0]
 80074c6:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80074ca:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80074cc:	601a      	str	r2, [r3, #0]
}
 80074ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80074d2:	f7ff bead 	b.w	8007230 <UART_CheckIdleState>
}
 80074d6:	2001      	movs	r0, #1
 80074d8:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 80074da:	4620      	mov	r0, r4
 80074dc:	f7ff fe50 	bl	8007180 <UART_AdvFeatureConfig>
 80074e0:	e7e2      	b.n	80074a8 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80074e2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80074e6:	f7fc ff9d 	bl	8004424 <HAL_UART_MspInit>
 80074ea:	e7d3      	b.n	8007494 <HAL_UART_Init+0xc>
}
 80074ec:	2001      	movs	r0, #1
 80074ee:	4770      	bx	lr

080074f0 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074f0:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d017      	beq.n	8007528 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074f8:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80074fa:	2324      	movs	r3, #36	@ 0x24
{
 80074fc:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 80074fe:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007502:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007504:	6814      	ldr	r4, [r2, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007506:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8007508:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800750c:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8007510:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007512:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007514:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007516:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 800751a:	2220      	movs	r2, #32
 800751c:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88

  return HAL_OK;
}
 8007520:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8007524:	4618      	mov	r0, r3
}
 8007526:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007528:	2002      	movs	r0, #2
}
 800752a:	4770      	bx	lr

0800752c <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800752c:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8007530:	2a01      	cmp	r2, #1
 8007532:	d037      	beq.n	80075a4 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 8007534:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007536:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007538:	2024      	movs	r0, #36	@ 0x24
{
 800753a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800753c:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007540:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007542:	6810      	ldr	r0, [r2, #0]
 8007544:	f020 0001 	bic.w	r0, r0, #1
 8007548:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800754a:	6890      	ldr	r0, [r2, #8]
 800754c:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 8007550:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007552:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007554:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007556:	b310      	cbz	r0, 800759e <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007558:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800755a:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 800755c:	4d12      	ldr	r5, [pc, #72]	@ (80075a8 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800755e:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007562:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007566:	4911      	ldr	r1, [pc, #68]	@ (80075ac <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8007568:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800756c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007570:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007574:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007578:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800757a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800757c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007580:	fbb1 f1f5 	udiv	r1, r1, r5
 8007584:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8007588:	2100      	movs	r1, #0
 800758a:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800758e:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007590:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007592:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8007596:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007598:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 800759c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800759e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80075a0:	4608      	mov	r0, r1
 80075a2:	e7ef      	b.n	8007584 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80075a4:	2002      	movs	r0, #2
}
 80075a6:	4770      	bx	lr
 80075a8:	08009bd0 	.word	0x08009bd0
 80075ac:	08009bd8 	.word	0x08009bd8

080075b0 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80075b0:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80075b4:	2a01      	cmp	r2, #1
 80075b6:	d037      	beq.n	8007628 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80075b8:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075ba:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80075bc:	2024      	movs	r0, #36	@ 0x24
{
 80075be:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80075c0:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075c4:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80075c6:	6810      	ldr	r0, [r2, #0]
 80075c8:	f020 0001 	bic.w	r0, r0, #1
 80075cc:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80075ce:	6890      	ldr	r0, [r2, #8]
 80075d0:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 80075d4:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80075d6:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80075d8:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80075da:	b310      	cbz	r0, 8007622 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80075dc:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80075de:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80075e0:	4d12      	ldr	r5, [pc, #72]	@ (800762c <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075e2:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80075e6:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075ea:	4911      	ldr	r1, [pc, #68]	@ (8007630 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80075ec:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075f0:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80075f4:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 80075f8:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075fc:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075fe:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007600:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007604:	fbb1 f1f5 	udiv	r1, r1, r5
 8007608:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 800760c:	2100      	movs	r1, #0
 800760e:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8007612:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007614:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007616:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 800761a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800761c:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 8007620:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8007622:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007624:	4608      	mov	r0, r1
 8007626:	e7ef      	b.n	8007608 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007628:	2002      	movs	r0, #2
}
 800762a:	4770      	bx	lr
 800762c:	08009bd0 	.word	0x08009bd0
 8007630:	08009bd8 	.word	0x08009bd8

08007634 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8007634:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8007636:	8840      	ldrh	r0, [r0, #2]
 8007638:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 800763c:	0c00      	lsrs	r0, r0, #16
 800763e:	4770      	bx	lr

08007640 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 8007640:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 8007642:	8803      	ldrh	r3, [r0, #0]
 8007644:	140d      	asrs	r5, r1, #16
 8007646:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 8007648:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 800764c:	fb03 f303 	mul.w	r3, r3, r3
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 8007650:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 8007654:	428b      	cmp	r3, r1
{
 8007656:	b084      	sub	sp, #16
    if (square_sum > square_limit)
 8007658:	da0f      	bge.n	800767a <Circle_Limitation+0x3a>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 800765a:	8846      	ldrh	r6, [r0, #2]
 800765c:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 8007660:	4282      	cmp	r2, r0
 8007662:	dd13      	ble.n	800768c <Circle_Limitation+0x4c>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 8007664:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 8007666:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 800766a:	bfb8      	it	lt
 800766c:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 800766e:	f7fa f84d 	bl	800170c <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 8007672:	2c00      	cmp	r4, #0
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
      local_vqd.d = (int16_t)new_d;
 8007674:	b235      	sxth	r5, r6
        if (Vqd.q < 0)
 8007676:	db0e      	blt.n	8007696 <Circle_Limitation+0x56>
      local_vqd.q = (int16_t)new_q;
 8007678:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 800767a:	b2a4      	uxth	r4, r4
 800767c:	2000      	movs	r0, #0
 800767e:	f364 000f 	bfi	r0, r4, #0, #16
 8007682:	b2ad      	uxth	r5, r5
 8007684:	f365 401f 	bfi	r0, r5, #16, #16
}
 8007688:	b004      	add	sp, #16
 800768a:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 800768c:	1a98      	subs	r0, r3, r2
 800768e:	f7fa f83d 	bl	800170c <MCM_Sqrt>
        if (Vqd.q < 0)
 8007692:	2c00      	cmp	r4, #0
 8007694:	daf0      	bge.n	8007678 <Circle_Limitation+0x38>
          new_q = - new_q;
 8007696:	4240      	negs	r0, r0
      local_vqd.q = (int16_t)new_q;
 8007698:	b204      	sxth	r4, r0
      local_vqd.d = (int16_t)new_d;
 800769a:	e7ee      	b.n	800767a <Circle_Limitation+0x3a>

0800769c <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 800769c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 800769e:	7fc3      	ldrb	r3, [r0, #31]
 80076a0:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 80076a4:	429a      	cmp	r2, r3
{
 80076a6:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80076a8:	d002      	beq.n	80076b0 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 80076aa:	3301      	adds	r3, #1
 80076ac:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 80076ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 80076b0:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 80076b2:	2300      	movs	r3, #0
 80076b4:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 80076b6:	b1a5      	cbz	r5, 80076e2 <MCPA_dataLog+0x46>
 80076b8:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80076ba:	8ba2      	ldrh	r2, [r4, #28]
 80076bc:	42aa      	cmp	r2, r5
 80076be:	d24e      	bcs.n	800775e <MCPA_dataLog+0xc2>
 80076c0:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 80076c4:	2bfe      	cmp	r3, #254	@ 0xfe
 80076c6:	d066      	beq.n	8007796 <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 80076c8:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 80076cc:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 80076ce:	8b22      	ldrh	r2, [r4, #24]
 80076d0:	6820      	ldr	r0, [r4, #0]
 80076d2:	3202      	adds	r2, #2
 80076d4:	2309      	movs	r3, #9
 80076d6:	6845      	ldr	r5, [r0, #4]
 80076d8:	b292      	uxth	r2, r2
 80076da:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 80076dc:	2300      	movs	r3, #0
 80076de:	8323      	strh	r3, [r4, #24]
}
 80076e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 80076e2:	4601      	mov	r1, r0
 80076e4:	2209      	movs	r2, #9
 80076e6:	f851 0b14 	ldr.w	r0, [r1], #20
 80076ea:	6803      	ldr	r3, [r0, #0]
 80076ec:	4798      	blx	r3
 80076ee:	b390      	cbz	r0, 8007756 <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 80076f0:	4b49      	ldr	r3, [pc, #292]	@ (8007818 <MCPA_dataLog+0x17c>)
 80076f2:	6961      	ldr	r1, [r4, #20]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 80076f8:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 80076fc:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8007700:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8007704:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 8007706:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 8007708:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 800770a:	d101      	bne.n	8007710 <MCPA_dataLog+0x74>
 800770c:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 800770e:	e7d4      	b.n	80076ba <MCPA_dataLog+0x1e>
            pHandle->MFNumBuff           = pHandle->MFNum;
 8007710:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 8007714:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 8007718:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 800771c:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 8007720:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 8007724:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 8007728:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 800772a:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 800772c:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007730:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff          = pHandle->MFRate;
 8007732:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007736:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007738:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->HFRateBuff          = pHandle->HFRate;
 800773c:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007740:	f002 f828 	bl	8009794 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8007744:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 8007748:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 800774c:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8007750:	441a      	add	r2, r3
 8007752:	f002 f81f 	bl	8009794 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007756:	8b25      	ldrh	r5, [r4, #24]
 8007758:	2d00      	cmp	r5, #0
 800775a:	d1ad      	bne.n	80076b8 <MCPA_dataLog+0x1c>
}
 800775c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 800775e:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007762:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007764:	b36e      	cbz	r6, 80077c2 <MCPA_dataLog+0x126>
 8007766:	68a2      	ldr	r2, [r4, #8]
 8007768:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 800776c:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 800776e:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8007772:	8800      	ldrh	r0, [r0, #0]
 8007774:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007778:	8b25      	ldrh	r5, [r4, #24]
 800777a:	3502      	adds	r5, #2
 800777c:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 800777e:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007780:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007782:	d1f4      	bne.n	800776e <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 8007784:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007788:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 800778a:	2bfd      	cmp	r3, #253	@ 0xfd
 800778c:	4618      	mov	r0, r3
 800778e:	d91d      	bls.n	80077cc <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007790:	4295      	cmp	r5, r2
 8007792:	d897      	bhi.n	80076c4 <MCPA_dataLog+0x28>
}
 8007794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007796:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800779a:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 800779e:	4418      	add	r0, r3
 80077a0:	4298      	cmp	r0, r3
 80077a2:	dd91      	ble.n	80076c8 <MCPA_dataLog+0x2c>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80077a4:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80077a6:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80077a8:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 80077ac:	6812      	ldr	r2, [r2, #0]
 80077ae:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80077b0:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80077b2:	5cf3      	ldrb	r3, [r6, r3]
 80077b4:	442b      	add	r3, r5
 80077b6:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80077b8:	b2d3      	uxtb	r3, r2
 80077ba:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80077bc:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80077be:	dbf3      	blt.n	80077a8 <MCPA_dataLog+0x10c>
 80077c0:	e782      	b.n	80076c8 <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 80077c2:	f894 0026 	ldrb.w	r0, [r4, #38]	@ 0x26
 80077c6:	28fd      	cmp	r0, #253	@ 0xfd
 80077c8:	f63f af71 	bhi.w	80076ae <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 80077cc:	f894 3020 	ldrb.w	r3, [r4, #32]
 80077d0:	4283      	cmp	r3, r0
 80077d2:	d006      	beq.n	80077e2 <MCPA_dataLog+0x146>
            pHandle->MFIndex ++;
 80077d4:	3301      	adds	r3, #1
 80077d6:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80077da:	4295      	cmp	r5, r2
 80077dc:	f63f af74 	bhi.w	80076c8 <MCPA_dataLog+0x2c>
}
 80077e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80077e2:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 80077e6:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 80077e8:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80077ea:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 80077ec:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80077f0:	ddf3      	ble.n	80077da <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80077f2:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80077f6:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80077fa:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007802:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007806:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007808:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800780a:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800780c:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800780e:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007810:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007812:	dbf2      	blt.n	80077fa <MCPA_dataLog+0x15e>
 8007814:	e7e1      	b.n	80077da <MCPA_dataLog+0x13e>
 8007816:	bf00      	nop
 8007818:	20001b1c 	.word	0x20001b1c

0800781c <MCPA_flushDataLog>:
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->bufferIndex > 0U)
 800781c:	8b03      	ldrh	r3, [r0, #24]
 800781e:	b19b      	cbz	r3, 8007848 <MCPA_flushDataLog+0x2c>
{
 8007820:	b570      	push	{r4, r5, r6, lr}
    {  /* If buffer is allocated, we must send it */
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8007822:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26
                                          proper decoding */
      {
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
        {
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007826:	6941      	ldr	r1, [r0, #20]
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8007828:	2afe      	cmp	r2, #254	@ 0xfe
 800782a:	4604      	mov	r4, r0
 800782c:	d00d      	beq.n	800784a <MCPA_flushDataLog+0x2e>
      else
      {
        /* Nothing to do */
      }
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 800782e:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8007832:	52ca      	strh	r2, [r1, r3]
                                          the MARK */
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8007834:	8b22      	ldrh	r2, [r4, #24]
 8007836:	6820      	ldr	r0, [r4, #0]
 8007838:	3202      	adds	r2, #2
 800783a:	2309      	movs	r3, #9
 800783c:	6845      	ldr	r5, [r0, #4]
 800783e:	b292      	uxth	r2, r2
 8007840:	47a8      	blx	r5
                                             pHandle->bufferIndex + 2U, MCTL_ASYNC);
      pHandle->bufferIndex = 0U;
 8007842:	2300      	movs	r3, #0
 8007844:	8323      	strh	r3, [r4, #24]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8007846:	bd70      	pop	{r4, r5, r6, pc}
 8007848:	4770      	bx	lr
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800784a:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 800784e:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 8007852:	4494      	add	ip, r2
 8007854:	4562      	cmp	r2, ip
 8007856:	daea      	bge.n	800782e <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007858:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800785a:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 800785c:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 8007860:	6800      	ldr	r0, [r0, #0]
 8007862:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007864:	5ca8      	ldrb	r0, [r5, r2]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007866:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007868:	4403      	add	r3, r0
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800786a:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800786c:	b29b      	uxth	r3, r3
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800786e:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007870:	8323      	strh	r3, [r4, #24]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007872:	dbf3      	blt.n	800785c <MCPA_flushDataLog+0x40>
 8007874:	e7db      	b.n	800782e <MCPA_flushDataLog+0x12>
 8007876:	bf00      	nop

08007878 <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8007878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 800787c:	880f      	ldrh	r7, [r1, #0]
{
 800787e:	4604      	mov	r4, r0

    if (buffSize == 0U)
 8007880:	2f00      	cmp	r7, #0
 8007882:	d046      	beq.n	8007912 <MCPA_cfgLog+0x9a>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8007884:	6803      	ldr	r3, [r0, #0]
 8007886:	89db      	ldrh	r3, [r3, #14]
 8007888:	42bb      	cmp	r3, r7
 800788a:	d33f      	bcc.n	800790c <MCPA_cfgLog+0x94>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 800788c:	788b      	ldrb	r3, [r1, #2]
 800788e:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8007892:	f891 8003 	ldrb.w	r8, [r1, #3]
 8007896:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 800789a:	790b      	ldrb	r3, [r1, #4]
 800789c:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 80078a0:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 80078a2:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 80078a4:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 80078a8:	4443      	add	r3, r8
 80078aa:	4293      	cmp	r3, r2
 80078ac:	dc57      	bgt.n	800795e <MCPA_cfgLog+0xe6>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 80078ae:	1d8e      	adds	r6, r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d057      	beq.n	8007964 <MCPA_cfgLog+0xec>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 80078b4:	f04f 0800 	mov.w	r8, #0
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 80078b8:	4645      	mov	r5, r8
 80078ba:	e011      	b.n	80078e0 <MCPA_cfgLog+0x68>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 80078bc:	68e3      	ldr	r3, [r4, #12]
 80078be:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 80078c0:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 80078c2:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 80078c6:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 80078ca:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 80078cc:	f105 0c01 	add.w	ip, r5, #1
 80078d0:	fa5f f58c 	uxtb.w	r5, ip
 80078d4:	440b      	add	r3, r1
          logSize = logSize+pHandle->dataSizeTable[i];
 80078d6:	4442      	add	r2, r8
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 80078d8:	429d      	cmp	r5, r3
          logSize = logSize+pHandle->dataSizeTable[i];
 80078da:	fa1f f882 	uxth.w	r8, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 80078de:	da11      	bge.n	8007904 <MCPA_cfgLog+0x8c>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 80078e0:	f836 9b02 	ldrh.w	r9, [r6], #2
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 80078e4:	6861      	ldr	r1, [r4, #4]
 80078e6:	4648      	mov	r0, r9
 80078e8:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 80078ec:	f7fb ff8e 	bl	800380c <RI_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 80078f0:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 80078f4:	42ab      	cmp	r3, r5
 80078f6:	f04f 0002 	mov.w	r0, #2
 80078fa:	d8df      	bhi.n	80078bc <MCPA_cfgLog+0x44>
 80078fc:	4648      	mov	r0, r9
 80078fe:	f7fb ff79 	bl	80037f4 <RI_GetIDSize>
 8007902:	e7db      	b.n	80078bc <MCPA_cfgLog+0x44>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 8007904:	f108 0206 	add.w	r2, r8, #6
 8007908:	4297      	cmp	r7, r2
 800790a:	d210      	bcs.n	800792e <MCPA_cfgLog+0xb6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 800790c:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 800790e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8007912:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 8007914:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0U)
 8007918:	b9ab      	cbnz	r3, 8007946 <MCPA_cfgLog+0xce>
  pHandle->bufferIndex = 0U;
 800791a:	2300      	movs	r3, #0
 800791c:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff    = 0U;
 800791e:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex     = 0U;
 8007922:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 8007924:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 8007928:	2000      	movs	r0, #0
}
 800792a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 800792e:	3f02      	subs	r7, #2
 8007930:	eba7 0708 	sub.w	r7, r7, r8
 8007934:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 8007936:	7833      	ldrb	r3, [r6, #0]
 8007938:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
          if (0U == pHandle->Mark)
 800793c:	2b00      	cmp	r3, #0
 800793e:	d1f3      	bne.n	8007928 <MCPA_cfgLog+0xb0>
  if (pHandle->bufferIndex > 0U)
 8007940:	8b23      	ldrh	r3, [r4, #24]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d0e9      	beq.n	800791a <MCPA_cfgLog+0xa2>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007946:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8007948:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 800794c:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 800794e:	8b22      	ldrh	r2, [r4, #24]
 8007950:	6820      	ldr	r0, [r4, #0]
 8007952:	3202      	adds	r2, #2
 8007954:	6845      	ldr	r5, [r0, #4]
 8007956:	b292      	uxth	r2, r2
 8007958:	2309      	movs	r3, #9
 800795a:	47a8      	blx	r5
 800795c:	e7dd      	b.n	800791a <MCPA_cfgLog+0xa2>
        result = MCP_ERROR_BAD_RAW_FORMAT;
 800795e:	200a      	movs	r0, #10
}
 8007960:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007964:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8007966:	4698      	mov	r8, r3
 8007968:	e7ce      	b.n	8007908 <MCPA_cfgLog+0x90>
 800796a:	bf00      	nop

0800796c <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 )
 800796c:	f9b0 1010 	ldrsh.w	r1, [r0, #16]
    {
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8007970:	8843      	ldrh	r3, [r0, #2]
 8007972:	8982      	ldrh	r2, [r0, #12]
    if (pHandle->hSensitivity > 0 )
 8007974:	2900      	cmp	r1, #0
 8007976:	dd08      	ble.n	800798a <NTC_SetFaultState+0x1e>
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8007978:	4293      	cmp	r3, r2
 800797a:	d804      	bhi.n	8007986 <NTC_SetFaultState+0x1a>
      {
        hFault = MC_OVER_TEMP;
      }
      else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 800797c:	89c2      	ldrh	r2, [r0, #14]
 800797e:	429a      	cmp	r2, r3
 8007980:	d908      	bls.n	8007994 <NTC_SetFaultState+0x28>
      {
        hFault = MC_NO_ERROR;
 8007982:	2000      	movs	r0, #0
 8007984:	4770      	bx	lr
    }
    else
    {
      if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
      {
        hFault = MC_OVER_TEMP;
 8007986:	2008      	movs	r0, #8
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (hFault);
}
 8007988:	4770      	bx	lr
      if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
 800798a:	4293      	cmp	r3, r2
 800798c:	d3fb      	bcc.n	8007986 <NTC_SetFaultState+0x1a>
      else if (pHandle->hAvTemp_d > pHandle->hOverTempDeactThreshold)
 800798e:	89c2      	ldrh	r2, [r0, #14]
 8007990:	429a      	cmp	r2, r3
 8007992:	d3f6      	bcc.n	8007982 <NTC_SetFaultState+0x16>
        hFault = pHandle->hFaultState;
 8007994:	8900      	ldrh	r0, [r0, #8]
 8007996:	4770      	bx	lr

08007998 <NTC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8007998:	7803      	ldrb	r3, [r0, #0]
 800799a:	b94b      	cbnz	r3, 80079b0 <NTC_Init+0x18>
    /* nothing to do */
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 ) 
 800799c:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	bfcc      	ite	gt
 80079a4:	2300      	movgt	r3, #0
 80079a6:	2301      	movle	r3, #1
 80079a8:	425b      	negs	r3, r3
 80079aa:	b29b      	uxth	r3, r3
    {
      pHandle->hAvTemp_d = 0U;
    }
    else
    {
      pHandle->hAvTemp_d = 0xFFFFU;
 80079ac:	8043      	strh	r3, [r0, #2]
}
 80079ae:	4770      	bx	lr
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 80079b0:	8883      	ldrh	r3, [r0, #4]
      pHandle->hAvTemp_d = 0xFFFFU;
 80079b2:	8043      	strh	r3, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 80079b4:	2200      	movs	r2, #0
 80079b6:	8102      	strh	r2, [r0, #8]
}
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop

080079bc <NTC_CalcAvTemp>:
  * @param pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  * @retval Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle, uint16_t rawValue)
{
 80079bc:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 80079be:	7803      	ldrb	r3, [r0, #0]
{
 80079c0:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 80079c2:	b983      	cbnz	r3, 80079e6 <NTC_CalcAvTemp+0x2a>
    {
      uint16_t hAux;
      hAux = rawValue;

      if (0xFFFFU == hAux)
 80079c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80079c8:	4299      	cmp	r1, r3
 80079ca:	d007      	beq.n	80079dc <NTC_CalcAvTemp+0x20>
        /* Nothing to do */
      }
      else
      {
        uint32_t wtemp;
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 80079cc:	8943      	ldrh	r3, [r0, #10]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 80079ce:	8842      	ldrh	r2, [r0, #2]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 80079d0:	1e58      	subs	r0, r3, #1
        wtemp += hAux;
 80079d2:	fb00 1102 	mla	r1, r0, r2, r1
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 80079d6:	fbb1 f1f3 	udiv	r1, r1, r3

        pHandle->hAvTemp_d = (uint16_t)wtemp;
 80079da:	8061      	strh	r1, [r4, #2]
      }

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 80079dc:	4620      	mov	r0, r4
 80079de:	f7ff ffc5 	bl	800796c <NTC_SetFaultState>
 80079e2:	8120      	strh	r0, [r4, #8]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 80079e4:	bd10      	pop	{r4, pc}
 80079e6:	2000      	movs	r0, #0
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 80079e8:	8120      	strh	r0, [r4, #8]
}
 80079ea:	bd10      	pop	{r4, pc}

080079ec <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 80079ec:	7803      	ldrb	r3, [r0, #0]
 80079ee:	b95b      	cbnz	r3, 8007a08 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 80079f0:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 80079f2:	6941      	ldr	r1, [r0, #20]
      wTemp *= pHandle->hSensitivity;
 80079f4:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 80079f8:	8b00      	ldrh	r0, [r0, #24]
      wTemp -= ((int32_t)pHandle->wV0);
 80079fa:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 80079fc:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8007a00:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8007a04:	b200      	sxth	r0, r0
 8007a06:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8007a08:	88c0      	ldrh	r0, [r0, #6]
}
 8007a0a:	b200      	sxth	r0, r0
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop

08007a10 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8007a10:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8007a12:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8007a14:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8007a16:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8007a18:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 8007a1a:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8007a1c:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007a1e:	4770      	bx	lr

08007a20 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8007a20:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007a22:	4770      	bx	lr

08007a24 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8007a24:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007a26:	4770      	bx	lr

08007a28 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8007a28:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop

08007a30 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8007a30:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop

08007a38 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8007a38:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8007a3a:	4770      	bx	lr

08007a3c <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8007a3c:	8b80      	ldrh	r0, [r0, #28]
 8007a3e:	4770      	bx	lr

08007a40 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8007a40:	2301      	movs	r3, #1
 8007a42:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8007a44:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8007a46:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007a48:	4770      	bx	lr
 8007a4a:	bf00      	nop

08007a4c <PID_GetKIDivisor>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
#endif
}
 8007a4c:	8b40      	ldrh	r0, [r0, #26]
 8007a4e:	4770      	bx	lr

08007a50 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8007a50:	8bc0      	ldrh	r0, [r0, #30]
 8007a52:	4770      	bx	lr

08007a54 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8007a54:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007a56:	4770      	bx	lr

08007a58 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8007a58:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007a5a:	4770      	bx	lr

08007a5c <PID_SetKIDivisorPOW2>:
{
 8007a5c:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8007a5e:	2301      	movs	r3, #1
{
 8007a60:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8007a62:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007a64:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8007a68:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8007a6a:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8007a6c:	8343      	strh	r3, [r0, #26]
{
 8007a6e:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007a70:	f7ff fff2 	bl	8007a58 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8007a74:	4902      	ldr	r1, [pc, #8]	@ (8007a80 <PID_SetKIDivisorPOW2+0x24>)
 8007a76:	4628      	mov	r0, r5
 8007a78:	40a1      	lsls	r1, r4
 8007a7a:	f7ff ffeb 	bl	8007a54 <PID_SetLowerIntegralTermLimit>
}
 8007a7e:	bd38      	pop	{r3, r4, r5, pc}
 8007a80:	ffff8001 	.word	0xffff8001

08007a84 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8007a84:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007a86:	4770      	bx	lr

08007a88 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8007a88:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 8007a8c:	4770      	bx	lr
 8007a8e:	bf00      	nop

08007a90 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8007a90:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 8007a92:	4770      	bx	lr

08007a94 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007a94:	2301      	movs	r3, #1
 8007a96:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8007a98:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007a9a:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007a9c:	4770      	bx	lr
 8007a9e:	bf00      	nop

08007aa0 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007aa0:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8007aa8:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8007aac:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8007ab0:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007ab4:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8007ab8:	b17c      	cbz	r4, 8007ada <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8007aba:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007abe:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 8007ac2:	eb15 0e01 	adds.w	lr, r5, r1
 8007ac6:	d41d      	bmi.n	8007b04 <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 8007ac8:	420d      	tst	r5, r1
 8007aca:	4914      	ldr	r1, [pc, #80]	@ (8007b1c <PI_Controller+0x7c>)
 8007acc:	bf48      	it	mi
 8007ace:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007ad0:	45a6      	cmp	lr, r4
 8007ad2:	dc02      	bgt.n	8007ada <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8007ad4:	691c      	ldr	r4, [r3, #16]
 8007ad6:	4574      	cmp	r4, lr
 8007ad8:	dd1d      	ble.n	8007b16 <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8007ada:	8b99      	ldrh	r1, [r3, #28]
 8007adc:	410a      	asrs	r2, r1
 8007ade:	8bd9      	ldrh	r1, [r3, #30]
 8007ae0:	fa44 f101 	asr.w	r1, r4, r1
 8007ae4:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8007ae6:	4290      	cmp	r0, r2
 8007ae8:	da03      	bge.n	8007af2 <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8007aea:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8007aec:	4414      	add	r4, r2
 8007aee:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8007af0:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8007af2:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8007af4:	bfc5      	ittet	gt
 8007af6:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 8007afa:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 8007afc:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8007afe:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8007b00:	609c      	str	r4, [r3, #8]
}
 8007b02:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 8007b04:	2d00      	cmp	r5, #0
 8007b06:	dde3      	ble.n	8007ad0 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 8007b08:	2900      	cmp	r1, #0
 8007b0a:	dde1      	ble.n	8007ad0 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007b0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007b10:	428c      	cmp	r4, r1
 8007b12:	d1e2      	bne.n	8007ada <PI_Controller+0x3a>
 8007b14:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8007b16:	4674      	mov	r4, lr
 8007b18:	e7df      	b.n	8007ada <PI_Controller+0x3a>
 8007b1a:	bf00      	nop
 8007b1c:	80000001 	.word	0x80000001

08007b20 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8007b20:	6882      	ldr	r2, [r0, #8]
{
 8007b22:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8007b24:	89d1      	ldrh	r1, [r2, #14]
 8007b26:	f8b2 e018 	ldrh.w	lr, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8007b2a:	8993      	ldrh	r3, [r2, #12]
 8007b2c:	f8b2 c016 	ldrh.w	ip, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8007b30:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 8007b34:	fb13 230c 	smlabb	r3, r3, ip, r2
 8007b38:	2b00      	cmp	r3, #0

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8007b3a:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 8007b3e:	bfbc      	itt	lt
 8007b40:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 8007b44:	33ff      	addlt	r3, #255	@ 0xff
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8007b46:	ebd2 4323 	rsbs	r3, r2, r3, asr #16
 8007b4a:	bf48      	it	mi
 8007b4c:	330f      	addmi	r3, #15
 8007b4e:	eb02 1223 	add.w	r2, r2, r3, asr #4
 8007b52:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 8007b54:	f85d fb04 	ldr.w	pc, [sp], #4

08007b58 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 8007b58:	b510      	push	{r4, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007b5a:	f9b0 3000 	ldrsh.w	r3, [r0]
 8007b5e:	ee07 3a90 	vmov	s15, r3
{
 8007b62:	ed2d 8b02 	vpush	{d8}
 8007b66:	4604      	mov	r4, r0
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007b68:	68c0      	ldr	r0, [r0, #12]
 8007b6a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8007b6e:	f7ff fd61 	bl	8007634 <VBS_GetAvBusVoltage_V>
 8007b72:	edd4 7a01 	vldr	s15, [r4, #4]
 8007b76:	ee68 7a27 	vmul.f32	s15, s16, s15

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 8007b7a:	ecbd 8b02 	vpop	{d8}
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007b7e:	ee00 0a10 	vmov	s0, r0
 8007b82:	eeb8 0a40 	vcvt.f32.u32	s0, s0
}
 8007b86:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007b8a:	bd10      	pop	{r4, pc}

08007b8c <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007b8c:	6883      	ldr	r3, [r0, #8]
 8007b8e:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007b92:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007b96:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007b98:	6883      	ldr	r3, [r0, #8]
 8007b9a:	00d9      	lsls	r1, r3, #3
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 8007b9c:	b082      	sub	sp, #8
 8007b9e:	d418      	bmi.n	8007bd2 <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency  */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 8007ba0:	4b26      	ldr	r3, [pc, #152]	@ (8007c3c <R3_2_ADCxInit+0xb0>)
  MODIFY_REG(ADCx->CR,
 8007ba2:	6882      	ldr	r2, [r0, #8]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4926      	ldr	r1, [pc, #152]	@ (8007c40 <R3_2_ADCxInit+0xb4>)
 8007ba8:	099b      	lsrs	r3, r3, #6
 8007baa:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8007bae:	fba1 1303 	umull	r1, r3, r1, r3
 8007bb2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8007bb6:	099b      	lsrs	r3, r3, #6
 8007bb8:	005b      	lsls	r3, r3, #1
 8007bba:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8007bbe:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8007bc0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007bc2:	9b01      	ldr	r3, [sp, #4]
 8007bc4:	b12b      	cbz	r3, 8007bd2 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8007bc6:	9b01      	ldr	r3, [sp, #4]
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007bcc:	9b01      	ldr	r3, [sp, #4]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1f9      	bne.n	8007bc6 <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8007bd2:	6883      	ldr	r3, [r0, #8]
 8007bd4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007bd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007bdc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007be0:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007be2:	6883      	ldr	r3, [r0, #8]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	dbfc      	blt.n	8007be2 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007be8:	6803      	ldr	r3, [r0, #0]
 8007bea:	07da      	lsls	r2, r3, #31
 8007bec:	d408      	bmi.n	8007c00 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8007bee:	4a15      	ldr	r2, [pc, #84]	@ (8007c44 <R3_2_ADCxInit+0xb8>)
 8007bf0:	6883      	ldr	r3, [r0, #8]
 8007bf2:	4013      	ands	r3, r2
 8007bf4:	f043 0301 	orr.w	r3, r3, #1
 8007bf8:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007bfa:	6803      	ldr	r3, [r0, #0]
 8007bfc:	07db      	lsls	r3, r3, #31
 8007bfe:	d5f7      	bpl.n	8007bf0 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8007c00:	6883      	ldr	r3, [r0, #8]
 8007c02:	4a10      	ldr	r2, [pc, #64]	@ (8007c44 <R3_2_ADCxInit+0xb8>)
 8007c04:	4013      	ands	r3, r2
 8007c06:	f043 0308 	orr.w	r3, r3, #8
 8007c0a:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8007c0c:	6883      	ldr	r3, [r0, #8]
 8007c0e:	4013      	ands	r3, r2
 8007c10:	f043 0320 	orr.w	r3, r3, #32
 8007c14:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8007c16:	68c3      	ldr	r3, [r0, #12]
 8007c18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c1c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007c20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007c24:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8007c26:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007c28:	f023 030f 	bic.w	r3, r3, #15
 8007c2c:	6303      	str	r3, [r0, #48]	@ 0x30
  MODIFY_REG(ADCx->CR,
 8007c2e:	6883      	ldr	r3, [r0, #8]
 8007c30:	4013      	ands	r3, r2
 8007c32:	f043 0304 	orr.w	r3, r3, #4
 8007c36:	6083      	str	r3, [r0, #8]

  /* Dummy conversion (ES0431 doc chap. 2.5.8 ADC channel 0 converted instead of the required ADC channel) 
     Note: Sequence length forced to zero in order to prevent ADC OverRun occurrence */
  LL_ADC_REG_SetSequencerLength(ADCx, 0U);
  LL_ADC_REG_StartConversion(ADCx);
}
 8007c38:	b002      	add	sp, #8
 8007c3a:	4770      	bx	lr
 8007c3c:	200004ec 	.word	0x200004ec
 8007c40:	053e2d63 	.word	0x053e2d63
 8007c44:	7fffffc0 	.word	0x7fffffc0

08007c48 <R3_2_GetPhaseCurrents>:
#endif
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007c48:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 8007c4c:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
{
 8007c50:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007c52:	681c      	ldr	r4, [r3, #0]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8007c54:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007c58:	6b9d      	ldr	r5, [r3, #56]	@ 0x38
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8007c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8007c5c:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8007c60:	f8d3 6080 	ldr.w	r6, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007c64:	6863      	ldr	r3, [r4, #4]
 8007c66:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c6e:	6063      	str	r3, [r4, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 8007c70:	2a05      	cmp	r2, #5
 8007c72:	f200 809d 	bhi.w	8007db0 <R3_2_GetPhaseCurrents+0x168>
 8007c76:	e8df f002 	tbb	[pc, r2]
 8007c7a:	1d37      	.short	0x1d37
 8007c7c:	3703031d 	.word	0x3703031d
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007c80:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8007c84:	4a4e      	ldr	r2, [pc, #312]	@ (8007dc0 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007c86:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	db58      	blt.n	8007d3e <R3_2_GetPhaseCurrents+0xf6>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8007c8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c90:	f280 8087 	bge.w	8007da2 <R3_2_GetPhaseCurrents+0x15a>
        {
          Iab->a = INT16_MAX;
        }
        else
        {
          Iab->a = (int16_t)Aux;
 8007c94:	fa0f fc83 	sxth.w	ip, r3
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8007c98:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 8007c9c:	4d48      	ldr	r5, [pc, #288]	@ (8007dc0 <R3_2_GetPhaseCurrents+0x178>)
          Iab->a = -INT16_MAX;
 8007c9e:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8007ca2:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 8007ca4:	42aa      	cmp	r2, r5
 8007ca6:	da5b      	bge.n	8007d60 <R3_2_GetPhaseCurrents+0x118>
        {
          Iab->b = -INT16_MAX;
 8007ca8:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007caa:	fa1f f38c 	uxth.w	r3, ip
 8007cae:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007cb2:	e030      	b.n	8007d16 <R3_2_GetPhaseCurrents+0xce>
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007cb4:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88
        if (Aux < -INT16_MAX)
 8007cb8:	4b41      	ldr	r3, [pc, #260]	@ (8007dc0 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007cba:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8007cbc:	429c      	cmp	r4, r3
 8007cbe:	db39      	blt.n	8007d34 <R3_2_GetPhaseCurrents+0xec>
        else  if (Aux > INT16_MAX)
 8007cc0:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8007cc4:	da62      	bge.n	8007d8c <R3_2_GetPhaseCurrents+0x144>
          Iab->a = (int16_t)Aux;
 8007cc6:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007cca:	b2a3      	uxth	r3, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007ccc:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
          Iab->a = -INT16_MAX;
 8007cd0:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007cd4:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 8007cd6:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 8007cd8:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8007cdc:	db39      	blt.n	8007d52 <R3_2_GetPhaseCurrents+0x10a>
          Iab->b = INT16_MAX;
 8007cde:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8007ce2:	804a      	strh	r2, [r1, #2]
 8007ce4:	4615      	mov	r5, r2
 8007ce6:	e016      	b.n	8007d16 <R3_2_GetPhaseCurrents+0xce>
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8007ce8:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
        if (Aux < -INT16_MAX)
 8007cec:	4b34      	ldr	r3, [pc, #208]	@ (8007dc0 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8007cee:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8007cf0:	429c      	cmp	r4, r3
 8007cf2:	db1a      	blt.n	8007d2a <R3_2_GetPhaseCurrents+0xe2>
        else  if (Aux > INT16_MAX)
 8007cf4:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8007cf8:	da3d      	bge.n	8007d76 <R3_2_GetPhaseCurrents+0x12e>
          Iab->b = (int16_t)Aux;
 8007cfa:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007cfc:	b2a2      	uxth	r2, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007cfe:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
          Iab->b = -INT16_MAX;
 8007d02:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007d04:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 8007d06:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 8007d08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d0c:	db19      	blt.n	8007d42 <R3_2_GetPhaseCurrents+0xfa>
          Iab->a = INT16_MAX;
 8007d0e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007d12:	800b      	strh	r3, [r1, #0]
 8007d14:	469c      	mov	ip, r3
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d16:	4413      	add	r3, r2
 8007d18:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 8007d1a:	f8a0 5064 	strh.w	r5, [r0, #100]	@ 0x64
    pHandle->_Super.Ia = Iab->a;
 8007d1e:	f8a0 c062 	strh.w	ip, [r0, #98]	@ 0x62
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007d22:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d24:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
}
 8007d28:	4770      	bx	lr
 8007d2a:	461c      	mov	r4, r3
 8007d2c:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007d30:	461d      	mov	r5, r3
 8007d32:	e7e4      	b.n	8007cfe <R3_2_GetPhaseCurrents+0xb6>
 8007d34:	461c      	mov	r4, r3
 8007d36:	46a4      	mov	ip, r4
 8007d38:	f248 0301 	movw	r3, #32769	@ 0x8001
 8007d3c:	e7c6      	b.n	8007ccc <R3_2_GetPhaseCurrents+0x84>
 8007d3e:	4694      	mov	ip, r2
 8007d40:	e7aa      	b.n	8007c98 <R3_2_GetPhaseCurrents+0x50>
        else  if (Aux < -INT16_MAX)
 8007d42:	4c1f      	ldr	r4, [pc, #124]	@ (8007dc0 <R3_2_GetPhaseCurrents+0x178>)
 8007d44:	42a3      	cmp	r3, r4
 8007d46:	da26      	bge.n	8007d96 <R3_2_GetPhaseCurrents+0x14e>
          Iab->a = -INT16_MAX;
 8007d48:	800c      	strh	r4, [r1, #0]
 8007d4a:	f248 0301 	movw	r3, #32769	@ 0x8001
 8007d4e:	46a4      	mov	ip, r4
 8007d50:	e7e1      	b.n	8007d16 <R3_2_GetPhaseCurrents+0xce>
        else  if (Aux < -INT16_MAX)
 8007d52:	4d1b      	ldr	r5, [pc, #108]	@ (8007dc0 <R3_2_GetPhaseCurrents+0x178>)
 8007d54:	42aa      	cmp	r2, r5
 8007d56:	da27      	bge.n	8007da8 <R3_2_GetPhaseCurrents+0x160>
          Iab->b = -INT16_MAX;
 8007d58:	804d      	strh	r5, [r1, #2]
 8007d5a:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007d5e:	e7da      	b.n	8007d16 <R3_2_GetPhaseCurrents+0xce>
        else  if (Aux > INT16_MAX)
 8007d60:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8007d64:	db0c      	blt.n	8007d80 <R3_2_GetPhaseCurrents+0x138>
          Iab->b = INT16_MAX;
 8007d66:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	804b      	strh	r3, [r1, #2]
 8007d6e:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d70:	fa1f f38c 	uxth.w	r3, ip
 8007d74:	e7cf      	b.n	8007d16 <R3_2_GetPhaseCurrents+0xce>
 8007d76:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8007d7a:	4614      	mov	r4, r2
 8007d7c:	4615      	mov	r5, r2
 8007d7e:	e7be      	b.n	8007cfe <R3_2_GetPhaseCurrents+0xb6>
          Iab->b = (int16_t)Aux;
 8007d80:	b215      	sxth	r5, r2
 8007d82:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d84:	fa1f f38c 	uxth.w	r3, ip
 8007d88:	b292      	uxth	r2, r2
 8007d8a:	e7c4      	b.n	8007d16 <R3_2_GetPhaseCurrents+0xce>
 8007d8c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007d90:	461c      	mov	r4, r3
 8007d92:	469c      	mov	ip, r3
 8007d94:	e79a      	b.n	8007ccc <R3_2_GetPhaseCurrents+0x84>
          Iab->a = (int16_t)Aux;
 8007d96:	fa0f fc83 	sxth.w	ip, r3
 8007d9a:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	e7b9      	b.n	8007d16 <R3_2_GetPhaseCurrents+0xce>
 8007da2:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 8007da6:	e777      	b.n	8007c98 <R3_2_GetPhaseCurrents+0x50>
          Iab->b = (int16_t)Aux;
 8007da8:	b215      	sxth	r5, r2
 8007daa:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007dac:	b292      	uxth	r2, r2
 8007dae:	e7b2      	b.n	8007d16 <R3_2_GetPhaseCurrents+0xce>
    pHandle->_Super.Ia = Iab->a;
 8007db0:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 8007db4:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007db8:	880b      	ldrh	r3, [r1, #0]
 8007dba:	884a      	ldrh	r2, [r1, #2]
 8007dbc:	e7ab      	b.n	8007d16 <R3_2_GetPhaseCurrents+0xce>
 8007dbe:	bf00      	nop
 8007dc0:	ffff8001 	.word	0xffff8001

08007dc4 <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Return value of R3_1_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 8007dc4:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007dc6:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 8007dca:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 8007dce:	f880 407a 	strb.w	r4, [r0, #122]	@ 0x7a
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007dd2:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007dd6:	681b      	ldr	r3, [r3, #0]
  uint16_t Aux;

  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8007dd8:	f8b0 4050 	ldrh.w	r4, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007ddc:	635c      	str	r4, [r3, #52]	@ 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007dde:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8007de0:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8007de4:	f8b0 0054 	ldrh.w	r0, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007de8:	639c      	str	r4, [r3, #56]	@ 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007dea:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007dec:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007dee:	641a      	str	r2, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */
  /*  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u ) */
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8007df0:	4904      	ldr	r1, [pc, #16]	@ (8007e04 <R3_2_SetADCSampPointPolarization+0x40>)
 8007df2:	685b      	ldr	r3, [r3, #4]
}
 8007df4:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8007df8:	420b      	tst	r3, r1
}
 8007dfa:	bf14      	ite	ne
 8007dfc:	2001      	movne	r0, #1
 8007dfe:	2000      	moveq	r0, #0
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	02000070 	.word	0x02000070

08007e08 <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
 8007e08:	b430      	push	{r4, r5}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007e0a:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8007e0e:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 8007e12:	681a      	ldr	r2, [r3, #0]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8007e14:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007e18:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8007e1c:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007e20:	f8d3 5080 	ldr.w	r5, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007e24:	6853      	ldr	r3, [r2, #4]
 8007e26:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e2e:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8007e30:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 8007e34:	2b0f      	cmp	r3, #15
 8007e36:	d80d      	bhi.n	8007e54 <R3_2_HFCurrentsPolarizationAB+0x4c>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 8007e38:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007e3c:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
      pHandle-> PhaseAOffset += ADCDataReg1;
 8007e40:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 8007e42:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007e46:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 8007e48:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007e4a:	e9c0 4222 	strd	r4, r2, [r0, #136]	@ 0x88
      pHandle->PolarizationCounter++;
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8007e54:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007e56:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 8007e58:	600b      	str	r3, [r1, #0]
}
 8007e5a:	4770      	bx	lr

08007e5c <R3_2_HFCurrentsPolarizationC>:
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007e5c:	f890 3099 	ldrb.w	r3, [r0, #153]	@ 0x99
{
 8007e60:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007e62:	3314      	adds	r3, #20
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007e64:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 8007e68:	6822      	ldr	r2, [r4, #0]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007e6a:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8007e6e:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 8007e72:	6853      	ldr	r3, [r2, #4]
 8007e74:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007e78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e7c:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8007e7e:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 8007e82:	2b0f      	cmp	r3, #15
 8007e84:	d80a      	bhi.n	8007e9c <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 8007e86:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007e8a:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 8007e8e:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007e90:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 8007e92:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007e94:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 8007e98:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8007e9c:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 8007ea2:	600b      	str	r3, [r1, #0]
}
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop

08007ea8 <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007ea8:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8007eac:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007eb0:	681b      	ldr	r3, [r3, #0]
  pHandle->ADCRegularLocked = true;
 8007eb2:	f04f 0c01 	mov.w	ip, #1
{
 8007eb6:	b5f0      	push	{r4, r5, r6, r7, lr}
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8007eb8:	fa22 f10c 	lsr.w	r1, r2, ip
  pHandle->_Super.TurnOnLowSidesAction = false;
 8007ebc:	f04f 0e00 	mov.w	lr, #0
 8007ec0:	f880 e07c 	strb.w	lr, [r0, #124]	@ 0x7c
  pHandle->ADCRegularLocked = true;
 8007ec4:	f880 c0a0 	strb.w	ip, [r0, #160]	@ 0xa0
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 8007ec8:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007eca:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007ecc:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007ece:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007ed0:	f06f 0101 	mvn.w	r1, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007ed4:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007ed6:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007ed8:	691a      	ldr	r2, [r3, #16]
 8007eda:	07d2      	lsls	r2, r2, #31
 8007edc:	d5fc      	bpl.n	8007ed8 <R3_2_SwitchOnPWM+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007ede:	f06f 0201 	mvn.w	r2, #1
 8007ee2:	611a      	str	r2, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8007ee4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ee6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007eea:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007eec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007eee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ef2:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 8007ef4:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8007ef8:	2a02      	cmp	r2, #2
 8007efa:	d007      	beq.n	8007f0c <R3_2_SwitchOnPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007efc:	f06f 0201 	mvn.w	r2, #1
 8007f00:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007f02:	68da      	ldr	r2, [r3, #12]
 8007f04:	f042 0201 	orr.w	r2, r2, #1
 8007f08:	60da      	str	r2, [r3, #12]
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 8007f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8007f0c:	6a19      	ldr	r1, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007f0e:	6bc7      	ldr	r7, [r0, #60]	@ 0x3c
 8007f10:	f8b0 c048 	ldrh.w	ip, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007f14:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8007f16:	f8b0 604a 	ldrh.w	r6, [r0, #74]	@ 0x4a
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007f1a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8007f1c:	f8b0 004c 	ldrh.w	r0, [r0, #76]	@ 0x4c
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8007f20:	f240 5255 	movw	r2, #1365	@ 0x555
 8007f24:	4211      	tst	r1, r2
 8007f26:	d004      	beq.n	8007f32 <R3_2_SwitchOnPWM+0x8a>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007f28:	f8c7 c018 	str.w	ip, [r7, #24]
 8007f2c:	61ae      	str	r6, [r5, #24]
 8007f2e:	61a0      	str	r0, [r4, #24]
}
 8007f30:	e7e4      	b.n	8007efc <R3_2_SwitchOnPWM+0x54>
  WRITE_REG(GPIOx->BRR, PinMask);
 8007f32:	f8c7 c028 	str.w	ip, [r7, #40]	@ 0x28
 8007f36:	62ae      	str	r6, [r5, #40]	@ 0x28
 8007f38:	62a0      	str	r0, [r4, #40]	@ 0x28
}
 8007f3a:	e7df      	b.n	8007efc <R3_2_SwitchOnPWM+0x54>

08007f3c <R3_2_SwitchOffPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007f3c:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->_Super.BrakeActionLock)
 8007f40:	f890 1083 	ldrb.w	r1, [r0, #131]	@ 0x83
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007f44:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007f46:	68d3      	ldr	r3, [r2, #12]
 8007f48:	f023 0301 	bic.w	r3, r3, #1
 8007f4c:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007f4e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 8007f50:	f04f 0c00 	mov.w	ip, #0
 8007f54:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007f58:	f880 c07c 	strb.w	ip, [r0, #124]	@ 0x7c
 8007f5c:	6453      	str	r3, [r2, #68]	@ 0x44
  if (true == pHandle->_Super.BrakeActionLock)
 8007f5e:	b919      	cbnz	r1, 8007f68 <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 8007f60:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 8007f64:	2b02      	cmp	r3, #2
 8007f66:	d00c      	beq.n	8007f82 <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007f68:	f06f 0301 	mvn.w	r3, #1
 8007f6c:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007f6e:	6913      	ldr	r3, [r2, #16]
 8007f70:	07db      	lsls	r3, r3, #31
 8007f72:	d5fc      	bpl.n	8007f6e <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007f74:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick */
  pHandle->ADCRegularLocked = false;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	6111      	str	r1, [r2, #16]
 8007f7c:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 8007f80:	4770      	bx	lr
{
 8007f82:	b430      	push	{r4, r5}
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007f84:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	@ 0x3c
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007f88:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007f8c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BRR, PinMask);
 8007f8e:	62a5      	str	r5, [r4, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007f90:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
 8007f94:	628c      	str	r4, [r1, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007f96:	f8b0 104c 	ldrh.w	r1, [r0, #76]	@ 0x4c
 8007f9a:	6299      	str	r1, [r3, #40]	@ 0x28
 8007f9c:	f06f 0301 	mvn.w	r3, #1
 8007fa0:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007fa2:	6913      	ldr	r3, [r2, #16]
 8007fa4:	07d9      	lsls	r1, r3, #31
 8007fa6:	d5fc      	bpl.n	8007fa2 <R3_2_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007fa8:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked = false;
 8007fac:	2300      	movs	r3, #0
 8007fae:	6111      	str	r1, [r2, #16]
}
 8007fb0:	bc30      	pop	{r4, r5}
  pHandle->ADCRegularLocked = false;
 8007fb2:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
}
 8007fb6:	4770      	bx	lr

08007fb8 <R3_2_RLGetPhaseCurrents>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  pStator_Currents: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{
 8007fb8:	b410      	push	{r4}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007fba:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 8007fbe:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007fc0:	6853      	ldr	r3, [r2, #4]
 8007fc2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fca:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8007fcc:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
    wAux = ((int32_t)pHandle->PhaseBOffset)
 8007fd0:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 8007fd4:	480c      	ldr	r0, [pc, #48]	@ (8008008 <R3_2_RLGetPhaseCurrents+0x50>)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8007fd6:	3214      	adds	r2, #20
 8007fd8:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
 8007fdc:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
      if (wAux < INT16_MAX)
 8007fe0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
    wAux = ((int32_t)pHandle->PhaseBOffset)
 8007fe4:	1b1b      	subs	r3, r3, r4
      if (wAux < INT16_MAX)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	bfa8      	it	ge
 8007fea:	4613      	movge	r3, r2
    pStator_Currents->a = (int16_t)wAux;
 8007fec:	4283      	cmp	r3, r0
 8007fee:	bfb8      	it	lt
 8007ff0:	4603      	movlt	r3, r0
 8007ff2:	b21b      	sxth	r3, r3
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f363 020f 	bfi	r2, r3, #0, #16
 8007ffa:	f363 421f 	bfi	r2, r3, #16, #16
    pStator_Currents->b = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007ffe:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 8008002:	600a      	str	r2, [r1, #0]
}
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	ffff8001 	.word	0xffff8001

0800800c <R3_2_RLSwitchOnPWM>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800800c:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
{
 8008010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008014:	6813      	ldr	r3, [r2, #0]
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 8008016:	6b94      	ldr	r4, [r2, #56]	@ 0x38
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 8008018:	6d11      	ldr	r1, [r2, #80]	@ 0x50

    pHandle->ADCRegularLocked=true;
 800801a:	2201      	movs	r2, #1
 800801c:	f880 20a0 	strb.w	r2, [r0, #160]	@ 0xa0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008020:	f06f 0201 	mvn.w	r2, #1
 8008024:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008026:	691a      	ldr	r2, [r3, #16]
 8008028:	07d5      	lsls	r5, r2, #31
 800802a:	d5fc      	bpl.n	8008026 <R3_2_RLSwitchOnPWM+0x1a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800802c:	f06f 0201 	mvn.w	r2, #1
 8008030:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008032:	2201      	movs	r2, #1
 8008034:	635a      	str	r2, [r3, #52]	@ 0x34
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8008036:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
 800803a:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR4, CompareValue);
 800803c:	641a      	str	r2, [r3, #64]	@ 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800803e:	691a      	ldr	r2, [r3, #16]
 8008040:	07d2      	lsls	r2, r2, #31
 8008042:	d5fc      	bpl.n	800803e <R3_2_RLSwitchOnPWM+0x32>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008044:	68da      	ldr	r2, [r3, #12]
 8008046:	f042 0201 	orr.w	r2, r2, #1
 800804a:	60da      	str	r2, [r3, #12]

    /* Enable TIMx update interrupt */
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 800804c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800804e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008052:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008054:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008056:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800805a:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 800805c:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8008060:	2a02      	cmp	r2, #2
 8008062:	d117      	bne.n	8008094 <R3_2_RLSwitchOnPWM+0x88>
    {
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8008064:	6a1a      	ldr	r2, [r3, #32]
      {
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8008066:	f8d0 e03c 	ldr.w	lr, [r0, #60]	@ 0x3c
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800806a:	6c07      	ldr	r7, [r0, #64]	@ 0x40
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800806c:	6c45      	ldr	r5, [r0, #68]	@ 0x44
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800806e:	f8b0 8048 	ldrh.w	r8, [r0, #72]	@ 0x48
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008072:	f8b0 c04a 	ldrh.w	ip, [r0, #74]	@ 0x4a
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008076:	f8b0 604c 	ldrh.w	r6, [r0, #76]	@ 0x4c
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800807a:	f240 5355 	movw	r3, #1365	@ 0x555
 800807e:	421a      	tst	r2, r3
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008080:	bf15      	itete	ne
 8008082:	f8ce 8018 	strne.w	r8, [lr, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8008086:	f8ce 8028 	streq.w	r8, [lr, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800808a:	f8c7 c018 	strne.w	ip, [r7, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 800808e:	f8c7 c028 	streq.w	ip, [r7, #40]	@ 0x28
 8008092:	62ae      	str	r6, [r5, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 8008094:	2303      	movs	r3, #3
 8008096:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
  MODIFY_REG(ADCx->CR,
 800809a:	68a3      	ldr	r3, [r4, #8]
 800809c:	4a05      	ldr	r2, [pc, #20]	@ (80080b4 <R3_2_RLSwitchOnPWM+0xa8>)
 800809e:	4013      	ands	r3, r2
 80080a0:	f043 0308 	orr.w	r3, r3, #8
 80080a4:	60a3      	str	r3, [r4, #8]
 80080a6:	688b      	ldr	r3, [r1, #8]
 80080a8:	4013      	ands	r3, r2
 80080aa:	f043 0308 	orr.w	r3, r3, #8
 80080ae:	608b      	str	r3, [r1, #8]
    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 80080b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080b4:	7fffffc0 	.word	0x7fffffc0

080080b8 <R3_2_TurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80080b8:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80080bc:	681a      	ldr	r2, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80080be:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80080c2:	f06f 0301 	mvn.w	r3, #1
 80080c6:	f880 c07c 	strb.w	ip, [r0, #124]	@ 0x7c
 80080ca:	6113      	str	r3, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80080cc:	6351      	str	r1, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80080ce:	6391      	str	r1, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80080d0:	63d1      	str	r1, [r2, #60]	@ 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80080d2:	6913      	ldr	r3, [r2, #16]
 80080d4:	07db      	lsls	r3, r3, #31
 80080d6:	d5fc      	bpl.n	80080d2 <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80080d8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80080da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080de:	6453      	str	r3, [r2, #68]	@ 0x44
  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 80080e0:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 80080e4:	2b02      	cmp	r3, #2
 80080e6:	d000      	beq.n	80080ea <R3_2_TurnOnLowSides+0x32>
 80080e8:	4770      	bx	lr
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80080ea:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 80080ee:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80080f0:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80080f2:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 80080f6:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80080f8:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80080fc:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 8008100:	618c      	str	r4, [r1, #24]
}
 8008102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008106:	619a      	str	r2, [r3, #24]
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop

0800810c <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 800810c:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 8008110:	b510      	push	{r4, lr}
 8008112:	f00c 0c3c 	and.w	ip, ip, #60	@ 0x3c
 8008116:	f101 0e08 	add.w	lr, r1, #8
 800811a:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 800811c:	f85e 300c 	ldr.w	r3, [lr, ip]
 8008120:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008124:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008128:	4313      	orrs	r3, r2
 800812a:	f84e 300c 	str.w	r3, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 800812e:	684a      	ldr	r2, [r1, #4]
 8008130:	f000 0303 	and.w	r3, r0, #3
 8008134:	4313      	orrs	r3, r2
 8008136:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 8008138:	680a      	ldr	r2, [r1, #0]
 800813a:	f000 0010 	and.w	r0, r0, #16
 800813e:	2301      	movs	r3, #1
 8008140:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8008142:	ea33 0202 	bics.w	r2, r3, r2
 8008146:	d014      	beq.n	8008172 <R3_2_SetAOReferenceVoltage+0x66>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 8008148:	4a14      	ldr	r2, [pc, #80]	@ (800819c <R3_2_SetAOReferenceVoltage+0x90>)
 800814a:	4815      	ldr	r0, [pc, #84]	@ (80081a0 <R3_2_SetAOReferenceVoltage+0x94>)
 800814c:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 800814e:	680c      	ldr	r4, [r1, #0]
 8008150:	fba0 0202 	umull	r0, r2, r0, r2
 8008154:	0cd2      	lsrs	r2, r2, #19
 8008156:	4323      	orrs	r3, r4
 8008158:	00d2      	lsls	r2, r2, #3
 800815a:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 800815c:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 800815e:	9b00      	ldr	r3, [sp, #0]
 8008160:	b12b      	cbz	r3, 800816e <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 8008162:	9b00      	ldr	r3, [sp, #0]
 8008164:	3b01      	subs	r3, #1
 8008166:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 8008168:	9b00      	ldr	r3, [sp, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1f9      	bne.n	8008162 <R3_2_SetAOReferenceVoltage+0x56>
}
 800816e:	b002      	add	sp, #8
 8008170:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8008172:	4b0a      	ldr	r3, [pc, #40]	@ (800819c <R3_2_SetAOReferenceVoltage+0x90>)
 8008174:	4a0a      	ldr	r2, [pc, #40]	@ (80081a0 <R3_2_SetAOReferenceVoltage+0x94>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	fba2 2303 	umull	r2, r3, r2, r3
 800817c:	0cdb      	lsrs	r3, r3, #19
 800817e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008182:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008184:	9b01      	ldr	r3, [sp, #4]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d0f1      	beq.n	800816e <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 800818a:	9b01      	ldr	r3, [sp, #4]
 800818c:	3b01      	subs	r3, #1
 800818e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008190:	9b01      	ldr	r3, [sp, #4]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1f9      	bne.n	800818a <R3_2_SetAOReferenceVoltage+0x7e>
}
 8008196:	b002      	add	sp, #8
 8008198:	bd10      	pop	{r4, pc}
 800819a:	bf00      	nop
 800819c:	200004ec 	.word	0x200004ec
 80081a0:	431bde83 	.word	0x431bde83

080081a4 <R3_2_RLTurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80081a4:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80081a8:	681a      	ldr	r2, [r3, #0]
  pHandle->ADCRegularLocked = true;
 80081aa:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80081ae:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80081b0:	f06f 0301 	mvn.w	r3, #1
 80081b4:	f880 c0a0 	strb.w	ip, [r0, #160]	@ 0xa0
  WRITE_REG(TIMx->CCR1, CompareValue);
 80081b8:	6351      	str	r1, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80081ba:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80081bc:	6913      	ldr	r3, [r2, #16]
 80081be:	07db      	lsls	r3, r3, #31
 80081c0:	d5fc      	bpl.n	80081bc <R3_2_RLTurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80081c2:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80081c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081c8:	6453      	str	r3, [r2, #68]	@ 0x44
  if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 80081ca:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 80081ce:	2b02      	cmp	r3, #2
 80081d0:	d000      	beq.n	80081d4 <R3_2_RLTurnOnLowSides+0x30>
 80081d2:	4770      	bx	lr
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80081d4:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 80081d8:	b410      	push	{r4}
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80081da:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80081dc:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
 80081e0:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80081e2:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80081e6:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 80081ea:	628c      	str	r4, [r1, #40]	@ 0x28
}
 80081ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80081f2:	4770      	bx	lr

080081f4 <R3_2_Init>:
{
 80081f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80081f8:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 80081fc:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 80081fe:	6d26      	ldr	r6, [r4, #80]	@ 0x50
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8008200:	687a      	ldr	r2, [r7, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008202:	6825      	ldr	r5, [r4, #0]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 8008204:	f8d4 b00c 	ldr.w	fp, [r4, #12]
{
 8008208:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 800820a:	e9d4 c006 	ldrd	ip, r0, [r4, #24]
{
 800820e:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008210:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8008214:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8008218:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 800821a:	6a20      	ldr	r0, [r4, #32]
 800821c:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 800821e:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 8008222:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8008224:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 8008226:	e9d4 a904 	ldrd	sl, r9, [r4, #16]
 800822a:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800822c:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008230:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008232:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008234:	f022 0220 	bic.w	r2, r2, #32
 8008238:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800823a:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800823c:	6872      	ldr	r2, [r6, #4]
 800823e:	f022 0204 	bic.w	r2, r2, #4
 8008242:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008244:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008248:	6872      	ldr	r2, [r6, #4]
 800824a:	f022 0220 	bic.w	r2, r2, #32
 800824e:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008250:	6030      	str	r0, [r6, #0]
      if (TIM1 ==  TIMx)
 8008252:	4a85      	ldr	r2, [pc, #532]	@ (8008468 <R3_2_Init+0x274>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8008254:	4885      	ldr	r0, [pc, #532]	@ (800846c <R3_2_Init+0x278>)
 8008256:	4295      	cmp	r5, r2
 8008258:	6902      	ldr	r2, [r0, #16]
 800825a:	bf0c      	ite	eq
 800825c:	f442 6200 	orreq.w	r2, r2, #2048	@ 0x800
 8008260:	f442 5200 	orrne.w	r2, r2, #8192	@ 0x2000
 8008264:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 8008266:	b181      	cbz	r1, 800828a <R3_2_Init+0x96>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 8008268:	e9d1 2000 	ldrd	r2, r0, [r1]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 800826c:	f8d2 e000 	ldr.w	lr, [r2]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 8008270:	6989      	ldr	r1, [r1, #24]
 8008272:	f04e 0e01 	orr.w	lr, lr, #1
 8008276:	f8c2 e000 	str.w	lr, [r2]
 800827a:	6802      	ldr	r2, [r0, #0]
 800827c:	f042 0201 	orr.w	r2, r2, #1
 8008280:	6002      	str	r2, [r0, #0]
 8008282:	680a      	ldr	r2, [r1, #0]
 8008284:	f042 0201 	orr.w	r2, r2, #1
 8008288:	600a      	str	r2, [r1, #0]
      if (COMP_OCPAx != NULL)
 800828a:	b1b3      	cbz	r3, 80082ba <R3_2_Init+0xc6>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 800828c:	f894 20a7 	ldrb.w	r2, [r4, #167]	@ 0xa7
 8008290:	2a01      	cmp	r2, #1
 8008292:	d00a      	beq.n	80082aa <R3_2_Init+0xb6>
 8008294:	f1bc 0f00 	cmp.w	ip, #0
 8008298:	d007      	beq.n	80082aa <R3_2_Init+0xb6>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 800829a:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	@ 0xa2
 800829e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80082a0:	9303      	str	r3, [sp, #12]
 80082a2:	4661      	mov	r1, ip
 80082a4:	f7ff ff32 	bl	800810c <R3_2_SetAOReferenceVoltage>
 80082a8:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	f042 0201 	orr.w	r2, r2, #1
 80082b0:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80082b8:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 80082ba:	f1bb 0f00 	cmp.w	fp, #0
 80082be:	d017      	beq.n	80082f0 <R3_2_Init+0xfc>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 80082c0:	f894 30a8 	ldrb.w	r3, [r4, #168]	@ 0xa8
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d007      	beq.n	80082d8 <R3_2_Init+0xe4>
 80082c8:	9b00      	ldr	r3, [sp, #0]
 80082ca:	b12b      	cbz	r3, 80082d8 <R3_2_Init+0xe4>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 80082cc:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	@ 0xa2
 80082d0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80082d2:	4619      	mov	r1, r3
 80082d4:	f7ff ff1a 	bl	800810c <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80082d8:	f8db 3000 	ldr.w	r3, [fp]
 80082dc:	f043 0301 	orr.w	r3, r3, #1
 80082e0:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80082e4:	f8db 3000 	ldr.w	r3, [fp]
 80082e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80082ec:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 80082f0:	f1ba 0f00 	cmp.w	sl, #0
 80082f4:	d017      	beq.n	8008326 <R3_2_Init+0x132>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 80082f6:	f894 30a9 	ldrb.w	r3, [r4, #169]	@ 0xa9
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d007      	beq.n	800830e <R3_2_Init+0x11a>
 80082fe:	9b01      	ldr	r3, [sp, #4]
 8008300:	b12b      	cbz	r3, 800830e <R3_2_Init+0x11a>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 8008302:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	@ 0xa2
 8008306:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8008308:	4619      	mov	r1, r3
 800830a:	f7ff feff 	bl	800810c <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800830e:	f8da 3000 	ldr.w	r3, [sl]
 8008312:	f043 0301 	orr.w	r3, r3, #1
 8008316:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800831a:	f8da 3000 	ldr.w	r3, [sl]
 800831e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008322:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 8008326:	f1b9 0f00 	cmp.w	r9, #0
 800832a:	d017      	beq.n	800835c <R3_2_Init+0x168>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 800832c:	f894 30aa 	ldrb.w	r3, [r4, #170]	@ 0xaa
 8008330:	2b01      	cmp	r3, #1
 8008332:	d007      	beq.n	8008344 <R3_2_Init+0x150>
 8008334:	9b02      	ldr	r3, [sp, #8]
 8008336:	b12b      	cbz	r3, 8008344 <R3_2_Init+0x150>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 8008338:	f8b4 20a4 	ldrh.w	r2, [r4, #164]	@ 0xa4
 800833c:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800833e:	4619      	mov	r1, r3
 8008340:	f7ff fee4 	bl	800810c <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008344:	f8d9 3000 	ldr.w	r3, [r9]
 8008348:	f043 0301 	orr.w	r3, r3, #1
 800834c:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008350:	f8d9 3000 	ldr.w	r3, [r9]
 8008354:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008358:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	07da      	lsls	r2, r3, #31
 8008360:	d553      	bpl.n	800840a <R3_2_Init+0x216>
 8008362:	68b3      	ldr	r3, [r6, #8]
 8008364:	07db      	lsls	r3, r3, #31
 8008366:	d54c      	bpl.n	8008402 <R3_2_Init+0x20e>
  volatile uint32_t Brk2Timeout = 1000;
 8008368:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800836c:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800836e:	682b      	ldr	r3, [r5, #0]
 8008370:	f023 0301 	bic.w	r3, r3, #1
 8008374:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008376:	686b      	ldr	r3, [r5, #4]
 8008378:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800837c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008380:	606b      	str	r3, [r5, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008382:	69ab      	ldr	r3, [r5, #24]
 8008384:	f043 0308 	orr.w	r3, r3, #8
 8008388:	61ab      	str	r3, [r5, #24]
 800838a:	69ab      	ldr	r3, [r5, #24]
 800838c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008390:	61ab      	str	r3, [r5, #24]
 8008392:	69eb      	ldr	r3, [r5, #28]
 8008394:	f043 0308 	orr.w	r3, r3, #8
 8008398:	61eb      	str	r3, [r5, #28]
 800839a:	69eb      	ldr	r3, [r5, #28]
 800839c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80083a0:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80083a2:	696b      	ldr	r3, [r5, #20]
 80083a4:	f043 0301 	orr.w	r3, r3, #1
 80083a8:	616b      	str	r3, [r5, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 80083aa:	f894 30ab 	ldrb.w	r3, [r4, #171]	@ 0xab
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d046      	beq.n	8008440 <R3_2_Init+0x24c>
    if (M1 == pHandle->_Super.Motor)
 80083b2:	f898 3078 	ldrb.w	r3, [r8, #120]	@ 0x78
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d034      	beq.n	8008424 <R3_2_Init+0x230>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80083ba:	f06f 0380 	mvn.w	r3, #128	@ 0x80
 80083be:	612b      	str	r3, [r5, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80083c0:	692b      	ldr	r3, [r5, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 80083c2:	9a05      	ldr	r2, [sp, #20]
 80083c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083c8:	b172      	cbz	r2, 80083e8 <R3_2_Init+0x1f4>
 80083ca:	b16b      	cbz	r3, 80083e8 <R3_2_Init+0x1f4>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80083cc:	f46f 7180 	mvn.w	r1, #256	@ 0x100
 80083d0:	e000      	b.n	80083d4 <R3_2_Init+0x1e0>
 80083d2:	b14b      	cbz	r3, 80083e8 <R3_2_Init+0x1f4>
 80083d4:	6129      	str	r1, [r5, #16]
    Brk2Timeout--;
 80083d6:	9b05      	ldr	r3, [sp, #20]
 80083d8:	3b01      	subs	r3, #1
 80083da:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80083dc:	692b      	ldr	r3, [r5, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 80083de:	9a05      	ldr	r2, [sp, #20]
 80083e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083e4:	2a00      	cmp	r2, #0
 80083e6:	d1f4      	bne.n	80083d2 <R3_2_Init+0x1de>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 80083e8:	68eb      	ldr	r3, [r5, #12]
 80083ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ee:	60eb      	str	r3, [r5, #12]
  SET_BIT(TIMx->CCER, Channels);
 80083f0:	6a2b      	ldr	r3, [r5, #32]
 80083f2:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 80083f6:	f043 0305 	orr.w	r3, r3, #5
 80083fa:	622b      	str	r3, [r5, #32]
}
 80083fc:	b007      	add	sp, #28
 80083fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 8008402:	4630      	mov	r0, r6
 8008404:	f7ff fbc2 	bl	8007b8c <R3_2_ADCxInit>
 8008408:	e7ae      	b.n	8008368 <R3_2_Init+0x174>
        R3_2_ADCxInit(ADCx_1);
 800840a:	4638      	mov	r0, r7
 800840c:	f7ff fbbe 	bl	8007b8c <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8008410:	2340      	movs	r3, #64	@ 0x40
 8008412:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800841a:	607b      	str	r3, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800841c:	68b3      	ldr	r3, [r6, #8]
 800841e:	07db      	lsls	r3, r3, #31
 8008420:	d4a2      	bmi.n	8008368 <R3_2_Init+0x174>
 8008422:	e7ee      	b.n	8008402 <R3_2_Init+0x20e>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 8008424:	f894 30a6 	ldrb.w	r3, [r4, #166]	@ 0xa6
 8008428:	2b01      	cmp	r3, #1
 800842a:	d00d      	beq.n	8008448 <R3_2_Init+0x254>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 800842c:	2b03      	cmp	r3, #3
 800842e:	d1c4      	bne.n	80083ba <R3_2_Init+0x1c6>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008430:	2201      	movs	r2, #1
 8008432:	632a      	str	r2, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008434:	696a      	ldr	r2, [r5, #20]
 8008436:	f042 0201 	orr.w	r2, r2, #1
 800843a:	616a      	str	r2, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800843c:	632b      	str	r3, [r5, #48]	@ 0x30
}
 800843e:	e7bc      	b.n	80083ba <R3_2_Init+0x1c6>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 8008440:	f894 30ac 	ldrb.w	r3, [r4, #172]	@ 0xac
 8008444:	2b01      	cmp	r3, #1
 8008446:	d004      	beq.n	8008452 <R3_2_Init+0x25e>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 8008448:	f8b8 3094 	ldrh.w	r3, [r8, #148]	@ 0x94
 800844c:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 800844e:	626b      	str	r3, [r5, #36]	@ 0x24
}
 8008450:	e7b3      	b.n	80083ba <R3_2_Init+0x1c6>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 8008452:	f894 20a6 	ldrb.w	r2, [r4, #166]	@ 0xa6
 8008456:	2a03      	cmp	r2, #3
 8008458:	d1f6      	bne.n	8008448 <R3_2_Init+0x254>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800845a:	632b      	str	r3, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800845c:	696b      	ldr	r3, [r5, #20]
 800845e:	f043 0301 	orr.w	r3, r3, #1
 8008462:	616b      	str	r3, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008464:	632a      	str	r2, [r5, #48]	@ 0x30
}
 8008466:	e7ef      	b.n	8008448 <R3_2_Init+0x254>
 8008468:	40012c00 	.word	0x40012c00
 800846c:	e0042000 	.word	0xe0042000

08008470 <R3_2_SetOffsetCalib>:
{
 8008470:	b410      	push	{r4}
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 8008472:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 8008476:	680b      	ldr	r3, [r1, #0]
 8008478:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    pHdl->offsetCalibStatus = true;
 800847c:	2301      	movs	r3, #1
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 800847e:	e9c0 4223 	strd	r4, r2, [r0, #140]	@ 0x8c
    pHdl->offsetCalibStatus = true;
 8008482:	f880 307f 	strb.w	r3, [r0, #127]	@ 0x7f
}
 8008486:	f85d 4b04 	ldr.w	r4, [sp], #4
 800848a:	4770      	bx	lr

0800848c <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = (int32_t)pHandle->PhaseAOffset;
 800848c:	e9d0 2323 	ldrd	r2, r3, [r0, #140]	@ 0x8c
 8008490:	f8d0 0088 	ldr.w	r0, [r0, #136]	@ 0x88
 8008494:	608b      	str	r3, [r1, #8]
 8008496:	e9c1 0200 	strd	r0, r2, [r1]
}
 800849a:	4770      	bx	lr

0800849c <R3_2_CurrentReadingPolarization>:
{
 800849c:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800849e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80084a2:	681d      	ldr	r5, [r3, #0]
  ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 80084a4:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 80084a6:	6d1e      	ldr	r6, [r3, #80]	@ 0x50
  if (true == pHandle->_Super.offsetCalibStatus)
 80084a8:	f890 307f 	ldrb.w	r3, [r0, #127]	@ 0x7f
{
 80084ac:	b083      	sub	sp, #12
 80084ae:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 80084b0:	b1ab      	cbz	r3, 80084de <R3_2_CurrentReadingPolarization+0x42>
  MODIFY_REG(ADCx->CR,
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	4a46      	ldr	r2, [pc, #280]	@ (80085d0 <R3_2_CurrentReadingPolarization+0x134>)
 80084b6:	4013      	ands	r3, r2
 80084b8:	f043 0308 	orr.w	r3, r3, #8
 80084bc:	60bb      	str	r3, [r7, #8]
 80084be:	68b3      	ldr	r3, [r6, #8]
 80084c0:	4013      	ands	r3, r2
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 80084c2:	2180      	movs	r1, #128	@ 0x80
 80084c4:	f043 0308 	orr.w	r3, r3, #8
 80084c8:	60b3      	str	r3, [r6, #8]
 80084ca:	f8a0 1096 	strh.w	r1, [r0, #150]	@ 0x96
  pHandle->_Super.Sector = SECTOR_5;
 80084ce:	2204      	movs	r2, #4
  pHandle->_Super.BrakeActionLock = false;
 80084d0:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 80084d2:	f884 207a 	strb.w	r2, [r4, #122]	@ 0x7a
  pHandle->_Super.BrakeActionLock = false;
 80084d6:	f884 3083 	strb.w	r3, [r4, #131]	@ 0x83
}
 80084da:	b003      	add	sp, #12
 80084dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 80084de:	6802      	ldr	r2, [r0, #0]
 80084e0:	9200      	str	r2, [sp, #0]
    pHandle->PhaseAOffset = 0U;
 80084e2:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 80084e6:	6942      	ldr	r2, [r0, #20]
 80084e8:	9201      	str	r2, [sp, #4]
    pHandle->PolarizationCounter = 0U;
 80084ea:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    pHandle->PhaseCOffset = 0U;
 80084ee:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  CLEAR_BIT(TIMx->CCER, Channels);
 80084f2:	6a2b      	ldr	r3, [r5, #32]
 80084f4:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 80084f8:	f023 0305 	bic.w	r3, r3, #5
 80084fc:	622b      	str	r3, [r5, #32]
    pHandle->PolarizationSector=SECTOR_5;
 80084fe:	2304      	movs	r3, #4
 8008500:	f880 3099 	strb.w	r3, [r0, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_5;
 8008504:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8008508:	4b32      	ldr	r3, [pc, #200]	@ (80085d4 <R3_2_CurrentReadingPolarization+0x138>)
 800850a:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 800850c:	4b32      	ldr	r3, [pc, #200]	@ (80085d8 <R3_2_CurrentReadingPolarization+0x13c>)
 800850e:	6143      	str	r3, [r0, #20]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008510:	2380      	movs	r3, #128	@ 0x80
 8008512:	f8a0 3096 	strh.w	r3, [r0, #150]	@ 0x96
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8008516:	f7ff fcc7 	bl	8007ea8 <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 800851a:	4a30      	ldr	r2, [pc, #192]	@ (80085dc <R3_2_CurrentReadingPolarization+0x140>)
 800851c:	686b      	ldr	r3, [r5, #4]
 800851e:	4013      	ands	r3, r2
 8008520:	2b70      	cmp	r3, #112	@ 0x70
 8008522:	d1fb      	bne.n	800851c <R3_2_CurrentReadingPolarization+0x80>
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	4a2a      	ldr	r2, [pc, #168]	@ (80085d0 <R3_2_CurrentReadingPolarization+0x134>)
 8008528:	4013      	ands	r3, r2
 800852a:	f043 0308 	orr.w	r3, r3, #8
 800852e:	60bb      	str	r3, [r7, #8]
 8008530:	68b3      	ldr	r3, [r6, #8]
 8008532:	4013      	ands	r3, r2
 8008534:	f043 0308 	orr.w	r3, r3, #8
                           pHandle->pParams_str->RepetitionCounter,
 8008538:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
 800853c:	60b3      	str	r3, [r6, #8]
    waitForPolarizationEnd(TIMx,
 800853e:	f104 0798 	add.w	r7, r4, #152	@ 0x98
 8008542:	f104 0656 	add.w	r6, r4, #86	@ 0x56
 8008546:	f892 20a6 	ldrb.w	r2, [r2, #166]	@ 0xa6
 800854a:	4631      	mov	r1, r6
 800854c:	463b      	mov	r3, r7
 800854e:	4628      	mov	r0, r5
 8008550:	f7f9 ffae 	bl	80024b0 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008554:	4620      	mov	r0, r4
 8008556:	f7ff fcf1 	bl	8007f3c <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 800855a:	2300      	movs	r3, #0
 800855c:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
    pHandle->PolarizationSector=SECTOR_1;
 8008560:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_1;
 8008564:	f884 307a 	strb.w	r3, [r4, #122]	@ 0x7a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8008568:	4b1d      	ldr	r3, [pc, #116]	@ (80085e0 <R3_2_CurrentReadingPolarization+0x144>)
 800856a:	6023      	str	r3, [r4, #0]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800856c:	4620      	mov	r0, r4
 800856e:	f7ff fc9b 	bl	8007ea8 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 8008572:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
    waitForPolarizationEnd(TIMx,
 8008576:	463b      	mov	r3, r7
 8008578:	f892 20a6 	ldrb.w	r2, [r2, #166]	@ 0xa6
 800857c:	4631      	mov	r1, r6
 800857e:	4628      	mov	r0, r5
 8008580:	f7f9 ff96 	bl	80024b0 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008584:	4620      	mov	r0, r4
 8008586:	f7ff fcd9 	bl	8007f3c <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800858a:	e9d4 1222 	ldrd	r1, r2, [r4, #136]	@ 0x88
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800858e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 8008592:	0908      	lsrs	r0, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008594:	0911      	lsrs	r1, r2, #4
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008596:	091a      	lsrs	r2, r3, #4
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 8008598:	f8b4 3094 	ldrh.w	r3, [r4, #148]	@ 0x94
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800859c:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 80085a0:	e9c4 0122 	strd	r0, r1, [r4, #136]	@ 0x88
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 80085a4:	085b      	lsrs	r3, r3, #1
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80085a6:	9900      	ldr	r1, [sp, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 80085a8:	9a01      	ldr	r2, [sp, #4]
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80085aa:	6021      	str	r1, [r4, #0]
    pHandle->_Super.offsetCalibStatus = true;
 80085ac:	2001      	movs	r0, #1
 80085ae:	f884 007f 	strb.w	r0, [r4, #127]	@ 0x7f
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 80085b2:	6162      	str	r2, [r4, #20]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80085b4:	636b      	str	r3, [r5, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80085b6:	63ab      	str	r3, [r5, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80085b8:	63eb      	str	r3, [r5, #60]	@ 0x3c
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 80085ba:	696b      	ldr	r3, [r5, #20]
 80085bc:	f043 0320 	orr.w	r3, r3, #32
 80085c0:	616b      	str	r3, [r5, #20]
  SET_BIT(TIMx->CCER, Channels);
 80085c2:	6a2b      	ldr	r3, [r5, #32]
 80085c4:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 80085c8:	f043 0305 	orr.w	r3, r3, #5
 80085cc:	622b      	str	r3, [r5, #32]
}
 80085ce:	e77e      	b.n	80084ce <R3_2_CurrentReadingPolarization+0x32>
 80085d0:	7fffffc0 	.word	0x7fffffc0
 80085d4:	08007e09 	.word	0x08007e09
 80085d8:	08007dc5 	.word	0x08007dc5
 80085dc:	02000070 	.word	0x02000070
 80085e0:	08007e5d 	.word	0x08007e5d

080085e4 <R3_2_SetADCSampPointSectX>:
{
 80085e4:	b530      	push	{r4, r5, lr}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 80085e6:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 80085ea:	f8b0 e094 	ldrh.w	lr, [r0, #148]	@ 0x94
 80085ee:	f8d0 109c 	ldr.w	r1, [r0, #156]	@ 0x9c
 80085f2:	ebae 0203 	sub.w	r2, lr, r3
 80085f6:	f8b1 4098 	ldrh.w	r4, [r1, #152]	@ 0x98
 80085fa:	b292      	uxth	r2, r2
 80085fc:	42a2      	cmp	r2, r4
 80085fe:	d917      	bls.n	8008630 <R3_2_SetADCSampPointSectX+0x4c>
      pHandle->_Super.Sector = SECTOR_5;
 8008600:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8008602:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 8008606:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800860a:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800860c:	680a      	ldr	r2, [r1, #0]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 800860e:	f8b0 5050 	ldrh.w	r5, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8008612:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8008616:	f8b0 1054 	ldrh.w	r1, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR1, CompareValue);
 800861a:	6355      	str	r5, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800861c:	6394      	str	r4, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800861e:	63d1      	str	r1, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008620:	6413      	str	r3, [r2, #64]	@ 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008622:	6852      	ldr	r2, [r2, #4]
 8008624:	4b10      	ldr	r3, [pc, #64]	@ (8008668 <R3_2_SetADCSampPointSectX+0x84>)
 8008626:	421a      	tst	r2, r3
}
 8008628:	bf14      	ite	ne
 800862a:	2001      	movne	r0, #1
 800862c:	2000      	moveq	r0, #0
 800862e:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 8008630:	f8b0 c05a 	ldrh.w	ip, [r0, #90]	@ 0x5a
 8008634:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 8008638:	fa1f fc8c 	uxth.w	ip, ip
 800863c:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8008640:	d904      	bls.n	800864c <R3_2_SetADCSampPointSectX+0x68>
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8008642:	f8b1 209c 	ldrh.w	r2, [r1, #156]	@ 0x9c
 8008646:	1a9b      	subs	r3, r3, r2
 8008648:	b29b      	uxth	r3, r3
 800864a:	e7df      	b.n	800860c <R3_2_SetADCSampPointSectX+0x28>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 800864c:	4423      	add	r3, r4
 800864e:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 8008650:	459e      	cmp	lr, r3
 8008652:	d8db      	bhi.n	800860c <R3_2_SetADCSampPointSectX+0x28>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008654:	43db      	mvns	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 8008656:	f44f 7280 	mov.w	r2, #256	@ 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800865a:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 800865e:	f8a0 2096 	strh.w	r2, [r0, #150]	@ 0x96
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008662:	b29b      	uxth	r3, r3
 8008664:	e7d2      	b.n	800860c <R3_2_SetADCSampPointSectX+0x28>
 8008666:	bf00      	nop
 8008668:	02000070 	.word	0x02000070

0800866c <R3_2_TIMx_UP_IRQHandler>:
{
 800866c:	b4f0      	push	{r4, r5, r6, r7}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800866e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8008672:	f890 407a 	ldrb.w	r4, [r0, #122]	@ 0x7a
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008676:	685e      	ldr	r6, [r3, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008678:	681d      	ldr	r5, [r3, #0]
{
 800867a:	4601      	mov	r1, r0
 800867c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008680:	6b82      	ldr	r2, [r0, #56]	@ 0x38
    if (OPAMPParams != NULL)
 8008682:	b1d6      	cbz	r6, 80086ba <R3_2_TIMx_UP_IRQHandler+0x4e>
 8008684:	ea4f 0c84 	mov.w	ip, r4, lsl #2
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 8008688:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800868a:	2b00      	cmp	r3, #0
 800868c:	d1fc      	bne.n	8008688 <R3_2_TIMx_UP_IRQHandler+0x1c>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 800868e:	eb06 030c 	add.w	r3, r6, ip
 8008692:	6b1f      	ldr	r7, [r3, #48]	@ 0x30
      if (OpampConfig != OPAMP_UNCHANGED)
 8008694:	f1b7 3fff 	cmp.w	r7, #4294967295
 8008698:	d006      	beq.n	80086a8 <R3_2_TIMx_UP_IRQHandler+0x3c>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 800869a:	f856 6024 	ldr.w	r6, [r6, r4, lsl #2]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 800869e:	6834      	ldr	r4, [r6, #0]
 80086a0:	f424 7486 	bic.w	r4, r4, #268	@ 0x10c
 80086a4:	433c      	orrs	r4, r7
 80086a6:	6034      	str	r4, [r6, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 80086a8:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
      if (OpampConfig != OPAMP_UNCHANGED)
 80086aa:	1c66      	adds	r6, r4, #1
 80086ac:	d005      	beq.n	80086ba <R3_2_TIMx_UP_IRQHandler+0x4e>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 80086ae:	699e      	ldr	r6, [r3, #24]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 80086b0:	6833      	ldr	r3, [r6, #0]
 80086b2:	f423 7386 	bic.w	r3, r3, #268	@ 0x10c
 80086b6:	4323      	orrs	r3, r4
 80086b8:	6033      	str	r3, [r6, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 80086ba:	f8b1 3096 	ldrh.w	r3, [r1, #150]	@ 0x96
 80086be:	6e84      	ldr	r4, [r0, #104]	@ 0x68
 80086c0:	431c      	orrs	r4, r3
 80086c2:	64d4      	str	r4, [r2, #76]	@ 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 80086c4:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80086c6:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 80086ca:	4303      	orrs	r3, r0
 80086cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80086ce:	686b      	ldr	r3, [r5, #4]
 80086d0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80086d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 80086d8:	2280      	movs	r2, #128	@ 0x80
 80086da:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80086de:	606b      	str	r3, [r5, #4]
}
 80086e0:	f101 0078 	add.w	r0, r1, #120	@ 0x78
 80086e4:	bcf0      	pop	{r4, r5, r6, r7}
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 80086e6:	f8a1 2096 	strh.w	r2, [r1, #150]	@ 0x96
}
 80086ea:	4770      	bx	lr

080086ec <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 80086ec:	f890 107e 	ldrb.w	r1, [r0, #126]	@ 0x7e
{
 80086f0:	b410      	push	{r4}
  if (false == pHandle->_Super.RLDetectionMode)
 80086f2:	2900      	cmp	r1, #0
 80086f4:	d13f      	bne.n	8008776 <R3_2_RLDetectionModeEnable+0x8a>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80086f6:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80086fa:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80086fc:	699a      	ldr	r2, [r3, #24]
 80086fe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008702:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8008706:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800870a:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800870c:	6a1a      	ldr	r2, [r3, #32]
 800870e:	f042 0201 	orr.w	r2, r2, #1
 8008712:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008714:	6a1a      	ldr	r2, [r3, #32]
 8008716:	f022 0204 	bic.w	r2, r2, #4
 800871a:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800871c:	6359      	str	r1, [r3, #52]	@ 0x34
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 800871e:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8008722:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008724:	f103 0418 	add.w	r4, r3, #24
 8008728:	d033      	beq.n	8008792 <R3_2_RLDetectionModeEnable+0xa6>
    else if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 800872a:	2a02      	cmp	r2, #2
 800872c:	d10f      	bne.n	800874e <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800872e:	699a      	ldr	r2, [r3, #24]
 8008730:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008734:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8008738:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800873c:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800873e:	6a1a      	ldr	r2, [r3, #32]
 8008740:	f042 0210 	orr.w	r2, r2, #16
 8008744:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008746:	6a1a      	ldr	r2, [r3, #32]
 8008748:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800874c:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800874e:	6862      	ldr	r2, [r4, #4]
 8008750:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008754:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8008758:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800875c:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 800875e:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8008760:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
 8008764:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008768:	621a      	str	r2, [r3, #32]
 800876a:	6a1a      	ldr	r2, [r3, #32]
 800876c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008770:	621a      	str	r2, [r3, #32]
 8008772:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008776:	4b0f      	ldr	r3, [pc, #60]	@ (80087b4 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8008778:	490f      	ldr	r1, [pc, #60]	@ (80087b8 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800877a:	4a10      	ldr	r2, [pc, #64]	@ (80087bc <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800877c:	4c10      	ldr	r4, [pc, #64]	@ (80087c0 <R3_2_RLDetectionModeEnable+0xd4>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800877e:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 8008780:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008782:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008784:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8008788:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 800878c:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 8008790:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008792:	699a      	ldr	r2, [r3, #24]
 8008794:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008798:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800879c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80087a0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 80087a2:	6a1a      	ldr	r2, [r3, #32]
 80087a4:	f022 0210 	bic.w	r2, r2, #16
 80087a8:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 80087aa:	6a1a      	ldr	r2, [r3, #32]
 80087ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087b0:	621a      	str	r2, [r3, #32]
}
 80087b2:	e7cc      	b.n	800874e <R3_2_RLDetectionModeEnable+0x62>
 80087b4:	080081a5 	.word	0x080081a5
 80087b8:	0800800d 	.word	0x0800800d
 80087bc:	08007f3d 	.word	0x08007f3d
 80087c0:	08007fb9 	.word	0x08007fb9

080087c4 <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 80087c4:	f890 307e 	ldrb.w	r3, [r0, #126]	@ 0x7e
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d03d      	beq.n	8008848 <R3_2_RLDetectionModeDisable+0x84>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80087cc:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 80087d0:	f8b0 1094 	ldrh.w	r1, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80087d4:	681b      	ldr	r3, [r3, #0]
{
 80087d6:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80087d8:	699a      	ldr	r2, [r3, #24]
 80087da:	4c40      	ldr	r4, [pc, #256]	@ (80088dc <R3_2_RLDetectionModeDisable+0x118>)
 80087dc:	4022      	ands	r2, r4
 80087de:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80087e2:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80087e4:	6a1a      	ldr	r2, [r3, #32]
 80087e6:	f042 0201 	orr.w	r2, r2, #1
 80087ea:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 80087ec:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 80087f0:	2a01      	cmp	r2, #1
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 80087f2:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 80087f6:	d028      	beq.n	800884a <R3_2_RLDetectionModeDisable+0x86>
    else if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 80087f8:	2a02      	cmp	r2, #2
 80087fa:	d04a      	beq.n	8008892 <R3_2_RLDetectionModeDisable+0xce>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80087fc:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80087fe:	699a      	ldr	r2, [r3, #24]
 8008800:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008804:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8008808:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 800880c:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800880e:	6a1a      	ldr	r2, [r3, #32]
 8008810:	f042 0210 	orr.w	r2, r2, #16
 8008814:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008816:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008818:	69da      	ldr	r2, [r3, #28]
 800881a:	4022      	ands	r2, r4
 800881c:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8008820:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008822:	6a1a      	ldr	r2, [r3, #32]
 8008824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008828:	621a      	str	r2, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800882a:	4a2d      	ldr	r2, [pc, #180]	@ (80088e0 <R3_2_RLDetectionModeDisable+0x11c>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 800882c:	63d9      	str	r1, [r3, #60]	@ 0x3c
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 800882e:	492d      	ldr	r1, [pc, #180]	@ (80088e4 <R3_2_RLDetectionModeDisable+0x120>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008830:	6002      	str	r2, [r0, #0]
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008832:	4a2d      	ldr	r2, [pc, #180]	@ (80088e8 <R3_2_RLDetectionModeDisable+0x124>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8008834:	4c2d      	ldr	r4, [pc, #180]	@ (80088ec <R3_2_RLDetectionModeDisable+0x128>)
 8008836:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 8008838:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800883a:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 800883e:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 8008842:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 8008846:	4770      	bx	lr
 8008848:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 800884a:	6a1a      	ldr	r2, [r3, #32]
 800884c:	f042 0204 	orr.w	r2, r2, #4
 8008850:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008852:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008854:	699a      	ldr	r2, [r3, #24]
 8008856:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800885a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800885e:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 8008862:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008864:	6a1a      	ldr	r2, [r3, #32]
 8008866:	f042 0210 	orr.w	r2, r2, #16
 800886a:	621a      	str	r2, [r3, #32]
 800886c:	6a1a      	ldr	r2, [r3, #32]
 800886e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008872:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008874:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008876:	69da      	ldr	r2, [r3, #28]
 8008878:	4022      	ands	r2, r4
 800887a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800887e:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008880:	6a1a      	ldr	r2, [r3, #32]
 8008882:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008886:	621a      	str	r2, [r3, #32]
 8008888:	6a1a      	ldr	r2, [r3, #32]
 800888a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800888e:	621a      	str	r2, [r3, #32]
}
 8008890:	e7cb      	b.n	800882a <R3_2_RLDetectionModeDisable+0x66>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008892:	6a1a      	ldr	r2, [r3, #32]
 8008894:	f022 0204 	bic.w	r2, r2, #4
 8008898:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800889a:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800889c:	699a      	ldr	r2, [r3, #24]
 800889e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80088a2:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 80088a6:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 80088aa:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80088ac:	6a1a      	ldr	r2, [r3, #32]
 80088ae:	f042 0210 	orr.w	r2, r2, #16
 80088b2:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80088b4:	6a1a      	ldr	r2, [r3, #32]
 80088b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088ba:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80088bc:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80088be:	69da      	ldr	r2, [r3, #28]
 80088c0:	4022      	ands	r2, r4
 80088c2:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80088c6:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 80088c8:	6a1a      	ldr	r2, [r3, #32]
 80088ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088ce:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80088d0:	6a1a      	ldr	r2, [r3, #32]
 80088d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088d6:	621a      	str	r2, [r3, #32]
}
 80088d8:	e7a7      	b.n	800882a <R3_2_RLDetectionModeDisable+0x66>
 80088da:	bf00      	nop
 80088dc:	fffeff8c 	.word	0xfffeff8c
 80088e0:	08007c49 	.word	0x08007c49
 80088e4:	08007ea9 	.word	0x08007ea9
 80088e8:	08007f3d 	.word	0x08007f3d
 80088ec:	080080b9 	.word	0x080080b9

080088f0 <R3_2_RLDetectionModeSetDuty>:
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80088f0:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 80088f4:	f8b0 c094 	ldrh.w	ip, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80088f8:	6812      	ldr	r2, [r2, #0]
{
 80088fa:	4603      	mov	r3, r0
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80088fc:	69d0      	ldr	r0, [r2, #28]
 80088fe:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8008902:	fb0c f101 	mul.w	r1, ip, r1
 8008906:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
{
 800890a:	b410      	push	{r4}
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800890c:	0c09      	lsrs	r1, r1, #16
    pHandle->ADCRegularLocked = true;
 800890e:	2401      	movs	r4, #1
 8008910:	f440 40e0 	orr.w	r0, r0, #28672	@ 0x7000
 8008914:	f883 40a0 	strb.w	r4, [r3, #160]	@ 0xa0
    pHandle->_Super.CntPhA = (uint16_t)val;
 8008918:	f8a3 1050 	strh.w	r1, [r3, #80]	@ 0x50
 800891c:	61d0      	str	r0, [r2, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 800891e:	f8b3 0074 	ldrh.w	r0, [r3, #116]	@ 0x74
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 8008922:	f8b3 4076 	ldrh.w	r4, [r3, #118]	@ 0x76
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 8008926:	ebac 0000 	sub.w	r0, ip, r0
  WRITE_REG(TIMx->CCR4, CompareValue);
 800892a:	6410      	str	r0, [r2, #64]	@ 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 800892c:	63d4      	str	r4, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800892e:	6351      	str	r1, [r2, #52]	@ 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008930:	6851      	ldr	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8008932:	f8b3 0056 	ldrh.w	r0, [r3, #86]	@ 0x56
 8008936:	f021 7100 	bic.w	r1, r1, #33554432	@ 0x2000000
 800893a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
    pHdl->Sector = SECTOR_4;
 800893e:	f04f 0c03 	mov.w	ip, #3
 8008942:	f041 0170 	orr.w	r1, r1, #112	@ 0x70
 8008946:	6051      	str	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8008948:	2801      	cmp	r0, #1
    pHdl->Sector = SECTOR_4;
 800894a:	f883 c07a 	strb.w	ip, [r3, #122]	@ 0x7a
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800894e:	6852      	ldr	r2, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8008950:	d007      	beq.n	8008962 <R3_2_RLDetectionModeSetDuty+0x72>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008952:	4b07      	ldr	r3, [pc, #28]	@ (8008970 <R3_2_RLDetectionModeSetDuty+0x80>)
}
 8008954:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008958:	421a      	tst	r2, r3
 800895a:	bf14      	ite	ne
 800895c:	2001      	movne	r0, #1
 800895e:	2000      	moveq	r0, #0
}
 8008960:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 8008962:	2200      	movs	r2, #0
}
 8008964:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 8008968:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800896c:	4770      	bx	lr
 800896e:	bf00      	nop
 8008970:	02000070 	.word	0x02000070

08008974 <R3_2_RLTurnOnLowSidesAndStart>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008974:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8008978:	681b      	ldr	r3, [r3, #0]

    pHandle->ADCRegularLocked=true;
 800897a:	2101      	movs	r1, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800897c:	f06f 0201 	mvn.w	r2, #1
{
 8008980:	b430      	push	{r4, r5}
    pHandle->ADCRegularLocked=true;
 8008982:	f880 10a0 	strb.w	r1, [r0, #160]	@ 0xa0
 8008986:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008988:	691a      	ldr	r2, [r3, #16]
 800898a:	07d1      	lsls	r1, r2, #31
 800898c:	d5fc      	bpl.n	8008988 <R3_2_RLTurnOnLowSidesAndStart+0x14>
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH2(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH3(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 800898e:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008992:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008994:	f06f 0401 	mvn.w	r4, #1
 8008998:	3a05      	subs	r2, #5
 800899a:	611c      	str	r4, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800899c:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800899e:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80089a0:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80089a2:	641a      	str	r2, [r3, #64]	@ 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80089a4:	691a      	ldr	r2, [r3, #16]
 80089a6:	07d2      	lsls	r2, r2, #31
 80089a8:	d5fc      	bpl.n	80089a4 <R3_2_RLTurnOnLowSidesAndStart+0x30>
    {
      /* Nothing to do */
    }

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 80089aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80089b0:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80089b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80089b8:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs (TIMx);

    if (ES_GPIO == pHandle->_Super.LowSideOutputs )
 80089ba:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 80089be:	2a02      	cmp	r2, #2
 80089c0:	d10b      	bne.n	80089da <R3_2_RLTurnOnLowSidesAndStart+0x66>
    {
      /* It is executed during calibration phase the EN signal shall stay off */
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80089c2:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	@ 0x3c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80089c6:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80089ca:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BSRR, PinMask);
 80089cc:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80089ce:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
 80089d2:	618c      	str	r4, [r1, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80089d4:	f8b0 104c 	ldrh.w	r1, [r0, #76]	@ 0x4c
 80089d8:	6191      	str	r1, [r2, #24]
    else
    {
      /* Nothing to do */
    }

    pHdl->Sector = SECTOR_4;
 80089da:	2203      	movs	r2, #3
 80089dc:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
  SET_BIT(TIMx->CCER, Channels);
 80089e0:	6a1a      	ldr	r2, [r3, #32]
 80089e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80089e6:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80089e8:	68da      	ldr	r2, [r3, #12]
 80089ea:	f042 0201 	orr.w	r2, r2, #1

    LL_TIM_EnableIT_UPDATE(TIMx);
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 80089ee:	bc30      	pop	{r4, r5}
 80089f0:	60da      	str	r2, [r3, #12]
 80089f2:	4770      	bx	lr

080089f4 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80089f4:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 80089f8:	8a42      	ldrh	r2, [r0, #18]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80089fa:	8943      	ldrh	r3, [r0, #10]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80089fc:	4494      	add	ip, r2
 80089fe:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 8008a02:	b430      	push	{r4, r5}
 8008a04:	2500      	movs	r5, #0
 8008a06:	f36c 050f 	bfi	r5, ip, #0, #16
 8008a0a:	f36c 451f 	bfi	r5, ip, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008a0e:	b14b      	cbz	r3, 8008a24 <RVBS_Clear+0x30>
    {
      pHandle->aBuffer[index] = aux;
 8008a10:	6944      	ldr	r4, [r0, #20]
 8008a12:	2300      	movs	r3, #0
 8008a14:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008a16:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 8008a18:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008a1c:	8941      	ldrh	r1, [r0, #10]
 8008a1e:	b29a      	uxth	r2, r3
 8008a20:	4291      	cmp	r1, r2
 8008a22:	d8f7      	bhi.n	8008a14 <RVBS_Clear+0x20>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 8008a24:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 8008a26:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 8008a28:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 8008a2a:	bc30      	pop	{r4, r5}
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop

08008a30 <RVBS_Init>:
{
 8008a30:	b508      	push	{r3, lr}
    RVBS_Clear(pHandle);
 8008a32:	f7ff ffdf 	bl	80089f4 <RVBS_Clear>
}
 8008a36:	bd08      	pop	{r3, pc}

08008a38 <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8008a38:	8982      	ldrh	r2, [r0, #12]
 8008a3a:	89c1      	ldrh	r1, [r0, #14]
	{
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8008a3c:	88c3      	ldrh	r3, [r0, #6]
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8008a3e:	428a      	cmp	r2, r1
 8008a40:	d010      	beq.n	8008a64 <RVBS_CheckFaultState+0x2c>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8008a42:	f8b0 c012 	ldrh.w	ip, [r0, #18]
 8008a46:	459c      	cmp	ip, r3
 8008a48:	d80a      	bhi.n	8008a60 <RVBS_CheckFaultState+0x28>
{
 8008a4a:	b410      	push	{r4}
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8008a4c:	7c04      	ldrb	r4, [r0, #16]
 8008a4e:	b994      	cbnz	r4, 8008a76 <RVBS_CheckFaultState+0x3e>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 8008a50:	4299      	cmp	r1, r3
 8008a52:	d914      	bls.n	8008a7e <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 8008a54:	2301      	movs	r3, #1
 8008a56:	7403      	strb	r3, [r0, #16]
        {
          pHandle->OverVoltageHysteresisUpDir = false;
          fault = MC_OVER_VOLT;
        }
        else{
          fault = MC_NO_ERROR;
 8008a58:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 8008a5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a5e:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 8008a60:	2004      	movs	r0, #4
 8008a62:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d30c      	bcc.n	8008a82 <RVBS_CheckFaultState+0x4a>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8008a68:	8a40      	ldrh	r0, [r0, #18]
 8008a6a:	4298      	cmp	r0, r3
 8008a6c:	bf94      	ite	ls
 8008a6e:	2000      	movls	r0, #0
 8008a70:	2001      	movhi	r0, #1
 8008a72:	0080      	lsls	r0, r0, #2
 8008a74:	4770      	bx	lr
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d2ee      	bcs.n	8008a58 <RVBS_CheckFaultState+0x20>
          pHandle->OverVoltageHysteresisUpDir = false;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	7403      	strb	r3, [r0, #16]
          fault = MC_OVER_VOLT;
 8008a7e:	2002      	movs	r0, #2
 8008a80:	e7eb      	b.n	8008a5a <RVBS_CheckFaultState+0x22>
 8008a82:	2002      	movs	r0, #2
}
 8008a84:	4770      	bx	lr
 8008a86:	bf00      	nop

08008a88 <RVBS_CalcAvVbus>:
{
 8008a88:	b538      	push	{r3, r4, r5, lr}
    if (0xFFFFU == hAux)
 8008a8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008a8e:	4299      	cmp	r1, r3
{
 8008a90:	4604      	mov	r4, r0
    if (0xFFFFU == hAux)
 8008a92:	d021      	beq.n	8008ad8 <RVBS_CalcAvVbus+0x50>
      pHandle->aBuffer[pHandle->index] = hAux;
 8008a94:	6943      	ldr	r3, [r0, #20]
 8008a96:	7e45      	ldrb	r5, [r0, #25]
 8008a98:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8008a9c:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
 8008aa0:	f01e 02ff 	ands.w	r2, lr, #255	@ 0xff
 8008aa4:	d00d      	beq.n	8008ac2 <RVBS_CalcAvVbus+0x3a>
 8008aa6:	3a01      	subs	r2, #1
 8008aa8:	b2d2      	uxtb	r2, r2
 8008aaa:	eb03 0042 	add.w	r0, r3, r2, lsl #1
 8008aae:	3b02      	subs	r3, #2
      wtemp = 0u;
 8008ab0:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 8008ab2:	f833 cf02 	ldrh.w	ip, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8008ab6:	4298      	cmp	r0, r3
        wtemp += pHandle->aBuffer[i];
 8008ab8:	4462      	add	r2, ip
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8008aba:	d1fa      	bne.n	8008ab2 <RVBS_CalcAvVbus+0x2a>
      wtemp /= pHandle->LowPassFilterBW;
 8008abc:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8008ac0:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8008ac2:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008ac6:	4575      	cmp	r5, lr
        pHandle->index++;
 8008ac8:	bf34      	ite	cc
 8008aca:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 8008acc:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8008ace:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8008ad0:	80a1      	strh	r1, [r4, #4]
        pHandle->index++;
 8008ad2:	bf34      	ite	cc
 8008ad4:	7665      	strbcc	r5, [r4, #25]
        pHandle->index = 0U;
 8008ad6:	7663      	strbcs	r3, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8008ad8:	4620      	mov	r0, r4
 8008ada:	f7ff ffad 	bl	8008a38 <RVBS_CheckFaultState>
 8008ade:	8120      	strh	r0, [r4, #8]
}
 8008ae0:	bd38      	pop	{r3, r4, r5, pc}
 8008ae2:	bf00      	nop

08008ae4 <REMNG_Init>:
  }
  else
  {
#endif
    pHandle->Ext = 0;
    pHandle->TargetFinal = 0;
 8008ae4:	2300      	movs	r3, #0
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 8008ae6:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 8008ae8:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 8008aec:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8008af0:	6142      	str	r2, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 8008af2:	4770      	bx	lr

08008af4 <REMNG_Calc>:
  else
  {
#endif
    int32_t current_ref;

    current_ref = pHandle->Ext;
 8008af4:	e9d0 2102 	ldrd	r2, r1, [r0, #8]

    /* Update the variable and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8008af8:	2901      	cmp	r1, #1
{
 8008afa:	b410      	push	{r4}
 8008afc:	4603      	mov	r3, r0
      pHandle->RampRemainingStep --;
    }
    else if (1U == pHandle->RampRemainingStep)
    {
      /* Set the backup value of TargetFinal */
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008afe:	6944      	ldr	r4, [r0, #20]
    if (pHandle->RampRemainingStep > 1U)
 8008b00:	d909      	bls.n	8008b16 <REMNG_Calc+0x22>
      current_ref += pHandle->IncDecAmount;
 8008b02:	6900      	ldr	r0, [r0, #16]
      pHandle->RampRemainingStep --;
 8008b04:	3901      	subs	r1, #1
      current_ref += pHandle->IncDecAmount;
 8008b06:	4402      	add	r2, r0
      pHandle->RampRemainingStep --;
 8008b08:	60d9      	str	r1, [r3, #12]
    {
      /* Do nothing */
    }

    pHandle->Ext = current_ref;
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008b0a:	fb92 f0f4 	sdiv	r0, r2, r4
    pHandle->Ext = current_ref;
 8008b0e:	609a      	str	r2, [r3, #8]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 8008b10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b14:	4770      	bx	lr
    else if (1U == pHandle->RampRemainingStep)
 8008b16:	d005      	beq.n	8008b24 <REMNG_Calc+0x30>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008b18:	fb92 f0f4 	sdiv	r0, r2, r4
}
 8008b1c:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->Ext = current_ref;
 8008b20:	609a      	str	r2, [r3, #8]
}
 8008b22:	4770      	bx	lr
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008b24:	6840      	ldr	r0, [r0, #4]
 8008b26:	fb04 f200 	mul.w	r2, r4, r0
      pHandle->RampRemainingStep = 0U;
 8008b2a:	2100      	movs	r1, #0
}
 8008b2c:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->RampRemainingStep = 0U;
 8008b30:	60d9      	str	r1, [r3, #12]
    pHandle->Ext = current_ref;
 8008b32:	609a      	str	r2, [r3, #8]
}
 8008b34:	4770      	bx	lr
 8008b36:	bf00      	nop

08008b38 <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 8008b38:	68c0      	ldr	r0, [r0, #12]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (retVal);

}
 8008b3a:	fab0 f080 	clz	r0, r0
 8008b3e:	0940      	lsrs	r0, r0, #5
 8008b40:	4770      	bx	lr
 8008b42:	bf00      	nop

08008b44 <getScalingFactor>:
  int32_t aux;
  uint8_t i;

  if (Target < 0)
  {
    aux = -Target;
 8008b44:	2800      	cmp	r0, #0
 8008b46:	bfb8      	it	lt
 8008b48:	4240      	neglt	r0, r0
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
    if (TargetAbs >= limit)
 8008b4a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008b4e:	d213      	bcs.n	8008b78 <getScalingFactor+0x34>
 8008b50:	2302      	movs	r3, #2
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8008b52:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8008b56:	e001      	b.n	8008b5c <getScalingFactor+0x18>
  for (i = 1U; i < 32U; i++)
 8008b58:	2b20      	cmp	r3, #32
 8008b5a:	d00a      	beq.n	8008b72 <getScalingFactor+0x2e>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8008b5c:	fa2c f203 	lsr.w	r2, ip, r3
    if (TargetAbs >= limit)
 8008b60:	4290      	cmp	r0, r2
 8008b62:	4619      	mov	r1, r3
 8008b64:	f103 0301 	add.w	r3, r3, #1
 8008b68:	d3f6      	bcc.n	8008b58 <getScalingFactor+0x14>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 8008b6a:	3901      	subs	r1, #1
 8008b6c:	2001      	movs	r0, #1
 8008b6e:	4088      	lsls	r0, r1
 8008b70:	4770      	bx	lr
 8008b72:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8008b76:	4770      	bx	lr
    if (TargetAbs >= limit)
 8008b78:	2001      	movs	r0, #1
}
 8008b7a:	4770      	bx	lr

08008b7c <REMNG_ExecRamp>:
{
 8008b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b80:	4604      	mov	r4, r0
 8008b82:	460e      	mov	r6, r1
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008b84:	6880      	ldr	r0, [r0, #8]
 8008b86:	6963      	ldr	r3, [r4, #20]
    if (0U == Durationms)
 8008b88:	4615      	mov	r5, r2
 8008b8a:	b962      	cbnz	r2, 8008ba6 <REMNG_ExecRamp+0x2a>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8008b8c:	4608      	mov	r0, r1
 8008b8e:	f7ff ffd9 	bl	8008b44 <getScalingFactor>
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008b92:	fb00 f606 	mul.w	r6, r0, r6
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8008b96:	6160      	str	r0, [r4, #20]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008b98:	4628      	mov	r0, r5
      pHandle->IncDecAmount = 0;
 8008b9a:	e9c4 5003 	strd	r5, r0, [r4, #12]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008b9e:	60a6      	str	r6, [r4, #8]
}
 8008ba0:	2001      	movs	r0, #1
 8008ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008ba6:	fb90 f8f3 	sdiv	r8, r0, r3
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 8008baa:	eba1 0708 	sub.w	r7, r1, r8
 8008bae:	4638      	mov	r0, r7
 8008bb0:	f7ff ffc8 	bl	8008b44 <getScalingFactor>
 8008bb4:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 8008bb6:	4640      	mov	r0, r8
 8008bb8:	f7ff ffc4 	bl	8008b44 <getScalingFactor>
 8008bbc:	4681      	mov	r9, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	f7ff ffc0 	bl	8008b44 <getScalingFactor>
      if (wScalingFactor <  wScalingFactor2)
 8008bc4:	45ca      	cmp	sl, r9
 8008bc6:	d318      	bcc.n	8008bfa <REMNG_ExecRamp+0x7e>
        if (wScalingFactor2 < wScalingFactor3)
 8008bc8:	4548      	cmp	r0, r9
 8008bca:	bf28      	it	cs
 8008bcc:	4648      	movcs	r0, r9
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8008bce:	fb08 f300 	mul.w	r3, r8, r0
 8008bd2:	60a3      	str	r3, [r4, #8]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8008bd4:	6823      	ldr	r3, [r4, #0]
      aux /= 1000U;
 8008bd6:	4a0b      	ldr	r2, [pc, #44]	@ (8008c04 <REMNG_ExecRamp+0x88>)
      pHandle->ScalingFactor = wScalingFactorMin;
 8008bd8:	6160      	str	r0, [r4, #20]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8008bda:	fb05 f303 	mul.w	r3, r5, r3
      aux /= 1000U;
 8008bde:	fba2 2303 	umull	r2, r3, r2, r3
 8008be2:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8008be4:	1c5d      	adds	r5, r3, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 8008be6:	fb07 f000 	mul.w	r0, r7, r0
      pHandle->TargetFinal = TargetFinal;
 8008bea:	6066      	str	r6, [r4, #4]
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 8008bec:	fb90 f0f5 	sdiv	r0, r0, r5
      pHandle->IncDecAmount = 0;
 8008bf0:	e9c4 5003 	strd	r5, r0, [r4, #12]
}
 8008bf4:	2001      	movs	r0, #1
 8008bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (wScalingFactor < wScalingFactor3)
 8008bfa:	4550      	cmp	r0, sl
 8008bfc:	bf28      	it	cs
 8008bfe:	4650      	movcs	r0, sl
 8008c00:	e7e5      	b.n	8008bce <REMNG_ExecRamp+0x52>
 8008c02:	bf00      	nop
 8008c04:	10624dd3 	.word	0x10624dd3

08008c08 <RUC_Init>:
__weak void RUC_Init(RevUpCtrl_Handle_t *pHandle,
                     SpeednTorqCtrl_Handle_t *pSTC,
                     VirtualSpeedSensor_Handle_t *pVSS,
                     STO_Handle_t *pSNSL,
                     PWMC_Handle_t *pPWM)
{
 8008c08:	b500      	push	{lr}
  {
#endif
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
 8008c0a:	6681      	str	r1, [r0, #104]	@ 0x68
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits */
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008c0c:	6941      	ldr	r1, [r0, #20]
    pHandle->pSNSL = pSNSL;
 8008c0e:	e9c0 231b 	strd	r2, r3, [r0, #108]	@ 0x6c
    pHandle->OTFSCLowside = false;
 8008c12:	f04f 0c00 	mov.w	ip, #0
    pHandle->pPWM = pPWM;
 8008c16:	9b01      	ldr	r3, [sp, #4]
    pHandle->OTFSCLowside = false;
 8008c18:	f8a0 c054 	strh.w	ip, [r0, #84]	@ 0x54
    pHandle->pPWM = pPWM;
 8008c1c:	6743      	str	r3, [r0, #116]	@ 0x74
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008c1e:	b309      	cbz	r1, 8008c64 <RUC_Init+0x5c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008c20:	688b      	ldr	r3, [r1, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008c22:	b323      	cbz	r3, 8008c6e <RUC_Init+0x66>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008c24:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008c26:	b32b      	cbz	r3, 8008c74 <RUC_Init+0x6c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008c28:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008c2a:	b333      	cbz	r3, 8008c7a <RUC_Init+0x72>
 8008c2c:	689b      	ldr	r3, [r3, #8]
      bPhase++;
 8008c2e:	f04f 0c05 	mov.w	ip, #5
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008c32:	b1cb      	cbz	r3, 8008c68 <RUC_Init+0x60>
 8008c34:	2204      	movs	r2, #4
 8008c36:	f04f 0c05 	mov.w	ip, #5
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

      pHandle->bPhaseNbr = bPhase;

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8008c3a:	8803      	ldrh	r3, [r0, #0]
 8008c3c:	4910      	ldr	r1, [pc, #64]	@ (8008c80 <RUC_Init+0x78>)
 8008c3e:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8008c42:	fb0e f303 	mul.w	r3, lr, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008c46:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8008c4a:	fba1 1303 	umull	r1, r3, r1, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008c4e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008c52:	2100      	movs	r1, #0
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8008c54:	099b      	lsrs	r3, r3, #6
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008c56:	6151      	str	r1, [r2, #20]
      pHandle->bPhaseNbr = bPhase;
 8008c58:	f880 c048 	strb.w	ip, [r0, #72]	@ 0x48
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8008c5c:	f880 3056 	strb.w	r3, [r0, #86]	@ 0x56
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 8008c60:	f85d fb04 	ldr.w	pc, [sp], #4
      bPhase++;
 8008c64:	f04f 0c01 	mov.w	ip, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008c68:	f10c 32ff 	add.w	r2, ip, #4294967295
 8008c6c:	e7e5      	b.n	8008c3a <RUC_Init+0x32>
      bPhase++;
 8008c6e:	f04f 0c02 	mov.w	ip, #2
 8008c72:	e7f9      	b.n	8008c68 <RUC_Init+0x60>
 8008c74:	f04f 0c03 	mov.w	ip, #3
 8008c78:	e7f6      	b.n	8008c68 <RUC_Init+0x60>
 8008c7a:	f04f 0c04 	mov.w	ip, #4
 8008c7e:	e7f3      	b.n	8008c68 <RUC_Init+0x60>
 8008c80:	10624dd3 	.word	0x10624dd3

08008c84 <RUC_Clear>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  hMotorDirection: Rotor rotation direction.
  *         This parameter must be -1 or +1.
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 8008c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 8008c88:	f8d0 806c 	ldr.w	r8, [r0, #108]	@ 0x6c
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 8008c8c:	6e87      	ldr	r7, [r0, #104]	@ 0x68
    RevUpCtrl_PhaseParams_t *pPhaseParams = pHandle->ParamsData;

    pHandle->hDirection = hMotorDirection;
 8008c8e:	80c1      	strh	r1, [r0, #6]
    pHandle->EnteredZone1 = false;

    /* Initializes the rev up stages counter */
    pHandle->bStageCnt = 0U;
 8008c90:	2500      	movs	r5, #0
{
 8008c92:	4604      	mov	r4, r0
    pHandle->bStageCnt = 0U;
 8008c94:	f880 5058 	strb.w	r5, [r0, #88]	@ 0x58
    pHandle->bOTFRelCounter = 0U;
 8008c98:	f880 5053 	strb.w	r5, [r0, #83]	@ 0x53
    pHandle->OTFSCLowside = false;
 8008c9c:	f8a0 5054 	strh.w	r5, [r0, #84]	@ 0x54

    /* Calls the clear method of VSS */
    VSS_Clear(pVSS);
 8008ca0:	4640      	mov	r0, r8

    /* Sets the STC in torque mode */
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);

    /* Sets the mechanical starting angle of VSS */
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 8008ca2:	b28e      	uxth	r6, r1
    VSS_Clear(pVSS);
 8008ca4:	f000 fc46 	bl	8009534 <VSS_Clear>
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 8008ca8:	2104      	movs	r1, #4
 8008caa:	4638      	mov	r0, r7
 8008cac:	f000 f8de 	bl	8008e6c <STC_SetControlMode>
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 8008cb0:	8863      	ldrh	r3, [r4, #2]
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8008cb2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008cb6:	fb13 f306 	smulbb	r3, r3, r6
 8008cba:	b21b      	sxth	r3, r3
    pHandle->hElAngleAccu = hMecAngle;
 8008cbc:	f8a8 3030 	strh.w	r3, [r8, #48]	@ 0x30
    pHandle->_Super.hElAngle = hMecAngle;
 8008cc0:	f8a8 3004 	strh.w	r3, [r8, #4]

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 8008cc4:	4629      	mov	r1, r5
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8008cc6:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cca:	4638      	mov	r0, r7
 8008ccc:	f8a8 3006 	strh.w	r3, [r8, #6]
 8008cd0:	462a      	mov	r2, r5
 8008cd2:	f000 f8cf 	bl	8008e74 <STC_ExecRamp>

    /* Gives the first command to STC and VSS */
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 8008cd6:	8a21      	ldrh	r1, [r4, #16]
 8008cd8:	89a2      	ldrh	r2, [r4, #12]
 8008cda:	fb11 f106 	smulbb	r1, r1, r6
 8008cde:	b209      	sxth	r1, r1
 8008ce0:	4638      	mov	r0, r7
 8008ce2:	f000 f8c7 	bl	8008e74 <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 8008ce6:	89e1      	ldrh	r1, [r4, #14]
 8008ce8:	89a2      	ldrh	r2, [r4, #12]
 8008cea:	fb11 f106 	smulbb	r1, r1, r6
 8008cee:	b209      	sxth	r1, r1
 8008cf0:	4640      	mov	r0, r8
 8008cf2:	f000 fcd5 	bl	80096a0 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks */
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 8008cf6:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8008cf8:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 8008cfa:	4a07      	ldr	r2, [pc, #28]	@ (8008d18 <RUC_Clear+0x94>)

    /* Set the next phases parameter pointer */
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5

    /* Timeout counter for PLL reset during OTF */
    pHandle->bResetPLLCnt = 0U;
 8008cfc:	f884 5057 	strb.w	r5, [r4, #87]	@ 0x57
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8008d00:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 8008d04:	fba2 2303 	umull	r2, r3, r2, r3
 8008d08:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008d0a:	6962      	ldr	r2, [r4, #20]
 8008d0c:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 8008d0e:	3301      	adds	r3, #1
 8008d10:	80a3      	strh	r3, [r4, #4]
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 8008d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d16:	bf00      	nop
 8008d18:	10624dd3 	.word	0x10624dd3

08008d1c <RUC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 8008d1c:	8883      	ldrh	r3, [r0, #4]
{
 8008d1e:	b510      	push	{r4, lr}
 8008d20:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 8008d22:	bb43      	cbnz	r3, 8008d76 <RUC_Exec+0x5a>
      /* Nothing to do */
    }

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 8008d24:	68a0      	ldr	r0, [r4, #8]
 8008d26:	b328      	cbz	r0, 8008d74 <RUC_Exec+0x58>
      {
        /* If it becomes zero the current phase has been completed */
        /* Gives the next command to STC and VSS */
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 8008d28:	8881      	ldrh	r1, [r0, #4]
 8008d2a:	88e3      	ldrh	r3, [r4, #6]
 8008d2c:	8802      	ldrh	r2, [r0, #0]
 8008d2e:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8008d30:	fb11 f103 	smulbb	r1, r1, r3
 8008d34:	b209      	sxth	r1, r1
 8008d36:	f000 f89d 	bl	8008e74 <STC_ExecRamp>
                           (uint32_t)(pHandle->pCurrentPhaseParams->hDurationms));

        VSS_SetMecAcceleration(pHandle->pVSS,
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8008d3a:	68a3      	ldr	r3, [r4, #8]
 8008d3c:	88e0      	ldrh	r0, [r4, #6]
 8008d3e:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 8008d40:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8008d42:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 8008d46:	b209      	sxth	r1, r1
 8008d48:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8008d4a:	f000 fca9 	bl	80096a0 <VSS_SetMecAcceleration>
                               pHandle->pCurrentPhaseParams->hDurationms);

        /* Compute hPhaseRemainingTicks */
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8008d4e:	68a1      	ldr	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008d50:	8820      	ldrh	r0, [r4, #0]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8008d52:	880b      	ldrh	r3, [r1, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008d54:	4a0b      	ldr	r2, [pc, #44]	@ (8008d84 <RUC_Exec+0x68>)
        pHandle->hPhaseRemainingTicks++;

        /* Set the next phases parameter pointer */
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8008d56:	6889      	ldr	r1, [r1, #8]
 8008d58:	60a1      	str	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008d5a:	fb00 f303 	mul.w	r3, r0, r3
 8008d5e:	fba2 2303 	umull	r2, r3, r2, r3

        /* Increases the rev up stages counter */
        pHandle->bStageCnt++;
 8008d62:	f894 2058 	ldrb.w	r2, [r4, #88]	@ 0x58
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008d66:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 8008d68:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 8008d6a:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 8008d6c:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 8008d6e:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
  bool retVal = true;
 8008d72:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 8008d74:	bd10      	pop	{r4, pc}
      pHandle->hPhaseRemainingTicks--;
 8008d76:	3b01      	subs	r3, #1
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d0d1      	beq.n	8008d24 <RUC_Exec+0x8>
  bool retVal = true;
 8008d80:	2001      	movs	r0, #1
}
 8008d82:	bd10      	pop	{r4, pc}
 8008d84:	10624dd3 	.word	0x10624dd3

08008d88 <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 8008d88:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 8008d8c:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 8008d90:	4282      	cmp	r2, r0
 8008d92:	bf34      	ite	cc
 8008d94:	2000      	movcc	r0, #0
 8008d96:	2001      	movcs	r0, #1
 8008d98:	4770      	bx	lr
 8008d9a:	bf00      	nop

08008d9c <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 8008d9c:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop

08008da4 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8008da4:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 8008da8:	4603      	mov	r3, r0
 8008daa:	b510      	push	{r4, lr}
    {
      hAux = -(*pMecSpeedUnit);
 8008dac:	fa1f f18c 	uxth.w	r1, ip
    if (*pMecSpeedUnit < 0)
 8008db0:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(*pMecSpeedUnit);
 8008db4:	bfb8      	it	lt
 8008db6:	4249      	neglt	r1, r1
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8008db8:	f8b3 e016 	ldrh.w	lr, [r3, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8008dbc:	78c0      	ldrb	r0, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8008dbe:	781a      	ldrb	r2, [r3, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8008dc0:	8a9c      	ldrh	r4, [r3, #20]
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8008dc2:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
      hAux = -(*pMecSpeedUnit);
 8008dc6:	bfb8      	it	lt
 8008dc8:	b289      	uxthlt	r1, r1
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8008dca:	458e      	cmp	lr, r1
 8008dcc:	d816      	bhi.n	8008dfc <SPD_IsMecSpeedReliable+0x58>
    {
      hAux = -(pHandle->hMecAccelUnitP);
 8008dce:	fa1f fe8c 	uxth.w	lr, ip
    if (pHandle->hMecAccelUnitP < 0)
 8008dd2:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(pHandle->hMecAccelUnitP);
 8008dd6:	bfb8      	it	lt
 8008dd8:	f1ce 0e00 	rsblt	lr, lr, #0
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8008ddc:	f8b3 c018 	ldrh.w	ip, [r3, #24]
      hAux = -(pHandle->hMecAccelUnitP);
 8008de0:	bfb8      	it	lt
 8008de2:	fa1f fe8e 	uxthlt.w	lr, lr
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8008de6:	45f4      	cmp	ip, lr
 8008de8:	d308      	bcc.n	8008dfc <SPD_IsMecSpeedReliable+0x58>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 8008dea:	428c      	cmp	r4, r1
 8008dec:	d306      	bcc.n	8008dfc <SPD_IsMecSpeedReliable+0x58>
        /* Nothing to do */
      }
    }
    else
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8008dee:	4290      	cmp	r0, r2
 8008df0:	d809      	bhi.n	8008e06 <SPD_IsMecSpeedReliable+0x62>
      {
        /* Nothing to do */
      }
    }

    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8008df2:	1a10      	subs	r0, r2, r0
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008df4:	701a      	strb	r2, [r3, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8008df6:	bf18      	it	ne
 8008df8:	2001      	movne	r0, #1
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 8008dfa:	bd10      	pop	{r4, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8008dfc:	4290      	cmp	r0, r2
 8008dfe:	d9f8      	bls.n	8008df2 <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber++;
 8008e00:	3201      	adds	r2, #1
 8008e02:	b2d2      	uxtb	r2, r2
 8008e04:	e7f5      	b.n	8008df2 <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber = 0u;
 8008e06:	2200      	movs	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008e08:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 8008e0a:	2001      	movs	r0, #1
}
 8008e0c:	bd10      	pop	{r4, pc}
 8008e0e:	bf00      	nop

08008e10 <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 8008e10:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8008e14:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
    wAux *= INT16_MAX;
 8008e18:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8008e1c:	fb93 f0f2 	sdiv	r0, r3, r2
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 8008e20:	b200      	sxth	r0, r0
 8008e22:	4770      	bx	lr

08008e24 <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8008e24:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	@ 0x2c
    pHandle->PISpeed = pPI;
 8008e28:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8008e2a:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	@ 0x2e
    pHandle->SPD = SPD_Handle;
 8008e2e:	6142      	str	r2, [r0, #20]
{
 8008e30:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 8008e32:	f890 402a 	ldrb.w	r4, [r0, #42]	@ 0x2a
 8008e36:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 8008e38:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8008e3a:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8008e3e:	0409      	lsls	r1, r1, #16
 8008e40:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 8008e44:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8008e46:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 8008e4a:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8008e4c:	6183      	str	r3, [r0, #24]
}
 8008e4e:	4770      	bx	lr

08008e50 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 8008e50:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8008e52:	4770      	bx	lr

08008e54 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 8008e54:	7803      	ldrb	r3, [r0, #0]
 8008e56:	2b03      	cmp	r3, #3
 8008e58:	d000      	beq.n	8008e5c <STC_Clear+0x8>
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8008e5a:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8008e5c:	6900      	ldr	r0, [r0, #16]
 8008e5e:	2100      	movs	r1, #0
 8008e60:	f7fe bdea 	b.w	8007a38 <PID_SetIntegralTerm>

08008e64 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 8008e64:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop

08008e6c <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8008e6c:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 8008e6e:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8008e70:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8008e72:	4770      	bx	lr

08008e74 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8008e74:	b410      	push	{r4}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008e76:	7803      	ldrb	r3, [r0, #0]
 8008e78:	2b04      	cmp	r3, #4
 8008e7a:	d019      	beq.n	8008eb0 <STC_ExecRamp+0x3c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8008e7c:	f8b0 c01e 	ldrh.w	ip, [r0, #30]
 8008e80:	458c      	cmp	ip, r1
 8008e82:	da03      	bge.n	8008e8c <STC_ExecRamp+0x18>
 8008e84:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8008e86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e8a:	4770      	bx	lr
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 8008e8c:	f9b0 4024 	ldrsh.w	r4, [r0, #36]	@ 0x24
 8008e90:	428c      	cmp	r4, r1
 8008e92:	dcf7      	bgt.n	8008e84 <STC_ExecRamp+0x10>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8008e94:	8c04      	ldrh	r4, [r0, #32]
 8008e96:	428c      	cmp	r4, r1
 8008e98:	dd03      	ble.n	8008ea2 <STC_ExecRamp+0x2e>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8008e9a:	f9b0 4022 	ldrsh.w	r4, [r0, #34]	@ 0x22
 8008e9e:	428c      	cmp	r4, r1
 8008ea0:	dbf0      	blt.n	8008e84 <STC_ExecRamp+0x10>
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8008ea2:	6844      	ldr	r4, [r0, #4]
      if (0U == hDurationms)
 8008ea4:	b9b2      	cbnz	r2, 8008ed4 <STC_ExecRamp+0x60>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8008ea6:	2b03      	cmp	r3, #3
 8008ea8:	d10a      	bne.n	8008ec0 <STC_ExecRamp+0x4c>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8008eaa:	0409      	lsls	r1, r1, #16
 8008eac:	6041      	str	r1, [r0, #4]
 8008eae:	e009      	b.n	8008ec4 <STC_ExecRamp+0x50>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8008eb0:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8008eb2:	428b      	cmp	r3, r1
 8008eb4:	dbe6      	blt.n	8008e84 <STC_ExecRamp+0x10>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8008eb6:	f9b0 3028 	ldrsh.w	r3, [r0, #40]	@ 0x28
 8008eba:	428b      	cmp	r3, r1
 8008ebc:	dce2      	bgt.n	8008e84 <STC_ExecRamp+0x10>
      if (0U == hDurationms)
 8008ebe:	b9da      	cbnz	r2, 8008ef8 <STC_ExecRamp+0x84>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8008ec0:	0409      	lsls	r1, r1, #16
 8008ec2:	6081      	str	r1, [r0, #8]
        pHandle->IncDecAmount = 0;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	461a      	mov	r2, r3
        pHandle->RampRemainingStep = 0U;
 8008ec8:	60c3      	str	r3, [r0, #12]
        pHandle->IncDecAmount = 0;
 8008eca:	6182      	str	r2, [r0, #24]
}
 8008ecc:	f85d 4b04 	ldr.w	r4, [sp], #4
        pHandle->IncDecAmount = 0;
 8008ed0:	2001      	movs	r0, #1
}
 8008ed2:	4770      	bx	lr
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8008ed4:	ea4f 4c24 	mov.w	ip, r4, asr #16
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8008ed8:	8b83      	ldrh	r3, [r0, #28]
        wAux /= 1000U;
 8008eda:	4c09      	ldr	r4, [pc, #36]	@ (8008f00 <STC_ExecRamp+0x8c>)
        pHandle->TargetFinal = hTargetFinal;
 8008edc:	8041      	strh	r1, [r0, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8008ede:	fb02 f303 	mul.w	r3, r2, r3
        wAux /= 1000U;
 8008ee2:	fba4 4303 	umull	r4, r3, r4, r3
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8008ee6:	eba1 0c0c 	sub.w	ip, r1, ip
        wAux /= 1000U;
 8008eea:	099b      	lsrs	r3, r3, #6
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8008eec:	ea4f 420c 	mov.w	r2, ip, lsl #16
        pHandle->RampRemainingStep++;
 8008ef0:	3301      	adds	r3, #1
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8008ef2:	fb92 f2f3 	sdiv	r2, r2, r3
        pHandle->IncDecAmount = wAux1;
 8008ef6:	e7e7      	b.n	8008ec8 <STC_ExecRamp+0x54>
  return ((int16_t)(pHandle->TorqueRef >> 16));
 8008ef8:	f9b0 c00a 	ldrsh.w	ip, [r0, #10]
 8008efc:	e7ec      	b.n	8008ed8 <STC_ExecRamp+0x64>
 8008efe:	bf00      	nop
 8008f00:	10624dd3 	.word	0x10624dd3

08008f04 <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 8008f04:	b538      	push	{r3, r4, r5, lr}
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008f06:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8008f08:	68c3      	ldr	r3, [r0, #12]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008f0a:	2a04      	cmp	r2, #4
{
 8008f0c:	4604      	mov	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008f0e:	d012      	beq.n	8008f36 <STC_CalcTorqueReference+0x32>
    if (pHandle->RampRemainingStep > 1U)
 8008f10:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8008f12:	6845      	ldr	r5, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 8008f14:	d908      	bls.n	8008f28 <STC_CalcTorqueReference+0x24>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 8008f16:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8008f18:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8008f1a:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 8008f1c:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 8008f1e:	2a03      	cmp	r2, #3
 8008f20:	d011      	beq.n	8008f46 <STC_CalcTorqueReference+0x42>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8008f22:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8008f24:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 8008f26:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8008f28:	d1f9      	bne.n	8008f1e <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008f2a:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8008f2e:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008f30:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8008f32:	60c3      	str	r3, [r0, #12]
 8008f34:	e7f3      	b.n	8008f1e <STC_CalcTorqueReference+0x1a>
    if (pHandle->RampRemainingStep > 1U)
 8008f36:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->TorqueRef;
 8008f38:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 8008f3a:	d911      	bls.n	8008f60 <STC_CalcTorqueReference+0x5c>
      wCurrentReference += pHandle->IncDecAmount;
 8008f3c:	6982      	ldr	r2, [r0, #24]
      pHandle->RampRemainingStep--;
 8008f3e:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8008f40:	4415      	add	r5, r2
      pHandle->RampRemainingStep--;
 8008f42:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8008f44:	e7ed      	b.n	8008f22 <STC_CalcTorqueReference+0x1e>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 8008f46:	6960      	ldr	r0, [r4, #20]
 8008f48:	f7ff ff28 	bl	8008d9c <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 8008f4c:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8008f50:	b209      	sxth	r1, r1
 8008f52:	6920      	ldr	r0, [r4, #16]
 8008f54:	f7fe fda4 	bl	8007aa0 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 8008f58:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8008f5a:	0405      	lsls	r5, r0, #16
 8008f5c:	60a5      	str	r5, [r4, #8]
}
 8008f5e:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8008f60:	d1df      	bne.n	8008f22 <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008f62:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8008f66:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008f68:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8008f6a:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8008f6c:	e7d9      	b.n	8008f22 <STC_CalcTorqueReference+0x1e>
 8008f6e:	bf00      	nop

08008f70 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 8008f70:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	@ 0x2c
 8008f74:	4770      	bx	lr
 8008f76:	bf00      	nop

08008f78 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 8008f78:	f8d0 302e 	ldr.w	r3, [r0, #46]	@ 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	b299      	uxth	r1, r3
 8008f80:	f361 020f 	bfi	r2, r1, #0, #16
 8008f84:	0c1b      	lsrs	r3, r3, #16
 8008f86:	f363 421f 	bfi	r2, r3, #16, #16
{
 8008f8a:	b082      	sub	sp, #8
}
 8008f8c:	4610      	mov	r0, r2
 8008f8e:	b002      	add	sp, #8
 8008f90:	4770      	bx	lr
 8008f92:	bf00      	nop

08008f94 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 8008f94:	b510      	push	{r4, lr}
 8008f96:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 8008f98:	6940      	ldr	r0, [r0, #20]
 8008f9a:	f7ff feff 	bl	8008d9c <SPD_GetAvrgMecSpeedUnit>
 8008f9e:	0400      	lsls	r0, r0, #16
 8008fa0:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8008fa2:	bd10      	pop	{r4, pc}

08008fa4 <STO_PLL_CalcElAngle>:
  * @param  pInput: Pointer to the observer inputs structure.
  * @retval int16_t Rotor electrical angle (s16Degrees).
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 8008fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8008fa8:	4604      	mov	r4, r0
{
 8008faa:	b089      	sub	sp, #36	@ 0x24
  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8008fac:	2800      	cmp	r0, #0
 8008fae:	f000 80cf 	beq.w	8009150 <STO_PLL_CalcElAngle+0x1ac>
 8008fb2:	2900      	cmp	r1, #0
 8008fb4:	f000 80cf 	beq.w	8009156 <STO_PLL_CalcElAngle+0x1b2>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 8008fb8:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	@ 0x2e
 8008fbc:	6e87      	ldr	r7, [r0, #104]	@ 0x68
 8008fbe:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8008fc2:	429f      	cmp	r7, r3
 8008fc4:	f340 80d1 	ble.w	800916a <STO_PLL_CalcElAngle+0x1c6>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 8008fc8:	6683      	str	r3, [r0, #104]	@ 0x68
 8008fca:	461f      	mov	r7, r3
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8008fcc:	f8b4 511e 	ldrh.w	r5, [r4, #286]	@ 0x11e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8008fd0:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8008fd2:	fa47 f205 	asr.w	r2, r7, r5
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8008fd6:	42b3      	cmp	r3, r6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8008fd8:	9201      	str	r2, [sp, #4]
 8008fda:	fa0f fe82 	sxth.w	lr, r2
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8008fde:	f2c0 80c1 	blt.w	8009164 <STO_PLL_CalcElAngle+0x1c0>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8008fe2:	425b      	negs	r3, r3
 8008fe4:	429e      	cmp	r6, r3
 8008fe6:	f340 80bd 	ble.w	8009164 <STO_PLL_CalcElAngle+0x1c0>
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008fea:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	@ 0x2c
 8008fee:	f8d4 9060 	ldr.w	r9, [r4, #96]	@ 0x60
 8008ff2:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8008ff6:	fa46 f505 	asr.w	r5, r6, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008ffa:	4599      	cmp	r9, r3
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8008ffc:	fa0f fc85 	sxth.w	ip, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8009000:	f340 80b9 	ble.w	8009176 <STO_PLL_CalcElAngle+0x1d2>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 8009004:	6623      	str	r3, [r4, #96]	@ 0x60
 8009006:	4699      	mov	r9, r3
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8009008:	f8d4 8064 	ldr.w	r8, [r4, #100]	@ 0x64
 800900c:	4543      	cmp	r3, r8
 800900e:	f2c0 80a6 	blt.w	800915e <STO_PLL_CalcElAngle+0x1ba>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8009012:	425b      	negs	r3, r3
 8009014:	4598      	cmp	r8, r3
 8009016:	f340 80a2 	ble.w	800915e <STO_PLL_CalcElAngle+0x1ba>
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800901a:	88c8      	ldrh	r0, [r1, #6]

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800901c:	f8b1 a008 	ldrh.w	sl, [r1, #8]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8009020:	888b      	ldrh	r3, [r1, #4]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8009022:	f8ad 0014 	strh.w	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
#else
    hValfa = (int16_t)(wAux / 65536);
#endif

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8009026:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800902a:	f8ad 3010 	strh.w	r3, [sp, #16]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800902e:	f9b1 3000 	ldrsh.w	r3, [r1]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8009032:	f8b4 211c 	ldrh.w	r2, [r4, #284]	@ 0x11c
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 8009036:	f9b4 b020 	ldrsh.w	fp, [r4, #32]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800903a:	9904      	ldr	r1, [sp, #16]
    wAux = wAux * pHandle->hC6;
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
    wBemf_beta_est_Next -= wAux;

    /* Calls the PLL blockset */
    pHandle->hBemf_alfa_est = hAux_Alfa;
 800903c:	f8a4 e070 	strh.w	lr, [r4, #112]	@ 0x70
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8009040:	fb0a f000 	mul.w	r0, sl, r0
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8009044:	fb0a f303 	mul.w	r3, sl, r3
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8009048:	1400      	asrs	r0, r0, #16
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800904a:	141b      	asrs	r3, r3, #16
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800904c:	9003      	str	r0, [sp, #12]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800904e:	9805      	ldr	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8009050:	9302      	str	r3, [sp, #8]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8009052:	fa49 f302 	asr.w	r3, r9, r2
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8009056:	fa48 f202 	asr.w	r2, r8, r2
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800905a:	eba2 0a00 	sub.w	sl, r2, r0
    wAux = ((int32_t)pHandle->hC1) * hAux;
 800905e:	fb12 f20b 	smulbb	r2, r2, fp
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 8009062:	eba8 0202 	sub.w	r2, r8, r2
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8009066:	1a59      	subs	r1, r3, r1
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 8009068:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	@ 0x22
    wIalfa_est_Next += wAux;
 800906c:	9802      	ldr	r0, [sp, #8]
    pHandle->hBemf_beta_est = hAux_Beta;
 800906e:	f8a4 c072 	strh.w	ip, [r4, #114]	@ 0x72
    wAux = ((int32_t)pHandle->hC1) * hAux;
 8009072:	fb13 f30b 	smulbb	r3, r3, fp
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 8009076:	eba9 0303 	sub.w	r3, r9, r3
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800907a:	b209      	sxth	r1, r1
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 800907c:	f9b4 9028 	ldrsh.w	r9, [r4, #40]	@ 0x28
    wIalfa_est_Next += wAux;
 8009080:	fb08 3301 	mla	r3, r8, r1, r3
    wIalfa_est_Next += wAux;
 8009084:	fb09 3300 	mla	r3, r9, r0, r3
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8009088:	fa0f fa8a 	sxth.w	sl, sl
    wIbeta_est_Next += wAux;
 800908c:	9803      	ldr	r0, [sp, #12]
    wIbeta_est_Next += wAux;
 800908e:	fb08 280a 	mla	r8, r8, sl, r2
    wIbeta_est_Next += wAux;
 8009092:	fb09 8800 	mla	r8, r9, r0, r8
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 8009096:	f9b4 0026 	ldrsh.w	r0, [r4, #38]	@ 0x26
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800909a:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
    wAux = wAux * pHandle->hC6;
 800909c:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	@ 0x2a
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 80090a0:	fb01 7100 	mla	r1, r1, r0, r7
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 80090a4:	fb00 600a 	mla	r0, r0, sl, r6
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 80090a8:	f9b4 6024 	ldrsh.w	r6, [r4, #36]	@ 0x24
    wIalfa_est_Next -= wAux;
 80090ac:	fb06 371e 	mls	r7, r6, lr, r3
    wIbeta_est_Next -= wAux;
 80090b0:	fb06 861c 	mls	r6, r6, ip, r8
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80090b4:	fa4e fe02 	asr.w	lr, lr, r2
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80090b8:	fa4c fc02 	asr.w	ip, ip, r2
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 80090bc:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
    wAux = wAux * pHandle->hC6;
 80090c0:	fb0e f309 	mul.w	r3, lr, r9
    wBemf_beta_est_Next -= wAux;
 80090c4:	fb03 0812 	mls	r8, r3, r2, r0

    if (0 == pHandle->hForcedDirection)
 80090c8:	f994 3124 	ldrsb.w	r3, [r4, #292]	@ 0x124
    wAux = wAux * pHandle->hC6;
 80090cc:	fb0c fc09 	mul.w	ip, ip, r9
    wBemf_alfa_est_Next += wAux;
 80090d0:	fb0c 1902 	mla	r9, ip, r2, r1
    if (0 == pHandle->hForcedDirection)
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d154      	bne.n	8009182 <STO_PLL_CalcElAngle+0x1de>
    {
      /* We are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 80090d8:	2a00      	cmp	r2, #0
 80090da:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 80090de:	bfa8      	it	ge
 80090e0:	f04f 0a01 	movge.w	sl, #1
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;
  Trig_Components Local_Components;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 80090e4:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 80090e8:	f7f8 fa9a 	bl	8001620 <MCM_Trig_Functions>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 80090ec:	9b01      	ldr	r3, [sp, #4]
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 80090ee:	fb15 f50a 	smulbb	r5, r5, sl
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 80090f2:	fb13 f30a 	smulbb	r3, r3, sl
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 80090f6:	426d      	negs	r5, r5

  /* Alfa & Beta BEMF multiplied by Cos & Sin */
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 80090f8:	fb10 f505 	smulbb	r5, r0, r5
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 80090fc:	fb10 f023 	smultb	r0, r0, r3
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 8009100:	f340 31cf 	sbfx	r1, r0, #15, #16
 8009104:	f345 35cf 	sbfx	r5, r5, #15, #16
 8009108:	1a69      	subs	r1, r5, r1
 800910a:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800910e:	f7fe fcc7 	bl	8007aa0 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 8009112:	f894 30f4 	ldrb.w	r3, [r4, #244]	@ 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8009116:	f894 210e 	ldrb.w	r2, [r4, #270]	@ 0x10e
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 800911a:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 800911c:	3301      	adds	r3, #1
 800911e:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8009120:	429a      	cmp	r2, r3
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8009122:	bf12      	itee	ne
 8009124:	461a      	movne	r2, r3
 8009126:	2200      	moveq	r2, #0
    bBuffer_index = 0U;
 8009128:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800912a:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 800912e:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	@ 0x74
 8009132:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 8009136:	f8a2 0074 	strh.w	r0, [r2, #116]	@ 0x74
  pHandle->Speed_Buffer_Index = bBuffer_index;
 800913a:	f884 30f4 	strb.w	r3, [r4, #244]	@ 0xf4
    pHandle->_Super.hElAngle += hRotor_Speed;
 800913e:	88a3      	ldrh	r3, [r4, #4]
    pHandle->Ialfa_est = wIalfa_est_Next;
 8009140:	6627      	str	r7, [r4, #96]	@ 0x60
    pHandle->_Super.hElAngle += hRotor_Speed;
 8009142:	4418      	add	r0, r3
    pHandle->Ibeta_est = wIbeta_est_Next;
 8009144:	e9c4 6919 	strd	r6, r9, [r4, #100]	@ 0x64
    pHandle->_Super.hElAngle += hRotor_Speed;
 8009148:	b200      	sxth	r0, r0
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 800914a:	f8c4 806c 	str.w	r8, [r4, #108]	@ 0x6c
    pHandle->_Super.hElAngle += hRotor_Speed;
 800914e:	80a0      	strh	r0, [r4, #4]
}
 8009150:	b009      	add	sp, #36	@ 0x24
 8009152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    retValue = 0;
 8009156:	4608      	mov	r0, r1
}
 8009158:	b009      	add	sp, #36	@ 0x24
 800915a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 800915e:	6663      	str	r3, [r4, #100]	@ 0x64
 8009160:	4698      	mov	r8, r3
 8009162:	e75a      	b.n	800901a <STO_PLL_CalcElAngle+0x76>
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 8009164:	66e3      	str	r3, [r4, #108]	@ 0x6c
 8009166:	461e      	mov	r6, r3
 8009168:	e73f      	b.n	8008fea <STO_PLL_CalcElAngle+0x46>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 800916a:	425a      	negs	r2, r3
 800916c:	4297      	cmp	r7, r2
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 800916e:	bfdc      	itt	le
 8009170:	6682      	strle	r2, [r0, #104]	@ 0x68
 8009172:	4617      	movle	r7, r2
 8009174:	e72a      	b.n	8008fcc <STO_PLL_CalcElAngle+0x28>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8009176:	425a      	negs	r2, r3
 8009178:	4591      	cmp	r9, r2
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 800917a:	bfdc      	itt	le
 800917c:	6622      	strle	r2, [r4, #96]	@ 0x60
 800917e:	4691      	movle	r9, r2
 8009180:	e742      	b.n	8009008 <STO_PLL_CalcElAngle+0x64>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8009182:	fa1f fa83 	uxth.w	sl, r3
 8009186:	e7ad      	b.n	80090e4 <STO_PLL_CalcElAngle+0x140>

08009188 <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 8009188:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 800918a:	f890 510e 	ldrb.w	r5, [r0, #270]	@ 0x10e
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800918e:	2d00      	cmp	r5, #0
 8009190:	f000 8094 	beq.w	80092bc <STO_PLL_CalcAvrgMecSpeedUnit+0x134>
 8009194:	f100 0272 	add.w	r2, r0, #114	@ 0x72
 8009198:	eb02 0445 	add.w	r4, r2, r5, lsl #1
 800919c:	4613      	mov	r3, r2
    int32_t wAvrSpeed_dpp = (int32_t)0;
 800919e:	f04f 0c00 	mov.w	ip, #0
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 80091a2:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80091a6:	42a3      	cmp	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 80091a8:	44f4      	add	ip, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80091aa:	d1fa      	bne.n	80091a2 <STO_PLL_CalcAvrgMecSpeedUnit+0x1a>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 80091ac:	fb9c fef5 	sdiv	lr, ip, r5
    int32_t wAvrQuadraticError = 0;
 80091b0:	f04f 0c00 	mov.w	ip, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 80091b4:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
 80091b8:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80091bc:	42a2      	cmp	r2, r4
      wAvrQuadraticError += wError;
 80091be:	fb03 cc03 	mla	ip, r3, r3, ip
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80091c2:	d1f7      	bne.n	80091b4 <STO_PLL_CalcAvrgMecSpeedUnit+0x2c>
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 80091c4:	fbbc f4f5 	udiv	r4, ip, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 80091c8:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 80091cc:	17de      	asrs	r6, r3, #31
 80091ce:	f8b0 c110 	ldrh.w	ip, [r0, #272]	@ 0x110
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 80091d2:	8b45      	ldrh	r5, [r0, #26]
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 80091d4:	f890 7104 	ldrb.w	r7, [r0, #260]	@ 0x104
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 80091d8:	fbac 2303 	umull	r2, r3, ip, r3
 80091dc:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = (int32_t)(lAvrSquareSpeed / (int64_t)128);
 80091e0:	09d2      	lsrs	r2, r2, #7
 80091e2:	ea42 6243 	orr.w	r2, r2, r3, lsl #25
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 80091e6:	7883      	ldrb	r3, [r0, #2]
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 80091e8:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 80091ec:	42a2      	cmp	r2, r4
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 80091ee:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 80091f2:	bfd8      	it	le
 80091f4:	2600      	movle	r6, #0
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 80091f6:	69c5      	ldr	r5, [r0, #28]
 80091f8:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 80091fc:	bfc8      	it	gt
 80091fe:	2601      	movgt	r6, #1
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009200:	7845      	ldrb	r5, [r0, #1]
 8009202:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 8009206:	b21d      	sxth	r5, r3
 8009208:	800d      	strh	r5, [r1, #0]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800920a:	f880 60f5 	strb.w	r6, [r0, #245]	@ 0xf5
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 800920e:	8185      	strh	r5, [r0, #12]
    if (false == pHandle->IsAlgorithmConverged)
 8009210:	f890 60f8 	ldrb.w	r6, [r0, #248]	@ 0xf8
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 8009214:	b98f      	cbnz	r7, 800923a <STO_PLL_CalcAvrgMecSpeedUnit+0xb2>
    if (false == pHandle->IsAlgorithmConverged)
 8009216:	b336      	cbz	r6, 8009266 <STO_PLL_CalcAvrgMecSpeedUnit+0xde>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8009218:	42a2      	cmp	r2, r4
 800921a:	dc21      	bgt.n	8009260 <STO_PLL_CalcAvrgMecSpeedUnit+0xd8>
        pHandle->ReliabilityCounter++;
 800921c:	f890 30f7 	ldrb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 8009220:	78c2      	ldrb	r2, [r0, #3]
        pHandle->ReliabilityCounter++;
 8009222:	3301      	adds	r3, #1
 8009224:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 8009226:	4293      	cmp	r3, r2
        pHandle->ReliabilityCounter++;
 8009228:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800922c:	d31b      	bcc.n	8009266 <STO_PLL_CalcAvrgMecSpeedUnit+0xde>
          pHandle->ReliabilityCounter = 0U;
 800922e:	2300      	movs	r3, #0
 8009230:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009234:	7002      	strb	r2, [r0, #0]
}
 8009236:	4618      	mov	r0, r3
 8009238:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800923a:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800923c:	f8b0 511a 	ldrh.w	r5, [r0, #282]	@ 0x11a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 8009240:	bfb8      	it	lt
 8009242:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8009244:	429d      	cmp	r5, r3
 8009246:	dc12      	bgt.n	800926e <STO_PLL_CalcAvrgMecSpeedUnit+0xe6>
    bool bIs_Bemf_Consistent = false;
 8009248:	2500      	movs	r5, #0
    int32_t wEstBemfSq = 0;
 800924a:	462b      	mov	r3, r5
    int32_t wObsBemfSq = 0;
 800924c:	462f      	mov	r7, r5
      pHandle->Est_Bemf_Level = wEstBemfSq;
 800924e:	e9c0 733f 	strd	r7, r3, [r0, #252]	@ 0xfc
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 8009252:	f880 50f9 	strb.w	r5, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 8009256:	b136      	cbz	r6, 8009266 <STO_PLL_CalcAvrgMecSpeedUnit+0xde>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8009258:	42a2      	cmp	r2, r4
 800925a:	dddf      	ble.n	800921c <STO_PLL_CalcAvrgMecSpeedUnit+0x94>
 800925c:	2d00      	cmp	r5, #0
 800925e:	d0dd      	beq.n	800921c <STO_PLL_CalcAvrgMecSpeedUnit+0x94>
        pHandle->ReliabilityCounter = 0U;
 8009260:	2300      	movs	r3, #0
 8009262:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
}
 8009266:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 800926a:	f7ff bd9b 	b.w	8008da4 <SPD_IsMecSpeedReliable>
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 800926e:	f9b0 5070 	ldrsh.w	r5, [r0, #112]	@ 0x70
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 8009272:	f9b0 7072 	ldrsh.w	r7, [r0, #114]	@ 0x72
        wObsBemfSq = wObsBemf * wObsBemf;
 8009276:	fb05 fc05 	mul.w	ip, r5, r5
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800927a:	f890 5118 	ldrb.w	r5, [r0, #280]	@ 0x118
        wObsBemfSq += wObsBemf * wObsBemf;
 800927e:	fb07 c707 	mla	r7, r7, r7, ip
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 8009282:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8009286:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 800928a:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800928e:	fb03 f505 	mul.w	r5, r3, r5
 8009292:	2d00      	cmp	r5, #0
 8009294:	bfb8      	it	lt
 8009296:	353f      	addlt	r5, #63	@ 0x3f
 8009298:	11ad      	asrs	r5, r5, #6
        wEstBemfSq *= wEstBemf;
 800929a:	fb05 f303 	mul.w	r3, r5, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 800929e:	2b00      	cmp	r3, #0
 80092a0:	461d      	mov	r5, r3
 80092a2:	f890 c117 	ldrb.w	ip, [r0, #279]	@ 0x117
 80092a6:	bfb8      	it	lt
 80092a8:	f103 053f 	addlt.w	r5, r3, #63	@ 0x3f
 80092ac:	11ad      	asrs	r5, r5, #6
 80092ae:	fb0c 3515 	mls	r5, ip, r5, r3
        if (wObsBemfSq > wEstBemfSqLo)
 80092b2:	42af      	cmp	r7, r5
 80092b4:	bfd4      	ite	le
 80092b6:	2500      	movle	r5, #0
 80092b8:	2501      	movgt	r5, #1
 80092ba:	e7c8      	b.n	800924e <STO_PLL_CalcAvrgMecSpeedUnit+0xc6>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80092bc:	462c      	mov	r4, r5
 80092be:	462b      	mov	r3, r5
 80092c0:	462e      	mov	r6, r5
    int32_t wAvrSpeed_dpp = (int32_t)0;
 80092c2:	46ae      	mov	lr, r5
 80092c4:	e783      	b.n	80091ce <STO_PLL_CalcAvrgMecSpeedUnit+0x46>
 80092c6:	bf00      	nop

080092c8 <STO_PLL_CalcAvrgElSpeedDpp>:
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 80092c8:	f890 20f4 	ldrb.w	r2, [r0, #244]	@ 0xf4
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 80092cc:	f890 c10e 	ldrb.w	ip, [r0, #270]	@ 0x10e
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 80092d0:	f890 110f 	ldrb.w	r1, [r0, #271]	@ 0x10f
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 80092d4:	eb00 0342 	add.w	r3, r0, r2, lsl #1
{
 80092d8:	b410      	push	{r4}
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 80092da:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	@ 0x74
 80092de:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 80092e2:	ebac 0101 	sub.w	r1, ip, r1
 80092e6:	b289      	uxth	r1, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 80092e8:	4423      	add	r3, r4
    if (0 == hBufferSizeDiff)
 80092ea:	b959      	cbnz	r1, 8009304 <STO_PLL_CalcAvrgElSpeedDpp+0x3c>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 80092ec:	f9b0 210c 	ldrsh.w	r2, [r0, #268]	@ 0x10c
 80092f0:	1a9b      	subs	r3, r3, r2
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 80092f2:	f8b0 2120 	ldrh.w	r2, [r0, #288]	@ 0x120
    pHandle->DppBufferSum = wSum;
 80092f6:	f8c0 3108 	str.w	r3, [r0, #264]	@ 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 80092fa:	4113      	asrs	r3, r2
}
 80092fc:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 8009300:	81c3      	strh	r3, [r0, #14]
}
 8009302:	4770      	bx	lr
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 8009304:	440a      	add	r2, r1
 8009306:	b291      	uxth	r1, r2
 8009308:	b212      	sxth	r2, r2
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 800930a:	4594      	cmp	ip, r2
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 800930c:	bfdc      	itt	le
 800930e:	eba1 010c 	suble.w	r1, r1, ip
 8009312:	b20a      	sxthle	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 8009314:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8009318:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	@ 0x74
 800931c:	1a9b      	subs	r3, r3, r2
 800931e:	e7e8      	b.n	80092f2 <STO_PLL_CalcAvrgElSpeedDpp+0x2a>

08009320 <STO_PLL_Clear>:
{
 8009320:	b510      	push	{r4, lr}
  *
  */
static inline void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 8009322:	f890 210e 	ldrb.w	r2, [r0, #270]	@ 0x10e
    pHandle->Ialfa_est = (int32_t)0;
 8009326:	2100      	movs	r1, #0
    pHandle->Ibeta_est = (int32_t)0;
 8009328:	e9c0 1118 	strd	r1, r1, [r0, #96]	@ 0x60
    pHandle->wBemf_beta_est = (int32_t)0;
 800932c:	e9c0 111a 	strd	r1, r1, [r0, #104]	@ 0x68
    pHandle->Est_Bemf_Level = (int32_t)0;
 8009330:	e9c0 113f 	strd	r1, r1, [r0, #252]	@ 0xfc
{
 8009334:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 8009336:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 8009338:	81c1      	strh	r1, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 800933a:	f8a0 10f6 	strh.w	r1, [r0, #246]	@ 0xf6
    pHandle->IsAlgorithmConverged = false;
 800933e:	f8a0 10f8 	strh.w	r1, [r0, #248]	@ 0xf8
    pHandle->DppBufferSum = (int32_t)0;
 8009342:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
    pHandle->ForceConvergency = false;
 8009346:	f8a0 1122 	strh.w	r1, [r0, #290]	@ 0x122

  /* Init speed buffer */
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 800934a:	b11a      	cbz	r2, 8009354 <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 800934c:	0052      	lsls	r2, r2, #1
 800934e:	3074      	adds	r0, #116	@ 0x74
 8009350:	f000 f9f4 	bl	800973c <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 8009354:	2100      	movs	r1, #0
 8009356:	f884 10f4 	strb.w	r1, [r4, #244]	@ 0xf4
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 800935a:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800935e:	f104 0034 	add.w	r0, r4, #52	@ 0x34
}
 8009362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 8009366:	f7fe bb67 	b.w	8007a38 <PID_SetIntegralTerm>
 800936a:	bf00      	nop

0800936c <STO_PLL_Init>:
{
 800936c:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800936e:	f890 1116 	ldrb.w	r1, [r0, #278]	@ 0x116
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 8009372:	4b19      	ldr	r3, [pc, #100]	@ (80093d8 <STO_PLL_Init+0x6c>)
 8009374:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	@ 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8009378:	f880 10f6 	strb.w	r1, [r0, #246]	@ 0xf6
    pHandle->EnableDualCheck = true;
 800937c:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0U;
 800937e:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 8009380:	fb93 f3fe 	sdiv	r3, r3, lr
 8009384:	b21b      	sxth	r3, r3
{
 8009386:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 8009388:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
    pHandle->F3POW2 = 0U;
 800938c:	8641      	strh	r1, [r0, #50]	@ 0x32
    while (htempk != 0)
 800938e:	b30b      	cbz	r3, 80093d4 <STO_PLL_Init+0x68>
    wAux = ((int32_t)1);
 8009390:	4611      	mov	r1, r2
      htempk /= ((int16_t)2);
 8009392:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 8009396:	f102 0c01 	add.w	ip, r2, #1
 800939a:	105b      	asrs	r3, r3, #1
 800939c:	4610      	mov	r0, r2
      wAux *= ((int32_t)2);
 800939e:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 80093a2:	fa1f f28c 	uxth.w	r2, ip
 80093a6:	d1f4      	bne.n	8009392 <STO_PLL_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 80093a8:	b20a      	sxth	r2, r1
 80093aa:	8660      	strh	r0, [r4, #50]	@ 0x32
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 80093ac:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 80093b0:	480a      	ldr	r0, [pc, #40]	@ (80093dc <STO_PLL_Init+0x70>)
    pHandle->hF3 = (int16_t)wAux;
 80093b2:	8622      	strh	r2, [r4, #48]	@ 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 80093b4:	17cb      	asrs	r3, r1, #31
 80093b6:	fb80 0101 	smull	r0, r1, r0, r1
 80093ba:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 80093be:	8563      	strh	r3, [r4, #42]	@ 0x2a
    STO_PLL_Clear(pHandle);
 80093c0:	4620      	mov	r0, r4
 80093c2:	f7ff ffad 	bl	8009320 <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 80093c6:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 80093ca:	f7fe fb21 	bl	8007a10 <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 80093ce:	2300      	movs	r3, #0
 80093d0:	8263      	strh	r3, [r4, #18]
}
 80093d2:	bd10      	pop	{r4, pc}
 80093d4:	4671      	mov	r1, lr
 80093d6:	e7eb      	b.n	80093b0 <STO_PLL_Init+0x44>
 80093d8:	000fea5e 	.word	0x000fea5e
 80093dc:	06488dc5 	.word	0x06488dc5

080093e0 <STO_PLL_IsObserverConverged>:
    int32_t wtemp;
    int16_t hEstimatedSpeedUnit;
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;

    if (true == pHandle->ForceConvergency2)
 80093e0:	f890 2123 	ldrb.w	r2, [r0, #291]	@ 0x123
{
 80093e4:	4603      	mov	r3, r0
    if (true == pHandle->ForceConvergency2)
 80093e6:	b112      	cbz	r2, 80093ee <STO_PLL_IsObserverConverged+0xe>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 80093e8:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 80093ec:	800a      	strh	r2, [r1, #0]
    else
    {
      /* Nothing to do */
    }

    if (true == pHandle->ForceConvergency)
 80093ee:	f893 0122 	ldrb.w	r0, [r3, #290]	@ 0x122
 80093f2:	b128      	cbz	r0, 8009400 <STO_PLL_IsObserverConverged+0x20>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 80093f4:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80093f6:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 80093f8:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80093fc:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 80093fe:	4770      	bx	lr
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 8009400:	f9b1 2000 	ldrsh.w	r2, [r1]
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009404:	f9b3 c00c 	ldrsh.w	ip, [r3, #12]
{
 8009408:	b530      	push	{r4, r5, lr}
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800940a:	fb0c fe02 	mul.w	lr, ip, r2
      if (wtemp > 0)
 800940e:	f1be 0f00 	cmp.w	lr, #0
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 8009412:	4614      	mov	r4, r2
      if (wtemp > 0)
 8009414:	dd38      	ble.n	8009488 <STO_PLL_IsObserverConverged+0xa8>
        if (hEstimatedSpeedUnit < 0)
 8009416:	f1bc 0f00 	cmp.w	ip, #0
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 800941a:	bfbc      	itt	lt
 800941c:	f1cc 0c00 	rsblt	ip, ip, #0
 8009420:	fa0f fc8c 	sxthlt.w	ip, ip
        if (*phForcedMecSpeedUnit < 0)
 8009424:	2a00      	cmp	r2, #0
 8009426:	db34      	blt.n	8009492 <STO_PLL_IsObserverConverged+0xb2>
        if (true == pHandle->IsSpeedReliable)
 8009428:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800942c:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8009430:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 8009434:	b349      	cbz	r1, 800948a <STO_PLL_IsObserverConverged+0xaa>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 8009436:	f8b3 5114 	ldrh.w	r5, [r3, #276]	@ 0x114
 800943a:	fa1f f18c 	uxth.w	r1, ip
 800943e:	428d      	cmp	r5, r1
 8009440:	d223      	bcs.n	800948a <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8009442:	fb04 f202 	mul.w	r2, r4, r2
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 8009446:	2a00      	cmp	r2, #0
 8009448:	bfb8      	it	lt
 800944a:	320f      	addlt	r2, #15
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 800944c:	f342 120f 	sbfx	r2, r2, #4, #16
 8009450:	4594      	cmp	ip, r2
 8009452:	db1a      	blt.n	800948a <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8009454:	fb04 fe0e 	mul.w	lr, r4, lr
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 8009458:	f1be 0f00 	cmp.w	lr, #0
 800945c:	bfb8      	it	lt
 800945e:	f10e 0e0f 	addlt.w	lr, lr, #15
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 8009462:	f34e 1e0f 	sbfx	lr, lr, #4, #16
 8009466:	45f4      	cmp	ip, lr
 8009468:	dc0f      	bgt.n	800948a <STO_PLL_IsObserverConverged+0xaa>
                pHandle->ConsistencyCounter++;
 800946a:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800946e:	f893 1116 	ldrb.w	r1, [r3, #278]	@ 0x116
                pHandle->ConsistencyCounter++;
 8009472:	3201      	adds	r2, #1
 8009474:	b2d2      	uxtb	r2, r2
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 8009476:	4291      	cmp	r1, r2
                pHandle->ConsistencyCounter++;
 8009478:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800947c:	d804      	bhi.n	8009488 <STO_PLL_IsObserverConverged+0xa8>
      pHandle->IsAlgorithmConverged = true;
 800947e:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009480:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 8009482:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009486:	701a      	strb	r2, [r3, #0]
}
 8009488:	bd30      	pop	{r4, r5, pc}
                pHandle->ConsistencyCounter = 0U;
 800948a:	2200      	movs	r2, #0
 800948c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8009490:	bd30      	pop	{r4, r5, pc}
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 8009492:	4252      	negs	r2, r2
 8009494:	b212      	sxth	r2, r2
 8009496:	800a      	strh	r2, [r1, #0]
        if (true == pHandle->IsSpeedReliable)
 8009498:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800949c:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
 80094a0:	4614      	mov	r4, r2
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 80094a2:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 80094a6:	2900      	cmp	r1, #0
 80094a8:	d0ef      	beq.n	800948a <STO_PLL_IsObserverConverged+0xaa>
 80094aa:	e7c4      	b.n	8009436 <STO_PLL_IsObserverConverged+0x56>

080094ac <STO_PLL_GetEstimatedBemf>:
    vaux.alpha = pHandle->hBemf_alfa_est;
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
 80094ac:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 80094ae:	2200      	movs	r2, #0
 80094b0:	b299      	uxth	r1, r3
 80094b2:	f361 020f 	bfi	r2, r1, #0, #16
 80094b6:	0c1b      	lsrs	r3, r3, #16
 80094b8:	f363 421f 	bfi	r2, r3, #16, #16
{
 80094bc:	b082      	sub	sp, #8
}
 80094be:	4610      	mov	r0, r2
 80094c0:	b002      	add	sp, #8
 80094c2:	4770      	bx	lr

080094c4 <STO_PLL_GetEstimatedCurrent>:
  * @brief  Exports from @p pHandle the stator current alpha-beta as estimated by state observer.
  * 
  * @retval alphabeta_t State observer estimated stator current Ialpha-beta.
  */
__weak alphabeta_t STO_PLL_GetEstimatedCurrent(STO_PLL_Handle_t *pHandle)
{
 80094c4:	4603      	mov	r3, r0
  iaux.beta = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (iaux);
 80094c6:	2000      	movs	r0, #0
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80094c8:	f8b3 111c 	ldrh.w	r1, [r3, #284]	@ 0x11c
  iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 80094cc:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80094d0:	410a      	asrs	r2, r1
  return (iaux);
 80094d2:	410b      	asrs	r3, r1
 80094d4:	b292      	uxth	r2, r2
 80094d6:	f362 000f 	bfi	r0, r2, #0, #16
 80094da:	b29b      	uxth	r3, r3
{
 80094dc:	b082      	sub	sp, #8
  return (iaux);
 80094de:	f363 401f 	bfi	r0, r3, #16, #16
}
 80094e2:	b002      	add	sp, #8
 80094e4:	4770      	bx	lr
 80094e6:	bf00      	nop

080094e8 <STO_PLL_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 80094e8:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 80094ec:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 80094ee:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
 80094f2:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80094f4:	4770      	bx	lr
 80094f6:	bf00      	nop

080094f8 <STO_PLL_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 80094f8:	8441      	strh	r1, [r0, #34]	@ 0x22
    pHandle->hC4 = hhC2;
 80094fa:	84c2      	strh	r2, [r0, #38]	@ 0x26
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80094fc:	4770      	bx	lr
 80094fe:	bf00      	nop

08009500 <STO_OTF_ResetPLL>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 8009500:	6800      	ldr	r0, [r0, #0]
 8009502:	2100      	movs	r1, #0
 8009504:	3034      	adds	r0, #52	@ 0x34
 8009506:	f7fe ba97 	b.w	8007a38 <PID_SetIntegralTerm>
 800950a:	bf00      	nop

0800950c <STO_PLL_IsVarianceTight>:
  }
  else
  {
#endif
    const STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
 800950c:	6803      	ldr	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
}
 800950e:	f893 00f5 	ldrb.w	r0, [r3, #245]	@ 0xf5
 8009512:	4770      	bx	lr

08009514 <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 8009514:	6803      	ldr	r3, [r0, #0]
 8009516:	2201      	movs	r2, #1
 8009518:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800951c:	4770      	bx	lr
 800951e:	bf00      	nop

08009520 <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 8009520:	6803      	ldr	r3, [r0, #0]
 8009522:	2201      	movs	r2, #1
 8009524:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009528:	4770      	bx	lr
 800952a:	bf00      	nop

0800952c <STO_SetDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
 800952c:	f880 1124 	strb.w	r1, [r0, #292]	@ 0x124
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009530:	4770      	bx	lr
 8009532:	bf00      	nop

08009534 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8009534:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8009536:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8009538:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 800953a:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 800953e:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 8009540:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 8009542:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 8009544:	8503      	strh	r3, [r0, #40]	@ 0x28
    pHandle->bTransitionStarted = false;
 8009546:	8583      	strh	r3, [r0, #44]	@ 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8009548:	85c2      	strh	r2, [r0, #46]	@ 0x2e
    pHandle->hElAngleAccu = 0;
 800954a:	6303      	str	r3, [r0, #48]	@ 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop

08009550 <VSS_Init>:
{
 8009550:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 8009552:	f7ff ffef 	bl	8009534 <VSS_Clear>
}
 8009556:	bd08      	pop	{r3, pc}

08009558 <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 8009558:	f890 2033 	ldrb.w	r2, [r0, #51]	@ 0x33
{
 800955c:	4603      	mov	r3, r0
    if (true == pHandle->bCopyObserver)
 800955e:	b11a      	cbz	r2, 8009568 <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 8009560:	f9b1 0000 	ldrsh.w	r0, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 8009564:	8098      	strh	r0, [r3, #4]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 8009566:	4770      	bx	lr
{
 8009568:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800956a:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 800956e:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009570:	88dd      	ldrh	r5, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 8009572:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009576:	785a      	ldrb	r2, [r3, #1]
 8009578:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800957c:	4460      	add	r0, ip
 800957e:	fa1f fe80 	uxth.w	lr, r0
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009582:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009584:	b200      	sxth	r0, r0
 8009586:	8618      	strh	r0, [r3, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009588:	80da      	strh	r2, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800958a:	b1fc      	cbz	r4, 80095cc <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 800958c:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 8009590:	b1f2      	cbz	r2, 80095d0 <VSS_CalcElAngle+0x78>
          pHandle->hTransitionRemainingSteps--;
 8009592:	3a01      	subs	r2, #1
 8009594:	b212      	sxth	r2, r2
 8009596:	85da      	strh	r2, [r3, #46]	@ 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 8009598:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 800959c:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800959e:	db26      	blt.n	80095ee <VSS_CalcElAngle+0x96>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 80095a0:	eba1 0e0e 	sub.w	lr, r1, lr
 80095a4:	fa0f fe8e 	sxth.w	lr, lr
 80095a8:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 80095aa:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	@ 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 80095ae:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 80095b2:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 80095b6:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 80095ba:	fb12 f205 	smulbb	r2, r2, r5
 80095be:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 80095c0:	db0e      	blt.n	80095e0 <VSS_CalcElAngle+0x88>
            pHandle->bTransitionLocked = true;
 80095c2:	2001      	movs	r0, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80095c4:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 80095c6:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80095ca:	b210      	sxth	r0, r2
    pHandle->_Super.hElAngle = hRetAngle;
 80095cc:	8098      	strh	r0, [r3, #4]
}
 80095ce:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 80095d0:	f9b1 0000 	ldrsh.w	r0, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 80095d4:	701a      	strb	r2, [r3, #0]
          pHandle->bTransitionEnded = true;
 80095d6:	2401      	movs	r4, #1
 80095d8:	f883 402d 	strb.w	r4, [r3, #45]	@ 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 80095dc:	8098      	strh	r0, [r3, #4]
}
 80095de:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 80095e0:	f893 4032 	ldrb.w	r4, [r3, #50]	@ 0x32
 80095e4:	2c00      	cmp	r4, #0
 80095e6:	d0f1      	beq.n	80095cc <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 80095e8:	440a      	add	r2, r1
 80095ea:	b210      	sxth	r0, r2
 80095ec:	e7ee      	b.n	80095cc <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 80095ee:	ebae 0e01 	sub.w	lr, lr, r1
 80095f2:	fa0f fe8e 	sxth.w	lr, lr
 80095f6:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 80095fa:	e7d6      	b.n	80095aa <VSS_CalcElAngle+0x52>

080095fc <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 80095fc:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
 80095fe:	2a01      	cmp	r2, #1
{
 8009600:	4603      	mov	r3, r0
    if (pHandle->hRemainingStep > 1u)
 8009602:	d922      	bls.n	800964a <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 8009604:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8009606:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8009608:	6a1c      	ldr	r4, [r3, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800960a:	8b5a      	ldrh	r2, [r3, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800960c:	4420      	add	r0, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800960e:	ea4f 4c20 	mov.w	ip, r0, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009612:	69dc      	ldr	r4, [r3, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8009614:	6258      	str	r0, [r3, #36]	@ 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009616:	fb0c f202 	mul.w	r2, ip, r2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800961a:	7858      	ldrb	r0, [r3, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800961c:	f8a3 c00e 	strh.w	ip, [r3, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009620:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009624:	fb04 f000 	mul.w	r0, r4, r0
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009628:	0052      	lsls	r2, r2, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800962a:	fb92 f2f0 	sdiv	r2, r2, r0
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 800962e:	b212      	sxth	r2, r2
 8009630:	800a      	strh	r2, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 8009632:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009634:	819a      	strh	r2, [r3, #12]
      pHandle->hRemainingStep--;
 8009636:	1e42      	subs	r2, r0, #1
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 8009638:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->hRemainingStep--;
 800963c:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 800963e:	b970      	cbnz	r0, 800965e <VSS_CalcAvrgMecSpeedUnit+0x62>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009640:	78da      	ldrb	r2, [r3, #3]
 8009642:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 8009644:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009648:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 800964a:	d00d      	beq.n	8009668 <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800964c:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    if (false == pHandle->bTransitionEnded)
 8009650:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009654:	800a      	strh	r2, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 8009656:	bb00      	cbnz	r0, 800969a <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009658:	78da      	ldrb	r2, [r3, #3]
 800965a:	701a      	strb	r2, [r3, #0]
}
 800965c:	4770      	bx	lr
 800965e:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8009662:	4618      	mov	r0, r3
 8009664:	f7ff bb9e 	b.w	8008da4 <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 8009668:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	@ 0x2a
 800966c:	f8a1 c000 	strh.w	ip, [r1]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009670:	8b42      	ldrh	r2, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009672:	69c0      	ldr	r0, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009674:	f8a3 c00c 	strh.w	ip, [r3, #12]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009678:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800967c:	0052      	lsls	r2, r2, #1
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800967e:	fb00 f00c 	mul.w	r0, r0, ip
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009682:	fb90 f0f2 	sdiv	r0, r0, r2
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009686:	785a      	ldrb	r2, [r3, #1]
 8009688:	fb12 f200 	smulbb	r2, r2, r0
      pHandle->hRemainingStep = 0U;
 800968c:	2000      	movs	r0, #0
 800968e:	8518      	strh	r0, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 8009690:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009694:	81da      	strh	r2, [r3, #14]
    if (false == pHandle->bTransitionEnded)
 8009696:	2800      	cmp	r0, #0
 8009698:	d0de      	beq.n	8009658 <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800969a:	4618      	mov	r0, r3
 800969c:	f7ff bb82 	b.w	8008da4 <SPD_IsMecSpeedReliable>

080096a0 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 80096a0:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 80096a4:	b9a3      	cbnz	r3, 80096d0 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80096a6:	8b43      	ldrh	r3, [r0, #26]
{
 80096a8:	b510      	push	{r4, lr}
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80096aa:	69c4      	ldr	r4, [r0, #28]

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80096ac:	f890 e001 	ldrb.w	lr, [r0, #1]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80096b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80096b4:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80096b8:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 80096ba:	fb9c fcf3 	sdiv	ip, ip, r3
      if (0U == hDurationms)
 80096be:	b942      	cbnz	r2, 80096d2 <VSS_SetMecAcceleration+0x32>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80096c0:	fb1c fc0e 	smulbb	ip, ip, lr
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 80096c4:	8181      	strh	r1, [r0, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80096c6:	f8a0 c00e 	strh.w	ip, [r0, #14]

        pHandle->hRemainingStep = 0U;
 80096ca:	8502      	strh	r2, [r0, #40]	@ 0x28

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80096cc:	8541      	strh	r1, [r0, #42]	@ 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 80096ce:	bd10      	pop	{r4, pc}
 80096d0:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 80096d2:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 80096d4:	fb02 f303 	mul.w	r3, r2, r3
 80096d8:	4a0e      	ldr	r2, [pc, #56]	@ (8009714 <VSS_SetMecAcceleration+0x74>)
 80096da:	fba2 2303 	umull	r2, r3, r2, r3
 80096de:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 80096e2:	3301      	adds	r3, #1
 80096e4:	b29b      	uxth	r3, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 80096e6:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
        pHandle->hRemainingStep = hNbrStep;
 80096ea:	8503      	strh	r3, [r0, #40]	@ 0x28
        if (0U == hNbrStep)
 80096ec:	b91b      	cbnz	r3, 80096f6 <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80096ee:	0412      	lsls	r2, r2, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80096f0:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80096f2:	6242      	str	r2, [r0, #36]	@ 0x24
}
 80096f4:	bd10      	pop	{r4, pc}
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 80096f6:	fb92 f4fe 	sdiv	r4, r2, lr
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 80096fa:	ebac 0c04 	sub.w	ip, ip, r4
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 80096fe:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8009702:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8009704:	fb9c f3f3 	sdiv	r3, ip, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8009708:	fb0e f303 	mul.w	r3, lr, r3
 800970c:	6203      	str	r3, [r0, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800970e:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8009710:	6242      	str	r2, [r0, #36]	@ 0x24
    }
 8009712:	e7ef      	b.n	80096f4 <VSS_SetMecAcceleration+0x54>
 8009714:	10624dd3 	.word	0x10624dd3

08009718 <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 8009718:	b151      	cbz	r1, 8009730 <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 800971a:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	@ 0x36
      pHandle->bTransitionStarted = true;
 800971e:	2201      	movs	r2, #1
 8009720:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      if (0 == pHandle->hTransitionSteps)
 8009724:	b923      	cbnz	r3, 8009730 <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 8009726:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 800972a:	7003      	strb	r3, [r0, #0]
        bAux = false;
 800972c:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 800972e:	4770      	bx	lr
  bool bAux = true;
 8009730:	2001      	movs	r0, #1
 8009732:	4770      	bx	lr

08009734 <VSS_TransitionEnded>:
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 8009734:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop

0800973c <memset>:
 800973c:	4402      	add	r2, r0
 800973e:	4603      	mov	r3, r0
 8009740:	4293      	cmp	r3, r2
 8009742:	d100      	bne.n	8009746 <memset+0xa>
 8009744:	4770      	bx	lr
 8009746:	f803 1b01 	strb.w	r1, [r3], #1
 800974a:	e7f9      	b.n	8009740 <memset+0x4>

0800974c <__libc_init_array>:
 800974c:	b570      	push	{r4, r5, r6, lr}
 800974e:	4d0d      	ldr	r5, [pc, #52]	@ (8009784 <__libc_init_array+0x38>)
 8009750:	4c0d      	ldr	r4, [pc, #52]	@ (8009788 <__libc_init_array+0x3c>)
 8009752:	1b64      	subs	r4, r4, r5
 8009754:	10a4      	asrs	r4, r4, #2
 8009756:	2600      	movs	r6, #0
 8009758:	42a6      	cmp	r6, r4
 800975a:	d109      	bne.n	8009770 <__libc_init_array+0x24>
 800975c:	4d0b      	ldr	r5, [pc, #44]	@ (800978c <__libc_init_array+0x40>)
 800975e:	4c0c      	ldr	r4, [pc, #48]	@ (8009790 <__libc_init_array+0x44>)
 8009760:	f000 f826 	bl	80097b0 <_init>
 8009764:	1b64      	subs	r4, r4, r5
 8009766:	10a4      	asrs	r4, r4, #2
 8009768:	2600      	movs	r6, #0
 800976a:	42a6      	cmp	r6, r4
 800976c:	d105      	bne.n	800977a <__libc_init_array+0x2e>
 800976e:	bd70      	pop	{r4, r5, r6, pc}
 8009770:	f855 3b04 	ldr.w	r3, [r5], #4
 8009774:	4798      	blx	r3
 8009776:	3601      	adds	r6, #1
 8009778:	e7ee      	b.n	8009758 <__libc_init_array+0xc>
 800977a:	f855 3b04 	ldr.w	r3, [r5], #4
 800977e:	4798      	blx	r3
 8009780:	3601      	adds	r6, #1
 8009782:	e7f2      	b.n	800976a <__libc_init_array+0x1e>
 8009784:	08009be8 	.word	0x08009be8
 8009788:	08009be8 	.word	0x08009be8
 800978c:	08009be8 	.word	0x08009be8
 8009790:	08009bec 	.word	0x08009bec

08009794 <memcpy>:
 8009794:	440a      	add	r2, r1
 8009796:	4291      	cmp	r1, r2
 8009798:	f100 33ff 	add.w	r3, r0, #4294967295
 800979c:	d100      	bne.n	80097a0 <memcpy+0xc>
 800979e:	4770      	bx	lr
 80097a0:	b510      	push	{r4, lr}
 80097a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097aa:	4291      	cmp	r1, r2
 80097ac:	d1f9      	bne.n	80097a2 <memcpy+0xe>
 80097ae:	bd10      	pop	{r4, pc}

080097b0 <_init>:
 80097b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097b2:	bf00      	nop
 80097b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097b6:	bc08      	pop	{r3}
 80097b8:	469e      	mov	lr, r3
 80097ba:	4770      	bx	lr

080097bc <_fini>:
 80097bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097be:	bf00      	nop
 80097c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097c2:	bc08      	pop	{r3}
 80097c4:	469e      	mov	lr, r3
 80097c6:	4770      	bx	lr
