Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Oct 12 20:03:34 2023


Cell Usage:
GTP_DFF_C                    61 uses
GTP_DFF_CE                  120 uses
GTP_DFF_P                     3 uses
GTP_DFF_PE                    2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     12 uses
GTP_LUT2                     61 uses
GTP_LUT3                     40 uses
GTP_LUT4                     93 uses
GTP_LUT5                    367 uses
GTP_LUT5CARRY               221 uses
GTP_LUT5M                    98 uses
GTP_MUX2LUT6                 76 uses
GTP_MUX2LUT7                 12 uses
GTP_ROM32X1                   2 uses

I/O ports: 34
GTP_INBUF                   2 uses
GTP_IOBUF                   4 uses
GTP_OUTBUF                  7 uses
GTP_OUTBUFT                21 uses

Mapping Summary:
Total LUTs: 894 of 22560 (3.96%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 894
Total Registers: 186 of 33840 (0.55%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 34 of 226 (15.04%)


Overview of Control Sets:

Number of unique control sets : 25

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 9        | 0                 9
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 4        | 0                 4
  [8, 10)     | 5        | 0                 5
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 36
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                64
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                122
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_rtc_lcd_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_rtc_lcd          | 894     | 186     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 34     | 0           | 0           | 0            | 0        | 221           | 76           | 12           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_i2c_dri          | 97      | 50      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_rgb_char     | 762     | 61      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 203           | 75           | 12           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clk_div        | 19      | 3       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_display    | 546     | 1       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 75           | 12           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_driver     | 187     | 46      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 157           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_id          | 10      | 11      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pcf8563_ctrl     | 35      | 75      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared         67           1  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz     88.4095 MHz        20.0000        11.3110          8.689
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      8.689       0.000              0             78
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.001       0.000              0             78
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             67
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.573
  Launch Clock Delay      :  3.573
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       1.320       2.531         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.781 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       3.573         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.902 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       4.572         u_lcd_rgb_char/pixel_ypos [2]
                                                                                   u_lcd_rgb_char/u_lcd_display/N41_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.290       4.862 f       u_lcd_rgb_char/u_lcd_display/N41_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.862         u_lcd_rgb_char/u_lcd_display/N41_1.co [2]
                                                                                   u_lcd_rgb_char/u_lcd_display/N41_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.892 r       u_lcd_rgb_char/u_lcd_display/N41_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.892         u_lcd_rgb_char/u_lcd_display/N41_1.co [3]
                                                                                   u_lcd_rgb_char/u_lcd_display/N41_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.922 r       u_lcd_rgb_char/u_lcd_display/N41_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.922         u_lcd_rgb_char/u_lcd_display/N41_1.co [4]
                                                                                   u_lcd_rgb_char/u_lcd_display/N41_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.952 r       u_lcd_rgb_char/u_lcd_display/N41_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.952         u_lcd_rgb_char/u_lcd_display/N41_1.co [5]
                                                                                   u_lcd_rgb_char/u_lcd_display/N41_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.982 r       u_lcd_rgb_char/u_lcd_display/N41_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.982         u_lcd_rgb_char/u_lcd_display/N41_1.co [6]
                                                                                   u_lcd_rgb_char/u_lcd_display/N41_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.012 r       u_lcd_rgb_char/u_lcd_display/N41_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.012         u_lcd_rgb_char/u_lcd_display/N41_1.co [7]
                                                                                   u_lcd_rgb_char/u_lcd_display/N41_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.042 r       u_lcd_rgb_char/u_lcd_display/N41_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.042         u_lcd_rgb_char/u_lcd_display/N41_1.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_display/N41_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.072 r       u_lcd_rgb_char/u_lcd_display/N41_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.072         u_lcd_rgb_char/u_lcd_display/N41_1.co [9]
                                                                                   u_lcd_rgb_char/u_lcd_display/N41_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.308 r       u_lcd_rgb_char/u_lcd_display/N41_1.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       5.949         u_lcd_rgb_char/u_lcd_display/N673 [14]
                                                                                   u_lcd_rgb_char/u_lcd_display/N54_1.fsub_12/I1 (GTP_LUT5CARRY)
                                   td                    0.233       6.182 f       u_lcd_rgb_char/u_lcd_display/N54_1.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.182         u_lcd_rgb_char/u_lcd_display/N54_1.co [12]
                                                                                   u_lcd_rgb_char/u_lcd_display/N54_1.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.418 r       u_lcd_rgb_char/u_lcd_display/N54_1.fsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.882         u_lcd_rgb_char/u_lcd_display/N54 [15]
                                                                                   u_lcd_rgb_char/u_lcd_display/N410_423/I4 (GTP_LUT5)
                                   td                    0.267       7.149 f       u_lcd_rgb_char/u_lcd_display/N410_423/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.613         u_lcd_rgb_char/u_lcd_display/_N5123
                                                                                   u_lcd_rgb_char/u_lcd_display/N410_424/I4 (GTP_LUT5)
                                   td                    0.185       7.798 r       u_lcd_rgb_char/u_lcd_display/N410_424/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.403         u_lcd_rgb_char/u_lcd_display/_N3856
                                                                                   u_lcd_rgb_char/u_lcd_display/N410_12_or[0]_108/I1 (GTP_LUT2)
                                   td                    0.185       8.588 r       u_lcd_rgb_char/u_lcd_display/N410_12_or[0]_108/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       9.398         u_lcd_rgb_char/u_lcd_display/_N3864
                                                                                   u_lcd_rgb_char/u_lcd_display/N410_434/I3 (GTP_LUT4)
                                   td                    0.185       9.583 r       u_lcd_rgb_char/u_lcd_display/N410_434/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      10.253         u_lcd_rgb_char/u_lcd_display/_N3899
                                                                                   u_lcd_rgb_char/u_lcd_display/N234_19/I0 (GTP_LUT5M)
                                   td                    0.258      10.511 f       u_lcd_rgb_char/u_lcd_display/N234_19/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.975         u_lcd_rgb_char/u_lcd_display/_N4810_2
                                                                                   u_lcd_rgb_char/u_lcd_display/N234_18/I4 (GTP_LUT5)
                                   td                    0.185      11.160 r       u_lcd_rgb_char/u_lcd_display/N234_18/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      11.765         u_lcd_rgb_char/u_lcd_display/_N4071
                                                                                   u_lcd_rgb_char/u_lcd_display/N4890_444/I3 (GTP_LUT5)
                                   td                    0.185      11.950 r       u_lcd_rgb_char/u_lcd_display/N4890_444/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      12.503         u_lcd_rgb_char/u_lcd_display/_N5173
                                                                                   u_lcd_rgb_char/u_lcd_display/N334_3_or[0]_1_42/I2 (GTP_LUT3)
                                   td                    0.185      12.688 r       u_lcd_rgb_char/u_lcd_display/N334_3_or[0]_1_42/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.152         u_lcd_rgb_char/u_lcd_display/_N5002_6
                                                                                   u_lcd_rgb_char/u_lcd_display/N334_3_or[0]_1_37/ID (GTP_LUT5M)
                                   td                    0.265      13.417 f       u_lcd_rgb_char/u_lcd_display/N334_3_or[0]_1_37/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.881         u_lcd_rgb_char/u_lcd_display/N334
                                                                                   u_lcd_rgb_char/u_lcd_display/N4880_13/I0 (GTP_LUT5M)
                                   td                    0.258      14.139 f       u_lcd_rgb_char/u_lcd_display/N4880_13/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      14.603         u_lcd_rgb_char/u_lcd_display/N4880 [0]
                                                                                   u_lcd_rgb_char/u_lcd_display/N4876_1/ID (GTP_LUT5M)
                                   td                    0.265      14.868 f       u_lcd_rgb_char/u_lcd_display/N4876_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.868         u_lcd_rgb_char/u_lcd_display/N4876 [0]
                                                                                   u_lcd_rgb_char/u_lcd_display/N4872_10/I1 (GTP_MUX2LUT6)
                                   td                    0.000      14.868 f       u_lcd_rgb_char/u_lcd_display/N4872_10/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      14.868         u_lcd_rgb_char/u_lcd_display/N4872 [0]
                                                                           f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/D (GTP_DFF_C)

 Data arrival time                                                  14.868         Logic Levels: 16 
                                                                                   Logic: 3.957ns(35.033%), Route: 7.338ns(64.967%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       1.320      22.531         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      22.781 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792      23.573         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.573                          
 clock uncertainty                                      -0.050      23.523                          

 Setup time                                              0.034      23.557                          

 Data required time                                                 23.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.557                          
 Data arrival time                                                  14.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/h_cnt[10]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.842  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.573
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N5084
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/v_disp [3]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/h_disp [10]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.474 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.276         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_clk_div/N19_inv/I0 (GTP_LUT1)
                                   td                    0.185       9.461 r       u_lcd_rgb_char/u_clk_div/N19_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553      10.014         u_lcd_rgb_char/h_disp [6]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.300      10.314 f       u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.778         u_lcd_rgb_char/u_lcd_driver/N124 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.011 f       u_lcd_rgb_char/u_lcd_driver/N125.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.011         u_lcd_rgb_char/u_lcd_driver/N125.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.247 r       u_lcd_rgb_char/u_lcd_driver/N125.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=22)       0.802      12.049         u_lcd_rgb_char/u_lcd_driver/N125
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.282 f       u_lcd_rgb_char/u_lcd_driver/N132_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.282         u_lcd_rgb_char/u_lcd_driver/_N608
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.312 r       u_lcd_rgb_char/u_lcd_driver/N132_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.312         u_lcd_rgb_char/u_lcd_driver/_N609
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.342 r       u_lcd_rgb_char/u_lcd_driver/N132_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.342         u_lcd_rgb_char/u_lcd_driver/_N610
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.372 r       u_lcd_rgb_char/u_lcd_driver/N132_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.372         u_lcd_rgb_char/u_lcd_driver/_N611
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.402 r       u_lcd_rgb_char/u_lcd_driver/N132_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.402         u_lcd_rgb_char/u_lcd_driver/_N612
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.432 r       u_lcd_rgb_char/u_lcd_driver/N132_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.432         u_lcd_rgb_char/u_lcd_driver/_N613
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.462 r       u_lcd_rgb_char/u_lcd_driver/N132_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.462         u_lcd_rgb_char/u_lcd_driver/_N614
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.492 r       u_lcd_rgb_char/u_lcd_driver/N132_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.492         u_lcd_rgb_char/u_lcd_driver/_N615
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.522 r       u_lcd_rgb_char/u_lcd_driver/N132_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.522         u_lcd_rgb_char/u_lcd_driver/_N616
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.758 r       u_lcd_rgb_char/u_lcd_driver/N132_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.758         u_lcd_rgb_char/u_lcd_driver/N182 [10]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[10]/D (GTP_DFF_C)

 Data arrival time                                                  12.758         Logic Levels: 10 
                                                                                   Logic: 2.939ns(35.227%), Route: 5.404ns(64.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       1.320      22.531         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      22.781 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792      23.573         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.573                          
 clock uncertainty                                      -0.050      23.523                          

 Setup time                                              0.034      23.557                          

 Data required time                                                 23.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.557                          
 Data arrival time                                                  12.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/h_cnt[9]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.842  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.573
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N5084
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/v_disp [3]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/h_disp [10]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.474 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.276         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_clk_div/N19_inv/I0 (GTP_LUT1)
                                   td                    0.185       9.461 r       u_lcd_rgb_char/u_clk_div/N19_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553      10.014         u_lcd_rgb_char/h_disp [6]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.300      10.314 f       u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.778         u_lcd_rgb_char/u_lcd_driver/N124 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.011 f       u_lcd_rgb_char/u_lcd_driver/N125.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.011         u_lcd_rgb_char/u_lcd_driver/N125.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.247 r       u_lcd_rgb_char/u_lcd_driver/N125.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=22)       0.802      12.049         u_lcd_rgb_char/u_lcd_driver/N125
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.282 f       u_lcd_rgb_char/u_lcd_driver/N132_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.282         u_lcd_rgb_char/u_lcd_driver/_N608
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.312 r       u_lcd_rgb_char/u_lcd_driver/N132_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.312         u_lcd_rgb_char/u_lcd_driver/_N609
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.342 r       u_lcd_rgb_char/u_lcd_driver/N132_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.342         u_lcd_rgb_char/u_lcd_driver/_N610
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.372 r       u_lcd_rgb_char/u_lcd_driver/N132_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.372         u_lcd_rgb_char/u_lcd_driver/_N611
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.402 r       u_lcd_rgb_char/u_lcd_driver/N132_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.402         u_lcd_rgb_char/u_lcd_driver/_N612
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.432 r       u_lcd_rgb_char/u_lcd_driver/N132_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.432         u_lcd_rgb_char/u_lcd_driver/_N613
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.462 r       u_lcd_rgb_char/u_lcd_driver/N132_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.462         u_lcd_rgb_char/u_lcd_driver/_N614
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.492 r       u_lcd_rgb_char/u_lcd_driver/N132_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.492         u_lcd_rgb_char/u_lcd_driver/_N615
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.728 r       u_lcd_rgb_char/u_lcd_driver/N132_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.728         u_lcd_rgb_char/u_lcd_driver/N182 [9]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[9]/D (GTP_DFF_C)

 Data arrival time                                                  12.728         Logic Levels: 10 
                                                                                   Logic: 2.909ns(34.993%), Route: 5.404ns(65.007%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       1.320      22.531         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      22.781 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792      23.573         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.573                          
 clock uncertainty                                      -0.050      23.523                          

 Setup time                                              0.034      23.557                          

 Data required time                                                 23.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.557                          
 Data arrival time                                                  12.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_clk_div/clk_25m/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_char/u_clk_div/clk_25m/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_clk_div/clk_25m/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_lcd_rgb_char/u_clk_div/clk_25m/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_lcd_rgb_char/u_clk_div/clk_25m
                                                                                   u_lcd_rgb_char/u_clk_div/N1/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       u_lcd_rgb_char/u_clk_div/N1/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         u_lcd_rgb_char/u_clk_div/N1
                                                                           f       u_lcd_rgb_char/u_clk_div/clk_25m/D (GTP_DFF_C)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_clk_div/clk_25m/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_clk_div/div_4_cnt/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_char/u_clk_div/div_4_cnt/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_clk_div/div_4_cnt/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_lcd_rgb_char/u_clk_div/div_4_cnt/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_lcd_rgb_char/u_clk_div/div_4_cnt
                                                                                   u_lcd_rgb_char/u_clk_div/div_4_cnt_inv/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       u_lcd_rgb_char/u_clk_div/div_4_cnt_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         u_lcd_rgb_char/u_clk_div/N3
                                                                           f       u_lcd_rgb_char/u_clk_div/div_4_cnt/D (GTP_DFF_C)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_clk_div/div_4_cnt/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_clk_div/clk_12_5m/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_char/u_clk_div/clk_12_5m/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_clk_div/clk_12_5m/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_lcd_rgb_char/u_clk_div/clk_12_5m/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_lcd_rgb_char/u_clk_div/clk_12_5m
                                                                                   u_lcd_rgb_char/u_clk_div/clk_12_5m_ce_mux/I0 (GTP_LUT2)
                                   td                    0.215       5.506 f       u_lcd_rgb_char/u_clk_div/clk_12_5m_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.506         u_lcd_rgb_char/u_clk_div/_N5019
                                                                           f       u_lcd_rgb_char/u_clk_div/clk_12_5m/D (GTP_DFF_C)

 Data arrival time                                                   5.506         Logic Levels: 1  
                                                                                   Logic: 0.538ns(49.313%), Route: 0.553ns(50.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_clk_div/clk_12_5m/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N5084
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/v_disp [3]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/h_disp [10]
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I3 (GTP_LUT5)
                                   td                    0.172       8.461 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       1.419       9.880         nt_lcd_clk       
                                                                                   lcd_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.683 f       lcd_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.683         lcd_clk          
 lcd_clk                                                                   f       lcd_clk (port)   

 Data arrival time                                                  12.683         Logic Levels: 5  
                                                                                   Logic: 4.066ns(49.178%), Route: 4.202ns(50.822%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       1.320       2.531         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.781 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       3.573         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       3.902 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.507         nt_lcd_de        
                                                                                   u_lcd_rgb_char/u_lcd_driver/N0/I0 (GTP_LUT2)
                                   td                    0.198       4.705 f       u_lcd_rgb_char/u_lcd_driver/N0/Z (GTP_LUT2)
                                   net (fanout=24)       1.497       6.202         u_lcd_rgb_char/lcd_rgb_o [0]
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[0]/I (GTP_OUTBUFT)
                                   td                    2.803       9.005 f       u_lcd_rgb_char.lcd_rgb_tri[0]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.005         nt_lcd_rgb[0]    
 lcd_rgb[0]                                                                f       lcd_rgb[0] (port)

 Data arrival time                                                   9.005         Logic Levels: 2  
                                                                                   Logic: 3.330ns(61.303%), Route: 2.102ns(38.697%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       1.320       2.531         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.781 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       3.573         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       3.902 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.507         nt_lcd_de        
                                                                                   u_lcd_rgb_char/u_lcd_driver/N0/I0 (GTP_LUT2)
                                   td                    0.198       4.705 f       u_lcd_rgb_char/u_lcd_driver/N0/Z (GTP_LUT2)
                                   net (fanout=24)       1.497       6.202         u_lcd_rgb_char/lcd_rgb_o [0]
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[1]/I (GTP_OUTBUFT)
                                   td                    2.803       9.005 f       u_lcd_rgb_char.lcd_rgb_tri[1]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.005         nt_lcd_rgb[1]    
 lcd_rgb[1]                                                                f       lcd_rgb[1] (port)

 Data arrival time                                                   9.005         Logic Levels: 2  
                                                                                   Logic: 3.330ns(61.303%), Route: 2.102ns(38.697%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N1              
                                                                                   u_lcd_rgb_char/u_rd_id/N31_2/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_rgb_char/u_rd_id/N31_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_rgb_char/u_rd_id/N22 [1]
                                                                           f       u_lcd_rgb_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[15]                                             0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[15]   
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[15]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[15]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N2              
                                                                                   u_lcd_rgb_char/u_rd_id/N22_6[4]/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_rgb_char/u_rd_id/N22_6[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_rgb_char/u_rd_id/N22 [8]
                                                                           f       u_lcd_rgb_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N1              
                                                                                   u_lcd_rgb_char/u_rd_id/N22_6[1]/I0 (GTP_LUT3)
                                   td                    0.239       2.822 r       u_lcd_rgb_char/u_rd_id/N22_6[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.822         u_lcd_rgb_char/u_rd_id/N22 [2]
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)

 Data arrival time                                                   2.822         Logic Levels: 2  
                                                                                   Logic: 1.450ns(51.382%), Route: 1.372ns(48.618%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_i2c_dri/clk_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_i2c_dri/clk_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_i2c_dri/clk_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------+
| Type       | File Name                                                            
+------------------------------------------------------------------------------------+
| Input      | D:/ywd/dmdps2/rtc_lcd/prj/compile/top_rtc_lcd_comp.adf               
|            | D:/ywd/dmdps2/rtc_lcd/prj/rtc_lcd.fdc                                
| Output     | D:/ywd/dmdps2/rtc_lcd/prj/synthesize/top_rtc_lcd_syn.adf             
|            | D:/ywd/dmdps2/rtc_lcd/prj/synthesize/top_rtc_lcd_syn.vm              
|            | D:/ywd/dmdps2/rtc_lcd/prj/synthesize/top_rtc_lcd_controlsets.txt     
|            | D:/ywd/dmdps2/rtc_lcd/prj/synthesize/snr.db                          
|            | D:/ywd/dmdps2/rtc_lcd/prj/synthesize/top_rtc_lcd.snr                 
+------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 286 MB
Total CPU time to synthesize completion : 0h:0m:9s
Process Total CPU time to synthesize completion : 0h:0m:10s
Total real time to synthesize completion : 0h:0m:14s
