Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 26 23:10:06 2023
| Host         : DESKTOP-3HOO1AQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_control_sets_placed.rpt
| Design       : lab5
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              57 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |             651 |          243 |
| Yes          | Yes                   | No                     |              64 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                              |                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | d1/out_i_1_n_0               | c1/reset_n                 |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | lcd0/tcode[3]_i_1_n_0        |                            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | now[3]_i_1_n_0               | c1/reset_n                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd0/icode                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | d1/start_reg[0]              | c1/reset_n                 |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | c1/char[2][6]_i_1_n_0        | c1/reset_n                 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | c1/p_1_out                   | c1/reset_n                 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | c1/char[1][6]_i_1_n_0        | c1/reset_n                 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | c1/char[3][6]_i_1_n_0        | c1/reset_n                 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | c1/reset_n                 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | F[3][15]_i_1_n_0             | c1/reset_n                 |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | F[24][15]_i_1_n_0            | c1/reset_n                 |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | F[4][15]_i_1_n_0             | c1/reset_n                 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | F[5][15]_i_1_n_0             | c1/reset_n                 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | F[11][15]_i_1_n_0            | c1/reset_n                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | F[16][15]_i_1_n_0            | c1/reset_n                 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | F[15][15]_i_1_n_0            | c1/reset_n                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | F[18][15]_i_1_n_0            | c1/reset_n                 |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | F[19][15]_i_1_n_0            | c1/reset_n                 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | F[1][15]_i_1_n_0             | c1/reset_n                 |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | F[10][15]_i_1_n_0            | c1/reset_n                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | F[12][15]_i_1_n_0            | c1/reset_n                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | F[13][15]_i_1_n_0            | c1/reset_n                 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | F[14][15]_i_1_n_0            | c1/reset_n                 |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | F[17][15]_i_1_n_0            | c1/reset_n                 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | F[20][15]_i_1_n_0            | c1/reset_n                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | F[21][15]_i_1_n_0            | c1/reset_n                 |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | F[0][15]_i_1_n_0             | c1/reset_n                 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | F[22][15]_i_1_n_0            | c1/reset_n                 |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | F[23][15]_i_1_n_0            | c1/reset_n                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | F[9][15]_i_1_n_0             | c1/reset_n                 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | F[6][15]_i_1_n_0             | c1/reset_n                 |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | F[7][15]_i_1_n_0             | c1/reset_n                 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | F[2][15]_i_1_n_0             | c1/reset_n                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | F[8][15]_i_1_n_0             | c1/reset_n                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | c1/result[30]_i_1_n_0        | c1/reset_n                 |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG | timer[26]_i_1__0_n_0         | c1/reset_n                 |               12 |             27 |         2.25 |
|  clk_IBUF_BUFG | lcd0/init_e_i_2_n_0          | c1/reset_n                 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                              | c1/reset_n                 |               17 |             57 |         3.35 |
|  clk_IBUF_BUFG | d1/E[0]                      | c1/reset_n                 |               45 |            164 |         3.64 |
+----------------+------------------------------+----------------------------+------------------+----------------+--------------+


