
led_toggle_joystick_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d58  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001ff0  08001ff0  00002ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002000  08002000  00004010  2**0
                  CONTENTS
  4 .ARM          00000000  08002000  08002000  00004010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002000  08002000  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002000  08002000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002004  08002004  00003004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08002008  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  24000010  08002018  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000030  08002018  00004030  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e25  00000000  00000000  0000403e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014d4  00000000  00000000  0000be63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f8  00000000  00000000  0000d338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000051f  00000000  00000000  0000da30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003d123  00000000  00000000  0000df4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000082d3  00000000  00000000  0004b072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018c072  00000000  00000000  00053345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001df3b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001aac  00000000  00000000  001df3fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001e0ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08001fd8 	.word	0x08001fd8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08001fd8 	.word	0x08001fd8

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	@ (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	@ (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	@ (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	@ (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	@ (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	@ (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	@ (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	@ (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	@ (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	@ (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	@ (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	@ (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	@ (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	@ (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	@ (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	@ (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	@ (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	@ (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	@ (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	@ (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	@ (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	@ (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	@ (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	@ (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	@ (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	@ (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	@ (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	@ (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	@ (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	@ (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	@ (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	@ (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	@ (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	@ (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	@ (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	@ (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	@ (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	@ (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b086      	sub	sp, #24
 8000408:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800040a:	4b5b      	ldr	r3, [pc, #364]	@ (8000578 <main+0x174>)
 800040c:	695b      	ldr	r3, [r3, #20]
 800040e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000412:	2b00      	cmp	r3, #0
 8000414:	d11b      	bne.n	800044e <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000416:	f3bf 8f4f 	dsb	sy
}
 800041a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800041c:	f3bf 8f6f 	isb	sy
}
 8000420:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000422:	4b55      	ldr	r3, [pc, #340]	@ (8000578 <main+0x174>)
 8000424:	2200      	movs	r2, #0
 8000426:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800042a:	f3bf 8f4f 	dsb	sy
}
 800042e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000430:	f3bf 8f6f 	isb	sy
}
 8000434:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000436:	4b50      	ldr	r3, [pc, #320]	@ (8000578 <main+0x174>)
 8000438:	695b      	ldr	r3, [r3, #20]
 800043a:	4a4f      	ldr	r2, [pc, #316]	@ (8000578 <main+0x174>)
 800043c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000440:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000442:	f3bf 8f4f 	dsb	sy
}
 8000446:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000448:	f3bf 8f6f 	isb	sy
}
 800044c:	e000      	b.n	8000450 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800044e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000450:	4b49      	ldr	r3, [pc, #292]	@ (8000578 <main+0x174>)
 8000452:	695b      	ldr	r3, [r3, #20]
 8000454:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000458:	2b00      	cmp	r3, #0
 800045a:	d138      	bne.n	80004ce <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800045c:	4b46      	ldr	r3, [pc, #280]	@ (8000578 <main+0x174>)
 800045e:	2200      	movs	r2, #0
 8000460:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000464:	f3bf 8f4f 	dsb	sy
}
 8000468:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800046a:	4b43      	ldr	r3, [pc, #268]	@ (8000578 <main+0x174>)
 800046c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000470:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000472:	693b      	ldr	r3, [r7, #16]
 8000474:	0b5b      	lsrs	r3, r3, #13
 8000476:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800047a:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800047c:	693b      	ldr	r3, [r7, #16]
 800047e:	08db      	lsrs	r3, r3, #3
 8000480:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000484:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	015a      	lsls	r2, r3, #5
 800048a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800048e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000490:	68ba      	ldr	r2, [r7, #8]
 8000492:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000494:	4938      	ldr	r1, [pc, #224]	@ (8000578 <main+0x174>)
 8000496:	4313      	orrs	r3, r2
 8000498:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800049c:	68bb      	ldr	r3, [r7, #8]
 800049e:	1e5a      	subs	r2, r3, #1
 80004a0:	60ba      	str	r2, [r7, #8]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d1ef      	bne.n	8000486 <main+0x82>
    } while(sets-- != 0U);
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	1e5a      	subs	r2, r3, #1
 80004aa:	60fa      	str	r2, [r7, #12]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d1e5      	bne.n	800047c <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 80004b0:	f3bf 8f4f 	dsb	sy
}
 80004b4:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80004b6:	4b30      	ldr	r3, [pc, #192]	@ (8000578 <main+0x174>)
 80004b8:	695b      	ldr	r3, [r3, #20]
 80004ba:	4a2f      	ldr	r2, [pc, #188]	@ (8000578 <main+0x174>)
 80004bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80004c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004c2:	f3bf 8f4f 	dsb	sy
}
 80004c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004c8:	f3bf 8f6f 	isb	sy
}
 80004cc:	e000      	b.n	80004d0 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004ce:	bf00      	nop
  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80004d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80004d4:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80004d6:	bf00      	nop
 80004d8:	4b28      	ldr	r3, [pc, #160]	@ (800057c <main+0x178>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d004      	beq.n	80004ee <main+0xea>
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	1e5a      	subs	r2, r3, #1
 80004e8:	617a      	str	r2, [r7, #20]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	dcf4      	bgt.n	80004d8 <main+0xd4>
  if ( timeout < 0 )
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	da01      	bge.n	80004f8 <main+0xf4>
  {
  Error_Handler();
 80004f4:	f000 f916 	bl	8000724 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 f98e 	bl	8000818 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f844 	bl	8000588 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000500:	4b1e      	ldr	r3, [pc, #120]	@ (800057c <main+0x178>)
 8000502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000506:	4a1d      	ldr	r2, [pc, #116]	@ (800057c <main+0x178>)
 8000508:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800050c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000510:	4b1a      	ldr	r3, [pc, #104]	@ (800057c <main+0x178>)
 8000512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000516:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800051e:	2000      	movs	r0, #0
 8000520:	f000 fd1c 	bl	8000f5c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000524:	2100      	movs	r1, #0
 8000526:	2000      	movs	r0, #0
 8000528:	f000 fd32 	bl	8000f90 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800052c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000530:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000532:	bf00      	nop
 8000534:	4b11      	ldr	r3, [pc, #68]	@ (800057c <main+0x178>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800053c:	2b00      	cmp	r3, #0
 800053e:	d104      	bne.n	800054a <main+0x146>
 8000540:	697b      	ldr	r3, [r7, #20]
 8000542:	1e5a      	subs	r2, r3, #1
 8000544:	617a      	str	r2, [r7, #20]
 8000546:	2b00      	cmp	r3, #0
 8000548:	dcf4      	bgt.n	8000534 <main+0x130>
if ( timeout < 0 )
 800054a:	697b      	ldr	r3, [r7, #20]
 800054c:	2b00      	cmp	r3, #0
 800054e:	da01      	bge.n	8000554 <main+0x150>
{
Error_Handler();
 8000550:	f000 f8e8 	bl	8000724 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000554:	f000 f892 	bl	800067c <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_GPIO_ReadPin(GPIOK, GPIO_PIN_6) == GPIO_PIN_SET)
 8000558:	2140      	movs	r1, #64	@ 0x40
 800055a:	4809      	ldr	r0, [pc, #36]	@ (8000580 <main+0x17c>)
 800055c:	f000 fcb2 	bl	8000ec4 <HAL_GPIO_ReadPin>
 8000560:	4603      	mov	r3, r0
 8000562:	2b01      	cmp	r3, #1
 8000564:	d1f8      	bne.n	8000558 <main+0x154>
	          {
	              HAL_Delay(200); // Debounce delay
 8000566:	20c8      	movs	r0, #200	@ 0xc8
 8000568:	f000 f9e8 	bl	800093c <HAL_Delay>
	              HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_12); // Toggle LED PI12
 800056c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000570:	4804      	ldr	r0, [pc, #16]	@ (8000584 <main+0x180>)
 8000572:	f000 fcd8 	bl	8000f26 <HAL_GPIO_TogglePin>
	  if (HAL_GPIO_ReadPin(GPIOK, GPIO_PIN_6) == GPIO_PIN_SET)
 8000576:	e7ef      	b.n	8000558 <main+0x154>
 8000578:	e000ed00 	.word	0xe000ed00
 800057c:	58024400 	.word	0x58024400
 8000580:	58022800 	.word	0x58022800
 8000584:	58022000 	.word	0x58022000

08000588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b09c      	sub	sp, #112	@ 0x70
 800058c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000592:	224c      	movs	r2, #76	@ 0x4c
 8000594:	2100      	movs	r1, #0
 8000596:	4618      	mov	r0, r3
 8000598:	f001 fcf2 	bl	8001f80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800059c:	1d3b      	adds	r3, r7, #4
 800059e:	2220      	movs	r2, #32
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f001 fcec 	bl	8001f80 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80005a8:	2004      	movs	r0, #4
 80005aa:	f000 fd05 	bl	8000fb8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005ae:	2300      	movs	r3, #0
 80005b0:	603b      	str	r3, [r7, #0]
 80005b2:	4b30      	ldr	r3, [pc, #192]	@ (8000674 <SystemClock_Config+0xec>)
 80005b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005b6:	4a2f      	ldr	r2, [pc, #188]	@ (8000674 <SystemClock_Config+0xec>)
 80005b8:	f023 0301 	bic.w	r3, r3, #1
 80005bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80005be:	4b2d      	ldr	r3, [pc, #180]	@ (8000674 <SystemClock_Config+0xec>)
 80005c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	603b      	str	r3, [r7, #0]
 80005c8:	4b2b      	ldr	r3, [pc, #172]	@ (8000678 <SystemClock_Config+0xf0>)
 80005ca:	699b      	ldr	r3, [r3, #24]
 80005cc:	4a2a      	ldr	r2, [pc, #168]	@ (8000678 <SystemClock_Config+0xf0>)
 80005ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005d2:	6193      	str	r3, [r2, #24]
 80005d4:	4b28      	ldr	r3, [pc, #160]	@ (8000678 <SystemClock_Config+0xf0>)
 80005d6:	699b      	ldr	r3, [r3, #24]
 80005d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005dc:	603b      	str	r3, [r7, #0]
 80005de:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005e0:	bf00      	nop
 80005e2:	4b25      	ldr	r3, [pc, #148]	@ (8000678 <SystemClock_Config+0xf0>)
 80005e4:	699b      	ldr	r3, [r3, #24]
 80005e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005ee:	d1f8      	bne.n	80005e2 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f0:	2301      	movs	r3, #1
 80005f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fa:	2302      	movs	r3, #2
 80005fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005fe:	2302      	movs	r3, #2
 8000600:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000602:	2305      	movs	r3, #5
 8000604:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8000606:	23a0      	movs	r3, #160	@ 0xa0
 8000608:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800060a:	2302      	movs	r3, #2
 800060c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800060e:	2305      	movs	r3, #5
 8000610:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000612:	2302      	movs	r3, #2
 8000614:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000616:	2308      	movs	r3, #8
 8000618:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800061a:	2300      	movs	r3, #0
 800061c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000622:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000626:	4618      	mov	r0, r3
 8000628:	f000 fd20 	bl	800106c <HAL_RCC_OscConfig>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000632:	f000 f877 	bl	8000724 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000636:	233f      	movs	r3, #63	@ 0x3f
 8000638:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063a:	2303      	movs	r3, #3
 800063c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000642:	2308      	movs	r3, #8
 8000644:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000646:	2340      	movs	r3, #64	@ 0x40
 8000648:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800064a:	2340      	movs	r3, #64	@ 0x40
 800064c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800064e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000652:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000654:	2340      	movs	r3, #64	@ 0x40
 8000656:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	2102      	movs	r1, #2
 800065c:	4618      	mov	r0, r3
 800065e:	f001 f95f 	bl	8001920 <HAL_RCC_ClockConfig>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000668:	f000 f85c 	bl	8000724 <Error_Handler>
  }
}
 800066c:	bf00      	nop
 800066e:	3770      	adds	r7, #112	@ 0x70
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	58000400 	.word	0x58000400
 8000678:	58024800 	.word	0x58024800

0800067c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b088      	sub	sp, #32
 8000680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	f107 030c 	add.w	r3, r7, #12
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
 800068e:	60da      	str	r2, [r3, #12]
 8000690:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000692:	4b21      	ldr	r3, [pc, #132]	@ (8000718 <MX_GPIO_Init+0x9c>)
 8000694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000698:	4a1f      	ldr	r2, [pc, #124]	@ (8000718 <MX_GPIO_Init+0x9c>)
 800069a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800069e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000718 <MX_GPIO_Init+0x9c>)
 80006a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80006b0:	4b19      	ldr	r3, [pc, #100]	@ (8000718 <MX_GPIO_Init+0x9c>)
 80006b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006b6:	4a18      	ldr	r2, [pc, #96]	@ (8000718 <MX_GPIO_Init+0x9c>)
 80006b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006c0:	4b15      	ldr	r3, [pc, #84]	@ (8000718 <MX_GPIO_Init+0x9c>)
 80006c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80006d4:	4811      	ldr	r0, [pc, #68]	@ (800071c <MX_GPIO_Init+0xa0>)
 80006d6:	f000 fc0d 	bl	8000ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PK5 PK4 PK6 PK3 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_3;
 80006da:	2378      	movs	r3, #120	@ 0x78
 80006dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006de:	2300      	movs	r3, #0
 80006e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006e2:	2302      	movs	r3, #2
 80006e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80006e6:	f107 030c 	add.w	r3, r7, #12
 80006ea:	4619      	mov	r1, r3
 80006ec:	480c      	ldr	r0, [pc, #48]	@ (8000720 <MX_GPIO_Init+0xa4>)
 80006ee:	f000 fa39 	bl	8000b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI12 PI13 PI14 PI15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80006f2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80006f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f8:	2301      	movs	r3, #1
 80006fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000700:	2300      	movs	r3, #0
 8000702:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000704:	f107 030c 	add.w	r3, r7, #12
 8000708:	4619      	mov	r1, r3
 800070a:	4804      	ldr	r0, [pc, #16]	@ (800071c <MX_GPIO_Init+0xa0>)
 800070c:	f000 fa2a 	bl	8000b64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000710:	bf00      	nop
 8000712:	3720      	adds	r7, #32
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	58024400 	.word	0x58024400
 800071c:	58022000 	.word	0x58022000
 8000720:	58022800 	.word	0x58022800

08000724 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000728:	b672      	cpsid	i
}
 800072a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <Error_Handler+0x8>

08000730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000736:	4b0a      	ldr	r3, [pc, #40]	@ (8000760 <HAL_MspInit+0x30>)
 8000738:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800073c:	4a08      	ldr	r2, [pc, #32]	@ (8000760 <HAL_MspInit+0x30>)
 800073e:	f043 0302 	orr.w	r3, r3, #2
 8000742:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000746:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <HAL_MspInit+0x30>)
 8000748:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800074c:	f003 0302 	and.w	r3, r3, #2
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000754:	bf00      	nop
 8000756:	370c      	adds	r7, #12
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	58024400 	.word	0x58024400

08000764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <NMI_Handler+0x4>

0800076c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000770:	bf00      	nop
 8000772:	e7fd      	b.n	8000770 <HardFault_Handler+0x4>

08000774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000778:	bf00      	nop
 800077a:	e7fd      	b.n	8000778 <MemManage_Handler+0x4>

0800077c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000780:	bf00      	nop
 8000782:	e7fd      	b.n	8000780 <BusFault_Handler+0x4>

08000784 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000788:	bf00      	nop
 800078a:	e7fd      	b.n	8000788 <UsageFault_Handler+0x4>

0800078c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr

0800079a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800079a:	b480      	push	{r7}
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr

080007a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr

080007b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007ba:	f000 f89f 	bl	80008fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
	...

080007c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80007c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007c8:	f7ff fd86 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007cc:	480c      	ldr	r0, [pc, #48]	@ (8000800 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007ce:	490d      	ldr	r1, [pc, #52]	@ (8000804 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000808 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007d4:	e002      	b.n	80007dc <LoopCopyDataInit>

080007d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007da:	3304      	adds	r3, #4

080007dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007e0:	d3f9      	bcc.n	80007d6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007e2:	4a0a      	ldr	r2, [pc, #40]	@ (800080c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000810 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007e8:	e001      	b.n	80007ee <LoopFillZerobss>

080007ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007ec:	3204      	adds	r2, #4

080007ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007f0:	d3fb      	bcc.n	80007ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007f2:	f001 fbcd 	bl	8001f90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007f6:	f7ff fe05 	bl	8000404 <main>
  bx  lr
 80007fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80007fc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000800:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000804:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000808:	08002008 	.word	0x08002008
  ldr r2, =_sbss
 800080c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000810:	24000030 	.word	0x24000030

08000814 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000814:	e7fe      	b.n	8000814 <ADC3_IRQHandler>
	...

08000818 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800081e:	2003      	movs	r0, #3
 8000820:	f000 f96e 	bl	8000b00 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000824:	f001 fa32 	bl	8001c8c <HAL_RCC_GetSysClockFreq>
 8000828:	4602      	mov	r2, r0
 800082a:	4b15      	ldr	r3, [pc, #84]	@ (8000880 <HAL_Init+0x68>)
 800082c:	699b      	ldr	r3, [r3, #24]
 800082e:	0a1b      	lsrs	r3, r3, #8
 8000830:	f003 030f 	and.w	r3, r3, #15
 8000834:	4913      	ldr	r1, [pc, #76]	@ (8000884 <HAL_Init+0x6c>)
 8000836:	5ccb      	ldrb	r3, [r1, r3]
 8000838:	f003 031f 	and.w	r3, r3, #31
 800083c:	fa22 f303 	lsr.w	r3, r2, r3
 8000840:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000842:	4b0f      	ldr	r3, [pc, #60]	@ (8000880 <HAL_Init+0x68>)
 8000844:	699b      	ldr	r3, [r3, #24]
 8000846:	f003 030f 	and.w	r3, r3, #15
 800084a:	4a0e      	ldr	r2, [pc, #56]	@ (8000884 <HAL_Init+0x6c>)
 800084c:	5cd3      	ldrb	r3, [r2, r3]
 800084e:	f003 031f 	and.w	r3, r3, #31
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	fa22 f303 	lsr.w	r3, r2, r3
 8000858:	4a0b      	ldr	r2, [pc, #44]	@ (8000888 <HAL_Init+0x70>)
 800085a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800085c:	4a0b      	ldr	r2, [pc, #44]	@ (800088c <HAL_Init+0x74>)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000862:	2000      	movs	r0, #0
 8000864:	f000 f814 	bl	8000890 <HAL_InitTick>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
 8000870:	e002      	b.n	8000878 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000872:	f7ff ff5d 	bl	8000730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000876:	2300      	movs	r3, #0
}
 8000878:	4618      	mov	r0, r3
 800087a:	3708      	adds	r7, #8
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	58024400 	.word	0x58024400
 8000884:	08001ff0 	.word	0x08001ff0
 8000888:	24000004 	.word	0x24000004
 800088c:	24000000 	.word	0x24000000

08000890 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000898:	4b15      	ldr	r3, [pc, #84]	@ (80008f0 <HAL_InitTick+0x60>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d101      	bne.n	80008a4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80008a0:	2301      	movs	r3, #1
 80008a2:	e021      	b.n	80008e8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80008a4:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <HAL_InitTick+0x64>)
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	4b11      	ldr	r3, [pc, #68]	@ (80008f0 <HAL_InitTick+0x60>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	4619      	mov	r1, r3
 80008ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80008b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 f945 	bl	8000b4a <HAL_SYSTICK_Config>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80008c6:	2301      	movs	r3, #1
 80008c8:	e00e      	b.n	80008e8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2b0f      	cmp	r3, #15
 80008ce:	d80a      	bhi.n	80008e6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d0:	2200      	movs	r2, #0
 80008d2:	6879      	ldr	r1, [r7, #4]
 80008d4:	f04f 30ff 	mov.w	r0, #4294967295
 80008d8:	f000 f91d 	bl	8000b16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008dc:	4a06      	ldr	r2, [pc, #24]	@ (80008f8 <HAL_InitTick+0x68>)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e000      	b.n	80008e8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	2400000c 	.word	0x2400000c
 80008f4:	24000000 	.word	0x24000000
 80008f8:	24000008 	.word	0x24000008

080008fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000900:	4b06      	ldr	r3, [pc, #24]	@ (800091c <HAL_IncTick+0x20>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	461a      	mov	r2, r3
 8000906:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <HAL_IncTick+0x24>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4413      	add	r3, r2
 800090c:	4a04      	ldr	r2, [pc, #16]	@ (8000920 <HAL_IncTick+0x24>)
 800090e:	6013      	str	r3, [r2, #0]
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	2400000c 	.word	0x2400000c
 8000920:	2400002c 	.word	0x2400002c

08000924 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  return uwTick;
 8000928:	4b03      	ldr	r3, [pc, #12]	@ (8000938 <HAL_GetTick+0x14>)
 800092a:	681b      	ldr	r3, [r3, #0]
}
 800092c:	4618      	mov	r0, r3
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	2400002c 	.word	0x2400002c

0800093c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000944:	f7ff ffee 	bl	8000924 <HAL_GetTick>
 8000948:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000954:	d005      	beq.n	8000962 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000956:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <HAL_Delay+0x44>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	461a      	mov	r2, r3
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	4413      	add	r3, r2
 8000960:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000962:	bf00      	nop
 8000964:	f7ff ffde 	bl	8000924 <HAL_GetTick>
 8000968:	4602      	mov	r2, r0
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	1ad3      	subs	r3, r2, r3
 800096e:	68fa      	ldr	r2, [r7, #12]
 8000970:	429a      	cmp	r2, r3
 8000972:	d8f7      	bhi.n	8000964 <HAL_Delay+0x28>
  {
  }
}
 8000974:	bf00      	nop
 8000976:	bf00      	nop
 8000978:	3710      	adds	r7, #16
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	2400000c 	.word	0x2400000c

08000984 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000988:	4b03      	ldr	r3, [pc, #12]	@ (8000998 <HAL_GetREVID+0x14>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	0c1b      	lsrs	r3, r3, #16
}
 800098e:	4618      	mov	r0, r3
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	5c001000 	.word	0x5c001000

0800099c <__NVIC_SetPriorityGrouping>:
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	f003 0307 	and.w	r3, r3, #7
 80009aa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009ac:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <__NVIC_SetPriorityGrouping+0x40>)
 80009ae:	68db      	ldr	r3, [r3, #12]
 80009b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009b2:	68ba      	ldr	r2, [r7, #8]
 80009b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009b8:	4013      	ands	r3, r2
 80009ba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <__NVIC_SetPriorityGrouping+0x44>)
 80009c6:	4313      	orrs	r3, r2
 80009c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009ca:	4a04      	ldr	r2, [pc, #16]	@ (80009dc <__NVIC_SetPriorityGrouping+0x40>)
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	60d3      	str	r3, [r2, #12]
}
 80009d0:	bf00      	nop
 80009d2:	3714      	adds	r7, #20
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr
 80009dc:	e000ed00 	.word	0xe000ed00
 80009e0:	05fa0000 	.word	0x05fa0000

080009e4 <__NVIC_GetPriorityGrouping>:
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009e8:	4b04      	ldr	r3, [pc, #16]	@ (80009fc <__NVIC_GetPriorityGrouping+0x18>)
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	0a1b      	lsrs	r3, r3, #8
 80009ee:	f003 0307 	and.w	r3, r3, #7
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <__NVIC_SetPriority>:
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	6039      	str	r1, [r7, #0]
 8000a0a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000a0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	db0a      	blt.n	8000a2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	b2da      	uxtb	r2, r3
 8000a18:	490c      	ldr	r1, [pc, #48]	@ (8000a4c <__NVIC_SetPriority+0x4c>)
 8000a1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a1e:	0112      	lsls	r2, r2, #4
 8000a20:	b2d2      	uxtb	r2, r2
 8000a22:	440b      	add	r3, r1
 8000a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000a28:	e00a      	b.n	8000a40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	b2da      	uxtb	r2, r3
 8000a2e:	4908      	ldr	r1, [pc, #32]	@ (8000a50 <__NVIC_SetPriority+0x50>)
 8000a30:	88fb      	ldrh	r3, [r7, #6]
 8000a32:	f003 030f 	and.w	r3, r3, #15
 8000a36:	3b04      	subs	r3, #4
 8000a38:	0112      	lsls	r2, r2, #4
 8000a3a:	b2d2      	uxtb	r2, r2
 8000a3c:	440b      	add	r3, r1
 8000a3e:	761a      	strb	r2, [r3, #24]
}
 8000a40:	bf00      	nop
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	e000e100 	.word	0xe000e100
 8000a50:	e000ed00 	.word	0xe000ed00

08000a54 <NVIC_EncodePriority>:
{
 8000a54:	b480      	push	{r7}
 8000a56:	b089      	sub	sp, #36	@ 0x24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f003 0307 	and.w	r3, r3, #7
 8000a66:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a68:	69fb      	ldr	r3, [r7, #28]
 8000a6a:	f1c3 0307 	rsb	r3, r3, #7
 8000a6e:	2b04      	cmp	r3, #4
 8000a70:	bf28      	it	cs
 8000a72:	2304      	movcs	r3, #4
 8000a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	3304      	adds	r3, #4
 8000a7a:	2b06      	cmp	r3, #6
 8000a7c:	d902      	bls.n	8000a84 <NVIC_EncodePriority+0x30>
 8000a7e:	69fb      	ldr	r3, [r7, #28]
 8000a80:	3b03      	subs	r3, #3
 8000a82:	e000      	b.n	8000a86 <NVIC_EncodePriority+0x32>
 8000a84:	2300      	movs	r3, #0
 8000a86:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a88:	f04f 32ff 	mov.w	r2, #4294967295
 8000a8c:	69bb      	ldr	r3, [r7, #24]
 8000a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a92:	43da      	mvns	r2, r3
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	401a      	ands	r2, r3
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa6:	43d9      	mvns	r1, r3
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aac:	4313      	orrs	r3, r2
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3724      	adds	r7, #36	@ 0x24
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
	...

08000abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	3b01      	subs	r3, #1
 8000ac8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000acc:	d301      	bcc.n	8000ad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e00f      	b.n	8000af2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8000afc <SysTick_Config+0x40>)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ada:	210f      	movs	r1, #15
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	f7ff ff8e 	bl	8000a00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ae4:	4b05      	ldr	r3, [pc, #20]	@ (8000afc <SysTick_Config+0x40>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aea:	4b04      	ldr	r3, [pc, #16]	@ (8000afc <SysTick_Config+0x40>)
 8000aec:	2207      	movs	r2, #7
 8000aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000af0:	2300      	movs	r3, #0
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	e000e010 	.word	0xe000e010

08000b00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b08:	6878      	ldr	r0, [r7, #4]
 8000b0a:	f7ff ff47 	bl	800099c <__NVIC_SetPriorityGrouping>
}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b086      	sub	sp, #24
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	60b9      	str	r1, [r7, #8]
 8000b20:	607a      	str	r2, [r7, #4]
 8000b22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b24:	f7ff ff5e 	bl	80009e4 <__NVIC_GetPriorityGrouping>
 8000b28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b2a:	687a      	ldr	r2, [r7, #4]
 8000b2c:	68b9      	ldr	r1, [r7, #8]
 8000b2e:	6978      	ldr	r0, [r7, #20]
 8000b30:	f7ff ff90 	bl	8000a54 <NVIC_EncodePriority>
 8000b34:	4602      	mov	r2, r0
 8000b36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b3a:	4611      	mov	r1, r2
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff ff5f 	bl	8000a00 <__NVIC_SetPriority>
}
 8000b42:	bf00      	nop
 8000b44:	3718      	adds	r7, #24
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b082      	sub	sp, #8
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b52:	6878      	ldr	r0, [r7, #4]
 8000b54:	f7ff ffb2 	bl	8000abc <SysTick_Config>
 8000b58:	4603      	mov	r3, r0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b089      	sub	sp, #36	@ 0x24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000b72:	4b89      	ldr	r3, [pc, #548]	@ (8000d98 <HAL_GPIO_Init+0x234>)
 8000b74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000b76:	e194      	b.n	8000ea2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	69fb      	ldr	r3, [r7, #28]
 8000b80:	fa01 f303 	lsl.w	r3, r1, r3
 8000b84:	4013      	ands	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	f000 8186 	beq.w	8000e9c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f003 0303 	and.w	r3, r3, #3
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d005      	beq.n	8000ba8 <HAL_GPIO_Init+0x44>
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f003 0303 	and.w	r3, r3, #3
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d130      	bne.n	8000c0a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000bae:	69fb      	ldr	r3, [r7, #28]
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	2203      	movs	r2, #3
 8000bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	69ba      	ldr	r2, [r7, #24]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	68da      	ldr	r2, [r3, #12]
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	69ba      	ldr	r2, [r7, #24]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	69ba      	ldr	r2, [r7, #24]
 8000bd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000bde:	2201      	movs	r2, #1
 8000be0:	69fb      	ldr	r3, [r7, #28]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43db      	mvns	r3, r3
 8000be8:	69ba      	ldr	r2, [r7, #24]
 8000bea:	4013      	ands	r3, r2
 8000bec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	091b      	lsrs	r3, r3, #4
 8000bf4:	f003 0201 	and.w	r2, r3, #1
 8000bf8:	69fb      	ldr	r3, [r7, #28]
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	69ba      	ldr	r2, [r7, #24]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	69ba      	ldr	r2, [r7, #24]
 8000c08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f003 0303 	and.w	r3, r3, #3
 8000c12:	2b03      	cmp	r3, #3
 8000c14:	d017      	beq.n	8000c46 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	68db      	ldr	r3, [r3, #12]
 8000c1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c1c:	69fb      	ldr	r3, [r7, #28]
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	2203      	movs	r2, #3
 8000c22:	fa02 f303 	lsl.w	r3, r2, r3
 8000c26:	43db      	mvns	r3, r3
 8000c28:	69ba      	ldr	r2, [r7, #24]
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	689a      	ldr	r2, [r3, #8]
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	69ba      	ldr	r2, [r7, #24]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	69ba      	ldr	r2, [r7, #24]
 8000c44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f003 0303 	and.w	r3, r3, #3
 8000c4e:	2b02      	cmp	r3, #2
 8000c50:	d123      	bne.n	8000c9a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	08da      	lsrs	r2, r3, #3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	3208      	adds	r2, #8
 8000c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000c60:	69fb      	ldr	r3, [r7, #28]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	220f      	movs	r2, #15
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	69ba      	ldr	r2, [r7, #24]
 8000c72:	4013      	ands	r3, r2
 8000c74:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	691a      	ldr	r2, [r3, #16]
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	f003 0307 	and.w	r3, r3, #7
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	fa02 f303 	lsl.w	r3, r2, r3
 8000c86:	69ba      	ldr	r2, [r7, #24]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000c8c:	69fb      	ldr	r3, [r7, #28]
 8000c8e:	08da      	lsrs	r2, r3, #3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3208      	adds	r2, #8
 8000c94:	69b9      	ldr	r1, [r7, #24]
 8000c96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ca0:	69fb      	ldr	r3, [r7, #28]
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	43db      	mvns	r3, r3
 8000cac:	69ba      	ldr	r2, [r7, #24]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f003 0203 	and.w	r2, r3, #3
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	69ba      	ldr	r2, [r7, #24]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	69ba      	ldr	r2, [r7, #24]
 8000ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f000 80e0 	beq.w	8000e9c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cdc:	4b2f      	ldr	r3, [pc, #188]	@ (8000d9c <HAL_GPIO_Init+0x238>)
 8000cde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ce2:	4a2e      	ldr	r2, [pc, #184]	@ (8000d9c <HAL_GPIO_Init+0x238>)
 8000ce4:	f043 0302 	orr.w	r3, r3, #2
 8000ce8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000cec:	4b2b      	ldr	r3, [pc, #172]	@ (8000d9c <HAL_GPIO_Init+0x238>)
 8000cee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000cf2:	f003 0302 	and.w	r3, r3, #2
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000cfa:	4a29      	ldr	r2, [pc, #164]	@ (8000da0 <HAL_GPIO_Init+0x23c>)
 8000cfc:	69fb      	ldr	r3, [r7, #28]
 8000cfe:	089b      	lsrs	r3, r3, #2
 8000d00:	3302      	adds	r3, #2
 8000d02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	f003 0303 	and.w	r3, r3, #3
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	220f      	movs	r2, #15
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	43db      	mvns	r3, r3
 8000d18:	69ba      	ldr	r2, [r7, #24]
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4a20      	ldr	r2, [pc, #128]	@ (8000da4 <HAL_GPIO_Init+0x240>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d052      	beq.n	8000dcc <HAL_GPIO_Init+0x268>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4a1f      	ldr	r2, [pc, #124]	@ (8000da8 <HAL_GPIO_Init+0x244>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d031      	beq.n	8000d92 <HAL_GPIO_Init+0x22e>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a1e      	ldr	r2, [pc, #120]	@ (8000dac <HAL_GPIO_Init+0x248>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d02b      	beq.n	8000d8e <HAL_GPIO_Init+0x22a>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a1d      	ldr	r2, [pc, #116]	@ (8000db0 <HAL_GPIO_Init+0x24c>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d025      	beq.n	8000d8a <HAL_GPIO_Init+0x226>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a1c      	ldr	r2, [pc, #112]	@ (8000db4 <HAL_GPIO_Init+0x250>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d01f      	beq.n	8000d86 <HAL_GPIO_Init+0x222>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4a1b      	ldr	r2, [pc, #108]	@ (8000db8 <HAL_GPIO_Init+0x254>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d019      	beq.n	8000d82 <HAL_GPIO_Init+0x21e>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4a1a      	ldr	r2, [pc, #104]	@ (8000dbc <HAL_GPIO_Init+0x258>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d013      	beq.n	8000d7e <HAL_GPIO_Init+0x21a>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4a19      	ldr	r2, [pc, #100]	@ (8000dc0 <HAL_GPIO_Init+0x25c>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d00d      	beq.n	8000d7a <HAL_GPIO_Init+0x216>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4a18      	ldr	r2, [pc, #96]	@ (8000dc4 <HAL_GPIO_Init+0x260>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d007      	beq.n	8000d76 <HAL_GPIO_Init+0x212>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4a17      	ldr	r2, [pc, #92]	@ (8000dc8 <HAL_GPIO_Init+0x264>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d101      	bne.n	8000d72 <HAL_GPIO_Init+0x20e>
 8000d6e:	2309      	movs	r3, #9
 8000d70:	e02d      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d72:	230a      	movs	r3, #10
 8000d74:	e02b      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d76:	2308      	movs	r3, #8
 8000d78:	e029      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d7a:	2307      	movs	r3, #7
 8000d7c:	e027      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d7e:	2306      	movs	r3, #6
 8000d80:	e025      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d82:	2305      	movs	r3, #5
 8000d84:	e023      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d86:	2304      	movs	r3, #4
 8000d88:	e021      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e01f      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d8e:	2302      	movs	r3, #2
 8000d90:	e01d      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d92:	2301      	movs	r3, #1
 8000d94:	e01b      	b.n	8000dce <HAL_GPIO_Init+0x26a>
 8000d96:	bf00      	nop
 8000d98:	58000080 	.word	0x58000080
 8000d9c:	58024400 	.word	0x58024400
 8000da0:	58000400 	.word	0x58000400
 8000da4:	58020000 	.word	0x58020000
 8000da8:	58020400 	.word	0x58020400
 8000dac:	58020800 	.word	0x58020800
 8000db0:	58020c00 	.word	0x58020c00
 8000db4:	58021000 	.word	0x58021000
 8000db8:	58021400 	.word	0x58021400
 8000dbc:	58021800 	.word	0x58021800
 8000dc0:	58021c00 	.word	0x58021c00
 8000dc4:	58022000 	.word	0x58022000
 8000dc8:	58022400 	.word	0x58022400
 8000dcc:	2300      	movs	r3, #0
 8000dce:	69fa      	ldr	r2, [r7, #28]
 8000dd0:	f002 0203 	and.w	r2, r2, #3
 8000dd4:	0092      	lsls	r2, r2, #2
 8000dd6:	4093      	lsls	r3, r2
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dde:	4938      	ldr	r1, [pc, #224]	@ (8000ec0 <HAL_GPIO_Init+0x35c>)
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	089b      	lsrs	r3, r3, #2
 8000de4:	3302      	adds	r3, #2
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	43db      	mvns	r3, r3
 8000df8:	69ba      	ldr	r2, [r7, #24]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d003      	beq.n	8000e12 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000e0a:	69ba      	ldr	r2, [r7, #24]
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000e12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000e16:	69bb      	ldr	r3, [r7, #24]
 8000e18:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	43db      	mvns	r3, r3
 8000e26:	69ba      	ldr	r2, [r7, #24]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d003      	beq.n	8000e40 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000e40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000e44:	69bb      	ldr	r3, [r7, #24]
 8000e46:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	43db      	mvns	r3, r3
 8000e52:	69ba      	ldr	r2, [r7, #24]
 8000e54:	4013      	ands	r3, r2
 8000e56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d003      	beq.n	8000e6c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e78:	693b      	ldr	r3, [r7, #16]
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d003      	beq.n	8000e96 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	69ba      	ldr	r2, [r7, #24]
 8000e9a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	f47f ae63 	bne.w	8000b78 <HAL_GPIO_Init+0x14>
  }
}
 8000eb2:	bf00      	nop
 8000eb4:	bf00      	nop
 8000eb6:	3724      	adds	r7, #36	@ 0x24
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	58000400 	.word	0x58000400

08000ec4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	691a      	ldr	r2, [r3, #16]
 8000ed4:	887b      	ldrh	r3, [r7, #2]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d002      	beq.n	8000ee2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000edc:	2301      	movs	r3, #1
 8000ede:	73fb      	strb	r3, [r7, #15]
 8000ee0:	e001      	b.n	8000ee6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3714      	adds	r7, #20
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	460b      	mov	r3, r1
 8000efe:	807b      	strh	r3, [r7, #2]
 8000f00:	4613      	mov	r3, r2
 8000f02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f04:	787b      	ldrb	r3, [r7, #1]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d003      	beq.n	8000f12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f0a:	887a      	ldrh	r2, [r7, #2]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000f10:	e003      	b.n	8000f1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f12:	887b      	ldrh	r3, [r7, #2]
 8000f14:	041a      	lsls	r2, r3, #16
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	619a      	str	r2, [r3, #24]
}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b085      	sub	sp, #20
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
 8000f2e:	460b      	mov	r3, r1
 8000f30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f38:	887a      	ldrh	r2, [r7, #2]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	041a      	lsls	r2, r3, #16
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	43d9      	mvns	r1, r3
 8000f44:	887b      	ldrh	r3, [r7, #2]
 8000f46:	400b      	ands	r3, r1
 8000f48:	431a      	orrs	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	619a      	str	r2, [r3, #24]
}
 8000f4e:	bf00      	nop
 8000f50:	3714      	adds	r7, #20
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
	...

08000f5c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8000f64:	4a08      	ldr	r2, [pc, #32]	@ (8000f88 <HAL_HSEM_FastTake+0x2c>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3320      	adds	r3, #32
 8000f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6e:	4a07      	ldr	r2, [pc, #28]	@ (8000f8c <HAL_HSEM_FastTake+0x30>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d101      	bne.n	8000f78 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8000f74:	2300      	movs	r3, #0
 8000f76:	e000      	b.n	8000f7a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8000f78:	2301      	movs	r3, #1
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	58026400 	.word	0x58026400
 8000f8c:	80000300 	.word	0x80000300

08000f90 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8000f9a:	4906      	ldr	r1, [pc, #24]	@ (8000fb4 <HAL_HSEM_Release+0x24>)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8000fa8:	bf00      	nop
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	58026400 	.word	0x58026400

08000fb8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8000fc0:	4b29      	ldr	r3, [pc, #164]	@ (8001068 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	f003 0307 	and.w	r3, r3, #7
 8000fc8:	2b06      	cmp	r3, #6
 8000fca:	d00a      	beq.n	8000fe2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000fcc:	4b26      	ldr	r3, [pc, #152]	@ (8001068 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d001      	beq.n	8000fde <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e040      	b.n	8001060 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	e03e      	b.n	8001060 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000fe2:	4b21      	ldr	r3, [pc, #132]	@ (8001068 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8000fea:	491f      	ldr	r1, [pc, #124]	@ (8001068 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000ff2:	f7ff fc97 	bl	8000924 <HAL_GetTick>
 8000ff6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000ff8:	e009      	b.n	800100e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000ffa:	f7ff fc93 	bl	8000924 <HAL_GetTick>
 8000ffe:	4602      	mov	r2, r0
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001008:	d901      	bls.n	800100e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	e028      	b.n	8001060 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800100e:	4b16      	ldr	r3, [pc, #88]	@ (8001068 <HAL_PWREx_ConfigSupply+0xb0>)
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001016:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800101a:	d1ee      	bne.n	8000ffa <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b1e      	cmp	r3, #30
 8001020:	d008      	beq.n	8001034 <HAL_PWREx_ConfigSupply+0x7c>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2b2e      	cmp	r3, #46	@ 0x2e
 8001026:	d005      	beq.n	8001034 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b1d      	cmp	r3, #29
 800102c:	d002      	beq.n	8001034 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b2d      	cmp	r3, #45	@ 0x2d
 8001032:	d114      	bne.n	800105e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001034:	f7ff fc76 	bl	8000924 <HAL_GetTick>
 8001038:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800103a:	e009      	b.n	8001050 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800103c:	f7ff fc72 	bl	8000924 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800104a:	d901      	bls.n	8001050 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e007      	b.n	8001060 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001050:	4b05      	ldr	r3, [pc, #20]	@ (8001068 <HAL_PWREx_ConfigSupply+0xb0>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800105c:	d1ee      	bne.n	800103c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3710      	adds	r7, #16
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	58024800 	.word	0x58024800

0800106c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08c      	sub	sp, #48	@ 0x30
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d102      	bne.n	8001080 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	f000 bc48 	b.w	8001910 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f003 0301 	and.w	r3, r3, #1
 8001088:	2b00      	cmp	r3, #0
 800108a:	f000 8088 	beq.w	800119e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800108e:	4b99      	ldr	r3, [pc, #612]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001090:	691b      	ldr	r3, [r3, #16]
 8001092:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001096:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001098:	4b96      	ldr	r3, [pc, #600]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 800109a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800109c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800109e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a0:	2b10      	cmp	r3, #16
 80010a2:	d007      	beq.n	80010b4 <HAL_RCC_OscConfig+0x48>
 80010a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a6:	2b18      	cmp	r3, #24
 80010a8:	d111      	bne.n	80010ce <HAL_RCC_OscConfig+0x62>
 80010aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ac:	f003 0303 	and.w	r3, r3, #3
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d10c      	bne.n	80010ce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b4:	4b8f      	ldr	r3, [pc, #572]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d06d      	beq.n	800119c <HAL_RCC_OscConfig+0x130>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d169      	bne.n	800119c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	f000 bc21 	b.w	8001910 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010d6:	d106      	bne.n	80010e6 <HAL_RCC_OscConfig+0x7a>
 80010d8:	4b86      	ldr	r3, [pc, #536]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a85      	ldr	r2, [pc, #532]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80010de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010e2:	6013      	str	r3, [r2, #0]
 80010e4:	e02e      	b.n	8001144 <HAL_RCC_OscConfig+0xd8>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d10c      	bne.n	8001108 <HAL_RCC_OscConfig+0x9c>
 80010ee:	4b81      	ldr	r3, [pc, #516]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a80      	ldr	r2, [pc, #512]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80010f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010f8:	6013      	str	r3, [r2, #0]
 80010fa:	4b7e      	ldr	r3, [pc, #504]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a7d      	ldr	r2, [pc, #500]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001100:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001104:	6013      	str	r3, [r2, #0]
 8001106:	e01d      	b.n	8001144 <HAL_RCC_OscConfig+0xd8>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001110:	d10c      	bne.n	800112c <HAL_RCC_OscConfig+0xc0>
 8001112:	4b78      	ldr	r3, [pc, #480]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a77      	ldr	r2, [pc, #476]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001118:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800111c:	6013      	str	r3, [r2, #0]
 800111e:	4b75      	ldr	r3, [pc, #468]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a74      	ldr	r2, [pc, #464]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001128:	6013      	str	r3, [r2, #0]
 800112a:	e00b      	b.n	8001144 <HAL_RCC_OscConfig+0xd8>
 800112c:	4b71      	ldr	r3, [pc, #452]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a70      	ldr	r2, [pc, #448]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001132:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	4b6e      	ldr	r3, [pc, #440]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a6d      	ldr	r2, [pc, #436]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 800113e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001142:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d013      	beq.n	8001174 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800114c:	f7ff fbea 	bl	8000924 <HAL_GetTick>
 8001150:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001154:	f7ff fbe6 	bl	8000924 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b64      	cmp	r3, #100	@ 0x64
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e3d4      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001166:	4b63      	ldr	r3, [pc, #396]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d0f0      	beq.n	8001154 <HAL_RCC_OscConfig+0xe8>
 8001172:	e014      	b.n	800119e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001174:	f7ff fbd6 	bl	8000924 <HAL_GetTick>
 8001178:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800117a:	e008      	b.n	800118e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800117c:	f7ff fbd2 	bl	8000924 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b64      	cmp	r3, #100	@ 0x64
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e3c0      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800118e:	4b59      	ldr	r3, [pc, #356]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f0      	bne.n	800117c <HAL_RCC_OscConfig+0x110>
 800119a:	e000      	b.n	800119e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800119c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	f000 80ca 	beq.w	8001340 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011ac:	4b51      	ldr	r3, [pc, #324]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80011ae:	691b      	ldr	r3, [r3, #16]
 80011b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80011b4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011b6:	4b4f      	ldr	r3, [pc, #316]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80011b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ba:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80011bc:	6a3b      	ldr	r3, [r7, #32]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d007      	beq.n	80011d2 <HAL_RCC_OscConfig+0x166>
 80011c2:	6a3b      	ldr	r3, [r7, #32]
 80011c4:	2b18      	cmp	r3, #24
 80011c6:	d156      	bne.n	8001276 <HAL_RCC_OscConfig+0x20a>
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f003 0303 	and.w	r3, r3, #3
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d151      	bne.n	8001276 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011d2:	4b48      	ldr	r3, [pc, #288]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d005      	beq.n	80011ea <HAL_RCC_OscConfig+0x17e>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d101      	bne.n	80011ea <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e392      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80011ea:	4b42      	ldr	r3, [pc, #264]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f023 0219 	bic.w	r2, r3, #25
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	493f      	ldr	r1, [pc, #252]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80011f8:	4313      	orrs	r3, r2
 80011fa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011fc:	f7ff fb92 	bl	8000924 <HAL_GetTick>
 8001200:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001202:	e008      	b.n	8001216 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001204:	f7ff fb8e 	bl	8000924 <HAL_GetTick>
 8001208:	4602      	mov	r2, r0
 800120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	2b02      	cmp	r3, #2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e37c      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001216:	4b37      	ldr	r3, [pc, #220]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0304 	and.w	r3, r3, #4
 800121e:	2b00      	cmp	r3, #0
 8001220:	d0f0      	beq.n	8001204 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001222:	f7ff fbaf 	bl	8000984 <HAL_GetREVID>
 8001226:	4603      	mov	r3, r0
 8001228:	f241 0203 	movw	r2, #4099	@ 0x1003
 800122c:	4293      	cmp	r3, r2
 800122e:	d817      	bhi.n	8001260 <HAL_RCC_OscConfig+0x1f4>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	691b      	ldr	r3, [r3, #16]
 8001234:	2b40      	cmp	r3, #64	@ 0x40
 8001236:	d108      	bne.n	800124a <HAL_RCC_OscConfig+0x1de>
 8001238:	4b2e      	ldr	r3, [pc, #184]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001240:	4a2c      	ldr	r2, [pc, #176]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001242:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001246:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001248:	e07a      	b.n	8001340 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800124a:	4b2a      	ldr	r3, [pc, #168]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	691b      	ldr	r3, [r3, #16]
 8001256:	031b      	lsls	r3, r3, #12
 8001258:	4926      	ldr	r1, [pc, #152]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 800125a:	4313      	orrs	r3, r2
 800125c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800125e:	e06f      	b.n	8001340 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001260:	4b24      	ldr	r3, [pc, #144]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	691b      	ldr	r3, [r3, #16]
 800126c:	061b      	lsls	r3, r3, #24
 800126e:	4921      	ldr	r1, [pc, #132]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001270:	4313      	orrs	r3, r2
 8001272:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001274:	e064      	b.n	8001340 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	68db      	ldr	r3, [r3, #12]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d047      	beq.n	800130e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800127e:	4b1d      	ldr	r3, [pc, #116]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f023 0219 	bic.w	r2, r3, #25
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	491a      	ldr	r1, [pc, #104]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 800128c:	4313      	orrs	r3, r2
 800128e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001290:	f7ff fb48 	bl	8000924 <HAL_GetTick>
 8001294:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001298:	f7ff fb44 	bl	8000924 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e332      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012aa:	4b12      	ldr	r3, [pc, #72]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0304 	and.w	r3, r3, #4
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d0f0      	beq.n	8001298 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b6:	f7ff fb65 	bl	8000984 <HAL_GetREVID>
 80012ba:	4603      	mov	r3, r0
 80012bc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d819      	bhi.n	80012f8 <HAL_RCC_OscConfig+0x28c>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	691b      	ldr	r3, [r3, #16]
 80012c8:	2b40      	cmp	r3, #64	@ 0x40
 80012ca:	d108      	bne.n	80012de <HAL_RCC_OscConfig+0x272>
 80012cc:	4b09      	ldr	r3, [pc, #36]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80012d4:	4a07      	ldr	r2, [pc, #28]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80012d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012da:	6053      	str	r3, [r2, #4]
 80012dc:	e030      	b.n	8001340 <HAL_RCC_OscConfig+0x2d4>
 80012de:	4b05      	ldr	r3, [pc, #20]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	691b      	ldr	r3, [r3, #16]
 80012ea:	031b      	lsls	r3, r3, #12
 80012ec:	4901      	ldr	r1, [pc, #4]	@ (80012f4 <HAL_RCC_OscConfig+0x288>)
 80012ee:	4313      	orrs	r3, r2
 80012f0:	604b      	str	r3, [r1, #4]
 80012f2:	e025      	b.n	8001340 <HAL_RCC_OscConfig+0x2d4>
 80012f4:	58024400 	.word	0x58024400
 80012f8:	4b9a      	ldr	r3, [pc, #616]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	061b      	lsls	r3, r3, #24
 8001306:	4997      	ldr	r1, [pc, #604]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001308:	4313      	orrs	r3, r2
 800130a:	604b      	str	r3, [r1, #4]
 800130c:	e018      	b.n	8001340 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800130e:	4b95      	ldr	r3, [pc, #596]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a94      	ldr	r2, [pc, #592]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001314:	f023 0301 	bic.w	r3, r3, #1
 8001318:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800131a:	f7ff fb03 	bl	8000924 <HAL_GetTick>
 800131e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001320:	e008      	b.n	8001334 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001322:	f7ff faff 	bl	8000924 <HAL_GetTick>
 8001326:	4602      	mov	r2, r0
 8001328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	2b02      	cmp	r3, #2
 800132e:	d901      	bls.n	8001334 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001330:	2303      	movs	r3, #3
 8001332:	e2ed      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001334:	4b8b      	ldr	r3, [pc, #556]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0304 	and.w	r3, r3, #4
 800133c:	2b00      	cmp	r3, #0
 800133e:	d1f0      	bne.n	8001322 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0310 	and.w	r3, r3, #16
 8001348:	2b00      	cmp	r3, #0
 800134a:	f000 80a9 	beq.w	80014a0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800134e:	4b85      	ldr	r3, [pc, #532]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001350:	691b      	ldr	r3, [r3, #16]
 8001352:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001356:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001358:	4b82      	ldr	r3, [pc, #520]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 800135a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800135c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	2b08      	cmp	r3, #8
 8001362:	d007      	beq.n	8001374 <HAL_RCC_OscConfig+0x308>
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	2b18      	cmp	r3, #24
 8001368:	d13a      	bne.n	80013e0 <HAL_RCC_OscConfig+0x374>
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	f003 0303 	and.w	r3, r3, #3
 8001370:	2b01      	cmp	r3, #1
 8001372:	d135      	bne.n	80013e0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001374:	4b7b      	ldr	r3, [pc, #492]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800137c:	2b00      	cmp	r3, #0
 800137e:	d005      	beq.n	800138c <HAL_RCC_OscConfig+0x320>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	69db      	ldr	r3, [r3, #28]
 8001384:	2b80      	cmp	r3, #128	@ 0x80
 8001386:	d001      	beq.n	800138c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e2c1      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800138c:	f7ff fafa 	bl	8000984 <HAL_GetREVID>
 8001390:	4603      	mov	r3, r0
 8001392:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001396:	4293      	cmp	r3, r2
 8001398:	d817      	bhi.n	80013ca <HAL_RCC_OscConfig+0x35e>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6a1b      	ldr	r3, [r3, #32]
 800139e:	2b20      	cmp	r3, #32
 80013a0:	d108      	bne.n	80013b4 <HAL_RCC_OscConfig+0x348>
 80013a2:	4b70      	ldr	r3, [pc, #448]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80013aa:	4a6e      	ldr	r2, [pc, #440]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80013ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80013b0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013b2:	e075      	b.n	80014a0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013b4:	4b6b      	ldr	r3, [pc, #428]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6a1b      	ldr	r3, [r3, #32]
 80013c0:	069b      	lsls	r3, r3, #26
 80013c2:	4968      	ldr	r1, [pc, #416]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013c8:	e06a      	b.n	80014a0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013ca:	4b66      	ldr	r3, [pc, #408]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6a1b      	ldr	r3, [r3, #32]
 80013d6:	061b      	lsls	r3, r3, #24
 80013d8:	4962      	ldr	r1, [pc, #392]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80013da:	4313      	orrs	r3, r2
 80013dc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013de:	e05f      	b.n	80014a0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d042      	beq.n	800146e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80013e8:	4b5e      	ldr	r3, [pc, #376]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a5d      	ldr	r2, [pc, #372]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80013ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f4:	f7ff fa96 	bl	8000924 <HAL_GetTick>
 80013f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80013fc:	f7ff fa92 	bl	8000924 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e280      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800140e:	4b55      	ldr	r3, [pc, #340]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001416:	2b00      	cmp	r3, #0
 8001418:	d0f0      	beq.n	80013fc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800141a:	f7ff fab3 	bl	8000984 <HAL_GetREVID>
 800141e:	4603      	mov	r3, r0
 8001420:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001424:	4293      	cmp	r3, r2
 8001426:	d817      	bhi.n	8001458 <HAL_RCC_OscConfig+0x3ec>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a1b      	ldr	r3, [r3, #32]
 800142c:	2b20      	cmp	r3, #32
 800142e:	d108      	bne.n	8001442 <HAL_RCC_OscConfig+0x3d6>
 8001430:	4b4c      	ldr	r3, [pc, #304]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001438:	4a4a      	ldr	r2, [pc, #296]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 800143a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800143e:	6053      	str	r3, [r2, #4]
 8001440:	e02e      	b.n	80014a0 <HAL_RCC_OscConfig+0x434>
 8001442:	4b48      	ldr	r3, [pc, #288]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a1b      	ldr	r3, [r3, #32]
 800144e:	069b      	lsls	r3, r3, #26
 8001450:	4944      	ldr	r1, [pc, #272]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001452:	4313      	orrs	r3, r2
 8001454:	604b      	str	r3, [r1, #4]
 8001456:	e023      	b.n	80014a0 <HAL_RCC_OscConfig+0x434>
 8001458:	4b42      	ldr	r3, [pc, #264]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a1b      	ldr	r3, [r3, #32]
 8001464:	061b      	lsls	r3, r3, #24
 8001466:	493f      	ldr	r1, [pc, #252]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001468:	4313      	orrs	r3, r2
 800146a:	60cb      	str	r3, [r1, #12]
 800146c:	e018      	b.n	80014a0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800146e:	4b3d      	ldr	r3, [pc, #244]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a3c      	ldr	r2, [pc, #240]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001474:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001478:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147a:	f7ff fa53 	bl	8000924 <HAL_GetTick>
 800147e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001482:	f7ff fa4f 	bl	8000924 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e23d      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001494:	4b33      	ldr	r3, [pc, #204]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800149c:	2b00      	cmp	r3, #0
 800149e:	d1f0      	bne.n	8001482 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0308 	and.w	r3, r3, #8
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d036      	beq.n	800151a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	695b      	ldr	r3, [r3, #20]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d019      	beq.n	80014e8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80014b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80014ba:	f043 0301 	orr.w	r3, r3, #1
 80014be:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c0:	f7ff fa30 	bl	8000924 <HAL_GetTick>
 80014c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014c8:	f7ff fa2c 	bl	8000924 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e21a      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014da:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80014dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f0      	beq.n	80014c8 <HAL_RCC_OscConfig+0x45c>
 80014e6:	e018      	b.n	800151a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80014ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 80014ee:	f023 0301 	bic.w	r3, r3, #1
 80014f2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f4:	f7ff fa16 	bl	8000924 <HAL_GetTick>
 80014f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014fc:	f7ff fa12 	bl	8000924 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e200      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800150e:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	2b00      	cmp	r3, #0
 8001518:	d1f0      	bne.n	80014fc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0320 	and.w	r3, r3, #32
 8001522:	2b00      	cmp	r3, #0
 8001524:	d039      	beq.n	800159a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d01c      	beq.n	8001568 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800152e:	4b0d      	ldr	r3, [pc, #52]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a0c      	ldr	r2, [pc, #48]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001534:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001538:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800153a:	f7ff f9f3 	bl	8000924 <HAL_GetTick>
 800153e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001542:	f7ff f9ef 	bl	8000924 <HAL_GetTick>
 8001546:	4602      	mov	r2, r0
 8001548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e1dd      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001554:	4b03      	ldr	r3, [pc, #12]	@ (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d0f0      	beq.n	8001542 <HAL_RCC_OscConfig+0x4d6>
 8001560:	e01b      	b.n	800159a <HAL_RCC_OscConfig+0x52e>
 8001562:	bf00      	nop
 8001564:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001568:	4b9b      	ldr	r3, [pc, #620]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a9a      	ldr	r2, [pc, #616]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800156e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001572:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001574:	f7ff f9d6 	bl	8000924 <HAL_GetTick>
 8001578:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800157c:	f7ff f9d2 	bl	8000924 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e1c0      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800158e:	4b92      	ldr	r3, [pc, #584]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d1f0      	bne.n	800157c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0304 	and.w	r3, r3, #4
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	f000 8081 	beq.w	80016aa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80015a8:	4b8c      	ldr	r3, [pc, #560]	@ (80017dc <HAL_RCC_OscConfig+0x770>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a8b      	ldr	r2, [pc, #556]	@ (80017dc <HAL_RCC_OscConfig+0x770>)
 80015ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015b2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80015b4:	f7ff f9b6 	bl	8000924 <HAL_GetTick>
 80015b8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015ba:	e008      	b.n	80015ce <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015bc:	f7ff f9b2 	bl	8000924 <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	2b64      	cmp	r3, #100	@ 0x64
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e1a0      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015ce:	4b83      	ldr	r3, [pc, #524]	@ (80017dc <HAL_RCC_OscConfig+0x770>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d0f0      	beq.n	80015bc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d106      	bne.n	80015f0 <HAL_RCC_OscConfig+0x584>
 80015e2:	4b7d      	ldr	r3, [pc, #500]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80015e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e6:	4a7c      	ldr	r2, [pc, #496]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80015ee:	e02d      	b.n	800164c <HAL_RCC_OscConfig+0x5e0>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d10c      	bne.n	8001612 <HAL_RCC_OscConfig+0x5a6>
 80015f8:	4b77      	ldr	r3, [pc, #476]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80015fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015fc:	4a76      	ldr	r2, [pc, #472]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80015fe:	f023 0301 	bic.w	r3, r3, #1
 8001602:	6713      	str	r3, [r2, #112]	@ 0x70
 8001604:	4b74      	ldr	r3, [pc, #464]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001606:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001608:	4a73      	ldr	r2, [pc, #460]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800160a:	f023 0304 	bic.w	r3, r3, #4
 800160e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001610:	e01c      	b.n	800164c <HAL_RCC_OscConfig+0x5e0>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	2b05      	cmp	r3, #5
 8001618:	d10c      	bne.n	8001634 <HAL_RCC_OscConfig+0x5c8>
 800161a:	4b6f      	ldr	r3, [pc, #444]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800161c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800161e:	4a6e      	ldr	r2, [pc, #440]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001620:	f043 0304 	orr.w	r3, r3, #4
 8001624:	6713      	str	r3, [r2, #112]	@ 0x70
 8001626:	4b6c      	ldr	r3, [pc, #432]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800162a:	4a6b      	ldr	r2, [pc, #428]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6713      	str	r3, [r2, #112]	@ 0x70
 8001632:	e00b      	b.n	800164c <HAL_RCC_OscConfig+0x5e0>
 8001634:	4b68      	ldr	r3, [pc, #416]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001638:	4a67      	ldr	r2, [pc, #412]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800163a:	f023 0301 	bic.w	r3, r3, #1
 800163e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001640:	4b65      	ldr	r3, [pc, #404]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001642:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001644:	4a64      	ldr	r2, [pc, #400]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001646:	f023 0304 	bic.w	r3, r3, #4
 800164a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d015      	beq.n	8001680 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001654:	f7ff f966 	bl	8000924 <HAL_GetTick>
 8001658:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800165a:	e00a      	b.n	8001672 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800165c:	f7ff f962 	bl	8000924 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800166a:	4293      	cmp	r3, r2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e14e      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001672:	4b59      	ldr	r3, [pc, #356]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	2b00      	cmp	r3, #0
 800167c:	d0ee      	beq.n	800165c <HAL_RCC_OscConfig+0x5f0>
 800167e:	e014      	b.n	80016aa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001680:	f7ff f950 	bl	8000924 <HAL_GetTick>
 8001684:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001686:	e00a      	b.n	800169e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001688:	f7ff f94c 	bl	8000924 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001696:	4293      	cmp	r3, r2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e138      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800169e:	4b4e      	ldr	r3, [pc, #312]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80016a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d1ee      	bne.n	8001688 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	f000 812d 	beq.w	800190e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80016b4:	4b48      	ldr	r3, [pc, #288]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016bc:	2b18      	cmp	r3, #24
 80016be:	f000 80bd 	beq.w	800183c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	f040 809e 	bne.w	8001808 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016cc:	4b42      	ldr	r3, [pc, #264]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a41      	ldr	r2, [pc, #260]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80016d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d8:	f7ff f924 	bl	8000924 <HAL_GetTick>
 80016dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016e0:	f7ff f920 	bl	8000924 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e10e      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016f2:	4b39      	ldr	r3, [pc, #228]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1f0      	bne.n	80016e0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016fe:	4b36      	ldr	r3, [pc, #216]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001700:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001702:	4b37      	ldr	r3, [pc, #220]	@ (80017e0 <HAL_RCC_OscConfig+0x774>)
 8001704:	4013      	ands	r3, r2
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800170e:	0112      	lsls	r2, r2, #4
 8001710:	430a      	orrs	r2, r1
 8001712:	4931      	ldr	r1, [pc, #196]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001714:	4313      	orrs	r3, r2
 8001716:	628b      	str	r3, [r1, #40]	@ 0x28
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171c:	3b01      	subs	r3, #1
 800171e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001726:	3b01      	subs	r3, #1
 8001728:	025b      	lsls	r3, r3, #9
 800172a:	b29b      	uxth	r3, r3
 800172c:	431a      	orrs	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001732:	3b01      	subs	r3, #1
 8001734:	041b      	lsls	r3, r3, #16
 8001736:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800173a:	431a      	orrs	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001740:	3b01      	subs	r3, #1
 8001742:	061b      	lsls	r3, r3, #24
 8001744:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001748:	4923      	ldr	r1, [pc, #140]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800174a:	4313      	orrs	r3, r2
 800174c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800174e:	4b22      	ldr	r3, [pc, #136]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001752:	4a21      	ldr	r2, [pc, #132]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001754:	f023 0301 	bic.w	r3, r3, #1
 8001758:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800175a:	4b1f      	ldr	r3, [pc, #124]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800175c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800175e:	4b21      	ldr	r3, [pc, #132]	@ (80017e4 <HAL_RCC_OscConfig+0x778>)
 8001760:	4013      	ands	r3, r2
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001766:	00d2      	lsls	r2, r2, #3
 8001768:	491b      	ldr	r1, [pc, #108]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800176a:	4313      	orrs	r3, r2
 800176c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800176e:	4b1a      	ldr	r3, [pc, #104]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001772:	f023 020c 	bic.w	r2, r3, #12
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177a:	4917      	ldr	r1, [pc, #92]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800177c:	4313      	orrs	r3, r2
 800177e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001780:	4b15      	ldr	r3, [pc, #84]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001784:	f023 0202 	bic.w	r2, r3, #2
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800178c:	4912      	ldr	r1, [pc, #72]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 800178e:	4313      	orrs	r3, r2
 8001790:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001792:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001796:	4a10      	ldr	r2, [pc, #64]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 8001798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800179c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800179e:	4b0e      	ldr	r3, [pc, #56]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80017a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a2:	4a0d      	ldr	r2, [pc, #52]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80017a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80017aa:	4b0b      	ldr	r3, [pc, #44]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80017ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ae:	4a0a      	ldr	r2, [pc, #40]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80017b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80017b6:	4b08      	ldr	r3, [pc, #32]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80017b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ba:	4a07      	ldr	r2, [pc, #28]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017c2:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a04      	ldr	r2, [pc, #16]	@ (80017d8 <HAL_RCC_OscConfig+0x76c>)
 80017c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ce:	f7ff f8a9 	bl	8000924 <HAL_GetTick>
 80017d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017d4:	e011      	b.n	80017fa <HAL_RCC_OscConfig+0x78e>
 80017d6:	bf00      	nop
 80017d8:	58024400 	.word	0x58024400
 80017dc:	58024800 	.word	0x58024800
 80017e0:	fffffc0c 	.word	0xfffffc0c
 80017e4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017e8:	f7ff f89c 	bl	8000924 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e08a      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017fa:	4b47      	ldr	r3, [pc, #284]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d0f0      	beq.n	80017e8 <HAL_RCC_OscConfig+0x77c>
 8001806:	e082      	b.n	800190e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001808:	4b43      	ldr	r3, [pc, #268]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a42      	ldr	r2, [pc, #264]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 800180e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001812:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001814:	f7ff f886 	bl	8000924 <HAL_GetTick>
 8001818:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800181a:	e008      	b.n	800182e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800181c:	f7ff f882 	bl	8000924 <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b02      	cmp	r3, #2
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e070      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800182e:	4b3a      	ldr	r3, [pc, #232]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f0      	bne.n	800181c <HAL_RCC_OscConfig+0x7b0>
 800183a:	e068      	b.n	800190e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800183c:	4b36      	ldr	r3, [pc, #216]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 800183e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001840:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001842:	4b35      	ldr	r3, [pc, #212]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800184c:	2b01      	cmp	r3, #1
 800184e:	d031      	beq.n	80018b4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	f003 0203 	and.w	r2, r3, #3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800185a:	429a      	cmp	r2, r3
 800185c:	d12a      	bne.n	80018b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	091b      	lsrs	r3, r3, #4
 8001862:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800186a:	429a      	cmp	r2, r3
 800186c:	d122      	bne.n	80018b4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001878:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800187a:	429a      	cmp	r2, r3
 800187c:	d11a      	bne.n	80018b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	0a5b      	lsrs	r3, r3, #9
 8001882:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800188a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800188c:	429a      	cmp	r2, r3
 800188e:	d111      	bne.n	80018b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	0c1b      	lsrs	r3, r3, #16
 8001894:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800189c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800189e:	429a      	cmp	r2, r3
 80018a0:	d108      	bne.n	80018b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	0e1b      	lsrs	r3, r3, #24
 80018a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018ae:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d001      	beq.n	80018b8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e02b      	b.n	8001910 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80018b8:	4b17      	ldr	r3, [pc, #92]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 80018ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018bc:	08db      	lsrs	r3, r3, #3
 80018be:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80018c2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d01f      	beq.n	800190e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80018ce:	4b12      	ldr	r3, [pc, #72]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 80018d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d2:	4a11      	ldr	r2, [pc, #68]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 80018d4:	f023 0301 	bic.w	r3, r3, #1
 80018d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018da:	f7ff f823 	bl	8000924 <HAL_GetTick>
 80018de:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80018e0:	bf00      	nop
 80018e2:	f7ff f81f 	bl	8000924 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d0f9      	beq.n	80018e2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80018ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 80018f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018f2:	4b0a      	ldr	r3, [pc, #40]	@ (800191c <HAL_RCC_OscConfig+0x8b0>)
 80018f4:	4013      	ands	r3, r2
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80018fa:	00d2      	lsls	r2, r2, #3
 80018fc:	4906      	ldr	r1, [pc, #24]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001902:	4b05      	ldr	r3, [pc, #20]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 8001904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001906:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <HAL_RCC_OscConfig+0x8ac>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800190e:	2300      	movs	r3, #0
}
 8001910:	4618      	mov	r0, r3
 8001912:	3730      	adds	r7, #48	@ 0x30
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	58024400 	.word	0x58024400
 800191c:	ffff0007 	.word	0xffff0007

08001920 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d101      	bne.n	8001934 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e19c      	b.n	8001c6e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001934:	4b8a      	ldr	r3, [pc, #552]	@ (8001b60 <HAL_RCC_ClockConfig+0x240>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 030f 	and.w	r3, r3, #15
 800193c:	683a      	ldr	r2, [r7, #0]
 800193e:	429a      	cmp	r2, r3
 8001940:	d910      	bls.n	8001964 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001942:	4b87      	ldr	r3, [pc, #540]	@ (8001b60 <HAL_RCC_ClockConfig+0x240>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f023 020f 	bic.w	r2, r3, #15
 800194a:	4985      	ldr	r1, [pc, #532]	@ (8001b60 <HAL_RCC_ClockConfig+0x240>)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	4313      	orrs	r3, r2
 8001950:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001952:	4b83      	ldr	r3, [pc, #524]	@ (8001b60 <HAL_RCC_ClockConfig+0x240>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	683a      	ldr	r2, [r7, #0]
 800195c:	429a      	cmp	r2, r3
 800195e:	d001      	beq.n	8001964 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e184      	b.n	8001c6e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0304 	and.w	r3, r3, #4
 800196c:	2b00      	cmp	r3, #0
 800196e:	d010      	beq.n	8001992 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691a      	ldr	r2, [r3, #16]
 8001974:	4b7b      	ldr	r3, [pc, #492]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800197c:	429a      	cmp	r2, r3
 800197e:	d908      	bls.n	8001992 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001980:	4b78      	ldr	r3, [pc, #480]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	4975      	ldr	r1, [pc, #468]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 800198e:	4313      	orrs	r3, r2
 8001990:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 0308 	and.w	r3, r3, #8
 800199a:	2b00      	cmp	r3, #0
 800199c:	d010      	beq.n	80019c0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	695a      	ldr	r2, [r3, #20]
 80019a2:	4b70      	ldr	r3, [pc, #448]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d908      	bls.n	80019c0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80019ae:	4b6d      	ldr	r3, [pc, #436]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	496a      	ldr	r1, [pc, #424]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0310 	and.w	r3, r3, #16
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d010      	beq.n	80019ee <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	699a      	ldr	r2, [r3, #24]
 80019d0:	4b64      	ldr	r3, [pc, #400]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80019d8:	429a      	cmp	r2, r3
 80019da:	d908      	bls.n	80019ee <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80019dc:	4b61      	ldr	r3, [pc, #388]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 80019de:	69db      	ldr	r3, [r3, #28]
 80019e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	495e      	ldr	r1, [pc, #376]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0320 	and.w	r3, r3, #32
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d010      	beq.n	8001a1c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	69da      	ldr	r2, [r3, #28]
 80019fe:	4b59      	ldr	r3, [pc, #356]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d908      	bls.n	8001a1c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001a0a:	4b56      	ldr	r3, [pc, #344]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	4953      	ldr	r1, [pc, #332]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d010      	beq.n	8001a4a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	68da      	ldr	r2, [r3, #12]
 8001a2c:	4b4d      	ldr	r3, [pc, #308]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	f003 030f 	and.w	r3, r3, #15
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d908      	bls.n	8001a4a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a38:	4b4a      	ldr	r3, [pc, #296]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	f023 020f 	bic.w	r2, r3, #15
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	4947      	ldr	r1, [pc, #284]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d055      	beq.n	8001b02 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001a56:	4b43      	ldr	r3, [pc, #268]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a58:	699b      	ldr	r3, [r3, #24]
 8001a5a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	4940      	ldr	r1, [pc, #256]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d107      	bne.n	8001a80 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a70:	4b3c      	ldr	r3, [pc, #240]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d121      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e0f6      	b.n	8001c6e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	d107      	bne.n	8001a98 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a88:	4b36      	ldr	r3, [pc, #216]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d115      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e0ea      	b.n	8001c6e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d107      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001aa0:	4b30      	ldr	r3, [pc, #192]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d109      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e0de      	b.n	8001c6e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e0d6      	b.n	8001c6e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ac0:	4b28      	ldr	r3, [pc, #160]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	f023 0207 	bic.w	r2, r3, #7
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	4925      	ldr	r1, [pc, #148]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ad2:	f7fe ff27 	bl	8000924 <HAL_GetTick>
 8001ad6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad8:	e00a      	b.n	8001af0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ada:	f7fe ff23 	bl	8000924 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e0be      	b.n	8001c6e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001af0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001af2:	691b      	ldr	r3, [r3, #16]
 8001af4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	00db      	lsls	r3, r3, #3
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d1eb      	bne.n	8001ada <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d010      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	4b14      	ldr	r3, [pc, #80]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d208      	bcs.n	8001b30 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b1e:	4b11      	ldr	r3, [pc, #68]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	f023 020f 	bic.w	r2, r3, #15
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	490e      	ldr	r1, [pc, #56]	@ (8001b64 <HAL_RCC_ClockConfig+0x244>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b30:	4b0b      	ldr	r3, [pc, #44]	@ (8001b60 <HAL_RCC_ClockConfig+0x240>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d214      	bcs.n	8001b68 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b3e:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <HAL_RCC_ClockConfig+0x240>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f023 020f 	bic.w	r2, r3, #15
 8001b46:	4906      	ldr	r1, [pc, #24]	@ (8001b60 <HAL_RCC_ClockConfig+0x240>)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b4e:	4b04      	ldr	r3, [pc, #16]	@ (8001b60 <HAL_RCC_ClockConfig+0x240>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 030f 	and.w	r3, r3, #15
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d005      	beq.n	8001b68 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e086      	b.n	8001c6e <HAL_RCC_ClockConfig+0x34e>
 8001b60:	52002000 	.word	0x52002000
 8001b64:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d010      	beq.n	8001b96 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	691a      	ldr	r2, [r3, #16]
 8001b78:	4b3f      	ldr	r3, [pc, #252]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d208      	bcs.n	8001b96 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b84:	4b3c      	ldr	r3, [pc, #240]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	691b      	ldr	r3, [r3, #16]
 8001b90:	4939      	ldr	r1, [pc, #228]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001b92:	4313      	orrs	r3, r2
 8001b94:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d010      	beq.n	8001bc4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	695a      	ldr	r2, [r3, #20]
 8001ba6:	4b34      	ldr	r3, [pc, #208]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d208      	bcs.n	8001bc4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001bb2:	4b31      	ldr	r3, [pc, #196]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001bb4:	69db      	ldr	r3, [r3, #28]
 8001bb6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	492e      	ldr	r1, [pc, #184]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0310 	and.w	r3, r3, #16
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d010      	beq.n	8001bf2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	699a      	ldr	r2, [r3, #24]
 8001bd4:	4b28      	ldr	r3, [pc, #160]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001bd6:	69db      	ldr	r3, [r3, #28]
 8001bd8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d208      	bcs.n	8001bf2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001be0:	4b25      	ldr	r3, [pc, #148]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	4922      	ldr	r1, [pc, #136]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0320 	and.w	r3, r3, #32
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d010      	beq.n	8001c20 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69da      	ldr	r2, [r3, #28]
 8001c02:	4b1d      	ldr	r3, [pc, #116]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d208      	bcs.n	8001c20 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	4917      	ldr	r1, [pc, #92]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c20:	f000 f834 	bl	8001c8c <HAL_RCC_GetSysClockFreq>
 8001c24:	4602      	mov	r2, r0
 8001c26:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	0a1b      	lsrs	r3, r3, #8
 8001c2c:	f003 030f 	and.w	r3, r3, #15
 8001c30:	4912      	ldr	r1, [pc, #72]	@ (8001c7c <HAL_RCC_ClockConfig+0x35c>)
 8001c32:	5ccb      	ldrb	r3, [r1, r3]
 8001c34:	f003 031f 	and.w	r3, r3, #31
 8001c38:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c78 <HAL_RCC_ClockConfig+0x358>)
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	f003 030f 	and.w	r3, r3, #15
 8001c46:	4a0d      	ldr	r2, [pc, #52]	@ (8001c7c <HAL_RCC_ClockConfig+0x35c>)
 8001c48:	5cd3      	ldrb	r3, [r2, r3]
 8001c4a:	f003 031f 	and.w	r3, r3, #31
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	fa22 f303 	lsr.w	r3, r2, r3
 8001c54:	4a0a      	ldr	r2, [pc, #40]	@ (8001c80 <HAL_RCC_ClockConfig+0x360>)
 8001c56:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c58:	4a0a      	ldr	r2, [pc, #40]	@ (8001c84 <HAL_RCC_ClockConfig+0x364>)
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c88 <HAL_RCC_ClockConfig+0x368>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fe14 	bl	8000890 <HAL_InitTick>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	58024400 	.word	0x58024400
 8001c7c:	08001ff0 	.word	0x08001ff0
 8001c80:	24000004 	.word	0x24000004
 8001c84:	24000000 	.word	0x24000000
 8001c88:	24000008 	.word	0x24000008

08001c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b089      	sub	sp, #36	@ 0x24
 8001c90:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c92:	4bb3      	ldr	r3, [pc, #716]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c9a:	2b18      	cmp	r3, #24
 8001c9c:	f200 8155 	bhi.w	8001f4a <HAL_RCC_GetSysClockFreq+0x2be>
 8001ca0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ca8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca6:	bf00      	nop
 8001ca8:	08001d0d 	.word	0x08001d0d
 8001cac:	08001f4b 	.word	0x08001f4b
 8001cb0:	08001f4b 	.word	0x08001f4b
 8001cb4:	08001f4b 	.word	0x08001f4b
 8001cb8:	08001f4b 	.word	0x08001f4b
 8001cbc:	08001f4b 	.word	0x08001f4b
 8001cc0:	08001f4b 	.word	0x08001f4b
 8001cc4:	08001f4b 	.word	0x08001f4b
 8001cc8:	08001d33 	.word	0x08001d33
 8001ccc:	08001f4b 	.word	0x08001f4b
 8001cd0:	08001f4b 	.word	0x08001f4b
 8001cd4:	08001f4b 	.word	0x08001f4b
 8001cd8:	08001f4b 	.word	0x08001f4b
 8001cdc:	08001f4b 	.word	0x08001f4b
 8001ce0:	08001f4b 	.word	0x08001f4b
 8001ce4:	08001f4b 	.word	0x08001f4b
 8001ce8:	08001d39 	.word	0x08001d39
 8001cec:	08001f4b 	.word	0x08001f4b
 8001cf0:	08001f4b 	.word	0x08001f4b
 8001cf4:	08001f4b 	.word	0x08001f4b
 8001cf8:	08001f4b 	.word	0x08001f4b
 8001cfc:	08001f4b 	.word	0x08001f4b
 8001d00:	08001f4b 	.word	0x08001f4b
 8001d04:	08001f4b 	.word	0x08001f4b
 8001d08:	08001d3f 	.word	0x08001d3f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d0c:	4b94      	ldr	r3, [pc, #592]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0320 	and.w	r3, r3, #32
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d009      	beq.n	8001d2c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001d18:	4b91      	ldr	r3, [pc, #580]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	08db      	lsrs	r3, r3, #3
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	4a90      	ldr	r2, [pc, #576]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d24:	fa22 f303 	lsr.w	r3, r2, r3
 8001d28:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001d2a:	e111      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001d2c:	4b8d      	ldr	r3, [pc, #564]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d2e:	61bb      	str	r3, [r7, #24]
      break;
 8001d30:	e10e      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001d32:	4b8d      	ldr	r3, [pc, #564]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001d34:	61bb      	str	r3, [r7, #24]
      break;
 8001d36:	e10b      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001d38:	4b8c      	ldr	r3, [pc, #560]	@ (8001f6c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001d3a:	61bb      	str	r3, [r7, #24]
      break;
 8001d3c:	e108      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001d3e:	4b88      	ldr	r3, [pc, #544]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d42:	f003 0303 	and.w	r3, r3, #3
 8001d46:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001d48:	4b85      	ldr	r3, [pc, #532]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4c:	091b      	lsrs	r3, r3, #4
 8001d4e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d52:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001d54:	4b82      	ldr	r3, [pc, #520]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8001d5e:	4b80      	ldr	r3, [pc, #512]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d62:	08db      	lsrs	r3, r3, #3
 8001d64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d68:	68fa      	ldr	r2, [r7, #12]
 8001d6a:	fb02 f303 	mul.w	r3, r2, r3
 8001d6e:	ee07 3a90 	vmov	s15, r3
 8001d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d76:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 80e1 	beq.w	8001f44 <HAL_RCC_GetSysClockFreq+0x2b8>
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	f000 8083 	beq.w	8001e90 <HAL_RCC_GetSysClockFreq+0x204>
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	f200 80a1 	bhi.w	8001ed4 <HAL_RCC_GetSysClockFreq+0x248>
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <HAL_RCC_GetSysClockFreq+0x114>
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d056      	beq.n	8001e4c <HAL_RCC_GetSysClockFreq+0x1c0>
 8001d9e:	e099      	b.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001da0:	4b6f      	ldr	r3, [pc, #444]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0320 	and.w	r3, r3, #32
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d02d      	beq.n	8001e08 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001dac:	4b6c      	ldr	r3, [pc, #432]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	08db      	lsrs	r3, r3, #3
 8001db2:	f003 0303 	and.w	r3, r3, #3
 8001db6:	4a6b      	ldr	r2, [pc, #428]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001db8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dbc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	ee07 3a90 	vmov	s15, r3
 8001dc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	ee07 3a90 	vmov	s15, r3
 8001dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001dd6:	4b62      	ldr	r3, [pc, #392]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dde:	ee07 3a90 	vmov	s15, r3
 8001de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001de6:	ed97 6a02 	vldr	s12, [r7, #8]
 8001dea:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8001f70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e02:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8001e06:	e087      	b.n	8001f18 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	ee07 3a90 	vmov	s15, r3
 8001e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e12:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001f74 <HAL_RCC_GetSysClockFreq+0x2e8>
 8001e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e1a:	4b51      	ldr	r3, [pc, #324]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e22:	ee07 3a90 	vmov	s15, r3
 8001e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e2e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8001f70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001e4a:	e065      	b.n	8001f18 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	ee07 3a90 	vmov	s15, r3
 8001e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e56:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8001f78 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e5e:	4b40      	ldr	r3, [pc, #256]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e66:	ee07 3a90 	vmov	s15, r3
 8001e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e72:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8001f70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001e8e:	e043      	b.n	8001f18 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	ee07 3a90 	vmov	s15, r3
 8001e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e9a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001f7c <HAL_RCC_GetSysClockFreq+0x2f0>
 8001e9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ea2:	4b2f      	ldr	r3, [pc, #188]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eaa:	ee07 3a90 	vmov	s15, r3
 8001eae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001eb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8001eb6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8001f70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001eba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ece:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001ed2:	e021      	b.n	8001f18 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	ee07 3a90 	vmov	s15, r3
 8001eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ede:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001f78 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001ee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ee6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eee:	ee07 3a90 	vmov	s15, r3
 8001ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ef6:	ed97 6a02 	vldr	s12, [r7, #8]
 8001efa:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8001f70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001efe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f12:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001f16:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8001f18:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1c:	0a5b      	lsrs	r3, r3, #9
 8001f1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f22:	3301      	adds	r3, #1
 8001f24:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	ee07 3a90 	vmov	s15, r3
 8001f2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f30:	edd7 6a07 	vldr	s13, [r7, #28]
 8001f34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f3c:	ee17 3a90 	vmov	r3, s15
 8001f40:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8001f42:	e005      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61bb      	str	r3, [r7, #24]
      break;
 8001f48:	e002      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8001f4a:	4b07      	ldr	r3, [pc, #28]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001f4c:	61bb      	str	r3, [r7, #24]
      break;
 8001f4e:	bf00      	nop
  }

  return sysclockfreq;
 8001f50:	69bb      	ldr	r3, [r7, #24]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3724      	adds	r7, #36	@ 0x24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	58024400 	.word	0x58024400
 8001f64:	03d09000 	.word	0x03d09000
 8001f68:	003d0900 	.word	0x003d0900
 8001f6c:	017d7840 	.word	0x017d7840
 8001f70:	46000000 	.word	0x46000000
 8001f74:	4c742400 	.word	0x4c742400
 8001f78:	4a742400 	.word	0x4a742400
 8001f7c:	4bbebc20 	.word	0x4bbebc20

08001f80 <memset>:
 8001f80:	4402      	add	r2, r0
 8001f82:	4603      	mov	r3, r0
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d100      	bne.n	8001f8a <memset+0xa>
 8001f88:	4770      	bx	lr
 8001f8a:	f803 1b01 	strb.w	r1, [r3], #1
 8001f8e:	e7f9      	b.n	8001f84 <memset+0x4>

08001f90 <__libc_init_array>:
 8001f90:	b570      	push	{r4, r5, r6, lr}
 8001f92:	4d0d      	ldr	r5, [pc, #52]	@ (8001fc8 <__libc_init_array+0x38>)
 8001f94:	4c0d      	ldr	r4, [pc, #52]	@ (8001fcc <__libc_init_array+0x3c>)
 8001f96:	1b64      	subs	r4, r4, r5
 8001f98:	10a4      	asrs	r4, r4, #2
 8001f9a:	2600      	movs	r6, #0
 8001f9c:	42a6      	cmp	r6, r4
 8001f9e:	d109      	bne.n	8001fb4 <__libc_init_array+0x24>
 8001fa0:	4d0b      	ldr	r5, [pc, #44]	@ (8001fd0 <__libc_init_array+0x40>)
 8001fa2:	4c0c      	ldr	r4, [pc, #48]	@ (8001fd4 <__libc_init_array+0x44>)
 8001fa4:	f000 f818 	bl	8001fd8 <_init>
 8001fa8:	1b64      	subs	r4, r4, r5
 8001faa:	10a4      	asrs	r4, r4, #2
 8001fac:	2600      	movs	r6, #0
 8001fae:	42a6      	cmp	r6, r4
 8001fb0:	d105      	bne.n	8001fbe <__libc_init_array+0x2e>
 8001fb2:	bd70      	pop	{r4, r5, r6, pc}
 8001fb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fb8:	4798      	blx	r3
 8001fba:	3601      	adds	r6, #1
 8001fbc:	e7ee      	b.n	8001f9c <__libc_init_array+0xc>
 8001fbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fc2:	4798      	blx	r3
 8001fc4:	3601      	adds	r6, #1
 8001fc6:	e7f2      	b.n	8001fae <__libc_init_array+0x1e>
 8001fc8:	08002000 	.word	0x08002000
 8001fcc:	08002000 	.word	0x08002000
 8001fd0:	08002000 	.word	0x08002000
 8001fd4:	08002004 	.word	0x08002004

08001fd8 <_init>:
 8001fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fda:	bf00      	nop
 8001fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fde:	bc08      	pop	{r3}
 8001fe0:	469e      	mov	lr, r3
 8001fe2:	4770      	bx	lr

08001fe4 <_fini>:
 8001fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fe6:	bf00      	nop
 8001fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fea:	bc08      	pop	{r3}
 8001fec:	469e      	mov	lr, r3
 8001fee:	4770      	bx	lr
