#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 26 23:02:55 2020
# Process ID: 76156
# Current directory: /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/top.vdi
# Journal file: /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc]
Finished Parsing XDC File [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.512 ; gain = 0.000 ; free physical = 3035 ; free virtual = 15967
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1854.543 ; gain = 83.031 ; free physical = 3030 ; free virtual = 15962

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11268d231

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2301.043 ; gain = 446.500 ; free physical = 2653 ; free virtual = 15582

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11268d231

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15522
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11268d231

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15522
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11e937f53

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11e937f53

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 23495f543

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23495f543

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523
Ending Logic Optimization Task | Checksum: 23495f543

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23495f543

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23495f543

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523
Ending Netlist Obfuscation Task | Checksum: 23495f543

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2379.043 ; gain = 607.531 ; free physical = 2593 ; free virtual = 15523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.043 ; gain = 0.000 ; free physical = 2593 ; free virtual = 15523
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.059 ; gain = 0.000 ; free physical = 2592 ; free virtual = 15522
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.059 ; gain = 0.000 ; free physical = 2589 ; free virtual = 15521
INFO: [Common 17-1381] The checkpoint '/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/burtsev/xil/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2544 ; free virtual = 15488
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15ea2a25f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2544 ; free virtual = 15488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2544 ; free virtual = 15488

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 121070adb

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2529 ; free virtual = 15471

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 162f3f027

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2542 ; free virtual = 15484

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 162f3f027

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2542 ; free virtual = 15484
Phase 1 Placer Initialization | Checksum: 162f3f027

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2542 ; free virtual = 15484

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13ac99a9e

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2543 ; free virtual = 15484

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2533 ; free virtual = 15475

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a639c477

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2533 ; free virtual = 15475
Phase 2 Global Placement | Checksum: 219dc7659

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2533 ; free virtual = 15475

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 219dc7659

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2533 ; free virtual = 15475

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cce22e3c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2532 ; free virtual = 15475

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15b0bf4b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2532 ; free virtual = 15475

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18d957423

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2532 ; free virtual = 15475

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fde3fc8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2531 ; free virtual = 15472

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 166d07d3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2531 ; free virtual = 15472

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b938fca7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2531 ; free virtual = 15472
Phase 3 Detail Placement | Checksum: 1b938fca7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2531 ; free virtual = 15472

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 154cb7db0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 154cb7db0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2531 ; free virtual = 15472
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.374. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 163adb788

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2531 ; free virtual = 15472
Phase 4.1 Post Commit Optimization | Checksum: 163adb788

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2531 ; free virtual = 15472

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 163adb788

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2532 ; free virtual = 15473

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 163adb788

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2532 ; free virtual = 15473

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2532 ; free virtual = 15473
Phase 4.4 Final Placement Cleanup | Checksum: 1d710ccd9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2532 ; free virtual = 15473
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d710ccd9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2532 ; free virtual = 15473
Ending Placer Task | Checksum: 112daf50f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2542 ; free virtual = 15482
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2542 ; free virtual = 15482
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2543 ; free virtual = 15485
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2542 ; free virtual = 15484
INFO: [Common 17-1381] The checkpoint '/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2534 ; free virtual = 15475
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2475.090 ; gain = 0.000 ; free physical = 2540 ; free virtual = 15481
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 98749ca1 ConstDB: 0 ShapeSum: 7a66586e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fe2f1976

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2529.332 ; gain = 54.242 ; free physical = 2427 ; free virtual = 15368
Post Restoration Checksum: NetGraph: 5e8aead3 NumContArr: 9fa42ea3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fe2f1976

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.328 ; gain = 78.238 ; free physical = 2395 ; free virtual = 15336

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fe2f1976

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2581.328 ; gain = 106.238 ; free physical = 2364 ; free virtual = 15305

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fe2f1976

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2581.328 ; gain = 106.238 ; free physical = 2364 ; free virtual = 15305
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1174d2df4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2594.352 ; gain = 119.262 ; free physical = 2355 ; free virtual = 15297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.366  | TNS=0.000  | WHS=-0.120 | THS=-1.250 |

Phase 2 Router Initialization | Checksum: 1beb3274b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2594.352 ; gain = 119.262 ; free physical = 2356 ; free virtual = 15297

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13c4243cb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2356 ; free virtual = 15297

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.327  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bec38e2c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2355 ; free virtual = 15297

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.443  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14a3b6111

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2357 ; free virtual = 15298
Phase 4 Rip-up And Reroute | Checksum: 14a3b6111

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2357 ; free virtual = 15298

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14a3b6111

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2357 ; free virtual = 15298

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14a3b6111

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2357 ; free virtual = 15298
Phase 5 Delay and Skew Optimization | Checksum: 14a3b6111

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2357 ; free virtual = 15298

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 55684133

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2357 ; free virtual = 15298
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.536  | TNS=0.000  | WHS=0.152  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 55684133

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2357 ; free virtual = 15298
Phase 6 Post Hold Fix | Checksum: 55684133

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2357 ; free virtual = 15298

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0523798 %
  Global Horizontal Routing Utilization  = 0.00689745 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 863d4ff6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.355 ; gain = 123.266 ; free physical = 2357 ; free virtual = 15298

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 863d4ff6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2600.355 ; gain = 125.266 ; free physical = 2356 ; free virtual = 15297

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 4a119e04

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2600.355 ; gain = 125.266 ; free physical = 2356 ; free virtual = 15297

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.536  | TNS=0.000  | WHS=0.152  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 4a119e04

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2600.355 ; gain = 125.266 ; free physical = 2356 ; free virtual = 15297
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2600.355 ; gain = 125.266 ; free physical = 2386 ; free virtual = 15327

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2600.355 ; gain = 125.266 ; free physical = 2386 ; free virtual = 15327
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.355 ; gain = 0.000 ; free physical = 2386 ; free virtual = 15327
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2600.355 ; gain = 0.000 ; free physical = 2388 ; free virtual = 15330
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.355 ; gain = 0.000 ; free physical = 2387 ; free virtual = 15330
INFO: [Common 17-1381] The checkpoint '/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 26 23:03:28 2020...
