$date
	Tue Apr  5 23:50:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$scope module adder $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 1 # clock $end
$var wire 8 $ sum [7:0] $end
$var wire 1 % carryout $end
$var reg 9 & x [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
b0 $
0#
b0 "
b0 !
$end
#2
1#
#4
0#
b1001 "
b111 !
#6
b10000 $
b10000 &
1#
#8
0#
#10
1#
#12
0#
#14
1#
#16
0#
#18
1#
#20
0#
#22
1#
#24
0#
#26
1#
#28
0#
#30
1#
#32
0#
#34
1#
#36
0#
#38
1#
#40
0#
#42
1#
#44
0#
#46
1#
#48
0#
#50
1#
#52
0#
#54
1#
#56
0#
#58
1#
#60
0#
#62
1#
#64
0#
#66
1#
#68
0#
#70
1#
#72
0#
#74
1#
#76
0#
#78
1#
#80
0#
#82
1#
#84
0#
#86
1#
#88
0#
#90
1#
#92
0#
#94
1#
#96
0#
#98
1#
#100
0#
#102
1#
#104
0#
#106
1#
#108
0#
#110
1#
#112
0#
#114
1#
#116
0#
#118
1#
#120
0#
