
L
Command: %s
53*	vivadotcl2$
power_opt_design2default:defaultZ4-113
›
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
‹
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
N
BBegin power_opt_design optimizations | Netlist Checksum: 62c789cf
*common
…
+Creating Default Power Bel for instance %s
23*power2@
spimc.STARTUPE2_inst	spimc.STARTUPE2_inst2default:default8Z33-23
<
%Done setting XDC timing constraints.
35*timingZ38-35
W
#Optimizing power for module %s ...
50*pwropt2
leon3mp2default:defaultZ34-50
[

Starting %s Task
103*constraints2)
PowerOpt TimerUpdates2default:defaultZ18-103
D
8Ending PowerOpt TimerUpdates Task | Checksum: 1113ec49c
*common
‰

%s
*constraints2r
^Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 963.992 ; gain = 0.0002default:default

+Design is in %s state. Running in %s mode.
161*pwropt2$
partially-placed2default:default2$
partially-placed2default:defaultZ34-207
€
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2$
PSMgr Creation: 2default:default2
00:00:002default:default2 
00:00:00.0742default:default2
963.9922default:default2
0.0002default:defaultZ17-268
‹
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2/
Detect combinational loops 2default:default2
00:00:002default:default2 
00:00:00.0932default:default2
963.9922default:default2
0.0002default:defaultZ17-268
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]2default:default8Z34-54
±
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ö
_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]	_io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]2default:default8Z34-54
³
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ø
`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]	`io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]2default:default8Z34-54
µ
?Flop output of %s does not fanout to any other flop but itself
54*pwropt2Ú
aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]	aio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]2default:default8Z34-54
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Pwropt 34-542default:default2
1002default:defaultZ17-14
c
2Found %s new always-off flops by back propagation
95*pwropt2
11542default:defaultZ34-95
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2$
Pre-processing: 2default:default2
00:00:082default:default2
00:00:092default:default2
963.9922default:default2
0.0002default:defaultZ17-268
4
Applying IDT optimizations ...
9*pwroptZ34-9
ó
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
IDT: 2default:default2
00:00:112default:default2
00:00:122default:default2
1007.1992default:default2
43.2072default:defaultZ17-268
6
Applying ODC optimizations ...
10*pwroptZ34-10
v
DSkipped ODC enables for %s nets in BRAM flops in bus-based analysis.163*pwropt2
4212default:defaultZ34-215
|
KSkipped ODC enables for %s nets in BRAM adress flops in bus-based analysis.162*pwropt2
552default:defaultZ34-214
ó
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
ODC: 2default:default2
00:01:342default:default2
00:01:352default:default2
1073.3442default:default2
65.3282default:defaultZ17-268
Š
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2/
Power optimization passes: 2default:default2
00:02:002default:default2
00:02:012default:default2
1073.3442default:default2
109.3522default:defaultZ17-268


*pwropt
7
 Creating clock enable groups ...77*pwroptZ34-77
[
DIncluding small groups for filtering based on enable probabilities.
96*pwroptZ34-96

 Done
76*pwroptZ34-76
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
Grouping enables: 2default:default2
00:00:112default:default2
00:00:112default:default2
1073.3442default:default2
0.0002default:defaultZ17-268


*pwropt
k
7Patching clock gating enable signals for design %s ...
26*pwropt2
leon3mp2default:defaultZ34-26
ê
¡WRITE_MODE attribute of %s BRAM(s) out of a total of %s has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
129*pwropt2
02default:default2
862default:defaultZ34-162
[
+Structural ODC has moved %s WE to EN ports
155*pwropt2
02default:defaultZ34-201
«
KPatcher adaptive clustering : original %s clusters %s accepted clusters %s
100*pwropt2
ram2default:default2
12default:default2
02default:defaultZ34-100
±
KPatcher adaptive clustering : original %s clusters %s accepted clusters %s
100*pwropt2
flop2default:default2
12262default:default2
2412default:defaultZ34-100
Õ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
§
C
Number of Slice Registers augmented: %s newly gated: %s Total: %s
64*pwropt2
242default:default2
16502default:default2
158242default:defaultZ34-64
–
8Number of SRLs augmented: %s  newly gated: %s Total: %s
66*pwropt2
02default:default2
02default:default2
5452default:defaultZ34-66
¡
CNumber of BRAM Ports augmented: %s newly gated: %s Total Ports: %s
65*pwropt2
02default:default2
02default:default2
1722default:defaultZ34-65
_
1Number of Flops added for Enable Generation: %s

23*pwropt2
02default:defaultZ34-23
•
UFlops dropped: %s/%s RAMS dropped: %s/%s Clusters dropped: %s/%s Enables dropped: %s
57*pwropt2
2782default:default2
19522default:default2
02default:default2
02default:default2
212default:default2
2412default:default2
02default:defaultZ34-57
d
+Patching clock gating enables finished %s.
27*pwropt2 
successfully2default:defaultZ34-27
ö
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
	Patcher: 2default:default2
00:00:002default:default2
00:00:032default:default2
1073.3442default:default2
0.0002default:defaultZ17-268
A
*Power optimization finished successfully.
30*pwroptZ34-30
L
@End power_opt_design optimizations | Netlist Checksum: dd1f6668
*common
ƒ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2(
Power optimization: 2default:default2
00:03:012default:default2
00:02:542default:default2
1073.3442default:default2
109.3522default:defaultZ17-268
l
<Malloced memory gain at end of power optimization: %s bytes
152*pwropt2
02default:defaultZ34-198
X

Starting %s Task
103*constraints2&
Logic Optimization2default:defaultZ18-103
`

Phase %s%s
101*constraints2
1 2default:default2
Retarget2default:defaultZ18-101
D
Pushed %s inverter(s).
98*opt2
692default:defaultZ31-138
B
Retargeted %s cell(s).
49*opt2
02default:defaultZ31-49
3
'Phase 1 Retarget | Checksum: 1894bda01
*common
†

%s
*constraints2o
[Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1073.344 ; gain = 0.0002default:default
]

Phase %s%s
101*constraints2
2 2default:default2
Remap2default:defaultZ18-101
i
&Eliminated %s cells and %s terminals.
9*opt2
992default:default2
1572default:defaultZ31-9
0
$Phase 2 Remap | Checksum: 1c1e8630b
*common
†

%s
*constraints2o
[Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1073.344 ; gain = 0.0002default:default
A
5Ending Logic Optimization Task | Checksum: 1c1e8630b
*common
†

%s
*constraints2o
[Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.344 ; gain = 0.0002default:default
5
)Logic Optimization | Checksum: 1ec80347e
*common
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1552default:default2
152default:default2
02default:default2
02default:defaultZ4-41
Y
%s completed successfully
29*	vivadotcl2$
power_opt_design2default:defaultZ4-42

I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
power_opt_design: 2default:default2
00:03:162default:default2
00:03:092default:default2
1073.3442default:default2
109.3522default:defaultZ17-268
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
†
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:012default:default2 
00:00:00.9302default:default2
1073.3442default:default2
0.0002default:defaultZ17-268
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:072default:default2
00:00:082default:default2
1073.3442default:default2
0.0002default:defaultZ17-268


End Record