
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
]
-Analyzing %s Unisim elements for replacement
17*netlist2
712default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
ñ
Loading clock regions from %s
13*device2_
KD:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
ó
Loading clock buffers from %s
11*device2`
LD:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
ó
&Loading clock placement rules from %s
318*place2W
CD:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ï
)Loading package pin functions from %s...
17*device2S
?D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ì
Loading package from %s
16*device2b
ND:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
ä
Loading io standards from %s
15*device2T
@D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
ñ
$Parsing XDC File [%s] for cell '%s'
848*designutils2ï
Äd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc2default:default2:
&i_system_wrapper/system_i/sys_ps7/inst2default:defaultZ20-848
ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ï
Äd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc2default:default2:
&i_system_wrapper/system_i/sys_ps7/inst2default:defaultZ20-847
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
êd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc2default:default2=
)i_system_wrapper/system_i/axi_iic_main/U02default:defaultZ20-848
≤
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
êd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc2default:default2=
)i_system_wrapper/system_i/axi_iic_main/U02default:defaultZ20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2õ
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc2default:default2;
'i_system_wrapper/system_i/sys_rstgen/U02default:defaultZ20-848
¶
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2õ
Üd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc2default:default2;
'i_system_wrapper/system_i/sys_rstgen/U02default:defaultZ20-847
£
$Parsing XDC File [%s] for cell '%s'
848*designutils2°
åd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc2default:default2;
'i_system_wrapper/system_i/sys_rstgen/U02default:defaultZ20-848
¨
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2°
åd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc2default:default2;
'i_system_wrapper/system_i/sys_rstgen/U02default:defaultZ20-847
£
$Parsing XDC File [%s] for cell '%s'
848*designutils2ü
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc2default:default2=
)i_system_wrapper/system_i/axi_hdmi_dma/U02default:defaultZ20-848
¨
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ü
äd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc2default:default2=
)i_system_wrapper/system_i/axi_hdmi_dma/U02default:defaultZ20-847
±
$Parsing XDC File [%s] for cell '%s'
848*designutils2ß
íd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc2default:default2C
/i_system_wrapper/system_i/sys_audio_clkgen/inst2default:defaultZ20-848
Ü
%Done setting XDC timing constraints.
35*timing2©
íd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc2default:default2
562default:default8@Z38-35
˘
Deriving generated clocks
2*timing2©
íd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc2default:default2
562default:default8@Z38-2
∫
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ß
íd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc2default:default2C
/i_system_wrapper/system_i/sys_audio_clkgen/inst2default:defaultZ20-847
∑
$Parsing XDC File [%s] for cell '%s'
848*designutils2≠
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc2default:default2C
/i_system_wrapper/system_i/sys_audio_clkgen/inst2default:defaultZ20-848
¿
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2≠
òd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc2default:default2C
/i_system_wrapper/system_i/sys_audio_clkgen/inst2default:defaultZ20-847
¶
$Parsing XDC File [%s] for cell '%s'
848*designutils2£
éd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/system_axi_iic_fmc_1_board.xdc2default:default2<
(i_system_wrapper/system_i/axi_iic_fmc/U02default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2£
éd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/system_axi_iic_fmc_1_board.xdc2default:default2<
(i_system_wrapper/system_i/axi_iic_fmc/U02default:defaultZ20-847
á
Parsing XDC File [%s]
179*designutils2Q
=D:/ROSTA/hdl-master/projects/common/zed/zed_system_constr.xdc2default:defaultZ20-179
ê
Finished Parsing XDC File [%s]
178*designutils2Q
=D:/ROSTA/hdl-master/projects/common/zed/zed_system_constr.xdc2default:defaultZ20-178
™
$Parsing XDC File [%s] for cell '%s'
848*designutils2¶
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc2default:default2=
)i_system_wrapper/system_i/axi_hdmi_dma/U02default:defaultZ20-848
≥
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¶
ëd:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc2default:default2=
)i_system_wrapper/system_i/axi_hdmi_dma/U02default:defaultZ20-847
ª
Parsing XDC File [%s]
179*designutils2Ñ
pD:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.runs/impl_1/.Xil/Vivado-22252-/dcp/system_top.xdc2default:defaultZ20-179
ƒ
Finished Parsing XDC File [%s]
178*designutils2Ñ
pD:/ROSTA/hdl-master/projects/adv7511/zed_for_linux/adv7511_zed.runs/impl_1/.Xil/Vivado-22252-/dcp/system_top.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
¬
!Unisim Transformation Summary:
%s111*project2Ö
  A total of 55 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
2default:defaultZ1-111
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:232default:default2
00:00:232default:default2
906.3982default:default2
705.3202default:defaultZ17-268


End Record