module alu_RRC (
	 input logic [15:0] a,    // Operand A
    output logic [15:0] result // Result
);
	 assign result = a << 1b'1;
endmodule