{"url": "https://www.ics.uci.edu/~amrm/slides/amrm_structure/pta/tsld005.htm", "content": "\n<HTML>\n\n<HEAD>\n\n<meta name=\"GENERATOR\" content=\"Microsoft Internet Assistant for PowerPoint 97\">\n <TITLE>Rethinking Circuits </TITLE> \n</HEAD>\n\n<BODY     >\n\n <H1>Rethinking Circuits \u000bWhen Interconnect Dominates</H1> \n <P><UL>\n<LI><H2>DEVICE: Choose better interconnect\n</H2>\n<UL>\n<LI>Copper, low temperature interconnect\n</UL></UL><UL>\n<LI><H2>CAD: Choose better interconnect topology, sizes\n</H2>\n<UL>\n<LI>Minimize path from driver gate to each receiver gate\n<UL>\n<LI>e.g., A-tree algorithm yields about 12% reduction in delay\n</UL><LI>Select wire sizes to minimize net delays\n<UL>\n<LI>e.g., upto 35% reduction in delay by optimal sizing algorithms\n</UL></UL></UL><UL>\n<LI><H2>CKT: Use more signal repeaters in block-level designs\n</H2>\n<UL>\n<LI>longest interconnect=2000 mu for 350nm process \n</UL></UL><UL>\n<LI><H2>u-ARCH: A storage element no longer defines a clock boundary\n</H2>\n<UL>\n<LI>Multiple storage elements in a single clock\n<LI>Multiple state transitions in a clock period\n<LI>Storage-controlled routing\n<LI>Reduced marginal cost of logic</UL></UL></P>\n<P></P> \n<P>\n<TABLE>\n  <TD HEIGHT=100 WIDTH=100> <A HREF=\"tsld004.htm\">Previous slide</A> </TD>\n  <TD HEIGHT=100 WIDTH=100> <A HREF=\"tsld006.htm\">Next slide</A> </TD>\n  <TD HEIGHT=100 WIDTH=150> <A HREF=\"tsld001.htm\">Back to first slide</A> </TD>\n  <TD HEIGHT=100 WIDTH=150> <A HREF=\"sld005.htm\">View graphic version</A> </TD>\n</TABLE>\n<BR>\n</P>\n\n\n\n</Body>\n</HTML>\n", "encoding": "ascii"}