{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695182315916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695182315920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 23:58:35 2023 " "Processing started: Tue Sep 19 23:58:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695182315920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695182315920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_adder -c four_bit_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_adder -c four_bit_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695182315920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695182316172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695182316172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder " "Found entity 1: four_bit_adder" {  } { { "four_bit_adder.bdf" "" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 1/four_bit_adder/four_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695182322710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695182322710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_adder " "Elaborating entity \"four_bit_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695182322729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 1/four_bit_adder/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695182322739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695182322739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:inst3 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:inst3\"" {  } { { "four_bit_adder.bdf" "inst3" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 1/four_bit_adder/four_bit_adder.bdf" { { 520 432 528 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695182322740 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.bdf 1 1 " "Using design file half_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 1/four_bit_adder/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695182322750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695182322750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder full_adder:inst3\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"full_adder:inst3\|half_adder:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 1/four_bit_adder/full_adder.bdf" { { 264 384 504 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695182322751 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Overflow Overflow " "Net \"Overflow\", which fans out to \"Overflow\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst5 " "Net is fed by \"inst5\"" {  } { { "four_bit_adder.bdf" "inst5" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 1/four_bit_adder/four_bit_adder.bdf" { { 616 616 680 664 "inst5" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695182322788 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst10 " "Net is fed by \"inst10\"" {  } { { "four_bit_adder.bdf" "inst10" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 1/four_bit_adder/four_bit_adder.bdf" { { 712 616 680 760 "inst10" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695182322788 ""}  } { { "four_bit_adder.bdf" "Overflow" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 1/four_bit_adder/four_bit_adder.bdf" { { 632 720 896 648 "Overflow" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1695182322788 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695182322831 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 19 23:58:42 2023 " "Processing ended: Tue Sep 19 23:58:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695182322831 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695182322831 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695182322831 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695182322831 ""}
