

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Fri Nov 15 14:34:38 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  840|  840|        30|          -|          -|    28|    no    |
        | + Loop 1.1      |   28|   28|         1|          -|          -|    28|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond4)
	3  / (!exitcond4)
3 --> 
	3  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	15  / (!tmp_20)
	10  / (tmp_20)
10 --> 
	11  / (tmp_23)
	9  / (!tmp_23)
11 --> 
	12  / (tmp_26)
	10  / (!tmp_26)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !473"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !477"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !481"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !485"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !489"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !493"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !497"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !501"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !505"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !509"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !513"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !517"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !521"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !525"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_0_array_0 = alloca [784 x i16], align 2" [mnist_AXI_Stream.cpp:28]   --->   Operation 31 'alloca' 'input_0_array_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_0_keep_V = alloca [900 x i2], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 32 'alloca' 'out_0_keep_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_0_strb_V = alloca [900 x i2], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 33 'alloca' 'out_0_strb_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%out_0_id_V = alloca [900 x i1], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 34 'alloca' 'out_0_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_0_dest_V = alloca [900 x i1], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 35 'alloca' 'out_0_dest_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mnist_AXI_Stream.cpp:23]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mnist_AXI_Stream.cpp:24]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mnist_AXI_Stream.cpp:25]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader60.0" [mnist_AXI_Stream.cpp:34]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%height = phi i5 [ 0, %.preheader61.preheader ], [ %height_2, %.preheader60.0.loopexit ]" [mnist_AXI_Stream.cpp:34]   --->   Operation 40 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %height, -4" [mnist_AXI_Stream.cpp:34]   --->   Operation 41 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%height_2 = add i5 %height, 1" [mnist_AXI_Stream.cpp:34]   --->   Operation 43 'add' 'height_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader61.1, label %.preheader59.preheader.0" [mnist_AXI_Stream.cpp:34]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %height, i5 0)" [mnist_AXI_Stream.cpp:34]   --->   Operation 45 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_1 to i11" [mnist_AXI_Stream.cpp:34]   --->   Operation 46 'zext' 'p_shl2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %height, i2 0)" [mnist_AXI_Stream.cpp:34]   --->   Operation 47 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i7 %tmp_2 to i11" [mnist_AXI_Stream.cpp:37]   --->   Operation 48 'zext' 'p_shl3_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%tmp_3 = sub i11 %p_shl2_cast, %p_shl3_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 49 'sub' 'tmp_3' <Predicate = (!exitcond4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %height, i1 false)" [mnist_AXI_Stream.cpp:34]   --->   Operation 50 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_5 to i11" [mnist_AXI_Stream.cpp:40]   --->   Operation 51 'zext' 'p_shl1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%tmp_6 = sub i11 %p_shl2_cast, %p_shl1_cast" [mnist_AXI_Stream.cpp:40]   --->   Operation 52 'sub' 'tmp_6' <Predicate = (!exitcond4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:35]   --->   Operation 53 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([784 x i16]* %input_0_array_0, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:46]   --->   Operation 54 'call' <Predicate = (exitcond4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%width = phi i5 [ %width_1, %0 ], [ 0, %.preheader59.preheader.0 ]" [mnist_AXI_Stream.cpp:35]   --->   Operation 55 'phi' 'width' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %width, -4" [mnist_AXI_Stream.cpp:35]   --->   Operation 56 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 57 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%width_1 = add i5 %width, 1" [mnist_AXI_Stream.cpp:35]   --->   Operation 58 'add' 'width_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader60.0.loopexit, label %0" [mnist_AXI_Stream.cpp:35]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_12 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:36]   --->   Operation 60 'read' 'empty_12' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 0" [mnist_AXI_Stream.cpp:36]   --->   Operation 61 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 1" [mnist_AXI_Stream.cpp:36]   --->   Operation 62 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 2" [mnist_AXI_Stream.cpp:36]   --->   Operation 63 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 5" [mnist_AXI_Stream.cpp:36]   --->   Operation 64 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 6" [mnist_AXI_Stream.cpp:36]   --->   Operation 65 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i5 %width to i11" [mnist_AXI_Stream.cpp:37]   --->   Operation 66 'zext' 'tmp_28_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.63ns)   --->   "%tmp_10 = add i11 %tmp_3, %tmp_28_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 67 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i11 %tmp_10 to i64" [mnist_AXI_Stream.cpp:37]   --->   Operation 68 'sext' 'tmp_10_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%input_0_array_0_add = getelementptr [784 x i16]* %input_0_array_0, i64 0, i64 %tmp_10_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 69 'getelementptr' 'input_0_array_0_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.63ns)   --->   "%tmp_11 = add i11 %tmp_6, %tmp_28_cast" [mnist_AXI_Stream.cpp:40]   --->   Operation 70 'add' 'tmp_11' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i11 %tmp_11 to i64" [mnist_AXI_Stream.cpp:40]   --->   Operation 71 'sext' 'tmp_11_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr = getelementptr [900 x i2]* %out_0_keep_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:40]   --->   Operation 72 'getelementptr' 'out_0_keep_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr = getelementptr [900 x i2]* %out_0_strb_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:41]   --->   Operation 73 'getelementptr' 'out_0_strb_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%out_0_id_V_addr = getelementptr [900 x i1]* %out_0_id_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:39]   --->   Operation 74 'getelementptr' 'out_0_id_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr = getelementptr [900 x i1]* %out_0_dest_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:38]   --->   Operation 75 'getelementptr' 'out_0_dest_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %input_0_array_0_add, align 2" [mnist_AXI_Stream.cpp:37]   --->   Operation 76 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_3 : Operation 77 [1/1] (2.56ns)   --->   "store i1 %tmp_dest_V, i1* %out_0_dest_V_addr, align 1" [mnist_AXI_Stream.cpp:38]   --->   Operation 77 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_3 : Operation 78 [1/1] (2.56ns)   --->   "store i1 %tmp_id_V, i1* %out_0_id_V_addr, align 2" [mnist_AXI_Stream.cpp:39]   --->   Operation 78 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "store i2 %tmp_keep_V, i2* %out_0_keep_V_addr, align 2" [mnist_AXI_Stream.cpp:40]   --->   Operation 79 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_3 : Operation 80 [1/1] (3.25ns)   --->   "store i2 %tmp_strb_V, i2* %out_0_strb_V_addr, align 1" [mnist_AXI_Stream.cpp:41]   --->   Operation 80 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:35]   --->   Operation 81 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader60.0"   --->   Operation 82 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([784 x i16]* %input_0_array_0, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:46]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 84 'load' 'Padding2D_0_depth_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 85 'load' 'Padding2D_0_height_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 86 'load' 'Padding2D_0_width_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_1 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 87 'load' 'SeparableConv2D_0_he_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_1 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 88 'load' 'SeparableConv2D_0_wi_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:50]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:50]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_de_1 = load i16* @SeparableConv2D_0_de, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 91 'load' 'SeparableConv2D_0_de_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 zeroext %Padding2D_0_depth_lo, i16 zeroext %SeparableConv2D_0_he_1, i16 zeroext %SeparableConv2D_0_wi_1, i16 zeroext %SeparableConv2D_0_de_1)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:50]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.76>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 zeroext %Padding2D_0_depth_lo, i16 zeroext %SeparableConv2D_0_he_1, i16 zeroext %SeparableConv2D_0_wi_1, i16 zeroext %SeparableConv2D_0_de_1)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:50]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 94 [1/1] (1.76ns)   --->   "br label %.loopexit" [mnist_AXI_Stream.cpp:163]   --->   Operation 94 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 7> <Delay = 2.75>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%depth7 = phi i32 [ 0, %.preheader61.1 ], [ %depth, %.loopexit.loopexit ]"   --->   Operation 95 'phi' 'depth7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo_1 = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:163]   --->   Operation 96 'load' 'Padding2D_0_depth_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %Padding2D_0_depth_lo_1 to i32" [mnist_AXI_Stream.cpp:163]   --->   Operation 97 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_20 = icmp slt i32 %depth7, %tmp_s" [mnist_AXI_Stream.cpp:163]   --->   Operation 98 'icmp' 'tmp_20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (2.55ns)   --->   "%depth = add nsw i32 %depth7, 1" [mnist_AXI_Stream.cpp:163]   --->   Operation 99 'add' 'depth' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %.preheader58.preheader, label %5" [mnist_AXI_Stream.cpp:163]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %depth7, i5 0)" [mnist_AXI_Stream.cpp:163]   --->   Operation 101 'bitconcatenate' 'tmp_7' <Predicate = (tmp_20)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i37 %tmp_7 to i38" [mnist_AXI_Stream.cpp:163]   --->   Operation 102 'sext' 'p_shl4_cast' <Predicate = (tmp_20)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %depth7, i1 false)" [mnist_AXI_Stream.cpp:163]   --->   Operation 103 'bitconcatenate' 'tmp_8' <Predicate = (tmp_20)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i33 %tmp_8 to i38" [mnist_AXI_Stream.cpp:172]   --->   Operation 104 'sext' 'p_shl5_cast' <Predicate = (tmp_20)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (2.75ns)   --->   "%tmp_9 = sub i38 %p_shl4_cast, %p_shl5_cast" [mnist_AXI_Stream.cpp:172]   --->   Operation 105 'sub' 'tmp_9' <Predicate = (tmp_20)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.76ns)   --->   "br label %.preheader58" [mnist_AXI_Stream.cpp:164]   --->   Operation 106 'br' <Predicate = (tmp_20)> <Delay = 1.76>
ST_9 : Operation 107 [2/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:195]   --->   Operation 107 'ret' <Predicate = (!tmp_20)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.43>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%height8 = phi i32 [ 0, %.preheader58.preheader ], [ %height_1, %.preheader58.loopexit ]"   --->   Operation 108 'phi' 'height8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l_1 = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:164]   --->   Operation 109 'load' 'Padding2D_0_height_l_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_22 = zext i16 %Padding2D_0_height_l_1 to i32" [mnist_AXI_Stream.cpp:164]   --->   Operation 110 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (2.47ns)   --->   "%tmp_23 = icmp slt i32 %height8, %tmp_22" [mnist_AXI_Stream.cpp:164]   --->   Operation 111 'icmp' 'tmp_23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (2.55ns)   --->   "%height_1 = add nsw i32 %height8, 1" [mnist_AXI_Stream.cpp:164]   --->   Operation 112 'add' 'height_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %.preheader.preheader, label %.loopexit.loopexit" [mnist_AXI_Stream.cpp:164]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i32 %height8 to i38" [mnist_AXI_Stream.cpp:172]   --->   Operation 114 'sext' 'tmp_24_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (2.79ns)   --->   "%tmp_12 = add i38 %tmp_24_cast, %tmp_9" [mnist_AXI_Stream.cpp:172]   --->   Operation 115 'add' 'tmp_12' <Predicate = (tmp_23)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i38 %tmp_12 to i6" [mnist_AXI_Stream.cpp:172]   --->   Operation 116 'trunc' 'tmp_13' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_13, i5 0)" [mnist_AXI_Stream.cpp:172]   --->   Operation 117 'bitconcatenate' 'p_shl8_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i38 %tmp_12 to i10" [mnist_AXI_Stream.cpp:172]   --->   Operation 118 'trunc' 'tmp_14' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_14, i1 false)" [mnist_AXI_Stream.cpp:172]   --->   Operation 119 'bitconcatenate' 'p_shl9_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.63ns)   --->   "%tmp_15 = sub i11 %p_shl8_cast, %p_shl9_cast" [mnist_AXI_Stream.cpp:172]   --->   Operation 120 'sub' 'tmp_15' <Predicate = (tmp_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %height8 to i6" [mnist_AXI_Stream.cpp:164]   --->   Operation 121 'trunc' 'tmp_16' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_16, i5 0)" [mnist_AXI_Stream.cpp:164]   --->   Operation 122 'bitconcatenate' 'p_shl6_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %height8 to i10" [mnist_AXI_Stream.cpp:164]   --->   Operation 123 'trunc' 'tmp_17' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_17, i1 false)" [mnist_AXI_Stream.cpp:190]   --->   Operation 124 'bitconcatenate' 'p_shl7_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.63ns)   --->   "%tmp_18 = sub i11 %p_shl6_cast, %p_shl7_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 125 'sub' 'tmp_18' <Predicate = (tmp_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:165]   --->   Operation 126 'br' <Predicate = (tmp_23)> <Delay = 1.76>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 127 'br' <Predicate = (!tmp_23)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 4.89>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%width9 = phi i32 [ %width_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 128 'phi' 'width9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo_1 = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:165]   --->   Operation 129 'load' 'Padding2D_0_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_25 = zext i16 %Padding2D_0_width_lo_1 to i32" [mnist_AXI_Stream.cpp:165]   --->   Operation 130 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i16 %Padding2D_0_width_lo_1 to i17" [mnist_AXI_Stream.cpp:165]   --->   Operation 131 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_26 = icmp slt i32 %width9, %tmp_25" [mnist_AXI_Stream.cpp:165]   --->   Operation 132 'icmp' 'tmp_26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (2.55ns)   --->   "%width_2 = add nsw i32 %width9, 1" [mnist_AXI_Stream.cpp:165]   --->   Operation 133 'add' 'width_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %1, label %.preheader58.loopexit" [mnist_AXI_Stream.cpp:165]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %width9 to i11" [mnist_AXI_Stream.cpp:172]   --->   Operation 135 'trunc' 'tmp_24' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (1.63ns)   --->   "%tmp_19 = add i11 %tmp_15, %tmp_24" [mnist_AXI_Stream.cpp:172]   --->   Operation 136 'add' 'tmp_19' <Predicate = (tmp_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i11 %tmp_19 to i64" [mnist_AXI_Stream.cpp:172]   --->   Operation 137 'zext' 'tmp_19_cast' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%Padding2D_0_array_ad = getelementptr [900 x i16]* @Padding2D_0_array, i64 0, i64 %tmp_19_cast" [mnist_AXI_Stream.cpp:172]   --->   Operation 138 'getelementptr' 'Padding2D_0_array_ad' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (1.63ns)   --->   "%tmp_21 = add i11 %tmp_18, %tmp_24" [mnist_AXI_Stream.cpp:190]   --->   Operation 139 'add' 'tmp_21' <Predicate = (tmp_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %Padding2D_0_array_ad, align 2" [mnist_AXI_Stream.cpp:172]   --->   Operation 140 'load' 'tmp_data_V_1' <Predicate = (tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp = or i32 %depth7, %width9" [mnist_AXI_Stream.cpp:175]   --->   Operation 141 'or' 'tmp' <Predicate = (tmp_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_27 = or i32 %tmp, %height8" [mnist_AXI_Stream.cpp:175]   --->   Operation 142 'or' 'tmp_27' <Predicate = (tmp_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i32 %tmp_27, 0" [mnist_AXI_Stream.cpp:175]   --->   Operation 143 'icmp' 'tmp_user_V' <Predicate = (tmp_26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo_2 = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:181]   --->   Operation 144 'load' 'Padding2D_0_depth_lo_2' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i16 %Padding2D_0_depth_lo_2 to i17" [mnist_AXI_Stream.cpp:181]   --->   Operation 145 'zext' 'tmp_31_cast' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (2.07ns)   --->   "%tmp_28 = add i17 -1, %tmp_31_cast" [mnist_AXI_Stream.cpp:181]   --->   Operation 146 'add' 'tmp_28' <Predicate = (tmp_26)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i17 %tmp_28 to i32" [mnist_AXI_Stream.cpp:181]   --->   Operation 147 'sext' 'tmp_32_cast' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (2.47ns)   --->   "%tmp_29 = icmp eq i32 %depth7, %tmp_32_cast" [mnist_AXI_Stream.cpp:181]   --->   Operation 148 'icmp' 'tmp_29' <Predicate = (tmp_26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader58"   --->   Operation 149 'br' <Predicate = (!tmp_26)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 6.31>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i11 %tmp_21 to i64" [mnist_AXI_Stream.cpp:190]   --->   Operation 150 'sext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr_1 = getelementptr [900 x i2]* %out_0_keep_V, i64 0, i64 %tmp_21_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 151 'getelementptr' 'out_0_keep_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr_1 = getelementptr [900 x i2]* %out_0_strb_V, i64 0, i64 %tmp_21_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 152 'getelementptr' 'out_0_strb_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%out_0_id_V_addr_1 = getelementptr [900 x i1]* %out_0_id_V, i64 0, i64 %tmp_21_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 153 'getelementptr' 'out_0_id_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr_1 = getelementptr [900 x i1]* %out_0_dest_V, i64 0, i64 %tmp_21_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 154 'getelementptr' 'out_0_dest_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %Padding2D_0_array_ad, align 2" [mnist_AXI_Stream.cpp:172]   --->   Operation 155 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %2, label %._crit_edge" [mnist_AXI_Stream.cpp:181]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l_2 = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:181]   --->   Operation 157 'load' 'Padding2D_0_height_l_2' <Predicate = (tmp_29)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i16 %Padding2D_0_height_l_2 to i17" [mnist_AXI_Stream.cpp:181]   --->   Operation 158 'zext' 'tmp_34_cast' <Predicate = (tmp_29)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (2.07ns)   --->   "%tmp_30 = add i17 %tmp_34_cast, -1" [mnist_AXI_Stream.cpp:181]   --->   Operation 159 'add' 'tmp_30' <Predicate = (tmp_29)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i17 %tmp_30 to i32" [mnist_AXI_Stream.cpp:181]   --->   Operation 160 'sext' 'tmp_35_cast' <Predicate = (tmp_29)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (2.47ns)   --->   "%tmp_31 = icmp eq i32 %height8, %tmp_35_cast" [mnist_AXI_Stream.cpp:181]   --->   Operation 161 'icmp' 'tmp_31' <Predicate = (tmp_29)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %3, label %._crit_edge" [mnist_AXI_Stream.cpp:181]   --->   Operation 162 'br' <Predicate = (tmp_29)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (2.07ns)   --->   "%tmp_32 = add i17 %tmp_25_cast, -1" [mnist_AXI_Stream.cpp:181]   --->   Operation 163 'add' 'tmp_32' <Predicate = (tmp_29 & tmp_31)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i17 %tmp_32 to i32" [mnist_AXI_Stream.cpp:181]   --->   Operation 164 'sext' 'tmp_37_cast' <Predicate = (tmp_29 & tmp_31)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (2.47ns)   --->   "%tmp_33 = icmp eq i32 %width9, %tmp_37_cast" [mnist_AXI_Stream.cpp:181]   --->   Operation 165 'icmp' 'tmp_33' <Predicate = (tmp_29 & tmp_31)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (1.76ns)   --->   "br i1 %tmp_33, label %4, label %._crit_edge" [mnist_AXI_Stream.cpp:181]   --->   Operation 166 'br' <Predicate = (tmp_29 & tmp_31)> <Delay = 1.76>
ST_12 : Operation 167 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 167 'br' <Predicate = (!tmp_33) | (!tmp_31) | (!tmp_29)> <Delay = 1.76>
ST_12 : Operation 168 [2/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:190]   --->   Operation 168 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_12 : Operation 169 [2/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:190]   --->   Operation 169 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_12 : Operation 170 [2/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:190]   --->   Operation 170 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_12 : Operation 171 [2/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:190]   --->   Operation 171 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>

State 13 <SV = 11> <Delay = 3.25>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_last_V = phi i1 [ false, %._crit_edge ], [ true, %3 ]"   --->   Operation 172 'phi' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:190]   --->   Operation 173 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_13 : Operation 174 [1/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:190]   --->   Operation 174 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_13 : Operation 175 [1/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:190]   --->   Operation 175 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_13 : Operation 176 [1/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:190]   --->   Operation 176 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 900> <RAM>
ST_13 : Operation 177 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:190]   --->   Operation 177 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 178 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:190]   --->   Operation 178 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:165]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 0.00>
ST_15 : Operation 180 [1/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:195]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('height', mnist_AXI_Stream.cpp:34) with incoming values : ('height_2', mnist_AXI_Stream.cpp:34) [51]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('height', mnist_AXI_Stream.cpp:34) with incoming values : ('height_2', mnist_AXI_Stream.cpp:34) [51]  (0 ns)
	'add' operation ('height_2', mnist_AXI_Stream.cpp:34) [54]  (1.78 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	'phi' operation ('width', mnist_AXI_Stream.cpp:35) with incoming values : ('width_1', mnist_AXI_Stream.cpp:35) [67]  (0 ns)
	'add' operation ('tmp_10', mnist_AXI_Stream.cpp:37) [80]  (1.64 ns)
	'getelementptr' operation ('input_0_array_0_add', mnist_AXI_Stream.cpp:37) [82]  (0 ns)
	'store' operation (mnist_AXI_Stream.cpp:37) of variable 'tmp.data.V', mnist_AXI_Stream.cpp:36 on array 'input_0_array[0]', mnist_AXI_Stream.cpp:28 [89]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('depth') with incoming values : ('depth', mnist_AXI_Stream.cpp:163) [109]  (1.77 ns)

 <State 9>: 2.76ns
The critical path consists of the following:
	'phi' operation ('depth') with incoming values : ('depth', mnist_AXI_Stream.cpp:163) [109]  (0 ns)
	'sub' operation ('tmp_9', mnist_AXI_Stream.cpp:172) [120]  (2.76 ns)

 <State 10>: 4.43ns
The critical path consists of the following:
	'phi' operation ('height') with incoming values : ('height', mnist_AXI_Stream.cpp:164) [123]  (0 ns)
	'add' operation ('tmp_12', mnist_AXI_Stream.cpp:172) [131]  (2.8 ns)
	'sub' operation ('tmp_15', mnist_AXI_Stream.cpp:172) [136]  (1.64 ns)

 <State 11>: 4.89ns
The critical path consists of the following:
	'phi' operation ('width') with incoming values : ('width', mnist_AXI_Stream.cpp:165) [144]  (0 ns)
	'add' operation ('tmp_19', mnist_AXI_Stream.cpp:172) [153]  (1.64 ns)
	'getelementptr' operation ('Padding2D_0_array_ad', mnist_AXI_Stream.cpp:172) [155]  (0 ns)
	'load' operation ('val', mnist_AXI_Stream.cpp:172) on array 'Padding2D_0_array' [162]  (3.25 ns)

 <State 12>: 6.32ns
The critical path consists of the following:
	'add' operation ('tmp_32', mnist_AXI_Stream.cpp:181) [180]  (2.08 ns)
	'icmp' operation ('tmp_33', mnist_AXI_Stream.cpp:181) [182]  (2.47 ns)
	multiplexor before 'phi' operation ('tmp.last.V') [187]  (1.77 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp.keep.V', mnist_AXI_Stream.cpp:190) on array 'out[0].keep.V', mnist_AXI_Stream.cpp:31 [188]  (3.25 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
