INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_2/lab2_2.srcs/sources_1/new/lan2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide1
INFO: [VRFC 10-311] analyzing module divide
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_2/lab2_2.srcs/sim_1/new/divide_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_2/lab2_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
