
__2022_F2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  0800b750  0800b750  0001b750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc74  0800bc74  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bc74  0800bc74  0001bc74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc7c  0800bc7c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc7c  0800bc7c  0001bc7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bc80  0800bc80  0001bc80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bc84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          0000365c  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  2000383c  2000383c  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018ba3  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e97  00000000  00000000  00038db3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b8  00000000  00000000  0003cc50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001408  00000000  00000000  0003e208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002781d  00000000  00000000  0003f610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ecff  00000000  00000000  00066e2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5541  00000000  00000000  00085b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015b06d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006f40  00000000  00000000  0015b0c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b738 	.word	0x0800b738

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b738 	.word	0x0800b738

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <get_AD_Results>:
    pAD_arr_end = AD_arr + AD_Size;
    arm_fill_f32(0,AD_arr,AD_Size);
}

void get_AD_Results(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
    pAD_arr=AD_arr;pAD_arr_end=AD_arr+AD_Size;
 8000ffc:	4b05      	ldr	r3, [pc, #20]	; (8001014 <get_AD_Results+0x1c>)
 8000ffe:	4a06      	ldr	r2, [pc, #24]	; (8001018 <get_AD_Results+0x20>)
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	4a06      	ldr	r2, [pc, #24]	; (800101c <get_AD_Results+0x24>)
 8001004:	4b06      	ldr	r3, [pc, #24]	; (8001020 <get_AD_Results+0x28>)
 8001006:	601a      	str	r2, [r3, #0]
//    while(pAD_arr!=pAD_arr_end){};
//    HAL_TIM_Base_Stop(&htim3);
//    for(int i = 0;i<AD_Size;i++){
//    	AD_arr[i] = (AD_arr[i]-ADS8688_ZERO)*AD_mV_Scale;
//    }
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	200011fc 	.word	0x200011fc
 8001018:	200001fc 	.word	0x200001fc
 800101c:	200011fc 	.word	0x200011fc
 8001020:	20001200 	.word	0x20001200

08001024 <delay_init>:
//
//ucos,ucos
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickHCLK
 800102e:	2004      	movs	r0, #4
 8001030:	f001 fce6 	bl	8002a00 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;		
 8001034:	4a03      	ldr	r2, [pc, #12]	; (8001044 <delay_init+0x20>)
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	7013      	strb	r3, [r2, #0]
}
 800103a:	bf00      	nop
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20001204 	.word	0x20001204

08001048 <sysInit>:
#include "cmd_process.h"
#include "math.h"

/*  */
Sys_T tSys;
void sysInit(void){
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0

	tSys.mode = waitMeasure;
 800104c:	4b2a      	ldr	r3, [pc, #168]	; (80010f8 <sysInit+0xb0>)
 800104e:	2200      	movs	r2, #0
 8001050:	801a      	strh	r2, [r3, #0]

	tSys.carrierFre = 10000000;
 8001052:	4b29      	ldr	r3, [pc, #164]	; (80010f8 <sysInit+0xb0>)
 8001054:	4a29      	ldr	r2, [pc, #164]	; (80010fc <sysInit+0xb4>)
 8001056:	605a      	str	r2, [r3, #4]
	tSys.freStep = 500000;
 8001058:	4b27      	ldr	r3, [pc, #156]	; (80010f8 <sysInit+0xb0>)
 800105a:	4a29      	ldr	r2, [pc, #164]	; (8001100 <sysInit+0xb8>)
 800105c:	609a      	str	r2, [r3, #8]
	tSys.frePointNum = 41;
 800105e:	4b26      	ldr	r3, [pc, #152]	; (80010f8 <sysInit+0xb0>)
 8001060:	2229      	movs	r2, #41	; 0x29
 8001062:	60da      	str	r2, [r3, #12]

	tSys.judegMax = 0;		//
 8001064:	4b24      	ldr	r3, [pc, #144]	; (80010f8 <sysInit+0xb0>)
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	tSys.maxIndex = 0;
 800106e:	4b22      	ldr	r3, [pc, #136]	; (80010f8 <sysInit+0xb0>)
 8001070:	2200      	movs	r2, #0
 8001072:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	tSys.Fs = 40960;		//Hz
 8001076:	4b20      	ldr	r3, [pc, #128]	; (80010f8 <sysInit+0xb0>)
 8001078:	4a22      	ldr	r2, [pc, #136]	; (8001104 <sysInit+0xbc>)
 800107a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	tSys.fftNum = 0;
 800107e:	4b1e      	ldr	r3, [pc, #120]	; (80010f8 <sysInit+0xb0>)
 8001080:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001084:	461a      	mov	r2, r3
 8001086:	2300      	movs	r3, #0
 8001088:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

	tSys.ma = 0;
 800108c:	4b1a      	ldr	r3, [pc, #104]	; (80010f8 <sysInit+0xb0>)
 800108e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001092:	461a      	mov	r2, r3
 8001094:	f04f 0300 	mov.w	r3, #0
 8001098:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	tSys.AMfre = 0;
 800109c:	4b16      	ldr	r3, [pc, #88]	; (80010f8 <sysInit+0xb0>)
 800109e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010a2:	461a      	mov	r2, r3
 80010a4:	f04f 0300 	mov.w	r3, #0
 80010a8:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
	tSys.AMoffset = 0;
 80010ac:	4b12      	ldr	r3, [pc, #72]	; (80010f8 <sysInit+0xb0>)
 80010ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010b2:	461a      	mov	r2, r3
 80010b4:	f04f 0300 	mov.w	r3, #0
 80010b8:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

	tSys.mf = 0;
 80010bc:	4b0e      	ldr	r3, [pc, #56]	; (80010f8 <sysInit+0xb0>)
 80010be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010c2:	461a      	mov	r2, r3
 80010c4:	f04f 0300 	mov.w	r3, #0
 80010c8:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	tSys.FMfre = 0;
 80010cc:	4b0a      	ldr	r3, [pc, #40]	; (80010f8 <sysInit+0xb0>)
 80010ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010d2:	461a      	mov	r2, r3
 80010d4:	f04f 0300 	mov.w	r3, #0
 80010d8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
	tSys.FMfre = 0;
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <sysInit+0xb0>)
 80010de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010e2:	461a      	mov	r2, r3
 80010e4:	f04f 0300 	mov.w	r3, #0
 80010e8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20001208 	.word	0x20001208
 80010fc:	00989680 	.word	0x00989680
 8001100:	0007a120 	.word	0x0007a120
 8001104:	47200000 	.word	0x47200000

08001108 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	4b0c      	ldr	r3, [pc, #48]	; (8001144 <MX_DMA_Init+0x3c>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	4a0b      	ldr	r2, [pc, #44]	; (8001144 <MX_DMA_Init+0x3c>)
 8001118:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800111c:	6313      	str	r3, [r2, #48]	; 0x30
 800111e:	4b09      	ldr	r3, [pc, #36]	; (8001144 <MX_DMA_Init+0x3c>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2101      	movs	r1, #1
 800112e:	2039      	movs	r0, #57	; 0x39
 8001130:	f001 fc2f 	bl	8002992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001134:	2039      	movs	r0, #57	; 0x39
 8001136:	f001 fc48 	bl	80029ca <HAL_NVIC_EnableIRQ>

}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40023800 	.word	0x40023800

08001148 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08e      	sub	sp, #56	; 0x38
 800114c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	60da      	str	r2, [r3, #12]
 800115c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	623b      	str	r3, [r7, #32]
 8001162:	4b75      	ldr	r3, [pc, #468]	; (8001338 <MX_GPIO_Init+0x1f0>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	4a74      	ldr	r2, [pc, #464]	; (8001338 <MX_GPIO_Init+0x1f0>)
 8001168:	f043 0310 	orr.w	r3, r3, #16
 800116c:	6313      	str	r3, [r2, #48]	; 0x30
 800116e:	4b72      	ldr	r3, [pc, #456]	; (8001338 <MX_GPIO_Init+0x1f0>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	f003 0310 	and.w	r3, r3, #16
 8001176:	623b      	str	r3, [r7, #32]
 8001178:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
 800117e:	4b6e      	ldr	r3, [pc, #440]	; (8001338 <MX_GPIO_Init+0x1f0>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	4a6d      	ldr	r2, [pc, #436]	; (8001338 <MX_GPIO_Init+0x1f0>)
 8001184:	f043 0304 	orr.w	r3, r3, #4
 8001188:	6313      	str	r3, [r2, #48]	; 0x30
 800118a:	4b6b      	ldr	r3, [pc, #428]	; (8001338 <MX_GPIO_Init+0x1f0>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	f003 0304 	and.w	r3, r3, #4
 8001192:	61fb      	str	r3, [r7, #28]
 8001194:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
 800119a:	4b67      	ldr	r3, [pc, #412]	; (8001338 <MX_GPIO_Init+0x1f0>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	4a66      	ldr	r2, [pc, #408]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011a0:	f043 0320 	orr.w	r3, r3, #32
 80011a4:	6313      	str	r3, [r2, #48]	; 0x30
 80011a6:	4b64      	ldr	r3, [pc, #400]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	f003 0320 	and.w	r3, r3, #32
 80011ae:	61bb      	str	r3, [r7, #24]
 80011b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
 80011b6:	4b60      	ldr	r3, [pc, #384]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	4a5f      	ldr	r2, [pc, #380]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011c0:	6313      	str	r3, [r2, #48]	; 0x30
 80011c2:	4b5d      	ldr	r3, [pc, #372]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ca:	617b      	str	r3, [r7, #20]
 80011cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	4b59      	ldr	r3, [pc, #356]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	4a58      	ldr	r2, [pc, #352]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	6313      	str	r3, [r2, #48]	; 0x30
 80011de:	4b56      	ldr	r3, [pc, #344]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	4b52      	ldr	r3, [pc, #328]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a51      	ldr	r2, [pc, #324]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011f4:	f043 0302 	orr.w	r3, r3, #2
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b4f      	ldr	r3, [pc, #316]	; (8001338 <MX_GPIO_Init+0x1f0>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <MX_GPIO_Init+0x1f0>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	4a4a      	ldr	r2, [pc, #296]	; (8001338 <MX_GPIO_Init+0x1f0>)
 8001210:	f043 0308 	orr.w	r3, r3, #8
 8001214:	6313      	str	r3, [r2, #48]	; 0x30
 8001216:	4b48      	ldr	r3, [pc, #288]	; (8001338 <MX_GPIO_Init+0x1f0>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	f003 0308 	and.w	r3, r3, #8
 800121e:	60bb      	str	r3, [r7, #8]
 8001220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	4b44      	ldr	r3, [pc, #272]	; (8001338 <MX_GPIO_Init+0x1f0>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	4a43      	ldr	r2, [pc, #268]	; (8001338 <MX_GPIO_Init+0x1f0>)
 800122c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001230:	6313      	str	r3, [r2, #48]	; 0x30
 8001232:	4b41      	ldr	r3, [pc, #260]	; (8001338 <MX_GPIO_Init+0x1f0>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AD9959_SDIO2_Pin|AD9959_SDIO1_Pin|AD9959_SDIO3_Pin|DAC8563_SCK_Pin
 800123e:	2200      	movs	r2, #0
 8001240:	f24c 0170 	movw	r1, #49264	; 0xc070
 8001244:	483d      	ldr	r0, [pc, #244]	; (800133c <MX_GPIO_Init+0x1f4>)
 8001246:	f002 f995 	bl	8003574 <HAL_GPIO_WritePin>
                          |DAC8563_LD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, AD9959_SDIO0_Pin|AD9959_SCLK_Pin|AD9959_PS3_Pin|AD9959_CS_Pin
 800124a:	2200      	movs	r2, #0
 800124c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001250:	483b      	ldr	r0, [pc, #236]	; (8001340 <MX_GPIO_Init+0x1f8>)
 8001252:	f002 f98f 	bl	8003574 <HAL_GPIO_WritePin>
//
//  /*Configure GPIO pin Output Level */
//  HAL_GPIO_WritePin(GPIOB, DAC8563_SYN_Pin|DAC8563_DIN_Pin|DAC8563_CLR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADS8688_DAISY_GPIO_Port, ADS8688_DAISY_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800125c:	4839      	ldr	r0, [pc, #228]	; (8001344 <MX_GPIO_Init+0x1fc>)
 800125e:	f002 f989 	bl	8003574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ADS8688_RST_Pin|ADS8688_CS_Pin, GPIO_PIN_SET);
 8001262:	2201      	movs	r2, #1
 8001264:	210c      	movs	r1, #12
 8001266:	4838      	ldr	r0, [pc, #224]	; (8001348 <MX_GPIO_Init+0x200>)
 8001268:	f002 f984 	bl	8003574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ADS8688_GND_Pin|ADS8688_GNDD5_Pin, GPIO_PIN_RESET);
 800126c:	2200      	movs	r2, #0
 800126e:	2130      	movs	r1, #48	; 0x30
 8001270:	4835      	ldr	r0, [pc, #212]	; (8001348 <MX_GPIO_Init+0x200>)
 8001272:	f002 f97f 	bl	8003574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800127c:	4833      	ldr	r0, [pc, #204]	; (800134c <MX_GPIO_Init+0x204>)
 800127e:	f002 f979 	bl	8003574 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = AD9959_SDIO2_Pin|AD9959_SDIO1_Pin|AD9959_SDIO3_Pin;
 8001282:	2370      	movs	r3, #112	; 0x70
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001286:	2301      	movs	r3, #1
 8001288:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800128e:	2302      	movs	r3, #2
 8001290:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001296:	4619      	mov	r1, r3
 8001298:	4828      	ldr	r0, [pc, #160]	; (800133c <MX_GPIO_Init+0x1f4>)
 800129a:	f001 ffcf 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin */
  GPIO_InitStruct.Pin = AD9959_SDIO0_Pin|AD9959_SCLK_Pin|AD9959_PS3_Pin|AD9959_CS_Pin
 800129e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80012a2:	627b      	str	r3, [r7, #36]	; 0x24
                          |AD9959_PS2_Pin|AD9959_UPDATE_Pin|AD9959_PS1_Pin|AD9959_RESET_Pin
                          |AD9959_PS0_Pin|AD9959_PDC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a4:	2301      	movs	r3, #1
 80012a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ac:	2302      	movs	r3, #2
 80012ae:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b4:	4619      	mov	r1, r3
 80012b6:	4822      	ldr	r0, [pc, #136]	; (8001340 <MX_GPIO_Init+0x1f8>)
 80012b8:	f001 ffc0 	bl	800323c <HAL_GPIO_Init>
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
//  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADS8688_DAISY_Pin;
 80012bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c2:	2301      	movs	r3, #1
 80012c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	2300      	movs	r3, #0
 80012cc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADS8688_DAISY_GPIO_Port, &GPIO_InitStruct);
 80012ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d2:	4619      	mov	r1, r3
 80012d4:	481b      	ldr	r0, [pc, #108]	; (8001344 <MX_GPIO_Init+0x1fc>)
 80012d6:	f001 ffb1 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ADS8688_RST_Pin|ADS8688_GND_Pin|ADS8688_GNDD5_Pin;
 80012da:	2334      	movs	r3, #52	; 0x34
 80012dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012de:	2301      	movs	r3, #1
 80012e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e6:	2300      	movs	r3, #0
 80012e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ee:	4619      	mov	r1, r3
 80012f0:	4815      	ldr	r0, [pc, #84]	; (8001348 <MX_GPIO_Init+0x200>)
 80012f2:	f001 ffa3 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADS8688_CS_Pin;
 80012f6:	2308      	movs	r3, #8
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fa:	2301      	movs	r3, #1
 80012fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001302:	2303      	movs	r3, #3
 8001304:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADS8688_CS_GPIO_Port, &GPIO_InitStruct);
 8001306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130a:	4619      	mov	r1, r3
 800130c:	480e      	ldr	r0, [pc, #56]	; (8001348 <MX_GPIO_Init+0x200>)
 800130e:	f001 ff95 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8001312:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001316:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001318:	2301      	movs	r3, #1
 800131a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001320:	2300      	movs	r3, #0
 8001322:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001324:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001328:	4619      	mov	r1, r3
 800132a:	4808      	ldr	r0, [pc, #32]	; (800134c <MX_GPIO_Init+0x204>)
 800132c:	f001 ff86 	bl	800323c <HAL_GPIO_Init>

}
 8001330:	bf00      	nop
 8001332:	3738      	adds	r7, #56	; 0x38
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40023800 	.word	0x40023800
 800133c:	40021000 	.word	0x40021000
 8001340:	40021400 	.word	0x40021400
 8001344:	40020000 	.word	0x40020000
 8001348:	40020c00 	.word	0x40020c00
 800134c:	40021800 	.word	0x40021800

08001350 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001354:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <MX_I2C1_Init+0x50>)
 8001356:	4a13      	ldr	r2, [pc, #76]	; (80013a4 <MX_I2C1_Init+0x54>)
 8001358:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800135a:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_I2C1_Init+0x50>)
 800135c:	4a12      	ldr	r2, [pc, #72]	; (80013a8 <MX_I2C1_Init+0x58>)
 800135e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001360:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <MX_I2C1_Init+0x50>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_I2C1_Init+0x50>)
 8001368:	2200      	movs	r2, #0
 800136a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_I2C1_Init+0x50>)
 800136e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001372:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001374:	4b0a      	ldr	r3, [pc, #40]	; (80013a0 <MX_I2C1_Init+0x50>)
 8001376:	2200      	movs	r2, #0
 8001378:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_I2C1_Init+0x50>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001380:	4b07      	ldr	r3, [pc, #28]	; (80013a0 <MX_I2C1_Init+0x50>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001386:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_I2C1_Init+0x50>)
 8001388:	2200      	movs	r2, #0
 800138a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800138c:	4804      	ldr	r0, [pc, #16]	; (80013a0 <MX_I2C1_Init+0x50>)
 800138e:	f002 f90b 	bl	80035a8 <HAL_I2C_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001398:	f000 f92e 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	200022ec 	.word	0x200022ec
 80013a4:	40005400 	.word	0x40005400
 80013a8:	000186a0 	.word	0x000186a0

080013ac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	; 0x28
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a19      	ldr	r2, [pc, #100]	; (8001430 <HAL_I2C_MspInit+0x84>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d12b      	bne.n	8001426 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	4b18      	ldr	r3, [pc, #96]	; (8001434 <HAL_I2C_MspInit+0x88>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a17      	ldr	r2, [pc, #92]	; (8001434 <HAL_I2C_MspInit+0x88>)
 80013d8:	f043 0302 	orr.w	r3, r3, #2
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b15      	ldr	r3, [pc, #84]	; (8001434 <HAL_I2C_MspInit+0x88>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	613b      	str	r3, [r7, #16]
 80013e8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = AT24CXX_SCL_Pin|AT24CXX_SDA_Pin;
 80013ea:	23c0      	movs	r3, #192	; 0xc0
 80013ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ee:	2312      	movs	r3, #18
 80013f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f6:	2303      	movs	r3, #3
 80013f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013fa:	2304      	movs	r3, #4
 80013fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	4619      	mov	r1, r3
 8001404:	480c      	ldr	r0, [pc, #48]	; (8001438 <HAL_I2C_MspInit+0x8c>)
 8001406:	f001 ff19 	bl	800323c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	4b09      	ldr	r3, [pc, #36]	; (8001434 <HAL_I2C_MspInit+0x88>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	4a08      	ldr	r2, [pc, #32]	; (8001434 <HAL_I2C_MspInit+0x88>)
 8001414:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001418:	6413      	str	r3, [r2, #64]	; 0x40
 800141a:	4b06      	ldr	r3, [pc, #24]	; (8001434 <HAL_I2C_MspInit+0x88>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001426:	bf00      	nop
 8001428:	3728      	adds	r7, #40	; 0x28
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40005400 	.word	0x40005400
 8001434:	40023800 	.word	0x40023800
 8001438:	40020400 	.word	0x40020400

0800143c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001442:	f001 f935 	bl	80026b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001446:	f000 f86d 	bl	8001524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800144a:	f7ff fe7d 	bl	8001148 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800144e:	f000 fbcb 	bl	8001be8 <MX_USART2_UART_Init>
  MX_DMA_Init();
 8001452:	f7ff fe59 	bl	8001108 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001456:	f000 fc1b 	bl	8001c90 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 800145a:	f000 fbef 	bl	8001c3c <MX_USART3_UART_Init>
  MX_TIM6_Init();
 800145e:	f000 fb47 	bl	8001af0 <MX_TIM6_Init>
  MX_I2C1_Init();
 8001462:	f7ff ff75 	bl	8001350 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001466:	f000 f8cd 	bl	8001604 <MX_SPI1_Init>
  MX_SPI3_Init();
 800146a:	f000 f901 	bl	8001670 <MX_SPI3_Init>
  MX_TIM3_Init();
 800146e:	f000 faf3 	bl	8001a58 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  delay_init(168);
 8001472:	20a8      	movs	r0, #168	; 0xa8
 8001474:	f7ff fdd6 	bl	8001024 <delay_init>
  sysInit();
 8001478:	f7ff fde6 	bl	8001048 <sysInit>
  TFT_Init();
 800147c:	f005 fc46 	bl	8006d0c <TFT_Init>
  ADS8688_Init(&ads8688, &hspi3, ADS8688_CS_GPIO_Port, ADS8688_CS_Pin);
 8001480:	2308      	movs	r3, #8
 8001482:	4a23      	ldr	r2, [pc, #140]	; (8001510 <main+0xd4>)
 8001484:	4923      	ldr	r1, [pc, #140]	; (8001514 <main+0xd8>)
 8001486:	4824      	ldr	r0, [pc, #144]	; (8001518 <main+0xdc>)
 8001488:	f000 ff3a 	bl	8002300 <ADS8688_Init>
  ad9959_init();
 800148c:	f000 fd62 	bl	8001f54 <ad9959_init>
  get_AD_Results();
 8001490:	f7ff fdb2 	bl	8000ff8 <get_AD_Results>
  /* ESP8266 CODE END */

  /* USER CODE END 2 */
	uint8_t rxbuf[4] = {0};
 8001494:	2300      	movs	r3, #0
 8001496:	607b      	str	r3, [r7, #4]
	uint8_t txbuf=0;
 8001498:	2300      	movs	r3, #0
 800149a:	70fb      	strb	r3, [r7, #3]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(pAD_arr < pAD_arr_end)
 800149c:	4b1f      	ldr	r3, [pc, #124]	; (800151c <main+0xe0>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b1f      	ldr	r3, [pc, #124]	; (8001520 <main+0xe4>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d226      	bcs.n	80014f6 <main+0xba>
	  {
	  	SAMPLE_END;
 80014a8:	2201      	movs	r2, #1
 80014aa:	2108      	movs	r1, #8
 80014ac:	4818      	ldr	r0, [pc, #96]	; (8001510 <main+0xd4>)
 80014ae:	f002 f861 	bl	8003574 <HAL_GPIO_WritePin>
		SAMPLE_BEGIN;  //CSADS8688????????????????????????????????
 80014b2:	2200      	movs	r2, #0
 80014b4:	2108      	movs	r1, #8
 80014b6:	4816      	ldr	r0, [pc, #88]	; (8001510 <main+0xd4>)
 80014b8:	f002 f85c 	bl	8003574 <HAL_GPIO_WritePin>
	  	HAL_SPI_TransmitReceive(&hspi3, &txbuf, rxbuf, 2,2);
 80014bc:	1d3a      	adds	r2, r7, #4
 80014be:	1cf9      	adds	r1, r7, #3
 80014c0:	2302      	movs	r3, #2
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	2302      	movs	r3, #2
 80014c6:	4813      	ldr	r0, [pc, #76]	; (8001514 <main+0xd8>)
 80014c8:	f002 fed3 	bl	8004272 <HAL_SPI_TransmitReceive>
	  	*pAD_arr++ = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale;
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	3302      	adds	r3, #2
 80014d0:	881b      	ldrh	r3, [r3, #0]
 80014d2:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80014d6:	3b7f      	subs	r3, #127	; 0x7f
 80014d8:	ee07 3a90 	vmov	s15, r3
 80014dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e0:	4b0e      	ldr	r3, [pc, #56]	; (800151c <main+0xe0>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	1d1a      	adds	r2, r3, #4
 80014e6:	490d      	ldr	r1, [pc, #52]	; (800151c <main+0xe0>)
 80014e8:	600a      	str	r2, [r1, #0]
 80014ea:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 80014ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014f2:	edc3 7a00 	vstr	s15, [r3]
	  }
	  if(pAD_arr >= pAD_arr_end){
 80014f6:	4b09      	ldr	r3, [pc, #36]	; (800151c <main+0xe0>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	4b09      	ldr	r3, [pc, #36]	; (8001520 <main+0xe4>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	429a      	cmp	r2, r3
 8001500:	d3cc      	bcc.n	800149c <main+0x60>
		  SAMPLE_BEGIN;
 8001502:	2200      	movs	r2, #0
 8001504:	2108      	movs	r1, #8
 8001506:	4802      	ldr	r0, [pc, #8]	; (8001510 <main+0xd4>)
 8001508:	f002 f834 	bl	8003574 <HAL_GPIO_WritePin>
	  if(pAD_arr < pAD_arr_end)
 800150c:	e7c6      	b.n	800149c <main+0x60>
 800150e:	bf00      	nop
 8001510:	40020c00 	.word	0x40020c00
 8001514:	20002398 	.word	0x20002398
 8001518:	200025b4 	.word	0x200025b4
 800151c:	200011fc 	.word	0x200011fc
 8001520:	20001200 	.word	0x20001200

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b094      	sub	sp, #80	; 0x50
 8001528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152a:	f107 0320 	add.w	r3, r7, #32
 800152e:	2230      	movs	r2, #48	; 0x30
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f005 fc66 	bl	8006e04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001538:	f107 030c 	add.w	r3, r7, #12
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001548:	2300      	movs	r3, #0
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	4b28      	ldr	r3, [pc, #160]	; (80015f0 <SystemClock_Config+0xcc>)
 800154e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001550:	4a27      	ldr	r2, [pc, #156]	; (80015f0 <SystemClock_Config+0xcc>)
 8001552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001556:	6413      	str	r3, [r2, #64]	; 0x40
 8001558:	4b25      	ldr	r3, [pc, #148]	; (80015f0 <SystemClock_Config+0xcc>)
 800155a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001560:	60bb      	str	r3, [r7, #8]
 8001562:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001564:	2300      	movs	r3, #0
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	4b22      	ldr	r3, [pc, #136]	; (80015f4 <SystemClock_Config+0xd0>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a21      	ldr	r2, [pc, #132]	; (80015f4 <SystemClock_Config+0xd0>)
 800156e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	4b1f      	ldr	r3, [pc, #124]	; (80015f4 <SystemClock_Config+0xd0>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001580:	2301      	movs	r3, #1
 8001582:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001584:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001588:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158a:	2302      	movs	r3, #2
 800158c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800158e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001592:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001594:	2304      	movs	r3, #4
 8001596:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001598:	23a8      	movs	r3, #168	; 0xa8
 800159a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800159c:	2302      	movs	r3, #2
 800159e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015a0:	2304      	movs	r3, #4
 80015a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a4:	f107 0320 	add.w	r3, r7, #32
 80015a8:	4618      	mov	r0, r3
 80015aa:	f002 f941 	bl	8003830 <HAL_RCC_OscConfig>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015b4:	f000 f820 	bl	80015f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b8:	230f      	movs	r3, #15
 80015ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015bc:	2302      	movs	r3, #2
 80015be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015d0:	f107 030c 	add.w	r3, r7, #12
 80015d4:	2105      	movs	r1, #5
 80015d6:	4618      	mov	r0, r3
 80015d8:	f002 fba2 	bl	8003d20 <HAL_RCC_ClockConfig>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015e2:	f000 f809 	bl	80015f8 <Error_Handler>
  }
}
 80015e6:	bf00      	nop
 80015e8:	3750      	adds	r7, #80	; 0x50
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40007000 	.word	0x40007000

080015f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015fc:	b672      	cpsid	i
}
 80015fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001600:	e7fe      	b.n	8001600 <Error_Handler+0x8>
	...

08001604 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001608:	4b17      	ldr	r3, [pc, #92]	; (8001668 <MX_SPI1_Init+0x64>)
 800160a:	4a18      	ldr	r2, [pc, #96]	; (800166c <MX_SPI1_Init+0x68>)
 800160c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800160e:	4b16      	ldr	r3, [pc, #88]	; (8001668 <MX_SPI1_Init+0x64>)
 8001610:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001614:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001616:	4b14      	ldr	r3, [pc, #80]	; (8001668 <MX_SPI1_Init+0x64>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800161c:	4b12      	ldr	r3, [pc, #72]	; (8001668 <MX_SPI1_Init+0x64>)
 800161e:	2200      	movs	r2, #0
 8001620:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001622:	4b11      	ldr	r3, [pc, #68]	; (8001668 <MX_SPI1_Init+0x64>)
 8001624:	2202      	movs	r2, #2
 8001626:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001628:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <MX_SPI1_Init+0x64>)
 800162a:	2201      	movs	r2, #1
 800162c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800162e:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <MX_SPI1_Init+0x64>)
 8001630:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001634:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001636:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <MX_SPI1_Init+0x64>)
 8001638:	2238      	movs	r2, #56	; 0x38
 800163a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800163c:	4b0a      	ldr	r3, [pc, #40]	; (8001668 <MX_SPI1_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001642:	4b09      	ldr	r3, [pc, #36]	; (8001668 <MX_SPI1_Init+0x64>)
 8001644:	2200      	movs	r2, #0
 8001646:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001648:	4b07      	ldr	r3, [pc, #28]	; (8001668 <MX_SPI1_Init+0x64>)
 800164a:	2200      	movs	r2, #0
 800164c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800164e:	4b06      	ldr	r3, [pc, #24]	; (8001668 <MX_SPI1_Init+0x64>)
 8001650:	220a      	movs	r2, #10
 8001652:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001654:	4804      	ldr	r0, [pc, #16]	; (8001668 <MX_SPI1_Init+0x64>)
 8001656:	f002 fd83 	bl	8004160 <HAL_SPI_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001660:	f7ff ffca 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20002340 	.word	0x20002340
 800166c:	40013000 	.word	0x40013000

08001670 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001674:	4b18      	ldr	r3, [pc, #96]	; (80016d8 <MX_SPI3_Init+0x68>)
 8001676:	4a19      	ldr	r2, [pc, #100]	; (80016dc <MX_SPI3_Init+0x6c>)
 8001678:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800167a:	4b17      	ldr	r3, [pc, #92]	; (80016d8 <MX_SPI3_Init+0x68>)
 800167c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001680:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001682:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <MX_SPI3_Init+0x68>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001688:	4b13      	ldr	r3, [pc, #76]	; (80016d8 <MX_SPI3_Init+0x68>)
 800168a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800168e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <MX_SPI3_Init+0x68>)
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <MX_SPI3_Init+0x68>)
 8001698:	2201      	movs	r2, #1
 800169a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800169c:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <MX_SPI3_Init+0x68>)
 800169e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016a2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <MX_SPI3_Init+0x68>)
 80016a6:	2218      	movs	r2, #24
 80016a8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <MX_SPI3_Init+0x68>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <MX_SPI3_Init+0x68>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016b6:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <MX_SPI3_Init+0x68>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <MX_SPI3_Init+0x68>)
 80016be:	220a      	movs	r2, #10
 80016c0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <MX_SPI3_Init+0x68>)
 80016c4:	f002 fd4c 	bl	8004160 <HAL_SPI_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 80016ce:	f7ff ff93 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20002398 	.word	0x20002398
 80016dc:	40003c00 	.word	0x40003c00

080016e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08c      	sub	sp, #48	; 0x30
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 031c 	add.w	r3, r7, #28
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a32      	ldr	r2, [pc, #200]	; (80017c8 <HAL_SPI_MspInit+0xe8>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d12c      	bne.n	800175c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	61bb      	str	r3, [r7, #24]
 8001706:	4b31      	ldr	r3, [pc, #196]	; (80017cc <HAL_SPI_MspInit+0xec>)
 8001708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170a:	4a30      	ldr	r2, [pc, #192]	; (80017cc <HAL_SPI_MspInit+0xec>)
 800170c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001710:	6453      	str	r3, [r2, #68]	; 0x44
 8001712:	4b2e      	ldr	r3, [pc, #184]	; (80017cc <HAL_SPI_MspInit+0xec>)
 8001714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001716:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800171a:	61bb      	str	r3, [r7, #24]
 800171c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
 8001722:	4b2a      	ldr	r3, [pc, #168]	; (80017cc <HAL_SPI_MspInit+0xec>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	4a29      	ldr	r2, [pc, #164]	; (80017cc <HAL_SPI_MspInit+0xec>)
 8001728:	f043 0302 	orr.w	r3, r3, #2
 800172c:	6313      	str	r3, [r2, #48]	; 0x30
 800172e:	4b27      	ldr	r3, [pc, #156]	; (80017cc <HAL_SPI_MspInit+0xec>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	f003 0302 	and.w	r3, r3, #2
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = W25QXX_SCK_Pin|W25QXX_MISO_Pin|W25QXX_MOSI_Pin;
 800173a:	2338      	movs	r3, #56	; 0x38
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001746:	2303      	movs	r3, #3
 8001748:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800174a:	2305      	movs	r3, #5
 800174c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174e:	f107 031c 	add.w	r3, r7, #28
 8001752:	4619      	mov	r1, r3
 8001754:	481e      	ldr	r0, [pc, #120]	; (80017d0 <HAL_SPI_MspInit+0xf0>)
 8001756:	f001 fd71 	bl	800323c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800175a:	e031      	b.n	80017c0 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a1c      	ldr	r2, [pc, #112]	; (80017d4 <HAL_SPI_MspInit+0xf4>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d12c      	bne.n	80017c0 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <HAL_SPI_MspInit+0xec>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	4a17      	ldr	r2, [pc, #92]	; (80017cc <HAL_SPI_MspInit+0xec>)
 8001770:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001774:	6413      	str	r3, [r2, #64]	; 0x40
 8001776:	4b15      	ldr	r3, [pc, #84]	; (80017cc <HAL_SPI_MspInit+0xec>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	4b11      	ldr	r3, [pc, #68]	; (80017cc <HAL_SPI_MspInit+0xec>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a10      	ldr	r2, [pc, #64]	; (80017cc <HAL_SPI_MspInit+0xec>)
 800178c:	f043 0304 	orr.w	r3, r3, #4
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <HAL_SPI_MspInit+0xec>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AD8688_SCK_Pin|ADS8688_MISO_Pin|ADS8688_MOSI_Pin;
 800179e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80017a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a4:	2302      	movs	r3, #2
 80017a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ac:	2303      	movs	r3, #3
 80017ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017b0:	2306      	movs	r3, #6
 80017b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b4:	f107 031c 	add.w	r3, r7, #28
 80017b8:	4619      	mov	r1, r3
 80017ba:	4807      	ldr	r0, [pc, #28]	; (80017d8 <HAL_SPI_MspInit+0xf8>)
 80017bc:	f001 fd3e 	bl	800323c <HAL_GPIO_Init>
}
 80017c0:	bf00      	nop
 80017c2:	3730      	adds	r7, #48	; 0x30
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40013000 	.word	0x40013000
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40020400 	.word	0x40020400
 80017d4:	40003c00 	.word	0x40003c00
 80017d8:	40020800 	.word	0x40020800

080017dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	607b      	str	r3, [r7, #4]
 80017e6:	4b10      	ldr	r3, [pc, #64]	; (8001828 <HAL_MspInit+0x4c>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ea:	4a0f      	ldr	r2, [pc, #60]	; (8001828 <HAL_MspInit+0x4c>)
 80017ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017f0:	6453      	str	r3, [r2, #68]	; 0x44
 80017f2:	4b0d      	ldr	r3, [pc, #52]	; (8001828 <HAL_MspInit+0x4c>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017fa:	607b      	str	r3, [r7, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	603b      	str	r3, [r7, #0]
 8001802:	4b09      	ldr	r3, [pc, #36]	; (8001828 <HAL_MspInit+0x4c>)
 8001804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001806:	4a08      	ldr	r2, [pc, #32]	; (8001828 <HAL_MspInit+0x4c>)
 8001808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800180c:	6413      	str	r3, [r2, #64]	; 0x40
 800180e:	4b06      	ldr	r3, [pc, #24]	; (8001828 <HAL_MspInit+0x4c>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001816:	603b      	str	r3, [r7, #0]
 8001818:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800181a:	bf00      	nop
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	40023800 	.word	0x40023800

0800182c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001830:	e7fe      	b.n	8001830 <NMI_Handler+0x4>

08001832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001836:	e7fe      	b.n	8001836 <HardFault_Handler+0x4>

08001838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800183c:	e7fe      	b.n	800183c <MemManage_Handler+0x4>

0800183e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001842:	e7fe      	b.n	8001842 <BusFault_Handler+0x4>

08001844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001848:	e7fe      	b.n	8001848 <UsageFault_Handler+0x4>

0800184a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800184a:	b480      	push	{r7}
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001878:	f000 ff6c 	bl	8002754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001884:	4802      	ldr	r0, [pc, #8]	; (8001890 <TIM3_IRQHandler+0x10>)
 8001886:	f003 f80a 	bl	800489e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200023f4 	.word	0x200023f4

08001894 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001898:	4802      	ldr	r0, [pc, #8]	; (80018a4 <DMA2_Stream1_IRQHandler+0x10>)
 800189a:	f001 fa65 	bl	8002d68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20002550 	.word	0x20002550

080018a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
	return 1;
 80018ac:	2301      	movs	r3, #1
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <_kill>:

int _kill(int pid, int sig)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018c2:	f005 fa75 	bl	8006db0 <__errno>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2216      	movs	r2, #22
 80018ca:	601a      	str	r2, [r3, #0]
	return -1;
 80018cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <_exit>:

void _exit (int status)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018e0:	f04f 31ff 	mov.w	r1, #4294967295
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff ffe7 	bl	80018b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80018ea:	e7fe      	b.n	80018ea <_exit+0x12>

080018ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	e00a      	b.n	8001914 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018fe:	f3af 8000 	nop.w
 8001902:	4601      	mov	r1, r0
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	60ba      	str	r2, [r7, #8]
 800190a:	b2ca      	uxtb	r2, r1
 800190c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	3301      	adds	r3, #1
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	429a      	cmp	r2, r3
 800191a:	dbf0      	blt.n	80018fe <_read+0x12>
	}

return len;
 800191c:	687b      	ldr	r3, [r7, #4]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3718      	adds	r7, #24
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b086      	sub	sp, #24
 800192a:	af00      	add	r7, sp, #0
 800192c:	60f8      	str	r0, [r7, #12]
 800192e:	60b9      	str	r1, [r7, #8]
 8001930:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	e009      	b.n	800194c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	1c5a      	adds	r2, r3, #1
 800193c:	60ba      	str	r2, [r7, #8]
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	3301      	adds	r3, #1
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	429a      	cmp	r2, r3
 8001952:	dbf1      	blt.n	8001938 <_write+0x12>
	}
	return len;
 8001954:	687b      	ldr	r3, [r7, #4]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3718      	adds	r7, #24
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <_close>:

int _close(int file)
{
 800195e:	b480      	push	{r7}
 8001960:	b083      	sub	sp, #12
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
	return -1;
 8001966:	f04f 33ff 	mov.w	r3, #4294967295
}
 800196a:	4618      	mov	r0, r3
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001976:	b480      	push	{r7}
 8001978:	b083      	sub	sp, #12
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
 800197e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001986:	605a      	str	r2, [r3, #4]
	return 0;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <_isatty>:

int _isatty(int file)
{
 8001996:	b480      	push	{r7}
 8001998:	b083      	sub	sp, #12
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
	return 1;
 800199e:	2301      	movs	r3, #1
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
	return 0;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
	...

080019c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019d0:	4a14      	ldr	r2, [pc, #80]	; (8001a24 <_sbrk+0x5c>)
 80019d2:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <_sbrk+0x60>)
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019dc:	4b13      	ldr	r3, [pc, #76]	; (8001a2c <_sbrk+0x64>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d102      	bne.n	80019ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019e4:	4b11      	ldr	r3, [pc, #68]	; (8001a2c <_sbrk+0x64>)
 80019e6:	4a12      	ldr	r2, [pc, #72]	; (8001a30 <_sbrk+0x68>)
 80019e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ea:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <_sbrk+0x64>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4413      	add	r3, r2
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d207      	bcs.n	8001a08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019f8:	f005 f9da 	bl	8006db0 <__errno>
 80019fc:	4603      	mov	r3, r0
 80019fe:	220c      	movs	r2, #12
 8001a00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a02:	f04f 33ff 	mov.w	r3, #4294967295
 8001a06:	e009      	b.n	8001a1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a08:	4b08      	ldr	r3, [pc, #32]	; (8001a2c <_sbrk+0x64>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a0e:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <_sbrk+0x64>)
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4413      	add	r3, r2
 8001a16:	4a05      	ldr	r2, [pc, #20]	; (8001a2c <_sbrk+0x64>)
 8001a18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3718      	adds	r7, #24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20020000 	.word	0x20020000
 8001a28:	00000800 	.word	0x00000800
 8001a2c:	200023f0 	.word	0x200023f0
 8001a30:	20003840 	.word	0x20003840

08001a34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <SystemInit+0x20>)
 8001a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a3e:	4a05      	ldr	r2, [pc, #20]	; (8001a54 <SystemInit+0x20>)
 8001a40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	e000ed00 	.word	0xe000ed00

08001a58 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a5e:	f107 0308 	add.w	r3, r7, #8
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6c:	463b      	mov	r3, r7
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a74:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <MX_TIM3_Init+0x90>)
 8001a76:	4a1d      	ldr	r2, [pc, #116]	; (8001aec <MX_TIM3_Init+0x94>)
 8001a78:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42-1;
 8001a7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ae8 <MX_TIM3_Init+0x90>)
 8001a7c:	2229      	movs	r2, #41	; 0x29
 8001a7e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a80:	4b19      	ldr	r3, [pc, #100]	; (8001ae8 <MX_TIM3_Init+0x90>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20-1;
 8001a86:	4b18      	ldr	r3, [pc, #96]	; (8001ae8 <MX_TIM3_Init+0x90>)
 8001a88:	2213      	movs	r2, #19
 8001a8a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a8c:	4b16      	ldr	r3, [pc, #88]	; (8001ae8 <MX_TIM3_Init+0x90>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a92:	4b15      	ldr	r3, [pc, #84]	; (8001ae8 <MX_TIM3_Init+0x90>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a98:	4813      	ldr	r0, [pc, #76]	; (8001ae8 <MX_TIM3_Init+0x90>)
 8001a9a:	f002 fe57 	bl	800474c <HAL_TIM_Base_Init>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001aa4:	f7ff fda8 	bl	80015f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001aae:	f107 0308 	add.w	r3, r7, #8
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	480c      	ldr	r0, [pc, #48]	; (8001ae8 <MX_TIM3_Init+0x90>)
 8001ab6:	f002 fffa 	bl	8004aae <HAL_TIM_ConfigClockSource>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001ac0:	f7ff fd9a 	bl	80015f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001acc:	463b      	mov	r3, r7
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4805      	ldr	r0, [pc, #20]	; (8001ae8 <MX_TIM3_Init+0x90>)
 8001ad2:	f003 fa1f 	bl	8004f14 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001adc:	f7ff fd8c 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ae0:	bf00      	nop
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	200023f4 	.word	0x200023f4
 8001aec:	40000400 	.word	0x40000400

08001af0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af6:	463b      	mov	r3, r7
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001afe:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <MX_TIM6_Init+0x74>)
 8001b00:	4a19      	ldr	r2, [pc, #100]	; (8001b68 <MX_TIM6_Init+0x78>)
 8001b02:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001b04:	4b17      	ldr	r3, [pc, #92]	; (8001b64 <MX_TIM6_Init+0x74>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b0a:	4b16      	ldr	r3, [pc, #88]	; (8001b64 <MX_TIM6_Init+0x74>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001b10:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <MX_TIM6_Init+0x74>)
 8001b12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b16:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b18:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <MX_TIM6_Init+0x74>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001b1e:	4811      	ldr	r0, [pc, #68]	; (8001b64 <MX_TIM6_Init+0x74>)
 8001b20:	f002 fe14 	bl	800474c <HAL_TIM_Base_Init>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001b2a:	f7ff fd65 	bl	80015f8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 8001b2e:	2108      	movs	r1, #8
 8001b30:	480c      	ldr	r0, [pc, #48]	; (8001b64 <MX_TIM6_Init+0x74>)
 8001b32:	f002 fe5a 	bl	80047ea <HAL_TIM_OnePulse_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM6_Init+0x50>
  {
    Error_Handler();
 8001b3c:	f7ff fd5c 	bl	80015f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b40:	2300      	movs	r3, #0
 8001b42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b48:	463b      	mov	r3, r7
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4805      	ldr	r0, [pc, #20]	; (8001b64 <MX_TIM6_Init+0x74>)
 8001b4e:	f003 f9e1 	bl	8004f14 <HAL_TIMEx_MasterConfigSynchronization>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM6_Init+0x6c>
  {
    Error_Handler();
 8001b58:	f7ff fd4e 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001b5c:	bf00      	nop
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	2000243c 	.word	0x2000243c
 8001b68:	40001000 	.word	0x40001000

08001b6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a18      	ldr	r2, [pc, #96]	; (8001bdc <HAL_TIM_Base_MspInit+0x70>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d116      	bne.n	8001bac <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <HAL_TIM_Base_MspInit+0x74>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	4a16      	ldr	r2, [pc, #88]	; (8001be0 <HAL_TIM_Base_MspInit+0x74>)
 8001b88:	f043 0302 	orr.w	r3, r3, #2
 8001b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <HAL_TIM_Base_MspInit+0x74>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	201d      	movs	r0, #29
 8001ba0:	f000 fef7 	bl	8002992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ba4:	201d      	movs	r0, #29
 8001ba6:	f000 ff10 	bl	80029ca <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001baa:	e012      	b.n	8001bd2 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM6)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0c      	ldr	r2, [pc, #48]	; (8001be4 <HAL_TIM_Base_MspInit+0x78>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d10d      	bne.n	8001bd2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <HAL_TIM_Base_MspInit+0x74>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	4a08      	ldr	r2, [pc, #32]	; (8001be0 <HAL_TIM_Base_MspInit+0x74>)
 8001bc0:	f043 0310 	orr.w	r3, r3, #16
 8001bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc6:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <HAL_TIM_Base_MspInit+0x74>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	f003 0310 	and.w	r3, r3, #16
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
}
 8001bd2:	bf00      	nop
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40000400 	.word	0x40000400
 8001be0:	40023800 	.word	0x40023800
 8001be4:	40001000 	.word	0x40001000

08001be8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bec:	4b11      	ldr	r3, [pc, #68]	; (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001bee:	4a12      	ldr	r2, [pc, #72]	; (8001c38 <MX_USART2_UART_Init+0x50>)
 8001bf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bf2:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001bf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	; (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c00:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c06:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c0c:	4b09      	ldr	r3, [pc, #36]	; (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c0e:	220c      	movs	r2, #12
 8001c10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c12:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c1e:	4805      	ldr	r0, [pc, #20]	; (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c20:	f003 fa08 	bl	8005034 <HAL_UART_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c2a:	f7ff fce5 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20002484 	.word	0x20002484
 8001c38:	40004400 	.word	0x40004400

08001c3c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c42:	4a12      	ldr	r2, [pc, #72]	; (8001c8c <MX_USART3_UART_Init+0x50>)
 8001c44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8001c46:	4b10      	ldr	r3, [pc, #64]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c48:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001c4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c60:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c62:	220c      	movs	r2, #12
 8001c64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c66:	4b08      	ldr	r3, [pc, #32]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c72:	4805      	ldr	r0, [pc, #20]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c74:	f003 f9de 	bl	8005034 <HAL_UART_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c7e:	f7ff fcbb 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200024c8 	.word	0x200024c8
 8001c8c:	40004800 	.word	0x40004800

08001c90 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001c94:	4b11      	ldr	r3, [pc, #68]	; (8001cdc <MX_USART6_UART_Init+0x4c>)
 8001c96:	4a12      	ldr	r2, [pc, #72]	; (8001ce0 <MX_USART6_UART_Init+0x50>)
 8001c98:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001c9a:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <MX_USART6_UART_Init+0x4c>)
 8001c9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ca0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	; (8001cdc <MX_USART6_UART_Init+0x4c>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <MX_USART6_UART_Init+0x4c>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001cae:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <MX_USART6_UART_Init+0x4c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001cb4:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <MX_USART6_UART_Init+0x4c>)
 8001cb6:	220c      	movs	r2, #12
 8001cb8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cba:	4b08      	ldr	r3, [pc, #32]	; (8001cdc <MX_USART6_UART_Init+0x4c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <MX_USART6_UART_Init+0x4c>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001cc6:	4805      	ldr	r0, [pc, #20]	; (8001cdc <MX_USART6_UART_Init+0x4c>)
 8001cc8:	f003 f9b4 	bl	8005034 <HAL_UART_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001cd2:	f7ff fc91 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	2000250c 	.word	0x2000250c
 8001ce0:	40011400 	.word	0x40011400

08001ce4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08e      	sub	sp, #56	; 0x38
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a6b      	ldr	r2, [pc, #428]	; (8001eb0 <HAL_UART_MspInit+0x1cc>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d134      	bne.n	8001d70 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	623b      	str	r3, [r7, #32]
 8001d0a:	4b6a      	ldr	r3, [pc, #424]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0e:	4a69      	ldr	r2, [pc, #420]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d14:	6413      	str	r3, [r2, #64]	; 0x40
 8001d16:	4b67      	ldr	r3, [pc, #412]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1e:	623b      	str	r3, [r7, #32]
 8001d20:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	61fb      	str	r3, [r7, #28]
 8001d26:	4b63      	ldr	r3, [pc, #396]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a62      	ldr	r2, [pc, #392]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d2c:	f043 0301 	orr.w	r3, r3, #1
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b60      	ldr	r3, [pc, #384]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	61fb      	str	r3, [r7, #28]
 8001d3c:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d3e:	230c      	movs	r3, #12
 8001d40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d4e:	2307      	movs	r3, #7
 8001d50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d56:	4619      	mov	r1, r3
 8001d58:	4857      	ldr	r0, [pc, #348]	; (8001eb8 <HAL_UART_MspInit+0x1d4>)
 8001d5a:	f001 fa6f 	bl	800323c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2100      	movs	r1, #0
 8001d62:	2026      	movs	r0, #38	; 0x26
 8001d64:	f000 fe15 	bl	8002992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d68:	2026      	movs	r0, #38	; 0x26
 8001d6a:	f000 fe2e 	bl	80029ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001d6e:	e09a      	b.n	8001ea6 <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART3)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a51      	ldr	r2, [pc, #324]	; (8001ebc <HAL_UART_MspInit+0x1d8>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d12d      	bne.n	8001dd6 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61bb      	str	r3, [r7, #24]
 8001d7e:	4b4d      	ldr	r3, [pc, #308]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	4a4c      	ldr	r2, [pc, #304]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d88:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8a:	4b4a      	ldr	r3, [pc, #296]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d92:	61bb      	str	r3, [r7, #24]
 8001d94:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	617b      	str	r3, [r7, #20]
 8001d9a:	4b46      	ldr	r3, [pc, #280]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	4a45      	ldr	r2, [pc, #276]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001da0:	f043 0308 	orr.w	r3, r3, #8
 8001da4:	6313      	str	r3, [r2, #48]	; 0x30
 8001da6:	4b43      	ldr	r3, [pc, #268]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	f003 0308 	and.w	r3, r3, #8
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001db2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	2302      	movs	r3, #2
 8001dba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dc4:	2307      	movs	r3, #7
 8001dc6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dcc:	4619      	mov	r1, r3
 8001dce:	483c      	ldr	r0, [pc, #240]	; (8001ec0 <HAL_UART_MspInit+0x1dc>)
 8001dd0:	f001 fa34 	bl	800323c <HAL_GPIO_Init>
}
 8001dd4:	e067      	b.n	8001ea6 <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART6)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a3a      	ldr	r2, [pc, #232]	; (8001ec4 <HAL_UART_MspInit+0x1e0>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d162      	bne.n	8001ea6 <HAL_UART_MspInit+0x1c2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001de0:	2300      	movs	r3, #0
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	4b33      	ldr	r3, [pc, #204]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de8:	4a32      	ldr	r2, [pc, #200]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001dea:	f043 0320 	orr.w	r3, r3, #32
 8001dee:	6453      	str	r3, [r2, #68]	; 0x44
 8001df0:	4b30      	ldr	r3, [pc, #192]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df4:	f003 0320 	and.w	r3, r3, #32
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	4b2c      	ldr	r3, [pc, #176]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e04:	4a2b      	ldr	r2, [pc, #172]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001e06:	f043 0304 	orr.w	r3, r3, #4
 8001e0a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e0c:	4b29      	ldr	r3, [pc, #164]	; (8001eb4 <HAL_UART_MspInit+0x1d0>)
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e18:	23c0      	movs	r3, #192	; 0xc0
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e24:	2303      	movs	r3, #3
 8001e26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001e28:	2308      	movs	r3, #8
 8001e2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e30:	4619      	mov	r1, r3
 8001e32:	4825      	ldr	r0, [pc, #148]	; (8001ec8 <HAL_UART_MspInit+0x1e4>)
 8001e34:	f001 fa02 	bl	800323c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001e38:	4b24      	ldr	r3, [pc, #144]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e3a:	4a25      	ldr	r2, [pc, #148]	; (8001ed0 <HAL_UART_MspInit+0x1ec>)
 8001e3c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001e3e:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e40:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001e44:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e46:	4b21      	ldr	r3, [pc, #132]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e4c:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e52:	4b1e      	ldr	r3, [pc, #120]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e58:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e60:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8001e66:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e6c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e6e:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e74:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001e7a:	4814      	ldr	r0, [pc, #80]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e7c:	f000 fddc 	bl	8002a38 <HAL_DMA_Init>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_UART_MspInit+0x1a6>
      Error_Handler();
 8001e86:	f7ff fbb7 	bl	80015f8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a0f      	ldr	r2, [pc, #60]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e8e:	639a      	str	r2, [r3, #56]	; 0x38
 8001e90:	4a0e      	ldr	r2, [pc, #56]	; (8001ecc <HAL_UART_MspInit+0x1e8>)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 1, 0);
 8001e96:	2200      	movs	r2, #0
 8001e98:	2101      	movs	r1, #1
 8001e9a:	2047      	movs	r0, #71	; 0x47
 8001e9c:	f000 fd79 	bl	8002992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001ea0:	2047      	movs	r0, #71	; 0x47
 8001ea2:	f000 fd92 	bl	80029ca <HAL_NVIC_EnableIRQ>
}
 8001ea6:	bf00      	nop
 8001ea8:	3738      	adds	r7, #56	; 0x38
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40004400 	.word	0x40004400
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	40020000 	.word	0x40020000
 8001ebc:	40004800 	.word	0x40004800
 8001ec0:	40020c00 	.word	0x40020c00
 8001ec4:	40011400 	.word	0x40011400
 8001ec8:	40020800 	.word	0x40020800
 8001ecc:	20002550 	.word	0x20002550
 8001ed0:	40026428 	.word	0x40026428

08001ed4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ed4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f0c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ed8:	480d      	ldr	r0, [pc, #52]	; (8001f10 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001eda:	490e      	ldr	r1, [pc, #56]	; (8001f14 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001edc:	4a0e      	ldr	r2, [pc, #56]	; (8001f18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee0:	e002      	b.n	8001ee8 <LoopCopyDataInit>

08001ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee6:	3304      	adds	r3, #4

08001ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eec:	d3f9      	bcc.n	8001ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eee:	4a0b      	ldr	r2, [pc, #44]	; (8001f1c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ef0:	4c0b      	ldr	r4, [pc, #44]	; (8001f20 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef4:	e001      	b.n	8001efa <LoopFillZerobss>

08001ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef8:	3204      	adds	r2, #4

08001efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001efc:	d3fb      	bcc.n	8001ef6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001efe:	f7ff fd99 	bl	8001a34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f02:	f004 ff5b 	bl	8006dbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f06:	f7ff fa99 	bl	800143c <main>
  bx  lr    
 8001f0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f14:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001f18:	0800bc84 	.word	0x0800bc84
  ldr r2, =_sbss
 8001f1c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f20:	2000383c 	.word	0x2000383c

08001f24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f24:	e7fe      	b.n	8001f24 <ADC_IRQHandler>

08001f26 <ad9959_delay>:

/**
* @brief AD9959
* */
static void ad9959_delay(uint32_t length)
 {
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
    length = length * 12;
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	4613      	mov	r3, r2
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	4413      	add	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	607b      	str	r3, [r7, #4]
    while (length--);
 8001f3a:	bf00      	nop
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	1e5a      	subs	r2, r3, #1
 8001f40:	607a      	str	r2, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1fa      	bne.n	8001f3c <ad9959_delay+0x16>
 }
 8001f46:	bf00      	nop
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <ad9959_init>:
//}

/**
* @brief AD9959
* */
void ad9959_init(void) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
    uint8_t FR1_DATA[3] = {0xD0, 0x00,0x00};//20 Charge pump control = 75uA FR1<23> -- VCO gain control =0 system clock below 160 MHz;
 8001f5a:	4a11      	ldr	r2, [pc, #68]	; (8001fa0 <ad9959_init+0x4c>)
 8001f5c:	1d3b      	adds	r3, r7, #4
 8001f5e:	6812      	ldr	r2, [r2, #0]
 8001f60:	4611      	mov	r1, r2
 8001f62:	8019      	strh	r1, [r3, #0]
 8001f64:	3302      	adds	r3, #2
 8001f66:	0c12      	lsrs	r2, r2, #16
 8001f68:	701a      	strb	r2, [r3, #0]

//  ad9959_GPIO_Init(); //GPIO
    ad9959_io_init();//IO
 8001f6a:	f000 f839 	bl	8001fe0 <ad9959_io_init>
    ad9959_reset();//9959
 8001f6e:	f000 f81b 	bl	8001fa8 <ad9959_reset>

    ad9959_write_data(AD9959_REG_FR1, 3, FR1_DATA, 1);//1
 8001f72:	1d3a      	adds	r2, r7, #4
 8001f74:	2301      	movs	r3, #1
 8001f76:	2103      	movs	r1, #3
 8001f78:	2001      	movs	r0, #1
 8001f7a:	f000 f893 	bl	80020a4 <ad9959_write_data>
    //ad9959_write_data(AD9959_REG_FR2, 2, FR2_DATA, 0);//2

    //ad9959_write_data(0x00,1,CSR_DATA0,1);//1
    //
    ad9959_write_frequency(AD9959_CHANNEL_0, 10000000);
 8001f7e:	4909      	ldr	r1, [pc, #36]	; (8001fa4 <ad9959_init+0x50>)
 8001f80:	2010      	movs	r0, #16
 8001f82:	f000 f949 	bl	8002218 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_0, 0);
 8001f86:	2100      	movs	r1, #0
 8001f88:	2010      	movs	r0, #16
 8001f8a:	f000 f91d 	bl	80021c8 <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_0, 500);
 8001f8e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001f92:	2010      	movs	r0, #16
 8001f94:	f000 f980 	bl	8002298 <ad9959_write_amplitude>

}
 8001f98:	bf00      	nop
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	0800b750 	.word	0x0800b750
 8001fa4:	00989680 	.word	0x00989680

08001fa8 <ad9959_reset>:

/**
* @brief AD9959
* */
void ad9959_reset(void) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
    AD9959_RESET_0;
 8001fac:	2200      	movs	r2, #0
 8001fae:	2180      	movs	r1, #128	; 0x80
 8001fb0:	480a      	ldr	r0, [pc, #40]	; (8001fdc <ad9959_reset+0x34>)
 8001fb2:	f001 fadf 	bl	8003574 <HAL_GPIO_WritePin>
    ad9959_delay(1);
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	f7ff ffb5 	bl	8001f26 <ad9959_delay>
    AD9959_RESET_1;
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	2180      	movs	r1, #128	; 0x80
 8001fc0:	4806      	ldr	r0, [pc, #24]	; (8001fdc <ad9959_reset+0x34>)
 8001fc2:	f001 fad7 	bl	8003574 <HAL_GPIO_WritePin>
    ad9959_delay(30);
 8001fc6:	201e      	movs	r0, #30
 8001fc8:	f7ff ffad 	bl	8001f26 <ad9959_delay>
    AD9959_RESET_0;
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2180      	movs	r1, #128	; 0x80
 8001fd0:	4802      	ldr	r0, [pc, #8]	; (8001fdc <ad9959_reset+0x34>)
 8001fd2:	f001 facf 	bl	8003574 <HAL_GPIO_WritePin>
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40021400 	.word	0x40021400

08001fe0 <ad9959_io_init>:

/**
* @brief AD9959IO
* */
void ad9959_io_init(void) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0

    AD9959_PDC_0;
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fea:	481e      	ldr	r0, [pc, #120]	; (8002064 <ad9959_io_init+0x84>)
 8001fec:	f001 fac2 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_CS_1;
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	2108      	movs	r1, #8
 8001ff4:	481b      	ldr	r0, [pc, #108]	; (8002064 <ad9959_io_init+0x84>)
 8001ff6:	f001 fabd 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_SCLK_0;
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2102      	movs	r1, #2
 8001ffe:	4819      	ldr	r0, [pc, #100]	; (8002064 <ad9959_io_init+0x84>)
 8002000:	f001 fab8 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_UPDATE_0;
 8002004:	2200      	movs	r2, #0
 8002006:	2120      	movs	r1, #32
 8002008:	4816      	ldr	r0, [pc, #88]	; (8002064 <ad9959_io_init+0x84>)
 800200a:	f001 fab3 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_PS0_0;
 800200e:	2200      	movs	r2, #0
 8002010:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002014:	4813      	ldr	r0, [pc, #76]	; (8002064 <ad9959_io_init+0x84>)
 8002016:	f001 faad 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_PS1_0;
 800201a:	2200      	movs	r2, #0
 800201c:	2140      	movs	r1, #64	; 0x40
 800201e:	4811      	ldr	r0, [pc, #68]	; (8002064 <ad9959_io_init+0x84>)
 8002020:	f001 faa8 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_PS2_0;
 8002024:	2200      	movs	r2, #0
 8002026:	2110      	movs	r1, #16
 8002028:	480e      	ldr	r0, [pc, #56]	; (8002064 <ad9959_io_init+0x84>)
 800202a:	f001 faa3 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_PS3_0;
 800202e:	2200      	movs	r2, #0
 8002030:	2104      	movs	r1, #4
 8002032:	480c      	ldr	r0, [pc, #48]	; (8002064 <ad9959_io_init+0x84>)
 8002034:	f001 fa9e 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_SDIO0_0;
 8002038:	2200      	movs	r2, #0
 800203a:	2101      	movs	r1, #1
 800203c:	4809      	ldr	r0, [pc, #36]	; (8002064 <ad9959_io_init+0x84>)
 800203e:	f001 fa99 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_SDIO1_0;
 8002042:	2200      	movs	r2, #0
 8002044:	2120      	movs	r1, #32
 8002046:	4808      	ldr	r0, [pc, #32]	; (8002068 <ad9959_io_init+0x88>)
 8002048:	f001 fa94 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_SDIO2_0;
 800204c:	2200      	movs	r2, #0
 800204e:	2110      	movs	r1, #16
 8002050:	4805      	ldr	r0, [pc, #20]	; (8002068 <ad9959_io_init+0x88>)
 8002052:	f001 fa8f 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_SDIO3_0;
 8002056:	2200      	movs	r2, #0
 8002058:	2140      	movs	r1, #64	; 0x40
 800205a:	4803      	ldr	r0, [pc, #12]	; (8002068 <ad9959_io_init+0x88>)
 800205c:	f001 fa8a 	bl	8003574 <HAL_GPIO_WritePin>
}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40021400 	.word	0x40021400
 8002068:	40021000 	.word	0x40021000

0800206c <ad9959_io_update>:

/**
 * @brief AD9959IO
 * */
void ad9959_io_update(void) {
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
    AD9959_UPDATE_0;
 8002070:	2200      	movs	r2, #0
 8002072:	2120      	movs	r1, #32
 8002074:	480a      	ldr	r0, [pc, #40]	; (80020a0 <ad9959_io_update+0x34>)
 8002076:	f001 fa7d 	bl	8003574 <HAL_GPIO_WritePin>
    ad9959_delay(2);
 800207a:	2002      	movs	r0, #2
 800207c:	f7ff ff53 	bl	8001f26 <ad9959_delay>
    AD9959_UPDATE_1;
 8002080:	2201      	movs	r2, #1
 8002082:	2120      	movs	r1, #32
 8002084:	4806      	ldr	r0, [pc, #24]	; (80020a0 <ad9959_io_update+0x34>)
 8002086:	f001 fa75 	bl	8003574 <HAL_GPIO_WritePin>
    ad9959_delay(4);
 800208a:	2004      	movs	r0, #4
 800208c:	f7ff ff4b 	bl	8001f26 <ad9959_delay>
    AD9959_UPDATE_0;
 8002090:	2200      	movs	r2, #0
 8002092:	2120      	movs	r1, #32
 8002094:	4802      	ldr	r0, [pc, #8]	; (80020a0 <ad9959_io_update+0x34>)
 8002096:	f001 fa6d 	bl	8003574 <HAL_GPIO_WritePin>
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40021400 	.word	0x40021400

080020a4 <ad9959_write_data>:
 * @param number_of_registers 
 * @param register_data 
 * @param update IO
 * */
void ad9959_write_data(AD9959_REG_ADDR register_address, uint8_t number_of_registers, const uint8_t *register_data,bool update)
    {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	603a      	str	r2, [r7, #0]
 80020ac:	461a      	mov	r2, r3
 80020ae:	4603      	mov	r3, r0
 80020b0:	71fb      	strb	r3, [r7, #7]
 80020b2:	460b      	mov	r3, r1
 80020b4:	71bb      	strb	r3, [r7, #6]
 80020b6:	4613      	mov	r3, r2
 80020b8:	717b      	strb	r3, [r7, #5]
    uint8_t ControlValue = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	73fb      	strb	r3, [r7, #15]
    uint8_t ValueToWrite = 0;
 80020be:	2300      	movs	r3, #0
 80020c0:	73bb      	strb	r3, [r7, #14]
    uint8_t RegisterIndex = 0;
 80020c2:	2300      	movs	r3, #0
 80020c4:	737b      	strb	r3, [r7, #13]
    uint8_t i = 0;
 80020c6:	2300      	movs	r3, #0
 80020c8:	733b      	strb	r3, [r7, #12]

    assert_param(IS_AD9959_REG_ADDR(register_address));//


    ControlValue = register_address;
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	73fb      	strb	r3, [r7, #15]
//
    AD9959_SCLK_0;
 80020ce:	2200      	movs	r2, #0
 80020d0:	2102      	movs	r1, #2
 80020d2:	483c      	ldr	r0, [pc, #240]	; (80021c4 <ad9959_write_data+0x120>)
 80020d4:	f001 fa4e 	bl	8003574 <HAL_GPIO_WritePin>
    AD9959_CS_0;
 80020d8:	2200      	movs	r2, #0
 80020da:	2108      	movs	r1, #8
 80020dc:	4839      	ldr	r0, [pc, #228]	; (80021c4 <ad9959_write_data+0x120>)
 80020de:	f001 fa49 	bl	8003574 <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++) {
 80020e2:	2300      	movs	r3, #0
 80020e4:	733b      	strb	r3, [r7, #12]
 80020e6:	e01e      	b.n	8002126 <ad9959_write_data+0x82>
        AD9959_SCLK_0;
 80020e8:	2200      	movs	r2, #0
 80020ea:	2102      	movs	r1, #2
 80020ec:	4835      	ldr	r0, [pc, #212]	; (80021c4 <ad9959_write_data+0x120>)
 80020ee:	f001 fa41 	bl	8003574 <HAL_GPIO_WritePin>
        if (0x80 == (ControlValue & 0x80))
 80020f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	da05      	bge.n	8002106 <ad9959_write_data+0x62>
            AD9959_SDIO0_1;
 80020fa:	2201      	movs	r2, #1
 80020fc:	2101      	movs	r1, #1
 80020fe:	4831      	ldr	r0, [pc, #196]	; (80021c4 <ad9959_write_data+0x120>)
 8002100:	f001 fa38 	bl	8003574 <HAL_GPIO_WritePin>
 8002104:	e004      	b.n	8002110 <ad9959_write_data+0x6c>
        else
            AD9959_SDIO0_0;
 8002106:	2200      	movs	r2, #0
 8002108:	2101      	movs	r1, #1
 800210a:	482e      	ldr	r0, [pc, #184]	; (80021c4 <ad9959_write_data+0x120>)
 800210c:	f001 fa32 	bl	8003574 <HAL_GPIO_WritePin>
            AD9959_SCLK_1;
 8002110:	2201      	movs	r2, #1
 8002112:	2102      	movs	r1, #2
 8002114:	482b      	ldr	r0, [pc, #172]	; (80021c4 <ad9959_write_data+0x120>)
 8002116:	f001 fa2d 	bl	8003574 <HAL_GPIO_WritePin>
        ControlValue <<= 1;
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < 8; i++) {
 8002120:	7b3b      	ldrb	r3, [r7, #12]
 8002122:	3301      	adds	r3, #1
 8002124:	733b      	strb	r3, [r7, #12]
 8002126:	7b3b      	ldrb	r3, [r7, #12]
 8002128:	2b07      	cmp	r3, #7
 800212a:	d9dd      	bls.n	80020e8 <ad9959_write_data+0x44>
    }
    AD9959_SCLK_0;
 800212c:	2200      	movs	r2, #0
 800212e:	2102      	movs	r1, #2
 8002130:	4824      	ldr	r0, [pc, #144]	; (80021c4 <ad9959_write_data+0x120>)
 8002132:	f001 fa1f 	bl	8003574 <HAL_GPIO_WritePin>
//
    for (RegisterIndex = 0; RegisterIndex < number_of_registers; RegisterIndex++)
 8002136:	2300      	movs	r3, #0
 8002138:	737b      	strb	r3, [r7, #13]
 800213a:	e031      	b.n	80021a0 <ad9959_write_data+0xfc>
    {
        ValueToWrite = register_data[RegisterIndex];
 800213c:	7b7b      	ldrb	r3, [r7, #13]
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	4413      	add	r3, r2
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	73bb      	strb	r3, [r7, #14]
        for (i = 0; i < 8; i++) {
 8002146:	2300      	movs	r3, #0
 8002148:	733b      	strb	r3, [r7, #12]
 800214a:	e01e      	b.n	800218a <ad9959_write_data+0xe6>
            AD9959_SCLK_0;
 800214c:	2200      	movs	r2, #0
 800214e:	2102      	movs	r1, #2
 8002150:	481c      	ldr	r0, [pc, #112]	; (80021c4 <ad9959_write_data+0x120>)
 8002152:	f001 fa0f 	bl	8003574 <HAL_GPIO_WritePin>
            if (0x80 == (ValueToWrite & 0x80))
 8002156:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800215a:	2b00      	cmp	r3, #0
 800215c:	da05      	bge.n	800216a <ad9959_write_data+0xc6>
                AD9959_SDIO0_1;
 800215e:	2201      	movs	r2, #1
 8002160:	2101      	movs	r1, #1
 8002162:	4818      	ldr	r0, [pc, #96]	; (80021c4 <ad9959_write_data+0x120>)
 8002164:	f001 fa06 	bl	8003574 <HAL_GPIO_WritePin>
 8002168:	e004      	b.n	8002174 <ad9959_write_data+0xd0>
            else
                AD9959_SDIO0_0;
 800216a:	2200      	movs	r2, #0
 800216c:	2101      	movs	r1, #1
 800216e:	4815      	ldr	r0, [pc, #84]	; (80021c4 <ad9959_write_data+0x120>)
 8002170:	f001 fa00 	bl	8003574 <HAL_GPIO_WritePin>
            AD9959_SCLK_1;
 8002174:	2201      	movs	r2, #1
 8002176:	2102      	movs	r1, #2
 8002178:	4812      	ldr	r0, [pc, #72]	; (80021c4 <ad9959_write_data+0x120>)
 800217a:	f001 f9fb 	bl	8003574 <HAL_GPIO_WritePin>
            ValueToWrite <<= 1;
 800217e:	7bbb      	ldrb	r3, [r7, #14]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	73bb      	strb	r3, [r7, #14]
        for (i = 0; i < 8; i++) {
 8002184:	7b3b      	ldrb	r3, [r7, #12]
 8002186:	3301      	adds	r3, #1
 8002188:	733b      	strb	r3, [r7, #12]
 800218a:	7b3b      	ldrb	r3, [r7, #12]
 800218c:	2b07      	cmp	r3, #7
 800218e:	d9dd      	bls.n	800214c <ad9959_write_data+0xa8>
        }
        AD9959_SCLK_0;
 8002190:	2200      	movs	r2, #0
 8002192:	2102      	movs	r1, #2
 8002194:	480b      	ldr	r0, [pc, #44]	; (80021c4 <ad9959_write_data+0x120>)
 8002196:	f001 f9ed 	bl	8003574 <HAL_GPIO_WritePin>
    for (RegisterIndex = 0; RegisterIndex < number_of_registers; RegisterIndex++)
 800219a:	7b7b      	ldrb	r3, [r7, #13]
 800219c:	3301      	adds	r3, #1
 800219e:	737b      	strb	r3, [r7, #13]
 80021a0:	7b7a      	ldrb	r2, [r7, #13]
 80021a2:	79bb      	ldrb	r3, [r7, #6]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d3c9      	bcc.n	800213c <ad9959_write_data+0x98>
    }
    if (update) ad9959_io_update();
 80021a8:	797b      	ldrb	r3, [r7, #5]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <ad9959_write_data+0x10e>
 80021ae:	f7ff ff5d 	bl	800206c <ad9959_io_update>
    AD9959_CS_1;
 80021b2:	2201      	movs	r2, #1
 80021b4:	2108      	movs	r1, #8
 80021b6:	4803      	ldr	r0, [pc, #12]	; (80021c4 <ad9959_write_data+0x120>)
 80021b8:	f001 f9dc 	bl	8003574 <HAL_GPIO_WritePin>
}
 80021bc:	bf00      	nop
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40021400 	.word	0x40021400

080021c8 <ad9959_write_phase>:
/**
 * @brief 
 * @param channel 
 * @param phase  14bit 0~16383(0~360)
 * */
void ad9959_write_phase(AD9959_CHANNEL channel, uint16_t phase) {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	460a      	mov	r2, r1
 80021d2:	71fb      	strb	r3, [r7, #7]
 80021d4:	4613      	mov	r3, r2
 80021d6:	80bb      	strh	r3, [r7, #4]
    uint8_t cs_data = channel;
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	73fb      	strb	r3, [r7, #15]
    assert_param(IS_AD9959_CHANNEL(channel));//

    CPOW0_DATA[1] = (uint8_t) phase;
 80021dc:	88bb      	ldrh	r3, [r7, #4]
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <ad9959_write_phase+0x4c>)
 80021e2:	705a      	strb	r2, [r3, #1]
    CPOW0_DATA[0] = (uint8_t) (phase >> 8);
 80021e4:	88bb      	ldrh	r3, [r7, #4]
 80021e6:	0a1b      	lsrs	r3, r3, #8
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	4b09      	ldr	r3, [pc, #36]	; (8002214 <ad9959_write_phase+0x4c>)
 80021ee:	701a      	strb	r2, [r3, #0]
    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 80021f0:	f107 020f 	add.w	r2, r7, #15
 80021f4:	2301      	movs	r3, #1
 80021f6:	2101      	movs	r1, #1
 80021f8:	2000      	movs	r0, #0
 80021fa:	f7ff ff53 	bl	80020a4 <ad9959_write_data>
    ad9959_write_data(AD9959_REG_CPOW0, 2, CPOW0_DATA, 1);
 80021fe:	2301      	movs	r3, #1
 8002200:	4a04      	ldr	r2, [pc, #16]	; (8002214 <ad9959_write_phase+0x4c>)
 8002202:	2102      	movs	r1, #2
 8002204:	2005      	movs	r0, #5
 8002206:	f7ff ff4d 	bl	80020a4 <ad9959_write_data>

}
 800220a:	bf00      	nop
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	200025b0 	.word	0x200025b0

08002218 <ad9959_write_frequency>:
/**
 * @brief 
 * @param channel 
 * @param amplitude  ( 1 ~ 200000000Hz)
 * */
void ad9959_write_frequency(AD9959_CHANNEL channel, uint32_t Freq) {
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	6039      	str	r1, [r7, #0]
 8002222:	71fb      	strb	r3, [r7, #7]
    uint8_t CFTW0_DATA[4] = {0x00, 0x00, 0x00, 0x00};    //
 8002224:	2300      	movs	r3, #0
 8002226:	613b      	str	r3, [r7, #16]
    uint32_t frequency;
    uint8_t cs_data = channel;
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	73fb      	strb	r3, [r7, #15]

    assert_param(IS_AD9959_CHANNEL(channel));//


    frequency = (uint32_t) Freq * 8.589934592;       //  8.589934592=(2^32)/500000000 500M=25M*20()
 800222c:	6838      	ldr	r0, [r7, #0]
 800222e:	f7fe f969 	bl	8000504 <__aeabi_ui2d>
 8002232:	a317      	add	r3, pc, #92	; (adr r3, 8002290 <ad9959_write_frequency+0x78>)
 8002234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002238:	f7fe f9de 	bl	80005f8 <__aeabi_dmul>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4610      	mov	r0, r2
 8002242:	4619      	mov	r1, r3
 8002244:	f7fe fcb0 	bl	8000ba8 <__aeabi_d2uiz>
 8002248:	4603      	mov	r3, r0
 800224a:	617b      	str	r3, [r7, #20]
    CFTW0_DATA[3] = (uint8_t) frequency;
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	b2db      	uxtb	r3, r3
 8002250:	74fb      	strb	r3, [r7, #19]
    CFTW0_DATA[2] = (uint8_t) (frequency >> 8);
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	0a1b      	lsrs	r3, r3, #8
 8002256:	b2db      	uxtb	r3, r3
 8002258:	74bb      	strb	r3, [r7, #18]
    CFTW0_DATA[1] = (uint8_t) (frequency >> 16);
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	0c1b      	lsrs	r3, r3, #16
 800225e:	b2db      	uxtb	r3, r3
 8002260:	747b      	strb	r3, [r7, #17]
    CFTW0_DATA[0] = (uint8_t) (frequency >> 24);
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	0e1b      	lsrs	r3, r3, #24
 8002266:	b2db      	uxtb	r3, r3
 8002268:	743b      	strb	r3, [r7, #16]

    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 800226a:	f107 020f 	add.w	r2, r7, #15
 800226e:	2301      	movs	r3, #1
 8002270:	2101      	movs	r1, #1
 8002272:	2000      	movs	r0, #0
 8002274:	f7ff ff16 	bl	80020a4 <ad9959_write_data>
    ad9959_write_data(AD9959_REG_CFTW0, 4, CFTW0_DATA, 1);
 8002278:	f107 0210 	add.w	r2, r7, #16
 800227c:	2301      	movs	r3, #1
 800227e:	2104      	movs	r1, #4
 8002280:	2004      	movs	r0, #4
 8002282:	f7ff ff0f 	bl	80020a4 <ad9959_write_data>


}
 8002286:	bf00      	nop
 8002288:	3718      	adds	r7, #24
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	e826d695 	.word	0xe826d695
 8002294:	40212e0b 	.word	0x40212e0b

08002298 <ad9959_write_amplitude>:
/**
 * @brief 
 * @param channel 
 * @param amplitude  10bit 0~1023(0 ~ 530mV)
 * */
void ad9959_write_amplitude(AD9959_CHANNEL channel, uint16_t amplitude) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	460a      	mov	r2, r1
 80022a2:	71fb      	strb	r3, [r7, #7]
 80022a4:	4613      	mov	r3, r2
 80022a6:	80bb      	strh	r3, [r7, #4]
    uint8_t ACR_DATA[3] = {0x00, 0x00, 0x00};//default Value = 0x--0000 Rest = 18.91/Iout
 80022a8:	4a14      	ldr	r2, [pc, #80]	; (80022fc <ad9959_write_amplitude+0x64>)
 80022aa:	f107 030c 	add.w	r3, r7, #12
 80022ae:	6812      	ldr	r2, [r2, #0]
 80022b0:	4611      	mov	r1, r2
 80022b2:	8019      	strh	r1, [r3, #0]
 80022b4:	3302      	adds	r3, #2
 80022b6:	0c12      	lsrs	r2, r2, #16
 80022b8:	701a      	strb	r2, [r3, #0]
    uint8_t cs_data = channel;
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	72fb      	strb	r3, [r7, #11]

    assert_param(IS_AD9959_CHANNEL(channel));//

    amplitude = amplitude | 0x1000;
 80022be:	88bb      	ldrh	r3, [r7, #4]
 80022c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022c4:	80bb      	strh	r3, [r7, #4]
    ACR_DATA[2] = (uint8_t) amplitude;
 80022c6:	88bb      	ldrh	r3, [r7, #4]
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	73bb      	strb	r3, [r7, #14]
    ACR_DATA[1] = (uint8_t) (amplitude >> 8);
 80022cc:	88bb      	ldrh	r3, [r7, #4]
 80022ce:	0a1b      	lsrs	r3, r3, #8
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	737b      	strb	r3, [r7, #13]

    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 80022d6:	f107 020b 	add.w	r2, r7, #11
 80022da:	2301      	movs	r3, #1
 80022dc:	2101      	movs	r1, #1
 80022de:	2000      	movs	r0, #0
 80022e0:	f7ff fee0 	bl	80020a4 <ad9959_write_data>
    ad9959_write_data(AD9959_REG_ACR, 3, ACR_DATA, 1);
 80022e4:	f107 020c 	add.w	r2, r7, #12
 80022e8:	2301      	movs	r3, #1
 80022ea:	2103      	movs	r1, #3
 80022ec:	2006      	movs	r0, #6
 80022ee:	f7ff fed9 	bl	80020a4 <ad9959_write_data>

}
 80022f2:	bf00      	nop
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	0800b754 	.word	0x0800b754

08002300 <ADS8688_Init>:

ADS8688 ads8688;
/*
 * INITIALISATION
 */
uint8_t ADS8688_Init(ADS8688 *ads, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
 800230c:	807b      	strh	r3, [r7, #2]
/* Store interface parameters in struct */
	ads->spiHandle 		= spiHandle;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	68ba      	ldr	r2, [r7, #8]
 8002312:	601a      	str	r2, [r3, #0]
	ads->csPinBank 	= csPinBank;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	605a      	str	r2, [r3, #4]
	ads->csPin 		= csPin;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	887a      	ldrh	r2, [r7, #2]
 800231e:	811a      	strh	r2, [r3, #8]

	uint8_t ads_data[2] = {0};
 8002320:	2300      	movs	r3, #0
 8002322:	82bb      	strh	r3, [r7, #20]
	uint8_t state = 0;
 8002324:	2300      	movs	r3, #0
 8002326:	75fb      	strb	r3, [r7, #23]
	// reset all registers to default
	state += ADS_Cmd_Write(ads, RST, ads_data);
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	461a      	mov	r2, r3
 800232e:	2185      	movs	r1, #133	; 0x85
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f000 f8a7 	bl	8002484 <ADS_Cmd_Write>
 8002336:	4603      	mov	r3, r0
 8002338:	461a      	mov	r2, r3
 800233a:	7dfb      	ldrb	r3, [r7, #23]
 800233c:	4413      	add	r3, r2
 800233e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8002340:	2064      	movs	r0, #100	; 0x64
 8002342:	f000 fa27 	bl	8002794 <HAL_Delay>
	// send a no_op message to the ADS to enter IDLE mode
	state += ADS_Cmd_Write(ads, CONT, ads_data);
 8002346:	f107 0314 	add.w	r3, r7, #20
 800234a:	461a      	mov	r2, r3
 800234c:	2100      	movs	r1, #0
 800234e:	68f8      	ldr	r0, [r7, #12]
 8002350:	f000 f898 	bl	8002484 <ADS_Cmd_Write>
 8002354:	4603      	mov	r3, r0
 8002356:	461a      	mov	r2, r3
 8002358:	7dfb      	ldrb	r3, [r7, #23]
 800235a:	4413      	add	r3, r2
 800235c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800235e:	200a      	movs	r0, #10
 8002360:	f000 fa18 	bl	8002794 <HAL_Delay>
	// enable auto transmit for all inputs(datasheet page 54) or as many as you want
	// if you want only some of the inputs enabled, make sure to power down the unused ones
	ads_data[0] = 0x01;
 8002364:	2301      	movs	r3, #1
 8002366:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, AUTO_SEQ_EN, ads_data);
 8002368:	f107 0314 	add.w	r3, r7, #20
 800236c:	461a      	mov	r2, r3
 800236e:	2101      	movs	r1, #1
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f000 f84c 	bl	800240e <ADS_Prog_Write>
 8002376:	4603      	mov	r3, r0
 8002378:	461a      	mov	r2, r3
 800237a:	7dfb      	ldrb	r3, [r7, #23]
 800237c:	4413      	add	r3, r2
 800237e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8002380:	200a      	movs	r0, #10
 8002382:	f000 fa07 	bl	8002794 <HAL_Delay>
	ads_data[0] = 0xfe;
 8002386:	23fe      	movs	r3, #254	; 0xfe
 8002388:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHN_PWRDN, ads_data);
 800238a:	f107 0314 	add.w	r3, r7, #20
 800238e:	461a      	mov	r2, r3
 8002390:	2102      	movs	r1, #2
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f000 f83b 	bl	800240e <ADS_Prog_Write>
 8002398:	4603      	mov	r3, r0
 800239a:	461a      	mov	r2, r3
 800239c:	7dfb      	ldrb	r3, [r7, #23]
 800239e:	4413      	add	r3, r2
 80023a0:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80023a2:	200a      	movs	r0, #10
 80023a4:	f000 f9f6 	bl	8002794 <HAL_Delay>
	// set the desired features such as device id (if multiple devices are used), alarm enable/disable and output format
	ads_data[0] = 0x03; // here i chose id = 0, alarm = disabled and SDO_format = 3 (datasheet page 56)
 80023a8:	2303      	movs	r3, #3
 80023aa:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, FEATURE_SELECT, ads_data);
 80023ac:	f107 0314 	add.w	r3, r7, #20
 80023b0:	461a      	mov	r2, r3
 80023b2:	2103      	movs	r1, #3
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f000 f82a 	bl	800240e <ADS_Prog_Write>
 80023ba:	4603      	mov	r3, r0
 80023bc:	461a      	mov	r2, r3
 80023be:	7dfb      	ldrb	r3, [r7, #23]
 80023c0:	4413      	add	r3, r2
 80023c2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80023c4:	200a      	movs	r0, #10
 80023c6:	f000 f9e5 	bl	8002794 <HAL_Delay>
	// set all channels ranges(page 57)
	// 0x05 -> Input range is set to 0 to 2.5 x VREF (for VREF=5 volts, this means 0-10 volts range)
	// 0x06 -> Input range is set to 0 to 1.25 x VREF (for VREF=5 volts, this means 0-5 volts range)
	ads_data[0] = 0x00;
 80023ca:	2300      	movs	r3, #0
 80023cc:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHN_0_RANGE, ads_data);
 80023ce:	f107 0314 	add.w	r3, r7, #20
 80023d2:	461a      	mov	r2, r3
 80023d4:	2105      	movs	r1, #5
 80023d6:	68f8      	ldr	r0, [r7, #12]
 80023d8:	f000 f819 	bl	800240e <ADS_Prog_Write>
 80023dc:	4603      	mov	r3, r0
 80023de:	461a      	mov	r2, r3
 80023e0:	7dfb      	ldrb	r3, [r7, #23]
 80023e2:	4413      	add	r3, r2
 80023e4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80023e6:	200a      	movs	r0, #10
 80023e8:	f000 f9d4 	bl	8002794 <HAL_Delay>
//	ads_data[0] = 0x00;
//	state += ADS_Prog_Write(ads, CHN_1_RANGE, ads_data);
//	HAL_Delay(10);
	// start the auto transmission by entering the appropriate state
	state += ADS_Cmd_Write(ads, AUTO_RST, ads_data);
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	461a      	mov	r2, r3
 80023f2:	21a0      	movs	r1, #160	; 0xa0
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f000 f845 	bl	8002484 <ADS_Cmd_Write>
 80023fa:	4603      	mov	r3, r0
 80023fc:	461a      	mov	r2, r3
 80023fe:	7dfb      	ldrb	r3, [r7, #23]
 8002400:	4413      	add	r3, r2
 8002402:	75fb      	strb	r3, [r7, #23]

	return state;
 8002404:	7dfb      	ldrb	r3, [r7, #23]
}
 8002406:	4618      	mov	r0, r3
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <ADS_Prog_Write>:
	data[1] = rxbuf[3];
	return ret;
}

// after the write, data should contain the data (byte) written to the addressed register (check equality for evaluation)
HAL_StatusTypeDef ADS_Prog_Write(ADS8688 *ads, uint8_t addr, uint8_t *data) {
 800240e:	b580      	push	{r7, lr}
 8002410:	b088      	sub	sp, #32
 8002412:	af02      	add	r7, sp, #8
 8002414:	60f8      	str	r0, [r7, #12]
 8002416:	460b      	mov	r3, r1
 8002418:	607a      	str	r2, [r7, #4]
 800241a:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {data[0], (addr << 1 | 0x01)}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	753b      	strb	r3, [r7, #20]
 8002422:	7afb      	ldrb	r3, [r7, #11]
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	b25b      	sxtb	r3, r3
 8002428:	f043 0301 	orr.w	r3, r3, #1
 800242c:	b25b      	sxtb	r3, r3
 800242e:	b2db      	uxtb	r3, r3
 8002430:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6858      	ldr	r0, [r3, #4]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	891b      	ldrh	r3, [r3, #8]
 800243a:	2200      	movs	r2, #0
 800243c:	4619      	mov	r1, r3
 800243e:	f001 f899 	bl	8003574 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6818      	ldr	r0, [r3, #0]
 8002446:	f107 0210 	add.w	r2, r7, #16
 800244a:	f107 0114 	add.w	r1, r7, #20
 800244e:	230a      	movs	r3, #10
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	2302      	movs	r3, #2
 8002454:	f001 ff0d 	bl	8004272 <HAL_SPI_TransmitReceive>
 8002458:	4603      	mov	r3, r0
 800245a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6858      	ldr	r0, [r3, #4]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	891b      	ldrh	r3, [r3, #8]
 8002464:	2201      	movs	r2, #1
 8002466:	4619      	mov	r1, r3
 8002468:	f001 f884 	bl	8003574 <HAL_GPIO_WritePin>

	data[0] = rxbuf[3];
 800246c:	7cfa      	ldrb	r2, [r7, #19]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	3301      	adds	r3, #1
 8002476:	2200      	movs	r2, #0
 8002478:	701a      	strb	r2, [r3, #0]
	return ret;
 800247a:	7dfb      	ldrb	r3, [r7, #23]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <ADS_Cmd_Write>:

HAL_StatusTypeDef ADS_Cmd_Write(ADS8688 *ads, uint8_t cmd, uint8_t *data) {
 8002484:	b580      	push	{r7, lr}
 8002486:	b088      	sub	sp, #32
 8002488:	af02      	add	r7, sp, #8
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	460b      	mov	r3, r1
 800248e:	607a      	str	r2, [r7, #4]
 8002490:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {0x00,cmd}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 8002492:	2300      	movs	r3, #0
 8002494:	753b      	strb	r3, [r7, #20]
 8002496:	7afb      	ldrb	r3, [r7, #11]
 8002498:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6858      	ldr	r0, [r3, #4]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	891b      	ldrh	r3, [r3, #8]
 80024a2:	2200      	movs	r2, #0
 80024a4:	4619      	mov	r1, r3
 80024a6:	f001 f865 	bl	8003574 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	f107 0210 	add.w	r2, r7, #16
 80024b2:	f107 0114 	add.w	r1, r7, #20
 80024b6:	230a      	movs	r3, #10
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	2302      	movs	r3, #2
 80024bc:	f001 fed9 	bl	8004272 <HAL_SPI_TransmitReceive>
 80024c0:	4603      	mov	r3, r0
 80024c2:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6858      	ldr	r0, [r3, #4]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	891b      	ldrh	r3, [r3, #8]
 80024cc:	2201      	movs	r2, #1
 80024ce:	4619      	mov	r1, r3
 80024d0:	f001 f850 	bl	8003574 <HAL_GPIO_WritePin>

	data[0] = rxbuf[2];
 80024d4:	7cba      	ldrb	r2, [r7, #18]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	701a      	strb	r2, [r3, #0]
	data[1] = rxbuf[3];
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3301      	adds	r3, #1
 80024de:	7cfa      	ldrb	r2, [r7, #19]
 80024e0:	701a      	strb	r2, [r3, #0]
	return ret;
 80024e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <print>:
/**
 * @brief  
 * @retval None
 **/
void print(UART_HandleTypeDef* huart, const char* buf, ...)
{
 80024ec:	b40e      	push	{r1, r2, r3}
 80024ee:	b580      	push	{r7, lr}
 80024f0:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80024fa:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 80024fe:	6018      	str	r0, [r3, #0]
  char str[RxBufferSize] = {0};
 8002500:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002504:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	3304      	adds	r3, #4
 800250e:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f004 fc75 	bl	8006e04 <memset>
  va_list v;
  va_start(v, buf);
 800251a:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 800251e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002522:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002526:	601a      	str	r2, [r3, #0]
  vsprintf(str, buf, v); 	//sprintf
 8002528:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800252c:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002530:	f107 0010 	add.w	r0, r7, #16
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	f8d7 181c 	ldr.w	r1, [r7, #2076]	; 0x81c
 800253a:	f006 f9cf 	bl	80088dc <vsiprintf>
  HAL_UART_Transmit(huart,(uint8_t*)str,strlen(str),0xffffffff);
 800253e:	f107 0310 	add.w	r3, r7, #16
 8002542:	4618      	mov	r0, r3
 8002544:	f7fd fe44 	bl	80001d0 <strlen>
 8002548:	4603      	mov	r3, r0
 800254a:	b29a      	uxth	r2, r3
 800254c:	f107 0110 	add.w	r1, r7, #16
 8002550:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002554:	f6a3 000c 	subw	r0, r3, #2060	; 0x80c
 8002558:	f04f 33ff 	mov.w	r3, #4294967295
 800255c:	6800      	ldr	r0, [r0, #0]
 800255e:	f002 fdb6 	bl	80050ce <HAL_UART_Transmit>
  va_end(v);
}
 8002562:	bf00      	nop
 8002564:	f607 0714 	addw	r7, r7, #2068	; 0x814
 8002568:	46bd      	mov	sp, r7
 800256a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800256e:	b003      	add	sp, #12
 8002570:	4770      	bx	lr
	...

08002574 <RxCallback>:

/**
 * @brief  ESP8266 
 * @retval None
 **/
void RxCallback(){
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
	UART_HandleTypeDef*  huart = wifi.huart; //ESP8266
 800257a:	4b44      	ldr	r3, [pc, #272]	; (800268c <RxCallback+0x118>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	60bb      	str	r3, [r7, #8]

	/*  */
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) != RESET) {
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0310 	and.w	r3, r3, #16
 800258a:	2b10      	cmp	r3, #16
 800258c:	d179      	bne.n	8002682 <RxCallback+0x10e>
		__HAL_UART_CLEAR_IDLEFLAG(huart); //IDLE
 800258e:	2300      	movs	r3, #0
 8002590:	603b      	str	r3, [r7, #0]
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	603b      	str	r3, [r7, #0]
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	603b      	str	r3, [r7, #0]
 80025a2:	683b      	ldr	r3, [r7, #0]
		HAL_UART_DMAStop(huart);          // DMA
 80025a4:	68b8      	ldr	r0, [r7, #8]
 80025a6:	f002 fe84 	bl	80052b2 <HAL_UART_DMAStop>

		// AckBuffer 
		int recv_end    = RxBufferSize - __HAL_DMA_GET_COUNTER(wifi.dma_rx); // 
 80025aa:	4b38      	ldr	r3, [pc, #224]	; (800268c <RxCallback+0x118>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80025b6:	607b      	str	r3, [r7, #4]
		int recv_start  = recv_end % RxBufferSize;                      // 
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	425a      	negs	r2, r3
 80025bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025c0:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80025c4:	bf58      	it	pl
 80025c6:	4253      	negpl	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 80025ca:	e009      	b.n	80025e0 <RxCallback+0x6c>
			recv_start = (recv_start + 1) % RxBufferSize;
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	3301      	adds	r3, #1
 80025d0:	425a      	negs	r2, r3
 80025d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025d6:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80025da:	bf58      	it	pl
 80025dc:	4253      	negpl	r3, r2
 80025de:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 80025e0:	4a2a      	ldr	r2, [pc, #168]	; (800268c <RxCallback+0x118>)
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	4413      	add	r3, r2
 80025e6:	330e      	adds	r3, #14
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d0ee      	beq.n	80025cc <RxCallback+0x58>
		}
		int index = recv_start;
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	613b      	str	r3, [r7, #16]
		int i;
		for(i=0; index != recv_end; i++)
 80025f2:	2300      	movs	r3, #0
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	e01e      	b.n	8002636 <RxCallback+0xc2>
		{
			wifi.AckBuffer[i] = wifi.RxBuffer[index];
 80025f8:	4a24      	ldr	r2, [pc, #144]	; (800268c <RxCallback+0x118>)
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	4413      	add	r3, r2
 80025fe:	330e      	adds	r3, #14
 8002600:	7819      	ldrb	r1, [r3, #0]
 8002602:	4a22      	ldr	r2, [pc, #136]	; (800268c <RxCallback+0x118>)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4413      	add	r3, r2
 8002608:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 800260c:	460a      	mov	r2, r1
 800260e:	701a      	strb	r2, [r3, #0]
			wifi.RxBuffer[index] = 0;
 8002610:	4a1e      	ldr	r2, [pc, #120]	; (800268c <RxCallback+0x118>)
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	4413      	add	r3, r2
 8002616:	330e      	adds	r3, #14
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
			index = (index+1)%RxBufferSize;
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	3301      	adds	r3, #1
 8002620:	425a      	negs	r2, r3
 8002622:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002626:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800262a:	bf58      	it	pl
 800262c:	4253      	negpl	r3, r2
 800262e:	613b      	str	r3, [r7, #16]
		for(i=0; index != recv_end; i++)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	3301      	adds	r3, #1
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	429a      	cmp	r2, r3
 800263c:	d1dc      	bne.n	80025f8 <RxCallback+0x84>
		}
		wifi.AckBuffer[i] = 0; //
 800263e:	4a13      	ldr	r2, [pc, #76]	; (800268c <RxCallback+0x118>)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4413      	add	r3, r2
 8002644:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]

		//
		print(&huart3,"\r\n:\r\n");
 800264c:	4910      	ldr	r1, [pc, #64]	; (8002690 <RxCallback+0x11c>)
 800264e:	4811      	ldr	r0, [pc, #68]	; (8002694 <RxCallback+0x120>)
 8002650:	f7ff ff4c 	bl	80024ec <print>
		print(&huart3,"%s",wifi.AckBuffer);
 8002654:	4a10      	ldr	r2, [pc, #64]	; (8002698 <RxCallback+0x124>)
 8002656:	4911      	ldr	r1, [pc, #68]	; (800269c <RxCallback+0x128>)
 8002658:	480e      	ldr	r0, [pc, #56]	; (8002694 <RxCallback+0x120>)
 800265a:	f7ff ff47 	bl	80024ec <print>
		//
		if(wifi.uart_state == Sent) {	//
 800265e:	4b0b      	ldr	r3, [pc, #44]	; (800268c <RxCallback+0x118>)
 8002660:	7b5b      	ldrb	r3, [r3, #13]
 8002662:	2b02      	cmp	r3, #2
 8002664:	d102      	bne.n	800266c <RxCallback+0xf8>
			wifi.uart_state = Idle; 	//
 8002666:	4b09      	ldr	r3, [pc, #36]	; (800268c <RxCallback+0x118>)
 8002668:	2200      	movs	r2, #0
 800266a:	735a      	strb	r2, [r3, #13]
		//for(;;); //TODO:

		}

		/* DMA */
		__HAL_DMA_SET_COUNTER(wifi.dma_rx, 0);
 800266c:	4b07      	ldr	r3, [pc, #28]	; (800268c <RxCallback+0x118>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2200      	movs	r2, #0
 8002674:	605a      	str	r2, [r3, #4]
		HAL_UART_Receive_DMA(huart, (uint8_t*)wifi.RxBuffer, RxBufferSize);
 8002676:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800267a:	4909      	ldr	r1, [pc, #36]	; (80026a0 <RxCallback+0x12c>)
 800267c:	68b8      	ldr	r0, [r7, #8]
 800267e:	f002 fde8 	bl	8005252 <HAL_UART_Receive_DMA>
	}
}
 8002682:	bf00      	nop
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	200025c0 	.word	0x200025c0
 8002690:	0800b758 	.word	0x0800b758
 8002694:	200024c8 	.word	0x200024c8
 8002698:	20002dce 	.word	0x20002dce
 800269c:	0800b764 	.word	0x0800b764
 80026a0:	200025ce 	.word	0x200025ce

080026a4 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
	RxCallback();
 80026a8:	f7ff ff64 	bl	8002574 <RxCallback>
}
 80026ac:	bf00      	nop
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026b4:	4b0e      	ldr	r3, [pc, #56]	; (80026f0 <HAL_Init+0x40>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a0d      	ldr	r2, [pc, #52]	; (80026f0 <HAL_Init+0x40>)
 80026ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026c0:	4b0b      	ldr	r3, [pc, #44]	; (80026f0 <HAL_Init+0x40>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a0a      	ldr	r2, [pc, #40]	; (80026f0 <HAL_Init+0x40>)
 80026c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026cc:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <HAL_Init+0x40>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a07      	ldr	r2, [pc, #28]	; (80026f0 <HAL_Init+0x40>)
 80026d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026d8:	2003      	movs	r0, #3
 80026da:	f000 f94f 	bl	800297c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026de:	200f      	movs	r0, #15
 80026e0:	f000 f808 	bl	80026f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026e4:	f7ff f87a 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40023c00 	.word	0x40023c00

080026f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026fc:	4b12      	ldr	r3, [pc, #72]	; (8002748 <HAL_InitTick+0x54>)
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	4b12      	ldr	r3, [pc, #72]	; (800274c <HAL_InitTick+0x58>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	4619      	mov	r1, r3
 8002706:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800270a:	fbb3 f3f1 	udiv	r3, r3, r1
 800270e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002712:	4618      	mov	r0, r3
 8002714:	f000 f967 	bl	80029e6 <HAL_SYSTICK_Config>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e00e      	b.n	8002740 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b0f      	cmp	r3, #15
 8002726:	d80a      	bhi.n	800273e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002728:	2200      	movs	r2, #0
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	f04f 30ff 	mov.w	r0, #4294967295
 8002730:	f000 f92f 	bl	8002992 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002734:	4a06      	ldr	r2, [pc, #24]	; (8002750 <HAL_InitTick+0x5c>)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800273a:	2300      	movs	r3, #0
 800273c:	e000      	b.n	8002740 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
}
 8002740:	4618      	mov	r0, r3
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	20000000 	.word	0x20000000
 800274c:	20000008 	.word	0x20000008
 8002750:	20000004 	.word	0x20000004

08002754 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002758:	4b06      	ldr	r3, [pc, #24]	; (8002774 <HAL_IncTick+0x20>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	461a      	mov	r2, r3
 800275e:	4b06      	ldr	r3, [pc, #24]	; (8002778 <HAL_IncTick+0x24>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4413      	add	r3, r2
 8002764:	4a04      	ldr	r2, [pc, #16]	; (8002778 <HAL_IncTick+0x24>)
 8002766:	6013      	str	r3, [r2, #0]
}
 8002768:	bf00      	nop
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	20000008 	.word	0x20000008
 8002778:	200035f8 	.word	0x200035f8

0800277c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  return uwTick;
 8002780:	4b03      	ldr	r3, [pc, #12]	; (8002790 <HAL_GetTick+0x14>)
 8002782:	681b      	ldr	r3, [r3, #0]
}
 8002784:	4618      	mov	r0, r3
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	200035f8 	.word	0x200035f8

08002794 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800279c:	f7ff ffee 	bl	800277c <HAL_GetTick>
 80027a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ac:	d005      	beq.n	80027ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027ae:	4b0a      	ldr	r3, [pc, #40]	; (80027d8 <HAL_Delay+0x44>)
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	461a      	mov	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	4413      	add	r3, r2
 80027b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027ba:	bf00      	nop
 80027bc:	f7ff ffde 	bl	800277c <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d8f7      	bhi.n	80027bc <HAL_Delay+0x28>
  {
  }
}
 80027cc:	bf00      	nop
 80027ce:	bf00      	nop
 80027d0:	3710      	adds	r7, #16
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000008 	.word	0x20000008

080027dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027ec:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <__NVIC_SetPriorityGrouping+0x44>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027f2:	68ba      	ldr	r2, [r7, #8]
 80027f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027f8:	4013      	ands	r3, r2
 80027fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002804:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002808:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800280c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800280e:	4a04      	ldr	r2, [pc, #16]	; (8002820 <__NVIC_SetPriorityGrouping+0x44>)
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	60d3      	str	r3, [r2, #12]
}
 8002814:	bf00      	nop
 8002816:	3714      	adds	r7, #20
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	e000ed00 	.word	0xe000ed00

08002824 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002828:	4b04      	ldr	r3, [pc, #16]	; (800283c <__NVIC_GetPriorityGrouping+0x18>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	0a1b      	lsrs	r3, r3, #8
 800282e:	f003 0307 	and.w	r3, r3, #7
}
 8002832:	4618      	mov	r0, r3
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000ed00 	.word	0xe000ed00

08002840 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800284a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284e:	2b00      	cmp	r3, #0
 8002850:	db0b      	blt.n	800286a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002852:	79fb      	ldrb	r3, [r7, #7]
 8002854:	f003 021f 	and.w	r2, r3, #31
 8002858:	4907      	ldr	r1, [pc, #28]	; (8002878 <__NVIC_EnableIRQ+0x38>)
 800285a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285e:	095b      	lsrs	r3, r3, #5
 8002860:	2001      	movs	r0, #1
 8002862:	fa00 f202 	lsl.w	r2, r0, r2
 8002866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	e000e100 	.word	0xe000e100

0800287c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	6039      	str	r1, [r7, #0]
 8002886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288c:	2b00      	cmp	r3, #0
 800288e:	db0a      	blt.n	80028a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	b2da      	uxtb	r2, r3
 8002894:	490c      	ldr	r1, [pc, #48]	; (80028c8 <__NVIC_SetPriority+0x4c>)
 8002896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289a:	0112      	lsls	r2, r2, #4
 800289c:	b2d2      	uxtb	r2, r2
 800289e:	440b      	add	r3, r1
 80028a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028a4:	e00a      	b.n	80028bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	4908      	ldr	r1, [pc, #32]	; (80028cc <__NVIC_SetPriority+0x50>)
 80028ac:	79fb      	ldrb	r3, [r7, #7]
 80028ae:	f003 030f 	and.w	r3, r3, #15
 80028b2:	3b04      	subs	r3, #4
 80028b4:	0112      	lsls	r2, r2, #4
 80028b6:	b2d2      	uxtb	r2, r2
 80028b8:	440b      	add	r3, r1
 80028ba:	761a      	strb	r2, [r3, #24]
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	e000e100 	.word	0xe000e100
 80028cc:	e000ed00 	.word	0xe000ed00

080028d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b089      	sub	sp, #36	; 0x24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f1c3 0307 	rsb	r3, r3, #7
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	bf28      	it	cs
 80028ee:	2304      	movcs	r3, #4
 80028f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	3304      	adds	r3, #4
 80028f6:	2b06      	cmp	r3, #6
 80028f8:	d902      	bls.n	8002900 <NVIC_EncodePriority+0x30>
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	3b03      	subs	r3, #3
 80028fe:	e000      	b.n	8002902 <NVIC_EncodePriority+0x32>
 8002900:	2300      	movs	r3, #0
 8002902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002904:	f04f 32ff 	mov.w	r2, #4294967295
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43da      	mvns	r2, r3
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	401a      	ands	r2, r3
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002918:	f04f 31ff 	mov.w	r1, #4294967295
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	fa01 f303 	lsl.w	r3, r1, r3
 8002922:	43d9      	mvns	r1, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002928:	4313      	orrs	r3, r2
         );
}
 800292a:	4618      	mov	r0, r3
 800292c:	3724      	adds	r7, #36	; 0x24
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
	...

08002938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	3b01      	subs	r3, #1
 8002944:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002948:	d301      	bcc.n	800294e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800294a:	2301      	movs	r3, #1
 800294c:	e00f      	b.n	800296e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800294e:	4a0a      	ldr	r2, [pc, #40]	; (8002978 <SysTick_Config+0x40>)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	3b01      	subs	r3, #1
 8002954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002956:	210f      	movs	r1, #15
 8002958:	f04f 30ff 	mov.w	r0, #4294967295
 800295c:	f7ff ff8e 	bl	800287c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002960:	4b05      	ldr	r3, [pc, #20]	; (8002978 <SysTick_Config+0x40>)
 8002962:	2200      	movs	r2, #0
 8002964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002966:	4b04      	ldr	r3, [pc, #16]	; (8002978 <SysTick_Config+0x40>)
 8002968:	2207      	movs	r2, #7
 800296a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	e000e010 	.word	0xe000e010

0800297c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7ff ff29 	bl	80027dc <__NVIC_SetPriorityGrouping>
}
 800298a:	bf00      	nop
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}

08002992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002992:	b580      	push	{r7, lr}
 8002994:	b086      	sub	sp, #24
 8002996:	af00      	add	r7, sp, #0
 8002998:	4603      	mov	r3, r0
 800299a:	60b9      	str	r1, [r7, #8]
 800299c:	607a      	str	r2, [r7, #4]
 800299e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029a0:	2300      	movs	r3, #0
 80029a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029a4:	f7ff ff3e 	bl	8002824 <__NVIC_GetPriorityGrouping>
 80029a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	68b9      	ldr	r1, [r7, #8]
 80029ae:	6978      	ldr	r0, [r7, #20]
 80029b0:	f7ff ff8e 	bl	80028d0 <NVIC_EncodePriority>
 80029b4:	4602      	mov	r2, r0
 80029b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ba:	4611      	mov	r1, r2
 80029bc:	4618      	mov	r0, r3
 80029be:	f7ff ff5d 	bl	800287c <__NVIC_SetPriority>
}
 80029c2:	bf00      	nop
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b082      	sub	sp, #8
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	4603      	mov	r3, r0
 80029d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff ff31 	bl	8002840 <__NVIC_EnableIRQ>
}
 80029de:	bf00      	nop
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b082      	sub	sp, #8
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7ff ffa2 	bl	8002938 <SysTick_Config>
 80029f4:	4603      	mov	r3, r0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
	...

08002a00 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	d106      	bne.n	8002a1c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a08      	ldr	r2, [pc, #32]	; (8002a34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002a14:	f043 0304 	orr.w	r3, r3, #4
 8002a18:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002a1a:	e005      	b.n	8002a28 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002a1c:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a04      	ldr	r2, [pc, #16]	; (8002a34 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002a22:	f023 0304 	bic.w	r3, r3, #4
 8002a26:	6013      	str	r3, [r2, #0]
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	e000e010 	.word	0xe000e010

08002a38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b086      	sub	sp, #24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a40:	2300      	movs	r3, #0
 8002a42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a44:	f7ff fe9a 	bl	800277c <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e099      	b.n	8002b88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2202      	movs	r2, #2
 8002a58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 0201 	bic.w	r2, r2, #1
 8002a72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a74:	e00f      	b.n	8002a96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a76:	f7ff fe81 	bl	800277c <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b05      	cmp	r3, #5
 8002a82:	d908      	bls.n	8002a96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2220      	movs	r2, #32
 8002a88:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2203      	movs	r2, #3
 8002a8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e078      	b.n	8002b88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1e8      	bne.n	8002a76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	4b38      	ldr	r3, [pc, #224]	; (8002b90 <HAL_DMA_Init+0x158>)
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	691b      	ldr	r3, [r3, #16]
 8002ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ace:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ada:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aec:	2b04      	cmp	r3, #4
 8002aee:	d107      	bne.n	8002b00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af8:	4313      	orrs	r3, r2
 8002afa:	697a      	ldr	r2, [r7, #20]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	f023 0307 	bic.w	r3, r3, #7
 8002b16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	d117      	bne.n	8002b5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d00e      	beq.n	8002b5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f000 fb01 	bl	8003144 <DMA_CheckFifoParam>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d008      	beq.n	8002b5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2240      	movs	r2, #64	; 0x40
 8002b4c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b56:	2301      	movs	r3, #1
 8002b58:	e016      	b.n	8002b88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 fab8 	bl	80030d8 <DMA_CalcBaseAndBitshift>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b70:	223f      	movs	r2, #63	; 0x3f
 8002b72:	409a      	lsls	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3718      	adds	r7, #24
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	f010803f 	.word	0xf010803f

08002b94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002baa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d101      	bne.n	8002bba <HAL_DMA_Start_IT+0x26>
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	e040      	b.n	8002c3c <HAL_DMA_Start_IT+0xa8>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d12f      	bne.n	8002c2e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	68b9      	ldr	r1, [r7, #8]
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f000 fa4a 	bl	800307c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bec:	223f      	movs	r2, #63	; 0x3f
 8002bee:	409a      	lsls	r2, r3
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0216 	orr.w	r2, r2, #22
 8002c02:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d007      	beq.n	8002c1c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 0208 	orr.w	r2, r2, #8
 8002c1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f042 0201 	orr.w	r2, r2, #1
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	e005      	b.n	8002c3a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c36:	2302      	movs	r3, #2
 8002c38:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3718      	adds	r7, #24
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c50:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c52:	f7ff fd93 	bl	800277c <HAL_GetTick>
 8002c56:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d008      	beq.n	8002c76 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2280      	movs	r2, #128	; 0x80
 8002c68:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e052      	b.n	8002d1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0216 	bic.w	r2, r2, #22
 8002c84:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	695a      	ldr	r2, [r3, #20]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c94:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d103      	bne.n	8002ca6 <HAL_DMA_Abort+0x62>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d007      	beq.n	8002cb6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0208 	bic.w	r2, r2, #8
 8002cb4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 0201 	bic.w	r2, r2, #1
 8002cc4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cc6:	e013      	b.n	8002cf0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cc8:	f7ff fd58 	bl	800277c <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b05      	cmp	r3, #5
 8002cd4:	d90c      	bls.n	8002cf0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2220      	movs	r2, #32
 8002cda:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2203      	movs	r2, #3
 8002ce0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e015      	b.n	8002d1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1e4      	bne.n	8002cc8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d02:	223f      	movs	r2, #63	; 0x3f
 8002d04:	409a      	lsls	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3710      	adds	r7, #16
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d004      	beq.n	8002d42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2280      	movs	r2, #128	; 0x80
 8002d3c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e00c      	b.n	8002d5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2205      	movs	r2, #5
 8002d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 0201 	bic.w	r2, r2, #1
 8002d58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d70:	2300      	movs	r3, #0
 8002d72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d74:	4b8e      	ldr	r3, [pc, #568]	; (8002fb0 <HAL_DMA_IRQHandler+0x248>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a8e      	ldr	r2, [pc, #568]	; (8002fb4 <HAL_DMA_IRQHandler+0x24c>)
 8002d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7e:	0a9b      	lsrs	r3, r3, #10
 8002d80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d92:	2208      	movs	r2, #8
 8002d94:	409a      	lsls	r2, r3
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d01a      	beq.n	8002dd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0304 	and.w	r3, r3, #4
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d013      	beq.n	8002dd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 0204 	bic.w	r2, r2, #4
 8002dba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc0:	2208      	movs	r2, #8
 8002dc2:	409a      	lsls	r2, r3
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dcc:	f043 0201 	orr.w	r2, r3, #1
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd8:	2201      	movs	r2, #1
 8002dda:	409a      	lsls	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4013      	ands	r3, r2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d012      	beq.n	8002e0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d00b      	beq.n	8002e0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df6:	2201      	movs	r2, #1
 8002df8:	409a      	lsls	r2, r3
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e02:	f043 0202 	orr.w	r2, r3, #2
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e0e:	2204      	movs	r2, #4
 8002e10:	409a      	lsls	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	4013      	ands	r3, r2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d012      	beq.n	8002e40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00b      	beq.n	8002e40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e2c:	2204      	movs	r2, #4
 8002e2e:	409a      	lsls	r2, r3
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e38:	f043 0204 	orr.w	r2, r3, #4
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e44:	2210      	movs	r2, #16
 8002e46:	409a      	lsls	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d043      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d03c      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e62:	2210      	movs	r2, #16
 8002e64:	409a      	lsls	r2, r3
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d018      	beq.n	8002eaa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d108      	bne.n	8002e98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d024      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	4798      	blx	r3
 8002e96:	e01f      	b.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d01b      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	4798      	blx	r3
 8002ea8:	e016      	b.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d107      	bne.n	8002ec8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f022 0208 	bic.w	r2, r2, #8
 8002ec6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002edc:	2220      	movs	r2, #32
 8002ede:	409a      	lsls	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f000 808f 	beq.w	8003008 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0310 	and.w	r3, r3, #16
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f000 8087 	beq.w	8003008 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efe:	2220      	movs	r2, #32
 8002f00:	409a      	lsls	r2, r3
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b05      	cmp	r3, #5
 8002f10:	d136      	bne.n	8002f80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 0216 	bic.w	r2, r2, #22
 8002f20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	695a      	ldr	r2, [r3, #20]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d103      	bne.n	8002f42 <HAL_DMA_IRQHandler+0x1da>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d007      	beq.n	8002f52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0208 	bic.w	r2, r2, #8
 8002f50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f56:	223f      	movs	r2, #63	; 0x3f
 8002f58:	409a      	lsls	r2, r3
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d07e      	beq.n	8003074 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	4798      	blx	r3
        }
        return;
 8002f7e:	e079      	b.n	8003074 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d01d      	beq.n	8002fca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10d      	bne.n	8002fb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d031      	beq.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	4798      	blx	r3
 8002fac:	e02c      	b.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
 8002fae:	bf00      	nop
 8002fb0:	20000000 	.word	0x20000000
 8002fb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d023      	beq.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	4798      	blx	r3
 8002fc8:	e01e      	b.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10f      	bne.n	8002ff8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0210 	bic.w	r2, r2, #16
 8002fe6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d003      	beq.n	8003008 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800300c:	2b00      	cmp	r3, #0
 800300e:	d032      	beq.n	8003076 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b00      	cmp	r3, #0
 800301a:	d022      	beq.n	8003062 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2205      	movs	r2, #5
 8003020:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	3301      	adds	r3, #1
 8003038:	60bb      	str	r3, [r7, #8]
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	429a      	cmp	r2, r3
 800303e:	d307      	bcc.n	8003050 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f2      	bne.n	8003034 <HAL_DMA_IRQHandler+0x2cc>
 800304e:	e000      	b.n	8003052 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003050:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003066:	2b00      	cmp	r3, #0
 8003068:	d005      	beq.n	8003076 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	4798      	blx	r3
 8003072:	e000      	b.n	8003076 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003074:	bf00      	nop
    }
  }
}
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
 8003088:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003098:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	2b40      	cmp	r3, #64	; 0x40
 80030a8:	d108      	bne.n	80030bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030ba:	e007      	b.n	80030cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	60da      	str	r2, [r3, #12]
}
 80030cc:	bf00      	nop
 80030ce:	3714      	adds	r7, #20
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	3b10      	subs	r3, #16
 80030e8:	4a14      	ldr	r2, [pc, #80]	; (800313c <DMA_CalcBaseAndBitshift+0x64>)
 80030ea:	fba2 2303 	umull	r2, r3, r2, r3
 80030ee:	091b      	lsrs	r3, r3, #4
 80030f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030f2:	4a13      	ldr	r2, [pc, #76]	; (8003140 <DMA_CalcBaseAndBitshift+0x68>)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4413      	add	r3, r2
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	461a      	mov	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2b03      	cmp	r3, #3
 8003104:	d909      	bls.n	800311a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800310e:	f023 0303 	bic.w	r3, r3, #3
 8003112:	1d1a      	adds	r2, r3, #4
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	659a      	str	r2, [r3, #88]	; 0x58
 8003118:	e007      	b.n	800312a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003122:	f023 0303 	bic.w	r3, r3, #3
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	aaaaaaab 	.word	0xaaaaaaab
 8003140:	0800b7c8 	.word	0x0800b7c8

08003144 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800314c:	2300      	movs	r3, #0
 800314e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003154:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d11f      	bne.n	800319e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	2b03      	cmp	r3, #3
 8003162:	d856      	bhi.n	8003212 <DMA_CheckFifoParam+0xce>
 8003164:	a201      	add	r2, pc, #4	; (adr r2, 800316c <DMA_CheckFifoParam+0x28>)
 8003166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316a:	bf00      	nop
 800316c:	0800317d 	.word	0x0800317d
 8003170:	0800318f 	.word	0x0800318f
 8003174:	0800317d 	.word	0x0800317d
 8003178:	08003213 	.word	0x08003213
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003180:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d046      	beq.n	8003216 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800318c:	e043      	b.n	8003216 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003192:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003196:	d140      	bne.n	800321a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800319c:	e03d      	b.n	800321a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031a6:	d121      	bne.n	80031ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2b03      	cmp	r3, #3
 80031ac:	d837      	bhi.n	800321e <DMA_CheckFifoParam+0xda>
 80031ae:	a201      	add	r2, pc, #4	; (adr r2, 80031b4 <DMA_CheckFifoParam+0x70>)
 80031b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b4:	080031c5 	.word	0x080031c5
 80031b8:	080031cb 	.word	0x080031cb
 80031bc:	080031c5 	.word	0x080031c5
 80031c0:	080031dd 	.word	0x080031dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	73fb      	strb	r3, [r7, #15]
      break;
 80031c8:	e030      	b.n	800322c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d025      	beq.n	8003222 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031da:	e022      	b.n	8003222 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031e4:	d11f      	bne.n	8003226 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031ea:	e01c      	b.n	8003226 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d903      	bls.n	80031fa <DMA_CheckFifoParam+0xb6>
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	2b03      	cmp	r3, #3
 80031f6:	d003      	beq.n	8003200 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031f8:	e018      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	73fb      	strb	r3, [r7, #15]
      break;
 80031fe:	e015      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003204:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00e      	beq.n	800322a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	73fb      	strb	r3, [r7, #15]
      break;
 8003210:	e00b      	b.n	800322a <DMA_CheckFifoParam+0xe6>
      break;
 8003212:	bf00      	nop
 8003214:	e00a      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 8003216:	bf00      	nop
 8003218:	e008      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 800321a:	bf00      	nop
 800321c:	e006      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 800321e:	bf00      	nop
 8003220:	e004      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 8003222:	bf00      	nop
 8003224:	e002      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;   
 8003226:	bf00      	nop
 8003228:	e000      	b.n	800322c <DMA_CheckFifoParam+0xe8>
      break;
 800322a:	bf00      	nop
    }
  } 
  
  return status; 
 800322c:	7bfb      	ldrb	r3, [r7, #15]
}
 800322e:	4618      	mov	r0, r3
 8003230:	3714      	adds	r7, #20
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop

0800323c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800323c:	b480      	push	{r7}
 800323e:	b089      	sub	sp, #36	; 0x24
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003246:	2300      	movs	r3, #0
 8003248:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800324a:	2300      	movs	r3, #0
 800324c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800324e:	2300      	movs	r3, #0
 8003250:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003252:	2300      	movs	r3, #0
 8003254:	61fb      	str	r3, [r7, #28]
 8003256:	e16b      	b.n	8003530 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003258:	2201      	movs	r2, #1
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	4013      	ands	r3, r2
 800326a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	429a      	cmp	r2, r3
 8003272:	f040 815a 	bne.w	800352a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f003 0303 	and.w	r3, r3, #3
 800327e:	2b01      	cmp	r3, #1
 8003280:	d005      	beq.n	800328e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800328a:	2b02      	cmp	r3, #2
 800328c:	d130      	bne.n	80032f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	2203      	movs	r2, #3
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43db      	mvns	r3, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4013      	ands	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	68da      	ldr	r2, [r3, #12]
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032c4:	2201      	movs	r2, #1
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4013      	ands	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	091b      	lsrs	r3, r3, #4
 80032da:	f003 0201 	and.w	r2, r3, #1
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f003 0303 	and.w	r3, r3, #3
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d017      	beq.n	800332c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	2203      	movs	r2, #3
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f003 0303 	and.w	r3, r3, #3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d123      	bne.n	8003380 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	08da      	lsrs	r2, r3, #3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3208      	adds	r2, #8
 8003340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003344:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	220f      	movs	r2, #15
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	43db      	mvns	r3, r3
 8003356:	69ba      	ldr	r2, [r7, #24]
 8003358:	4013      	ands	r3, r2
 800335a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	691a      	ldr	r2, [r3, #16]
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	4313      	orrs	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	08da      	lsrs	r2, r3, #3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3208      	adds	r2, #8
 800337a:	69b9      	ldr	r1, [r7, #24]
 800337c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	2203      	movs	r2, #3
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	43db      	mvns	r3, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4013      	ands	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 0203 	and.w	r2, r3, #3
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f000 80b4 	beq.w	800352a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033c2:	2300      	movs	r3, #0
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	4b60      	ldr	r3, [pc, #384]	; (8003548 <HAL_GPIO_Init+0x30c>)
 80033c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ca:	4a5f      	ldr	r2, [pc, #380]	; (8003548 <HAL_GPIO_Init+0x30c>)
 80033cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033d0:	6453      	str	r3, [r2, #68]	; 0x44
 80033d2:	4b5d      	ldr	r3, [pc, #372]	; (8003548 <HAL_GPIO_Init+0x30c>)
 80033d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033da:	60fb      	str	r3, [r7, #12]
 80033dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033de:	4a5b      	ldr	r2, [pc, #364]	; (800354c <HAL_GPIO_Init+0x310>)
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	089b      	lsrs	r3, r3, #2
 80033e4:	3302      	adds	r3, #2
 80033e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f003 0303 	and.w	r3, r3, #3
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	220f      	movs	r2, #15
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	43db      	mvns	r3, r3
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	4013      	ands	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a52      	ldr	r2, [pc, #328]	; (8003550 <HAL_GPIO_Init+0x314>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d02b      	beq.n	8003462 <HAL_GPIO_Init+0x226>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a51      	ldr	r2, [pc, #324]	; (8003554 <HAL_GPIO_Init+0x318>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d025      	beq.n	800345e <HAL_GPIO_Init+0x222>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a50      	ldr	r2, [pc, #320]	; (8003558 <HAL_GPIO_Init+0x31c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01f      	beq.n	800345a <HAL_GPIO_Init+0x21e>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a4f      	ldr	r2, [pc, #316]	; (800355c <HAL_GPIO_Init+0x320>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d019      	beq.n	8003456 <HAL_GPIO_Init+0x21a>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a4e      	ldr	r2, [pc, #312]	; (8003560 <HAL_GPIO_Init+0x324>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d013      	beq.n	8003452 <HAL_GPIO_Init+0x216>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a4d      	ldr	r2, [pc, #308]	; (8003564 <HAL_GPIO_Init+0x328>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00d      	beq.n	800344e <HAL_GPIO_Init+0x212>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a4c      	ldr	r2, [pc, #304]	; (8003568 <HAL_GPIO_Init+0x32c>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d007      	beq.n	800344a <HAL_GPIO_Init+0x20e>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a4b      	ldr	r2, [pc, #300]	; (800356c <HAL_GPIO_Init+0x330>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d101      	bne.n	8003446 <HAL_GPIO_Init+0x20a>
 8003442:	2307      	movs	r3, #7
 8003444:	e00e      	b.n	8003464 <HAL_GPIO_Init+0x228>
 8003446:	2308      	movs	r3, #8
 8003448:	e00c      	b.n	8003464 <HAL_GPIO_Init+0x228>
 800344a:	2306      	movs	r3, #6
 800344c:	e00a      	b.n	8003464 <HAL_GPIO_Init+0x228>
 800344e:	2305      	movs	r3, #5
 8003450:	e008      	b.n	8003464 <HAL_GPIO_Init+0x228>
 8003452:	2304      	movs	r3, #4
 8003454:	e006      	b.n	8003464 <HAL_GPIO_Init+0x228>
 8003456:	2303      	movs	r3, #3
 8003458:	e004      	b.n	8003464 <HAL_GPIO_Init+0x228>
 800345a:	2302      	movs	r3, #2
 800345c:	e002      	b.n	8003464 <HAL_GPIO_Init+0x228>
 800345e:	2301      	movs	r3, #1
 8003460:	e000      	b.n	8003464 <HAL_GPIO_Init+0x228>
 8003462:	2300      	movs	r3, #0
 8003464:	69fa      	ldr	r2, [r7, #28]
 8003466:	f002 0203 	and.w	r2, r2, #3
 800346a:	0092      	lsls	r2, r2, #2
 800346c:	4093      	lsls	r3, r2
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	4313      	orrs	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003474:	4935      	ldr	r1, [pc, #212]	; (800354c <HAL_GPIO_Init+0x310>)
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	089b      	lsrs	r3, r3, #2
 800347a:	3302      	adds	r3, #2
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003482:	4b3b      	ldr	r3, [pc, #236]	; (8003570 <HAL_GPIO_Init+0x334>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	43db      	mvns	r3, r3
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	4013      	ands	r3, r2
 8003490:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d003      	beq.n	80034a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034a6:	4a32      	ldr	r2, [pc, #200]	; (8003570 <HAL_GPIO_Init+0x334>)
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034ac:	4b30      	ldr	r3, [pc, #192]	; (8003570 <HAL_GPIO_Init+0x334>)
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	43db      	mvns	r3, r3
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	4013      	ands	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d003      	beq.n	80034d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034d0:	4a27      	ldr	r2, [pc, #156]	; (8003570 <HAL_GPIO_Init+0x334>)
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034d6:	4b26      	ldr	r3, [pc, #152]	; (8003570 <HAL_GPIO_Init+0x334>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	43db      	mvns	r3, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4013      	ands	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034fa:	4a1d      	ldr	r2, [pc, #116]	; (8003570 <HAL_GPIO_Init+0x334>)
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003500:	4b1b      	ldr	r3, [pc, #108]	; (8003570 <HAL_GPIO_Init+0x334>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003524:	4a12      	ldr	r2, [pc, #72]	; (8003570 <HAL_GPIO_Init+0x334>)
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3301      	adds	r3, #1
 800352e:	61fb      	str	r3, [r7, #28]
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	2b0f      	cmp	r3, #15
 8003534:	f67f ae90 	bls.w	8003258 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003538:	bf00      	nop
 800353a:	bf00      	nop
 800353c:	3724      	adds	r7, #36	; 0x24
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	40023800 	.word	0x40023800
 800354c:	40013800 	.word	0x40013800
 8003550:	40020000 	.word	0x40020000
 8003554:	40020400 	.word	0x40020400
 8003558:	40020800 	.word	0x40020800
 800355c:	40020c00 	.word	0x40020c00
 8003560:	40021000 	.word	0x40021000
 8003564:	40021400 	.word	0x40021400
 8003568:	40021800 	.word	0x40021800
 800356c:	40021c00 	.word	0x40021c00
 8003570:	40013c00 	.word	0x40013c00

08003574 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	460b      	mov	r3, r1
 800357e:	807b      	strh	r3, [r7, #2]
 8003580:	4613      	mov	r3, r2
 8003582:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003584:	787b      	ldrb	r3, [r7, #1]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800358a:	887a      	ldrh	r2, [r7, #2]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003590:	e003      	b.n	800359a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003592:	887b      	ldrh	r3, [r7, #2]
 8003594:	041a      	lsls	r2, r3, #16
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	619a      	str	r2, [r3, #24]
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
	...

080035a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e12b      	b.n	8003812 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d106      	bne.n	80035d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fd feec 	bl	80013ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2224      	movs	r2, #36	; 0x24
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 0201 	bic.w	r2, r2, #1
 80035ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800360a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800360c:	f000 fd80 	bl	8004110 <HAL_RCC_GetPCLK1Freq>
 8003610:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	4a81      	ldr	r2, [pc, #516]	; (800381c <HAL_I2C_Init+0x274>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d807      	bhi.n	800362c <HAL_I2C_Init+0x84>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	4a80      	ldr	r2, [pc, #512]	; (8003820 <HAL_I2C_Init+0x278>)
 8003620:	4293      	cmp	r3, r2
 8003622:	bf94      	ite	ls
 8003624:	2301      	movls	r3, #1
 8003626:	2300      	movhi	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	e006      	b.n	800363a <HAL_I2C_Init+0x92>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4a7d      	ldr	r2, [pc, #500]	; (8003824 <HAL_I2C_Init+0x27c>)
 8003630:	4293      	cmp	r3, r2
 8003632:	bf94      	ite	ls
 8003634:	2301      	movls	r3, #1
 8003636:	2300      	movhi	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e0e7      	b.n	8003812 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4a78      	ldr	r2, [pc, #480]	; (8003828 <HAL_I2C_Init+0x280>)
 8003646:	fba2 2303 	umull	r2, r3, r2, r3
 800364a:	0c9b      	lsrs	r3, r3, #18
 800364c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	430a      	orrs	r2, r1
 8003660:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	4a6a      	ldr	r2, [pc, #424]	; (800381c <HAL_I2C_Init+0x274>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d802      	bhi.n	800367c <HAL_I2C_Init+0xd4>
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	3301      	adds	r3, #1
 800367a:	e009      	b.n	8003690 <HAL_I2C_Init+0xe8>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003682:	fb02 f303 	mul.w	r3, r2, r3
 8003686:	4a69      	ldr	r2, [pc, #420]	; (800382c <HAL_I2C_Init+0x284>)
 8003688:	fba2 2303 	umull	r2, r3, r2, r3
 800368c:	099b      	lsrs	r3, r3, #6
 800368e:	3301      	adds	r3, #1
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6812      	ldr	r2, [r2, #0]
 8003694:	430b      	orrs	r3, r1
 8003696:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	69db      	ldr	r3, [r3, #28]
 800369e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	495c      	ldr	r1, [pc, #368]	; (800381c <HAL_I2C_Init+0x274>)
 80036ac:	428b      	cmp	r3, r1
 80036ae:	d819      	bhi.n	80036e4 <HAL_I2C_Init+0x13c>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	1e59      	subs	r1, r3, #1
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80036be:	1c59      	adds	r1, r3, #1
 80036c0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036c4:	400b      	ands	r3, r1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00a      	beq.n	80036e0 <HAL_I2C_Init+0x138>
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	1e59      	subs	r1, r3, #1
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036d8:	3301      	adds	r3, #1
 80036da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036de:	e051      	b.n	8003784 <HAL_I2C_Init+0x1dc>
 80036e0:	2304      	movs	r3, #4
 80036e2:	e04f      	b.n	8003784 <HAL_I2C_Init+0x1dc>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d111      	bne.n	8003710 <HAL_I2C_Init+0x168>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	1e58      	subs	r0, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6859      	ldr	r1, [r3, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	440b      	add	r3, r1
 80036fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fe:	3301      	adds	r3, #1
 8003700:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003704:	2b00      	cmp	r3, #0
 8003706:	bf0c      	ite	eq
 8003708:	2301      	moveq	r3, #1
 800370a:	2300      	movne	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	e012      	b.n	8003736 <HAL_I2C_Init+0x18e>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	1e58      	subs	r0, r3, #1
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6859      	ldr	r1, [r3, #4]
 8003718:	460b      	mov	r3, r1
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	440b      	add	r3, r1
 800371e:	0099      	lsls	r1, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	fbb0 f3f3 	udiv	r3, r0, r3
 8003726:	3301      	adds	r3, #1
 8003728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800372c:	2b00      	cmp	r3, #0
 800372e:	bf0c      	ite	eq
 8003730:	2301      	moveq	r3, #1
 8003732:	2300      	movne	r3, #0
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <HAL_I2C_Init+0x196>
 800373a:	2301      	movs	r3, #1
 800373c:	e022      	b.n	8003784 <HAL_I2C_Init+0x1dc>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10e      	bne.n	8003764 <HAL_I2C_Init+0x1bc>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	1e58      	subs	r0, r3, #1
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6859      	ldr	r1, [r3, #4]
 800374e:	460b      	mov	r3, r1
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	440b      	add	r3, r1
 8003754:	fbb0 f3f3 	udiv	r3, r0, r3
 8003758:	3301      	adds	r3, #1
 800375a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800375e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003762:	e00f      	b.n	8003784 <HAL_I2C_Init+0x1dc>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	1e58      	subs	r0, r3, #1
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6859      	ldr	r1, [r3, #4]
 800376c:	460b      	mov	r3, r1
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	0099      	lsls	r1, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	fbb0 f3f3 	udiv	r3, r0, r3
 800377a:	3301      	adds	r3, #1
 800377c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003780:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	6809      	ldr	r1, [r1, #0]
 8003788:	4313      	orrs	r3, r2
 800378a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	69da      	ldr	r2, [r3, #28]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	431a      	orrs	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	430a      	orrs	r2, r1
 80037a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6911      	ldr	r1, [r2, #16]
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	68d2      	ldr	r2, [r2, #12]
 80037be:	4311      	orrs	r1, r2
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6812      	ldr	r2, [r2, #0]
 80037c4:	430b      	orrs	r3, r1
 80037c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	695a      	ldr	r2, [r3, #20]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0201 	orr.w	r2, r2, #1
 80037f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2220      	movs	r2, #32
 80037fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	000186a0 	.word	0x000186a0
 8003820:	001e847f 	.word	0x001e847f
 8003824:	003d08ff 	.word	0x003d08ff
 8003828:	431bde83 	.word	0x431bde83
 800382c:	10624dd3 	.word	0x10624dd3

08003830 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e267      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d075      	beq.n	800393a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800384e:	4b88      	ldr	r3, [pc, #544]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f003 030c 	and.w	r3, r3, #12
 8003856:	2b04      	cmp	r3, #4
 8003858:	d00c      	beq.n	8003874 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800385a:	4b85      	ldr	r3, [pc, #532]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003862:	2b08      	cmp	r3, #8
 8003864:	d112      	bne.n	800388c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003866:	4b82      	ldr	r3, [pc, #520]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800386e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003872:	d10b      	bne.n	800388c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003874:	4b7e      	ldr	r3, [pc, #504]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d05b      	beq.n	8003938 <HAL_RCC_OscConfig+0x108>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d157      	bne.n	8003938 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e242      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003894:	d106      	bne.n	80038a4 <HAL_RCC_OscConfig+0x74>
 8003896:	4b76      	ldr	r3, [pc, #472]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a75      	ldr	r2, [pc, #468]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 800389c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	e01d      	b.n	80038e0 <HAL_RCC_OscConfig+0xb0>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038ac:	d10c      	bne.n	80038c8 <HAL_RCC_OscConfig+0x98>
 80038ae:	4b70      	ldr	r3, [pc, #448]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a6f      	ldr	r2, [pc, #444]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80038b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038b8:	6013      	str	r3, [r2, #0]
 80038ba:	4b6d      	ldr	r3, [pc, #436]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a6c      	ldr	r2, [pc, #432]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80038c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c4:	6013      	str	r3, [r2, #0]
 80038c6:	e00b      	b.n	80038e0 <HAL_RCC_OscConfig+0xb0>
 80038c8:	4b69      	ldr	r3, [pc, #420]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a68      	ldr	r2, [pc, #416]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80038ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038d2:	6013      	str	r3, [r2, #0]
 80038d4:	4b66      	ldr	r3, [pc, #408]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a65      	ldr	r2, [pc, #404]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80038da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d013      	beq.n	8003910 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e8:	f7fe ff48 	bl	800277c <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038f0:	f7fe ff44 	bl	800277c <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b64      	cmp	r3, #100	; 0x64
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e207      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003902:	4b5b      	ldr	r3, [pc, #364]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d0f0      	beq.n	80038f0 <HAL_RCC_OscConfig+0xc0>
 800390e:	e014      	b.n	800393a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003910:	f7fe ff34 	bl	800277c <HAL_GetTick>
 8003914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003918:	f7fe ff30 	bl	800277c <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b64      	cmp	r3, #100	; 0x64
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e1f3      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800392a:	4b51      	ldr	r3, [pc, #324]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1f0      	bne.n	8003918 <HAL_RCC_OscConfig+0xe8>
 8003936:	e000      	b.n	800393a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d063      	beq.n	8003a0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003946:	4b4a      	ldr	r3, [pc, #296]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f003 030c 	and.w	r3, r3, #12
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00b      	beq.n	800396a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003952:	4b47      	ldr	r3, [pc, #284]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800395a:	2b08      	cmp	r3, #8
 800395c:	d11c      	bne.n	8003998 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800395e:	4b44      	ldr	r3, [pc, #272]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d116      	bne.n	8003998 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800396a:	4b41      	ldr	r3, [pc, #260]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d005      	beq.n	8003982 <HAL_RCC_OscConfig+0x152>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d001      	beq.n	8003982 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e1c7      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003982:	4b3b      	ldr	r3, [pc, #236]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	00db      	lsls	r3, r3, #3
 8003990:	4937      	ldr	r1, [pc, #220]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003992:	4313      	orrs	r3, r2
 8003994:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003996:	e03a      	b.n	8003a0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d020      	beq.n	80039e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039a0:	4b34      	ldr	r3, [pc, #208]	; (8003a74 <HAL_RCC_OscConfig+0x244>)
 80039a2:	2201      	movs	r2, #1
 80039a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a6:	f7fe fee9 	bl	800277c <HAL_GetTick>
 80039aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ac:	e008      	b.n	80039c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039ae:	f7fe fee5 	bl	800277c <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e1a8      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c0:	4b2b      	ldr	r3, [pc, #172]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d0f0      	beq.n	80039ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039cc:	4b28      	ldr	r3, [pc, #160]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	00db      	lsls	r3, r3, #3
 80039da:	4925      	ldr	r1, [pc, #148]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	600b      	str	r3, [r1, #0]
 80039e0:	e015      	b.n	8003a0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039e2:	4b24      	ldr	r3, [pc, #144]	; (8003a74 <HAL_RCC_OscConfig+0x244>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e8:	f7fe fec8 	bl	800277c <HAL_GetTick>
 80039ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039f0:	f7fe fec4 	bl	800277c <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e187      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a02:	4b1b      	ldr	r3, [pc, #108]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1f0      	bne.n	80039f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d036      	beq.n	8003a88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d016      	beq.n	8003a50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a22:	4b15      	ldr	r3, [pc, #84]	; (8003a78 <HAL_RCC_OscConfig+0x248>)
 8003a24:	2201      	movs	r2, #1
 8003a26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a28:	f7fe fea8 	bl	800277c <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a30:	f7fe fea4 	bl	800277c <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e167      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a42:	4b0b      	ldr	r3, [pc, #44]	; (8003a70 <HAL_RCC_OscConfig+0x240>)
 8003a44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0f0      	beq.n	8003a30 <HAL_RCC_OscConfig+0x200>
 8003a4e:	e01b      	b.n	8003a88 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a50:	4b09      	ldr	r3, [pc, #36]	; (8003a78 <HAL_RCC_OscConfig+0x248>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a56:	f7fe fe91 	bl	800277c <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a5c:	e00e      	b.n	8003a7c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a5e:	f7fe fe8d 	bl	800277c <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d907      	bls.n	8003a7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e150      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
 8003a70:	40023800 	.word	0x40023800
 8003a74:	42470000 	.word	0x42470000
 8003a78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a7c:	4b88      	ldr	r3, [pc, #544]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003a7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1ea      	bne.n	8003a5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f000 8097 	beq.w	8003bc4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a96:	2300      	movs	r3, #0
 8003a98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a9a:	4b81      	ldr	r3, [pc, #516]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d10f      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60bb      	str	r3, [r7, #8]
 8003aaa:	4b7d      	ldr	r3, [pc, #500]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	4a7c      	ldr	r2, [pc, #496]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8003ab6:	4b7a      	ldr	r3, [pc, #488]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003abe:	60bb      	str	r3, [r7, #8]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac6:	4b77      	ldr	r3, [pc, #476]	; (8003ca4 <HAL_RCC_OscConfig+0x474>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d118      	bne.n	8003b04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ad2:	4b74      	ldr	r3, [pc, #464]	; (8003ca4 <HAL_RCC_OscConfig+0x474>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a73      	ldr	r2, [pc, #460]	; (8003ca4 <HAL_RCC_OscConfig+0x474>)
 8003ad8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003adc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ade:	f7fe fe4d 	bl	800277c <HAL_GetTick>
 8003ae2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae4:	e008      	b.n	8003af8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae6:	f7fe fe49 	bl	800277c <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e10c      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af8:	4b6a      	ldr	r3, [pc, #424]	; (8003ca4 <HAL_RCC_OscConfig+0x474>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0f0      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d106      	bne.n	8003b1a <HAL_RCC_OscConfig+0x2ea>
 8003b0c:	4b64      	ldr	r3, [pc, #400]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b10:	4a63      	ldr	r2, [pc, #396]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b12:	f043 0301 	orr.w	r3, r3, #1
 8003b16:	6713      	str	r3, [r2, #112]	; 0x70
 8003b18:	e01c      	b.n	8003b54 <HAL_RCC_OscConfig+0x324>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	2b05      	cmp	r3, #5
 8003b20:	d10c      	bne.n	8003b3c <HAL_RCC_OscConfig+0x30c>
 8003b22:	4b5f      	ldr	r3, [pc, #380]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b26:	4a5e      	ldr	r2, [pc, #376]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b28:	f043 0304 	orr.w	r3, r3, #4
 8003b2c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b2e:	4b5c      	ldr	r3, [pc, #368]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b32:	4a5b      	ldr	r2, [pc, #364]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b34:	f043 0301 	orr.w	r3, r3, #1
 8003b38:	6713      	str	r3, [r2, #112]	; 0x70
 8003b3a:	e00b      	b.n	8003b54 <HAL_RCC_OscConfig+0x324>
 8003b3c:	4b58      	ldr	r3, [pc, #352]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b40:	4a57      	ldr	r2, [pc, #348]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b42:	f023 0301 	bic.w	r3, r3, #1
 8003b46:	6713      	str	r3, [r2, #112]	; 0x70
 8003b48:	4b55      	ldr	r3, [pc, #340]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b4c:	4a54      	ldr	r2, [pc, #336]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b4e:	f023 0304 	bic.w	r3, r3, #4
 8003b52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d015      	beq.n	8003b88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b5c:	f7fe fe0e 	bl	800277c <HAL_GetTick>
 8003b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b62:	e00a      	b.n	8003b7a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b64:	f7fe fe0a 	bl	800277c <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d901      	bls.n	8003b7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e0cb      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b7a:	4b49      	ldr	r3, [pc, #292]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d0ee      	beq.n	8003b64 <HAL_RCC_OscConfig+0x334>
 8003b86:	e014      	b.n	8003bb2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b88:	f7fe fdf8 	bl	800277c <HAL_GetTick>
 8003b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b8e:	e00a      	b.n	8003ba6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b90:	f7fe fdf4 	bl	800277c <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e0b5      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ba6:	4b3e      	ldr	r3, [pc, #248]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1ee      	bne.n	8003b90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bb2:	7dfb      	ldrb	r3, [r7, #23]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d105      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bb8:	4b39      	ldr	r3, [pc, #228]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbc:	4a38      	ldr	r2, [pc, #224]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003bbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bc2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 80a1 	beq.w	8003d10 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bce:	4b34      	ldr	r3, [pc, #208]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 030c 	and.w	r3, r3, #12
 8003bd6:	2b08      	cmp	r3, #8
 8003bd8:	d05c      	beq.n	8003c94 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d141      	bne.n	8003c66 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003be2:	4b31      	ldr	r3, [pc, #196]	; (8003ca8 <HAL_RCC_OscConfig+0x478>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be8:	f7fe fdc8 	bl	800277c <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bf0:	f7fe fdc4 	bl	800277c <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e087      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c02:	4b27      	ldr	r3, [pc, #156]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1f0      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69da      	ldr	r2, [r3, #28]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1c:	019b      	lsls	r3, r3, #6
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c24:	085b      	lsrs	r3, r3, #1
 8003c26:	3b01      	subs	r3, #1
 8003c28:	041b      	lsls	r3, r3, #16
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c30:	061b      	lsls	r3, r3, #24
 8003c32:	491b      	ldr	r1, [pc, #108]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c38:	4b1b      	ldr	r3, [pc, #108]	; (8003ca8 <HAL_RCC_OscConfig+0x478>)
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c3e:	f7fe fd9d 	bl	800277c <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c46:	f7fe fd99 	bl	800277c <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e05c      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c58:	4b11      	ldr	r3, [pc, #68]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0f0      	beq.n	8003c46 <HAL_RCC_OscConfig+0x416>
 8003c64:	e054      	b.n	8003d10 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c66:	4b10      	ldr	r3, [pc, #64]	; (8003ca8 <HAL_RCC_OscConfig+0x478>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6c:	f7fe fd86 	bl	800277c <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c74:	f7fe fd82 	bl	800277c <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e045      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c86:	4b06      	ldr	r3, [pc, #24]	; (8003ca0 <HAL_RCC_OscConfig+0x470>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0x444>
 8003c92:	e03d      	b.n	8003d10 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	699b      	ldr	r3, [r3, #24]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d107      	bne.n	8003cac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e038      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
 8003ca0:	40023800 	.word	0x40023800
 8003ca4:	40007000 	.word	0x40007000
 8003ca8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cac:	4b1b      	ldr	r3, [pc, #108]	; (8003d1c <HAL_RCC_OscConfig+0x4ec>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d028      	beq.n	8003d0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d121      	bne.n	8003d0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d11a      	bne.n	8003d0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003cdc:	4013      	ands	r3, r2
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ce2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d111      	bne.n	8003d0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf2:	085b      	lsrs	r3, r3, #1
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d107      	bne.n	8003d0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d06:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d001      	beq.n	8003d10 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e000      	b.n	8003d12 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3718      	adds	r7, #24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	40023800 	.word	0x40023800

08003d20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0cc      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d34:	4b68      	ldr	r3, [pc, #416]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0307 	and.w	r3, r3, #7
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d90c      	bls.n	8003d5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d42:	4b65      	ldr	r3, [pc, #404]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	b2d2      	uxtb	r2, r2
 8003d48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d4a:	4b63      	ldr	r3, [pc, #396]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0307 	and.w	r3, r3, #7
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d001      	beq.n	8003d5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0b8      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d020      	beq.n	8003daa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d005      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d74:	4b59      	ldr	r3, [pc, #356]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	4a58      	ldr	r2, [pc, #352]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0308 	and.w	r3, r3, #8
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d8c:	4b53      	ldr	r3, [pc, #332]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	4a52      	ldr	r2, [pc, #328]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d98:	4b50      	ldr	r3, [pc, #320]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	494d      	ldr	r1, [pc, #308]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d044      	beq.n	8003e40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d107      	bne.n	8003dce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dbe:	4b47      	ldr	r3, [pc, #284]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d119      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e07f      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d003      	beq.n	8003dde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dda:	2b03      	cmp	r3, #3
 8003ddc:	d107      	bne.n	8003dee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dde:	4b3f      	ldr	r3, [pc, #252]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d109      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e06f      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dee:	4b3b      	ldr	r3, [pc, #236]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e067      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dfe:	4b37      	ldr	r3, [pc, #220]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f023 0203 	bic.w	r2, r3, #3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	4934      	ldr	r1, [pc, #208]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e10:	f7fe fcb4 	bl	800277c <HAL_GetTick>
 8003e14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e16:	e00a      	b.n	8003e2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e18:	f7fe fcb0 	bl	800277c <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e04f      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e2e:	4b2b      	ldr	r3, [pc, #172]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 020c 	and.w	r2, r3, #12
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d1eb      	bne.n	8003e18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e40:	4b25      	ldr	r3, [pc, #148]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d20c      	bcs.n	8003e68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4e:	4b22      	ldr	r3, [pc, #136]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e50:	683a      	ldr	r2, [r7, #0]
 8003e52:	b2d2      	uxtb	r2, r2
 8003e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e56:	4b20      	ldr	r3, [pc, #128]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0307 	and.w	r3, r3, #7
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d001      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e032      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0304 	and.w	r3, r3, #4
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e74:	4b19      	ldr	r3, [pc, #100]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	4916      	ldr	r1, [pc, #88]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0308 	and.w	r3, r3, #8
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d009      	beq.n	8003ea6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e92:	4b12      	ldr	r3, [pc, #72]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	490e      	ldr	r1, [pc, #56]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ea6:	f000 f821 	bl	8003eec <HAL_RCC_GetSysClockFreq>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	4b0b      	ldr	r3, [pc, #44]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	091b      	lsrs	r3, r3, #4
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	490a      	ldr	r1, [pc, #40]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb8:	5ccb      	ldrb	r3, [r1, r3]
 8003eba:	fa22 f303 	lsr.w	r3, r2, r3
 8003ebe:	4a09      	ldr	r2, [pc, #36]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ec0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ec2:	4b09      	ldr	r3, [pc, #36]	; (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fe fc14 	bl	80026f4 <HAL_InitTick>

  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	40023c00 	.word	0x40023c00
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	0800b7b0 	.word	0x0800b7b0
 8003ee4:	20000000 	.word	0x20000000
 8003ee8:	20000004 	.word	0x20000004

08003eec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003eec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ef0:	b094      	sub	sp, #80	; 0x50
 8003ef2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	647b      	str	r3, [r7, #68]	; 0x44
 8003ef8:	2300      	movs	r3, #0
 8003efa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003efc:	2300      	movs	r3, #0
 8003efe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003f00:	2300      	movs	r3, #0
 8003f02:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f04:	4b79      	ldr	r3, [pc, #484]	; (80040ec <HAL_RCC_GetSysClockFreq+0x200>)
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f003 030c 	and.w	r3, r3, #12
 8003f0c:	2b08      	cmp	r3, #8
 8003f0e:	d00d      	beq.n	8003f2c <HAL_RCC_GetSysClockFreq+0x40>
 8003f10:	2b08      	cmp	r3, #8
 8003f12:	f200 80e1 	bhi.w	80040d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <HAL_RCC_GetSysClockFreq+0x34>
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	d003      	beq.n	8003f26 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f1e:	e0db      	b.n	80040d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f20:	4b73      	ldr	r3, [pc, #460]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f22:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003f24:	e0db      	b.n	80040de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f26:	4b73      	ldr	r3, [pc, #460]	; (80040f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f28:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f2a:	e0d8      	b.n	80040de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f2c:	4b6f      	ldr	r3, [pc, #444]	; (80040ec <HAL_RCC_GetSysClockFreq+0x200>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f34:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f36:	4b6d      	ldr	r3, [pc, #436]	; (80040ec <HAL_RCC_GetSysClockFreq+0x200>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d063      	beq.n	800400a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f42:	4b6a      	ldr	r3, [pc, #424]	; (80040ec <HAL_RCC_GetSysClockFreq+0x200>)
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	099b      	lsrs	r3, r3, #6
 8003f48:	2200      	movs	r2, #0
 8003f4a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f4c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f54:	633b      	str	r3, [r7, #48]	; 0x30
 8003f56:	2300      	movs	r3, #0
 8003f58:	637b      	str	r3, [r7, #52]	; 0x34
 8003f5a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003f5e:	4622      	mov	r2, r4
 8003f60:	462b      	mov	r3, r5
 8003f62:	f04f 0000 	mov.w	r0, #0
 8003f66:	f04f 0100 	mov.w	r1, #0
 8003f6a:	0159      	lsls	r1, r3, #5
 8003f6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f70:	0150      	lsls	r0, r2, #5
 8003f72:	4602      	mov	r2, r0
 8003f74:	460b      	mov	r3, r1
 8003f76:	4621      	mov	r1, r4
 8003f78:	1a51      	subs	r1, r2, r1
 8003f7a:	6139      	str	r1, [r7, #16]
 8003f7c:	4629      	mov	r1, r5
 8003f7e:	eb63 0301 	sbc.w	r3, r3, r1
 8003f82:	617b      	str	r3, [r7, #20]
 8003f84:	f04f 0200 	mov.w	r2, #0
 8003f88:	f04f 0300 	mov.w	r3, #0
 8003f8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f90:	4659      	mov	r1, fp
 8003f92:	018b      	lsls	r3, r1, #6
 8003f94:	4651      	mov	r1, sl
 8003f96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f9a:	4651      	mov	r1, sl
 8003f9c:	018a      	lsls	r2, r1, #6
 8003f9e:	4651      	mov	r1, sl
 8003fa0:	ebb2 0801 	subs.w	r8, r2, r1
 8003fa4:	4659      	mov	r1, fp
 8003fa6:	eb63 0901 	sbc.w	r9, r3, r1
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	f04f 0300 	mov.w	r3, #0
 8003fb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fbe:	4690      	mov	r8, r2
 8003fc0:	4699      	mov	r9, r3
 8003fc2:	4623      	mov	r3, r4
 8003fc4:	eb18 0303 	adds.w	r3, r8, r3
 8003fc8:	60bb      	str	r3, [r7, #8]
 8003fca:	462b      	mov	r3, r5
 8003fcc:	eb49 0303 	adc.w	r3, r9, r3
 8003fd0:	60fb      	str	r3, [r7, #12]
 8003fd2:	f04f 0200 	mov.w	r2, #0
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003fde:	4629      	mov	r1, r5
 8003fe0:	024b      	lsls	r3, r1, #9
 8003fe2:	4621      	mov	r1, r4
 8003fe4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fe8:	4621      	mov	r1, r4
 8003fea:	024a      	lsls	r2, r1, #9
 8003fec:	4610      	mov	r0, r2
 8003fee:	4619      	mov	r1, r3
 8003ff0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ff6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ff8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ffc:	f7fc fe44 	bl	8000c88 <__aeabi_uldivmod>
 8004000:	4602      	mov	r2, r0
 8004002:	460b      	mov	r3, r1
 8004004:	4613      	mov	r3, r2
 8004006:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004008:	e058      	b.n	80040bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800400a:	4b38      	ldr	r3, [pc, #224]	; (80040ec <HAL_RCC_GetSysClockFreq+0x200>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	099b      	lsrs	r3, r3, #6
 8004010:	2200      	movs	r2, #0
 8004012:	4618      	mov	r0, r3
 8004014:	4611      	mov	r1, r2
 8004016:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800401a:	623b      	str	r3, [r7, #32]
 800401c:	2300      	movs	r3, #0
 800401e:	627b      	str	r3, [r7, #36]	; 0x24
 8004020:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004024:	4642      	mov	r2, r8
 8004026:	464b      	mov	r3, r9
 8004028:	f04f 0000 	mov.w	r0, #0
 800402c:	f04f 0100 	mov.w	r1, #0
 8004030:	0159      	lsls	r1, r3, #5
 8004032:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004036:	0150      	lsls	r0, r2, #5
 8004038:	4602      	mov	r2, r0
 800403a:	460b      	mov	r3, r1
 800403c:	4641      	mov	r1, r8
 800403e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004042:	4649      	mov	r1, r9
 8004044:	eb63 0b01 	sbc.w	fp, r3, r1
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	f04f 0300 	mov.w	r3, #0
 8004050:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004054:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004058:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800405c:	ebb2 040a 	subs.w	r4, r2, sl
 8004060:	eb63 050b 	sbc.w	r5, r3, fp
 8004064:	f04f 0200 	mov.w	r2, #0
 8004068:	f04f 0300 	mov.w	r3, #0
 800406c:	00eb      	lsls	r3, r5, #3
 800406e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004072:	00e2      	lsls	r2, r4, #3
 8004074:	4614      	mov	r4, r2
 8004076:	461d      	mov	r5, r3
 8004078:	4643      	mov	r3, r8
 800407a:	18e3      	adds	r3, r4, r3
 800407c:	603b      	str	r3, [r7, #0]
 800407e:	464b      	mov	r3, r9
 8004080:	eb45 0303 	adc.w	r3, r5, r3
 8004084:	607b      	str	r3, [r7, #4]
 8004086:	f04f 0200 	mov.w	r2, #0
 800408a:	f04f 0300 	mov.w	r3, #0
 800408e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004092:	4629      	mov	r1, r5
 8004094:	028b      	lsls	r3, r1, #10
 8004096:	4621      	mov	r1, r4
 8004098:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800409c:	4621      	mov	r1, r4
 800409e:	028a      	lsls	r2, r1, #10
 80040a0:	4610      	mov	r0, r2
 80040a2:	4619      	mov	r1, r3
 80040a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040a6:	2200      	movs	r2, #0
 80040a8:	61bb      	str	r3, [r7, #24]
 80040aa:	61fa      	str	r2, [r7, #28]
 80040ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040b0:	f7fc fdea 	bl	8000c88 <__aeabi_uldivmod>
 80040b4:	4602      	mov	r2, r0
 80040b6:	460b      	mov	r3, r1
 80040b8:	4613      	mov	r3, r2
 80040ba:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80040bc:	4b0b      	ldr	r3, [pc, #44]	; (80040ec <HAL_RCC_GetSysClockFreq+0x200>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	0c1b      	lsrs	r3, r3, #16
 80040c2:	f003 0303 	and.w	r3, r3, #3
 80040c6:	3301      	adds	r3, #1
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80040cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80040ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040d6:	e002      	b.n	80040de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040d8:	4b05      	ldr	r3, [pc, #20]	; (80040f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80040da:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3750      	adds	r7, #80	; 0x50
 80040e4:	46bd      	mov	sp, r7
 80040e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040ea:	bf00      	nop
 80040ec:	40023800 	.word	0x40023800
 80040f0:	00f42400 	.word	0x00f42400
 80040f4:	007a1200 	.word	0x007a1200

080040f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040fc:	4b03      	ldr	r3, [pc, #12]	; (800410c <HAL_RCC_GetHCLKFreq+0x14>)
 80040fe:	681b      	ldr	r3, [r3, #0]
}
 8004100:	4618      	mov	r0, r3
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	20000000 	.word	0x20000000

08004110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004114:	f7ff fff0 	bl	80040f8 <HAL_RCC_GetHCLKFreq>
 8004118:	4602      	mov	r2, r0
 800411a:	4b05      	ldr	r3, [pc, #20]	; (8004130 <HAL_RCC_GetPCLK1Freq+0x20>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	0a9b      	lsrs	r3, r3, #10
 8004120:	f003 0307 	and.w	r3, r3, #7
 8004124:	4903      	ldr	r1, [pc, #12]	; (8004134 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004126:	5ccb      	ldrb	r3, [r1, r3]
 8004128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800412c:	4618      	mov	r0, r3
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40023800 	.word	0x40023800
 8004134:	0800b7c0 	.word	0x0800b7c0

08004138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800413c:	f7ff ffdc 	bl	80040f8 <HAL_RCC_GetHCLKFreq>
 8004140:	4602      	mov	r2, r0
 8004142:	4b05      	ldr	r3, [pc, #20]	; (8004158 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	0b5b      	lsrs	r3, r3, #13
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	4903      	ldr	r1, [pc, #12]	; (800415c <HAL_RCC_GetPCLK2Freq+0x24>)
 800414e:	5ccb      	ldrb	r3, [r1, r3]
 8004150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004154:	4618      	mov	r0, r3
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40023800 	.word	0x40023800
 800415c:	0800b7c0 	.word	0x0800b7c0

08004160 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e07b      	b.n	800426a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004176:	2b00      	cmp	r3, #0
 8004178:	d108      	bne.n	800418c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004182:	d009      	beq.n	8004198 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	61da      	str	r2, [r3, #28]
 800418a:	e005      	b.n	8004198 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d106      	bne.n	80041b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7fd fa94 	bl	80016e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80041e0:	431a      	orrs	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	f003 0302 	and.w	r3, r3, #2
 80041f4:	431a      	orrs	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004208:	431a      	orrs	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	69db      	ldr	r3, [r3, #28]
 800420e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a1b      	ldr	r3, [r3, #32]
 8004218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800421c:	ea42 0103 	orr.w	r1, r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004224:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	430a      	orrs	r2, r1
 800422e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	0c1b      	lsrs	r3, r3, #16
 8004236:	f003 0104 	and.w	r1, r3, #4
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423e:	f003 0210 	and.w	r2, r3, #16
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	69da      	ldr	r2, [r3, #28]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004258:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3708      	adds	r7, #8
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b08c      	sub	sp, #48	; 0x30
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	607a      	str	r2, [r7, #4]
 800427e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004280:	2301      	movs	r3, #1
 8004282:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004290:	2b01      	cmp	r3, #1
 8004292:	d101      	bne.n	8004298 <HAL_SPI_TransmitReceive+0x26>
 8004294:	2302      	movs	r3, #2
 8004296:	e18a      	b.n	80045ae <HAL_SPI_TransmitReceive+0x33c>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042a0:	f7fe fa6c 	bl	800277c <HAL_GetTick>
 80042a4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80042b6:	887b      	ldrh	r3, [r7, #2]
 80042b8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80042ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d00f      	beq.n	80042e2 <HAL_SPI_TransmitReceive+0x70>
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042c8:	d107      	bne.n	80042da <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d103      	bne.n	80042da <HAL_SPI_TransmitReceive+0x68>
 80042d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d003      	beq.n	80042e2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80042da:	2302      	movs	r3, #2
 80042dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80042e0:	e15b      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d005      	beq.n	80042f4 <HAL_SPI_TransmitReceive+0x82>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d002      	beq.n	80042f4 <HAL_SPI_TransmitReceive+0x82>
 80042ee:	887b      	ldrh	r3, [r7, #2]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d103      	bne.n	80042fc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80042fa:	e14e      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b04      	cmp	r3, #4
 8004306:	d003      	beq.n	8004310 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2205      	movs	r2, #5
 800430c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	887a      	ldrh	r2, [r7, #2]
 8004320:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	887a      	ldrh	r2, [r7, #2]
 8004326:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	68ba      	ldr	r2, [r7, #8]
 800432c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	887a      	ldrh	r2, [r7, #2]
 8004332:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	887a      	ldrh	r2, [r7, #2]
 8004338:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004350:	2b40      	cmp	r3, #64	; 0x40
 8004352:	d007      	beq.n	8004364 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004362:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800436c:	d178      	bne.n	8004460 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d002      	beq.n	800437c <HAL_SPI_TransmitReceive+0x10a>
 8004376:	8b7b      	ldrh	r3, [r7, #26]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d166      	bne.n	800444a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004380:	881a      	ldrh	r2, [r3, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800438c:	1c9a      	adds	r2, r3, #2
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004396:	b29b      	uxth	r3, r3
 8004398:	3b01      	subs	r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043a0:	e053      	b.n	800444a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d11b      	bne.n	80043e8 <HAL_SPI_TransmitReceive+0x176>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d016      	beq.n	80043e8 <HAL_SPI_TransmitReceive+0x176>
 80043ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d113      	bne.n	80043e8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c4:	881a      	ldrh	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d0:	1c9a      	adds	r2, r3, #2
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d119      	bne.n	800442a <HAL_SPI_TransmitReceive+0x1b8>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d014      	beq.n	800442a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800440a:	b292      	uxth	r2, r2
 800440c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004412:	1c9a      	adds	r2, r3, #2
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800441c:	b29b      	uxth	r3, r3
 800441e:	3b01      	subs	r3, #1
 8004420:	b29a      	uxth	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004426:	2301      	movs	r3, #1
 8004428:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800442a:	f7fe f9a7 	bl	800277c <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004436:	429a      	cmp	r2, r3
 8004438:	d807      	bhi.n	800444a <HAL_SPI_TransmitReceive+0x1d8>
 800443a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800443c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004440:	d003      	beq.n	800444a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004448:	e0a7      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800444e:	b29b      	uxth	r3, r3
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1a6      	bne.n	80043a2 <HAL_SPI_TransmitReceive+0x130>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004458:	b29b      	uxth	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1a1      	bne.n	80043a2 <HAL_SPI_TransmitReceive+0x130>
 800445e:	e07c      	b.n	800455a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d002      	beq.n	800446e <HAL_SPI_TransmitReceive+0x1fc>
 8004468:	8b7b      	ldrh	r3, [r7, #26]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d16b      	bne.n	8004546 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	330c      	adds	r3, #12
 8004478:	7812      	ldrb	r2, [r2, #0]
 800447a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004480:	1c5a      	adds	r2, r3, #1
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800448a:	b29b      	uxth	r3, r3
 800448c:	3b01      	subs	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004494:	e057      	b.n	8004546 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d11c      	bne.n	80044de <HAL_SPI_TransmitReceive+0x26c>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d017      	beq.n	80044de <HAL_SPI_TransmitReceive+0x26c>
 80044ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d114      	bne.n	80044de <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	330c      	adds	r3, #12
 80044be:	7812      	ldrb	r2, [r2, #0]
 80044c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c6:	1c5a      	adds	r2, r3, #1
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	3b01      	subs	r3, #1
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044da:	2300      	movs	r3, #0
 80044dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d119      	bne.n	8004520 <HAL_SPI_TransmitReceive+0x2ae>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d014      	beq.n	8004520 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68da      	ldr	r2, [r3, #12]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004500:	b2d2      	uxtb	r2, r2
 8004502:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b01      	subs	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800451c:	2301      	movs	r3, #1
 800451e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004520:	f7fe f92c 	bl	800277c <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800452c:	429a      	cmp	r2, r3
 800452e:	d803      	bhi.n	8004538 <HAL_SPI_TransmitReceive+0x2c6>
 8004530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004536:	d102      	bne.n	800453e <HAL_SPI_TransmitReceive+0x2cc>
 8004538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800453a:	2b00      	cmp	r3, #0
 800453c:	d103      	bne.n	8004546 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004544:	e029      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1a2      	bne.n	8004496 <HAL_SPI_TransmitReceive+0x224>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004554:	b29b      	uxth	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d19d      	bne.n	8004496 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800455a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800455c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 f8b2 	bl	80046c8 <SPI_EndRxTxTransaction>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d006      	beq.n	8004578 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2220      	movs	r2, #32
 8004574:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004576:	e010      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10b      	bne.n	8004598 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	617b      	str	r3, [r7, #20]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	617b      	str	r3, [r7, #20]
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	e000      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004598:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3730      	adds	r7, #48	; 0x30
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
	...

080045b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b088      	sub	sp, #32
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	603b      	str	r3, [r7, #0]
 80045c4:	4613      	mov	r3, r2
 80045c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80045c8:	f7fe f8d8 	bl	800277c <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d0:	1a9b      	subs	r3, r3, r2
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	4413      	add	r3, r2
 80045d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80045d8:	f7fe f8d0 	bl	800277c <HAL_GetTick>
 80045dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80045de:	4b39      	ldr	r3, [pc, #228]	; (80046c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	015b      	lsls	r3, r3, #5
 80045e4:	0d1b      	lsrs	r3, r3, #20
 80045e6:	69fa      	ldr	r2, [r7, #28]
 80045e8:	fb02 f303 	mul.w	r3, r2, r3
 80045ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045ee:	e054      	b.n	800469a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f6:	d050      	beq.n	800469a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045f8:	f7fe f8c0 	bl	800277c <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	69fa      	ldr	r2, [r7, #28]
 8004604:	429a      	cmp	r2, r3
 8004606:	d902      	bls.n	800460e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d13d      	bne.n	800468a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800461c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004626:	d111      	bne.n	800464c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004630:	d004      	beq.n	800463c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800463a:	d107      	bne.n	800464c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800464a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004650:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004654:	d10f      	bne.n	8004676 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004674:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e017      	b.n	80046ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d101      	bne.n	8004694 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	3b01      	subs	r3, #1
 8004698:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	4013      	ands	r3, r2
 80046a4:	68ba      	ldr	r2, [r7, #8]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	bf0c      	ite	eq
 80046aa:	2301      	moveq	r3, #1
 80046ac:	2300      	movne	r3, #0
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	461a      	mov	r2, r3
 80046b2:	79fb      	ldrb	r3, [r7, #7]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d19b      	bne.n	80045f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3720      	adds	r7, #32
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	20000000 	.word	0x20000000

080046c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b088      	sub	sp, #32
 80046cc:	af02      	add	r7, sp, #8
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80046d4:	4b1b      	ldr	r3, [pc, #108]	; (8004744 <SPI_EndRxTxTransaction+0x7c>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a1b      	ldr	r2, [pc, #108]	; (8004748 <SPI_EndRxTxTransaction+0x80>)
 80046da:	fba2 2303 	umull	r2, r3, r2, r3
 80046de:	0d5b      	lsrs	r3, r3, #21
 80046e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046e4:	fb02 f303 	mul.w	r3, r2, r3
 80046e8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046f2:	d112      	bne.n	800471a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	9300      	str	r3, [sp, #0]
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2200      	movs	r2, #0
 80046fc:	2180      	movs	r1, #128	; 0x80
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f7ff ff5a 	bl	80045b8 <SPI_WaitFlagStateUntilTimeout>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d016      	beq.n	8004738 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800470e:	f043 0220 	orr.w	r2, r3, #32
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e00f      	b.n	800473a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00a      	beq.n	8004736 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	3b01      	subs	r3, #1
 8004724:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004730:	2b80      	cmp	r3, #128	; 0x80
 8004732:	d0f2      	beq.n	800471a <SPI_EndRxTxTransaction+0x52>
 8004734:	e000      	b.n	8004738 <SPI_EndRxTxTransaction+0x70>
        break;
 8004736:	bf00      	nop
  }

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	20000000 	.word	0x20000000
 8004748:	165e9f81 	.word	0x165e9f81

0800474c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e041      	b.n	80047e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f7fd f9fa 	bl	8001b6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3304      	adds	r3, #4
 8004788:	4619      	mov	r1, r3
 800478a:	4610      	mov	r0, r2
 800478c:	f000 fa88 	bl	8004ca0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b082      	sub	sp, #8
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
 80047f2:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d101      	bne.n	80047fe <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e041      	b.n	8004882 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d106      	bne.n	8004818 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 f839 	bl	800488a <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	3304      	adds	r3, #4
 8004828:	4619      	mov	r1, r3
 800482a:	4610      	mov	r0, r2
 800482c:	f000 fa38 	bl	8004ca0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0208 	bic.w	r2, r2, #8
 800483e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	6819      	ldr	r1, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	683a      	ldr	r2, [r7, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3708      	adds	r7, #8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004892:	bf00      	nop
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b082      	sub	sp, #8
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	691b      	ldr	r3, [r3, #16]
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d122      	bne.n	80048fa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d11b      	bne.n	80048fa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f06f 0202 	mvn.w	r2, #2
 80048ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	f003 0303 	and.w	r3, r3, #3
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d003      	beq.n	80048e8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 f9bf 	bl	8004c64 <HAL_TIM_IC_CaptureCallback>
 80048e6:	e005      	b.n	80048f4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 f9b1 	bl	8004c50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 f9c2 	bl	8004c78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b04      	cmp	r3, #4
 8004906:	d122      	bne.n	800494e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	f003 0304 	and.w	r3, r3, #4
 8004912:	2b04      	cmp	r3, #4
 8004914:	d11b      	bne.n	800494e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f06f 0204 	mvn.w	r2, #4
 800491e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 f995 	bl	8004c64 <HAL_TIM_IC_CaptureCallback>
 800493a:	e005      	b.n	8004948 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 f987 	bl	8004c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f998 	bl	8004c78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	f003 0308 	and.w	r3, r3, #8
 8004958:	2b08      	cmp	r3, #8
 800495a:	d122      	bne.n	80049a2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f003 0308 	and.w	r3, r3, #8
 8004966:	2b08      	cmp	r3, #8
 8004968:	d11b      	bne.n	80049a2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f06f 0208 	mvn.w	r2, #8
 8004972:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2204      	movs	r2, #4
 8004978:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	69db      	ldr	r3, [r3, #28]
 8004980:	f003 0303 	and.w	r3, r3, #3
 8004984:	2b00      	cmp	r3, #0
 8004986:	d003      	beq.n	8004990 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 f96b 	bl	8004c64 <HAL_TIM_IC_CaptureCallback>
 800498e:	e005      	b.n	800499c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 f95d 	bl	8004c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f96e 	bl	8004c78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	f003 0310 	and.w	r3, r3, #16
 80049ac:	2b10      	cmp	r3, #16
 80049ae:	d122      	bne.n	80049f6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	f003 0310 	and.w	r3, r3, #16
 80049ba:	2b10      	cmp	r3, #16
 80049bc:	d11b      	bne.n	80049f6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f06f 0210 	mvn.w	r2, #16
 80049c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2208      	movs	r2, #8
 80049cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d003      	beq.n	80049e4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 f941 	bl	8004c64 <HAL_TIM_IC_CaptureCallback>
 80049e2:	e005      	b.n	80049f0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f000 f933 	bl	8004c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 f944 	bl	8004c78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	f003 0301 	and.w	r3, r3, #1
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d10e      	bne.n	8004a22 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d107      	bne.n	8004a22 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f06f 0201 	mvn.w	r2, #1
 8004a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 f90d 	bl	8004c3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a2c:	2b80      	cmp	r3, #128	; 0x80
 8004a2e:	d10e      	bne.n	8004a4e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a3a:	2b80      	cmp	r3, #128	; 0x80
 8004a3c:	d107      	bne.n	8004a4e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 fae9 	bl	8005020 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a58:	2b40      	cmp	r3, #64	; 0x40
 8004a5a:	d10e      	bne.n	8004a7a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a66:	2b40      	cmp	r3, #64	; 0x40
 8004a68:	d107      	bne.n	8004a7a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 f909 	bl	8004c8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	f003 0320 	and.w	r3, r3, #32
 8004a84:	2b20      	cmp	r3, #32
 8004a86:	d10e      	bne.n	8004aa6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	f003 0320 	and.w	r3, r3, #32
 8004a92:	2b20      	cmp	r3, #32
 8004a94:	d107      	bne.n	8004aa6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f06f 0220 	mvn.w	r2, #32
 8004a9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 fab3 	bl	800500c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004aa6:	bf00      	nop
 8004aa8:	3708      	adds	r7, #8
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b084      	sub	sp, #16
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
 8004ab6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d101      	bne.n	8004aca <HAL_TIM_ConfigClockSource+0x1c>
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	e0b4      	b.n	8004c34 <HAL_TIM_ConfigClockSource+0x186>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ae8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004af0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68ba      	ldr	r2, [r7, #8]
 8004af8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b02:	d03e      	beq.n	8004b82 <HAL_TIM_ConfigClockSource+0xd4>
 8004b04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b08:	f200 8087 	bhi.w	8004c1a <HAL_TIM_ConfigClockSource+0x16c>
 8004b0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b10:	f000 8086 	beq.w	8004c20 <HAL_TIM_ConfigClockSource+0x172>
 8004b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b18:	d87f      	bhi.n	8004c1a <HAL_TIM_ConfigClockSource+0x16c>
 8004b1a:	2b70      	cmp	r3, #112	; 0x70
 8004b1c:	d01a      	beq.n	8004b54 <HAL_TIM_ConfigClockSource+0xa6>
 8004b1e:	2b70      	cmp	r3, #112	; 0x70
 8004b20:	d87b      	bhi.n	8004c1a <HAL_TIM_ConfigClockSource+0x16c>
 8004b22:	2b60      	cmp	r3, #96	; 0x60
 8004b24:	d050      	beq.n	8004bc8 <HAL_TIM_ConfigClockSource+0x11a>
 8004b26:	2b60      	cmp	r3, #96	; 0x60
 8004b28:	d877      	bhi.n	8004c1a <HAL_TIM_ConfigClockSource+0x16c>
 8004b2a:	2b50      	cmp	r3, #80	; 0x50
 8004b2c:	d03c      	beq.n	8004ba8 <HAL_TIM_ConfigClockSource+0xfa>
 8004b2e:	2b50      	cmp	r3, #80	; 0x50
 8004b30:	d873      	bhi.n	8004c1a <HAL_TIM_ConfigClockSource+0x16c>
 8004b32:	2b40      	cmp	r3, #64	; 0x40
 8004b34:	d058      	beq.n	8004be8 <HAL_TIM_ConfigClockSource+0x13a>
 8004b36:	2b40      	cmp	r3, #64	; 0x40
 8004b38:	d86f      	bhi.n	8004c1a <HAL_TIM_ConfigClockSource+0x16c>
 8004b3a:	2b30      	cmp	r3, #48	; 0x30
 8004b3c:	d064      	beq.n	8004c08 <HAL_TIM_ConfigClockSource+0x15a>
 8004b3e:	2b30      	cmp	r3, #48	; 0x30
 8004b40:	d86b      	bhi.n	8004c1a <HAL_TIM_ConfigClockSource+0x16c>
 8004b42:	2b20      	cmp	r3, #32
 8004b44:	d060      	beq.n	8004c08 <HAL_TIM_ConfigClockSource+0x15a>
 8004b46:	2b20      	cmp	r3, #32
 8004b48:	d867      	bhi.n	8004c1a <HAL_TIM_ConfigClockSource+0x16c>
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d05c      	beq.n	8004c08 <HAL_TIM_ConfigClockSource+0x15a>
 8004b4e:	2b10      	cmp	r3, #16
 8004b50:	d05a      	beq.n	8004c08 <HAL_TIM_ConfigClockSource+0x15a>
 8004b52:	e062      	b.n	8004c1a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6818      	ldr	r0, [r3, #0]
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	6899      	ldr	r1, [r3, #8]
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	f000 f9b6 	bl	8004ed4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b76:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	609a      	str	r2, [r3, #8]
      break;
 8004b80:	e04f      	b.n	8004c22 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	6899      	ldr	r1, [r3, #8]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	f000 f99f 	bl	8004ed4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	689a      	ldr	r2, [r3, #8]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ba4:	609a      	str	r2, [r3, #8]
      break;
 8004ba6:	e03c      	b.n	8004c22 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6818      	ldr	r0, [r3, #0]
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	6859      	ldr	r1, [r3, #4]
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	f000 f913 	bl	8004de0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2150      	movs	r1, #80	; 0x50
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f000 f96c 	bl	8004e9e <TIM_ITRx_SetConfig>
      break;
 8004bc6:	e02c      	b.n	8004c22 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6818      	ldr	r0, [r3, #0]
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	6859      	ldr	r1, [r3, #4]
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	f000 f932 	bl	8004e3e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2160      	movs	r1, #96	; 0x60
 8004be0:	4618      	mov	r0, r3
 8004be2:	f000 f95c 	bl	8004e9e <TIM_ITRx_SetConfig>
      break;
 8004be6:	e01c      	b.n	8004c22 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6818      	ldr	r0, [r3, #0]
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	6859      	ldr	r1, [r3, #4]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	f000 f8f3 	bl	8004de0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2140      	movs	r1, #64	; 0x40
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 f94c 	bl	8004e9e <TIM_ITRx_SetConfig>
      break;
 8004c06:	e00c      	b.n	8004c22 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4619      	mov	r1, r3
 8004c12:	4610      	mov	r0, r2
 8004c14:	f000 f943 	bl	8004e9e <TIM_ITRx_SetConfig>
      break;
 8004c18:	e003      	b.n	8004c22 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	73fb      	strb	r3, [r7, #15]
      break;
 8004c1e:	e000      	b.n	8004c22 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c20:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2201      	movs	r2, #1
 8004c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c80:	bf00      	nop
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c94:	bf00      	nop
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a40      	ldr	r2, [pc, #256]	; (8004db4 <TIM_Base_SetConfig+0x114>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d013      	beq.n	8004ce0 <TIM_Base_SetConfig+0x40>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cbe:	d00f      	beq.n	8004ce0 <TIM_Base_SetConfig+0x40>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a3d      	ldr	r2, [pc, #244]	; (8004db8 <TIM_Base_SetConfig+0x118>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d00b      	beq.n	8004ce0 <TIM_Base_SetConfig+0x40>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a3c      	ldr	r2, [pc, #240]	; (8004dbc <TIM_Base_SetConfig+0x11c>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d007      	beq.n	8004ce0 <TIM_Base_SetConfig+0x40>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a3b      	ldr	r2, [pc, #236]	; (8004dc0 <TIM_Base_SetConfig+0x120>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d003      	beq.n	8004ce0 <TIM_Base_SetConfig+0x40>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a3a      	ldr	r2, [pc, #232]	; (8004dc4 <TIM_Base_SetConfig+0x124>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d108      	bne.n	8004cf2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ce6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a2f      	ldr	r2, [pc, #188]	; (8004db4 <TIM_Base_SetConfig+0x114>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d02b      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d00:	d027      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a2c      	ldr	r2, [pc, #176]	; (8004db8 <TIM_Base_SetConfig+0x118>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d023      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a2b      	ldr	r2, [pc, #172]	; (8004dbc <TIM_Base_SetConfig+0x11c>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d01f      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a2a      	ldr	r2, [pc, #168]	; (8004dc0 <TIM_Base_SetConfig+0x120>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d01b      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a29      	ldr	r2, [pc, #164]	; (8004dc4 <TIM_Base_SetConfig+0x124>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d017      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a28      	ldr	r2, [pc, #160]	; (8004dc8 <TIM_Base_SetConfig+0x128>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d013      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a27      	ldr	r2, [pc, #156]	; (8004dcc <TIM_Base_SetConfig+0x12c>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d00f      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a26      	ldr	r2, [pc, #152]	; (8004dd0 <TIM_Base_SetConfig+0x130>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d00b      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a25      	ldr	r2, [pc, #148]	; (8004dd4 <TIM_Base_SetConfig+0x134>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d007      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a24      	ldr	r2, [pc, #144]	; (8004dd8 <TIM_Base_SetConfig+0x138>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d003      	beq.n	8004d52 <TIM_Base_SetConfig+0xb2>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a23      	ldr	r2, [pc, #140]	; (8004ddc <TIM_Base_SetConfig+0x13c>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d108      	bne.n	8004d64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	689a      	ldr	r2, [r3, #8]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a0a      	ldr	r2, [pc, #40]	; (8004db4 <TIM_Base_SetConfig+0x114>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d003      	beq.n	8004d98 <TIM_Base_SetConfig+0xf8>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a0c      	ldr	r2, [pc, #48]	; (8004dc4 <TIM_Base_SetConfig+0x124>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d103      	bne.n	8004da0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	691a      	ldr	r2, [r3, #16]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	615a      	str	r2, [r3, #20]
}
 8004da6:	bf00      	nop
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	40010000 	.word	0x40010000
 8004db8:	40000400 	.word	0x40000400
 8004dbc:	40000800 	.word	0x40000800
 8004dc0:	40000c00 	.word	0x40000c00
 8004dc4:	40010400 	.word	0x40010400
 8004dc8:	40014000 	.word	0x40014000
 8004dcc:	40014400 	.word	0x40014400
 8004dd0:	40014800 	.word	0x40014800
 8004dd4:	40001800 	.word	0x40001800
 8004dd8:	40001c00 	.word	0x40001c00
 8004ddc:	40002000 	.word	0x40002000

08004de0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	f023 0201 	bic.w	r2, r3, #1
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	011b      	lsls	r3, r3, #4
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f023 030a 	bic.w	r3, r3, #10
 8004e1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	621a      	str	r2, [r3, #32]
}
 8004e32:	bf00      	nop
 8004e34:	371c      	adds	r7, #28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr

08004e3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	b087      	sub	sp, #28
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	60f8      	str	r0, [r7, #12]
 8004e46:	60b9      	str	r1, [r7, #8]
 8004e48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	f023 0210 	bic.w	r2, r3, #16
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6a1b      	ldr	r3, [r3, #32]
 8004e60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	031b      	lsls	r3, r3, #12
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e7a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	621a      	str	r2, [r3, #32]
}
 8004e92:	bf00      	nop
 8004e94:	371c      	adds	r7, #28
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b085      	sub	sp, #20
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
 8004ea6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eb6:	683a      	ldr	r2, [r7, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	f043 0307 	orr.w	r3, r3, #7
 8004ec0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	609a      	str	r2, [r3, #8]
}
 8004ec8:	bf00      	nop
 8004eca:	3714      	adds	r7, #20
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b087      	sub	sp, #28
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
 8004ee0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004eee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	021a      	lsls	r2, r3, #8
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	697a      	ldr	r2, [r7, #20]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	697a      	ldr	r2, [r7, #20]
 8004f06:	609a      	str	r2, [r3, #8]
}
 8004f08:	bf00      	nop
 8004f0a:	371c      	adds	r7, #28
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d101      	bne.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f28:	2302      	movs	r3, #2
 8004f2a:	e05a      	b.n	8004fe2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2202      	movs	r2, #2
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a21      	ldr	r2, [pc, #132]	; (8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d022      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f78:	d01d      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a1d      	ldr	r2, [pc, #116]	; (8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d018      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a1b      	ldr	r2, [pc, #108]	; (8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d013      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a1a      	ldr	r2, [pc, #104]	; (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d00e      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a18      	ldr	r2, [pc, #96]	; (8005000 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d009      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a17      	ldr	r2, [pc, #92]	; (8005004 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d004      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a15      	ldr	r2, [pc, #84]	; (8005008 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d10c      	bne.n	8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	68ba      	ldr	r2, [r7, #8]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3714      	adds	r7, #20
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	40010000 	.word	0x40010000
 8004ff4:	40000400 	.word	0x40000400
 8004ff8:	40000800 	.word	0x40000800
 8004ffc:	40000c00 	.word	0x40000c00
 8005000:	40010400 	.word	0x40010400
 8005004:	40014000 	.word	0x40014000
 8005008:	40001800 	.word	0x40001800

0800500c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005014:	bf00      	nop
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e03f      	b.n	80050c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d106      	bne.n	8005060 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7fc fe42 	bl	8001ce4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2224      	movs	r2, #36	; 0x24
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68da      	ldr	r2, [r3, #12]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005076:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f001 f855 	bl	8006128 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	691a      	ldr	r2, [r3, #16]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800508c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	695a      	ldr	r2, [r3, #20]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800509c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2220      	movs	r2, #32
 80050c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3708      	adds	r7, #8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b08a      	sub	sp, #40	; 0x28
 80050d2:	af02      	add	r7, sp, #8
 80050d4:	60f8      	str	r0, [r7, #12]
 80050d6:	60b9      	str	r1, [r7, #8]
 80050d8:	603b      	str	r3, [r7, #0]
 80050da:	4613      	mov	r3, r2
 80050dc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b20      	cmp	r3, #32
 80050ec:	d17c      	bne.n	80051e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d002      	beq.n	80050fa <HAL_UART_Transmit+0x2c>
 80050f4:	88fb      	ldrh	r3, [r7, #6]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d101      	bne.n	80050fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e075      	b.n	80051ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005104:	2b01      	cmp	r3, #1
 8005106:	d101      	bne.n	800510c <HAL_UART_Transmit+0x3e>
 8005108:	2302      	movs	r3, #2
 800510a:	e06e      	b.n	80051ea <HAL_UART_Transmit+0x11c>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2200      	movs	r2, #0
 8005118:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2221      	movs	r2, #33	; 0x21
 800511e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005122:	f7fd fb2b 	bl	800277c <HAL_GetTick>
 8005126:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	88fa      	ldrh	r2, [r7, #6]
 800512c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	88fa      	ldrh	r2, [r7, #6]
 8005132:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800513c:	d108      	bne.n	8005150 <HAL_UART_Transmit+0x82>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d104      	bne.n	8005150 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005146:	2300      	movs	r3, #0
 8005148:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	61bb      	str	r3, [r7, #24]
 800514e:	e003      	b.n	8005158 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005154:	2300      	movs	r3, #0
 8005156:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005160:	e02a      	b.n	80051b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	2200      	movs	r2, #0
 800516a:	2180      	movs	r1, #128	; 0x80
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 fccf 	bl	8005b10 <UART_WaitOnFlagUntilTimeout>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e036      	b.n	80051ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10b      	bne.n	800519a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005182:	69bb      	ldr	r3, [r7, #24]
 8005184:	881b      	ldrh	r3, [r3, #0]
 8005186:	461a      	mov	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005190:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	3302      	adds	r3, #2
 8005196:	61bb      	str	r3, [r7, #24]
 8005198:	e007      	b.n	80051aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	781a      	ldrb	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	3301      	adds	r3, #1
 80051a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	3b01      	subs	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051bc:	b29b      	uxth	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1cf      	bne.n	8005162 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	2200      	movs	r2, #0
 80051ca:	2140      	movs	r1, #64	; 0x40
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f000 fc9f 	bl	8005b10 <UART_WaitOnFlagUntilTimeout>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e006      	b.n	80051ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80051e4:	2300      	movs	r3, #0
 80051e6:	e000      	b.n	80051ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80051e8:	2302      	movs	r3, #2
  }
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3720      	adds	r7, #32
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b084      	sub	sp, #16
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	60f8      	str	r0, [r7, #12]
 80051fa:	60b9      	str	r1, [r7, #8]
 80051fc:	4613      	mov	r3, r2
 80051fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b20      	cmp	r3, #32
 800520a:	d11d      	bne.n	8005248 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d002      	beq.n	8005218 <HAL_UART_Receive_IT+0x26>
 8005212:	88fb      	ldrh	r3, [r7, #6]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e016      	b.n	800524a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005222:	2b01      	cmp	r3, #1
 8005224:	d101      	bne.n	800522a <HAL_UART_Receive_IT+0x38>
 8005226:	2302      	movs	r3, #2
 8005228:	e00f      	b.n	800524a <HAL_UART_Receive_IT+0x58>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005238:	88fb      	ldrh	r3, [r7, #6]
 800523a:	461a      	mov	r2, r3
 800523c:	68b9      	ldr	r1, [r7, #8]
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f000 fcd4 	bl	8005bec <UART_Start_Receive_IT>
 8005244:	4603      	mov	r3, r0
 8005246:	e000      	b.n	800524a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005248:	2302      	movs	r3, #2
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b084      	sub	sp, #16
 8005256:	af00      	add	r7, sp, #0
 8005258:	60f8      	str	r0, [r7, #12]
 800525a:	60b9      	str	r1, [r7, #8]
 800525c:	4613      	mov	r3, r2
 800525e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b20      	cmp	r3, #32
 800526a:	d11d      	bne.n	80052a8 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d002      	beq.n	8005278 <HAL_UART_Receive_DMA+0x26>
 8005272:	88fb      	ldrh	r3, [r7, #6]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d101      	bne.n	800527c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e016      	b.n	80052aa <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005282:	2b01      	cmp	r3, #1
 8005284:	d101      	bne.n	800528a <HAL_UART_Receive_DMA+0x38>
 8005286:	2302      	movs	r3, #2
 8005288:	e00f      	b.n	80052aa <HAL_UART_Receive_DMA+0x58>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2201      	movs	r2, #1
 800528e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005298:	88fb      	ldrh	r3, [r7, #6]
 800529a:	461a      	mov	r2, r3
 800529c:	68b9      	ldr	r1, [r7, #8]
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f000 fce2 	bl	8005c68 <UART_Start_Receive_DMA>
 80052a4:	4603      	mov	r3, r0
 80052a6:	e000      	b.n	80052aa <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80052a8:	2302      	movs	r3, #2
  }
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}

080052b2 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80052b2:	b580      	push	{r7, lr}
 80052b4:	b090      	sub	sp, #64	; 0x40
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80052ba:	2300      	movs	r3, #0
 80052bc:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052c8:	2b80      	cmp	r3, #128	; 0x80
 80052ca:	bf0c      	ite	eq
 80052cc:	2301      	moveq	r3, #1
 80052ce:	2300      	movne	r3, #0
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	2b21      	cmp	r3, #33	; 0x21
 80052de:	d128      	bne.n	8005332 <HAL_UART_DMAStop+0x80>
 80052e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d025      	beq.n	8005332 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	3314      	adds	r3, #20
 80052ec:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f0:	e853 3f00 	ldrex	r3, [r3]
 80052f4:	623b      	str	r3, [r7, #32]
   return(result);
 80052f6:	6a3b      	ldr	r3, [r7, #32]
 80052f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	3314      	adds	r3, #20
 8005304:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005306:	633a      	str	r2, [r7, #48]	; 0x30
 8005308:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800530c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800530e:	e841 2300 	strex	r3, r2, [r1]
 8005312:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005316:	2b00      	cmp	r3, #0
 8005318:	d1e5      	bne.n	80052e6 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800531e:	2b00      	cmp	r3, #0
 8005320:	d004      	beq.n	800532c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005326:	4618      	mov	r0, r3
 8005328:	f7fd fc8c 	bl	8002c44 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 fd39 	bl	8005da4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695b      	ldr	r3, [r3, #20]
 8005338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800533c:	2b40      	cmp	r3, #64	; 0x40
 800533e:	bf0c      	ite	eq
 8005340:	2301      	moveq	r3, #1
 8005342:	2300      	movne	r3, #0
 8005344:	b2db      	uxtb	r3, r3
 8005346:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b22      	cmp	r3, #34	; 0x22
 8005352:	d128      	bne.n	80053a6 <HAL_UART_DMAStop+0xf4>
 8005354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005356:	2b00      	cmp	r3, #0
 8005358:	d025      	beq.n	80053a6 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	3314      	adds	r3, #20
 8005360:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	e853 3f00 	ldrex	r3, [r3]
 8005368:	60fb      	str	r3, [r7, #12]
   return(result);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005370:	637b      	str	r3, [r7, #52]	; 0x34
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3314      	adds	r3, #20
 8005378:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800537a:	61fa      	str	r2, [r7, #28]
 800537c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	69b9      	ldr	r1, [r7, #24]
 8005380:	69fa      	ldr	r2, [r7, #28]
 8005382:	e841 2300 	strex	r3, r2, [r1]
 8005386:	617b      	str	r3, [r7, #20]
   return(result);
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1e5      	bne.n	800535a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005392:	2b00      	cmp	r3, #0
 8005394:	d004      	beq.n	80053a0 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539a:	4618      	mov	r0, r3
 800539c:	f7fd fc52 	bl	8002c44 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 fd27 	bl	8005df4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3740      	adds	r7, #64	; 0x40
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b0ba      	sub	sp, #232	; 0xe8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80053d6:	2300      	movs	r3, #0
 80053d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80053dc:	2300      	movs	r3, #0
 80053de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053e6:	f003 030f 	and.w	r3, r3, #15
 80053ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80053ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10f      	bne.n	8005416 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053fa:	f003 0320 	and.w	r3, r3, #32
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d009      	beq.n	8005416 <HAL_UART_IRQHandler+0x66>
 8005402:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005406:	f003 0320 	and.w	r3, r3, #32
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 fdcf 	bl	8005fb2 <UART_Receive_IT>
      return;
 8005414:	e256      	b.n	80058c4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005416:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800541a:	2b00      	cmp	r3, #0
 800541c:	f000 80de 	beq.w	80055dc <HAL_UART_IRQHandler+0x22c>
 8005420:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	2b00      	cmp	r3, #0
 800542a:	d106      	bne.n	800543a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800542c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005430:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 80d1 	beq.w	80055dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800543a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800543e:	f003 0301 	and.w	r3, r3, #1
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00b      	beq.n	800545e <HAL_UART_IRQHandler+0xae>
 8005446:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800544a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544e:	2b00      	cmp	r3, #0
 8005450:	d005      	beq.n	800545e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005456:	f043 0201 	orr.w	r2, r3, #1
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800545e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005462:	f003 0304 	and.w	r3, r3, #4
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00b      	beq.n	8005482 <HAL_UART_IRQHandler+0xd2>
 800546a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800546e:	f003 0301 	and.w	r3, r3, #1
 8005472:	2b00      	cmp	r3, #0
 8005474:	d005      	beq.n	8005482 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547a:	f043 0202 	orr.w	r2, r3, #2
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005486:	f003 0302 	and.w	r3, r3, #2
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00b      	beq.n	80054a6 <HAL_UART_IRQHandler+0xf6>
 800548e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b00      	cmp	r3, #0
 8005498:	d005      	beq.n	80054a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549e:	f043 0204 	orr.w	r2, r3, #4
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d011      	beq.n	80054d6 <HAL_UART_IRQHandler+0x126>
 80054b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054b6:	f003 0320 	and.w	r3, r3, #32
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d105      	bne.n	80054ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d005      	beq.n	80054d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	f043 0208 	orr.w	r2, r3, #8
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 81ed 	beq.w	80058ba <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054e4:	f003 0320 	and.w	r3, r3, #32
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d008      	beq.n	80054fe <HAL_UART_IRQHandler+0x14e>
 80054ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054f0:	f003 0320 	and.w	r3, r3, #32
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d002      	beq.n	80054fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 fd5a 	bl	8005fb2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005508:	2b40      	cmp	r3, #64	; 0x40
 800550a:	bf0c      	ite	eq
 800550c:	2301      	moveq	r3, #1
 800550e:	2300      	movne	r3, #0
 8005510:	b2db      	uxtb	r3, r3
 8005512:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551a:	f003 0308 	and.w	r3, r3, #8
 800551e:	2b00      	cmp	r3, #0
 8005520:	d103      	bne.n	800552a <HAL_UART_IRQHandler+0x17a>
 8005522:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005526:	2b00      	cmp	r3, #0
 8005528:	d04f      	beq.n	80055ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 fc62 	bl	8005df4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800553a:	2b40      	cmp	r3, #64	; 0x40
 800553c:	d141      	bne.n	80055c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	3314      	adds	r3, #20
 8005544:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005548:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800554c:	e853 3f00 	ldrex	r3, [r3]
 8005550:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005554:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005558:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800555c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	3314      	adds	r3, #20
 8005566:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800556a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800556e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005572:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005576:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800557a:	e841 2300 	strex	r3, r2, [r1]
 800557e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005582:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1d9      	bne.n	800553e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800558e:	2b00      	cmp	r3, #0
 8005590:	d013      	beq.n	80055ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005596:	4a7d      	ldr	r2, [pc, #500]	; (800578c <HAL_UART_IRQHandler+0x3dc>)
 8005598:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fd fbc0 	bl	8002d24 <HAL_DMA_Abort_IT>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d016      	beq.n	80055d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80055b4:	4610      	mov	r0, r2
 80055b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b8:	e00e      	b.n	80055d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f99a 	bl	80058f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c0:	e00a      	b.n	80055d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 f996 	bl	80058f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c8:	e006      	b.n	80055d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 f992 	bl	80058f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80055d6:	e170      	b.n	80058ba <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d8:	bf00      	nop
    return;
 80055da:	e16e      	b.n	80058ba <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	f040 814a 	bne.w	800587a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ea:	f003 0310 	and.w	r3, r3, #16
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f000 8143 	beq.w	800587a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80055f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055f8:	f003 0310 	and.w	r3, r3, #16
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	f000 813c 	beq.w	800587a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005602:	2300      	movs	r3, #0
 8005604:	60bb      	str	r3, [r7, #8]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	60bb      	str	r3, [r7, #8]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	60bb      	str	r3, [r7, #8]
 8005616:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	695b      	ldr	r3, [r3, #20]
 800561e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005622:	2b40      	cmp	r3, #64	; 0x40
 8005624:	f040 80b4 	bne.w	8005790 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005634:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005638:	2b00      	cmp	r3, #0
 800563a:	f000 8140 	beq.w	80058be <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005642:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005646:	429a      	cmp	r2, r3
 8005648:	f080 8139 	bcs.w	80058be <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005652:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005658:	69db      	ldr	r3, [r3, #28]
 800565a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800565e:	f000 8088 	beq.w	8005772 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	330c      	adds	r3, #12
 8005668:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005670:	e853 3f00 	ldrex	r3, [r3]
 8005674:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005678:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800567c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005680:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	330c      	adds	r3, #12
 800568a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800568e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005692:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005696:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800569a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80056a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1d9      	bne.n	8005662 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	3314      	adds	r3, #20
 80056b4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056b8:	e853 3f00 	ldrex	r3, [r3]
 80056bc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80056be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056c0:	f023 0301 	bic.w	r3, r3, #1
 80056c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	3314      	adds	r3, #20
 80056ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80056d2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80056d6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80056da:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80056de:	e841 2300 	strex	r3, r2, [r1]
 80056e2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80056e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1e1      	bne.n	80056ae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3314      	adds	r3, #20
 80056f0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80056fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005700:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3314      	adds	r3, #20
 800570a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800570e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005710:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005712:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005714:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005716:	e841 2300 	strex	r3, r2, [r1]
 800571a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800571c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1e3      	bne.n	80056ea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2220      	movs	r2, #32
 8005726:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	330c      	adds	r3, #12
 8005736:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005738:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800573a:	e853 3f00 	ldrex	r3, [r3]
 800573e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005740:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005742:	f023 0310 	bic.w	r3, r3, #16
 8005746:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	330c      	adds	r3, #12
 8005750:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005754:	65ba      	str	r2, [r7, #88]	; 0x58
 8005756:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005758:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800575a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800575c:	e841 2300 	strex	r3, r2, [r1]
 8005760:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005762:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1e3      	bne.n	8005730 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576c:	4618      	mov	r0, r3
 800576e:	f7fd fa69 	bl	8002c44 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800577a:	b29b      	uxth	r3, r3
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	b29b      	uxth	r3, r3
 8005780:	4619      	mov	r1, r3
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 f8c0 	bl	8005908 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005788:	e099      	b.n	80058be <HAL_UART_IRQHandler+0x50e>
 800578a:	bf00      	nop
 800578c:	08005ebb 	.word	0x08005ebb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005798:	b29b      	uxth	r3, r3
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f000 808b 	beq.w	80058c2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80057ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f000 8086 	beq.w	80058c2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	330c      	adds	r3, #12
 80057bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c0:	e853 3f00 	ldrex	r3, [r3]
 80057c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80057c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	330c      	adds	r3, #12
 80057d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80057da:	647a      	str	r2, [r7, #68]	; 0x44
 80057dc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80057e2:	e841 2300 	strex	r3, r2, [r1]
 80057e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80057e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1e3      	bne.n	80057b6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	3314      	adds	r3, #20
 80057f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f8:	e853 3f00 	ldrex	r3, [r3]
 80057fc:	623b      	str	r3, [r7, #32]
   return(result);
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	f023 0301 	bic.w	r3, r3, #1
 8005804:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	3314      	adds	r3, #20
 800580e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005812:	633a      	str	r2, [r7, #48]	; 0x30
 8005814:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005816:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800581a:	e841 2300 	strex	r3, r2, [r1]
 800581e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1e3      	bne.n	80057ee <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2220      	movs	r2, #32
 800582a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	330c      	adds	r3, #12
 800583a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	e853 3f00 	ldrex	r3, [r3]
 8005842:	60fb      	str	r3, [r7, #12]
   return(result);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 0310 	bic.w	r3, r3, #16
 800584a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	330c      	adds	r3, #12
 8005854:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005858:	61fa      	str	r2, [r7, #28]
 800585a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585c:	69b9      	ldr	r1, [r7, #24]
 800585e:	69fa      	ldr	r2, [r7, #28]
 8005860:	e841 2300 	strex	r3, r2, [r1]
 8005864:	617b      	str	r3, [r7, #20]
   return(result);
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1e3      	bne.n	8005834 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800586c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005870:	4619      	mov	r1, r3
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f848 	bl	8005908 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005878:	e023      	b.n	80058c2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800587a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800587e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005882:	2b00      	cmp	r3, #0
 8005884:	d009      	beq.n	800589a <HAL_UART_IRQHandler+0x4ea>
 8005886:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800588a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800588e:	2b00      	cmp	r3, #0
 8005890:	d003      	beq.n	800589a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 fb25 	bl	8005ee2 <UART_Transmit_IT>
    return;
 8005898:	e014      	b.n	80058c4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800589a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800589e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00e      	beq.n	80058c4 <HAL_UART_IRQHandler+0x514>
 80058a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d008      	beq.n	80058c4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 fb65 	bl	8005f82 <UART_EndTransmit_IT>
    return;
 80058b8:	e004      	b.n	80058c4 <HAL_UART_IRQHandler+0x514>
    return;
 80058ba:	bf00      	nop
 80058bc:	e002      	b.n	80058c4 <HAL_UART_IRQHandler+0x514>
      return;
 80058be:	bf00      	nop
 80058c0:	e000      	b.n	80058c4 <HAL_UART_IRQHandler+0x514>
      return;
 80058c2:	bf00      	nop
  }
}
 80058c4:	37e8      	adds	r7, #232	; 0xe8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop

080058cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	460b      	mov	r3, r1
 8005912:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b09c      	sub	sp, #112	; 0x70
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800592c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005938:	2b00      	cmp	r3, #0
 800593a:	d172      	bne.n	8005a22 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800593c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800593e:	2200      	movs	r2, #0
 8005940:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005942:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	330c      	adds	r3, #12
 8005948:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005952:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005954:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005958:	66bb      	str	r3, [r7, #104]	; 0x68
 800595a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	330c      	adds	r3, #12
 8005960:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005962:	65ba      	str	r2, [r7, #88]	; 0x58
 8005964:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005966:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005968:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800596a:	e841 2300 	strex	r3, r2, [r1]
 800596e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005970:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1e5      	bne.n	8005942 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005976:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3314      	adds	r3, #20
 800597c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005988:	f023 0301 	bic.w	r3, r3, #1
 800598c:	667b      	str	r3, [r7, #100]	; 0x64
 800598e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3314      	adds	r3, #20
 8005994:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005996:	647a      	str	r2, [r7, #68]	; 0x44
 8005998:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800599c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800599e:	e841 2300 	strex	r3, r2, [r1]
 80059a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80059a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1e5      	bne.n	8005976 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	3314      	adds	r3, #20
 80059b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b4:	e853 3f00 	ldrex	r3, [r3]
 80059b8:	623b      	str	r3, [r7, #32]
   return(result);
 80059ba:	6a3b      	ldr	r3, [r7, #32]
 80059bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059c0:	663b      	str	r3, [r7, #96]	; 0x60
 80059c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3314      	adds	r3, #20
 80059c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80059ca:	633a      	str	r2, [r7, #48]	; 0x30
 80059cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059d2:	e841 2300 	strex	r3, r2, [r1]
 80059d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1e5      	bne.n	80059aa <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80059de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e0:	2220      	movs	r2, #32
 80059e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d119      	bne.n	8005a22 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	330c      	adds	r3, #12
 80059f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	e853 3f00 	ldrex	r3, [r3]
 80059fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f023 0310 	bic.w	r3, r3, #16
 8005a04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	330c      	adds	r3, #12
 8005a0c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005a0e:	61fa      	str	r2, [r7, #28]
 8005a10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a12:	69b9      	ldr	r1, [r7, #24]
 8005a14:	69fa      	ldr	r2, [r7, #28]
 8005a16:	e841 2300 	strex	r3, r2, [r1]
 8005a1a:	617b      	str	r3, [r7, #20]
   return(result);
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d1e5      	bne.n	80059ee <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d106      	bne.n	8005a38 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a2e:	4619      	mov	r1, r3
 8005a30:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005a32:	f7ff ff69 	bl	8005908 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a36:	e002      	b.n	8005a3e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005a38:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005a3a:	f001 f99f 	bl	8006d7c <HAL_UART_RxCpltCallback>
}
 8005a3e:	bf00      	nop
 8005a40:	3770      	adds	r7, #112	; 0x70
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}

08005a46 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a46:	b580      	push	{r7, lr}
 8005a48:	b084      	sub	sp, #16
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d108      	bne.n	8005a6e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a60:	085b      	lsrs	r3, r3, #1
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	4619      	mov	r1, r3
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f7ff ff4e 	bl	8005908 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a6c:	e002      	b.n	8005a74 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f7ff ff36 	bl	80058e0 <HAL_UART_RxHalfCpltCallback>
}
 8005a74:	bf00      	nop
 8005a76:	3710      	adds	r7, #16
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b084      	sub	sp, #16
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a84:	2300      	movs	r3, #0
 8005a86:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a98:	2b80      	cmp	r3, #128	; 0x80
 8005a9a:	bf0c      	ite	eq
 8005a9c:	2301      	moveq	r3, #1
 8005a9e:	2300      	movne	r3, #0
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	2b21      	cmp	r3, #33	; 0x21
 8005aae:	d108      	bne.n	8005ac2 <UART_DMAError+0x46>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d005      	beq.n	8005ac2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005abc:	68b8      	ldr	r0, [r7, #8]
 8005abe:	f000 f971 	bl	8005da4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	695b      	ldr	r3, [r3, #20]
 8005ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005acc:	2b40      	cmp	r3, #64	; 0x40
 8005ace:	bf0c      	ite	eq
 8005ad0:	2301      	moveq	r3, #1
 8005ad2:	2300      	movne	r3, #0
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	2b22      	cmp	r3, #34	; 0x22
 8005ae2:	d108      	bne.n	8005af6 <UART_DMAError+0x7a>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d005      	beq.n	8005af6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	2200      	movs	r2, #0
 8005aee:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005af0:	68b8      	ldr	r0, [r7, #8]
 8005af2:	f000 f97f 	bl	8005df4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afa:	f043 0210 	orr.w	r2, r3, #16
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b02:	68b8      	ldr	r0, [r7, #8]
 8005b04:	f7ff fef6 	bl	80058f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b08:	bf00      	nop
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b090      	sub	sp, #64	; 0x40
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	603b      	str	r3, [r7, #0]
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b20:	e050      	b.n	8005bc4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b28:	d04c      	beq.n	8005bc4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d007      	beq.n	8005b40 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b30:	f7fc fe24 	bl	800277c <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d241      	bcs.n	8005bc4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	330c      	adds	r3, #12
 8005b46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4a:	e853 3f00 	ldrex	r3, [r3]
 8005b4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005b56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	330c      	adds	r3, #12
 8005b5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b60:	637a      	str	r2, [r7, #52]	; 0x34
 8005b62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b68:	e841 2300 	strex	r3, r2, [r1]
 8005b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1e5      	bne.n	8005b40 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	3314      	adds	r3, #20
 8005b7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	e853 3f00 	ldrex	r3, [r3]
 8005b82:	613b      	str	r3, [r7, #16]
   return(result);
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	f023 0301 	bic.w	r3, r3, #1
 8005b8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	3314      	adds	r3, #20
 8005b92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b94:	623a      	str	r2, [r7, #32]
 8005b96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b98:	69f9      	ldr	r1, [r7, #28]
 8005b9a:	6a3a      	ldr	r2, [r7, #32]
 8005b9c:	e841 2300 	strex	r3, r2, [r1]
 8005ba0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1e5      	bne.n	8005b74 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2220      	movs	r2, #32
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2220      	movs	r2, #32
 8005bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e00f      	b.n	8005be4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	4013      	ands	r3, r2
 8005bce:	68ba      	ldr	r2, [r7, #8]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	bf0c      	ite	eq
 8005bd4:	2301      	moveq	r3, #1
 8005bd6:	2300      	movne	r3, #0
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	461a      	mov	r2, r3
 8005bdc:	79fb      	ldrb	r3, [r7, #7]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d09f      	beq.n	8005b22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3740      	adds	r7, #64	; 0x40
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	68ba      	ldr	r2, [r7, #8]
 8005bfe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	88fa      	ldrh	r2, [r7, #6]
 8005c04:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	88fa      	ldrh	r2, [r7, #6]
 8005c0a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2222      	movs	r2, #34	; 0x22
 8005c16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d007      	beq.n	8005c3a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	68da      	ldr	r2, [r3, #12]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c38:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	695a      	ldr	r2, [r3, #20]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f042 0201 	orr.w	r2, r2, #1
 8005c48:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68da      	ldr	r2, [r3, #12]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f042 0220 	orr.w	r2, r2, #32
 8005c58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3714      	adds	r7, #20
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr

08005c68 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b098      	sub	sp, #96	; 0x60
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	4613      	mov	r3, r2
 8005c74:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	88fa      	ldrh	r2, [r7, #6]
 8005c80:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2222      	movs	r2, #34	; 0x22
 8005c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c94:	4a40      	ldr	r2, [pc, #256]	; (8005d98 <UART_Start_Receive_DMA+0x130>)
 8005c96:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c9c:	4a3f      	ldr	r2, [pc, #252]	; (8005d9c <UART_Start_Receive_DMA+0x134>)
 8005c9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca4:	4a3e      	ldr	r2, [pc, #248]	; (8005da0 <UART_Start_Receive_DMA+0x138>)
 8005ca6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cac:	2200      	movs	r2, #0
 8005cae:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005cb0:	f107 0308 	add.w	r3, r7, #8
 8005cb4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3304      	adds	r3, #4
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	88fb      	ldrh	r3, [r7, #6]
 8005cc8:	f7fc ff64 	bl	8002b94 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005ccc:	2300      	movs	r3, #0
 8005cce:	613b      	str	r3, [r7, #16]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	613b      	str	r3, [r7, #16]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	613b      	str	r3, [r7, #16]
 8005ce0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d019      	beq.n	8005d26 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	330c      	adds	r3, #12
 8005cf8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cfc:	e853 3f00 	ldrex	r3, [r3]
 8005d00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d08:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	330c      	adds	r3, #12
 8005d10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d12:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005d14:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d16:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005d18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d1a:	e841 2300 	strex	r3, r2, [r1]
 8005d1e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005d20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1e5      	bne.n	8005cf2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	3314      	adds	r3, #20
 8005d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d30:	e853 3f00 	ldrex	r3, [r3]
 8005d34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d38:	f043 0301 	orr.w	r3, r3, #1
 8005d3c:	657b      	str	r3, [r7, #84]	; 0x54
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	3314      	adds	r3, #20
 8005d44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005d46:	63ba      	str	r2, [r7, #56]	; 0x38
 8005d48:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005d4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d4e:	e841 2300 	strex	r3, r2, [r1]
 8005d52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1e5      	bne.n	8005d26 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	3314      	adds	r3, #20
 8005d60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	e853 3f00 	ldrex	r3, [r3]
 8005d68:	617b      	str	r3, [r7, #20]
   return(result);
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d70:	653b      	str	r3, [r7, #80]	; 0x50
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	3314      	adds	r3, #20
 8005d78:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005d7a:	627a      	str	r2, [r7, #36]	; 0x24
 8005d7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7e:	6a39      	ldr	r1, [r7, #32]
 8005d80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d82:	e841 2300 	strex	r3, r2, [r1]
 8005d86:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1e5      	bne.n	8005d5a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8005d8e:	2300      	movs	r3, #0
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3760      	adds	r7, #96	; 0x60
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	08005921 	.word	0x08005921
 8005d9c:	08005a47 	.word	0x08005a47
 8005da0:	08005a7d 	.word	0x08005a7d

08005da4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b089      	sub	sp, #36	; 0x24
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	330c      	adds	r3, #12
 8005db2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	e853 3f00 	ldrex	r3, [r3]
 8005dba:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005dc2:	61fb      	str	r3, [r7, #28]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	330c      	adds	r3, #12
 8005dca:	69fa      	ldr	r2, [r7, #28]
 8005dcc:	61ba      	str	r2, [r7, #24]
 8005dce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd0:	6979      	ldr	r1, [r7, #20]
 8005dd2:	69ba      	ldr	r2, [r7, #24]
 8005dd4:	e841 2300 	strex	r3, r2, [r1]
 8005dd8:	613b      	str	r3, [r7, #16]
   return(result);
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1e5      	bne.n	8005dac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2220      	movs	r2, #32
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005de8:	bf00      	nop
 8005dea:	3724      	adds	r7, #36	; 0x24
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b095      	sub	sp, #84	; 0x54
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	330c      	adds	r3, #12
 8005e02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e06:	e853 3f00 	ldrex	r3, [r3]
 8005e0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	330c      	adds	r3, #12
 8005e1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e1c:	643a      	str	r2, [r7, #64]	; 0x40
 8005e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e24:	e841 2300 	strex	r3, r2, [r1]
 8005e28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d1e5      	bne.n	8005dfc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	3314      	adds	r3, #20
 8005e36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e38:	6a3b      	ldr	r3, [r7, #32]
 8005e3a:	e853 3f00 	ldrex	r3, [r3]
 8005e3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	f023 0301 	bic.w	r3, r3, #1
 8005e46:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	3314      	adds	r3, #20
 8005e4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e58:	e841 2300 	strex	r3, r2, [r1]
 8005e5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1e5      	bne.n	8005e30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d119      	bne.n	8005ea0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	330c      	adds	r3, #12
 8005e72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	e853 3f00 	ldrex	r3, [r3]
 8005e7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	f023 0310 	bic.w	r3, r3, #16
 8005e82:	647b      	str	r3, [r7, #68]	; 0x44
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	330c      	adds	r3, #12
 8005e8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e8c:	61ba      	str	r2, [r7, #24]
 8005e8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e90:	6979      	ldr	r1, [r7, #20]
 8005e92:	69ba      	ldr	r2, [r7, #24]
 8005e94:	e841 2300 	strex	r3, r2, [r1]
 8005e98:	613b      	str	r3, [r7, #16]
   return(result);
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1e5      	bne.n	8005e6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005eae:	bf00      	nop
 8005eb0:	3754      	adds	r7, #84	; 0x54
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr

08005eba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005eba:	b580      	push	{r7, lr}
 8005ebc:	b084      	sub	sp, #16
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f7ff fd0d 	bl	80058f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005eda:	bf00      	nop
 8005edc:	3710      	adds	r7, #16
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	b085      	sub	sp, #20
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b21      	cmp	r3, #33	; 0x21
 8005ef4:	d13e      	bne.n	8005f74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005efe:	d114      	bne.n	8005f2a <UART_Transmit_IT+0x48>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d110      	bne.n	8005f2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6a1b      	ldr	r3, [r3, #32]
 8005f0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	881b      	ldrh	r3, [r3, #0]
 8005f12:	461a      	mov	r2, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a1b      	ldr	r3, [r3, #32]
 8005f22:	1c9a      	adds	r2, r3, #2
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	621a      	str	r2, [r3, #32]
 8005f28:	e008      	b.n	8005f3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a1b      	ldr	r3, [r3, #32]
 8005f2e:	1c59      	adds	r1, r3, #1
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	6211      	str	r1, [r2, #32]
 8005f34:	781a      	ldrb	r2, [r3, #0]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	3b01      	subs	r3, #1
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	4619      	mov	r1, r3
 8005f4a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d10f      	bne.n	8005f70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68da      	ldr	r2, [r3, #12]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68da      	ldr	r2, [r3, #12]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f70:	2300      	movs	r3, #0
 8005f72:	e000      	b.n	8005f76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f74:	2302      	movs	r3, #2
  }
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3714      	adds	r7, #20
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b082      	sub	sp, #8
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68da      	ldr	r2, [r3, #12]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7ff fc92 	bl	80058cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3708      	adds	r7, #8
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b08c      	sub	sp, #48	; 0x30
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	2b22      	cmp	r3, #34	; 0x22
 8005fc4:	f040 80ab 	bne.w	800611e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fd0:	d117      	bne.n	8006002 <UART_Receive_IT+0x50>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d113      	bne.n	8006002 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ffa:	1c9a      	adds	r2, r3, #2
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	629a      	str	r2, [r3, #40]	; 0x28
 8006000:	e026      	b.n	8006050 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006006:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006008:	2300      	movs	r3, #0
 800600a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006014:	d007      	beq.n	8006026 <UART_Receive_IT+0x74>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d10a      	bne.n	8006034 <UART_Receive_IT+0x82>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d106      	bne.n	8006034 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	b2da      	uxtb	r2, r3
 800602e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006030:	701a      	strb	r2, [r3, #0]
 8006032:	e008      	b.n	8006046 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	b2db      	uxtb	r3, r3
 800603c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006040:	b2da      	uxtb	r2, r3
 8006042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006044:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800604a:	1c5a      	adds	r2, r3, #1
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006054:	b29b      	uxth	r3, r3
 8006056:	3b01      	subs	r3, #1
 8006058:	b29b      	uxth	r3, r3
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	4619      	mov	r1, r3
 800605e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006060:	2b00      	cmp	r3, #0
 8006062:	d15a      	bne.n	800611a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68da      	ldr	r2, [r3, #12]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0220 	bic.w	r2, r2, #32
 8006072:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68da      	ldr	r2, [r3, #12]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006082:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	695a      	ldr	r2, [r3, #20]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f022 0201 	bic.w	r2, r2, #1
 8006092:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2220      	movs	r2, #32
 8006098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d135      	bne.n	8006110 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	330c      	adds	r3, #12
 80060b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	e853 3f00 	ldrex	r3, [r3]
 80060b8:	613b      	str	r3, [r7, #16]
   return(result);
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	f023 0310 	bic.w	r3, r3, #16
 80060c0:	627b      	str	r3, [r7, #36]	; 0x24
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	330c      	adds	r3, #12
 80060c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060ca:	623a      	str	r2, [r7, #32]
 80060cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ce:	69f9      	ldr	r1, [r7, #28]
 80060d0:	6a3a      	ldr	r2, [r7, #32]
 80060d2:	e841 2300 	strex	r3, r2, [r1]
 80060d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1e5      	bne.n	80060aa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0310 	and.w	r3, r3, #16
 80060e8:	2b10      	cmp	r3, #16
 80060ea:	d10a      	bne.n	8006102 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060ec:	2300      	movs	r3, #0
 80060ee:	60fb      	str	r3, [r7, #12]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	60fb      	str	r3, [r7, #12]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006106:	4619      	mov	r1, r3
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f7ff fbfd 	bl	8005908 <HAL_UARTEx_RxEventCallback>
 800610e:	e002      	b.n	8006116 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 fe33 	bl	8006d7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006116:	2300      	movs	r3, #0
 8006118:	e002      	b.n	8006120 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800611a:	2300      	movs	r3, #0
 800611c:	e000      	b.n	8006120 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800611e:	2302      	movs	r3, #2
  }
}
 8006120:	4618      	mov	r0, r3
 8006122:	3730      	adds	r7, #48	; 0x30
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006128:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800612c:	b0c0      	sub	sp, #256	; 0x100
 800612e:	af00      	add	r7, sp, #0
 8006130:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006144:	68d9      	ldr	r1, [r3, #12]
 8006146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	ea40 0301 	orr.w	r3, r0, r1
 8006150:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006156:	689a      	ldr	r2, [r3, #8]
 8006158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	431a      	orrs	r2, r3
 8006160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006164:	695b      	ldr	r3, [r3, #20]
 8006166:	431a      	orrs	r2, r3
 8006168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	4313      	orrs	r3, r2
 8006170:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006180:	f021 010c 	bic.w	r1, r1, #12
 8006184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800618e:	430b      	orrs	r3, r1
 8006190:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800619e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a2:	6999      	ldr	r1, [r3, #24]
 80061a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	ea40 0301 	orr.w	r3, r0, r1
 80061ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	4b8f      	ldr	r3, [pc, #572]	; (80063f4 <UART_SetConfig+0x2cc>)
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d005      	beq.n	80061c8 <UART_SetConfig+0xa0>
 80061bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	4b8d      	ldr	r3, [pc, #564]	; (80063f8 <UART_SetConfig+0x2d0>)
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d104      	bne.n	80061d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80061c8:	f7fd ffb6 	bl	8004138 <HAL_RCC_GetPCLK2Freq>
 80061cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80061d0:	e003      	b.n	80061da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061d2:	f7fd ff9d 	bl	8004110 <HAL_RCC_GetPCLK1Freq>
 80061d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061de:	69db      	ldr	r3, [r3, #28]
 80061e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061e4:	f040 810c 	bne.w	8006400 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061ec:	2200      	movs	r2, #0
 80061ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80061f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80061f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80061fa:	4622      	mov	r2, r4
 80061fc:	462b      	mov	r3, r5
 80061fe:	1891      	adds	r1, r2, r2
 8006200:	65b9      	str	r1, [r7, #88]	; 0x58
 8006202:	415b      	adcs	r3, r3
 8006204:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006206:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800620a:	4621      	mov	r1, r4
 800620c:	eb12 0801 	adds.w	r8, r2, r1
 8006210:	4629      	mov	r1, r5
 8006212:	eb43 0901 	adc.w	r9, r3, r1
 8006216:	f04f 0200 	mov.w	r2, #0
 800621a:	f04f 0300 	mov.w	r3, #0
 800621e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006222:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006226:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800622a:	4690      	mov	r8, r2
 800622c:	4699      	mov	r9, r3
 800622e:	4623      	mov	r3, r4
 8006230:	eb18 0303 	adds.w	r3, r8, r3
 8006234:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006238:	462b      	mov	r3, r5
 800623a:	eb49 0303 	adc.w	r3, r9, r3
 800623e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800624e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006252:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006256:	460b      	mov	r3, r1
 8006258:	18db      	adds	r3, r3, r3
 800625a:	653b      	str	r3, [r7, #80]	; 0x50
 800625c:	4613      	mov	r3, r2
 800625e:	eb42 0303 	adc.w	r3, r2, r3
 8006262:	657b      	str	r3, [r7, #84]	; 0x54
 8006264:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006268:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800626c:	f7fa fd0c 	bl	8000c88 <__aeabi_uldivmod>
 8006270:	4602      	mov	r2, r0
 8006272:	460b      	mov	r3, r1
 8006274:	4b61      	ldr	r3, [pc, #388]	; (80063fc <UART_SetConfig+0x2d4>)
 8006276:	fba3 2302 	umull	r2, r3, r3, r2
 800627a:	095b      	lsrs	r3, r3, #5
 800627c:	011c      	lsls	r4, r3, #4
 800627e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006282:	2200      	movs	r2, #0
 8006284:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006288:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800628c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006290:	4642      	mov	r2, r8
 8006292:	464b      	mov	r3, r9
 8006294:	1891      	adds	r1, r2, r2
 8006296:	64b9      	str	r1, [r7, #72]	; 0x48
 8006298:	415b      	adcs	r3, r3
 800629a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800629c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80062a0:	4641      	mov	r1, r8
 80062a2:	eb12 0a01 	adds.w	sl, r2, r1
 80062a6:	4649      	mov	r1, r9
 80062a8:	eb43 0b01 	adc.w	fp, r3, r1
 80062ac:	f04f 0200 	mov.w	r2, #0
 80062b0:	f04f 0300 	mov.w	r3, #0
 80062b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062c0:	4692      	mov	sl, r2
 80062c2:	469b      	mov	fp, r3
 80062c4:	4643      	mov	r3, r8
 80062c6:	eb1a 0303 	adds.w	r3, sl, r3
 80062ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80062ce:	464b      	mov	r3, r9
 80062d0:	eb4b 0303 	adc.w	r3, fp, r3
 80062d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80062d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80062e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80062e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80062ec:	460b      	mov	r3, r1
 80062ee:	18db      	adds	r3, r3, r3
 80062f0:	643b      	str	r3, [r7, #64]	; 0x40
 80062f2:	4613      	mov	r3, r2
 80062f4:	eb42 0303 	adc.w	r3, r2, r3
 80062f8:	647b      	str	r3, [r7, #68]	; 0x44
 80062fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80062fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006302:	f7fa fcc1 	bl	8000c88 <__aeabi_uldivmod>
 8006306:	4602      	mov	r2, r0
 8006308:	460b      	mov	r3, r1
 800630a:	4611      	mov	r1, r2
 800630c:	4b3b      	ldr	r3, [pc, #236]	; (80063fc <UART_SetConfig+0x2d4>)
 800630e:	fba3 2301 	umull	r2, r3, r3, r1
 8006312:	095b      	lsrs	r3, r3, #5
 8006314:	2264      	movs	r2, #100	; 0x64
 8006316:	fb02 f303 	mul.w	r3, r2, r3
 800631a:	1acb      	subs	r3, r1, r3
 800631c:	00db      	lsls	r3, r3, #3
 800631e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006322:	4b36      	ldr	r3, [pc, #216]	; (80063fc <UART_SetConfig+0x2d4>)
 8006324:	fba3 2302 	umull	r2, r3, r3, r2
 8006328:	095b      	lsrs	r3, r3, #5
 800632a:	005b      	lsls	r3, r3, #1
 800632c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006330:	441c      	add	r4, r3
 8006332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006336:	2200      	movs	r2, #0
 8006338:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800633c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006340:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006344:	4642      	mov	r2, r8
 8006346:	464b      	mov	r3, r9
 8006348:	1891      	adds	r1, r2, r2
 800634a:	63b9      	str	r1, [r7, #56]	; 0x38
 800634c:	415b      	adcs	r3, r3
 800634e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006350:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006354:	4641      	mov	r1, r8
 8006356:	1851      	adds	r1, r2, r1
 8006358:	6339      	str	r1, [r7, #48]	; 0x30
 800635a:	4649      	mov	r1, r9
 800635c:	414b      	adcs	r3, r1
 800635e:	637b      	str	r3, [r7, #52]	; 0x34
 8006360:	f04f 0200 	mov.w	r2, #0
 8006364:	f04f 0300 	mov.w	r3, #0
 8006368:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800636c:	4659      	mov	r1, fp
 800636e:	00cb      	lsls	r3, r1, #3
 8006370:	4651      	mov	r1, sl
 8006372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006376:	4651      	mov	r1, sl
 8006378:	00ca      	lsls	r2, r1, #3
 800637a:	4610      	mov	r0, r2
 800637c:	4619      	mov	r1, r3
 800637e:	4603      	mov	r3, r0
 8006380:	4642      	mov	r2, r8
 8006382:	189b      	adds	r3, r3, r2
 8006384:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006388:	464b      	mov	r3, r9
 800638a:	460a      	mov	r2, r1
 800638c:	eb42 0303 	adc.w	r3, r2, r3
 8006390:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80063a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80063a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80063a8:	460b      	mov	r3, r1
 80063aa:	18db      	adds	r3, r3, r3
 80063ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80063ae:	4613      	mov	r3, r2
 80063b0:	eb42 0303 	adc.w	r3, r2, r3
 80063b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80063ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80063be:	f7fa fc63 	bl	8000c88 <__aeabi_uldivmod>
 80063c2:	4602      	mov	r2, r0
 80063c4:	460b      	mov	r3, r1
 80063c6:	4b0d      	ldr	r3, [pc, #52]	; (80063fc <UART_SetConfig+0x2d4>)
 80063c8:	fba3 1302 	umull	r1, r3, r3, r2
 80063cc:	095b      	lsrs	r3, r3, #5
 80063ce:	2164      	movs	r1, #100	; 0x64
 80063d0:	fb01 f303 	mul.w	r3, r1, r3
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	00db      	lsls	r3, r3, #3
 80063d8:	3332      	adds	r3, #50	; 0x32
 80063da:	4a08      	ldr	r2, [pc, #32]	; (80063fc <UART_SetConfig+0x2d4>)
 80063dc:	fba2 2303 	umull	r2, r3, r2, r3
 80063e0:	095b      	lsrs	r3, r3, #5
 80063e2:	f003 0207 	and.w	r2, r3, #7
 80063e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4422      	add	r2, r4
 80063ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063f0:	e105      	b.n	80065fe <UART_SetConfig+0x4d6>
 80063f2:	bf00      	nop
 80063f4:	40011000 	.word	0x40011000
 80063f8:	40011400 	.word	0x40011400
 80063fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006400:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006404:	2200      	movs	r2, #0
 8006406:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800640a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800640e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006412:	4642      	mov	r2, r8
 8006414:	464b      	mov	r3, r9
 8006416:	1891      	adds	r1, r2, r2
 8006418:	6239      	str	r1, [r7, #32]
 800641a:	415b      	adcs	r3, r3
 800641c:	627b      	str	r3, [r7, #36]	; 0x24
 800641e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006422:	4641      	mov	r1, r8
 8006424:	1854      	adds	r4, r2, r1
 8006426:	4649      	mov	r1, r9
 8006428:	eb43 0501 	adc.w	r5, r3, r1
 800642c:	f04f 0200 	mov.w	r2, #0
 8006430:	f04f 0300 	mov.w	r3, #0
 8006434:	00eb      	lsls	r3, r5, #3
 8006436:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800643a:	00e2      	lsls	r2, r4, #3
 800643c:	4614      	mov	r4, r2
 800643e:	461d      	mov	r5, r3
 8006440:	4643      	mov	r3, r8
 8006442:	18e3      	adds	r3, r4, r3
 8006444:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006448:	464b      	mov	r3, r9
 800644a:	eb45 0303 	adc.w	r3, r5, r3
 800644e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800645e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006462:	f04f 0200 	mov.w	r2, #0
 8006466:	f04f 0300 	mov.w	r3, #0
 800646a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800646e:	4629      	mov	r1, r5
 8006470:	008b      	lsls	r3, r1, #2
 8006472:	4621      	mov	r1, r4
 8006474:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006478:	4621      	mov	r1, r4
 800647a:	008a      	lsls	r2, r1, #2
 800647c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006480:	f7fa fc02 	bl	8000c88 <__aeabi_uldivmod>
 8006484:	4602      	mov	r2, r0
 8006486:	460b      	mov	r3, r1
 8006488:	4b60      	ldr	r3, [pc, #384]	; (800660c <UART_SetConfig+0x4e4>)
 800648a:	fba3 2302 	umull	r2, r3, r3, r2
 800648e:	095b      	lsrs	r3, r3, #5
 8006490:	011c      	lsls	r4, r3, #4
 8006492:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006496:	2200      	movs	r2, #0
 8006498:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800649c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80064a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80064a4:	4642      	mov	r2, r8
 80064a6:	464b      	mov	r3, r9
 80064a8:	1891      	adds	r1, r2, r2
 80064aa:	61b9      	str	r1, [r7, #24]
 80064ac:	415b      	adcs	r3, r3
 80064ae:	61fb      	str	r3, [r7, #28]
 80064b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064b4:	4641      	mov	r1, r8
 80064b6:	1851      	adds	r1, r2, r1
 80064b8:	6139      	str	r1, [r7, #16]
 80064ba:	4649      	mov	r1, r9
 80064bc:	414b      	adcs	r3, r1
 80064be:	617b      	str	r3, [r7, #20]
 80064c0:	f04f 0200 	mov.w	r2, #0
 80064c4:	f04f 0300 	mov.w	r3, #0
 80064c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064cc:	4659      	mov	r1, fp
 80064ce:	00cb      	lsls	r3, r1, #3
 80064d0:	4651      	mov	r1, sl
 80064d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064d6:	4651      	mov	r1, sl
 80064d8:	00ca      	lsls	r2, r1, #3
 80064da:	4610      	mov	r0, r2
 80064dc:	4619      	mov	r1, r3
 80064de:	4603      	mov	r3, r0
 80064e0:	4642      	mov	r2, r8
 80064e2:	189b      	adds	r3, r3, r2
 80064e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80064e8:	464b      	mov	r3, r9
 80064ea:	460a      	mov	r2, r1
 80064ec:	eb42 0303 	adc.w	r3, r2, r3
 80064f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80064f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80064fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006500:	f04f 0200 	mov.w	r2, #0
 8006504:	f04f 0300 	mov.w	r3, #0
 8006508:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800650c:	4649      	mov	r1, r9
 800650e:	008b      	lsls	r3, r1, #2
 8006510:	4641      	mov	r1, r8
 8006512:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006516:	4641      	mov	r1, r8
 8006518:	008a      	lsls	r2, r1, #2
 800651a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800651e:	f7fa fbb3 	bl	8000c88 <__aeabi_uldivmod>
 8006522:	4602      	mov	r2, r0
 8006524:	460b      	mov	r3, r1
 8006526:	4b39      	ldr	r3, [pc, #228]	; (800660c <UART_SetConfig+0x4e4>)
 8006528:	fba3 1302 	umull	r1, r3, r3, r2
 800652c:	095b      	lsrs	r3, r3, #5
 800652e:	2164      	movs	r1, #100	; 0x64
 8006530:	fb01 f303 	mul.w	r3, r1, r3
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	011b      	lsls	r3, r3, #4
 8006538:	3332      	adds	r3, #50	; 0x32
 800653a:	4a34      	ldr	r2, [pc, #208]	; (800660c <UART_SetConfig+0x4e4>)
 800653c:	fba2 2303 	umull	r2, r3, r2, r3
 8006540:	095b      	lsrs	r3, r3, #5
 8006542:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006546:	441c      	add	r4, r3
 8006548:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800654c:	2200      	movs	r2, #0
 800654e:	673b      	str	r3, [r7, #112]	; 0x70
 8006550:	677a      	str	r2, [r7, #116]	; 0x74
 8006552:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006556:	4642      	mov	r2, r8
 8006558:	464b      	mov	r3, r9
 800655a:	1891      	adds	r1, r2, r2
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	415b      	adcs	r3, r3
 8006560:	60fb      	str	r3, [r7, #12]
 8006562:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006566:	4641      	mov	r1, r8
 8006568:	1851      	adds	r1, r2, r1
 800656a:	6039      	str	r1, [r7, #0]
 800656c:	4649      	mov	r1, r9
 800656e:	414b      	adcs	r3, r1
 8006570:	607b      	str	r3, [r7, #4]
 8006572:	f04f 0200 	mov.w	r2, #0
 8006576:	f04f 0300 	mov.w	r3, #0
 800657a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800657e:	4659      	mov	r1, fp
 8006580:	00cb      	lsls	r3, r1, #3
 8006582:	4651      	mov	r1, sl
 8006584:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006588:	4651      	mov	r1, sl
 800658a:	00ca      	lsls	r2, r1, #3
 800658c:	4610      	mov	r0, r2
 800658e:	4619      	mov	r1, r3
 8006590:	4603      	mov	r3, r0
 8006592:	4642      	mov	r2, r8
 8006594:	189b      	adds	r3, r3, r2
 8006596:	66bb      	str	r3, [r7, #104]	; 0x68
 8006598:	464b      	mov	r3, r9
 800659a:	460a      	mov	r2, r1
 800659c:	eb42 0303 	adc.w	r3, r2, r3
 80065a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80065a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	663b      	str	r3, [r7, #96]	; 0x60
 80065ac:	667a      	str	r2, [r7, #100]	; 0x64
 80065ae:	f04f 0200 	mov.w	r2, #0
 80065b2:	f04f 0300 	mov.w	r3, #0
 80065b6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80065ba:	4649      	mov	r1, r9
 80065bc:	008b      	lsls	r3, r1, #2
 80065be:	4641      	mov	r1, r8
 80065c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065c4:	4641      	mov	r1, r8
 80065c6:	008a      	lsls	r2, r1, #2
 80065c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80065cc:	f7fa fb5c 	bl	8000c88 <__aeabi_uldivmod>
 80065d0:	4602      	mov	r2, r0
 80065d2:	460b      	mov	r3, r1
 80065d4:	4b0d      	ldr	r3, [pc, #52]	; (800660c <UART_SetConfig+0x4e4>)
 80065d6:	fba3 1302 	umull	r1, r3, r3, r2
 80065da:	095b      	lsrs	r3, r3, #5
 80065dc:	2164      	movs	r1, #100	; 0x64
 80065de:	fb01 f303 	mul.w	r3, r1, r3
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	011b      	lsls	r3, r3, #4
 80065e6:	3332      	adds	r3, #50	; 0x32
 80065e8:	4a08      	ldr	r2, [pc, #32]	; (800660c <UART_SetConfig+0x4e4>)
 80065ea:	fba2 2303 	umull	r2, r3, r2, r3
 80065ee:	095b      	lsrs	r3, r3, #5
 80065f0:	f003 020f 	and.w	r2, r3, #15
 80065f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4422      	add	r2, r4
 80065fc:	609a      	str	r2, [r3, #8]
}
 80065fe:	bf00      	nop
 8006600:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006604:	46bd      	mov	sp, r7
 8006606:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800660a:	bf00      	nop
 800660c:	51eb851f 	.word	0x51eb851f

08006610 <ProcessMessage>:
uint8 convertFlag2 = 0;
uint8 convertFlag3 = 0;
uint8 cmd_buffer[CMD_MAX_SIZE];//
 
void ProcessMessage( PCTRL_MSG msg, uint16 size)
{
 8006610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006612:	b08d      	sub	sp, #52	; 0x34
 8006614:	af04      	add	r7, sp, #16
 8006616:	60f8      	str	r0, [r7, #12]
 8006618:	460b      	mov	r3, r1
 800661a:	817b      	strh	r3, [r7, #10]
	uint8 cmd_type = msg->cmd_type;//
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	785b      	ldrb	r3, [r3, #1]
 8006620:	77fb      	strb	r3, [r7, #31]
	uint8 ctrl_msg = msg->ctrl_msg;   //
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	789b      	ldrb	r3, [r3, #2]
 8006626:	77bb      	strb	r3, [r7, #30]
	uint8 control_type = msg->control_type;//
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	79db      	ldrb	r3, [r3, #7]
 800662c:	777b      	strb	r3, [r7, #29]
	uint16 screen_id = PTR2U16(&msg->screen_id);//ID
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	3303      	adds	r3, #3
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	021b      	lsls	r3, r3, #8
 8006636:	b21a      	sxth	r2, r3
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	3303      	adds	r3, #3
 800663c:	3301      	adds	r3, #1
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	b21b      	sxth	r3, r3
 8006642:	4313      	orrs	r3, r2
 8006644:	b21b      	sxth	r3, r3
 8006646:	837b      	strh	r3, [r7, #26]
	uint16 control_id = PTR2U16(&msg->control_id);//ID
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	3305      	adds	r3, #5
 800664c:	781b      	ldrb	r3, [r3, #0]
 800664e:	021b      	lsls	r3, r3, #8
 8006650:	b21a      	sxth	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	3305      	adds	r3, #5
 8006656:	3301      	adds	r3, #1
 8006658:	781b      	ldrb	r3, [r3, #0]
 800665a:	b21b      	sxth	r3, r3
 800665c:	4313      	orrs	r3, r2
 800665e:	b21b      	sxth	r3, r3
 8006660:	833b      	strh	r3, [r7, #24]
	uint32 value = PTR2U32(msg->param);//
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	7a1b      	ldrb	r3, [r3, #8]
 8006666:	061a      	lsls	r2, r3, #24
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	7a5b      	ldrb	r3, [r3, #9]
 800666c:	041b      	lsls	r3, r3, #16
 800666e:	431a      	orrs	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	7a9b      	ldrb	r3, [r3, #10]
 8006674:	021b      	lsls	r3, r3, #8
 8006676:	4313      	orrs	r3, r2
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	7ad2      	ldrb	r2, [r2, #11]
 800667c:	4313      	orrs	r3, r2
 800667e:	617b      	str	r3, [r7, #20]

	switch(cmd_type)
 8006680:	7ffb      	ldrb	r3, [r7, #31]
 8006682:	2bf7      	cmp	r3, #247	; 0xf7
 8006684:	d063      	beq.n	800674e <ProcessMessage+0x13e>
 8006686:	2bf7      	cmp	r3, #247	; 0xf7
 8006688:	f300 80e6 	bgt.w	8006858 <ProcessMessage+0x248>
 800668c:	2b0f      	cmp	r3, #15
 800668e:	dc27      	bgt.n	80066e0 <ProcessMessage+0xd0>
 8006690:	2b00      	cmp	r3, #0
 8006692:	f340 80e1 	ble.w	8006858 <ProcessMessage+0x248>
 8006696:	3b01      	subs	r3, #1
 8006698:	2b0e      	cmp	r3, #14
 800669a:	f200 80dd 	bhi.w	8006858 <ProcessMessage+0x248>
 800669e:	a201      	add	r2, pc, #4	; (adr r2, 80066a4 <ProcessMessage+0x94>)
 80066a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a4:	080066e7 	.word	0x080066e7
 80066a8:	08006859 	.word	0x08006859
 80066ac:	080066e7 	.word	0x080066e7
 80066b0:	08006859 	.word	0x08006859
 80066b4:	08006859 	.word	0x08006859
 80066b8:	08006859 	.word	0x08006859
 80066bc:	08006859 	.word	0x08006859
 80066c0:	08006859 	.word	0x08006859
 80066c4:	08006859 	.word	0x08006859
 80066c8:	08006859 	.word	0x08006859
 80066cc:	0800672f 	.word	0x0800672f
 80066d0:	0800671b 	.word	0x0800671b
 80066d4:	08006725 	.word	0x08006725
 80066d8:	08006859 	.word	0x08006859
 80066dc:	08006741 	.word	0x08006741
 80066e0:	2bb1      	cmp	r3, #177	; 0xb1
 80066e2:	d04f      	beq.n	8006784 <ProcessMessage+0x174>
				}
			}			
		}
		break;
	default:
		break;
 80066e4:	e0b8      	b.n	8006858 <ProcessMessage+0x248>
		NotifyTouchXY(cmd_buffer[1],PTR2U16(cmd_buffer+2),PTR2U16(cmd_buffer+4),NULL);
 80066e6:	4b5f      	ldr	r3, [pc, #380]	; (8006864 <ProcessMessage+0x254>)
 80066e8:	7858      	ldrb	r0, [r3, #1]
 80066ea:	4b5e      	ldr	r3, [pc, #376]	; (8006864 <ProcessMessage+0x254>)
 80066ec:	789b      	ldrb	r3, [r3, #2]
 80066ee:	021b      	lsls	r3, r3, #8
 80066f0:	b21a      	sxth	r2, r3
 80066f2:	4b5c      	ldr	r3, [pc, #368]	; (8006864 <ProcessMessage+0x254>)
 80066f4:	78db      	ldrb	r3, [r3, #3]
 80066f6:	b21b      	sxth	r3, r3
 80066f8:	4313      	orrs	r3, r2
 80066fa:	b21b      	sxth	r3, r3
 80066fc:	b299      	uxth	r1, r3
 80066fe:	4b59      	ldr	r3, [pc, #356]	; (8006864 <ProcessMessage+0x254>)
 8006700:	791b      	ldrb	r3, [r3, #4]
 8006702:	021b      	lsls	r3, r3, #8
 8006704:	b21a      	sxth	r2, r3
 8006706:	4b57      	ldr	r3, [pc, #348]	; (8006864 <ProcessMessage+0x254>)
 8006708:	795b      	ldrb	r3, [r3, #5]
 800670a:	b21b      	sxth	r3, r3
 800670c:	4313      	orrs	r3, r2
 800670e:	b21b      	sxth	r3, r3
 8006710:	b29a      	uxth	r2, r3
 8006712:	2300      	movs	r3, #0
 8006714:	f000 f8b6 	bl	8006884 <NotifyTouchXY>
		break;	
 8006718:	e09f      	b.n	800685a <ProcessMessage+0x24a>
		NotifyWriteFlash(1,NULL);
 800671a:	2100      	movs	r1, #0
 800671c:	2001      	movs	r0, #1
 800671e:	f000 fa04 	bl	8006b2a <NotifyWriteFlash>
		break;
 8006722:	e09a      	b.n	800685a <ProcessMessage+0x24a>
		NotifyWriteFlash(0,NULL);
 8006724:	2100      	movs	r1, #0
 8006726:	2000      	movs	r0, #0
 8006728:	f000 f9ff 	bl	8006b2a <NotifyWriteFlash>
		break;
 800672c:	e095      	b.n	800685a <ProcessMessage+0x24a>
		NotifyReadFlash(1,cmd_buffer+2,size-6,NULL);//
 800672e:	494e      	ldr	r1, [pc, #312]	; (8006868 <ProcessMessage+0x258>)
 8006730:	897b      	ldrh	r3, [r7, #10]
 8006732:	3b06      	subs	r3, #6
 8006734:	b29a      	uxth	r2, r3
 8006736:	2300      	movs	r3, #0
 8006738:	2001      	movs	r0, #1
 800673a:	f000 f9e7 	bl	8006b0c <NotifyReadFlash>
		break;
 800673e:	e08c      	b.n	800685a <ProcessMessage+0x24a>
		NotifyReadFlash(0,0,0,NULL);
 8006740:	2300      	movs	r3, #0
 8006742:	2200      	movs	r2, #0
 8006744:	2100      	movs	r1, #0
 8006746:	2000      	movs	r0, #0
 8006748:	f000 f9e0 	bl	8006b0c <NotifyReadFlash>
		break;
 800674c:	e085      	b.n	800685a <ProcessMessage+0x24a>
		NotifyReadRTC(cmd_buffer[1],cmd_buffer[2],cmd_buffer[3],cmd_buffer[4],cmd_buffer[5],cmd_buffer[6],cmd_buffer[7],NULL);
 800674e:	4b45      	ldr	r3, [pc, #276]	; (8006864 <ProcessMessage+0x254>)
 8006750:	7858      	ldrb	r0, [r3, #1]
 8006752:	4b44      	ldr	r3, [pc, #272]	; (8006864 <ProcessMessage+0x254>)
 8006754:	789c      	ldrb	r4, [r3, #2]
 8006756:	4b43      	ldr	r3, [pc, #268]	; (8006864 <ProcessMessage+0x254>)
 8006758:	78dd      	ldrb	r5, [r3, #3]
 800675a:	4b42      	ldr	r3, [pc, #264]	; (8006864 <ProcessMessage+0x254>)
 800675c:	791e      	ldrb	r6, [r3, #4]
 800675e:	4b41      	ldr	r3, [pc, #260]	; (8006864 <ProcessMessage+0x254>)
 8006760:	795b      	ldrb	r3, [r3, #5]
 8006762:	607b      	str	r3, [r7, #4]
 8006764:	4a3f      	ldr	r2, [pc, #252]	; (8006864 <ProcessMessage+0x254>)
 8006766:	7992      	ldrb	r2, [r2, #6]
 8006768:	493e      	ldr	r1, [pc, #248]	; (8006864 <ProcessMessage+0x254>)
 800676a:	79c9      	ldrb	r1, [r1, #7]
 800676c:	2300      	movs	r3, #0
 800676e:	9303      	str	r3, [sp, #12]
 8006770:	9102      	str	r1, [sp, #8]
 8006772:	9201      	str	r2, [sp, #4]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	9300      	str	r3, [sp, #0]
 8006778:	4633      	mov	r3, r6
 800677a:	462a      	mov	r2, r5
 800677c:	4621      	mov	r1, r4
 800677e:	f000 f9e0 	bl	8006b42 <NotifyReadRTC>
		break;
 8006782:	e06a      	b.n	800685a <ProcessMessage+0x24a>
			if(ctrl_msg==MSG_GET_CURRENT_SCREEN)//ID
 8006784:	7fbb      	ldrb	r3, [r7, #30]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d105      	bne.n	8006796 <ProcessMessage+0x186>
				NotifyScreen(screen_id,NULL);
 800678a:	8b7b      	ldrh	r3, [r7, #26]
 800678c:	2100      	movs	r1, #0
 800678e:	4618      	mov	r0, r3
 8006790:	f000 f86c 	bl	800686c <NotifyScreen>
		break;
 8006794:	e061      	b.n	800685a <ProcessMessage+0x24a>
				switch(control_type)
 8006796:	7f7b      	ldrb	r3, [r7, #29]
 8006798:	3b10      	subs	r3, #16
 800679a:	2b0b      	cmp	r3, #11
 800679c:	d85a      	bhi.n	8006854 <ProcessMessage+0x244>
 800679e:	a201      	add	r2, pc, #4	; (adr r2, 80067a4 <ProcessMessage+0x194>)
 80067a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a4:	080067d5 	.word	0x080067d5
 80067a8:	080067e5 	.word	0x080067e5
 80067ac:	080067f7 	.word	0x080067f7
 80067b0:	08006805 	.word	0x08006805
 80067b4:	08006813 	.word	0x08006813
 80067b8:	08006855 	.word	0x08006855
 80067bc:	08006855 	.word	0x08006855
 80067c0:	08006847 	.word	0x08006847
 80067c4:	08006855 	.word	0x08006855
 80067c8:	08006855 	.word	0x08006855
 80067cc:	08006821 	.word	0x08006821
 80067d0:	08006837 	.word	0x08006837
					NotifyButton(screen_id,control_id,msg->param[0],NULL);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	7a1a      	ldrb	r2, [r3, #8]
 80067d8:	8b39      	ldrh	r1, [r7, #24]
 80067da:	8b78      	ldrh	r0, [r7, #26]
 80067dc:	2300      	movs	r3, #0
 80067de:	f000 f861 	bl	80068a4 <NotifyButton>
					break;
 80067e2:	e038      	b.n	8006856 <ProcessMessage+0x246>
					NotifyText(screen_id,control_id,msg->param,NULL);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f103 0208 	add.w	r2, r3, #8
 80067ea:	8b39      	ldrh	r1, [r7, #24]
 80067ec:	8b78      	ldrh	r0, [r7, #26]
 80067ee:	2300      	movs	r3, #0
 80067f0:	f000 f91e 	bl	8006a30 <NotifyText>
					break;
 80067f4:	e02f      	b.n	8006856 <ProcessMessage+0x246>
					NotifyProgress(screen_id,control_id,value,NULL);
 80067f6:	8b39      	ldrh	r1, [r7, #24]
 80067f8:	8b78      	ldrh	r0, [r7, #26]
 80067fa:	2300      	movs	r3, #0
 80067fc:	697a      	ldr	r2, [r7, #20]
 80067fe:	f000 f926 	bl	8006a4e <NotifyProgress>
					break;
 8006802:	e028      	b.n	8006856 <ProcessMessage+0x246>
					NotifySlider(screen_id,control_id,value,NULL);
 8006804:	8b39      	ldrh	r1, [r7, #24]
 8006806:	8b78      	ldrh	r0, [r7, #26]
 8006808:	2300      	movs	r3, #0
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	f000 f92e 	bl	8006a6c <NotifySlider>
					break;
 8006810:	e021      	b.n	8006856 <ProcessMessage+0x246>
					NotifyMeter(screen_id,control_id,value,NULL);
 8006812:	8b39      	ldrh	r1, [r7, #24]
 8006814:	8b78      	ldrh	r0, [r7, #26]
 8006816:	2300      	movs	r3, #0
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	f000 f936 	bl	8006a8a <NotifyMeter>
					break;
 800681e:	e01a      	b.n	8006856 <ProcessMessage+0x246>
					NotifyMenu(screen_id,control_id,msg->param[0],msg->param[1],NULL);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	7a1a      	ldrb	r2, [r3, #8]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	7a5b      	ldrb	r3, [r3, #9]
 8006828:	8b39      	ldrh	r1, [r7, #24]
 800682a:	8b78      	ldrh	r0, [r7, #26]
 800682c:	2400      	movs	r4, #0
 800682e:	9400      	str	r4, [sp, #0]
 8006830:	f000 f93a 	bl	8006aa8 <NotifyMenu>
					break;
 8006834:	e00f      	b.n	8006856 <ProcessMessage+0x246>
					NotifySelector(screen_id,control_id,msg->param[0],NULL);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	7a1a      	ldrb	r2, [r3, #8]
 800683a:	8b39      	ldrh	r1, [r7, #24]
 800683c:	8b78      	ldrh	r0, [r7, #26]
 800683e:	2300      	movs	r3, #0
 8006840:	f000 f946 	bl	8006ad0 <NotifySelector>
					break;
 8006844:	e007      	b.n	8006856 <ProcessMessage+0x246>
					NotifyTimer(screen_id,control_id,NULL);
 8006846:	8b39      	ldrh	r1, [r7, #24]
 8006848:	8b7b      	ldrh	r3, [r7, #26]
 800684a:	2200      	movs	r2, #0
 800684c:	4618      	mov	r0, r3
 800684e:	f000 f94f 	bl	8006af0 <NotifyTimer>
					break;
 8006852:	e000      	b.n	8006856 <ProcessMessage+0x246>
					break;
 8006854:	bf00      	nop
		break;
 8006856:	e000      	b.n	800685a <ProcessMessage+0x24a>
		break;
 8006858:	bf00      	nop
	}
}
 800685a:	bf00      	nop
 800685c:	3724      	adds	r7, #36	; 0x24
 800685e:	46bd      	mov	sp, r7
 8006860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006862:	bf00      	nop
 8006864:	20003600 	.word	0x20003600
 8006868:	20003602 	.word	0x20003602

0800686c <NotifyScreen>:
 *  \brief  
 *  \details  (GetScreen)
 *  \param screen_id ID
 */
void NotifyScreen(uint16 screen_id,void* userdata)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	4603      	mov	r3, r0
 8006874:	6039      	str	r1, [r7, #0]
 8006876:	80fb      	strh	r3, [r7, #6]
   
}
 8006878:	bf00      	nop
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <NotifyTouchXY>:
 *  \param press 13
 *  \param x x
 *  \param y y
 */
void NotifyTouchXY(uint8 press,uint16 x,uint16 y,void* userdata)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	607b      	str	r3, [r7, #4]
 800688c:	4603      	mov	r3, r0
 800688e:	73fb      	strb	r3, [r7, #15]
 8006890:	460b      	mov	r3, r1
 8006892:	81bb      	strh	r3, [r7, #12]
 8006894:	4613      	mov	r3, r2
 8006896:	817b      	strh	r3, [r7, #10]
	
}
 8006898:	bf00      	nop
 800689a:	3714      	adds	r7, #20
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <NotifyButton>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param state 01
 */
void NotifyButton(uint16 screen_id, uint16 control_id, uint8  state,void* userdata)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	607b      	str	r3, [r7, #4]
 80068ac:	4603      	mov	r3, r0
 80068ae:	81fb      	strh	r3, [r7, #14]
 80068b0:	460b      	mov	r3, r1
 80068b2:	81bb      	strh	r3, [r7, #12]
 80068b4:	4613      	mov	r3, r2
 80068b6:	72fb      	strb	r3, [r7, #11]
	if(screen_id == 0 && control_id == 32){
 80068b8:	89fb      	ldrh	r3, [r7, #14]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d135      	bne.n	800692a <NotifyButton+0x86>
 80068be:	89bb      	ldrh	r3, [r7, #12]
 80068c0:	2b20      	cmp	r3, #32
 80068c2:	d132      	bne.n	800692a <NotifyButton+0x86>
		if(convertFlag1 == 0){
 80068c4:	4b55      	ldr	r3, [pc, #340]	; (8006a1c <NotifyButton+0x178>)
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d115      	bne.n	80068f8 <NotifyButton+0x54>
			tSys.mode = measureAM;
 80068cc:	4b54      	ldr	r3, [pc, #336]	; (8006a20 <NotifyButton+0x17c>)
 80068ce:	2201      	movs	r2, #1
 80068d0:	801a      	strh	r2, [r3, #0]
			convertFlag1 = 1;
 80068d2:	4b52      	ldr	r3, [pc, #328]	; (8006a1c <NotifyButton+0x178>)
 80068d4:	2201      	movs	r2, #1
 80068d6:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 80068d8:	4b52      	ldr	r3, [pc, #328]	; (8006a24 <NotifyButton+0x180>)
 80068da:	2200      	movs	r2, #0
 80068dc:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 80068de:	4b52      	ldr	r3, [pc, #328]	; (8006a28 <NotifyButton+0x184>)
 80068e0:	2200      	movs	r2, #0
 80068e2:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 80068e4:	4b51      	ldr	r3, [pc, #324]	; (8006a2c <NotifyButton+0x188>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	bf0c      	ite	eq
 80068ec:	2301      	moveq	r3, #1
 80068ee:	2300      	movne	r3, #0
 80068f0:	b2da      	uxtb	r2, r3
 80068f2:	4b4e      	ldr	r3, [pc, #312]	; (8006a2c <NotifyButton+0x188>)
 80068f4:	601a      	str	r2, [r3, #0]
 80068f6:	e018      	b.n	800692a <NotifyButton+0x86>
		}
		else if(convertFlag1 == 1){
 80068f8:	4b48      	ldr	r3, [pc, #288]	; (8006a1c <NotifyButton+0x178>)
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d114      	bne.n	800692a <NotifyButton+0x86>
			tSys.mode = waitMeasure;
 8006900:	4b47      	ldr	r3, [pc, #284]	; (8006a20 <NotifyButton+0x17c>)
 8006902:	2200      	movs	r2, #0
 8006904:	801a      	strh	r2, [r3, #0]
			convertFlag1 = 0;
 8006906:	4b45      	ldr	r3, [pc, #276]	; (8006a1c <NotifyButton+0x178>)
 8006908:	2200      	movs	r2, #0
 800690a:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 800690c:	4b45      	ldr	r3, [pc, #276]	; (8006a24 <NotifyButton+0x180>)
 800690e:	2200      	movs	r2, #0
 8006910:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 8006912:	4b45      	ldr	r3, [pc, #276]	; (8006a28 <NotifyButton+0x184>)
 8006914:	2200      	movs	r2, #0
 8006916:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8006918:	4b44      	ldr	r3, [pc, #272]	; (8006a2c <NotifyButton+0x188>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2b00      	cmp	r3, #0
 800691e:	bf0c      	ite	eq
 8006920:	2301      	moveq	r3, #1
 8006922:	2300      	movne	r3, #0
 8006924:	b2da      	uxtb	r2, r3
 8006926:	4b41      	ldr	r3, [pc, #260]	; (8006a2c <NotifyButton+0x188>)
 8006928:	601a      	str	r2, [r3, #0]
		}
	}
	if(screen_id == 0 && control_id == 33){
 800692a:	89fb      	ldrh	r3, [r7, #14]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d135      	bne.n	800699c <NotifyButton+0xf8>
 8006930:	89bb      	ldrh	r3, [r7, #12]
 8006932:	2b21      	cmp	r3, #33	; 0x21
 8006934:	d132      	bne.n	800699c <NotifyButton+0xf8>
		if(convertFlag2 == 0){
 8006936:	4b3b      	ldr	r3, [pc, #236]	; (8006a24 <NotifyButton+0x180>)
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d115      	bne.n	800696a <NotifyButton+0xc6>
			tSys.mode = measureFM;
 800693e:	4b38      	ldr	r3, [pc, #224]	; (8006a20 <NotifyButton+0x17c>)
 8006940:	2202      	movs	r2, #2
 8006942:	801a      	strh	r2, [r3, #0]
			convertFlag2 = 1;
 8006944:	4b37      	ldr	r3, [pc, #220]	; (8006a24 <NotifyButton+0x180>)
 8006946:	2201      	movs	r2, #1
 8006948:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 800694a:	4b34      	ldr	r3, [pc, #208]	; (8006a1c <NotifyButton+0x178>)
 800694c:	2200      	movs	r2, #0
 800694e:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 8006950:	4b35      	ldr	r3, [pc, #212]	; (8006a28 <NotifyButton+0x184>)
 8006952:	2200      	movs	r2, #0
 8006954:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8006956:	4b35      	ldr	r3, [pc, #212]	; (8006a2c <NotifyButton+0x188>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2b00      	cmp	r3, #0
 800695c:	bf0c      	ite	eq
 800695e:	2301      	moveq	r3, #1
 8006960:	2300      	movne	r3, #0
 8006962:	b2da      	uxtb	r2, r3
 8006964:	4b31      	ldr	r3, [pc, #196]	; (8006a2c <NotifyButton+0x188>)
 8006966:	601a      	str	r2, [r3, #0]
 8006968:	e018      	b.n	800699c <NotifyButton+0xf8>
		}
		else if(convertFlag2 == 1){
 800696a:	4b2e      	ldr	r3, [pc, #184]	; (8006a24 <NotifyButton+0x180>)
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	2b01      	cmp	r3, #1
 8006970:	d114      	bne.n	800699c <NotifyButton+0xf8>
			tSys.mode = waitMeasure;
 8006972:	4b2b      	ldr	r3, [pc, #172]	; (8006a20 <NotifyButton+0x17c>)
 8006974:	2200      	movs	r2, #0
 8006976:	801a      	strh	r2, [r3, #0]
			convertFlag2 = 0;
 8006978:	4b2a      	ldr	r3, [pc, #168]	; (8006a24 <NotifyButton+0x180>)
 800697a:	2200      	movs	r2, #0
 800697c:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 800697e:	4b27      	ldr	r3, [pc, #156]	; (8006a1c <NotifyButton+0x178>)
 8006980:	2200      	movs	r2, #0
 8006982:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 8006984:	4b28      	ldr	r3, [pc, #160]	; (8006a28 <NotifyButton+0x184>)
 8006986:	2200      	movs	r2, #0
 8006988:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 800698a:	4b28      	ldr	r3, [pc, #160]	; (8006a2c <NotifyButton+0x188>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2b00      	cmp	r3, #0
 8006990:	bf0c      	ite	eq
 8006992:	2301      	moveq	r3, #1
 8006994:	2300      	movne	r3, #0
 8006996:	b2da      	uxtb	r2, r3
 8006998:	4b24      	ldr	r3, [pc, #144]	; (8006a2c <NotifyButton+0x188>)
 800699a:	601a      	str	r2, [r3, #0]
		}
	}
	if(screen_id == 0 && control_id == 34){
 800699c:	89fb      	ldrh	r3, [r7, #14]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d135      	bne.n	8006a0e <NotifyButton+0x16a>
 80069a2:	89bb      	ldrh	r3, [r7, #12]
 80069a4:	2b22      	cmp	r3, #34	; 0x22
 80069a6:	d132      	bne.n	8006a0e <NotifyButton+0x16a>
		if(convertFlag3 == 0){
 80069a8:	4b1f      	ldr	r3, [pc, #124]	; (8006a28 <NotifyButton+0x184>)
 80069aa:	781b      	ldrb	r3, [r3, #0]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d115      	bne.n	80069dc <NotifyButton+0x138>
			tSys.mode = measureAuto;
 80069b0:	4b1b      	ldr	r3, [pc, #108]	; (8006a20 <NotifyButton+0x17c>)
 80069b2:	2203      	movs	r2, #3
 80069b4:	801a      	strh	r2, [r3, #0]
			convertFlag3 = 1;
 80069b6:	4b1c      	ldr	r3, [pc, #112]	; (8006a28 <NotifyButton+0x184>)
 80069b8:	2201      	movs	r2, #1
 80069ba:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 80069bc:	4b17      	ldr	r3, [pc, #92]	; (8006a1c <NotifyButton+0x178>)
 80069be:	2200      	movs	r2, #0
 80069c0:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 80069c2:	4b18      	ldr	r3, [pc, #96]	; (8006a24 <NotifyButton+0x180>)
 80069c4:	2200      	movs	r2, #0
 80069c6:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 80069c8:	4b18      	ldr	r3, [pc, #96]	; (8006a2c <NotifyButton+0x188>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	bf0c      	ite	eq
 80069d0:	2301      	moveq	r3, #1
 80069d2:	2300      	movne	r3, #0
 80069d4:	b2da      	uxtb	r2, r3
 80069d6:	4b15      	ldr	r3, [pc, #84]	; (8006a2c <NotifyButton+0x188>)
 80069d8:	601a      	str	r2, [r3, #0]
			convertFlag1 = 0;
			convertFlag2 = 0;
			LED0 = !LED0;
		}
	}
}
 80069da:	e018      	b.n	8006a0e <NotifyButton+0x16a>
		else if(convertFlag3 == 1){
 80069dc:	4b12      	ldr	r3, [pc, #72]	; (8006a28 <NotifyButton+0x184>)
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d114      	bne.n	8006a0e <NotifyButton+0x16a>
			tSys.mode = waitMeasure;
 80069e4:	4b0e      	ldr	r3, [pc, #56]	; (8006a20 <NotifyButton+0x17c>)
 80069e6:	2200      	movs	r2, #0
 80069e8:	801a      	strh	r2, [r3, #0]
			convertFlag3 = 0;
 80069ea:	4b0f      	ldr	r3, [pc, #60]	; (8006a28 <NotifyButton+0x184>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 80069f0:	4b0a      	ldr	r3, [pc, #40]	; (8006a1c <NotifyButton+0x178>)
 80069f2:	2200      	movs	r2, #0
 80069f4:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 80069f6:	4b0b      	ldr	r3, [pc, #44]	; (8006a24 <NotifyButton+0x180>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 80069fc:	4b0b      	ldr	r3, [pc, #44]	; (8006a2c <NotifyButton+0x188>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	bf0c      	ite	eq
 8006a04:	2301      	moveq	r3, #1
 8006a06:	2300      	movne	r3, #0
 8006a08:	b2da      	uxtb	r2, r3
 8006a0a:	4b08      	ldr	r3, [pc, #32]	; (8006a2c <NotifyButton+0x188>)
 8006a0c:	601a      	str	r2, [r3, #0]
}
 8006a0e:	bf00      	nop
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	200035fc 	.word	0x200035fc
 8006a20:	20001208 	.word	0x20001208
 8006a24:	200035fd 	.word	0x200035fd
 8006a28:	200035fe 	.word	0x200035fe
 8006a2c:	424302b4 	.word	0x424302b4

08006a30 <NotifyText>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param str 
 */
void NotifyText(uint16 screen_id, uint16 control_id, uint8 *str,void* userdata)
{ 
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60ba      	str	r2, [r7, #8]
 8006a38:	607b      	str	r3, [r7, #4]
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	81fb      	strh	r3, [r7, #14]
 8006a3e:	460b      	mov	r3, r1
 8006a40:	81bb      	strh	r3, [r7, #12]

}
 8006a42:	bf00      	nop
 8006a44:	3714      	adds	r7, #20
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr

08006a4e <NotifyProgress>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyProgress(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8006a4e:	b480      	push	{r7}
 8006a50:	b085      	sub	sp, #20
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	60ba      	str	r2, [r7, #8]
 8006a56:	607b      	str	r3, [r7, #4]
 8006a58:	4603      	mov	r3, r0
 8006a5a:	81fb      	strh	r3, [r7, #14]
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	81bb      	strh	r3, [r7, #12]
	
}
 8006a60:	bf00      	nop
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <NotifySlider>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifySlider(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b085      	sub	sp, #20
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60ba      	str	r2, [r7, #8]
 8006a74:	607b      	str	r3, [r7, #4]
 8006a76:	4603      	mov	r3, r0
 8006a78:	81fb      	strh	r3, [r7, #14]
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	81bb      	strh	r3, [r7, #12]
	
}
 8006a7e:	bf00      	nop
 8006a80:	3714      	adds	r7, #20
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr

08006a8a <NotifyMeter>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyMeter(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8006a8a:	b480      	push	{r7}
 8006a8c:	b085      	sub	sp, #20
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	60ba      	str	r2, [r7, #8]
 8006a92:	607b      	str	r3, [r7, #4]
 8006a94:	4603      	mov	r3, r0
 8006a96:	81fb      	strh	r3, [r7, #14]
 8006a98:	460b      	mov	r3, r1
 8006a9a:	81bb      	strh	r3, [r7, #12]
	
}
 8006a9c:	bf00      	nop
 8006a9e:	3714      	adds	r7, #20
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <NotifyMenu>:
 *  \param control_id ID
 *  \param item 
 *  \param state 01
 */
void NotifyMenu(uint16 screen_id, uint16 control_id, uint8  item, uint8  state,void* userdata)
{
 8006aa8:	b490      	push	{r4, r7}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	4604      	mov	r4, r0
 8006ab0:	4608      	mov	r0, r1
 8006ab2:	4611      	mov	r1, r2
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	4623      	mov	r3, r4
 8006ab8:	80fb      	strh	r3, [r7, #6]
 8006aba:	4603      	mov	r3, r0
 8006abc:	80bb      	strh	r3, [r7, #4]
 8006abe:	460b      	mov	r3, r1
 8006ac0:	70fb      	strb	r3, [r7, #3]
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	70bb      	strb	r3, [r7, #2]
	
}
 8006ac6:	bf00      	nop
 8006ac8:	3708      	adds	r7, #8
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bc90      	pop	{r4, r7}
 8006ace:	4770      	bx	lr

08006ad0 <NotifySelector>:
 *  \param control_id ID
 *  \param item 
 */

void NotifySelector(uint16 screen_id, uint16 control_id, uint8  item,void* userdata)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	607b      	str	r3, [r7, #4]
 8006ad8:	4603      	mov	r3, r0
 8006ada:	81fb      	strh	r3, [r7, #14]
 8006adc:	460b      	mov	r3, r1
 8006ade:	81bb      	strh	r3, [r7, #12]
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	72fb      	strb	r3, [r7, #11]

}
 8006ae4:	bf00      	nop
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <NotifyTimer>:
 *  \brief  
 *  \param screen_id ID
 *  \param control_id ID
 */
void NotifyTimer(uint16 screen_id, uint16 control_id,void* userdata)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b083      	sub	sp, #12
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	4603      	mov	r3, r0
 8006af8:	603a      	str	r2, [r7, #0]
 8006afa:	80fb      	strh	r3, [r7, #6]
 8006afc:	460b      	mov	r3, r1
 8006afe:	80bb      	strh	r3, [r7, #4]
	
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <NotifyReadFlash>:
 *  \param status 01
 *  \param _data 
 *  \param length 
 */
void NotifyReadFlash(uint8 status,uint8 *_data,uint16 length,void* userdata)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60b9      	str	r1, [r7, #8]
 8006b14:	607b      	str	r3, [r7, #4]
 8006b16:	4603      	mov	r3, r0
 8006b18:	73fb      	strb	r3, [r7, #15]
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	81bb      	strh	r3, [r7, #12]
	
}
 8006b1e:	bf00      	nop
 8006b20:	3714      	adds	r7, #20
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr

08006b2a <NotifyWriteFlash>:
/*! 
 *  \brief  FLASH
 *  \param status 01
 */
void NotifyWriteFlash(uint8 status,void* userdata)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b083      	sub	sp, #12
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	4603      	mov	r3, r0
 8006b32:	6039      	str	r1, [r7, #0]
 8006b34:	71fb      	strb	r3, [r7, #7]
	
}
 8006b36:	bf00      	nop
 8006b38:	370c      	adds	r7, #12
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr

08006b42 <NotifyReadRTC>:
 *  \param hour BCD
 *  \param minute BCD
 *  \param second BCD
 */
void NotifyReadRTC(uint8 year,uint8 month,uint8 week,uint8 day,uint8 hour,uint8 minute,uint8 second,void* userdata)
{
 8006b42:	b490      	push	{r4, r7}
 8006b44:	b082      	sub	sp, #8
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	4604      	mov	r4, r0
 8006b4a:	4608      	mov	r0, r1
 8006b4c:	4611      	mov	r1, r2
 8006b4e:	461a      	mov	r2, r3
 8006b50:	4623      	mov	r3, r4
 8006b52:	71fb      	strb	r3, [r7, #7]
 8006b54:	4603      	mov	r3, r0
 8006b56:	71bb      	strb	r3, [r7, #6]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	717b      	strb	r3, [r7, #5]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	713b      	strb	r3, [r7, #4]
    
}
 8006b60:	bf00      	nop
 8006b62:	3708      	adds	r7, #8
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bc90      	pop	{r4, r7}
 8006b68:	4770      	bx	lr
	...

08006b6c <queue_reset>:
QUEUE que = {0,0,0};   //
static uint32 cmd_state = 0;  //
static qsize cmd_pos = 0;  //

void queue_reset()
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	af00      	add	r7, sp, #0
	que._head = que._tail = 0;
 8006b70:	4b08      	ldr	r3, [pc, #32]	; (8006b94 <queue_reset+0x28>)
 8006b72:	2200      	movs	r2, #0
 8006b74:	805a      	strh	r2, [r3, #2]
 8006b76:	4b07      	ldr	r3, [pc, #28]	; (8006b94 <queue_reset+0x28>)
 8006b78:	885a      	ldrh	r2, [r3, #2]
 8006b7a:	4b06      	ldr	r3, [pc, #24]	; (8006b94 <queue_reset+0x28>)
 8006b7c:	801a      	strh	r2, [r3, #0]
	cmd_pos = cmd_state = 0;
 8006b7e:	4b06      	ldr	r3, [pc, #24]	; (8006b98 <queue_reset+0x2c>)
 8006b80:	2200      	movs	r2, #0
 8006b82:	601a      	str	r2, [r3, #0]
 8006b84:	4b05      	ldr	r3, [pc, #20]	; (8006b9c <queue_reset+0x30>)
 8006b86:	2200      	movs	r2, #0
 8006b88:	801a      	strh	r2, [r3, #0]
}
 8006b8a:	bf00      	nop
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr
 8006b94:	2000361c 	.word	0x2000361c
 8006b98:	20003820 	.word	0x20003820
 8006b9c:	20003824 	.word	0x20003824

08006ba0 <queue_push>:

void queue_push(qdata _data)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b085      	sub	sp, #20
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	71fb      	strb	r3, [r7, #7]
	qsize pos = (que._head+1)%QUEUE_MAX_SIZE;
 8006baa:	4b10      	ldr	r3, [pc, #64]	; (8006bec <queue_push+0x4c>)
 8006bac:	881b      	ldrh	r3, [r3, #0]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	425a      	negs	r2, r3
 8006bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006bba:	bf58      	it	pl
 8006bbc:	4253      	negpl	r3, r2
 8006bbe:	81fb      	strh	r3, [r7, #14]
	if(pos!=que._tail)//
 8006bc0:	4b0a      	ldr	r3, [pc, #40]	; (8006bec <queue_push+0x4c>)
 8006bc2:	885b      	ldrh	r3, [r3, #2]
 8006bc4:	89fa      	ldrh	r2, [r7, #14]
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d009      	beq.n	8006bde <queue_push+0x3e>
	{
		que._data[que._head] = _data;
 8006bca:	4b08      	ldr	r3, [pc, #32]	; (8006bec <queue_push+0x4c>)
 8006bcc:	881b      	ldrh	r3, [r3, #0]
 8006bce:	461a      	mov	r2, r3
 8006bd0:	4b06      	ldr	r3, [pc, #24]	; (8006bec <queue_push+0x4c>)
 8006bd2:	4413      	add	r3, r2
 8006bd4:	79fa      	ldrb	r2, [r7, #7]
 8006bd6:	711a      	strb	r2, [r3, #4]
		que._head = pos;
 8006bd8:	4a04      	ldr	r2, [pc, #16]	; (8006bec <queue_push+0x4c>)
 8006bda:	89fb      	ldrh	r3, [r7, #14]
 8006bdc:	8013      	strh	r3, [r2, #0]
	}
}
 8006bde:	bf00      	nop
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	2000361c 	.word	0x2000361c

08006bf0 <queue_pop>:

//
static void queue_pop(qdata* _data)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
	if(que._tail!=que._head)//
 8006bf8:	4b10      	ldr	r3, [pc, #64]	; (8006c3c <queue_pop+0x4c>)
 8006bfa:	885a      	ldrh	r2, [r3, #2]
 8006bfc:	4b0f      	ldr	r3, [pc, #60]	; (8006c3c <queue_pop+0x4c>)
 8006bfe:	881b      	ldrh	r3, [r3, #0]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d014      	beq.n	8006c2e <queue_pop+0x3e>
	{
		*_data = que._data[que._tail];
 8006c04:	4b0d      	ldr	r3, [pc, #52]	; (8006c3c <queue_pop+0x4c>)
 8006c06:	885b      	ldrh	r3, [r3, #2]
 8006c08:	461a      	mov	r2, r3
 8006c0a:	4b0c      	ldr	r3, [pc, #48]	; (8006c3c <queue_pop+0x4c>)
 8006c0c:	4413      	add	r3, r2
 8006c0e:	791a      	ldrb	r2, [r3, #4]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	701a      	strb	r2, [r3, #0]
		que._tail = (que._tail+1)%QUEUE_MAX_SIZE;
 8006c14:	4b09      	ldr	r3, [pc, #36]	; (8006c3c <queue_pop+0x4c>)
 8006c16:	885b      	ldrh	r3, [r3, #2]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	425a      	negs	r2, r3
 8006c1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c24:	bf58      	it	pl
 8006c26:	4253      	negpl	r3, r2
 8006c28:	b29a      	uxth	r2, r3
 8006c2a:	4b04      	ldr	r3, [pc, #16]	; (8006c3c <queue_pop+0x4c>)
 8006c2c:	805a      	strh	r2, [r3, #2]
	}
}
 8006c2e:	bf00      	nop
 8006c30:	370c      	adds	r7, #12
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	2000361c 	.word	0x2000361c

08006c40 <queue_size>:

//,                    ,
static qsize queue_size()
{
 8006c40:	b480      	push	{r7}
 8006c42:	af00      	add	r7, sp, #0
	return ((que._head+QUEUE_MAX_SIZE-que._tail)%QUEUE_MAX_SIZE);
 8006c44:	4b09      	ldr	r3, [pc, #36]	; (8006c6c <queue_size+0x2c>)
 8006c46:	881b      	ldrh	r3, [r3, #0]
 8006c48:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006c4c:	4a07      	ldr	r2, [pc, #28]	; (8006c6c <queue_size+0x2c>)
 8006c4e:	8852      	ldrh	r2, [r2, #2]
 8006c50:	1a9b      	subs	r3, r3, r2
 8006c52:	425a      	negs	r2, r3
 8006c54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c5c:	bf58      	it	pl
 8006c5e:	4253      	negpl	r3, r2
 8006c60:	b29b      	uxth	r3, r3
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr
 8006c6c:	2000361c 	.word	0x2000361c

08006c70 <queue_find_cmd>:

qsize queue_find_cmd(qdata *buffer,qsize buf_len)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	460b      	mov	r3, r1
 8006c7a:	807b      	strh	r3, [r7, #2]
	qsize cmd_size = 0;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	81fb      	strh	r3, [r7, #14]
	qdata _data = 0;
 8006c80:	2300      	movs	r3, #0
 8006c82:	737b      	strb	r3, [r7, #13]
	while(queue_size()>0)
 8006c84:	e034      	b.n	8006cf0 <queue_find_cmd+0x80>
	{
		//
		queue_pop(&_data);
 8006c86:	f107 030d 	add.w	r3, r7, #13
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff ffb0 	bl	8006bf0 <queue_pop>

		if(cmd_pos==0&&_data!=CMD_HEAD)//
 8006c90:	4b1c      	ldr	r3, [pc, #112]	; (8006d04 <queue_find_cmd+0x94>)
 8006c92:	881b      	ldrh	r3, [r3, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d103      	bne.n	8006ca0 <queue_find_cmd+0x30>
 8006c98:	7b7b      	ldrb	r3, [r7, #13]
 8006c9a:	2bee      	cmp	r3, #238	; 0xee
 8006c9c:	d000      	beq.n	8006ca0 <queue_find_cmd+0x30>
		    continue;
 8006c9e:	e027      	b.n	8006cf0 <queue_find_cmd+0x80>

		if(cmd_pos<buf_len)//
 8006ca0:	4b18      	ldr	r3, [pc, #96]	; (8006d04 <queue_find_cmd+0x94>)
 8006ca2:	881b      	ldrh	r3, [r3, #0]
 8006ca4:	887a      	ldrh	r2, [r7, #2]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d90a      	bls.n	8006cc0 <queue_find_cmd+0x50>
			buffer[cmd_pos++] = _data;
 8006caa:	4b16      	ldr	r3, [pc, #88]	; (8006d04 <queue_find_cmd+0x94>)
 8006cac:	881b      	ldrh	r3, [r3, #0]
 8006cae:	1c5a      	adds	r2, r3, #1
 8006cb0:	b291      	uxth	r1, r2
 8006cb2:	4a14      	ldr	r2, [pc, #80]	; (8006d04 <queue_find_cmd+0x94>)
 8006cb4:	8011      	strh	r1, [r2, #0]
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4413      	add	r3, r2
 8006cbc:	7b7a      	ldrb	r2, [r7, #13]
 8006cbe:	701a      	strb	r2, [r3, #0]

		cmd_state = ((cmd_state<<8)|_data);//432
 8006cc0:	4b11      	ldr	r3, [pc, #68]	; (8006d08 <queue_find_cmd+0x98>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	021b      	lsls	r3, r3, #8
 8006cc6:	7b7a      	ldrb	r2, [r7, #13]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	4a0f      	ldr	r2, [pc, #60]	; (8006d08 <queue_find_cmd+0x98>)
 8006ccc:	6013      	str	r3, [r2, #0]

		//4
		if(cmd_state==CMD_TAIL)
 8006cce:	4b0e      	ldr	r3, [pc, #56]	; (8006d08 <queue_find_cmd+0x98>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f46f 3240 	mvn.w	r2, #196608	; 0x30000
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d10a      	bne.n	8006cf0 <queue_find_cmd+0x80>
		{
			cmd_size = cmd_pos; //
 8006cda:	4b0a      	ldr	r3, [pc, #40]	; (8006d04 <queue_find_cmd+0x94>)
 8006cdc:	881b      	ldrh	r3, [r3, #0]
 8006cde:	81fb      	strh	r3, [r7, #14]
			cmd_state = 0;  //
 8006ce0:	4b09      	ldr	r3, [pc, #36]	; (8006d08 <queue_find_cmd+0x98>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	601a      	str	r2, [r3, #0]
			cmd_pos = 0; //
 8006ce6:	4b07      	ldr	r3, [pc, #28]	; (8006d04 <queue_find_cmd+0x94>)
 8006ce8:	2200      	movs	r2, #0
 8006cea:	801a      	strh	r2, [r3, #0]
				return 0;

			cmd_size -= 2;//CRC162
#endif

			return cmd_size;
 8006cec:	89fb      	ldrh	r3, [r7, #14]
 8006cee:	e005      	b.n	8006cfc <queue_find_cmd+0x8c>
	while(queue_size()>0)
 8006cf0:	f7ff ffa6 	bl	8006c40 <queue_size>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1c5      	bne.n	8006c86 <queue_find_cmd+0x16>
		}
	}

	return 0;//
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3710      	adds	r7, #16
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	20003824 	.word	0x20003824
 8006d08:	20003820 	.word	0x20003820

08006d0c <TFT_Init>:
#define R_UART_	USART2

unsigned char buffer[1];

void TFT_Init(void)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));//
 8006d10:	2201      	movs	r2, #1
 8006d12:	4904      	ldr	r1, [pc, #16]	; (8006d24 <TFT_Init+0x18>)
 8006d14:	4804      	ldr	r0, [pc, #16]	; (8006d28 <TFT_Init+0x1c>)
 8006d16:	f7fe fa6c 	bl	80051f2 <HAL_UART_Receive_IT>
    queue_reset();
 8006d1a:	f7ff ff27 	bl	8006b6c <queue_reset>
}
 8006d1e:	bf00      	nop
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop
 8006d24:	20003828 	.word	0x20003828
 8006d28:	20002484 	.word	0x20002484

08006d2c <Param_Update>:
void Param_Update(void) //
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
	qsize size;
    size = queue_find_cmd(cmd_buffer,CMD_MAX_SIZE);
 8006d32:	2119      	movs	r1, #25
 8006d34:	4808      	ldr	r0, [pc, #32]	; (8006d58 <Param_Update+0x2c>)
 8006d36:	f7ff ff9b 	bl	8006c70 <queue_find_cmd>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	80fb      	strh	r3, [r7, #6]
    if(size)
 8006d3e:	88fb      	ldrh	r3, [r7, #6]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d004      	beq.n	8006d4e <Param_Update+0x22>
    {
        ProcessMessage((PCTRL_MSG)cmd_buffer, size);//
 8006d44:	88fb      	ldrh	r3, [r7, #6]
 8006d46:	4619      	mov	r1, r3
 8006d48:	4803      	ldr	r0, [pc, #12]	; (8006d58 <Param_Update+0x2c>)
 8006d4a:	f7ff fc61 	bl	8006610 <ProcessMessage>
    }
}
 8006d4e:	bf00      	nop
 8006d50:	3708      	adds	r7, #8
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	20003600 	.word	0x20003600

08006d5c <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8006d60:	4804      	ldr	r0, [pc, #16]	; (8006d74 <USART2_IRQHandler+0x18>)
 8006d62:	f7fe fb25 	bl	80053b0 <HAL_UART_IRQHandler>
	HAL_UART_Receive_IT(&huart2, buffer,sizeof(buffer));  //
 8006d66:	2201      	movs	r2, #1
 8006d68:	4903      	ldr	r1, [pc, #12]	; (8006d78 <USART2_IRQHandler+0x1c>)
 8006d6a:	4802      	ldr	r0, [pc, #8]	; (8006d74 <USART2_IRQHandler+0x18>)
 8006d6c:	f7fe fa41 	bl	80051f2 <HAL_UART_Receive_IT>
}
 8006d70:	bf00      	nop
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	20002484 	.word	0x20002484
 8006d78:	20003828 	.word	0x20003828

08006d7c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)   //
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
	u8 rec;
	if(huart->Instance==USART2)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a08      	ldr	r2, [pc, #32]	; (8006dac <HAL_UART_RxCpltCallback+0x30>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d10a      	bne.n	8006da4 <HAL_UART_RxCpltCallback+0x28>
	{
		rec=*((huart->pRxBuffPtr)-1); //
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d92:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006d96:	73fb      	strb	r3, [r7, #15]
		queue_push(rec);//
 8006d98:	7bfb      	ldrb	r3, [r7, #15]
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f7ff ff00 	bl	8006ba0 <queue_push>
        Param_Update();//
 8006da0:	f7ff ffc4 	bl	8006d2c <Param_Update>
	}
}
 8006da4:	bf00      	nop
 8006da6:	3710      	adds	r7, #16
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	40004400 	.word	0x40004400

08006db0 <__errno>:
 8006db0:	4b01      	ldr	r3, [pc, #4]	; (8006db8 <__errno+0x8>)
 8006db2:	6818      	ldr	r0, [r3, #0]
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	2000000c 	.word	0x2000000c

08006dbc <__libc_init_array>:
 8006dbc:	b570      	push	{r4, r5, r6, lr}
 8006dbe:	4d0d      	ldr	r5, [pc, #52]	; (8006df4 <__libc_init_array+0x38>)
 8006dc0:	4c0d      	ldr	r4, [pc, #52]	; (8006df8 <__libc_init_array+0x3c>)
 8006dc2:	1b64      	subs	r4, r4, r5
 8006dc4:	10a4      	asrs	r4, r4, #2
 8006dc6:	2600      	movs	r6, #0
 8006dc8:	42a6      	cmp	r6, r4
 8006dca:	d109      	bne.n	8006de0 <__libc_init_array+0x24>
 8006dcc:	4d0b      	ldr	r5, [pc, #44]	; (8006dfc <__libc_init_array+0x40>)
 8006dce:	4c0c      	ldr	r4, [pc, #48]	; (8006e00 <__libc_init_array+0x44>)
 8006dd0:	f004 fcb2 	bl	800b738 <_init>
 8006dd4:	1b64      	subs	r4, r4, r5
 8006dd6:	10a4      	asrs	r4, r4, #2
 8006dd8:	2600      	movs	r6, #0
 8006dda:	42a6      	cmp	r6, r4
 8006ddc:	d105      	bne.n	8006dea <__libc_init_array+0x2e>
 8006dde:	bd70      	pop	{r4, r5, r6, pc}
 8006de0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006de4:	4798      	blx	r3
 8006de6:	3601      	adds	r6, #1
 8006de8:	e7ee      	b.n	8006dc8 <__libc_init_array+0xc>
 8006dea:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dee:	4798      	blx	r3
 8006df0:	3601      	adds	r6, #1
 8006df2:	e7f2      	b.n	8006dda <__libc_init_array+0x1e>
 8006df4:	0800bc7c 	.word	0x0800bc7c
 8006df8:	0800bc7c 	.word	0x0800bc7c
 8006dfc:	0800bc7c 	.word	0x0800bc7c
 8006e00:	0800bc80 	.word	0x0800bc80

08006e04 <memset>:
 8006e04:	4402      	add	r2, r0
 8006e06:	4603      	mov	r3, r0
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d100      	bne.n	8006e0e <memset+0xa>
 8006e0c:	4770      	bx	lr
 8006e0e:	f803 1b01 	strb.w	r1, [r3], #1
 8006e12:	e7f9      	b.n	8006e08 <memset+0x4>

08006e14 <__cvt>:
 8006e14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e18:	ec55 4b10 	vmov	r4, r5, d0
 8006e1c:	2d00      	cmp	r5, #0
 8006e1e:	460e      	mov	r6, r1
 8006e20:	4619      	mov	r1, r3
 8006e22:	462b      	mov	r3, r5
 8006e24:	bfbb      	ittet	lt
 8006e26:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006e2a:	461d      	movlt	r5, r3
 8006e2c:	2300      	movge	r3, #0
 8006e2e:	232d      	movlt	r3, #45	; 0x2d
 8006e30:	700b      	strb	r3, [r1, #0]
 8006e32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e34:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006e38:	4691      	mov	r9, r2
 8006e3a:	f023 0820 	bic.w	r8, r3, #32
 8006e3e:	bfbc      	itt	lt
 8006e40:	4622      	movlt	r2, r4
 8006e42:	4614      	movlt	r4, r2
 8006e44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e48:	d005      	beq.n	8006e56 <__cvt+0x42>
 8006e4a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006e4e:	d100      	bne.n	8006e52 <__cvt+0x3e>
 8006e50:	3601      	adds	r6, #1
 8006e52:	2102      	movs	r1, #2
 8006e54:	e000      	b.n	8006e58 <__cvt+0x44>
 8006e56:	2103      	movs	r1, #3
 8006e58:	ab03      	add	r3, sp, #12
 8006e5a:	9301      	str	r3, [sp, #4]
 8006e5c:	ab02      	add	r3, sp, #8
 8006e5e:	9300      	str	r3, [sp, #0]
 8006e60:	ec45 4b10 	vmov	d0, r4, r5
 8006e64:	4653      	mov	r3, sl
 8006e66:	4632      	mov	r2, r6
 8006e68:	f001 fdce 	bl	8008a08 <_dtoa_r>
 8006e6c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006e70:	4607      	mov	r7, r0
 8006e72:	d102      	bne.n	8006e7a <__cvt+0x66>
 8006e74:	f019 0f01 	tst.w	r9, #1
 8006e78:	d022      	beq.n	8006ec0 <__cvt+0xac>
 8006e7a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e7e:	eb07 0906 	add.w	r9, r7, r6
 8006e82:	d110      	bne.n	8006ea6 <__cvt+0x92>
 8006e84:	783b      	ldrb	r3, [r7, #0]
 8006e86:	2b30      	cmp	r3, #48	; 0x30
 8006e88:	d10a      	bne.n	8006ea0 <__cvt+0x8c>
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	4620      	mov	r0, r4
 8006e90:	4629      	mov	r1, r5
 8006e92:	f7f9 fe19 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e96:	b918      	cbnz	r0, 8006ea0 <__cvt+0x8c>
 8006e98:	f1c6 0601 	rsb	r6, r6, #1
 8006e9c:	f8ca 6000 	str.w	r6, [sl]
 8006ea0:	f8da 3000 	ldr.w	r3, [sl]
 8006ea4:	4499      	add	r9, r3
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	4620      	mov	r0, r4
 8006eac:	4629      	mov	r1, r5
 8006eae:	f7f9 fe0b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006eb2:	b108      	cbz	r0, 8006eb8 <__cvt+0xa4>
 8006eb4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006eb8:	2230      	movs	r2, #48	; 0x30
 8006eba:	9b03      	ldr	r3, [sp, #12]
 8006ebc:	454b      	cmp	r3, r9
 8006ebe:	d307      	bcc.n	8006ed0 <__cvt+0xbc>
 8006ec0:	9b03      	ldr	r3, [sp, #12]
 8006ec2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ec4:	1bdb      	subs	r3, r3, r7
 8006ec6:	4638      	mov	r0, r7
 8006ec8:	6013      	str	r3, [r2, #0]
 8006eca:	b004      	add	sp, #16
 8006ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ed0:	1c59      	adds	r1, r3, #1
 8006ed2:	9103      	str	r1, [sp, #12]
 8006ed4:	701a      	strb	r2, [r3, #0]
 8006ed6:	e7f0      	b.n	8006eba <__cvt+0xa6>

08006ed8 <__exponent>:
 8006ed8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eda:	4603      	mov	r3, r0
 8006edc:	2900      	cmp	r1, #0
 8006ede:	bfb8      	it	lt
 8006ee0:	4249      	neglt	r1, r1
 8006ee2:	f803 2b02 	strb.w	r2, [r3], #2
 8006ee6:	bfb4      	ite	lt
 8006ee8:	222d      	movlt	r2, #45	; 0x2d
 8006eea:	222b      	movge	r2, #43	; 0x2b
 8006eec:	2909      	cmp	r1, #9
 8006eee:	7042      	strb	r2, [r0, #1]
 8006ef0:	dd2a      	ble.n	8006f48 <__exponent+0x70>
 8006ef2:	f10d 0407 	add.w	r4, sp, #7
 8006ef6:	46a4      	mov	ip, r4
 8006ef8:	270a      	movs	r7, #10
 8006efa:	46a6      	mov	lr, r4
 8006efc:	460a      	mov	r2, r1
 8006efe:	fb91 f6f7 	sdiv	r6, r1, r7
 8006f02:	fb07 1516 	mls	r5, r7, r6, r1
 8006f06:	3530      	adds	r5, #48	; 0x30
 8006f08:	2a63      	cmp	r2, #99	; 0x63
 8006f0a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006f0e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006f12:	4631      	mov	r1, r6
 8006f14:	dcf1      	bgt.n	8006efa <__exponent+0x22>
 8006f16:	3130      	adds	r1, #48	; 0x30
 8006f18:	f1ae 0502 	sub.w	r5, lr, #2
 8006f1c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006f20:	1c44      	adds	r4, r0, #1
 8006f22:	4629      	mov	r1, r5
 8006f24:	4561      	cmp	r1, ip
 8006f26:	d30a      	bcc.n	8006f3e <__exponent+0x66>
 8006f28:	f10d 0209 	add.w	r2, sp, #9
 8006f2c:	eba2 020e 	sub.w	r2, r2, lr
 8006f30:	4565      	cmp	r5, ip
 8006f32:	bf88      	it	hi
 8006f34:	2200      	movhi	r2, #0
 8006f36:	4413      	add	r3, r2
 8006f38:	1a18      	subs	r0, r3, r0
 8006f3a:	b003      	add	sp, #12
 8006f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f42:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006f46:	e7ed      	b.n	8006f24 <__exponent+0x4c>
 8006f48:	2330      	movs	r3, #48	; 0x30
 8006f4a:	3130      	adds	r1, #48	; 0x30
 8006f4c:	7083      	strb	r3, [r0, #2]
 8006f4e:	70c1      	strb	r1, [r0, #3]
 8006f50:	1d03      	adds	r3, r0, #4
 8006f52:	e7f1      	b.n	8006f38 <__exponent+0x60>

08006f54 <_printf_float>:
 8006f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f58:	ed2d 8b02 	vpush	{d8}
 8006f5c:	b08d      	sub	sp, #52	; 0x34
 8006f5e:	460c      	mov	r4, r1
 8006f60:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006f64:	4616      	mov	r6, r2
 8006f66:	461f      	mov	r7, r3
 8006f68:	4605      	mov	r5, r0
 8006f6a:	f002 feab 	bl	8009cc4 <_localeconv_r>
 8006f6e:	f8d0 a000 	ldr.w	sl, [r0]
 8006f72:	4650      	mov	r0, sl
 8006f74:	f7f9 f92c 	bl	80001d0 <strlen>
 8006f78:	2300      	movs	r3, #0
 8006f7a:	930a      	str	r3, [sp, #40]	; 0x28
 8006f7c:	6823      	ldr	r3, [r4, #0]
 8006f7e:	9305      	str	r3, [sp, #20]
 8006f80:	f8d8 3000 	ldr.w	r3, [r8]
 8006f84:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006f88:	3307      	adds	r3, #7
 8006f8a:	f023 0307 	bic.w	r3, r3, #7
 8006f8e:	f103 0208 	add.w	r2, r3, #8
 8006f92:	f8c8 2000 	str.w	r2, [r8]
 8006f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006f9e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006fa2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006fa6:	9307      	str	r3, [sp, #28]
 8006fa8:	f8cd 8018 	str.w	r8, [sp, #24]
 8006fac:	ee08 0a10 	vmov	s16, r0
 8006fb0:	4b9f      	ldr	r3, [pc, #636]	; (8007230 <_printf_float+0x2dc>)
 8006fb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8006fba:	f7f9 fdb7 	bl	8000b2c <__aeabi_dcmpun>
 8006fbe:	bb88      	cbnz	r0, 8007024 <_printf_float+0xd0>
 8006fc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fc4:	4b9a      	ldr	r3, [pc, #616]	; (8007230 <_printf_float+0x2dc>)
 8006fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8006fca:	f7f9 fd91 	bl	8000af0 <__aeabi_dcmple>
 8006fce:	bb48      	cbnz	r0, 8007024 <_printf_float+0xd0>
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	4640      	mov	r0, r8
 8006fd6:	4649      	mov	r1, r9
 8006fd8:	f7f9 fd80 	bl	8000adc <__aeabi_dcmplt>
 8006fdc:	b110      	cbz	r0, 8006fe4 <_printf_float+0x90>
 8006fde:	232d      	movs	r3, #45	; 0x2d
 8006fe0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fe4:	4b93      	ldr	r3, [pc, #588]	; (8007234 <_printf_float+0x2e0>)
 8006fe6:	4894      	ldr	r0, [pc, #592]	; (8007238 <_printf_float+0x2e4>)
 8006fe8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006fec:	bf94      	ite	ls
 8006fee:	4698      	movls	r8, r3
 8006ff0:	4680      	movhi	r8, r0
 8006ff2:	2303      	movs	r3, #3
 8006ff4:	6123      	str	r3, [r4, #16]
 8006ff6:	9b05      	ldr	r3, [sp, #20]
 8006ff8:	f023 0204 	bic.w	r2, r3, #4
 8006ffc:	6022      	str	r2, [r4, #0]
 8006ffe:	f04f 0900 	mov.w	r9, #0
 8007002:	9700      	str	r7, [sp, #0]
 8007004:	4633      	mov	r3, r6
 8007006:	aa0b      	add	r2, sp, #44	; 0x2c
 8007008:	4621      	mov	r1, r4
 800700a:	4628      	mov	r0, r5
 800700c:	f000 f9d8 	bl	80073c0 <_printf_common>
 8007010:	3001      	adds	r0, #1
 8007012:	f040 8090 	bne.w	8007136 <_printf_float+0x1e2>
 8007016:	f04f 30ff 	mov.w	r0, #4294967295
 800701a:	b00d      	add	sp, #52	; 0x34
 800701c:	ecbd 8b02 	vpop	{d8}
 8007020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007024:	4642      	mov	r2, r8
 8007026:	464b      	mov	r3, r9
 8007028:	4640      	mov	r0, r8
 800702a:	4649      	mov	r1, r9
 800702c:	f7f9 fd7e 	bl	8000b2c <__aeabi_dcmpun>
 8007030:	b140      	cbz	r0, 8007044 <_printf_float+0xf0>
 8007032:	464b      	mov	r3, r9
 8007034:	2b00      	cmp	r3, #0
 8007036:	bfbc      	itt	lt
 8007038:	232d      	movlt	r3, #45	; 0x2d
 800703a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800703e:	487f      	ldr	r0, [pc, #508]	; (800723c <_printf_float+0x2e8>)
 8007040:	4b7f      	ldr	r3, [pc, #508]	; (8007240 <_printf_float+0x2ec>)
 8007042:	e7d1      	b.n	8006fe8 <_printf_float+0x94>
 8007044:	6863      	ldr	r3, [r4, #4]
 8007046:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800704a:	9206      	str	r2, [sp, #24]
 800704c:	1c5a      	adds	r2, r3, #1
 800704e:	d13f      	bne.n	80070d0 <_printf_float+0x17c>
 8007050:	2306      	movs	r3, #6
 8007052:	6063      	str	r3, [r4, #4]
 8007054:	9b05      	ldr	r3, [sp, #20]
 8007056:	6861      	ldr	r1, [r4, #4]
 8007058:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800705c:	2300      	movs	r3, #0
 800705e:	9303      	str	r3, [sp, #12]
 8007060:	ab0a      	add	r3, sp, #40	; 0x28
 8007062:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007066:	ab09      	add	r3, sp, #36	; 0x24
 8007068:	ec49 8b10 	vmov	d0, r8, r9
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	6022      	str	r2, [r4, #0]
 8007070:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007074:	4628      	mov	r0, r5
 8007076:	f7ff fecd 	bl	8006e14 <__cvt>
 800707a:	9b06      	ldr	r3, [sp, #24]
 800707c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800707e:	2b47      	cmp	r3, #71	; 0x47
 8007080:	4680      	mov	r8, r0
 8007082:	d108      	bne.n	8007096 <_printf_float+0x142>
 8007084:	1cc8      	adds	r0, r1, #3
 8007086:	db02      	blt.n	800708e <_printf_float+0x13a>
 8007088:	6863      	ldr	r3, [r4, #4]
 800708a:	4299      	cmp	r1, r3
 800708c:	dd41      	ble.n	8007112 <_printf_float+0x1be>
 800708e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007092:	fa5f fb8b 	uxtb.w	fp, fp
 8007096:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800709a:	d820      	bhi.n	80070de <_printf_float+0x18a>
 800709c:	3901      	subs	r1, #1
 800709e:	465a      	mov	r2, fp
 80070a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80070a4:	9109      	str	r1, [sp, #36]	; 0x24
 80070a6:	f7ff ff17 	bl	8006ed8 <__exponent>
 80070aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070ac:	1813      	adds	r3, r2, r0
 80070ae:	2a01      	cmp	r2, #1
 80070b0:	4681      	mov	r9, r0
 80070b2:	6123      	str	r3, [r4, #16]
 80070b4:	dc02      	bgt.n	80070bc <_printf_float+0x168>
 80070b6:	6822      	ldr	r2, [r4, #0]
 80070b8:	07d2      	lsls	r2, r2, #31
 80070ba:	d501      	bpl.n	80070c0 <_printf_float+0x16c>
 80070bc:	3301      	adds	r3, #1
 80070be:	6123      	str	r3, [r4, #16]
 80070c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d09c      	beq.n	8007002 <_printf_float+0xae>
 80070c8:	232d      	movs	r3, #45	; 0x2d
 80070ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070ce:	e798      	b.n	8007002 <_printf_float+0xae>
 80070d0:	9a06      	ldr	r2, [sp, #24]
 80070d2:	2a47      	cmp	r2, #71	; 0x47
 80070d4:	d1be      	bne.n	8007054 <_printf_float+0x100>
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d1bc      	bne.n	8007054 <_printf_float+0x100>
 80070da:	2301      	movs	r3, #1
 80070dc:	e7b9      	b.n	8007052 <_printf_float+0xfe>
 80070de:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80070e2:	d118      	bne.n	8007116 <_printf_float+0x1c2>
 80070e4:	2900      	cmp	r1, #0
 80070e6:	6863      	ldr	r3, [r4, #4]
 80070e8:	dd0b      	ble.n	8007102 <_printf_float+0x1ae>
 80070ea:	6121      	str	r1, [r4, #16]
 80070ec:	b913      	cbnz	r3, 80070f4 <_printf_float+0x1a0>
 80070ee:	6822      	ldr	r2, [r4, #0]
 80070f0:	07d0      	lsls	r0, r2, #31
 80070f2:	d502      	bpl.n	80070fa <_printf_float+0x1a6>
 80070f4:	3301      	adds	r3, #1
 80070f6:	440b      	add	r3, r1
 80070f8:	6123      	str	r3, [r4, #16]
 80070fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80070fc:	f04f 0900 	mov.w	r9, #0
 8007100:	e7de      	b.n	80070c0 <_printf_float+0x16c>
 8007102:	b913      	cbnz	r3, 800710a <_printf_float+0x1b6>
 8007104:	6822      	ldr	r2, [r4, #0]
 8007106:	07d2      	lsls	r2, r2, #31
 8007108:	d501      	bpl.n	800710e <_printf_float+0x1ba>
 800710a:	3302      	adds	r3, #2
 800710c:	e7f4      	b.n	80070f8 <_printf_float+0x1a4>
 800710e:	2301      	movs	r3, #1
 8007110:	e7f2      	b.n	80070f8 <_printf_float+0x1a4>
 8007112:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007118:	4299      	cmp	r1, r3
 800711a:	db05      	blt.n	8007128 <_printf_float+0x1d4>
 800711c:	6823      	ldr	r3, [r4, #0]
 800711e:	6121      	str	r1, [r4, #16]
 8007120:	07d8      	lsls	r0, r3, #31
 8007122:	d5ea      	bpl.n	80070fa <_printf_float+0x1a6>
 8007124:	1c4b      	adds	r3, r1, #1
 8007126:	e7e7      	b.n	80070f8 <_printf_float+0x1a4>
 8007128:	2900      	cmp	r1, #0
 800712a:	bfd4      	ite	le
 800712c:	f1c1 0202 	rsble	r2, r1, #2
 8007130:	2201      	movgt	r2, #1
 8007132:	4413      	add	r3, r2
 8007134:	e7e0      	b.n	80070f8 <_printf_float+0x1a4>
 8007136:	6823      	ldr	r3, [r4, #0]
 8007138:	055a      	lsls	r2, r3, #21
 800713a:	d407      	bmi.n	800714c <_printf_float+0x1f8>
 800713c:	6923      	ldr	r3, [r4, #16]
 800713e:	4642      	mov	r2, r8
 8007140:	4631      	mov	r1, r6
 8007142:	4628      	mov	r0, r5
 8007144:	47b8      	blx	r7
 8007146:	3001      	adds	r0, #1
 8007148:	d12c      	bne.n	80071a4 <_printf_float+0x250>
 800714a:	e764      	b.n	8007016 <_printf_float+0xc2>
 800714c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007150:	f240 80e0 	bls.w	8007314 <_printf_float+0x3c0>
 8007154:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007158:	2200      	movs	r2, #0
 800715a:	2300      	movs	r3, #0
 800715c:	f7f9 fcb4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007160:	2800      	cmp	r0, #0
 8007162:	d034      	beq.n	80071ce <_printf_float+0x27a>
 8007164:	4a37      	ldr	r2, [pc, #220]	; (8007244 <_printf_float+0x2f0>)
 8007166:	2301      	movs	r3, #1
 8007168:	4631      	mov	r1, r6
 800716a:	4628      	mov	r0, r5
 800716c:	47b8      	blx	r7
 800716e:	3001      	adds	r0, #1
 8007170:	f43f af51 	beq.w	8007016 <_printf_float+0xc2>
 8007174:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007178:	429a      	cmp	r2, r3
 800717a:	db02      	blt.n	8007182 <_printf_float+0x22e>
 800717c:	6823      	ldr	r3, [r4, #0]
 800717e:	07d8      	lsls	r0, r3, #31
 8007180:	d510      	bpl.n	80071a4 <_printf_float+0x250>
 8007182:	ee18 3a10 	vmov	r3, s16
 8007186:	4652      	mov	r2, sl
 8007188:	4631      	mov	r1, r6
 800718a:	4628      	mov	r0, r5
 800718c:	47b8      	blx	r7
 800718e:	3001      	adds	r0, #1
 8007190:	f43f af41 	beq.w	8007016 <_printf_float+0xc2>
 8007194:	f04f 0800 	mov.w	r8, #0
 8007198:	f104 091a 	add.w	r9, r4, #26
 800719c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800719e:	3b01      	subs	r3, #1
 80071a0:	4543      	cmp	r3, r8
 80071a2:	dc09      	bgt.n	80071b8 <_printf_float+0x264>
 80071a4:	6823      	ldr	r3, [r4, #0]
 80071a6:	079b      	lsls	r3, r3, #30
 80071a8:	f100 8105 	bmi.w	80073b6 <_printf_float+0x462>
 80071ac:	68e0      	ldr	r0, [r4, #12]
 80071ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071b0:	4298      	cmp	r0, r3
 80071b2:	bfb8      	it	lt
 80071b4:	4618      	movlt	r0, r3
 80071b6:	e730      	b.n	800701a <_printf_float+0xc6>
 80071b8:	2301      	movs	r3, #1
 80071ba:	464a      	mov	r2, r9
 80071bc:	4631      	mov	r1, r6
 80071be:	4628      	mov	r0, r5
 80071c0:	47b8      	blx	r7
 80071c2:	3001      	adds	r0, #1
 80071c4:	f43f af27 	beq.w	8007016 <_printf_float+0xc2>
 80071c8:	f108 0801 	add.w	r8, r8, #1
 80071cc:	e7e6      	b.n	800719c <_printf_float+0x248>
 80071ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	dc39      	bgt.n	8007248 <_printf_float+0x2f4>
 80071d4:	4a1b      	ldr	r2, [pc, #108]	; (8007244 <_printf_float+0x2f0>)
 80071d6:	2301      	movs	r3, #1
 80071d8:	4631      	mov	r1, r6
 80071da:	4628      	mov	r0, r5
 80071dc:	47b8      	blx	r7
 80071de:	3001      	adds	r0, #1
 80071e0:	f43f af19 	beq.w	8007016 <_printf_float+0xc2>
 80071e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071e8:	4313      	orrs	r3, r2
 80071ea:	d102      	bne.n	80071f2 <_printf_float+0x29e>
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	07d9      	lsls	r1, r3, #31
 80071f0:	d5d8      	bpl.n	80071a4 <_printf_float+0x250>
 80071f2:	ee18 3a10 	vmov	r3, s16
 80071f6:	4652      	mov	r2, sl
 80071f8:	4631      	mov	r1, r6
 80071fa:	4628      	mov	r0, r5
 80071fc:	47b8      	blx	r7
 80071fe:	3001      	adds	r0, #1
 8007200:	f43f af09 	beq.w	8007016 <_printf_float+0xc2>
 8007204:	f04f 0900 	mov.w	r9, #0
 8007208:	f104 0a1a 	add.w	sl, r4, #26
 800720c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800720e:	425b      	negs	r3, r3
 8007210:	454b      	cmp	r3, r9
 8007212:	dc01      	bgt.n	8007218 <_printf_float+0x2c4>
 8007214:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007216:	e792      	b.n	800713e <_printf_float+0x1ea>
 8007218:	2301      	movs	r3, #1
 800721a:	4652      	mov	r2, sl
 800721c:	4631      	mov	r1, r6
 800721e:	4628      	mov	r0, r5
 8007220:	47b8      	blx	r7
 8007222:	3001      	adds	r0, #1
 8007224:	f43f aef7 	beq.w	8007016 <_printf_float+0xc2>
 8007228:	f109 0901 	add.w	r9, r9, #1
 800722c:	e7ee      	b.n	800720c <_printf_float+0x2b8>
 800722e:	bf00      	nop
 8007230:	7fefffff 	.word	0x7fefffff
 8007234:	0800b7d4 	.word	0x0800b7d4
 8007238:	0800b7d8 	.word	0x0800b7d8
 800723c:	0800b7e0 	.word	0x0800b7e0
 8007240:	0800b7dc 	.word	0x0800b7dc
 8007244:	0800b7e4 	.word	0x0800b7e4
 8007248:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800724a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800724c:	429a      	cmp	r2, r3
 800724e:	bfa8      	it	ge
 8007250:	461a      	movge	r2, r3
 8007252:	2a00      	cmp	r2, #0
 8007254:	4691      	mov	r9, r2
 8007256:	dc37      	bgt.n	80072c8 <_printf_float+0x374>
 8007258:	f04f 0b00 	mov.w	fp, #0
 800725c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007260:	f104 021a 	add.w	r2, r4, #26
 8007264:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007266:	9305      	str	r3, [sp, #20]
 8007268:	eba3 0309 	sub.w	r3, r3, r9
 800726c:	455b      	cmp	r3, fp
 800726e:	dc33      	bgt.n	80072d8 <_printf_float+0x384>
 8007270:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007274:	429a      	cmp	r2, r3
 8007276:	db3b      	blt.n	80072f0 <_printf_float+0x39c>
 8007278:	6823      	ldr	r3, [r4, #0]
 800727a:	07da      	lsls	r2, r3, #31
 800727c:	d438      	bmi.n	80072f0 <_printf_float+0x39c>
 800727e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007280:	9a05      	ldr	r2, [sp, #20]
 8007282:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007284:	1a9a      	subs	r2, r3, r2
 8007286:	eba3 0901 	sub.w	r9, r3, r1
 800728a:	4591      	cmp	r9, r2
 800728c:	bfa8      	it	ge
 800728e:	4691      	movge	r9, r2
 8007290:	f1b9 0f00 	cmp.w	r9, #0
 8007294:	dc35      	bgt.n	8007302 <_printf_float+0x3ae>
 8007296:	f04f 0800 	mov.w	r8, #0
 800729a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800729e:	f104 0a1a 	add.w	sl, r4, #26
 80072a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072a6:	1a9b      	subs	r3, r3, r2
 80072a8:	eba3 0309 	sub.w	r3, r3, r9
 80072ac:	4543      	cmp	r3, r8
 80072ae:	f77f af79 	ble.w	80071a4 <_printf_float+0x250>
 80072b2:	2301      	movs	r3, #1
 80072b4:	4652      	mov	r2, sl
 80072b6:	4631      	mov	r1, r6
 80072b8:	4628      	mov	r0, r5
 80072ba:	47b8      	blx	r7
 80072bc:	3001      	adds	r0, #1
 80072be:	f43f aeaa 	beq.w	8007016 <_printf_float+0xc2>
 80072c2:	f108 0801 	add.w	r8, r8, #1
 80072c6:	e7ec      	b.n	80072a2 <_printf_float+0x34e>
 80072c8:	4613      	mov	r3, r2
 80072ca:	4631      	mov	r1, r6
 80072cc:	4642      	mov	r2, r8
 80072ce:	4628      	mov	r0, r5
 80072d0:	47b8      	blx	r7
 80072d2:	3001      	adds	r0, #1
 80072d4:	d1c0      	bne.n	8007258 <_printf_float+0x304>
 80072d6:	e69e      	b.n	8007016 <_printf_float+0xc2>
 80072d8:	2301      	movs	r3, #1
 80072da:	4631      	mov	r1, r6
 80072dc:	4628      	mov	r0, r5
 80072de:	9205      	str	r2, [sp, #20]
 80072e0:	47b8      	blx	r7
 80072e2:	3001      	adds	r0, #1
 80072e4:	f43f ae97 	beq.w	8007016 <_printf_float+0xc2>
 80072e8:	9a05      	ldr	r2, [sp, #20]
 80072ea:	f10b 0b01 	add.w	fp, fp, #1
 80072ee:	e7b9      	b.n	8007264 <_printf_float+0x310>
 80072f0:	ee18 3a10 	vmov	r3, s16
 80072f4:	4652      	mov	r2, sl
 80072f6:	4631      	mov	r1, r6
 80072f8:	4628      	mov	r0, r5
 80072fa:	47b8      	blx	r7
 80072fc:	3001      	adds	r0, #1
 80072fe:	d1be      	bne.n	800727e <_printf_float+0x32a>
 8007300:	e689      	b.n	8007016 <_printf_float+0xc2>
 8007302:	9a05      	ldr	r2, [sp, #20]
 8007304:	464b      	mov	r3, r9
 8007306:	4442      	add	r2, r8
 8007308:	4631      	mov	r1, r6
 800730a:	4628      	mov	r0, r5
 800730c:	47b8      	blx	r7
 800730e:	3001      	adds	r0, #1
 8007310:	d1c1      	bne.n	8007296 <_printf_float+0x342>
 8007312:	e680      	b.n	8007016 <_printf_float+0xc2>
 8007314:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007316:	2a01      	cmp	r2, #1
 8007318:	dc01      	bgt.n	800731e <_printf_float+0x3ca>
 800731a:	07db      	lsls	r3, r3, #31
 800731c:	d538      	bpl.n	8007390 <_printf_float+0x43c>
 800731e:	2301      	movs	r3, #1
 8007320:	4642      	mov	r2, r8
 8007322:	4631      	mov	r1, r6
 8007324:	4628      	mov	r0, r5
 8007326:	47b8      	blx	r7
 8007328:	3001      	adds	r0, #1
 800732a:	f43f ae74 	beq.w	8007016 <_printf_float+0xc2>
 800732e:	ee18 3a10 	vmov	r3, s16
 8007332:	4652      	mov	r2, sl
 8007334:	4631      	mov	r1, r6
 8007336:	4628      	mov	r0, r5
 8007338:	47b8      	blx	r7
 800733a:	3001      	adds	r0, #1
 800733c:	f43f ae6b 	beq.w	8007016 <_printf_float+0xc2>
 8007340:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007344:	2200      	movs	r2, #0
 8007346:	2300      	movs	r3, #0
 8007348:	f7f9 fbbe 	bl	8000ac8 <__aeabi_dcmpeq>
 800734c:	b9d8      	cbnz	r0, 8007386 <_printf_float+0x432>
 800734e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007350:	f108 0201 	add.w	r2, r8, #1
 8007354:	3b01      	subs	r3, #1
 8007356:	4631      	mov	r1, r6
 8007358:	4628      	mov	r0, r5
 800735a:	47b8      	blx	r7
 800735c:	3001      	adds	r0, #1
 800735e:	d10e      	bne.n	800737e <_printf_float+0x42a>
 8007360:	e659      	b.n	8007016 <_printf_float+0xc2>
 8007362:	2301      	movs	r3, #1
 8007364:	4652      	mov	r2, sl
 8007366:	4631      	mov	r1, r6
 8007368:	4628      	mov	r0, r5
 800736a:	47b8      	blx	r7
 800736c:	3001      	adds	r0, #1
 800736e:	f43f ae52 	beq.w	8007016 <_printf_float+0xc2>
 8007372:	f108 0801 	add.w	r8, r8, #1
 8007376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007378:	3b01      	subs	r3, #1
 800737a:	4543      	cmp	r3, r8
 800737c:	dcf1      	bgt.n	8007362 <_printf_float+0x40e>
 800737e:	464b      	mov	r3, r9
 8007380:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007384:	e6dc      	b.n	8007140 <_printf_float+0x1ec>
 8007386:	f04f 0800 	mov.w	r8, #0
 800738a:	f104 0a1a 	add.w	sl, r4, #26
 800738e:	e7f2      	b.n	8007376 <_printf_float+0x422>
 8007390:	2301      	movs	r3, #1
 8007392:	4642      	mov	r2, r8
 8007394:	e7df      	b.n	8007356 <_printf_float+0x402>
 8007396:	2301      	movs	r3, #1
 8007398:	464a      	mov	r2, r9
 800739a:	4631      	mov	r1, r6
 800739c:	4628      	mov	r0, r5
 800739e:	47b8      	blx	r7
 80073a0:	3001      	adds	r0, #1
 80073a2:	f43f ae38 	beq.w	8007016 <_printf_float+0xc2>
 80073a6:	f108 0801 	add.w	r8, r8, #1
 80073aa:	68e3      	ldr	r3, [r4, #12]
 80073ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073ae:	1a5b      	subs	r3, r3, r1
 80073b0:	4543      	cmp	r3, r8
 80073b2:	dcf0      	bgt.n	8007396 <_printf_float+0x442>
 80073b4:	e6fa      	b.n	80071ac <_printf_float+0x258>
 80073b6:	f04f 0800 	mov.w	r8, #0
 80073ba:	f104 0919 	add.w	r9, r4, #25
 80073be:	e7f4      	b.n	80073aa <_printf_float+0x456>

080073c0 <_printf_common>:
 80073c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073c4:	4616      	mov	r6, r2
 80073c6:	4699      	mov	r9, r3
 80073c8:	688a      	ldr	r2, [r1, #8]
 80073ca:	690b      	ldr	r3, [r1, #16]
 80073cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80073d0:	4293      	cmp	r3, r2
 80073d2:	bfb8      	it	lt
 80073d4:	4613      	movlt	r3, r2
 80073d6:	6033      	str	r3, [r6, #0]
 80073d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80073dc:	4607      	mov	r7, r0
 80073de:	460c      	mov	r4, r1
 80073e0:	b10a      	cbz	r2, 80073e6 <_printf_common+0x26>
 80073e2:	3301      	adds	r3, #1
 80073e4:	6033      	str	r3, [r6, #0]
 80073e6:	6823      	ldr	r3, [r4, #0]
 80073e8:	0699      	lsls	r1, r3, #26
 80073ea:	bf42      	ittt	mi
 80073ec:	6833      	ldrmi	r3, [r6, #0]
 80073ee:	3302      	addmi	r3, #2
 80073f0:	6033      	strmi	r3, [r6, #0]
 80073f2:	6825      	ldr	r5, [r4, #0]
 80073f4:	f015 0506 	ands.w	r5, r5, #6
 80073f8:	d106      	bne.n	8007408 <_printf_common+0x48>
 80073fa:	f104 0a19 	add.w	sl, r4, #25
 80073fe:	68e3      	ldr	r3, [r4, #12]
 8007400:	6832      	ldr	r2, [r6, #0]
 8007402:	1a9b      	subs	r3, r3, r2
 8007404:	42ab      	cmp	r3, r5
 8007406:	dc26      	bgt.n	8007456 <_printf_common+0x96>
 8007408:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800740c:	1e13      	subs	r3, r2, #0
 800740e:	6822      	ldr	r2, [r4, #0]
 8007410:	bf18      	it	ne
 8007412:	2301      	movne	r3, #1
 8007414:	0692      	lsls	r2, r2, #26
 8007416:	d42b      	bmi.n	8007470 <_printf_common+0xb0>
 8007418:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800741c:	4649      	mov	r1, r9
 800741e:	4638      	mov	r0, r7
 8007420:	47c0      	blx	r8
 8007422:	3001      	adds	r0, #1
 8007424:	d01e      	beq.n	8007464 <_printf_common+0xa4>
 8007426:	6823      	ldr	r3, [r4, #0]
 8007428:	68e5      	ldr	r5, [r4, #12]
 800742a:	6832      	ldr	r2, [r6, #0]
 800742c:	f003 0306 	and.w	r3, r3, #6
 8007430:	2b04      	cmp	r3, #4
 8007432:	bf08      	it	eq
 8007434:	1aad      	subeq	r5, r5, r2
 8007436:	68a3      	ldr	r3, [r4, #8]
 8007438:	6922      	ldr	r2, [r4, #16]
 800743a:	bf0c      	ite	eq
 800743c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007440:	2500      	movne	r5, #0
 8007442:	4293      	cmp	r3, r2
 8007444:	bfc4      	itt	gt
 8007446:	1a9b      	subgt	r3, r3, r2
 8007448:	18ed      	addgt	r5, r5, r3
 800744a:	2600      	movs	r6, #0
 800744c:	341a      	adds	r4, #26
 800744e:	42b5      	cmp	r5, r6
 8007450:	d11a      	bne.n	8007488 <_printf_common+0xc8>
 8007452:	2000      	movs	r0, #0
 8007454:	e008      	b.n	8007468 <_printf_common+0xa8>
 8007456:	2301      	movs	r3, #1
 8007458:	4652      	mov	r2, sl
 800745a:	4649      	mov	r1, r9
 800745c:	4638      	mov	r0, r7
 800745e:	47c0      	blx	r8
 8007460:	3001      	adds	r0, #1
 8007462:	d103      	bne.n	800746c <_printf_common+0xac>
 8007464:	f04f 30ff 	mov.w	r0, #4294967295
 8007468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800746c:	3501      	adds	r5, #1
 800746e:	e7c6      	b.n	80073fe <_printf_common+0x3e>
 8007470:	18e1      	adds	r1, r4, r3
 8007472:	1c5a      	adds	r2, r3, #1
 8007474:	2030      	movs	r0, #48	; 0x30
 8007476:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800747a:	4422      	add	r2, r4
 800747c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007480:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007484:	3302      	adds	r3, #2
 8007486:	e7c7      	b.n	8007418 <_printf_common+0x58>
 8007488:	2301      	movs	r3, #1
 800748a:	4622      	mov	r2, r4
 800748c:	4649      	mov	r1, r9
 800748e:	4638      	mov	r0, r7
 8007490:	47c0      	blx	r8
 8007492:	3001      	adds	r0, #1
 8007494:	d0e6      	beq.n	8007464 <_printf_common+0xa4>
 8007496:	3601      	adds	r6, #1
 8007498:	e7d9      	b.n	800744e <_printf_common+0x8e>
	...

0800749c <_printf_i>:
 800749c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074a0:	7e0f      	ldrb	r7, [r1, #24]
 80074a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80074a4:	2f78      	cmp	r7, #120	; 0x78
 80074a6:	4691      	mov	r9, r2
 80074a8:	4680      	mov	r8, r0
 80074aa:	460c      	mov	r4, r1
 80074ac:	469a      	mov	sl, r3
 80074ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80074b2:	d807      	bhi.n	80074c4 <_printf_i+0x28>
 80074b4:	2f62      	cmp	r7, #98	; 0x62
 80074b6:	d80a      	bhi.n	80074ce <_printf_i+0x32>
 80074b8:	2f00      	cmp	r7, #0
 80074ba:	f000 80d8 	beq.w	800766e <_printf_i+0x1d2>
 80074be:	2f58      	cmp	r7, #88	; 0x58
 80074c0:	f000 80a3 	beq.w	800760a <_printf_i+0x16e>
 80074c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80074cc:	e03a      	b.n	8007544 <_printf_i+0xa8>
 80074ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80074d2:	2b15      	cmp	r3, #21
 80074d4:	d8f6      	bhi.n	80074c4 <_printf_i+0x28>
 80074d6:	a101      	add	r1, pc, #4	; (adr r1, 80074dc <_printf_i+0x40>)
 80074d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074dc:	08007535 	.word	0x08007535
 80074e0:	08007549 	.word	0x08007549
 80074e4:	080074c5 	.word	0x080074c5
 80074e8:	080074c5 	.word	0x080074c5
 80074ec:	080074c5 	.word	0x080074c5
 80074f0:	080074c5 	.word	0x080074c5
 80074f4:	08007549 	.word	0x08007549
 80074f8:	080074c5 	.word	0x080074c5
 80074fc:	080074c5 	.word	0x080074c5
 8007500:	080074c5 	.word	0x080074c5
 8007504:	080074c5 	.word	0x080074c5
 8007508:	08007655 	.word	0x08007655
 800750c:	08007579 	.word	0x08007579
 8007510:	08007637 	.word	0x08007637
 8007514:	080074c5 	.word	0x080074c5
 8007518:	080074c5 	.word	0x080074c5
 800751c:	08007677 	.word	0x08007677
 8007520:	080074c5 	.word	0x080074c5
 8007524:	08007579 	.word	0x08007579
 8007528:	080074c5 	.word	0x080074c5
 800752c:	080074c5 	.word	0x080074c5
 8007530:	0800763f 	.word	0x0800763f
 8007534:	682b      	ldr	r3, [r5, #0]
 8007536:	1d1a      	adds	r2, r3, #4
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	602a      	str	r2, [r5, #0]
 800753c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007540:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007544:	2301      	movs	r3, #1
 8007546:	e0a3      	b.n	8007690 <_printf_i+0x1f4>
 8007548:	6820      	ldr	r0, [r4, #0]
 800754a:	6829      	ldr	r1, [r5, #0]
 800754c:	0606      	lsls	r6, r0, #24
 800754e:	f101 0304 	add.w	r3, r1, #4
 8007552:	d50a      	bpl.n	800756a <_printf_i+0xce>
 8007554:	680e      	ldr	r6, [r1, #0]
 8007556:	602b      	str	r3, [r5, #0]
 8007558:	2e00      	cmp	r6, #0
 800755a:	da03      	bge.n	8007564 <_printf_i+0xc8>
 800755c:	232d      	movs	r3, #45	; 0x2d
 800755e:	4276      	negs	r6, r6
 8007560:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007564:	485e      	ldr	r0, [pc, #376]	; (80076e0 <_printf_i+0x244>)
 8007566:	230a      	movs	r3, #10
 8007568:	e019      	b.n	800759e <_printf_i+0x102>
 800756a:	680e      	ldr	r6, [r1, #0]
 800756c:	602b      	str	r3, [r5, #0]
 800756e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007572:	bf18      	it	ne
 8007574:	b236      	sxthne	r6, r6
 8007576:	e7ef      	b.n	8007558 <_printf_i+0xbc>
 8007578:	682b      	ldr	r3, [r5, #0]
 800757a:	6820      	ldr	r0, [r4, #0]
 800757c:	1d19      	adds	r1, r3, #4
 800757e:	6029      	str	r1, [r5, #0]
 8007580:	0601      	lsls	r1, r0, #24
 8007582:	d501      	bpl.n	8007588 <_printf_i+0xec>
 8007584:	681e      	ldr	r6, [r3, #0]
 8007586:	e002      	b.n	800758e <_printf_i+0xf2>
 8007588:	0646      	lsls	r6, r0, #25
 800758a:	d5fb      	bpl.n	8007584 <_printf_i+0xe8>
 800758c:	881e      	ldrh	r6, [r3, #0]
 800758e:	4854      	ldr	r0, [pc, #336]	; (80076e0 <_printf_i+0x244>)
 8007590:	2f6f      	cmp	r7, #111	; 0x6f
 8007592:	bf0c      	ite	eq
 8007594:	2308      	moveq	r3, #8
 8007596:	230a      	movne	r3, #10
 8007598:	2100      	movs	r1, #0
 800759a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800759e:	6865      	ldr	r5, [r4, #4]
 80075a0:	60a5      	str	r5, [r4, #8]
 80075a2:	2d00      	cmp	r5, #0
 80075a4:	bfa2      	ittt	ge
 80075a6:	6821      	ldrge	r1, [r4, #0]
 80075a8:	f021 0104 	bicge.w	r1, r1, #4
 80075ac:	6021      	strge	r1, [r4, #0]
 80075ae:	b90e      	cbnz	r6, 80075b4 <_printf_i+0x118>
 80075b0:	2d00      	cmp	r5, #0
 80075b2:	d04d      	beq.n	8007650 <_printf_i+0x1b4>
 80075b4:	4615      	mov	r5, r2
 80075b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80075ba:	fb03 6711 	mls	r7, r3, r1, r6
 80075be:	5dc7      	ldrb	r7, [r0, r7]
 80075c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80075c4:	4637      	mov	r7, r6
 80075c6:	42bb      	cmp	r3, r7
 80075c8:	460e      	mov	r6, r1
 80075ca:	d9f4      	bls.n	80075b6 <_printf_i+0x11a>
 80075cc:	2b08      	cmp	r3, #8
 80075ce:	d10b      	bne.n	80075e8 <_printf_i+0x14c>
 80075d0:	6823      	ldr	r3, [r4, #0]
 80075d2:	07de      	lsls	r6, r3, #31
 80075d4:	d508      	bpl.n	80075e8 <_printf_i+0x14c>
 80075d6:	6923      	ldr	r3, [r4, #16]
 80075d8:	6861      	ldr	r1, [r4, #4]
 80075da:	4299      	cmp	r1, r3
 80075dc:	bfde      	ittt	le
 80075de:	2330      	movle	r3, #48	; 0x30
 80075e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80075e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80075e8:	1b52      	subs	r2, r2, r5
 80075ea:	6122      	str	r2, [r4, #16]
 80075ec:	f8cd a000 	str.w	sl, [sp]
 80075f0:	464b      	mov	r3, r9
 80075f2:	aa03      	add	r2, sp, #12
 80075f4:	4621      	mov	r1, r4
 80075f6:	4640      	mov	r0, r8
 80075f8:	f7ff fee2 	bl	80073c0 <_printf_common>
 80075fc:	3001      	adds	r0, #1
 80075fe:	d14c      	bne.n	800769a <_printf_i+0x1fe>
 8007600:	f04f 30ff 	mov.w	r0, #4294967295
 8007604:	b004      	add	sp, #16
 8007606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800760a:	4835      	ldr	r0, [pc, #212]	; (80076e0 <_printf_i+0x244>)
 800760c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007610:	6829      	ldr	r1, [r5, #0]
 8007612:	6823      	ldr	r3, [r4, #0]
 8007614:	f851 6b04 	ldr.w	r6, [r1], #4
 8007618:	6029      	str	r1, [r5, #0]
 800761a:	061d      	lsls	r5, r3, #24
 800761c:	d514      	bpl.n	8007648 <_printf_i+0x1ac>
 800761e:	07df      	lsls	r7, r3, #31
 8007620:	bf44      	itt	mi
 8007622:	f043 0320 	orrmi.w	r3, r3, #32
 8007626:	6023      	strmi	r3, [r4, #0]
 8007628:	b91e      	cbnz	r6, 8007632 <_printf_i+0x196>
 800762a:	6823      	ldr	r3, [r4, #0]
 800762c:	f023 0320 	bic.w	r3, r3, #32
 8007630:	6023      	str	r3, [r4, #0]
 8007632:	2310      	movs	r3, #16
 8007634:	e7b0      	b.n	8007598 <_printf_i+0xfc>
 8007636:	6823      	ldr	r3, [r4, #0]
 8007638:	f043 0320 	orr.w	r3, r3, #32
 800763c:	6023      	str	r3, [r4, #0]
 800763e:	2378      	movs	r3, #120	; 0x78
 8007640:	4828      	ldr	r0, [pc, #160]	; (80076e4 <_printf_i+0x248>)
 8007642:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007646:	e7e3      	b.n	8007610 <_printf_i+0x174>
 8007648:	0659      	lsls	r1, r3, #25
 800764a:	bf48      	it	mi
 800764c:	b2b6      	uxthmi	r6, r6
 800764e:	e7e6      	b.n	800761e <_printf_i+0x182>
 8007650:	4615      	mov	r5, r2
 8007652:	e7bb      	b.n	80075cc <_printf_i+0x130>
 8007654:	682b      	ldr	r3, [r5, #0]
 8007656:	6826      	ldr	r6, [r4, #0]
 8007658:	6961      	ldr	r1, [r4, #20]
 800765a:	1d18      	adds	r0, r3, #4
 800765c:	6028      	str	r0, [r5, #0]
 800765e:	0635      	lsls	r5, r6, #24
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	d501      	bpl.n	8007668 <_printf_i+0x1cc>
 8007664:	6019      	str	r1, [r3, #0]
 8007666:	e002      	b.n	800766e <_printf_i+0x1d2>
 8007668:	0670      	lsls	r0, r6, #25
 800766a:	d5fb      	bpl.n	8007664 <_printf_i+0x1c8>
 800766c:	8019      	strh	r1, [r3, #0]
 800766e:	2300      	movs	r3, #0
 8007670:	6123      	str	r3, [r4, #16]
 8007672:	4615      	mov	r5, r2
 8007674:	e7ba      	b.n	80075ec <_printf_i+0x150>
 8007676:	682b      	ldr	r3, [r5, #0]
 8007678:	1d1a      	adds	r2, r3, #4
 800767a:	602a      	str	r2, [r5, #0]
 800767c:	681d      	ldr	r5, [r3, #0]
 800767e:	6862      	ldr	r2, [r4, #4]
 8007680:	2100      	movs	r1, #0
 8007682:	4628      	mov	r0, r5
 8007684:	f7f8 fdac 	bl	80001e0 <memchr>
 8007688:	b108      	cbz	r0, 800768e <_printf_i+0x1f2>
 800768a:	1b40      	subs	r0, r0, r5
 800768c:	6060      	str	r0, [r4, #4]
 800768e:	6863      	ldr	r3, [r4, #4]
 8007690:	6123      	str	r3, [r4, #16]
 8007692:	2300      	movs	r3, #0
 8007694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007698:	e7a8      	b.n	80075ec <_printf_i+0x150>
 800769a:	6923      	ldr	r3, [r4, #16]
 800769c:	462a      	mov	r2, r5
 800769e:	4649      	mov	r1, r9
 80076a0:	4640      	mov	r0, r8
 80076a2:	47d0      	blx	sl
 80076a4:	3001      	adds	r0, #1
 80076a6:	d0ab      	beq.n	8007600 <_printf_i+0x164>
 80076a8:	6823      	ldr	r3, [r4, #0]
 80076aa:	079b      	lsls	r3, r3, #30
 80076ac:	d413      	bmi.n	80076d6 <_printf_i+0x23a>
 80076ae:	68e0      	ldr	r0, [r4, #12]
 80076b0:	9b03      	ldr	r3, [sp, #12]
 80076b2:	4298      	cmp	r0, r3
 80076b4:	bfb8      	it	lt
 80076b6:	4618      	movlt	r0, r3
 80076b8:	e7a4      	b.n	8007604 <_printf_i+0x168>
 80076ba:	2301      	movs	r3, #1
 80076bc:	4632      	mov	r2, r6
 80076be:	4649      	mov	r1, r9
 80076c0:	4640      	mov	r0, r8
 80076c2:	47d0      	blx	sl
 80076c4:	3001      	adds	r0, #1
 80076c6:	d09b      	beq.n	8007600 <_printf_i+0x164>
 80076c8:	3501      	adds	r5, #1
 80076ca:	68e3      	ldr	r3, [r4, #12]
 80076cc:	9903      	ldr	r1, [sp, #12]
 80076ce:	1a5b      	subs	r3, r3, r1
 80076d0:	42ab      	cmp	r3, r5
 80076d2:	dcf2      	bgt.n	80076ba <_printf_i+0x21e>
 80076d4:	e7eb      	b.n	80076ae <_printf_i+0x212>
 80076d6:	2500      	movs	r5, #0
 80076d8:	f104 0619 	add.w	r6, r4, #25
 80076dc:	e7f5      	b.n	80076ca <_printf_i+0x22e>
 80076de:	bf00      	nop
 80076e0:	0800b7e6 	.word	0x0800b7e6
 80076e4:	0800b7f7 	.word	0x0800b7f7

080076e8 <_scanf_float>:
 80076e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ec:	b087      	sub	sp, #28
 80076ee:	4617      	mov	r7, r2
 80076f0:	9303      	str	r3, [sp, #12]
 80076f2:	688b      	ldr	r3, [r1, #8]
 80076f4:	1e5a      	subs	r2, r3, #1
 80076f6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80076fa:	bf83      	ittte	hi
 80076fc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007700:	195b      	addhi	r3, r3, r5
 8007702:	9302      	strhi	r3, [sp, #8]
 8007704:	2300      	movls	r3, #0
 8007706:	bf86      	itte	hi
 8007708:	f240 135d 	movwhi	r3, #349	; 0x15d
 800770c:	608b      	strhi	r3, [r1, #8]
 800770e:	9302      	strls	r3, [sp, #8]
 8007710:	680b      	ldr	r3, [r1, #0]
 8007712:	468b      	mov	fp, r1
 8007714:	2500      	movs	r5, #0
 8007716:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800771a:	f84b 3b1c 	str.w	r3, [fp], #28
 800771e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007722:	4680      	mov	r8, r0
 8007724:	460c      	mov	r4, r1
 8007726:	465e      	mov	r6, fp
 8007728:	46aa      	mov	sl, r5
 800772a:	46a9      	mov	r9, r5
 800772c:	9501      	str	r5, [sp, #4]
 800772e:	68a2      	ldr	r2, [r4, #8]
 8007730:	b152      	cbz	r2, 8007748 <_scanf_float+0x60>
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	2b4e      	cmp	r3, #78	; 0x4e
 8007738:	d864      	bhi.n	8007804 <_scanf_float+0x11c>
 800773a:	2b40      	cmp	r3, #64	; 0x40
 800773c:	d83c      	bhi.n	80077b8 <_scanf_float+0xd0>
 800773e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007742:	b2c8      	uxtb	r0, r1
 8007744:	280e      	cmp	r0, #14
 8007746:	d93a      	bls.n	80077be <_scanf_float+0xd6>
 8007748:	f1b9 0f00 	cmp.w	r9, #0
 800774c:	d003      	beq.n	8007756 <_scanf_float+0x6e>
 800774e:	6823      	ldr	r3, [r4, #0]
 8007750:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007754:	6023      	str	r3, [r4, #0]
 8007756:	f10a 3aff 	add.w	sl, sl, #4294967295
 800775a:	f1ba 0f01 	cmp.w	sl, #1
 800775e:	f200 8113 	bhi.w	8007988 <_scanf_float+0x2a0>
 8007762:	455e      	cmp	r6, fp
 8007764:	f200 8105 	bhi.w	8007972 <_scanf_float+0x28a>
 8007768:	2501      	movs	r5, #1
 800776a:	4628      	mov	r0, r5
 800776c:	b007      	add	sp, #28
 800776e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007772:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007776:	2a0d      	cmp	r2, #13
 8007778:	d8e6      	bhi.n	8007748 <_scanf_float+0x60>
 800777a:	a101      	add	r1, pc, #4	; (adr r1, 8007780 <_scanf_float+0x98>)
 800777c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007780:	080078bf 	.word	0x080078bf
 8007784:	08007749 	.word	0x08007749
 8007788:	08007749 	.word	0x08007749
 800778c:	08007749 	.word	0x08007749
 8007790:	0800791f 	.word	0x0800791f
 8007794:	080078f7 	.word	0x080078f7
 8007798:	08007749 	.word	0x08007749
 800779c:	08007749 	.word	0x08007749
 80077a0:	080078cd 	.word	0x080078cd
 80077a4:	08007749 	.word	0x08007749
 80077a8:	08007749 	.word	0x08007749
 80077ac:	08007749 	.word	0x08007749
 80077b0:	08007749 	.word	0x08007749
 80077b4:	08007885 	.word	0x08007885
 80077b8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80077bc:	e7db      	b.n	8007776 <_scanf_float+0x8e>
 80077be:	290e      	cmp	r1, #14
 80077c0:	d8c2      	bhi.n	8007748 <_scanf_float+0x60>
 80077c2:	a001      	add	r0, pc, #4	; (adr r0, 80077c8 <_scanf_float+0xe0>)
 80077c4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80077c8:	08007877 	.word	0x08007877
 80077cc:	08007749 	.word	0x08007749
 80077d0:	08007877 	.word	0x08007877
 80077d4:	0800790b 	.word	0x0800790b
 80077d8:	08007749 	.word	0x08007749
 80077dc:	08007825 	.word	0x08007825
 80077e0:	08007861 	.word	0x08007861
 80077e4:	08007861 	.word	0x08007861
 80077e8:	08007861 	.word	0x08007861
 80077ec:	08007861 	.word	0x08007861
 80077f0:	08007861 	.word	0x08007861
 80077f4:	08007861 	.word	0x08007861
 80077f8:	08007861 	.word	0x08007861
 80077fc:	08007861 	.word	0x08007861
 8007800:	08007861 	.word	0x08007861
 8007804:	2b6e      	cmp	r3, #110	; 0x6e
 8007806:	d809      	bhi.n	800781c <_scanf_float+0x134>
 8007808:	2b60      	cmp	r3, #96	; 0x60
 800780a:	d8b2      	bhi.n	8007772 <_scanf_float+0x8a>
 800780c:	2b54      	cmp	r3, #84	; 0x54
 800780e:	d077      	beq.n	8007900 <_scanf_float+0x218>
 8007810:	2b59      	cmp	r3, #89	; 0x59
 8007812:	d199      	bne.n	8007748 <_scanf_float+0x60>
 8007814:	2d07      	cmp	r5, #7
 8007816:	d197      	bne.n	8007748 <_scanf_float+0x60>
 8007818:	2508      	movs	r5, #8
 800781a:	e029      	b.n	8007870 <_scanf_float+0x188>
 800781c:	2b74      	cmp	r3, #116	; 0x74
 800781e:	d06f      	beq.n	8007900 <_scanf_float+0x218>
 8007820:	2b79      	cmp	r3, #121	; 0x79
 8007822:	e7f6      	b.n	8007812 <_scanf_float+0x12a>
 8007824:	6821      	ldr	r1, [r4, #0]
 8007826:	05c8      	lsls	r0, r1, #23
 8007828:	d51a      	bpl.n	8007860 <_scanf_float+0x178>
 800782a:	9b02      	ldr	r3, [sp, #8]
 800782c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007830:	6021      	str	r1, [r4, #0]
 8007832:	f109 0901 	add.w	r9, r9, #1
 8007836:	b11b      	cbz	r3, 8007840 <_scanf_float+0x158>
 8007838:	3b01      	subs	r3, #1
 800783a:	3201      	adds	r2, #1
 800783c:	9302      	str	r3, [sp, #8]
 800783e:	60a2      	str	r2, [r4, #8]
 8007840:	68a3      	ldr	r3, [r4, #8]
 8007842:	3b01      	subs	r3, #1
 8007844:	60a3      	str	r3, [r4, #8]
 8007846:	6923      	ldr	r3, [r4, #16]
 8007848:	3301      	adds	r3, #1
 800784a:	6123      	str	r3, [r4, #16]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	3b01      	subs	r3, #1
 8007850:	2b00      	cmp	r3, #0
 8007852:	607b      	str	r3, [r7, #4]
 8007854:	f340 8084 	ble.w	8007960 <_scanf_float+0x278>
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	3301      	adds	r3, #1
 800785c:	603b      	str	r3, [r7, #0]
 800785e:	e766      	b.n	800772e <_scanf_float+0x46>
 8007860:	eb1a 0f05 	cmn.w	sl, r5
 8007864:	f47f af70 	bne.w	8007748 <_scanf_float+0x60>
 8007868:	6822      	ldr	r2, [r4, #0]
 800786a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800786e:	6022      	str	r2, [r4, #0]
 8007870:	f806 3b01 	strb.w	r3, [r6], #1
 8007874:	e7e4      	b.n	8007840 <_scanf_float+0x158>
 8007876:	6822      	ldr	r2, [r4, #0]
 8007878:	0610      	lsls	r0, r2, #24
 800787a:	f57f af65 	bpl.w	8007748 <_scanf_float+0x60>
 800787e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007882:	e7f4      	b.n	800786e <_scanf_float+0x186>
 8007884:	f1ba 0f00 	cmp.w	sl, #0
 8007888:	d10e      	bne.n	80078a8 <_scanf_float+0x1c0>
 800788a:	f1b9 0f00 	cmp.w	r9, #0
 800788e:	d10e      	bne.n	80078ae <_scanf_float+0x1c6>
 8007890:	6822      	ldr	r2, [r4, #0]
 8007892:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007896:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800789a:	d108      	bne.n	80078ae <_scanf_float+0x1c6>
 800789c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80078a0:	6022      	str	r2, [r4, #0]
 80078a2:	f04f 0a01 	mov.w	sl, #1
 80078a6:	e7e3      	b.n	8007870 <_scanf_float+0x188>
 80078a8:	f1ba 0f02 	cmp.w	sl, #2
 80078ac:	d055      	beq.n	800795a <_scanf_float+0x272>
 80078ae:	2d01      	cmp	r5, #1
 80078b0:	d002      	beq.n	80078b8 <_scanf_float+0x1d0>
 80078b2:	2d04      	cmp	r5, #4
 80078b4:	f47f af48 	bne.w	8007748 <_scanf_float+0x60>
 80078b8:	3501      	adds	r5, #1
 80078ba:	b2ed      	uxtb	r5, r5
 80078bc:	e7d8      	b.n	8007870 <_scanf_float+0x188>
 80078be:	f1ba 0f01 	cmp.w	sl, #1
 80078c2:	f47f af41 	bne.w	8007748 <_scanf_float+0x60>
 80078c6:	f04f 0a02 	mov.w	sl, #2
 80078ca:	e7d1      	b.n	8007870 <_scanf_float+0x188>
 80078cc:	b97d      	cbnz	r5, 80078ee <_scanf_float+0x206>
 80078ce:	f1b9 0f00 	cmp.w	r9, #0
 80078d2:	f47f af3c 	bne.w	800774e <_scanf_float+0x66>
 80078d6:	6822      	ldr	r2, [r4, #0]
 80078d8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80078dc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80078e0:	f47f af39 	bne.w	8007756 <_scanf_float+0x6e>
 80078e4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80078e8:	6022      	str	r2, [r4, #0]
 80078ea:	2501      	movs	r5, #1
 80078ec:	e7c0      	b.n	8007870 <_scanf_float+0x188>
 80078ee:	2d03      	cmp	r5, #3
 80078f0:	d0e2      	beq.n	80078b8 <_scanf_float+0x1d0>
 80078f2:	2d05      	cmp	r5, #5
 80078f4:	e7de      	b.n	80078b4 <_scanf_float+0x1cc>
 80078f6:	2d02      	cmp	r5, #2
 80078f8:	f47f af26 	bne.w	8007748 <_scanf_float+0x60>
 80078fc:	2503      	movs	r5, #3
 80078fe:	e7b7      	b.n	8007870 <_scanf_float+0x188>
 8007900:	2d06      	cmp	r5, #6
 8007902:	f47f af21 	bne.w	8007748 <_scanf_float+0x60>
 8007906:	2507      	movs	r5, #7
 8007908:	e7b2      	b.n	8007870 <_scanf_float+0x188>
 800790a:	6822      	ldr	r2, [r4, #0]
 800790c:	0591      	lsls	r1, r2, #22
 800790e:	f57f af1b 	bpl.w	8007748 <_scanf_float+0x60>
 8007912:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007916:	6022      	str	r2, [r4, #0]
 8007918:	f8cd 9004 	str.w	r9, [sp, #4]
 800791c:	e7a8      	b.n	8007870 <_scanf_float+0x188>
 800791e:	6822      	ldr	r2, [r4, #0]
 8007920:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007924:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007928:	d006      	beq.n	8007938 <_scanf_float+0x250>
 800792a:	0550      	lsls	r0, r2, #21
 800792c:	f57f af0c 	bpl.w	8007748 <_scanf_float+0x60>
 8007930:	f1b9 0f00 	cmp.w	r9, #0
 8007934:	f43f af0f 	beq.w	8007756 <_scanf_float+0x6e>
 8007938:	0591      	lsls	r1, r2, #22
 800793a:	bf58      	it	pl
 800793c:	9901      	ldrpl	r1, [sp, #4]
 800793e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007942:	bf58      	it	pl
 8007944:	eba9 0101 	subpl.w	r1, r9, r1
 8007948:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800794c:	bf58      	it	pl
 800794e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007952:	6022      	str	r2, [r4, #0]
 8007954:	f04f 0900 	mov.w	r9, #0
 8007958:	e78a      	b.n	8007870 <_scanf_float+0x188>
 800795a:	f04f 0a03 	mov.w	sl, #3
 800795e:	e787      	b.n	8007870 <_scanf_float+0x188>
 8007960:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007964:	4639      	mov	r1, r7
 8007966:	4640      	mov	r0, r8
 8007968:	4798      	blx	r3
 800796a:	2800      	cmp	r0, #0
 800796c:	f43f aedf 	beq.w	800772e <_scanf_float+0x46>
 8007970:	e6ea      	b.n	8007748 <_scanf_float+0x60>
 8007972:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007976:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800797a:	463a      	mov	r2, r7
 800797c:	4640      	mov	r0, r8
 800797e:	4798      	blx	r3
 8007980:	6923      	ldr	r3, [r4, #16]
 8007982:	3b01      	subs	r3, #1
 8007984:	6123      	str	r3, [r4, #16]
 8007986:	e6ec      	b.n	8007762 <_scanf_float+0x7a>
 8007988:	1e6b      	subs	r3, r5, #1
 800798a:	2b06      	cmp	r3, #6
 800798c:	d825      	bhi.n	80079da <_scanf_float+0x2f2>
 800798e:	2d02      	cmp	r5, #2
 8007990:	d836      	bhi.n	8007a00 <_scanf_float+0x318>
 8007992:	455e      	cmp	r6, fp
 8007994:	f67f aee8 	bls.w	8007768 <_scanf_float+0x80>
 8007998:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800799c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079a0:	463a      	mov	r2, r7
 80079a2:	4640      	mov	r0, r8
 80079a4:	4798      	blx	r3
 80079a6:	6923      	ldr	r3, [r4, #16]
 80079a8:	3b01      	subs	r3, #1
 80079aa:	6123      	str	r3, [r4, #16]
 80079ac:	e7f1      	b.n	8007992 <_scanf_float+0x2aa>
 80079ae:	9802      	ldr	r0, [sp, #8]
 80079b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079b4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80079b8:	9002      	str	r0, [sp, #8]
 80079ba:	463a      	mov	r2, r7
 80079bc:	4640      	mov	r0, r8
 80079be:	4798      	blx	r3
 80079c0:	6923      	ldr	r3, [r4, #16]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	6123      	str	r3, [r4, #16]
 80079c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079ca:	fa5f fa8a 	uxtb.w	sl, sl
 80079ce:	f1ba 0f02 	cmp.w	sl, #2
 80079d2:	d1ec      	bne.n	80079ae <_scanf_float+0x2c6>
 80079d4:	3d03      	subs	r5, #3
 80079d6:	b2ed      	uxtb	r5, r5
 80079d8:	1b76      	subs	r6, r6, r5
 80079da:	6823      	ldr	r3, [r4, #0]
 80079dc:	05da      	lsls	r2, r3, #23
 80079de:	d52f      	bpl.n	8007a40 <_scanf_float+0x358>
 80079e0:	055b      	lsls	r3, r3, #21
 80079e2:	d510      	bpl.n	8007a06 <_scanf_float+0x31e>
 80079e4:	455e      	cmp	r6, fp
 80079e6:	f67f aebf 	bls.w	8007768 <_scanf_float+0x80>
 80079ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079f2:	463a      	mov	r2, r7
 80079f4:	4640      	mov	r0, r8
 80079f6:	4798      	blx	r3
 80079f8:	6923      	ldr	r3, [r4, #16]
 80079fa:	3b01      	subs	r3, #1
 80079fc:	6123      	str	r3, [r4, #16]
 80079fe:	e7f1      	b.n	80079e4 <_scanf_float+0x2fc>
 8007a00:	46aa      	mov	sl, r5
 8007a02:	9602      	str	r6, [sp, #8]
 8007a04:	e7df      	b.n	80079c6 <_scanf_float+0x2de>
 8007a06:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007a0a:	6923      	ldr	r3, [r4, #16]
 8007a0c:	2965      	cmp	r1, #101	; 0x65
 8007a0e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007a12:	f106 35ff 	add.w	r5, r6, #4294967295
 8007a16:	6123      	str	r3, [r4, #16]
 8007a18:	d00c      	beq.n	8007a34 <_scanf_float+0x34c>
 8007a1a:	2945      	cmp	r1, #69	; 0x45
 8007a1c:	d00a      	beq.n	8007a34 <_scanf_float+0x34c>
 8007a1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a22:	463a      	mov	r2, r7
 8007a24:	4640      	mov	r0, r8
 8007a26:	4798      	blx	r3
 8007a28:	6923      	ldr	r3, [r4, #16]
 8007a2a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	1eb5      	subs	r5, r6, #2
 8007a32:	6123      	str	r3, [r4, #16]
 8007a34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a38:	463a      	mov	r2, r7
 8007a3a:	4640      	mov	r0, r8
 8007a3c:	4798      	blx	r3
 8007a3e:	462e      	mov	r6, r5
 8007a40:	6825      	ldr	r5, [r4, #0]
 8007a42:	f015 0510 	ands.w	r5, r5, #16
 8007a46:	d159      	bne.n	8007afc <_scanf_float+0x414>
 8007a48:	7035      	strb	r5, [r6, #0]
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007a50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a54:	d11b      	bne.n	8007a8e <_scanf_float+0x3a6>
 8007a56:	9b01      	ldr	r3, [sp, #4]
 8007a58:	454b      	cmp	r3, r9
 8007a5a:	eba3 0209 	sub.w	r2, r3, r9
 8007a5e:	d123      	bne.n	8007aa8 <_scanf_float+0x3c0>
 8007a60:	2200      	movs	r2, #0
 8007a62:	4659      	mov	r1, fp
 8007a64:	4640      	mov	r0, r8
 8007a66:	f000 fe99 	bl	800879c <_strtod_r>
 8007a6a:	6822      	ldr	r2, [r4, #0]
 8007a6c:	9b03      	ldr	r3, [sp, #12]
 8007a6e:	f012 0f02 	tst.w	r2, #2
 8007a72:	ec57 6b10 	vmov	r6, r7, d0
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	d021      	beq.n	8007abe <_scanf_float+0x3d6>
 8007a7a:	9903      	ldr	r1, [sp, #12]
 8007a7c:	1d1a      	adds	r2, r3, #4
 8007a7e:	600a      	str	r2, [r1, #0]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	e9c3 6700 	strd	r6, r7, [r3]
 8007a86:	68e3      	ldr	r3, [r4, #12]
 8007a88:	3301      	adds	r3, #1
 8007a8a:	60e3      	str	r3, [r4, #12]
 8007a8c:	e66d      	b.n	800776a <_scanf_float+0x82>
 8007a8e:	9b04      	ldr	r3, [sp, #16]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d0e5      	beq.n	8007a60 <_scanf_float+0x378>
 8007a94:	9905      	ldr	r1, [sp, #20]
 8007a96:	230a      	movs	r3, #10
 8007a98:	462a      	mov	r2, r5
 8007a9a:	3101      	adds	r1, #1
 8007a9c:	4640      	mov	r0, r8
 8007a9e:	f000 ff05 	bl	80088ac <_strtol_r>
 8007aa2:	9b04      	ldr	r3, [sp, #16]
 8007aa4:	9e05      	ldr	r6, [sp, #20]
 8007aa6:	1ac2      	subs	r2, r0, r3
 8007aa8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007aac:	429e      	cmp	r6, r3
 8007aae:	bf28      	it	cs
 8007ab0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007ab4:	4912      	ldr	r1, [pc, #72]	; (8007b00 <_scanf_float+0x418>)
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	f000 f82c 	bl	8007b14 <siprintf>
 8007abc:	e7d0      	b.n	8007a60 <_scanf_float+0x378>
 8007abe:	9903      	ldr	r1, [sp, #12]
 8007ac0:	f012 0f04 	tst.w	r2, #4
 8007ac4:	f103 0204 	add.w	r2, r3, #4
 8007ac8:	600a      	str	r2, [r1, #0]
 8007aca:	d1d9      	bne.n	8007a80 <_scanf_float+0x398>
 8007acc:	f8d3 8000 	ldr.w	r8, [r3]
 8007ad0:	ee10 2a10 	vmov	r2, s0
 8007ad4:	ee10 0a10 	vmov	r0, s0
 8007ad8:	463b      	mov	r3, r7
 8007ada:	4639      	mov	r1, r7
 8007adc:	f7f9 f826 	bl	8000b2c <__aeabi_dcmpun>
 8007ae0:	b128      	cbz	r0, 8007aee <_scanf_float+0x406>
 8007ae2:	4808      	ldr	r0, [pc, #32]	; (8007b04 <_scanf_float+0x41c>)
 8007ae4:	f000 f810 	bl	8007b08 <nanf>
 8007ae8:	ed88 0a00 	vstr	s0, [r8]
 8007aec:	e7cb      	b.n	8007a86 <_scanf_float+0x39e>
 8007aee:	4630      	mov	r0, r6
 8007af0:	4639      	mov	r1, r7
 8007af2:	f7f9 f879 	bl	8000be8 <__aeabi_d2f>
 8007af6:	f8c8 0000 	str.w	r0, [r8]
 8007afa:	e7c4      	b.n	8007a86 <_scanf_float+0x39e>
 8007afc:	2500      	movs	r5, #0
 8007afe:	e634      	b.n	800776a <_scanf_float+0x82>
 8007b00:	0800b808 	.word	0x0800b808
 8007b04:	0800bc10 	.word	0x0800bc10

08007b08 <nanf>:
 8007b08:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007b10 <nanf+0x8>
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	7fc00000 	.word	0x7fc00000

08007b14 <siprintf>:
 8007b14:	b40e      	push	{r1, r2, r3}
 8007b16:	b500      	push	{lr}
 8007b18:	b09c      	sub	sp, #112	; 0x70
 8007b1a:	ab1d      	add	r3, sp, #116	; 0x74
 8007b1c:	9002      	str	r0, [sp, #8]
 8007b1e:	9006      	str	r0, [sp, #24]
 8007b20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b24:	4809      	ldr	r0, [pc, #36]	; (8007b4c <siprintf+0x38>)
 8007b26:	9107      	str	r1, [sp, #28]
 8007b28:	9104      	str	r1, [sp, #16]
 8007b2a:	4909      	ldr	r1, [pc, #36]	; (8007b50 <siprintf+0x3c>)
 8007b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b30:	9105      	str	r1, [sp, #20]
 8007b32:	6800      	ldr	r0, [r0, #0]
 8007b34:	9301      	str	r3, [sp, #4]
 8007b36:	a902      	add	r1, sp, #8
 8007b38:	f002 ff04 	bl	800a944 <_svfiprintf_r>
 8007b3c:	9b02      	ldr	r3, [sp, #8]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	701a      	strb	r2, [r3, #0]
 8007b42:	b01c      	add	sp, #112	; 0x70
 8007b44:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b48:	b003      	add	sp, #12
 8007b4a:	4770      	bx	lr
 8007b4c:	2000000c 	.word	0x2000000c
 8007b50:	ffff0208 	.word	0xffff0208

08007b54 <sulp>:
 8007b54:	b570      	push	{r4, r5, r6, lr}
 8007b56:	4604      	mov	r4, r0
 8007b58:	460d      	mov	r5, r1
 8007b5a:	ec45 4b10 	vmov	d0, r4, r5
 8007b5e:	4616      	mov	r6, r2
 8007b60:	f002 fc4e 	bl	800a400 <__ulp>
 8007b64:	ec51 0b10 	vmov	r0, r1, d0
 8007b68:	b17e      	cbz	r6, 8007b8a <sulp+0x36>
 8007b6a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007b6e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	dd09      	ble.n	8007b8a <sulp+0x36>
 8007b76:	051b      	lsls	r3, r3, #20
 8007b78:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007b7c:	2400      	movs	r4, #0
 8007b7e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007b82:	4622      	mov	r2, r4
 8007b84:	462b      	mov	r3, r5
 8007b86:	f7f8 fd37 	bl	80005f8 <__aeabi_dmul>
 8007b8a:	bd70      	pop	{r4, r5, r6, pc}
 8007b8c:	0000      	movs	r0, r0
	...

08007b90 <_strtod_l>:
 8007b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b94:	ed2d 8b02 	vpush	{d8}
 8007b98:	b09d      	sub	sp, #116	; 0x74
 8007b9a:	461f      	mov	r7, r3
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	9318      	str	r3, [sp, #96]	; 0x60
 8007ba0:	4ba2      	ldr	r3, [pc, #648]	; (8007e2c <_strtod_l+0x29c>)
 8007ba2:	9213      	str	r2, [sp, #76]	; 0x4c
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	9305      	str	r3, [sp, #20]
 8007ba8:	4604      	mov	r4, r0
 8007baa:	4618      	mov	r0, r3
 8007bac:	4688      	mov	r8, r1
 8007bae:	f7f8 fb0f 	bl	80001d0 <strlen>
 8007bb2:	f04f 0a00 	mov.w	sl, #0
 8007bb6:	4605      	mov	r5, r0
 8007bb8:	f04f 0b00 	mov.w	fp, #0
 8007bbc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007bc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007bc2:	781a      	ldrb	r2, [r3, #0]
 8007bc4:	2a2b      	cmp	r2, #43	; 0x2b
 8007bc6:	d04e      	beq.n	8007c66 <_strtod_l+0xd6>
 8007bc8:	d83b      	bhi.n	8007c42 <_strtod_l+0xb2>
 8007bca:	2a0d      	cmp	r2, #13
 8007bcc:	d834      	bhi.n	8007c38 <_strtod_l+0xa8>
 8007bce:	2a08      	cmp	r2, #8
 8007bd0:	d834      	bhi.n	8007c3c <_strtod_l+0xac>
 8007bd2:	2a00      	cmp	r2, #0
 8007bd4:	d03e      	beq.n	8007c54 <_strtod_l+0xc4>
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	930a      	str	r3, [sp, #40]	; 0x28
 8007bda:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007bdc:	7833      	ldrb	r3, [r6, #0]
 8007bde:	2b30      	cmp	r3, #48	; 0x30
 8007be0:	f040 80b0 	bne.w	8007d44 <_strtod_l+0x1b4>
 8007be4:	7873      	ldrb	r3, [r6, #1]
 8007be6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007bea:	2b58      	cmp	r3, #88	; 0x58
 8007bec:	d168      	bne.n	8007cc0 <_strtod_l+0x130>
 8007bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bf0:	9301      	str	r3, [sp, #4]
 8007bf2:	ab18      	add	r3, sp, #96	; 0x60
 8007bf4:	9702      	str	r7, [sp, #8]
 8007bf6:	9300      	str	r3, [sp, #0]
 8007bf8:	4a8d      	ldr	r2, [pc, #564]	; (8007e30 <_strtod_l+0x2a0>)
 8007bfa:	ab19      	add	r3, sp, #100	; 0x64
 8007bfc:	a917      	add	r1, sp, #92	; 0x5c
 8007bfe:	4620      	mov	r0, r4
 8007c00:	f001 fd58 	bl	80096b4 <__gethex>
 8007c04:	f010 0707 	ands.w	r7, r0, #7
 8007c08:	4605      	mov	r5, r0
 8007c0a:	d005      	beq.n	8007c18 <_strtod_l+0x88>
 8007c0c:	2f06      	cmp	r7, #6
 8007c0e:	d12c      	bne.n	8007c6a <_strtod_l+0xda>
 8007c10:	3601      	adds	r6, #1
 8007c12:	2300      	movs	r3, #0
 8007c14:	9617      	str	r6, [sp, #92]	; 0x5c
 8007c16:	930a      	str	r3, [sp, #40]	; 0x28
 8007c18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	f040 8590 	bne.w	8008740 <_strtod_l+0xbb0>
 8007c20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c22:	b1eb      	cbz	r3, 8007c60 <_strtod_l+0xd0>
 8007c24:	4652      	mov	r2, sl
 8007c26:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007c2a:	ec43 2b10 	vmov	d0, r2, r3
 8007c2e:	b01d      	add	sp, #116	; 0x74
 8007c30:	ecbd 8b02 	vpop	{d8}
 8007c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c38:	2a20      	cmp	r2, #32
 8007c3a:	d1cc      	bne.n	8007bd6 <_strtod_l+0x46>
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007c40:	e7be      	b.n	8007bc0 <_strtod_l+0x30>
 8007c42:	2a2d      	cmp	r2, #45	; 0x2d
 8007c44:	d1c7      	bne.n	8007bd6 <_strtod_l+0x46>
 8007c46:	2201      	movs	r2, #1
 8007c48:	920a      	str	r2, [sp, #40]	; 0x28
 8007c4a:	1c5a      	adds	r2, r3, #1
 8007c4c:	9217      	str	r2, [sp, #92]	; 0x5c
 8007c4e:	785b      	ldrb	r3, [r3, #1]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d1c2      	bne.n	8007bda <_strtod_l+0x4a>
 8007c54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c56:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	f040 856e 	bne.w	800873c <_strtod_l+0xbac>
 8007c60:	4652      	mov	r2, sl
 8007c62:	465b      	mov	r3, fp
 8007c64:	e7e1      	b.n	8007c2a <_strtod_l+0x9a>
 8007c66:	2200      	movs	r2, #0
 8007c68:	e7ee      	b.n	8007c48 <_strtod_l+0xb8>
 8007c6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007c6c:	b13a      	cbz	r2, 8007c7e <_strtod_l+0xee>
 8007c6e:	2135      	movs	r1, #53	; 0x35
 8007c70:	a81a      	add	r0, sp, #104	; 0x68
 8007c72:	f002 fcd0 	bl	800a616 <__copybits>
 8007c76:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007c78:	4620      	mov	r0, r4
 8007c7a:	f002 f88f 	bl	8009d9c <_Bfree>
 8007c7e:	3f01      	subs	r7, #1
 8007c80:	2f04      	cmp	r7, #4
 8007c82:	d806      	bhi.n	8007c92 <_strtod_l+0x102>
 8007c84:	e8df f007 	tbb	[pc, r7]
 8007c88:	1714030a 	.word	0x1714030a
 8007c8c:	0a          	.byte	0x0a
 8007c8d:	00          	.byte	0x00
 8007c8e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007c92:	0728      	lsls	r0, r5, #28
 8007c94:	d5c0      	bpl.n	8007c18 <_strtod_l+0x88>
 8007c96:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007c9a:	e7bd      	b.n	8007c18 <_strtod_l+0x88>
 8007c9c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007ca0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007ca2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007ca6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007caa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007cae:	e7f0      	b.n	8007c92 <_strtod_l+0x102>
 8007cb0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007e34 <_strtod_l+0x2a4>
 8007cb4:	e7ed      	b.n	8007c92 <_strtod_l+0x102>
 8007cb6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007cba:	f04f 3aff 	mov.w	sl, #4294967295
 8007cbe:	e7e8      	b.n	8007c92 <_strtod_l+0x102>
 8007cc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cc2:	1c5a      	adds	r2, r3, #1
 8007cc4:	9217      	str	r2, [sp, #92]	; 0x5c
 8007cc6:	785b      	ldrb	r3, [r3, #1]
 8007cc8:	2b30      	cmp	r3, #48	; 0x30
 8007cca:	d0f9      	beq.n	8007cc0 <_strtod_l+0x130>
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d0a3      	beq.n	8007c18 <_strtod_l+0x88>
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	f04f 0900 	mov.w	r9, #0
 8007cd6:	9304      	str	r3, [sp, #16]
 8007cd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cda:	9308      	str	r3, [sp, #32]
 8007cdc:	f8cd 901c 	str.w	r9, [sp, #28]
 8007ce0:	464f      	mov	r7, r9
 8007ce2:	220a      	movs	r2, #10
 8007ce4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007ce6:	7806      	ldrb	r6, [r0, #0]
 8007ce8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007cec:	b2d9      	uxtb	r1, r3
 8007cee:	2909      	cmp	r1, #9
 8007cf0:	d92a      	bls.n	8007d48 <_strtod_l+0x1b8>
 8007cf2:	9905      	ldr	r1, [sp, #20]
 8007cf4:	462a      	mov	r2, r5
 8007cf6:	f002 ff3f 	bl	800ab78 <strncmp>
 8007cfa:	b398      	cbz	r0, 8007d64 <_strtod_l+0x1d4>
 8007cfc:	2000      	movs	r0, #0
 8007cfe:	4632      	mov	r2, r6
 8007d00:	463d      	mov	r5, r7
 8007d02:	9005      	str	r0, [sp, #20]
 8007d04:	4603      	mov	r3, r0
 8007d06:	2a65      	cmp	r2, #101	; 0x65
 8007d08:	d001      	beq.n	8007d0e <_strtod_l+0x17e>
 8007d0a:	2a45      	cmp	r2, #69	; 0x45
 8007d0c:	d118      	bne.n	8007d40 <_strtod_l+0x1b0>
 8007d0e:	b91d      	cbnz	r5, 8007d18 <_strtod_l+0x188>
 8007d10:	9a04      	ldr	r2, [sp, #16]
 8007d12:	4302      	orrs	r2, r0
 8007d14:	d09e      	beq.n	8007c54 <_strtod_l+0xc4>
 8007d16:	2500      	movs	r5, #0
 8007d18:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007d1c:	f108 0201 	add.w	r2, r8, #1
 8007d20:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d22:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007d26:	2a2b      	cmp	r2, #43	; 0x2b
 8007d28:	d075      	beq.n	8007e16 <_strtod_l+0x286>
 8007d2a:	2a2d      	cmp	r2, #45	; 0x2d
 8007d2c:	d07b      	beq.n	8007e26 <_strtod_l+0x296>
 8007d2e:	f04f 0c00 	mov.w	ip, #0
 8007d32:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007d36:	2909      	cmp	r1, #9
 8007d38:	f240 8082 	bls.w	8007e40 <_strtod_l+0x2b0>
 8007d3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007d40:	2600      	movs	r6, #0
 8007d42:	e09d      	b.n	8007e80 <_strtod_l+0x2f0>
 8007d44:	2300      	movs	r3, #0
 8007d46:	e7c4      	b.n	8007cd2 <_strtod_l+0x142>
 8007d48:	2f08      	cmp	r7, #8
 8007d4a:	bfd8      	it	le
 8007d4c:	9907      	ldrle	r1, [sp, #28]
 8007d4e:	f100 0001 	add.w	r0, r0, #1
 8007d52:	bfda      	itte	le
 8007d54:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d58:	9307      	strle	r3, [sp, #28]
 8007d5a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007d5e:	3701      	adds	r7, #1
 8007d60:	9017      	str	r0, [sp, #92]	; 0x5c
 8007d62:	e7bf      	b.n	8007ce4 <_strtod_l+0x154>
 8007d64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d66:	195a      	adds	r2, r3, r5
 8007d68:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d6a:	5d5a      	ldrb	r2, [r3, r5]
 8007d6c:	2f00      	cmp	r7, #0
 8007d6e:	d037      	beq.n	8007de0 <_strtod_l+0x250>
 8007d70:	9005      	str	r0, [sp, #20]
 8007d72:	463d      	mov	r5, r7
 8007d74:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007d78:	2b09      	cmp	r3, #9
 8007d7a:	d912      	bls.n	8007da2 <_strtod_l+0x212>
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e7c2      	b.n	8007d06 <_strtod_l+0x176>
 8007d80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d82:	1c5a      	adds	r2, r3, #1
 8007d84:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d86:	785a      	ldrb	r2, [r3, #1]
 8007d88:	3001      	adds	r0, #1
 8007d8a:	2a30      	cmp	r2, #48	; 0x30
 8007d8c:	d0f8      	beq.n	8007d80 <_strtod_l+0x1f0>
 8007d8e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007d92:	2b08      	cmp	r3, #8
 8007d94:	f200 84d9 	bhi.w	800874a <_strtod_l+0xbba>
 8007d98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d9a:	9005      	str	r0, [sp, #20]
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	9308      	str	r3, [sp, #32]
 8007da0:	4605      	mov	r5, r0
 8007da2:	3a30      	subs	r2, #48	; 0x30
 8007da4:	f100 0301 	add.w	r3, r0, #1
 8007da8:	d014      	beq.n	8007dd4 <_strtod_l+0x244>
 8007daa:	9905      	ldr	r1, [sp, #20]
 8007dac:	4419      	add	r1, r3
 8007dae:	9105      	str	r1, [sp, #20]
 8007db0:	462b      	mov	r3, r5
 8007db2:	eb00 0e05 	add.w	lr, r0, r5
 8007db6:	210a      	movs	r1, #10
 8007db8:	4573      	cmp	r3, lr
 8007dba:	d113      	bne.n	8007de4 <_strtod_l+0x254>
 8007dbc:	182b      	adds	r3, r5, r0
 8007dbe:	2b08      	cmp	r3, #8
 8007dc0:	f105 0501 	add.w	r5, r5, #1
 8007dc4:	4405      	add	r5, r0
 8007dc6:	dc1c      	bgt.n	8007e02 <_strtod_l+0x272>
 8007dc8:	9907      	ldr	r1, [sp, #28]
 8007dca:	230a      	movs	r3, #10
 8007dcc:	fb03 2301 	mla	r3, r3, r1, r2
 8007dd0:	9307      	str	r3, [sp, #28]
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007dd6:	1c51      	adds	r1, r2, #1
 8007dd8:	9117      	str	r1, [sp, #92]	; 0x5c
 8007dda:	7852      	ldrb	r2, [r2, #1]
 8007ddc:	4618      	mov	r0, r3
 8007dde:	e7c9      	b.n	8007d74 <_strtod_l+0x1e4>
 8007de0:	4638      	mov	r0, r7
 8007de2:	e7d2      	b.n	8007d8a <_strtod_l+0x1fa>
 8007de4:	2b08      	cmp	r3, #8
 8007de6:	dc04      	bgt.n	8007df2 <_strtod_l+0x262>
 8007de8:	9e07      	ldr	r6, [sp, #28]
 8007dea:	434e      	muls	r6, r1
 8007dec:	9607      	str	r6, [sp, #28]
 8007dee:	3301      	adds	r3, #1
 8007df0:	e7e2      	b.n	8007db8 <_strtod_l+0x228>
 8007df2:	f103 0c01 	add.w	ip, r3, #1
 8007df6:	f1bc 0f10 	cmp.w	ip, #16
 8007dfa:	bfd8      	it	le
 8007dfc:	fb01 f909 	mulle.w	r9, r1, r9
 8007e00:	e7f5      	b.n	8007dee <_strtod_l+0x25e>
 8007e02:	2d10      	cmp	r5, #16
 8007e04:	bfdc      	itt	le
 8007e06:	230a      	movle	r3, #10
 8007e08:	fb03 2909 	mlale	r9, r3, r9, r2
 8007e0c:	e7e1      	b.n	8007dd2 <_strtod_l+0x242>
 8007e0e:	2300      	movs	r3, #0
 8007e10:	9305      	str	r3, [sp, #20]
 8007e12:	2301      	movs	r3, #1
 8007e14:	e77c      	b.n	8007d10 <_strtod_l+0x180>
 8007e16:	f04f 0c00 	mov.w	ip, #0
 8007e1a:	f108 0202 	add.w	r2, r8, #2
 8007e1e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e20:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007e24:	e785      	b.n	8007d32 <_strtod_l+0x1a2>
 8007e26:	f04f 0c01 	mov.w	ip, #1
 8007e2a:	e7f6      	b.n	8007e1a <_strtod_l+0x28a>
 8007e2c:	0800ba58 	.word	0x0800ba58
 8007e30:	0800b810 	.word	0x0800b810
 8007e34:	7ff00000 	.word	0x7ff00000
 8007e38:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e3a:	1c51      	adds	r1, r2, #1
 8007e3c:	9117      	str	r1, [sp, #92]	; 0x5c
 8007e3e:	7852      	ldrb	r2, [r2, #1]
 8007e40:	2a30      	cmp	r2, #48	; 0x30
 8007e42:	d0f9      	beq.n	8007e38 <_strtod_l+0x2a8>
 8007e44:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007e48:	2908      	cmp	r1, #8
 8007e4a:	f63f af79 	bhi.w	8007d40 <_strtod_l+0x1b0>
 8007e4e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007e52:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e54:	9206      	str	r2, [sp, #24]
 8007e56:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e58:	1c51      	adds	r1, r2, #1
 8007e5a:	9117      	str	r1, [sp, #92]	; 0x5c
 8007e5c:	7852      	ldrb	r2, [r2, #1]
 8007e5e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007e62:	2e09      	cmp	r6, #9
 8007e64:	d937      	bls.n	8007ed6 <_strtod_l+0x346>
 8007e66:	9e06      	ldr	r6, [sp, #24]
 8007e68:	1b89      	subs	r1, r1, r6
 8007e6a:	2908      	cmp	r1, #8
 8007e6c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007e70:	dc02      	bgt.n	8007e78 <_strtod_l+0x2e8>
 8007e72:	4576      	cmp	r6, lr
 8007e74:	bfa8      	it	ge
 8007e76:	4676      	movge	r6, lr
 8007e78:	f1bc 0f00 	cmp.w	ip, #0
 8007e7c:	d000      	beq.n	8007e80 <_strtod_l+0x2f0>
 8007e7e:	4276      	negs	r6, r6
 8007e80:	2d00      	cmp	r5, #0
 8007e82:	d14d      	bne.n	8007f20 <_strtod_l+0x390>
 8007e84:	9904      	ldr	r1, [sp, #16]
 8007e86:	4301      	orrs	r1, r0
 8007e88:	f47f aec6 	bne.w	8007c18 <_strtod_l+0x88>
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	f47f aee1 	bne.w	8007c54 <_strtod_l+0xc4>
 8007e92:	2a69      	cmp	r2, #105	; 0x69
 8007e94:	d027      	beq.n	8007ee6 <_strtod_l+0x356>
 8007e96:	dc24      	bgt.n	8007ee2 <_strtod_l+0x352>
 8007e98:	2a49      	cmp	r2, #73	; 0x49
 8007e9a:	d024      	beq.n	8007ee6 <_strtod_l+0x356>
 8007e9c:	2a4e      	cmp	r2, #78	; 0x4e
 8007e9e:	f47f aed9 	bne.w	8007c54 <_strtod_l+0xc4>
 8007ea2:	499f      	ldr	r1, [pc, #636]	; (8008120 <_strtod_l+0x590>)
 8007ea4:	a817      	add	r0, sp, #92	; 0x5c
 8007ea6:	f001 fe5d 	bl	8009b64 <__match>
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	f43f aed2 	beq.w	8007c54 <_strtod_l+0xc4>
 8007eb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	2b28      	cmp	r3, #40	; 0x28
 8007eb6:	d12d      	bne.n	8007f14 <_strtod_l+0x384>
 8007eb8:	499a      	ldr	r1, [pc, #616]	; (8008124 <_strtod_l+0x594>)
 8007eba:	aa1a      	add	r2, sp, #104	; 0x68
 8007ebc:	a817      	add	r0, sp, #92	; 0x5c
 8007ebe:	f001 fe65 	bl	8009b8c <__hexnan>
 8007ec2:	2805      	cmp	r0, #5
 8007ec4:	d126      	bne.n	8007f14 <_strtod_l+0x384>
 8007ec6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ec8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007ecc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007ed0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007ed4:	e6a0      	b.n	8007c18 <_strtod_l+0x88>
 8007ed6:	210a      	movs	r1, #10
 8007ed8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007edc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007ee0:	e7b9      	b.n	8007e56 <_strtod_l+0x2c6>
 8007ee2:	2a6e      	cmp	r2, #110	; 0x6e
 8007ee4:	e7db      	b.n	8007e9e <_strtod_l+0x30e>
 8007ee6:	4990      	ldr	r1, [pc, #576]	; (8008128 <_strtod_l+0x598>)
 8007ee8:	a817      	add	r0, sp, #92	; 0x5c
 8007eea:	f001 fe3b 	bl	8009b64 <__match>
 8007eee:	2800      	cmp	r0, #0
 8007ef0:	f43f aeb0 	beq.w	8007c54 <_strtod_l+0xc4>
 8007ef4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ef6:	498d      	ldr	r1, [pc, #564]	; (800812c <_strtod_l+0x59c>)
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	a817      	add	r0, sp, #92	; 0x5c
 8007efc:	9317      	str	r3, [sp, #92]	; 0x5c
 8007efe:	f001 fe31 	bl	8009b64 <__match>
 8007f02:	b910      	cbnz	r0, 8007f0a <_strtod_l+0x37a>
 8007f04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f06:	3301      	adds	r3, #1
 8007f08:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f0a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800813c <_strtod_l+0x5ac>
 8007f0e:	f04f 0a00 	mov.w	sl, #0
 8007f12:	e681      	b.n	8007c18 <_strtod_l+0x88>
 8007f14:	4886      	ldr	r0, [pc, #536]	; (8008130 <_strtod_l+0x5a0>)
 8007f16:	f002 fe17 	bl	800ab48 <nan>
 8007f1a:	ec5b ab10 	vmov	sl, fp, d0
 8007f1e:	e67b      	b.n	8007c18 <_strtod_l+0x88>
 8007f20:	9b05      	ldr	r3, [sp, #20]
 8007f22:	9807      	ldr	r0, [sp, #28]
 8007f24:	1af3      	subs	r3, r6, r3
 8007f26:	2f00      	cmp	r7, #0
 8007f28:	bf08      	it	eq
 8007f2a:	462f      	moveq	r7, r5
 8007f2c:	2d10      	cmp	r5, #16
 8007f2e:	9306      	str	r3, [sp, #24]
 8007f30:	46a8      	mov	r8, r5
 8007f32:	bfa8      	it	ge
 8007f34:	f04f 0810 	movge.w	r8, #16
 8007f38:	f7f8 fae4 	bl	8000504 <__aeabi_ui2d>
 8007f3c:	2d09      	cmp	r5, #9
 8007f3e:	4682      	mov	sl, r0
 8007f40:	468b      	mov	fp, r1
 8007f42:	dd13      	ble.n	8007f6c <_strtod_l+0x3dc>
 8007f44:	4b7b      	ldr	r3, [pc, #492]	; (8008134 <_strtod_l+0x5a4>)
 8007f46:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007f4a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007f4e:	f7f8 fb53 	bl	80005f8 <__aeabi_dmul>
 8007f52:	4682      	mov	sl, r0
 8007f54:	4648      	mov	r0, r9
 8007f56:	468b      	mov	fp, r1
 8007f58:	f7f8 fad4 	bl	8000504 <__aeabi_ui2d>
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	460b      	mov	r3, r1
 8007f60:	4650      	mov	r0, sl
 8007f62:	4659      	mov	r1, fp
 8007f64:	f7f8 f992 	bl	800028c <__adddf3>
 8007f68:	4682      	mov	sl, r0
 8007f6a:	468b      	mov	fp, r1
 8007f6c:	2d0f      	cmp	r5, #15
 8007f6e:	dc38      	bgt.n	8007fe2 <_strtod_l+0x452>
 8007f70:	9b06      	ldr	r3, [sp, #24]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	f43f ae50 	beq.w	8007c18 <_strtod_l+0x88>
 8007f78:	dd24      	ble.n	8007fc4 <_strtod_l+0x434>
 8007f7a:	2b16      	cmp	r3, #22
 8007f7c:	dc0b      	bgt.n	8007f96 <_strtod_l+0x406>
 8007f7e:	496d      	ldr	r1, [pc, #436]	; (8008134 <_strtod_l+0x5a4>)
 8007f80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f88:	4652      	mov	r2, sl
 8007f8a:	465b      	mov	r3, fp
 8007f8c:	f7f8 fb34 	bl	80005f8 <__aeabi_dmul>
 8007f90:	4682      	mov	sl, r0
 8007f92:	468b      	mov	fp, r1
 8007f94:	e640      	b.n	8007c18 <_strtod_l+0x88>
 8007f96:	9a06      	ldr	r2, [sp, #24]
 8007f98:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	db20      	blt.n	8007fe2 <_strtod_l+0x452>
 8007fa0:	4c64      	ldr	r4, [pc, #400]	; (8008134 <_strtod_l+0x5a4>)
 8007fa2:	f1c5 050f 	rsb	r5, r5, #15
 8007fa6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007faa:	4652      	mov	r2, sl
 8007fac:	465b      	mov	r3, fp
 8007fae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fb2:	f7f8 fb21 	bl	80005f8 <__aeabi_dmul>
 8007fb6:	9b06      	ldr	r3, [sp, #24]
 8007fb8:	1b5d      	subs	r5, r3, r5
 8007fba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007fbe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007fc2:	e7e3      	b.n	8007f8c <_strtod_l+0x3fc>
 8007fc4:	9b06      	ldr	r3, [sp, #24]
 8007fc6:	3316      	adds	r3, #22
 8007fc8:	db0b      	blt.n	8007fe2 <_strtod_l+0x452>
 8007fca:	9b05      	ldr	r3, [sp, #20]
 8007fcc:	1b9e      	subs	r6, r3, r6
 8007fce:	4b59      	ldr	r3, [pc, #356]	; (8008134 <_strtod_l+0x5a4>)
 8007fd0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007fd4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007fd8:	4650      	mov	r0, sl
 8007fda:	4659      	mov	r1, fp
 8007fdc:	f7f8 fc36 	bl	800084c <__aeabi_ddiv>
 8007fe0:	e7d6      	b.n	8007f90 <_strtod_l+0x400>
 8007fe2:	9b06      	ldr	r3, [sp, #24]
 8007fe4:	eba5 0808 	sub.w	r8, r5, r8
 8007fe8:	4498      	add	r8, r3
 8007fea:	f1b8 0f00 	cmp.w	r8, #0
 8007fee:	dd74      	ble.n	80080da <_strtod_l+0x54a>
 8007ff0:	f018 030f 	ands.w	r3, r8, #15
 8007ff4:	d00a      	beq.n	800800c <_strtod_l+0x47c>
 8007ff6:	494f      	ldr	r1, [pc, #316]	; (8008134 <_strtod_l+0x5a4>)
 8007ff8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007ffc:	4652      	mov	r2, sl
 8007ffe:	465b      	mov	r3, fp
 8008000:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008004:	f7f8 faf8 	bl	80005f8 <__aeabi_dmul>
 8008008:	4682      	mov	sl, r0
 800800a:	468b      	mov	fp, r1
 800800c:	f038 080f 	bics.w	r8, r8, #15
 8008010:	d04f      	beq.n	80080b2 <_strtod_l+0x522>
 8008012:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008016:	dd22      	ble.n	800805e <_strtod_l+0x4ce>
 8008018:	2500      	movs	r5, #0
 800801a:	462e      	mov	r6, r5
 800801c:	9507      	str	r5, [sp, #28]
 800801e:	9505      	str	r5, [sp, #20]
 8008020:	2322      	movs	r3, #34	; 0x22
 8008022:	f8df b118 	ldr.w	fp, [pc, #280]	; 800813c <_strtod_l+0x5ac>
 8008026:	6023      	str	r3, [r4, #0]
 8008028:	f04f 0a00 	mov.w	sl, #0
 800802c:	9b07      	ldr	r3, [sp, #28]
 800802e:	2b00      	cmp	r3, #0
 8008030:	f43f adf2 	beq.w	8007c18 <_strtod_l+0x88>
 8008034:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008036:	4620      	mov	r0, r4
 8008038:	f001 feb0 	bl	8009d9c <_Bfree>
 800803c:	9905      	ldr	r1, [sp, #20]
 800803e:	4620      	mov	r0, r4
 8008040:	f001 feac 	bl	8009d9c <_Bfree>
 8008044:	4631      	mov	r1, r6
 8008046:	4620      	mov	r0, r4
 8008048:	f001 fea8 	bl	8009d9c <_Bfree>
 800804c:	9907      	ldr	r1, [sp, #28]
 800804e:	4620      	mov	r0, r4
 8008050:	f001 fea4 	bl	8009d9c <_Bfree>
 8008054:	4629      	mov	r1, r5
 8008056:	4620      	mov	r0, r4
 8008058:	f001 fea0 	bl	8009d9c <_Bfree>
 800805c:	e5dc      	b.n	8007c18 <_strtod_l+0x88>
 800805e:	4b36      	ldr	r3, [pc, #216]	; (8008138 <_strtod_l+0x5a8>)
 8008060:	9304      	str	r3, [sp, #16]
 8008062:	2300      	movs	r3, #0
 8008064:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008068:	4650      	mov	r0, sl
 800806a:	4659      	mov	r1, fp
 800806c:	4699      	mov	r9, r3
 800806e:	f1b8 0f01 	cmp.w	r8, #1
 8008072:	dc21      	bgt.n	80080b8 <_strtod_l+0x528>
 8008074:	b10b      	cbz	r3, 800807a <_strtod_l+0x4ea>
 8008076:	4682      	mov	sl, r0
 8008078:	468b      	mov	fp, r1
 800807a:	4b2f      	ldr	r3, [pc, #188]	; (8008138 <_strtod_l+0x5a8>)
 800807c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008080:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008084:	4652      	mov	r2, sl
 8008086:	465b      	mov	r3, fp
 8008088:	e9d9 0100 	ldrd	r0, r1, [r9]
 800808c:	f7f8 fab4 	bl	80005f8 <__aeabi_dmul>
 8008090:	4b2a      	ldr	r3, [pc, #168]	; (800813c <_strtod_l+0x5ac>)
 8008092:	460a      	mov	r2, r1
 8008094:	400b      	ands	r3, r1
 8008096:	492a      	ldr	r1, [pc, #168]	; (8008140 <_strtod_l+0x5b0>)
 8008098:	428b      	cmp	r3, r1
 800809a:	4682      	mov	sl, r0
 800809c:	d8bc      	bhi.n	8008018 <_strtod_l+0x488>
 800809e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80080a2:	428b      	cmp	r3, r1
 80080a4:	bf86      	itte	hi
 80080a6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008144 <_strtod_l+0x5b4>
 80080aa:	f04f 3aff 	movhi.w	sl, #4294967295
 80080ae:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80080b2:	2300      	movs	r3, #0
 80080b4:	9304      	str	r3, [sp, #16]
 80080b6:	e084      	b.n	80081c2 <_strtod_l+0x632>
 80080b8:	f018 0f01 	tst.w	r8, #1
 80080bc:	d005      	beq.n	80080ca <_strtod_l+0x53a>
 80080be:	9b04      	ldr	r3, [sp, #16]
 80080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c4:	f7f8 fa98 	bl	80005f8 <__aeabi_dmul>
 80080c8:	2301      	movs	r3, #1
 80080ca:	9a04      	ldr	r2, [sp, #16]
 80080cc:	3208      	adds	r2, #8
 80080ce:	f109 0901 	add.w	r9, r9, #1
 80080d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80080d6:	9204      	str	r2, [sp, #16]
 80080d8:	e7c9      	b.n	800806e <_strtod_l+0x4de>
 80080da:	d0ea      	beq.n	80080b2 <_strtod_l+0x522>
 80080dc:	f1c8 0800 	rsb	r8, r8, #0
 80080e0:	f018 020f 	ands.w	r2, r8, #15
 80080e4:	d00a      	beq.n	80080fc <_strtod_l+0x56c>
 80080e6:	4b13      	ldr	r3, [pc, #76]	; (8008134 <_strtod_l+0x5a4>)
 80080e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080ec:	4650      	mov	r0, sl
 80080ee:	4659      	mov	r1, fp
 80080f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f4:	f7f8 fbaa 	bl	800084c <__aeabi_ddiv>
 80080f8:	4682      	mov	sl, r0
 80080fa:	468b      	mov	fp, r1
 80080fc:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008100:	d0d7      	beq.n	80080b2 <_strtod_l+0x522>
 8008102:	f1b8 0f1f 	cmp.w	r8, #31
 8008106:	dd1f      	ble.n	8008148 <_strtod_l+0x5b8>
 8008108:	2500      	movs	r5, #0
 800810a:	462e      	mov	r6, r5
 800810c:	9507      	str	r5, [sp, #28]
 800810e:	9505      	str	r5, [sp, #20]
 8008110:	2322      	movs	r3, #34	; 0x22
 8008112:	f04f 0a00 	mov.w	sl, #0
 8008116:	f04f 0b00 	mov.w	fp, #0
 800811a:	6023      	str	r3, [r4, #0]
 800811c:	e786      	b.n	800802c <_strtod_l+0x49c>
 800811e:	bf00      	nop
 8008120:	0800b7e1 	.word	0x0800b7e1
 8008124:	0800b824 	.word	0x0800b824
 8008128:	0800b7d9 	.word	0x0800b7d9
 800812c:	0800b964 	.word	0x0800b964
 8008130:	0800bc10 	.word	0x0800bc10
 8008134:	0800baf0 	.word	0x0800baf0
 8008138:	0800bac8 	.word	0x0800bac8
 800813c:	7ff00000 	.word	0x7ff00000
 8008140:	7ca00000 	.word	0x7ca00000
 8008144:	7fefffff 	.word	0x7fefffff
 8008148:	f018 0310 	ands.w	r3, r8, #16
 800814c:	bf18      	it	ne
 800814e:	236a      	movne	r3, #106	; 0x6a
 8008150:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008500 <_strtod_l+0x970>
 8008154:	9304      	str	r3, [sp, #16]
 8008156:	4650      	mov	r0, sl
 8008158:	4659      	mov	r1, fp
 800815a:	2300      	movs	r3, #0
 800815c:	f018 0f01 	tst.w	r8, #1
 8008160:	d004      	beq.n	800816c <_strtod_l+0x5dc>
 8008162:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008166:	f7f8 fa47 	bl	80005f8 <__aeabi_dmul>
 800816a:	2301      	movs	r3, #1
 800816c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008170:	f109 0908 	add.w	r9, r9, #8
 8008174:	d1f2      	bne.n	800815c <_strtod_l+0x5cc>
 8008176:	b10b      	cbz	r3, 800817c <_strtod_l+0x5ec>
 8008178:	4682      	mov	sl, r0
 800817a:	468b      	mov	fp, r1
 800817c:	9b04      	ldr	r3, [sp, #16]
 800817e:	b1c3      	cbz	r3, 80081b2 <_strtod_l+0x622>
 8008180:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008184:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008188:	2b00      	cmp	r3, #0
 800818a:	4659      	mov	r1, fp
 800818c:	dd11      	ble.n	80081b2 <_strtod_l+0x622>
 800818e:	2b1f      	cmp	r3, #31
 8008190:	f340 8124 	ble.w	80083dc <_strtod_l+0x84c>
 8008194:	2b34      	cmp	r3, #52	; 0x34
 8008196:	bfde      	ittt	le
 8008198:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800819c:	f04f 33ff 	movle.w	r3, #4294967295
 80081a0:	fa03 f202 	lslle.w	r2, r3, r2
 80081a4:	f04f 0a00 	mov.w	sl, #0
 80081a8:	bfcc      	ite	gt
 80081aa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80081ae:	ea02 0b01 	andle.w	fp, r2, r1
 80081b2:	2200      	movs	r2, #0
 80081b4:	2300      	movs	r3, #0
 80081b6:	4650      	mov	r0, sl
 80081b8:	4659      	mov	r1, fp
 80081ba:	f7f8 fc85 	bl	8000ac8 <__aeabi_dcmpeq>
 80081be:	2800      	cmp	r0, #0
 80081c0:	d1a2      	bne.n	8008108 <_strtod_l+0x578>
 80081c2:	9b07      	ldr	r3, [sp, #28]
 80081c4:	9300      	str	r3, [sp, #0]
 80081c6:	9908      	ldr	r1, [sp, #32]
 80081c8:	462b      	mov	r3, r5
 80081ca:	463a      	mov	r2, r7
 80081cc:	4620      	mov	r0, r4
 80081ce:	f001 fe4d 	bl	8009e6c <__s2b>
 80081d2:	9007      	str	r0, [sp, #28]
 80081d4:	2800      	cmp	r0, #0
 80081d6:	f43f af1f 	beq.w	8008018 <_strtod_l+0x488>
 80081da:	9b05      	ldr	r3, [sp, #20]
 80081dc:	1b9e      	subs	r6, r3, r6
 80081de:	9b06      	ldr	r3, [sp, #24]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	bfb4      	ite	lt
 80081e4:	4633      	movlt	r3, r6
 80081e6:	2300      	movge	r3, #0
 80081e8:	930c      	str	r3, [sp, #48]	; 0x30
 80081ea:	9b06      	ldr	r3, [sp, #24]
 80081ec:	2500      	movs	r5, #0
 80081ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80081f2:	9312      	str	r3, [sp, #72]	; 0x48
 80081f4:	462e      	mov	r6, r5
 80081f6:	9b07      	ldr	r3, [sp, #28]
 80081f8:	4620      	mov	r0, r4
 80081fa:	6859      	ldr	r1, [r3, #4]
 80081fc:	f001 fd8e 	bl	8009d1c <_Balloc>
 8008200:	9005      	str	r0, [sp, #20]
 8008202:	2800      	cmp	r0, #0
 8008204:	f43f af0c 	beq.w	8008020 <_strtod_l+0x490>
 8008208:	9b07      	ldr	r3, [sp, #28]
 800820a:	691a      	ldr	r2, [r3, #16]
 800820c:	3202      	adds	r2, #2
 800820e:	f103 010c 	add.w	r1, r3, #12
 8008212:	0092      	lsls	r2, r2, #2
 8008214:	300c      	adds	r0, #12
 8008216:	f001 fd73 	bl	8009d00 <memcpy>
 800821a:	ec4b ab10 	vmov	d0, sl, fp
 800821e:	aa1a      	add	r2, sp, #104	; 0x68
 8008220:	a919      	add	r1, sp, #100	; 0x64
 8008222:	4620      	mov	r0, r4
 8008224:	f002 f968 	bl	800a4f8 <__d2b>
 8008228:	ec4b ab18 	vmov	d8, sl, fp
 800822c:	9018      	str	r0, [sp, #96]	; 0x60
 800822e:	2800      	cmp	r0, #0
 8008230:	f43f aef6 	beq.w	8008020 <_strtod_l+0x490>
 8008234:	2101      	movs	r1, #1
 8008236:	4620      	mov	r0, r4
 8008238:	f001 feb2 	bl	8009fa0 <__i2b>
 800823c:	4606      	mov	r6, r0
 800823e:	2800      	cmp	r0, #0
 8008240:	f43f aeee 	beq.w	8008020 <_strtod_l+0x490>
 8008244:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008246:	9904      	ldr	r1, [sp, #16]
 8008248:	2b00      	cmp	r3, #0
 800824a:	bfab      	itete	ge
 800824c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800824e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008250:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008252:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008256:	bfac      	ite	ge
 8008258:	eb03 0902 	addge.w	r9, r3, r2
 800825c:	1ad7      	sublt	r7, r2, r3
 800825e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008260:	eba3 0801 	sub.w	r8, r3, r1
 8008264:	4490      	add	r8, r2
 8008266:	4ba1      	ldr	r3, [pc, #644]	; (80084ec <_strtod_l+0x95c>)
 8008268:	f108 38ff 	add.w	r8, r8, #4294967295
 800826c:	4598      	cmp	r8, r3
 800826e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008272:	f280 80c7 	bge.w	8008404 <_strtod_l+0x874>
 8008276:	eba3 0308 	sub.w	r3, r3, r8
 800827a:	2b1f      	cmp	r3, #31
 800827c:	eba2 0203 	sub.w	r2, r2, r3
 8008280:	f04f 0101 	mov.w	r1, #1
 8008284:	f300 80b1 	bgt.w	80083ea <_strtod_l+0x85a>
 8008288:	fa01 f303 	lsl.w	r3, r1, r3
 800828c:	930d      	str	r3, [sp, #52]	; 0x34
 800828e:	2300      	movs	r3, #0
 8008290:	9308      	str	r3, [sp, #32]
 8008292:	eb09 0802 	add.w	r8, r9, r2
 8008296:	9b04      	ldr	r3, [sp, #16]
 8008298:	45c1      	cmp	r9, r8
 800829a:	4417      	add	r7, r2
 800829c:	441f      	add	r7, r3
 800829e:	464b      	mov	r3, r9
 80082a0:	bfa8      	it	ge
 80082a2:	4643      	movge	r3, r8
 80082a4:	42bb      	cmp	r3, r7
 80082a6:	bfa8      	it	ge
 80082a8:	463b      	movge	r3, r7
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	bfc2      	ittt	gt
 80082ae:	eba8 0803 	subgt.w	r8, r8, r3
 80082b2:	1aff      	subgt	r7, r7, r3
 80082b4:	eba9 0903 	subgt.w	r9, r9, r3
 80082b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	dd17      	ble.n	80082ee <_strtod_l+0x75e>
 80082be:	4631      	mov	r1, r6
 80082c0:	461a      	mov	r2, r3
 80082c2:	4620      	mov	r0, r4
 80082c4:	f001 ff2c 	bl	800a120 <__pow5mult>
 80082c8:	4606      	mov	r6, r0
 80082ca:	2800      	cmp	r0, #0
 80082cc:	f43f aea8 	beq.w	8008020 <_strtod_l+0x490>
 80082d0:	4601      	mov	r1, r0
 80082d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80082d4:	4620      	mov	r0, r4
 80082d6:	f001 fe79 	bl	8009fcc <__multiply>
 80082da:	900b      	str	r0, [sp, #44]	; 0x2c
 80082dc:	2800      	cmp	r0, #0
 80082de:	f43f ae9f 	beq.w	8008020 <_strtod_l+0x490>
 80082e2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80082e4:	4620      	mov	r0, r4
 80082e6:	f001 fd59 	bl	8009d9c <_Bfree>
 80082ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082ec:	9318      	str	r3, [sp, #96]	; 0x60
 80082ee:	f1b8 0f00 	cmp.w	r8, #0
 80082f2:	f300 808c 	bgt.w	800840e <_strtod_l+0x87e>
 80082f6:	9b06      	ldr	r3, [sp, #24]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	dd08      	ble.n	800830e <_strtod_l+0x77e>
 80082fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80082fe:	9905      	ldr	r1, [sp, #20]
 8008300:	4620      	mov	r0, r4
 8008302:	f001 ff0d 	bl	800a120 <__pow5mult>
 8008306:	9005      	str	r0, [sp, #20]
 8008308:	2800      	cmp	r0, #0
 800830a:	f43f ae89 	beq.w	8008020 <_strtod_l+0x490>
 800830e:	2f00      	cmp	r7, #0
 8008310:	dd08      	ble.n	8008324 <_strtod_l+0x794>
 8008312:	9905      	ldr	r1, [sp, #20]
 8008314:	463a      	mov	r2, r7
 8008316:	4620      	mov	r0, r4
 8008318:	f001 ff5c 	bl	800a1d4 <__lshift>
 800831c:	9005      	str	r0, [sp, #20]
 800831e:	2800      	cmp	r0, #0
 8008320:	f43f ae7e 	beq.w	8008020 <_strtod_l+0x490>
 8008324:	f1b9 0f00 	cmp.w	r9, #0
 8008328:	dd08      	ble.n	800833c <_strtod_l+0x7ac>
 800832a:	4631      	mov	r1, r6
 800832c:	464a      	mov	r2, r9
 800832e:	4620      	mov	r0, r4
 8008330:	f001 ff50 	bl	800a1d4 <__lshift>
 8008334:	4606      	mov	r6, r0
 8008336:	2800      	cmp	r0, #0
 8008338:	f43f ae72 	beq.w	8008020 <_strtod_l+0x490>
 800833c:	9a05      	ldr	r2, [sp, #20]
 800833e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008340:	4620      	mov	r0, r4
 8008342:	f001 ffd3 	bl	800a2ec <__mdiff>
 8008346:	4605      	mov	r5, r0
 8008348:	2800      	cmp	r0, #0
 800834a:	f43f ae69 	beq.w	8008020 <_strtod_l+0x490>
 800834e:	68c3      	ldr	r3, [r0, #12]
 8008350:	930b      	str	r3, [sp, #44]	; 0x2c
 8008352:	2300      	movs	r3, #0
 8008354:	60c3      	str	r3, [r0, #12]
 8008356:	4631      	mov	r1, r6
 8008358:	f001 ffac 	bl	800a2b4 <__mcmp>
 800835c:	2800      	cmp	r0, #0
 800835e:	da60      	bge.n	8008422 <_strtod_l+0x892>
 8008360:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008362:	ea53 030a 	orrs.w	r3, r3, sl
 8008366:	f040 8082 	bne.w	800846e <_strtod_l+0x8de>
 800836a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800836e:	2b00      	cmp	r3, #0
 8008370:	d17d      	bne.n	800846e <_strtod_l+0x8de>
 8008372:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008376:	0d1b      	lsrs	r3, r3, #20
 8008378:	051b      	lsls	r3, r3, #20
 800837a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800837e:	d976      	bls.n	800846e <_strtod_l+0x8de>
 8008380:	696b      	ldr	r3, [r5, #20]
 8008382:	b913      	cbnz	r3, 800838a <_strtod_l+0x7fa>
 8008384:	692b      	ldr	r3, [r5, #16]
 8008386:	2b01      	cmp	r3, #1
 8008388:	dd71      	ble.n	800846e <_strtod_l+0x8de>
 800838a:	4629      	mov	r1, r5
 800838c:	2201      	movs	r2, #1
 800838e:	4620      	mov	r0, r4
 8008390:	f001 ff20 	bl	800a1d4 <__lshift>
 8008394:	4631      	mov	r1, r6
 8008396:	4605      	mov	r5, r0
 8008398:	f001 ff8c 	bl	800a2b4 <__mcmp>
 800839c:	2800      	cmp	r0, #0
 800839e:	dd66      	ble.n	800846e <_strtod_l+0x8de>
 80083a0:	9904      	ldr	r1, [sp, #16]
 80083a2:	4a53      	ldr	r2, [pc, #332]	; (80084f0 <_strtod_l+0x960>)
 80083a4:	465b      	mov	r3, fp
 80083a6:	2900      	cmp	r1, #0
 80083a8:	f000 8081 	beq.w	80084ae <_strtod_l+0x91e>
 80083ac:	ea02 010b 	and.w	r1, r2, fp
 80083b0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80083b4:	dc7b      	bgt.n	80084ae <_strtod_l+0x91e>
 80083b6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80083ba:	f77f aea9 	ble.w	8008110 <_strtod_l+0x580>
 80083be:	4b4d      	ldr	r3, [pc, #308]	; (80084f4 <_strtod_l+0x964>)
 80083c0:	4650      	mov	r0, sl
 80083c2:	4659      	mov	r1, fp
 80083c4:	2200      	movs	r2, #0
 80083c6:	f7f8 f917 	bl	80005f8 <__aeabi_dmul>
 80083ca:	460b      	mov	r3, r1
 80083cc:	4303      	orrs	r3, r0
 80083ce:	bf08      	it	eq
 80083d0:	2322      	moveq	r3, #34	; 0x22
 80083d2:	4682      	mov	sl, r0
 80083d4:	468b      	mov	fp, r1
 80083d6:	bf08      	it	eq
 80083d8:	6023      	streq	r3, [r4, #0]
 80083da:	e62b      	b.n	8008034 <_strtod_l+0x4a4>
 80083dc:	f04f 32ff 	mov.w	r2, #4294967295
 80083e0:	fa02 f303 	lsl.w	r3, r2, r3
 80083e4:	ea03 0a0a 	and.w	sl, r3, sl
 80083e8:	e6e3      	b.n	80081b2 <_strtod_l+0x622>
 80083ea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80083ee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80083f2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80083f6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80083fa:	fa01 f308 	lsl.w	r3, r1, r8
 80083fe:	9308      	str	r3, [sp, #32]
 8008400:	910d      	str	r1, [sp, #52]	; 0x34
 8008402:	e746      	b.n	8008292 <_strtod_l+0x702>
 8008404:	2300      	movs	r3, #0
 8008406:	9308      	str	r3, [sp, #32]
 8008408:	2301      	movs	r3, #1
 800840a:	930d      	str	r3, [sp, #52]	; 0x34
 800840c:	e741      	b.n	8008292 <_strtod_l+0x702>
 800840e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008410:	4642      	mov	r2, r8
 8008412:	4620      	mov	r0, r4
 8008414:	f001 fede 	bl	800a1d4 <__lshift>
 8008418:	9018      	str	r0, [sp, #96]	; 0x60
 800841a:	2800      	cmp	r0, #0
 800841c:	f47f af6b 	bne.w	80082f6 <_strtod_l+0x766>
 8008420:	e5fe      	b.n	8008020 <_strtod_l+0x490>
 8008422:	465f      	mov	r7, fp
 8008424:	d16e      	bne.n	8008504 <_strtod_l+0x974>
 8008426:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008428:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800842c:	b342      	cbz	r2, 8008480 <_strtod_l+0x8f0>
 800842e:	4a32      	ldr	r2, [pc, #200]	; (80084f8 <_strtod_l+0x968>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d128      	bne.n	8008486 <_strtod_l+0x8f6>
 8008434:	9b04      	ldr	r3, [sp, #16]
 8008436:	4651      	mov	r1, sl
 8008438:	b1eb      	cbz	r3, 8008476 <_strtod_l+0x8e6>
 800843a:	4b2d      	ldr	r3, [pc, #180]	; (80084f0 <_strtod_l+0x960>)
 800843c:	403b      	ands	r3, r7
 800843e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008442:	f04f 32ff 	mov.w	r2, #4294967295
 8008446:	d819      	bhi.n	800847c <_strtod_l+0x8ec>
 8008448:	0d1b      	lsrs	r3, r3, #20
 800844a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800844e:	fa02 f303 	lsl.w	r3, r2, r3
 8008452:	4299      	cmp	r1, r3
 8008454:	d117      	bne.n	8008486 <_strtod_l+0x8f6>
 8008456:	4b29      	ldr	r3, [pc, #164]	; (80084fc <_strtod_l+0x96c>)
 8008458:	429f      	cmp	r7, r3
 800845a:	d102      	bne.n	8008462 <_strtod_l+0x8d2>
 800845c:	3101      	adds	r1, #1
 800845e:	f43f addf 	beq.w	8008020 <_strtod_l+0x490>
 8008462:	4b23      	ldr	r3, [pc, #140]	; (80084f0 <_strtod_l+0x960>)
 8008464:	403b      	ands	r3, r7
 8008466:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800846a:	f04f 0a00 	mov.w	sl, #0
 800846e:	9b04      	ldr	r3, [sp, #16]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d1a4      	bne.n	80083be <_strtod_l+0x82e>
 8008474:	e5de      	b.n	8008034 <_strtod_l+0x4a4>
 8008476:	f04f 33ff 	mov.w	r3, #4294967295
 800847a:	e7ea      	b.n	8008452 <_strtod_l+0x8c2>
 800847c:	4613      	mov	r3, r2
 800847e:	e7e8      	b.n	8008452 <_strtod_l+0x8c2>
 8008480:	ea53 030a 	orrs.w	r3, r3, sl
 8008484:	d08c      	beq.n	80083a0 <_strtod_l+0x810>
 8008486:	9b08      	ldr	r3, [sp, #32]
 8008488:	b1db      	cbz	r3, 80084c2 <_strtod_l+0x932>
 800848a:	423b      	tst	r3, r7
 800848c:	d0ef      	beq.n	800846e <_strtod_l+0x8de>
 800848e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008490:	9a04      	ldr	r2, [sp, #16]
 8008492:	4650      	mov	r0, sl
 8008494:	4659      	mov	r1, fp
 8008496:	b1c3      	cbz	r3, 80084ca <_strtod_l+0x93a>
 8008498:	f7ff fb5c 	bl	8007b54 <sulp>
 800849c:	4602      	mov	r2, r0
 800849e:	460b      	mov	r3, r1
 80084a0:	ec51 0b18 	vmov	r0, r1, d8
 80084a4:	f7f7 fef2 	bl	800028c <__adddf3>
 80084a8:	4682      	mov	sl, r0
 80084aa:	468b      	mov	fp, r1
 80084ac:	e7df      	b.n	800846e <_strtod_l+0x8de>
 80084ae:	4013      	ands	r3, r2
 80084b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80084b4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80084b8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80084bc:	f04f 3aff 	mov.w	sl, #4294967295
 80084c0:	e7d5      	b.n	800846e <_strtod_l+0x8de>
 80084c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084c4:	ea13 0f0a 	tst.w	r3, sl
 80084c8:	e7e0      	b.n	800848c <_strtod_l+0x8fc>
 80084ca:	f7ff fb43 	bl	8007b54 <sulp>
 80084ce:	4602      	mov	r2, r0
 80084d0:	460b      	mov	r3, r1
 80084d2:	ec51 0b18 	vmov	r0, r1, d8
 80084d6:	f7f7 fed7 	bl	8000288 <__aeabi_dsub>
 80084da:	2200      	movs	r2, #0
 80084dc:	2300      	movs	r3, #0
 80084de:	4682      	mov	sl, r0
 80084e0:	468b      	mov	fp, r1
 80084e2:	f7f8 faf1 	bl	8000ac8 <__aeabi_dcmpeq>
 80084e6:	2800      	cmp	r0, #0
 80084e8:	d0c1      	beq.n	800846e <_strtod_l+0x8de>
 80084ea:	e611      	b.n	8008110 <_strtod_l+0x580>
 80084ec:	fffffc02 	.word	0xfffffc02
 80084f0:	7ff00000 	.word	0x7ff00000
 80084f4:	39500000 	.word	0x39500000
 80084f8:	000fffff 	.word	0x000fffff
 80084fc:	7fefffff 	.word	0x7fefffff
 8008500:	0800b838 	.word	0x0800b838
 8008504:	4631      	mov	r1, r6
 8008506:	4628      	mov	r0, r5
 8008508:	f002 f852 	bl	800a5b0 <__ratio>
 800850c:	ec59 8b10 	vmov	r8, r9, d0
 8008510:	ee10 0a10 	vmov	r0, s0
 8008514:	2200      	movs	r2, #0
 8008516:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800851a:	4649      	mov	r1, r9
 800851c:	f7f8 fae8 	bl	8000af0 <__aeabi_dcmple>
 8008520:	2800      	cmp	r0, #0
 8008522:	d07a      	beq.n	800861a <_strtod_l+0xa8a>
 8008524:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008526:	2b00      	cmp	r3, #0
 8008528:	d04a      	beq.n	80085c0 <_strtod_l+0xa30>
 800852a:	4b95      	ldr	r3, [pc, #596]	; (8008780 <_strtod_l+0xbf0>)
 800852c:	2200      	movs	r2, #0
 800852e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008532:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008780 <_strtod_l+0xbf0>
 8008536:	f04f 0800 	mov.w	r8, #0
 800853a:	4b92      	ldr	r3, [pc, #584]	; (8008784 <_strtod_l+0xbf4>)
 800853c:	403b      	ands	r3, r7
 800853e:	930d      	str	r3, [sp, #52]	; 0x34
 8008540:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008542:	4b91      	ldr	r3, [pc, #580]	; (8008788 <_strtod_l+0xbf8>)
 8008544:	429a      	cmp	r2, r3
 8008546:	f040 80b0 	bne.w	80086aa <_strtod_l+0xb1a>
 800854a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800854e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008552:	ec4b ab10 	vmov	d0, sl, fp
 8008556:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800855a:	f001 ff51 	bl	800a400 <__ulp>
 800855e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008562:	ec53 2b10 	vmov	r2, r3, d0
 8008566:	f7f8 f847 	bl	80005f8 <__aeabi_dmul>
 800856a:	4652      	mov	r2, sl
 800856c:	465b      	mov	r3, fp
 800856e:	f7f7 fe8d 	bl	800028c <__adddf3>
 8008572:	460b      	mov	r3, r1
 8008574:	4983      	ldr	r1, [pc, #524]	; (8008784 <_strtod_l+0xbf4>)
 8008576:	4a85      	ldr	r2, [pc, #532]	; (800878c <_strtod_l+0xbfc>)
 8008578:	4019      	ands	r1, r3
 800857a:	4291      	cmp	r1, r2
 800857c:	4682      	mov	sl, r0
 800857e:	d960      	bls.n	8008642 <_strtod_l+0xab2>
 8008580:	ee18 3a90 	vmov	r3, s17
 8008584:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008588:	4293      	cmp	r3, r2
 800858a:	d104      	bne.n	8008596 <_strtod_l+0xa06>
 800858c:	ee18 3a10 	vmov	r3, s16
 8008590:	3301      	adds	r3, #1
 8008592:	f43f ad45 	beq.w	8008020 <_strtod_l+0x490>
 8008596:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008798 <_strtod_l+0xc08>
 800859a:	f04f 3aff 	mov.w	sl, #4294967295
 800859e:	9918      	ldr	r1, [sp, #96]	; 0x60
 80085a0:	4620      	mov	r0, r4
 80085a2:	f001 fbfb 	bl	8009d9c <_Bfree>
 80085a6:	9905      	ldr	r1, [sp, #20]
 80085a8:	4620      	mov	r0, r4
 80085aa:	f001 fbf7 	bl	8009d9c <_Bfree>
 80085ae:	4631      	mov	r1, r6
 80085b0:	4620      	mov	r0, r4
 80085b2:	f001 fbf3 	bl	8009d9c <_Bfree>
 80085b6:	4629      	mov	r1, r5
 80085b8:	4620      	mov	r0, r4
 80085ba:	f001 fbef 	bl	8009d9c <_Bfree>
 80085be:	e61a      	b.n	80081f6 <_strtod_l+0x666>
 80085c0:	f1ba 0f00 	cmp.w	sl, #0
 80085c4:	d11b      	bne.n	80085fe <_strtod_l+0xa6e>
 80085c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085ca:	b9f3      	cbnz	r3, 800860a <_strtod_l+0xa7a>
 80085cc:	4b6c      	ldr	r3, [pc, #432]	; (8008780 <_strtod_l+0xbf0>)
 80085ce:	2200      	movs	r2, #0
 80085d0:	4640      	mov	r0, r8
 80085d2:	4649      	mov	r1, r9
 80085d4:	f7f8 fa82 	bl	8000adc <__aeabi_dcmplt>
 80085d8:	b9d0      	cbnz	r0, 8008610 <_strtod_l+0xa80>
 80085da:	4640      	mov	r0, r8
 80085dc:	4649      	mov	r1, r9
 80085de:	4b6c      	ldr	r3, [pc, #432]	; (8008790 <_strtod_l+0xc00>)
 80085e0:	2200      	movs	r2, #0
 80085e2:	f7f8 f809 	bl	80005f8 <__aeabi_dmul>
 80085e6:	4680      	mov	r8, r0
 80085e8:	4689      	mov	r9, r1
 80085ea:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80085ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80085f2:	9315      	str	r3, [sp, #84]	; 0x54
 80085f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80085f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80085fc:	e79d      	b.n	800853a <_strtod_l+0x9aa>
 80085fe:	f1ba 0f01 	cmp.w	sl, #1
 8008602:	d102      	bne.n	800860a <_strtod_l+0xa7a>
 8008604:	2f00      	cmp	r7, #0
 8008606:	f43f ad83 	beq.w	8008110 <_strtod_l+0x580>
 800860a:	4b62      	ldr	r3, [pc, #392]	; (8008794 <_strtod_l+0xc04>)
 800860c:	2200      	movs	r2, #0
 800860e:	e78e      	b.n	800852e <_strtod_l+0x99e>
 8008610:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008790 <_strtod_l+0xc00>
 8008614:	f04f 0800 	mov.w	r8, #0
 8008618:	e7e7      	b.n	80085ea <_strtod_l+0xa5a>
 800861a:	4b5d      	ldr	r3, [pc, #372]	; (8008790 <_strtod_l+0xc00>)
 800861c:	4640      	mov	r0, r8
 800861e:	4649      	mov	r1, r9
 8008620:	2200      	movs	r2, #0
 8008622:	f7f7 ffe9 	bl	80005f8 <__aeabi_dmul>
 8008626:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008628:	4680      	mov	r8, r0
 800862a:	4689      	mov	r9, r1
 800862c:	b933      	cbnz	r3, 800863c <_strtod_l+0xaac>
 800862e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008632:	900e      	str	r0, [sp, #56]	; 0x38
 8008634:	930f      	str	r3, [sp, #60]	; 0x3c
 8008636:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800863a:	e7dd      	b.n	80085f8 <_strtod_l+0xa68>
 800863c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008640:	e7f9      	b.n	8008636 <_strtod_l+0xaa6>
 8008642:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008646:	9b04      	ldr	r3, [sp, #16]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1a8      	bne.n	800859e <_strtod_l+0xa0e>
 800864c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008650:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008652:	0d1b      	lsrs	r3, r3, #20
 8008654:	051b      	lsls	r3, r3, #20
 8008656:	429a      	cmp	r2, r3
 8008658:	d1a1      	bne.n	800859e <_strtod_l+0xa0e>
 800865a:	4640      	mov	r0, r8
 800865c:	4649      	mov	r1, r9
 800865e:	f7f8 fb2b 	bl	8000cb8 <__aeabi_d2lz>
 8008662:	f7f7 ff9b 	bl	800059c <__aeabi_l2d>
 8008666:	4602      	mov	r2, r0
 8008668:	460b      	mov	r3, r1
 800866a:	4640      	mov	r0, r8
 800866c:	4649      	mov	r1, r9
 800866e:	f7f7 fe0b 	bl	8000288 <__aeabi_dsub>
 8008672:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008674:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008678:	ea43 030a 	orr.w	r3, r3, sl
 800867c:	4313      	orrs	r3, r2
 800867e:	4680      	mov	r8, r0
 8008680:	4689      	mov	r9, r1
 8008682:	d055      	beq.n	8008730 <_strtod_l+0xba0>
 8008684:	a336      	add	r3, pc, #216	; (adr r3, 8008760 <_strtod_l+0xbd0>)
 8008686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868a:	f7f8 fa27 	bl	8000adc <__aeabi_dcmplt>
 800868e:	2800      	cmp	r0, #0
 8008690:	f47f acd0 	bne.w	8008034 <_strtod_l+0x4a4>
 8008694:	a334      	add	r3, pc, #208	; (adr r3, 8008768 <_strtod_l+0xbd8>)
 8008696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869a:	4640      	mov	r0, r8
 800869c:	4649      	mov	r1, r9
 800869e:	f7f8 fa3b 	bl	8000b18 <__aeabi_dcmpgt>
 80086a2:	2800      	cmp	r0, #0
 80086a4:	f43f af7b 	beq.w	800859e <_strtod_l+0xa0e>
 80086a8:	e4c4      	b.n	8008034 <_strtod_l+0x4a4>
 80086aa:	9b04      	ldr	r3, [sp, #16]
 80086ac:	b333      	cbz	r3, 80086fc <_strtod_l+0xb6c>
 80086ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086b0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80086b4:	d822      	bhi.n	80086fc <_strtod_l+0xb6c>
 80086b6:	a32e      	add	r3, pc, #184	; (adr r3, 8008770 <_strtod_l+0xbe0>)
 80086b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086bc:	4640      	mov	r0, r8
 80086be:	4649      	mov	r1, r9
 80086c0:	f7f8 fa16 	bl	8000af0 <__aeabi_dcmple>
 80086c4:	b1a0      	cbz	r0, 80086f0 <_strtod_l+0xb60>
 80086c6:	4649      	mov	r1, r9
 80086c8:	4640      	mov	r0, r8
 80086ca:	f7f8 fa6d 	bl	8000ba8 <__aeabi_d2uiz>
 80086ce:	2801      	cmp	r0, #1
 80086d0:	bf38      	it	cc
 80086d2:	2001      	movcc	r0, #1
 80086d4:	f7f7 ff16 	bl	8000504 <__aeabi_ui2d>
 80086d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086da:	4680      	mov	r8, r0
 80086dc:	4689      	mov	r9, r1
 80086de:	bb23      	cbnz	r3, 800872a <_strtod_l+0xb9a>
 80086e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80086e4:	9010      	str	r0, [sp, #64]	; 0x40
 80086e6:	9311      	str	r3, [sp, #68]	; 0x44
 80086e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80086ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80086f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086f4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80086f8:	1a9b      	subs	r3, r3, r2
 80086fa:	9309      	str	r3, [sp, #36]	; 0x24
 80086fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008700:	eeb0 0a48 	vmov.f32	s0, s16
 8008704:	eef0 0a68 	vmov.f32	s1, s17
 8008708:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800870c:	f001 fe78 	bl	800a400 <__ulp>
 8008710:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008714:	ec53 2b10 	vmov	r2, r3, d0
 8008718:	f7f7 ff6e 	bl	80005f8 <__aeabi_dmul>
 800871c:	ec53 2b18 	vmov	r2, r3, d8
 8008720:	f7f7 fdb4 	bl	800028c <__adddf3>
 8008724:	4682      	mov	sl, r0
 8008726:	468b      	mov	fp, r1
 8008728:	e78d      	b.n	8008646 <_strtod_l+0xab6>
 800872a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800872e:	e7db      	b.n	80086e8 <_strtod_l+0xb58>
 8008730:	a311      	add	r3, pc, #68	; (adr r3, 8008778 <_strtod_l+0xbe8>)
 8008732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008736:	f7f8 f9d1 	bl	8000adc <__aeabi_dcmplt>
 800873a:	e7b2      	b.n	80086a2 <_strtod_l+0xb12>
 800873c:	2300      	movs	r3, #0
 800873e:	930a      	str	r3, [sp, #40]	; 0x28
 8008740:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008742:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008744:	6013      	str	r3, [r2, #0]
 8008746:	f7ff ba6b 	b.w	8007c20 <_strtod_l+0x90>
 800874a:	2a65      	cmp	r2, #101	; 0x65
 800874c:	f43f ab5f 	beq.w	8007e0e <_strtod_l+0x27e>
 8008750:	2a45      	cmp	r2, #69	; 0x45
 8008752:	f43f ab5c 	beq.w	8007e0e <_strtod_l+0x27e>
 8008756:	2301      	movs	r3, #1
 8008758:	f7ff bb94 	b.w	8007e84 <_strtod_l+0x2f4>
 800875c:	f3af 8000 	nop.w
 8008760:	94a03595 	.word	0x94a03595
 8008764:	3fdfffff 	.word	0x3fdfffff
 8008768:	35afe535 	.word	0x35afe535
 800876c:	3fe00000 	.word	0x3fe00000
 8008770:	ffc00000 	.word	0xffc00000
 8008774:	41dfffff 	.word	0x41dfffff
 8008778:	94a03595 	.word	0x94a03595
 800877c:	3fcfffff 	.word	0x3fcfffff
 8008780:	3ff00000 	.word	0x3ff00000
 8008784:	7ff00000 	.word	0x7ff00000
 8008788:	7fe00000 	.word	0x7fe00000
 800878c:	7c9fffff 	.word	0x7c9fffff
 8008790:	3fe00000 	.word	0x3fe00000
 8008794:	bff00000 	.word	0xbff00000
 8008798:	7fefffff 	.word	0x7fefffff

0800879c <_strtod_r>:
 800879c:	4b01      	ldr	r3, [pc, #4]	; (80087a4 <_strtod_r+0x8>)
 800879e:	f7ff b9f7 	b.w	8007b90 <_strtod_l>
 80087a2:	bf00      	nop
 80087a4:	20000074 	.word	0x20000074

080087a8 <_strtol_l.constprop.0>:
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087ae:	d001      	beq.n	80087b4 <_strtol_l.constprop.0+0xc>
 80087b0:	2b24      	cmp	r3, #36	; 0x24
 80087b2:	d906      	bls.n	80087c2 <_strtol_l.constprop.0+0x1a>
 80087b4:	f7fe fafc 	bl	8006db0 <__errno>
 80087b8:	2316      	movs	r3, #22
 80087ba:	6003      	str	r3, [r0, #0]
 80087bc:	2000      	movs	r0, #0
 80087be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087c2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80088a8 <_strtol_l.constprop.0+0x100>
 80087c6:	460d      	mov	r5, r1
 80087c8:	462e      	mov	r6, r5
 80087ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087ce:	f814 700c 	ldrb.w	r7, [r4, ip]
 80087d2:	f017 0708 	ands.w	r7, r7, #8
 80087d6:	d1f7      	bne.n	80087c8 <_strtol_l.constprop.0+0x20>
 80087d8:	2c2d      	cmp	r4, #45	; 0x2d
 80087da:	d132      	bne.n	8008842 <_strtol_l.constprop.0+0x9a>
 80087dc:	782c      	ldrb	r4, [r5, #0]
 80087de:	2701      	movs	r7, #1
 80087e0:	1cb5      	adds	r5, r6, #2
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d05b      	beq.n	800889e <_strtol_l.constprop.0+0xf6>
 80087e6:	2b10      	cmp	r3, #16
 80087e8:	d109      	bne.n	80087fe <_strtol_l.constprop.0+0x56>
 80087ea:	2c30      	cmp	r4, #48	; 0x30
 80087ec:	d107      	bne.n	80087fe <_strtol_l.constprop.0+0x56>
 80087ee:	782c      	ldrb	r4, [r5, #0]
 80087f0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80087f4:	2c58      	cmp	r4, #88	; 0x58
 80087f6:	d14d      	bne.n	8008894 <_strtol_l.constprop.0+0xec>
 80087f8:	786c      	ldrb	r4, [r5, #1]
 80087fa:	2310      	movs	r3, #16
 80087fc:	3502      	adds	r5, #2
 80087fe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008802:	f108 38ff 	add.w	r8, r8, #4294967295
 8008806:	f04f 0c00 	mov.w	ip, #0
 800880a:	fbb8 f9f3 	udiv	r9, r8, r3
 800880e:	4666      	mov	r6, ip
 8008810:	fb03 8a19 	mls	sl, r3, r9, r8
 8008814:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008818:	f1be 0f09 	cmp.w	lr, #9
 800881c:	d816      	bhi.n	800884c <_strtol_l.constprop.0+0xa4>
 800881e:	4674      	mov	r4, lr
 8008820:	42a3      	cmp	r3, r4
 8008822:	dd24      	ble.n	800886e <_strtol_l.constprop.0+0xc6>
 8008824:	f1bc 0f00 	cmp.w	ip, #0
 8008828:	db1e      	blt.n	8008868 <_strtol_l.constprop.0+0xc0>
 800882a:	45b1      	cmp	r9, r6
 800882c:	d31c      	bcc.n	8008868 <_strtol_l.constprop.0+0xc0>
 800882e:	d101      	bne.n	8008834 <_strtol_l.constprop.0+0x8c>
 8008830:	45a2      	cmp	sl, r4
 8008832:	db19      	blt.n	8008868 <_strtol_l.constprop.0+0xc0>
 8008834:	fb06 4603 	mla	r6, r6, r3, r4
 8008838:	f04f 0c01 	mov.w	ip, #1
 800883c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008840:	e7e8      	b.n	8008814 <_strtol_l.constprop.0+0x6c>
 8008842:	2c2b      	cmp	r4, #43	; 0x2b
 8008844:	bf04      	itt	eq
 8008846:	782c      	ldrbeq	r4, [r5, #0]
 8008848:	1cb5      	addeq	r5, r6, #2
 800884a:	e7ca      	b.n	80087e2 <_strtol_l.constprop.0+0x3a>
 800884c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008850:	f1be 0f19 	cmp.w	lr, #25
 8008854:	d801      	bhi.n	800885a <_strtol_l.constprop.0+0xb2>
 8008856:	3c37      	subs	r4, #55	; 0x37
 8008858:	e7e2      	b.n	8008820 <_strtol_l.constprop.0+0x78>
 800885a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800885e:	f1be 0f19 	cmp.w	lr, #25
 8008862:	d804      	bhi.n	800886e <_strtol_l.constprop.0+0xc6>
 8008864:	3c57      	subs	r4, #87	; 0x57
 8008866:	e7db      	b.n	8008820 <_strtol_l.constprop.0+0x78>
 8008868:	f04f 3cff 	mov.w	ip, #4294967295
 800886c:	e7e6      	b.n	800883c <_strtol_l.constprop.0+0x94>
 800886e:	f1bc 0f00 	cmp.w	ip, #0
 8008872:	da05      	bge.n	8008880 <_strtol_l.constprop.0+0xd8>
 8008874:	2322      	movs	r3, #34	; 0x22
 8008876:	6003      	str	r3, [r0, #0]
 8008878:	4646      	mov	r6, r8
 800887a:	b942      	cbnz	r2, 800888e <_strtol_l.constprop.0+0xe6>
 800887c:	4630      	mov	r0, r6
 800887e:	e79e      	b.n	80087be <_strtol_l.constprop.0+0x16>
 8008880:	b107      	cbz	r7, 8008884 <_strtol_l.constprop.0+0xdc>
 8008882:	4276      	negs	r6, r6
 8008884:	2a00      	cmp	r2, #0
 8008886:	d0f9      	beq.n	800887c <_strtol_l.constprop.0+0xd4>
 8008888:	f1bc 0f00 	cmp.w	ip, #0
 800888c:	d000      	beq.n	8008890 <_strtol_l.constprop.0+0xe8>
 800888e:	1e69      	subs	r1, r5, #1
 8008890:	6011      	str	r1, [r2, #0]
 8008892:	e7f3      	b.n	800887c <_strtol_l.constprop.0+0xd4>
 8008894:	2430      	movs	r4, #48	; 0x30
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1b1      	bne.n	80087fe <_strtol_l.constprop.0+0x56>
 800889a:	2308      	movs	r3, #8
 800889c:	e7af      	b.n	80087fe <_strtol_l.constprop.0+0x56>
 800889e:	2c30      	cmp	r4, #48	; 0x30
 80088a0:	d0a5      	beq.n	80087ee <_strtol_l.constprop.0+0x46>
 80088a2:	230a      	movs	r3, #10
 80088a4:	e7ab      	b.n	80087fe <_strtol_l.constprop.0+0x56>
 80088a6:	bf00      	nop
 80088a8:	0800b861 	.word	0x0800b861

080088ac <_strtol_r>:
 80088ac:	f7ff bf7c 	b.w	80087a8 <_strtol_l.constprop.0>

080088b0 <_vsiprintf_r>:
 80088b0:	b500      	push	{lr}
 80088b2:	b09b      	sub	sp, #108	; 0x6c
 80088b4:	9100      	str	r1, [sp, #0]
 80088b6:	9104      	str	r1, [sp, #16]
 80088b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80088bc:	9105      	str	r1, [sp, #20]
 80088be:	9102      	str	r1, [sp, #8]
 80088c0:	4905      	ldr	r1, [pc, #20]	; (80088d8 <_vsiprintf_r+0x28>)
 80088c2:	9103      	str	r1, [sp, #12]
 80088c4:	4669      	mov	r1, sp
 80088c6:	f002 f83d 	bl	800a944 <_svfiprintf_r>
 80088ca:	9b00      	ldr	r3, [sp, #0]
 80088cc:	2200      	movs	r2, #0
 80088ce:	701a      	strb	r2, [r3, #0]
 80088d0:	b01b      	add	sp, #108	; 0x6c
 80088d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80088d6:	bf00      	nop
 80088d8:	ffff0208 	.word	0xffff0208

080088dc <vsiprintf>:
 80088dc:	4613      	mov	r3, r2
 80088de:	460a      	mov	r2, r1
 80088e0:	4601      	mov	r1, r0
 80088e2:	4802      	ldr	r0, [pc, #8]	; (80088ec <vsiprintf+0x10>)
 80088e4:	6800      	ldr	r0, [r0, #0]
 80088e6:	f7ff bfe3 	b.w	80088b0 <_vsiprintf_r>
 80088ea:	bf00      	nop
 80088ec:	2000000c 	.word	0x2000000c

080088f0 <quorem>:
 80088f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088f4:	6903      	ldr	r3, [r0, #16]
 80088f6:	690c      	ldr	r4, [r1, #16]
 80088f8:	42a3      	cmp	r3, r4
 80088fa:	4607      	mov	r7, r0
 80088fc:	f2c0 8081 	blt.w	8008a02 <quorem+0x112>
 8008900:	3c01      	subs	r4, #1
 8008902:	f101 0814 	add.w	r8, r1, #20
 8008906:	f100 0514 	add.w	r5, r0, #20
 800890a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800890e:	9301      	str	r3, [sp, #4]
 8008910:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008914:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008918:	3301      	adds	r3, #1
 800891a:	429a      	cmp	r2, r3
 800891c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008920:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008924:	fbb2 f6f3 	udiv	r6, r2, r3
 8008928:	d331      	bcc.n	800898e <quorem+0x9e>
 800892a:	f04f 0e00 	mov.w	lr, #0
 800892e:	4640      	mov	r0, r8
 8008930:	46ac      	mov	ip, r5
 8008932:	46f2      	mov	sl, lr
 8008934:	f850 2b04 	ldr.w	r2, [r0], #4
 8008938:	b293      	uxth	r3, r2
 800893a:	fb06 e303 	mla	r3, r6, r3, lr
 800893e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008942:	b29b      	uxth	r3, r3
 8008944:	ebaa 0303 	sub.w	r3, sl, r3
 8008948:	f8dc a000 	ldr.w	sl, [ip]
 800894c:	0c12      	lsrs	r2, r2, #16
 800894e:	fa13 f38a 	uxtah	r3, r3, sl
 8008952:	fb06 e202 	mla	r2, r6, r2, lr
 8008956:	9300      	str	r3, [sp, #0]
 8008958:	9b00      	ldr	r3, [sp, #0]
 800895a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800895e:	b292      	uxth	r2, r2
 8008960:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008964:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008968:	f8bd 3000 	ldrh.w	r3, [sp]
 800896c:	4581      	cmp	r9, r0
 800896e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008972:	f84c 3b04 	str.w	r3, [ip], #4
 8008976:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800897a:	d2db      	bcs.n	8008934 <quorem+0x44>
 800897c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008980:	b92b      	cbnz	r3, 800898e <quorem+0x9e>
 8008982:	9b01      	ldr	r3, [sp, #4]
 8008984:	3b04      	subs	r3, #4
 8008986:	429d      	cmp	r5, r3
 8008988:	461a      	mov	r2, r3
 800898a:	d32e      	bcc.n	80089ea <quorem+0xfa>
 800898c:	613c      	str	r4, [r7, #16]
 800898e:	4638      	mov	r0, r7
 8008990:	f001 fc90 	bl	800a2b4 <__mcmp>
 8008994:	2800      	cmp	r0, #0
 8008996:	db24      	blt.n	80089e2 <quorem+0xf2>
 8008998:	3601      	adds	r6, #1
 800899a:	4628      	mov	r0, r5
 800899c:	f04f 0c00 	mov.w	ip, #0
 80089a0:	f858 2b04 	ldr.w	r2, [r8], #4
 80089a4:	f8d0 e000 	ldr.w	lr, [r0]
 80089a8:	b293      	uxth	r3, r2
 80089aa:	ebac 0303 	sub.w	r3, ip, r3
 80089ae:	0c12      	lsrs	r2, r2, #16
 80089b0:	fa13 f38e 	uxtah	r3, r3, lr
 80089b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80089b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089bc:	b29b      	uxth	r3, r3
 80089be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089c2:	45c1      	cmp	r9, r8
 80089c4:	f840 3b04 	str.w	r3, [r0], #4
 80089c8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80089cc:	d2e8      	bcs.n	80089a0 <quorem+0xb0>
 80089ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089d6:	b922      	cbnz	r2, 80089e2 <quorem+0xf2>
 80089d8:	3b04      	subs	r3, #4
 80089da:	429d      	cmp	r5, r3
 80089dc:	461a      	mov	r2, r3
 80089de:	d30a      	bcc.n	80089f6 <quorem+0x106>
 80089e0:	613c      	str	r4, [r7, #16]
 80089e2:	4630      	mov	r0, r6
 80089e4:	b003      	add	sp, #12
 80089e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ea:	6812      	ldr	r2, [r2, #0]
 80089ec:	3b04      	subs	r3, #4
 80089ee:	2a00      	cmp	r2, #0
 80089f0:	d1cc      	bne.n	800898c <quorem+0x9c>
 80089f2:	3c01      	subs	r4, #1
 80089f4:	e7c7      	b.n	8008986 <quorem+0x96>
 80089f6:	6812      	ldr	r2, [r2, #0]
 80089f8:	3b04      	subs	r3, #4
 80089fa:	2a00      	cmp	r2, #0
 80089fc:	d1f0      	bne.n	80089e0 <quorem+0xf0>
 80089fe:	3c01      	subs	r4, #1
 8008a00:	e7eb      	b.n	80089da <quorem+0xea>
 8008a02:	2000      	movs	r0, #0
 8008a04:	e7ee      	b.n	80089e4 <quorem+0xf4>
	...

08008a08 <_dtoa_r>:
 8008a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a0c:	ed2d 8b04 	vpush	{d8-d9}
 8008a10:	ec57 6b10 	vmov	r6, r7, d0
 8008a14:	b093      	sub	sp, #76	; 0x4c
 8008a16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008a18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008a1c:	9106      	str	r1, [sp, #24]
 8008a1e:	ee10 aa10 	vmov	sl, s0
 8008a22:	4604      	mov	r4, r0
 8008a24:	9209      	str	r2, [sp, #36]	; 0x24
 8008a26:	930c      	str	r3, [sp, #48]	; 0x30
 8008a28:	46bb      	mov	fp, r7
 8008a2a:	b975      	cbnz	r5, 8008a4a <_dtoa_r+0x42>
 8008a2c:	2010      	movs	r0, #16
 8008a2e:	f001 f94d 	bl	8009ccc <malloc>
 8008a32:	4602      	mov	r2, r0
 8008a34:	6260      	str	r0, [r4, #36]	; 0x24
 8008a36:	b920      	cbnz	r0, 8008a42 <_dtoa_r+0x3a>
 8008a38:	4ba7      	ldr	r3, [pc, #668]	; (8008cd8 <_dtoa_r+0x2d0>)
 8008a3a:	21ea      	movs	r1, #234	; 0xea
 8008a3c:	48a7      	ldr	r0, [pc, #668]	; (8008cdc <_dtoa_r+0x2d4>)
 8008a3e:	f002 f8bd 	bl	800abbc <__assert_func>
 8008a42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008a46:	6005      	str	r5, [r0, #0]
 8008a48:	60c5      	str	r5, [r0, #12]
 8008a4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a4c:	6819      	ldr	r1, [r3, #0]
 8008a4e:	b151      	cbz	r1, 8008a66 <_dtoa_r+0x5e>
 8008a50:	685a      	ldr	r2, [r3, #4]
 8008a52:	604a      	str	r2, [r1, #4]
 8008a54:	2301      	movs	r3, #1
 8008a56:	4093      	lsls	r3, r2
 8008a58:	608b      	str	r3, [r1, #8]
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	f001 f99e 	bl	8009d9c <_Bfree>
 8008a60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a62:	2200      	movs	r2, #0
 8008a64:	601a      	str	r2, [r3, #0]
 8008a66:	1e3b      	subs	r3, r7, #0
 8008a68:	bfaa      	itet	ge
 8008a6a:	2300      	movge	r3, #0
 8008a6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008a70:	f8c8 3000 	strge.w	r3, [r8]
 8008a74:	4b9a      	ldr	r3, [pc, #616]	; (8008ce0 <_dtoa_r+0x2d8>)
 8008a76:	bfbc      	itt	lt
 8008a78:	2201      	movlt	r2, #1
 8008a7a:	f8c8 2000 	strlt.w	r2, [r8]
 8008a7e:	ea33 030b 	bics.w	r3, r3, fp
 8008a82:	d11b      	bne.n	8008abc <_dtoa_r+0xb4>
 8008a84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a86:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a8a:	6013      	str	r3, [r2, #0]
 8008a8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a90:	4333      	orrs	r3, r6
 8008a92:	f000 8592 	beq.w	80095ba <_dtoa_r+0xbb2>
 8008a96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a98:	b963      	cbnz	r3, 8008ab4 <_dtoa_r+0xac>
 8008a9a:	4b92      	ldr	r3, [pc, #584]	; (8008ce4 <_dtoa_r+0x2dc>)
 8008a9c:	e022      	b.n	8008ae4 <_dtoa_r+0xdc>
 8008a9e:	4b92      	ldr	r3, [pc, #584]	; (8008ce8 <_dtoa_r+0x2e0>)
 8008aa0:	9301      	str	r3, [sp, #4]
 8008aa2:	3308      	adds	r3, #8
 8008aa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008aa6:	6013      	str	r3, [r2, #0]
 8008aa8:	9801      	ldr	r0, [sp, #4]
 8008aaa:	b013      	add	sp, #76	; 0x4c
 8008aac:	ecbd 8b04 	vpop	{d8-d9}
 8008ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ab4:	4b8b      	ldr	r3, [pc, #556]	; (8008ce4 <_dtoa_r+0x2dc>)
 8008ab6:	9301      	str	r3, [sp, #4]
 8008ab8:	3303      	adds	r3, #3
 8008aba:	e7f3      	b.n	8008aa4 <_dtoa_r+0x9c>
 8008abc:	2200      	movs	r2, #0
 8008abe:	2300      	movs	r3, #0
 8008ac0:	4650      	mov	r0, sl
 8008ac2:	4659      	mov	r1, fp
 8008ac4:	f7f8 f800 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ac8:	ec4b ab19 	vmov	d9, sl, fp
 8008acc:	4680      	mov	r8, r0
 8008ace:	b158      	cbz	r0, 8008ae8 <_dtoa_r+0xe0>
 8008ad0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	6013      	str	r3, [r2, #0]
 8008ad6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	f000 856b 	beq.w	80095b4 <_dtoa_r+0xbac>
 8008ade:	4883      	ldr	r0, [pc, #524]	; (8008cec <_dtoa_r+0x2e4>)
 8008ae0:	6018      	str	r0, [r3, #0]
 8008ae2:	1e43      	subs	r3, r0, #1
 8008ae4:	9301      	str	r3, [sp, #4]
 8008ae6:	e7df      	b.n	8008aa8 <_dtoa_r+0xa0>
 8008ae8:	ec4b ab10 	vmov	d0, sl, fp
 8008aec:	aa10      	add	r2, sp, #64	; 0x40
 8008aee:	a911      	add	r1, sp, #68	; 0x44
 8008af0:	4620      	mov	r0, r4
 8008af2:	f001 fd01 	bl	800a4f8 <__d2b>
 8008af6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008afa:	ee08 0a10 	vmov	s16, r0
 8008afe:	2d00      	cmp	r5, #0
 8008b00:	f000 8084 	beq.w	8008c0c <_dtoa_r+0x204>
 8008b04:	ee19 3a90 	vmov	r3, s19
 8008b08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008b10:	4656      	mov	r6, sl
 8008b12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008b16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008b1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008b1e:	4b74      	ldr	r3, [pc, #464]	; (8008cf0 <_dtoa_r+0x2e8>)
 8008b20:	2200      	movs	r2, #0
 8008b22:	4630      	mov	r0, r6
 8008b24:	4639      	mov	r1, r7
 8008b26:	f7f7 fbaf 	bl	8000288 <__aeabi_dsub>
 8008b2a:	a365      	add	r3, pc, #404	; (adr r3, 8008cc0 <_dtoa_r+0x2b8>)
 8008b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b30:	f7f7 fd62 	bl	80005f8 <__aeabi_dmul>
 8008b34:	a364      	add	r3, pc, #400	; (adr r3, 8008cc8 <_dtoa_r+0x2c0>)
 8008b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3a:	f7f7 fba7 	bl	800028c <__adddf3>
 8008b3e:	4606      	mov	r6, r0
 8008b40:	4628      	mov	r0, r5
 8008b42:	460f      	mov	r7, r1
 8008b44:	f7f7 fcee 	bl	8000524 <__aeabi_i2d>
 8008b48:	a361      	add	r3, pc, #388	; (adr r3, 8008cd0 <_dtoa_r+0x2c8>)
 8008b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4e:	f7f7 fd53 	bl	80005f8 <__aeabi_dmul>
 8008b52:	4602      	mov	r2, r0
 8008b54:	460b      	mov	r3, r1
 8008b56:	4630      	mov	r0, r6
 8008b58:	4639      	mov	r1, r7
 8008b5a:	f7f7 fb97 	bl	800028c <__adddf3>
 8008b5e:	4606      	mov	r6, r0
 8008b60:	460f      	mov	r7, r1
 8008b62:	f7f7 fff9 	bl	8000b58 <__aeabi_d2iz>
 8008b66:	2200      	movs	r2, #0
 8008b68:	9000      	str	r0, [sp, #0]
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	4630      	mov	r0, r6
 8008b6e:	4639      	mov	r1, r7
 8008b70:	f7f7 ffb4 	bl	8000adc <__aeabi_dcmplt>
 8008b74:	b150      	cbz	r0, 8008b8c <_dtoa_r+0x184>
 8008b76:	9800      	ldr	r0, [sp, #0]
 8008b78:	f7f7 fcd4 	bl	8000524 <__aeabi_i2d>
 8008b7c:	4632      	mov	r2, r6
 8008b7e:	463b      	mov	r3, r7
 8008b80:	f7f7 ffa2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b84:	b910      	cbnz	r0, 8008b8c <_dtoa_r+0x184>
 8008b86:	9b00      	ldr	r3, [sp, #0]
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	9300      	str	r3, [sp, #0]
 8008b8c:	9b00      	ldr	r3, [sp, #0]
 8008b8e:	2b16      	cmp	r3, #22
 8008b90:	d85a      	bhi.n	8008c48 <_dtoa_r+0x240>
 8008b92:	9a00      	ldr	r2, [sp, #0]
 8008b94:	4b57      	ldr	r3, [pc, #348]	; (8008cf4 <_dtoa_r+0x2ec>)
 8008b96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9e:	ec51 0b19 	vmov	r0, r1, d9
 8008ba2:	f7f7 ff9b 	bl	8000adc <__aeabi_dcmplt>
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	d050      	beq.n	8008c4c <_dtoa_r+0x244>
 8008baa:	9b00      	ldr	r3, [sp, #0]
 8008bac:	3b01      	subs	r3, #1
 8008bae:	9300      	str	r3, [sp, #0]
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008bb6:	1b5d      	subs	r5, r3, r5
 8008bb8:	1e6b      	subs	r3, r5, #1
 8008bba:	9305      	str	r3, [sp, #20]
 8008bbc:	bf45      	ittet	mi
 8008bbe:	f1c5 0301 	rsbmi	r3, r5, #1
 8008bc2:	9304      	strmi	r3, [sp, #16]
 8008bc4:	2300      	movpl	r3, #0
 8008bc6:	2300      	movmi	r3, #0
 8008bc8:	bf4c      	ite	mi
 8008bca:	9305      	strmi	r3, [sp, #20]
 8008bcc:	9304      	strpl	r3, [sp, #16]
 8008bce:	9b00      	ldr	r3, [sp, #0]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	db3d      	blt.n	8008c50 <_dtoa_r+0x248>
 8008bd4:	9b05      	ldr	r3, [sp, #20]
 8008bd6:	9a00      	ldr	r2, [sp, #0]
 8008bd8:	920a      	str	r2, [sp, #40]	; 0x28
 8008bda:	4413      	add	r3, r2
 8008bdc:	9305      	str	r3, [sp, #20]
 8008bde:	2300      	movs	r3, #0
 8008be0:	9307      	str	r3, [sp, #28]
 8008be2:	9b06      	ldr	r3, [sp, #24]
 8008be4:	2b09      	cmp	r3, #9
 8008be6:	f200 8089 	bhi.w	8008cfc <_dtoa_r+0x2f4>
 8008bea:	2b05      	cmp	r3, #5
 8008bec:	bfc4      	itt	gt
 8008bee:	3b04      	subgt	r3, #4
 8008bf0:	9306      	strgt	r3, [sp, #24]
 8008bf2:	9b06      	ldr	r3, [sp, #24]
 8008bf4:	f1a3 0302 	sub.w	r3, r3, #2
 8008bf8:	bfcc      	ite	gt
 8008bfa:	2500      	movgt	r5, #0
 8008bfc:	2501      	movle	r5, #1
 8008bfe:	2b03      	cmp	r3, #3
 8008c00:	f200 8087 	bhi.w	8008d12 <_dtoa_r+0x30a>
 8008c04:	e8df f003 	tbb	[pc, r3]
 8008c08:	59383a2d 	.word	0x59383a2d
 8008c0c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008c10:	441d      	add	r5, r3
 8008c12:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008c16:	2b20      	cmp	r3, #32
 8008c18:	bfc1      	itttt	gt
 8008c1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008c1e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008c22:	fa0b f303 	lslgt.w	r3, fp, r3
 8008c26:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008c2a:	bfda      	itte	le
 8008c2c:	f1c3 0320 	rsble	r3, r3, #32
 8008c30:	fa06 f003 	lslle.w	r0, r6, r3
 8008c34:	4318      	orrgt	r0, r3
 8008c36:	f7f7 fc65 	bl	8000504 <__aeabi_ui2d>
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	4606      	mov	r6, r0
 8008c3e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008c42:	3d01      	subs	r5, #1
 8008c44:	930e      	str	r3, [sp, #56]	; 0x38
 8008c46:	e76a      	b.n	8008b1e <_dtoa_r+0x116>
 8008c48:	2301      	movs	r3, #1
 8008c4a:	e7b2      	b.n	8008bb2 <_dtoa_r+0x1aa>
 8008c4c:	900b      	str	r0, [sp, #44]	; 0x2c
 8008c4e:	e7b1      	b.n	8008bb4 <_dtoa_r+0x1ac>
 8008c50:	9b04      	ldr	r3, [sp, #16]
 8008c52:	9a00      	ldr	r2, [sp, #0]
 8008c54:	1a9b      	subs	r3, r3, r2
 8008c56:	9304      	str	r3, [sp, #16]
 8008c58:	4253      	negs	r3, r2
 8008c5a:	9307      	str	r3, [sp, #28]
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	930a      	str	r3, [sp, #40]	; 0x28
 8008c60:	e7bf      	b.n	8008be2 <_dtoa_r+0x1da>
 8008c62:	2300      	movs	r3, #0
 8008c64:	9308      	str	r3, [sp, #32]
 8008c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	dc55      	bgt.n	8008d18 <_dtoa_r+0x310>
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008c72:	461a      	mov	r2, r3
 8008c74:	9209      	str	r2, [sp, #36]	; 0x24
 8008c76:	e00c      	b.n	8008c92 <_dtoa_r+0x28a>
 8008c78:	2301      	movs	r3, #1
 8008c7a:	e7f3      	b.n	8008c64 <_dtoa_r+0x25c>
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c80:	9308      	str	r3, [sp, #32]
 8008c82:	9b00      	ldr	r3, [sp, #0]
 8008c84:	4413      	add	r3, r2
 8008c86:	9302      	str	r3, [sp, #8]
 8008c88:	3301      	adds	r3, #1
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	9303      	str	r3, [sp, #12]
 8008c8e:	bfb8      	it	lt
 8008c90:	2301      	movlt	r3, #1
 8008c92:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008c94:	2200      	movs	r2, #0
 8008c96:	6042      	str	r2, [r0, #4]
 8008c98:	2204      	movs	r2, #4
 8008c9a:	f102 0614 	add.w	r6, r2, #20
 8008c9e:	429e      	cmp	r6, r3
 8008ca0:	6841      	ldr	r1, [r0, #4]
 8008ca2:	d93d      	bls.n	8008d20 <_dtoa_r+0x318>
 8008ca4:	4620      	mov	r0, r4
 8008ca6:	f001 f839 	bl	8009d1c <_Balloc>
 8008caa:	9001      	str	r0, [sp, #4]
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d13b      	bne.n	8008d28 <_dtoa_r+0x320>
 8008cb0:	4b11      	ldr	r3, [pc, #68]	; (8008cf8 <_dtoa_r+0x2f0>)
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008cb8:	e6c0      	b.n	8008a3c <_dtoa_r+0x34>
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e7df      	b.n	8008c7e <_dtoa_r+0x276>
 8008cbe:	bf00      	nop
 8008cc0:	636f4361 	.word	0x636f4361
 8008cc4:	3fd287a7 	.word	0x3fd287a7
 8008cc8:	8b60c8b3 	.word	0x8b60c8b3
 8008ccc:	3fc68a28 	.word	0x3fc68a28
 8008cd0:	509f79fb 	.word	0x509f79fb
 8008cd4:	3fd34413 	.word	0x3fd34413
 8008cd8:	0800b96e 	.word	0x0800b96e
 8008cdc:	0800b985 	.word	0x0800b985
 8008ce0:	7ff00000 	.word	0x7ff00000
 8008ce4:	0800b96a 	.word	0x0800b96a
 8008ce8:	0800b961 	.word	0x0800b961
 8008cec:	0800b7e5 	.word	0x0800b7e5
 8008cf0:	3ff80000 	.word	0x3ff80000
 8008cf4:	0800baf0 	.word	0x0800baf0
 8008cf8:	0800b9e0 	.word	0x0800b9e0
 8008cfc:	2501      	movs	r5, #1
 8008cfe:	2300      	movs	r3, #0
 8008d00:	9306      	str	r3, [sp, #24]
 8008d02:	9508      	str	r5, [sp, #32]
 8008d04:	f04f 33ff 	mov.w	r3, #4294967295
 8008d08:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	2312      	movs	r3, #18
 8008d10:	e7b0      	b.n	8008c74 <_dtoa_r+0x26c>
 8008d12:	2301      	movs	r3, #1
 8008d14:	9308      	str	r3, [sp, #32]
 8008d16:	e7f5      	b.n	8008d04 <_dtoa_r+0x2fc>
 8008d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d1a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008d1e:	e7b8      	b.n	8008c92 <_dtoa_r+0x28a>
 8008d20:	3101      	adds	r1, #1
 8008d22:	6041      	str	r1, [r0, #4]
 8008d24:	0052      	lsls	r2, r2, #1
 8008d26:	e7b8      	b.n	8008c9a <_dtoa_r+0x292>
 8008d28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d2a:	9a01      	ldr	r2, [sp, #4]
 8008d2c:	601a      	str	r2, [r3, #0]
 8008d2e:	9b03      	ldr	r3, [sp, #12]
 8008d30:	2b0e      	cmp	r3, #14
 8008d32:	f200 809d 	bhi.w	8008e70 <_dtoa_r+0x468>
 8008d36:	2d00      	cmp	r5, #0
 8008d38:	f000 809a 	beq.w	8008e70 <_dtoa_r+0x468>
 8008d3c:	9b00      	ldr	r3, [sp, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	dd32      	ble.n	8008da8 <_dtoa_r+0x3a0>
 8008d42:	4ab7      	ldr	r2, [pc, #732]	; (8009020 <_dtoa_r+0x618>)
 8008d44:	f003 030f 	and.w	r3, r3, #15
 8008d48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008d4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d50:	9b00      	ldr	r3, [sp, #0]
 8008d52:	05d8      	lsls	r0, r3, #23
 8008d54:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008d58:	d516      	bpl.n	8008d88 <_dtoa_r+0x380>
 8008d5a:	4bb2      	ldr	r3, [pc, #712]	; (8009024 <_dtoa_r+0x61c>)
 8008d5c:	ec51 0b19 	vmov	r0, r1, d9
 8008d60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d64:	f7f7 fd72 	bl	800084c <__aeabi_ddiv>
 8008d68:	f007 070f 	and.w	r7, r7, #15
 8008d6c:	4682      	mov	sl, r0
 8008d6e:	468b      	mov	fp, r1
 8008d70:	2503      	movs	r5, #3
 8008d72:	4eac      	ldr	r6, [pc, #688]	; (8009024 <_dtoa_r+0x61c>)
 8008d74:	b957      	cbnz	r7, 8008d8c <_dtoa_r+0x384>
 8008d76:	4642      	mov	r2, r8
 8008d78:	464b      	mov	r3, r9
 8008d7a:	4650      	mov	r0, sl
 8008d7c:	4659      	mov	r1, fp
 8008d7e:	f7f7 fd65 	bl	800084c <__aeabi_ddiv>
 8008d82:	4682      	mov	sl, r0
 8008d84:	468b      	mov	fp, r1
 8008d86:	e028      	b.n	8008dda <_dtoa_r+0x3d2>
 8008d88:	2502      	movs	r5, #2
 8008d8a:	e7f2      	b.n	8008d72 <_dtoa_r+0x36a>
 8008d8c:	07f9      	lsls	r1, r7, #31
 8008d8e:	d508      	bpl.n	8008da2 <_dtoa_r+0x39a>
 8008d90:	4640      	mov	r0, r8
 8008d92:	4649      	mov	r1, r9
 8008d94:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d98:	f7f7 fc2e 	bl	80005f8 <__aeabi_dmul>
 8008d9c:	3501      	adds	r5, #1
 8008d9e:	4680      	mov	r8, r0
 8008da0:	4689      	mov	r9, r1
 8008da2:	107f      	asrs	r7, r7, #1
 8008da4:	3608      	adds	r6, #8
 8008da6:	e7e5      	b.n	8008d74 <_dtoa_r+0x36c>
 8008da8:	f000 809b 	beq.w	8008ee2 <_dtoa_r+0x4da>
 8008dac:	9b00      	ldr	r3, [sp, #0]
 8008dae:	4f9d      	ldr	r7, [pc, #628]	; (8009024 <_dtoa_r+0x61c>)
 8008db0:	425e      	negs	r6, r3
 8008db2:	4b9b      	ldr	r3, [pc, #620]	; (8009020 <_dtoa_r+0x618>)
 8008db4:	f006 020f 	and.w	r2, r6, #15
 8008db8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc0:	ec51 0b19 	vmov	r0, r1, d9
 8008dc4:	f7f7 fc18 	bl	80005f8 <__aeabi_dmul>
 8008dc8:	1136      	asrs	r6, r6, #4
 8008dca:	4682      	mov	sl, r0
 8008dcc:	468b      	mov	fp, r1
 8008dce:	2300      	movs	r3, #0
 8008dd0:	2502      	movs	r5, #2
 8008dd2:	2e00      	cmp	r6, #0
 8008dd4:	d17a      	bne.n	8008ecc <_dtoa_r+0x4c4>
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d1d3      	bne.n	8008d82 <_dtoa_r+0x37a>
 8008dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 8082 	beq.w	8008ee6 <_dtoa_r+0x4de>
 8008de2:	4b91      	ldr	r3, [pc, #580]	; (8009028 <_dtoa_r+0x620>)
 8008de4:	2200      	movs	r2, #0
 8008de6:	4650      	mov	r0, sl
 8008de8:	4659      	mov	r1, fp
 8008dea:	f7f7 fe77 	bl	8000adc <__aeabi_dcmplt>
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d079      	beq.n	8008ee6 <_dtoa_r+0x4de>
 8008df2:	9b03      	ldr	r3, [sp, #12]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d076      	beq.n	8008ee6 <_dtoa_r+0x4de>
 8008df8:	9b02      	ldr	r3, [sp, #8]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	dd36      	ble.n	8008e6c <_dtoa_r+0x464>
 8008dfe:	9b00      	ldr	r3, [sp, #0]
 8008e00:	4650      	mov	r0, sl
 8008e02:	4659      	mov	r1, fp
 8008e04:	1e5f      	subs	r7, r3, #1
 8008e06:	2200      	movs	r2, #0
 8008e08:	4b88      	ldr	r3, [pc, #544]	; (800902c <_dtoa_r+0x624>)
 8008e0a:	f7f7 fbf5 	bl	80005f8 <__aeabi_dmul>
 8008e0e:	9e02      	ldr	r6, [sp, #8]
 8008e10:	4682      	mov	sl, r0
 8008e12:	468b      	mov	fp, r1
 8008e14:	3501      	adds	r5, #1
 8008e16:	4628      	mov	r0, r5
 8008e18:	f7f7 fb84 	bl	8000524 <__aeabi_i2d>
 8008e1c:	4652      	mov	r2, sl
 8008e1e:	465b      	mov	r3, fp
 8008e20:	f7f7 fbea 	bl	80005f8 <__aeabi_dmul>
 8008e24:	4b82      	ldr	r3, [pc, #520]	; (8009030 <_dtoa_r+0x628>)
 8008e26:	2200      	movs	r2, #0
 8008e28:	f7f7 fa30 	bl	800028c <__adddf3>
 8008e2c:	46d0      	mov	r8, sl
 8008e2e:	46d9      	mov	r9, fp
 8008e30:	4682      	mov	sl, r0
 8008e32:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008e36:	2e00      	cmp	r6, #0
 8008e38:	d158      	bne.n	8008eec <_dtoa_r+0x4e4>
 8008e3a:	4b7e      	ldr	r3, [pc, #504]	; (8009034 <_dtoa_r+0x62c>)
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	4640      	mov	r0, r8
 8008e40:	4649      	mov	r1, r9
 8008e42:	f7f7 fa21 	bl	8000288 <__aeabi_dsub>
 8008e46:	4652      	mov	r2, sl
 8008e48:	465b      	mov	r3, fp
 8008e4a:	4680      	mov	r8, r0
 8008e4c:	4689      	mov	r9, r1
 8008e4e:	f7f7 fe63 	bl	8000b18 <__aeabi_dcmpgt>
 8008e52:	2800      	cmp	r0, #0
 8008e54:	f040 8295 	bne.w	8009382 <_dtoa_r+0x97a>
 8008e58:	4652      	mov	r2, sl
 8008e5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008e5e:	4640      	mov	r0, r8
 8008e60:	4649      	mov	r1, r9
 8008e62:	f7f7 fe3b 	bl	8000adc <__aeabi_dcmplt>
 8008e66:	2800      	cmp	r0, #0
 8008e68:	f040 8289 	bne.w	800937e <_dtoa_r+0x976>
 8008e6c:	ec5b ab19 	vmov	sl, fp, d9
 8008e70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f2c0 8148 	blt.w	8009108 <_dtoa_r+0x700>
 8008e78:	9a00      	ldr	r2, [sp, #0]
 8008e7a:	2a0e      	cmp	r2, #14
 8008e7c:	f300 8144 	bgt.w	8009108 <_dtoa_r+0x700>
 8008e80:	4b67      	ldr	r3, [pc, #412]	; (8009020 <_dtoa_r+0x618>)
 8008e82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e86:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	f280 80d5 	bge.w	800903c <_dtoa_r+0x634>
 8008e92:	9b03      	ldr	r3, [sp, #12]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f300 80d1 	bgt.w	800903c <_dtoa_r+0x634>
 8008e9a:	f040 826f 	bne.w	800937c <_dtoa_r+0x974>
 8008e9e:	4b65      	ldr	r3, [pc, #404]	; (8009034 <_dtoa_r+0x62c>)
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	4640      	mov	r0, r8
 8008ea4:	4649      	mov	r1, r9
 8008ea6:	f7f7 fba7 	bl	80005f8 <__aeabi_dmul>
 8008eaa:	4652      	mov	r2, sl
 8008eac:	465b      	mov	r3, fp
 8008eae:	f7f7 fe29 	bl	8000b04 <__aeabi_dcmpge>
 8008eb2:	9e03      	ldr	r6, [sp, #12]
 8008eb4:	4637      	mov	r7, r6
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	f040 8245 	bne.w	8009346 <_dtoa_r+0x93e>
 8008ebc:	9d01      	ldr	r5, [sp, #4]
 8008ebe:	2331      	movs	r3, #49	; 0x31
 8008ec0:	f805 3b01 	strb.w	r3, [r5], #1
 8008ec4:	9b00      	ldr	r3, [sp, #0]
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	9300      	str	r3, [sp, #0]
 8008eca:	e240      	b.n	800934e <_dtoa_r+0x946>
 8008ecc:	07f2      	lsls	r2, r6, #31
 8008ece:	d505      	bpl.n	8008edc <_dtoa_r+0x4d4>
 8008ed0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ed4:	f7f7 fb90 	bl	80005f8 <__aeabi_dmul>
 8008ed8:	3501      	adds	r5, #1
 8008eda:	2301      	movs	r3, #1
 8008edc:	1076      	asrs	r6, r6, #1
 8008ede:	3708      	adds	r7, #8
 8008ee0:	e777      	b.n	8008dd2 <_dtoa_r+0x3ca>
 8008ee2:	2502      	movs	r5, #2
 8008ee4:	e779      	b.n	8008dda <_dtoa_r+0x3d2>
 8008ee6:	9f00      	ldr	r7, [sp, #0]
 8008ee8:	9e03      	ldr	r6, [sp, #12]
 8008eea:	e794      	b.n	8008e16 <_dtoa_r+0x40e>
 8008eec:	9901      	ldr	r1, [sp, #4]
 8008eee:	4b4c      	ldr	r3, [pc, #304]	; (8009020 <_dtoa_r+0x618>)
 8008ef0:	4431      	add	r1, r6
 8008ef2:	910d      	str	r1, [sp, #52]	; 0x34
 8008ef4:	9908      	ldr	r1, [sp, #32]
 8008ef6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008efa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008efe:	2900      	cmp	r1, #0
 8008f00:	d043      	beq.n	8008f8a <_dtoa_r+0x582>
 8008f02:	494d      	ldr	r1, [pc, #308]	; (8009038 <_dtoa_r+0x630>)
 8008f04:	2000      	movs	r0, #0
 8008f06:	f7f7 fca1 	bl	800084c <__aeabi_ddiv>
 8008f0a:	4652      	mov	r2, sl
 8008f0c:	465b      	mov	r3, fp
 8008f0e:	f7f7 f9bb 	bl	8000288 <__aeabi_dsub>
 8008f12:	9d01      	ldr	r5, [sp, #4]
 8008f14:	4682      	mov	sl, r0
 8008f16:	468b      	mov	fp, r1
 8008f18:	4649      	mov	r1, r9
 8008f1a:	4640      	mov	r0, r8
 8008f1c:	f7f7 fe1c 	bl	8000b58 <__aeabi_d2iz>
 8008f20:	4606      	mov	r6, r0
 8008f22:	f7f7 faff 	bl	8000524 <__aeabi_i2d>
 8008f26:	4602      	mov	r2, r0
 8008f28:	460b      	mov	r3, r1
 8008f2a:	4640      	mov	r0, r8
 8008f2c:	4649      	mov	r1, r9
 8008f2e:	f7f7 f9ab 	bl	8000288 <__aeabi_dsub>
 8008f32:	3630      	adds	r6, #48	; 0x30
 8008f34:	f805 6b01 	strb.w	r6, [r5], #1
 8008f38:	4652      	mov	r2, sl
 8008f3a:	465b      	mov	r3, fp
 8008f3c:	4680      	mov	r8, r0
 8008f3e:	4689      	mov	r9, r1
 8008f40:	f7f7 fdcc 	bl	8000adc <__aeabi_dcmplt>
 8008f44:	2800      	cmp	r0, #0
 8008f46:	d163      	bne.n	8009010 <_dtoa_r+0x608>
 8008f48:	4642      	mov	r2, r8
 8008f4a:	464b      	mov	r3, r9
 8008f4c:	4936      	ldr	r1, [pc, #216]	; (8009028 <_dtoa_r+0x620>)
 8008f4e:	2000      	movs	r0, #0
 8008f50:	f7f7 f99a 	bl	8000288 <__aeabi_dsub>
 8008f54:	4652      	mov	r2, sl
 8008f56:	465b      	mov	r3, fp
 8008f58:	f7f7 fdc0 	bl	8000adc <__aeabi_dcmplt>
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	f040 80b5 	bne.w	80090cc <_dtoa_r+0x6c4>
 8008f62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f64:	429d      	cmp	r5, r3
 8008f66:	d081      	beq.n	8008e6c <_dtoa_r+0x464>
 8008f68:	4b30      	ldr	r3, [pc, #192]	; (800902c <_dtoa_r+0x624>)
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	4650      	mov	r0, sl
 8008f6e:	4659      	mov	r1, fp
 8008f70:	f7f7 fb42 	bl	80005f8 <__aeabi_dmul>
 8008f74:	4b2d      	ldr	r3, [pc, #180]	; (800902c <_dtoa_r+0x624>)
 8008f76:	4682      	mov	sl, r0
 8008f78:	468b      	mov	fp, r1
 8008f7a:	4640      	mov	r0, r8
 8008f7c:	4649      	mov	r1, r9
 8008f7e:	2200      	movs	r2, #0
 8008f80:	f7f7 fb3a 	bl	80005f8 <__aeabi_dmul>
 8008f84:	4680      	mov	r8, r0
 8008f86:	4689      	mov	r9, r1
 8008f88:	e7c6      	b.n	8008f18 <_dtoa_r+0x510>
 8008f8a:	4650      	mov	r0, sl
 8008f8c:	4659      	mov	r1, fp
 8008f8e:	f7f7 fb33 	bl	80005f8 <__aeabi_dmul>
 8008f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f94:	9d01      	ldr	r5, [sp, #4]
 8008f96:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f98:	4682      	mov	sl, r0
 8008f9a:	468b      	mov	fp, r1
 8008f9c:	4649      	mov	r1, r9
 8008f9e:	4640      	mov	r0, r8
 8008fa0:	f7f7 fdda 	bl	8000b58 <__aeabi_d2iz>
 8008fa4:	4606      	mov	r6, r0
 8008fa6:	f7f7 fabd 	bl	8000524 <__aeabi_i2d>
 8008faa:	3630      	adds	r6, #48	; 0x30
 8008fac:	4602      	mov	r2, r0
 8008fae:	460b      	mov	r3, r1
 8008fb0:	4640      	mov	r0, r8
 8008fb2:	4649      	mov	r1, r9
 8008fb4:	f7f7 f968 	bl	8000288 <__aeabi_dsub>
 8008fb8:	f805 6b01 	strb.w	r6, [r5], #1
 8008fbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fbe:	429d      	cmp	r5, r3
 8008fc0:	4680      	mov	r8, r0
 8008fc2:	4689      	mov	r9, r1
 8008fc4:	f04f 0200 	mov.w	r2, #0
 8008fc8:	d124      	bne.n	8009014 <_dtoa_r+0x60c>
 8008fca:	4b1b      	ldr	r3, [pc, #108]	; (8009038 <_dtoa_r+0x630>)
 8008fcc:	4650      	mov	r0, sl
 8008fce:	4659      	mov	r1, fp
 8008fd0:	f7f7 f95c 	bl	800028c <__adddf3>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	460b      	mov	r3, r1
 8008fd8:	4640      	mov	r0, r8
 8008fda:	4649      	mov	r1, r9
 8008fdc:	f7f7 fd9c 	bl	8000b18 <__aeabi_dcmpgt>
 8008fe0:	2800      	cmp	r0, #0
 8008fe2:	d173      	bne.n	80090cc <_dtoa_r+0x6c4>
 8008fe4:	4652      	mov	r2, sl
 8008fe6:	465b      	mov	r3, fp
 8008fe8:	4913      	ldr	r1, [pc, #76]	; (8009038 <_dtoa_r+0x630>)
 8008fea:	2000      	movs	r0, #0
 8008fec:	f7f7 f94c 	bl	8000288 <__aeabi_dsub>
 8008ff0:	4602      	mov	r2, r0
 8008ff2:	460b      	mov	r3, r1
 8008ff4:	4640      	mov	r0, r8
 8008ff6:	4649      	mov	r1, r9
 8008ff8:	f7f7 fd70 	bl	8000adc <__aeabi_dcmplt>
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	f43f af35 	beq.w	8008e6c <_dtoa_r+0x464>
 8009002:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009004:	1e6b      	subs	r3, r5, #1
 8009006:	930f      	str	r3, [sp, #60]	; 0x3c
 8009008:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800900c:	2b30      	cmp	r3, #48	; 0x30
 800900e:	d0f8      	beq.n	8009002 <_dtoa_r+0x5fa>
 8009010:	9700      	str	r7, [sp, #0]
 8009012:	e049      	b.n	80090a8 <_dtoa_r+0x6a0>
 8009014:	4b05      	ldr	r3, [pc, #20]	; (800902c <_dtoa_r+0x624>)
 8009016:	f7f7 faef 	bl	80005f8 <__aeabi_dmul>
 800901a:	4680      	mov	r8, r0
 800901c:	4689      	mov	r9, r1
 800901e:	e7bd      	b.n	8008f9c <_dtoa_r+0x594>
 8009020:	0800baf0 	.word	0x0800baf0
 8009024:	0800bac8 	.word	0x0800bac8
 8009028:	3ff00000 	.word	0x3ff00000
 800902c:	40240000 	.word	0x40240000
 8009030:	401c0000 	.word	0x401c0000
 8009034:	40140000 	.word	0x40140000
 8009038:	3fe00000 	.word	0x3fe00000
 800903c:	9d01      	ldr	r5, [sp, #4]
 800903e:	4656      	mov	r6, sl
 8009040:	465f      	mov	r7, fp
 8009042:	4642      	mov	r2, r8
 8009044:	464b      	mov	r3, r9
 8009046:	4630      	mov	r0, r6
 8009048:	4639      	mov	r1, r7
 800904a:	f7f7 fbff 	bl	800084c <__aeabi_ddiv>
 800904e:	f7f7 fd83 	bl	8000b58 <__aeabi_d2iz>
 8009052:	4682      	mov	sl, r0
 8009054:	f7f7 fa66 	bl	8000524 <__aeabi_i2d>
 8009058:	4642      	mov	r2, r8
 800905a:	464b      	mov	r3, r9
 800905c:	f7f7 facc 	bl	80005f8 <__aeabi_dmul>
 8009060:	4602      	mov	r2, r0
 8009062:	460b      	mov	r3, r1
 8009064:	4630      	mov	r0, r6
 8009066:	4639      	mov	r1, r7
 8009068:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800906c:	f7f7 f90c 	bl	8000288 <__aeabi_dsub>
 8009070:	f805 6b01 	strb.w	r6, [r5], #1
 8009074:	9e01      	ldr	r6, [sp, #4]
 8009076:	9f03      	ldr	r7, [sp, #12]
 8009078:	1bae      	subs	r6, r5, r6
 800907a:	42b7      	cmp	r7, r6
 800907c:	4602      	mov	r2, r0
 800907e:	460b      	mov	r3, r1
 8009080:	d135      	bne.n	80090ee <_dtoa_r+0x6e6>
 8009082:	f7f7 f903 	bl	800028c <__adddf3>
 8009086:	4642      	mov	r2, r8
 8009088:	464b      	mov	r3, r9
 800908a:	4606      	mov	r6, r0
 800908c:	460f      	mov	r7, r1
 800908e:	f7f7 fd43 	bl	8000b18 <__aeabi_dcmpgt>
 8009092:	b9d0      	cbnz	r0, 80090ca <_dtoa_r+0x6c2>
 8009094:	4642      	mov	r2, r8
 8009096:	464b      	mov	r3, r9
 8009098:	4630      	mov	r0, r6
 800909a:	4639      	mov	r1, r7
 800909c:	f7f7 fd14 	bl	8000ac8 <__aeabi_dcmpeq>
 80090a0:	b110      	cbz	r0, 80090a8 <_dtoa_r+0x6a0>
 80090a2:	f01a 0f01 	tst.w	sl, #1
 80090a6:	d110      	bne.n	80090ca <_dtoa_r+0x6c2>
 80090a8:	4620      	mov	r0, r4
 80090aa:	ee18 1a10 	vmov	r1, s16
 80090ae:	f000 fe75 	bl	8009d9c <_Bfree>
 80090b2:	2300      	movs	r3, #0
 80090b4:	9800      	ldr	r0, [sp, #0]
 80090b6:	702b      	strb	r3, [r5, #0]
 80090b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090ba:	3001      	adds	r0, #1
 80090bc:	6018      	str	r0, [r3, #0]
 80090be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	f43f acf1 	beq.w	8008aa8 <_dtoa_r+0xa0>
 80090c6:	601d      	str	r5, [r3, #0]
 80090c8:	e4ee      	b.n	8008aa8 <_dtoa_r+0xa0>
 80090ca:	9f00      	ldr	r7, [sp, #0]
 80090cc:	462b      	mov	r3, r5
 80090ce:	461d      	mov	r5, r3
 80090d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090d4:	2a39      	cmp	r2, #57	; 0x39
 80090d6:	d106      	bne.n	80090e6 <_dtoa_r+0x6de>
 80090d8:	9a01      	ldr	r2, [sp, #4]
 80090da:	429a      	cmp	r2, r3
 80090dc:	d1f7      	bne.n	80090ce <_dtoa_r+0x6c6>
 80090de:	9901      	ldr	r1, [sp, #4]
 80090e0:	2230      	movs	r2, #48	; 0x30
 80090e2:	3701      	adds	r7, #1
 80090e4:	700a      	strb	r2, [r1, #0]
 80090e6:	781a      	ldrb	r2, [r3, #0]
 80090e8:	3201      	adds	r2, #1
 80090ea:	701a      	strb	r2, [r3, #0]
 80090ec:	e790      	b.n	8009010 <_dtoa_r+0x608>
 80090ee:	4ba6      	ldr	r3, [pc, #664]	; (8009388 <_dtoa_r+0x980>)
 80090f0:	2200      	movs	r2, #0
 80090f2:	f7f7 fa81 	bl	80005f8 <__aeabi_dmul>
 80090f6:	2200      	movs	r2, #0
 80090f8:	2300      	movs	r3, #0
 80090fa:	4606      	mov	r6, r0
 80090fc:	460f      	mov	r7, r1
 80090fe:	f7f7 fce3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009102:	2800      	cmp	r0, #0
 8009104:	d09d      	beq.n	8009042 <_dtoa_r+0x63a>
 8009106:	e7cf      	b.n	80090a8 <_dtoa_r+0x6a0>
 8009108:	9a08      	ldr	r2, [sp, #32]
 800910a:	2a00      	cmp	r2, #0
 800910c:	f000 80d7 	beq.w	80092be <_dtoa_r+0x8b6>
 8009110:	9a06      	ldr	r2, [sp, #24]
 8009112:	2a01      	cmp	r2, #1
 8009114:	f300 80ba 	bgt.w	800928c <_dtoa_r+0x884>
 8009118:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800911a:	2a00      	cmp	r2, #0
 800911c:	f000 80b2 	beq.w	8009284 <_dtoa_r+0x87c>
 8009120:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009124:	9e07      	ldr	r6, [sp, #28]
 8009126:	9d04      	ldr	r5, [sp, #16]
 8009128:	9a04      	ldr	r2, [sp, #16]
 800912a:	441a      	add	r2, r3
 800912c:	9204      	str	r2, [sp, #16]
 800912e:	9a05      	ldr	r2, [sp, #20]
 8009130:	2101      	movs	r1, #1
 8009132:	441a      	add	r2, r3
 8009134:	4620      	mov	r0, r4
 8009136:	9205      	str	r2, [sp, #20]
 8009138:	f000 ff32 	bl	8009fa0 <__i2b>
 800913c:	4607      	mov	r7, r0
 800913e:	2d00      	cmp	r5, #0
 8009140:	dd0c      	ble.n	800915c <_dtoa_r+0x754>
 8009142:	9b05      	ldr	r3, [sp, #20]
 8009144:	2b00      	cmp	r3, #0
 8009146:	dd09      	ble.n	800915c <_dtoa_r+0x754>
 8009148:	42ab      	cmp	r3, r5
 800914a:	9a04      	ldr	r2, [sp, #16]
 800914c:	bfa8      	it	ge
 800914e:	462b      	movge	r3, r5
 8009150:	1ad2      	subs	r2, r2, r3
 8009152:	9204      	str	r2, [sp, #16]
 8009154:	9a05      	ldr	r2, [sp, #20]
 8009156:	1aed      	subs	r5, r5, r3
 8009158:	1ad3      	subs	r3, r2, r3
 800915a:	9305      	str	r3, [sp, #20]
 800915c:	9b07      	ldr	r3, [sp, #28]
 800915e:	b31b      	cbz	r3, 80091a8 <_dtoa_r+0x7a0>
 8009160:	9b08      	ldr	r3, [sp, #32]
 8009162:	2b00      	cmp	r3, #0
 8009164:	f000 80af 	beq.w	80092c6 <_dtoa_r+0x8be>
 8009168:	2e00      	cmp	r6, #0
 800916a:	dd13      	ble.n	8009194 <_dtoa_r+0x78c>
 800916c:	4639      	mov	r1, r7
 800916e:	4632      	mov	r2, r6
 8009170:	4620      	mov	r0, r4
 8009172:	f000 ffd5 	bl	800a120 <__pow5mult>
 8009176:	ee18 2a10 	vmov	r2, s16
 800917a:	4601      	mov	r1, r0
 800917c:	4607      	mov	r7, r0
 800917e:	4620      	mov	r0, r4
 8009180:	f000 ff24 	bl	8009fcc <__multiply>
 8009184:	ee18 1a10 	vmov	r1, s16
 8009188:	4680      	mov	r8, r0
 800918a:	4620      	mov	r0, r4
 800918c:	f000 fe06 	bl	8009d9c <_Bfree>
 8009190:	ee08 8a10 	vmov	s16, r8
 8009194:	9b07      	ldr	r3, [sp, #28]
 8009196:	1b9a      	subs	r2, r3, r6
 8009198:	d006      	beq.n	80091a8 <_dtoa_r+0x7a0>
 800919a:	ee18 1a10 	vmov	r1, s16
 800919e:	4620      	mov	r0, r4
 80091a0:	f000 ffbe 	bl	800a120 <__pow5mult>
 80091a4:	ee08 0a10 	vmov	s16, r0
 80091a8:	2101      	movs	r1, #1
 80091aa:	4620      	mov	r0, r4
 80091ac:	f000 fef8 	bl	8009fa0 <__i2b>
 80091b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	4606      	mov	r6, r0
 80091b6:	f340 8088 	ble.w	80092ca <_dtoa_r+0x8c2>
 80091ba:	461a      	mov	r2, r3
 80091bc:	4601      	mov	r1, r0
 80091be:	4620      	mov	r0, r4
 80091c0:	f000 ffae 	bl	800a120 <__pow5mult>
 80091c4:	9b06      	ldr	r3, [sp, #24]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	4606      	mov	r6, r0
 80091ca:	f340 8081 	ble.w	80092d0 <_dtoa_r+0x8c8>
 80091ce:	f04f 0800 	mov.w	r8, #0
 80091d2:	6933      	ldr	r3, [r6, #16]
 80091d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80091d8:	6918      	ldr	r0, [r3, #16]
 80091da:	f000 fe91 	bl	8009f00 <__hi0bits>
 80091de:	f1c0 0020 	rsb	r0, r0, #32
 80091e2:	9b05      	ldr	r3, [sp, #20]
 80091e4:	4418      	add	r0, r3
 80091e6:	f010 001f 	ands.w	r0, r0, #31
 80091ea:	f000 8092 	beq.w	8009312 <_dtoa_r+0x90a>
 80091ee:	f1c0 0320 	rsb	r3, r0, #32
 80091f2:	2b04      	cmp	r3, #4
 80091f4:	f340 808a 	ble.w	800930c <_dtoa_r+0x904>
 80091f8:	f1c0 001c 	rsb	r0, r0, #28
 80091fc:	9b04      	ldr	r3, [sp, #16]
 80091fe:	4403      	add	r3, r0
 8009200:	9304      	str	r3, [sp, #16]
 8009202:	9b05      	ldr	r3, [sp, #20]
 8009204:	4403      	add	r3, r0
 8009206:	4405      	add	r5, r0
 8009208:	9305      	str	r3, [sp, #20]
 800920a:	9b04      	ldr	r3, [sp, #16]
 800920c:	2b00      	cmp	r3, #0
 800920e:	dd07      	ble.n	8009220 <_dtoa_r+0x818>
 8009210:	ee18 1a10 	vmov	r1, s16
 8009214:	461a      	mov	r2, r3
 8009216:	4620      	mov	r0, r4
 8009218:	f000 ffdc 	bl	800a1d4 <__lshift>
 800921c:	ee08 0a10 	vmov	s16, r0
 8009220:	9b05      	ldr	r3, [sp, #20]
 8009222:	2b00      	cmp	r3, #0
 8009224:	dd05      	ble.n	8009232 <_dtoa_r+0x82a>
 8009226:	4631      	mov	r1, r6
 8009228:	461a      	mov	r2, r3
 800922a:	4620      	mov	r0, r4
 800922c:	f000 ffd2 	bl	800a1d4 <__lshift>
 8009230:	4606      	mov	r6, r0
 8009232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009234:	2b00      	cmp	r3, #0
 8009236:	d06e      	beq.n	8009316 <_dtoa_r+0x90e>
 8009238:	ee18 0a10 	vmov	r0, s16
 800923c:	4631      	mov	r1, r6
 800923e:	f001 f839 	bl	800a2b4 <__mcmp>
 8009242:	2800      	cmp	r0, #0
 8009244:	da67      	bge.n	8009316 <_dtoa_r+0x90e>
 8009246:	9b00      	ldr	r3, [sp, #0]
 8009248:	3b01      	subs	r3, #1
 800924a:	ee18 1a10 	vmov	r1, s16
 800924e:	9300      	str	r3, [sp, #0]
 8009250:	220a      	movs	r2, #10
 8009252:	2300      	movs	r3, #0
 8009254:	4620      	mov	r0, r4
 8009256:	f000 fdc3 	bl	8009de0 <__multadd>
 800925a:	9b08      	ldr	r3, [sp, #32]
 800925c:	ee08 0a10 	vmov	s16, r0
 8009260:	2b00      	cmp	r3, #0
 8009262:	f000 81b1 	beq.w	80095c8 <_dtoa_r+0xbc0>
 8009266:	2300      	movs	r3, #0
 8009268:	4639      	mov	r1, r7
 800926a:	220a      	movs	r2, #10
 800926c:	4620      	mov	r0, r4
 800926e:	f000 fdb7 	bl	8009de0 <__multadd>
 8009272:	9b02      	ldr	r3, [sp, #8]
 8009274:	2b00      	cmp	r3, #0
 8009276:	4607      	mov	r7, r0
 8009278:	f300 808e 	bgt.w	8009398 <_dtoa_r+0x990>
 800927c:	9b06      	ldr	r3, [sp, #24]
 800927e:	2b02      	cmp	r3, #2
 8009280:	dc51      	bgt.n	8009326 <_dtoa_r+0x91e>
 8009282:	e089      	b.n	8009398 <_dtoa_r+0x990>
 8009284:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009286:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800928a:	e74b      	b.n	8009124 <_dtoa_r+0x71c>
 800928c:	9b03      	ldr	r3, [sp, #12]
 800928e:	1e5e      	subs	r6, r3, #1
 8009290:	9b07      	ldr	r3, [sp, #28]
 8009292:	42b3      	cmp	r3, r6
 8009294:	bfbf      	itttt	lt
 8009296:	9b07      	ldrlt	r3, [sp, #28]
 8009298:	9607      	strlt	r6, [sp, #28]
 800929a:	1af2      	sublt	r2, r6, r3
 800929c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800929e:	bfb6      	itet	lt
 80092a0:	189b      	addlt	r3, r3, r2
 80092a2:	1b9e      	subge	r6, r3, r6
 80092a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80092a6:	9b03      	ldr	r3, [sp, #12]
 80092a8:	bfb8      	it	lt
 80092aa:	2600      	movlt	r6, #0
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	bfb7      	itett	lt
 80092b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80092b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80092b8:	1a9d      	sublt	r5, r3, r2
 80092ba:	2300      	movlt	r3, #0
 80092bc:	e734      	b.n	8009128 <_dtoa_r+0x720>
 80092be:	9e07      	ldr	r6, [sp, #28]
 80092c0:	9d04      	ldr	r5, [sp, #16]
 80092c2:	9f08      	ldr	r7, [sp, #32]
 80092c4:	e73b      	b.n	800913e <_dtoa_r+0x736>
 80092c6:	9a07      	ldr	r2, [sp, #28]
 80092c8:	e767      	b.n	800919a <_dtoa_r+0x792>
 80092ca:	9b06      	ldr	r3, [sp, #24]
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	dc18      	bgt.n	8009302 <_dtoa_r+0x8fa>
 80092d0:	f1ba 0f00 	cmp.w	sl, #0
 80092d4:	d115      	bne.n	8009302 <_dtoa_r+0x8fa>
 80092d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092da:	b993      	cbnz	r3, 8009302 <_dtoa_r+0x8fa>
 80092dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80092e0:	0d1b      	lsrs	r3, r3, #20
 80092e2:	051b      	lsls	r3, r3, #20
 80092e4:	b183      	cbz	r3, 8009308 <_dtoa_r+0x900>
 80092e6:	9b04      	ldr	r3, [sp, #16]
 80092e8:	3301      	adds	r3, #1
 80092ea:	9304      	str	r3, [sp, #16]
 80092ec:	9b05      	ldr	r3, [sp, #20]
 80092ee:	3301      	adds	r3, #1
 80092f0:	9305      	str	r3, [sp, #20]
 80092f2:	f04f 0801 	mov.w	r8, #1
 80092f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	f47f af6a 	bne.w	80091d2 <_dtoa_r+0x7ca>
 80092fe:	2001      	movs	r0, #1
 8009300:	e76f      	b.n	80091e2 <_dtoa_r+0x7da>
 8009302:	f04f 0800 	mov.w	r8, #0
 8009306:	e7f6      	b.n	80092f6 <_dtoa_r+0x8ee>
 8009308:	4698      	mov	r8, r3
 800930a:	e7f4      	b.n	80092f6 <_dtoa_r+0x8ee>
 800930c:	f43f af7d 	beq.w	800920a <_dtoa_r+0x802>
 8009310:	4618      	mov	r0, r3
 8009312:	301c      	adds	r0, #28
 8009314:	e772      	b.n	80091fc <_dtoa_r+0x7f4>
 8009316:	9b03      	ldr	r3, [sp, #12]
 8009318:	2b00      	cmp	r3, #0
 800931a:	dc37      	bgt.n	800938c <_dtoa_r+0x984>
 800931c:	9b06      	ldr	r3, [sp, #24]
 800931e:	2b02      	cmp	r3, #2
 8009320:	dd34      	ble.n	800938c <_dtoa_r+0x984>
 8009322:	9b03      	ldr	r3, [sp, #12]
 8009324:	9302      	str	r3, [sp, #8]
 8009326:	9b02      	ldr	r3, [sp, #8]
 8009328:	b96b      	cbnz	r3, 8009346 <_dtoa_r+0x93e>
 800932a:	4631      	mov	r1, r6
 800932c:	2205      	movs	r2, #5
 800932e:	4620      	mov	r0, r4
 8009330:	f000 fd56 	bl	8009de0 <__multadd>
 8009334:	4601      	mov	r1, r0
 8009336:	4606      	mov	r6, r0
 8009338:	ee18 0a10 	vmov	r0, s16
 800933c:	f000 ffba 	bl	800a2b4 <__mcmp>
 8009340:	2800      	cmp	r0, #0
 8009342:	f73f adbb 	bgt.w	8008ebc <_dtoa_r+0x4b4>
 8009346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009348:	9d01      	ldr	r5, [sp, #4]
 800934a:	43db      	mvns	r3, r3
 800934c:	9300      	str	r3, [sp, #0]
 800934e:	f04f 0800 	mov.w	r8, #0
 8009352:	4631      	mov	r1, r6
 8009354:	4620      	mov	r0, r4
 8009356:	f000 fd21 	bl	8009d9c <_Bfree>
 800935a:	2f00      	cmp	r7, #0
 800935c:	f43f aea4 	beq.w	80090a8 <_dtoa_r+0x6a0>
 8009360:	f1b8 0f00 	cmp.w	r8, #0
 8009364:	d005      	beq.n	8009372 <_dtoa_r+0x96a>
 8009366:	45b8      	cmp	r8, r7
 8009368:	d003      	beq.n	8009372 <_dtoa_r+0x96a>
 800936a:	4641      	mov	r1, r8
 800936c:	4620      	mov	r0, r4
 800936e:	f000 fd15 	bl	8009d9c <_Bfree>
 8009372:	4639      	mov	r1, r7
 8009374:	4620      	mov	r0, r4
 8009376:	f000 fd11 	bl	8009d9c <_Bfree>
 800937a:	e695      	b.n	80090a8 <_dtoa_r+0x6a0>
 800937c:	2600      	movs	r6, #0
 800937e:	4637      	mov	r7, r6
 8009380:	e7e1      	b.n	8009346 <_dtoa_r+0x93e>
 8009382:	9700      	str	r7, [sp, #0]
 8009384:	4637      	mov	r7, r6
 8009386:	e599      	b.n	8008ebc <_dtoa_r+0x4b4>
 8009388:	40240000 	.word	0x40240000
 800938c:	9b08      	ldr	r3, [sp, #32]
 800938e:	2b00      	cmp	r3, #0
 8009390:	f000 80ca 	beq.w	8009528 <_dtoa_r+0xb20>
 8009394:	9b03      	ldr	r3, [sp, #12]
 8009396:	9302      	str	r3, [sp, #8]
 8009398:	2d00      	cmp	r5, #0
 800939a:	dd05      	ble.n	80093a8 <_dtoa_r+0x9a0>
 800939c:	4639      	mov	r1, r7
 800939e:	462a      	mov	r2, r5
 80093a0:	4620      	mov	r0, r4
 80093a2:	f000 ff17 	bl	800a1d4 <__lshift>
 80093a6:	4607      	mov	r7, r0
 80093a8:	f1b8 0f00 	cmp.w	r8, #0
 80093ac:	d05b      	beq.n	8009466 <_dtoa_r+0xa5e>
 80093ae:	6879      	ldr	r1, [r7, #4]
 80093b0:	4620      	mov	r0, r4
 80093b2:	f000 fcb3 	bl	8009d1c <_Balloc>
 80093b6:	4605      	mov	r5, r0
 80093b8:	b928      	cbnz	r0, 80093c6 <_dtoa_r+0x9be>
 80093ba:	4b87      	ldr	r3, [pc, #540]	; (80095d8 <_dtoa_r+0xbd0>)
 80093bc:	4602      	mov	r2, r0
 80093be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80093c2:	f7ff bb3b 	b.w	8008a3c <_dtoa_r+0x34>
 80093c6:	693a      	ldr	r2, [r7, #16]
 80093c8:	3202      	adds	r2, #2
 80093ca:	0092      	lsls	r2, r2, #2
 80093cc:	f107 010c 	add.w	r1, r7, #12
 80093d0:	300c      	adds	r0, #12
 80093d2:	f000 fc95 	bl	8009d00 <memcpy>
 80093d6:	2201      	movs	r2, #1
 80093d8:	4629      	mov	r1, r5
 80093da:	4620      	mov	r0, r4
 80093dc:	f000 fefa 	bl	800a1d4 <__lshift>
 80093e0:	9b01      	ldr	r3, [sp, #4]
 80093e2:	f103 0901 	add.w	r9, r3, #1
 80093e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80093ea:	4413      	add	r3, r2
 80093ec:	9305      	str	r3, [sp, #20]
 80093ee:	f00a 0301 	and.w	r3, sl, #1
 80093f2:	46b8      	mov	r8, r7
 80093f4:	9304      	str	r3, [sp, #16]
 80093f6:	4607      	mov	r7, r0
 80093f8:	4631      	mov	r1, r6
 80093fa:	ee18 0a10 	vmov	r0, s16
 80093fe:	f7ff fa77 	bl	80088f0 <quorem>
 8009402:	4641      	mov	r1, r8
 8009404:	9002      	str	r0, [sp, #8]
 8009406:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800940a:	ee18 0a10 	vmov	r0, s16
 800940e:	f000 ff51 	bl	800a2b4 <__mcmp>
 8009412:	463a      	mov	r2, r7
 8009414:	9003      	str	r0, [sp, #12]
 8009416:	4631      	mov	r1, r6
 8009418:	4620      	mov	r0, r4
 800941a:	f000 ff67 	bl	800a2ec <__mdiff>
 800941e:	68c2      	ldr	r2, [r0, #12]
 8009420:	f109 3bff 	add.w	fp, r9, #4294967295
 8009424:	4605      	mov	r5, r0
 8009426:	bb02      	cbnz	r2, 800946a <_dtoa_r+0xa62>
 8009428:	4601      	mov	r1, r0
 800942a:	ee18 0a10 	vmov	r0, s16
 800942e:	f000 ff41 	bl	800a2b4 <__mcmp>
 8009432:	4602      	mov	r2, r0
 8009434:	4629      	mov	r1, r5
 8009436:	4620      	mov	r0, r4
 8009438:	9207      	str	r2, [sp, #28]
 800943a:	f000 fcaf 	bl	8009d9c <_Bfree>
 800943e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009442:	ea43 0102 	orr.w	r1, r3, r2
 8009446:	9b04      	ldr	r3, [sp, #16]
 8009448:	430b      	orrs	r3, r1
 800944a:	464d      	mov	r5, r9
 800944c:	d10f      	bne.n	800946e <_dtoa_r+0xa66>
 800944e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009452:	d02a      	beq.n	80094aa <_dtoa_r+0xaa2>
 8009454:	9b03      	ldr	r3, [sp, #12]
 8009456:	2b00      	cmp	r3, #0
 8009458:	dd02      	ble.n	8009460 <_dtoa_r+0xa58>
 800945a:	9b02      	ldr	r3, [sp, #8]
 800945c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009460:	f88b a000 	strb.w	sl, [fp]
 8009464:	e775      	b.n	8009352 <_dtoa_r+0x94a>
 8009466:	4638      	mov	r0, r7
 8009468:	e7ba      	b.n	80093e0 <_dtoa_r+0x9d8>
 800946a:	2201      	movs	r2, #1
 800946c:	e7e2      	b.n	8009434 <_dtoa_r+0xa2c>
 800946e:	9b03      	ldr	r3, [sp, #12]
 8009470:	2b00      	cmp	r3, #0
 8009472:	db04      	blt.n	800947e <_dtoa_r+0xa76>
 8009474:	9906      	ldr	r1, [sp, #24]
 8009476:	430b      	orrs	r3, r1
 8009478:	9904      	ldr	r1, [sp, #16]
 800947a:	430b      	orrs	r3, r1
 800947c:	d122      	bne.n	80094c4 <_dtoa_r+0xabc>
 800947e:	2a00      	cmp	r2, #0
 8009480:	ddee      	ble.n	8009460 <_dtoa_r+0xa58>
 8009482:	ee18 1a10 	vmov	r1, s16
 8009486:	2201      	movs	r2, #1
 8009488:	4620      	mov	r0, r4
 800948a:	f000 fea3 	bl	800a1d4 <__lshift>
 800948e:	4631      	mov	r1, r6
 8009490:	ee08 0a10 	vmov	s16, r0
 8009494:	f000 ff0e 	bl	800a2b4 <__mcmp>
 8009498:	2800      	cmp	r0, #0
 800949a:	dc03      	bgt.n	80094a4 <_dtoa_r+0xa9c>
 800949c:	d1e0      	bne.n	8009460 <_dtoa_r+0xa58>
 800949e:	f01a 0f01 	tst.w	sl, #1
 80094a2:	d0dd      	beq.n	8009460 <_dtoa_r+0xa58>
 80094a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80094a8:	d1d7      	bne.n	800945a <_dtoa_r+0xa52>
 80094aa:	2339      	movs	r3, #57	; 0x39
 80094ac:	f88b 3000 	strb.w	r3, [fp]
 80094b0:	462b      	mov	r3, r5
 80094b2:	461d      	mov	r5, r3
 80094b4:	3b01      	subs	r3, #1
 80094b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80094ba:	2a39      	cmp	r2, #57	; 0x39
 80094bc:	d071      	beq.n	80095a2 <_dtoa_r+0xb9a>
 80094be:	3201      	adds	r2, #1
 80094c0:	701a      	strb	r2, [r3, #0]
 80094c2:	e746      	b.n	8009352 <_dtoa_r+0x94a>
 80094c4:	2a00      	cmp	r2, #0
 80094c6:	dd07      	ble.n	80094d8 <_dtoa_r+0xad0>
 80094c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80094cc:	d0ed      	beq.n	80094aa <_dtoa_r+0xaa2>
 80094ce:	f10a 0301 	add.w	r3, sl, #1
 80094d2:	f88b 3000 	strb.w	r3, [fp]
 80094d6:	e73c      	b.n	8009352 <_dtoa_r+0x94a>
 80094d8:	9b05      	ldr	r3, [sp, #20]
 80094da:	f809 ac01 	strb.w	sl, [r9, #-1]
 80094de:	4599      	cmp	r9, r3
 80094e0:	d047      	beq.n	8009572 <_dtoa_r+0xb6a>
 80094e2:	ee18 1a10 	vmov	r1, s16
 80094e6:	2300      	movs	r3, #0
 80094e8:	220a      	movs	r2, #10
 80094ea:	4620      	mov	r0, r4
 80094ec:	f000 fc78 	bl	8009de0 <__multadd>
 80094f0:	45b8      	cmp	r8, r7
 80094f2:	ee08 0a10 	vmov	s16, r0
 80094f6:	f04f 0300 	mov.w	r3, #0
 80094fa:	f04f 020a 	mov.w	r2, #10
 80094fe:	4641      	mov	r1, r8
 8009500:	4620      	mov	r0, r4
 8009502:	d106      	bne.n	8009512 <_dtoa_r+0xb0a>
 8009504:	f000 fc6c 	bl	8009de0 <__multadd>
 8009508:	4680      	mov	r8, r0
 800950a:	4607      	mov	r7, r0
 800950c:	f109 0901 	add.w	r9, r9, #1
 8009510:	e772      	b.n	80093f8 <_dtoa_r+0x9f0>
 8009512:	f000 fc65 	bl	8009de0 <__multadd>
 8009516:	4639      	mov	r1, r7
 8009518:	4680      	mov	r8, r0
 800951a:	2300      	movs	r3, #0
 800951c:	220a      	movs	r2, #10
 800951e:	4620      	mov	r0, r4
 8009520:	f000 fc5e 	bl	8009de0 <__multadd>
 8009524:	4607      	mov	r7, r0
 8009526:	e7f1      	b.n	800950c <_dtoa_r+0xb04>
 8009528:	9b03      	ldr	r3, [sp, #12]
 800952a:	9302      	str	r3, [sp, #8]
 800952c:	9d01      	ldr	r5, [sp, #4]
 800952e:	ee18 0a10 	vmov	r0, s16
 8009532:	4631      	mov	r1, r6
 8009534:	f7ff f9dc 	bl	80088f0 <quorem>
 8009538:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800953c:	9b01      	ldr	r3, [sp, #4]
 800953e:	f805 ab01 	strb.w	sl, [r5], #1
 8009542:	1aea      	subs	r2, r5, r3
 8009544:	9b02      	ldr	r3, [sp, #8]
 8009546:	4293      	cmp	r3, r2
 8009548:	dd09      	ble.n	800955e <_dtoa_r+0xb56>
 800954a:	ee18 1a10 	vmov	r1, s16
 800954e:	2300      	movs	r3, #0
 8009550:	220a      	movs	r2, #10
 8009552:	4620      	mov	r0, r4
 8009554:	f000 fc44 	bl	8009de0 <__multadd>
 8009558:	ee08 0a10 	vmov	s16, r0
 800955c:	e7e7      	b.n	800952e <_dtoa_r+0xb26>
 800955e:	9b02      	ldr	r3, [sp, #8]
 8009560:	2b00      	cmp	r3, #0
 8009562:	bfc8      	it	gt
 8009564:	461d      	movgt	r5, r3
 8009566:	9b01      	ldr	r3, [sp, #4]
 8009568:	bfd8      	it	le
 800956a:	2501      	movle	r5, #1
 800956c:	441d      	add	r5, r3
 800956e:	f04f 0800 	mov.w	r8, #0
 8009572:	ee18 1a10 	vmov	r1, s16
 8009576:	2201      	movs	r2, #1
 8009578:	4620      	mov	r0, r4
 800957a:	f000 fe2b 	bl	800a1d4 <__lshift>
 800957e:	4631      	mov	r1, r6
 8009580:	ee08 0a10 	vmov	s16, r0
 8009584:	f000 fe96 	bl	800a2b4 <__mcmp>
 8009588:	2800      	cmp	r0, #0
 800958a:	dc91      	bgt.n	80094b0 <_dtoa_r+0xaa8>
 800958c:	d102      	bne.n	8009594 <_dtoa_r+0xb8c>
 800958e:	f01a 0f01 	tst.w	sl, #1
 8009592:	d18d      	bne.n	80094b0 <_dtoa_r+0xaa8>
 8009594:	462b      	mov	r3, r5
 8009596:	461d      	mov	r5, r3
 8009598:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800959c:	2a30      	cmp	r2, #48	; 0x30
 800959e:	d0fa      	beq.n	8009596 <_dtoa_r+0xb8e>
 80095a0:	e6d7      	b.n	8009352 <_dtoa_r+0x94a>
 80095a2:	9a01      	ldr	r2, [sp, #4]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d184      	bne.n	80094b2 <_dtoa_r+0xaaa>
 80095a8:	9b00      	ldr	r3, [sp, #0]
 80095aa:	3301      	adds	r3, #1
 80095ac:	9300      	str	r3, [sp, #0]
 80095ae:	2331      	movs	r3, #49	; 0x31
 80095b0:	7013      	strb	r3, [r2, #0]
 80095b2:	e6ce      	b.n	8009352 <_dtoa_r+0x94a>
 80095b4:	4b09      	ldr	r3, [pc, #36]	; (80095dc <_dtoa_r+0xbd4>)
 80095b6:	f7ff ba95 	b.w	8008ae4 <_dtoa_r+0xdc>
 80095ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095bc:	2b00      	cmp	r3, #0
 80095be:	f47f aa6e 	bne.w	8008a9e <_dtoa_r+0x96>
 80095c2:	4b07      	ldr	r3, [pc, #28]	; (80095e0 <_dtoa_r+0xbd8>)
 80095c4:	f7ff ba8e 	b.w	8008ae4 <_dtoa_r+0xdc>
 80095c8:	9b02      	ldr	r3, [sp, #8]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	dcae      	bgt.n	800952c <_dtoa_r+0xb24>
 80095ce:	9b06      	ldr	r3, [sp, #24]
 80095d0:	2b02      	cmp	r3, #2
 80095d2:	f73f aea8 	bgt.w	8009326 <_dtoa_r+0x91e>
 80095d6:	e7a9      	b.n	800952c <_dtoa_r+0xb24>
 80095d8:	0800b9e0 	.word	0x0800b9e0
 80095dc:	0800b7e4 	.word	0x0800b7e4
 80095e0:	0800b961 	.word	0x0800b961

080095e4 <rshift>:
 80095e4:	6903      	ldr	r3, [r0, #16]
 80095e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80095ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80095ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 80095f2:	f100 0414 	add.w	r4, r0, #20
 80095f6:	dd45      	ble.n	8009684 <rshift+0xa0>
 80095f8:	f011 011f 	ands.w	r1, r1, #31
 80095fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009600:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009604:	d10c      	bne.n	8009620 <rshift+0x3c>
 8009606:	f100 0710 	add.w	r7, r0, #16
 800960a:	4629      	mov	r1, r5
 800960c:	42b1      	cmp	r1, r6
 800960e:	d334      	bcc.n	800967a <rshift+0x96>
 8009610:	1a9b      	subs	r3, r3, r2
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	1eea      	subs	r2, r5, #3
 8009616:	4296      	cmp	r6, r2
 8009618:	bf38      	it	cc
 800961a:	2300      	movcc	r3, #0
 800961c:	4423      	add	r3, r4
 800961e:	e015      	b.n	800964c <rshift+0x68>
 8009620:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009624:	f1c1 0820 	rsb	r8, r1, #32
 8009628:	40cf      	lsrs	r7, r1
 800962a:	f105 0e04 	add.w	lr, r5, #4
 800962e:	46a1      	mov	r9, r4
 8009630:	4576      	cmp	r6, lr
 8009632:	46f4      	mov	ip, lr
 8009634:	d815      	bhi.n	8009662 <rshift+0x7e>
 8009636:	1a9a      	subs	r2, r3, r2
 8009638:	0092      	lsls	r2, r2, #2
 800963a:	3a04      	subs	r2, #4
 800963c:	3501      	adds	r5, #1
 800963e:	42ae      	cmp	r6, r5
 8009640:	bf38      	it	cc
 8009642:	2200      	movcc	r2, #0
 8009644:	18a3      	adds	r3, r4, r2
 8009646:	50a7      	str	r7, [r4, r2]
 8009648:	b107      	cbz	r7, 800964c <rshift+0x68>
 800964a:	3304      	adds	r3, #4
 800964c:	1b1a      	subs	r2, r3, r4
 800964e:	42a3      	cmp	r3, r4
 8009650:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009654:	bf08      	it	eq
 8009656:	2300      	moveq	r3, #0
 8009658:	6102      	str	r2, [r0, #16]
 800965a:	bf08      	it	eq
 800965c:	6143      	streq	r3, [r0, #20]
 800965e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009662:	f8dc c000 	ldr.w	ip, [ip]
 8009666:	fa0c fc08 	lsl.w	ip, ip, r8
 800966a:	ea4c 0707 	orr.w	r7, ip, r7
 800966e:	f849 7b04 	str.w	r7, [r9], #4
 8009672:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009676:	40cf      	lsrs	r7, r1
 8009678:	e7da      	b.n	8009630 <rshift+0x4c>
 800967a:	f851 cb04 	ldr.w	ip, [r1], #4
 800967e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009682:	e7c3      	b.n	800960c <rshift+0x28>
 8009684:	4623      	mov	r3, r4
 8009686:	e7e1      	b.n	800964c <rshift+0x68>

08009688 <__hexdig_fun>:
 8009688:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800968c:	2b09      	cmp	r3, #9
 800968e:	d802      	bhi.n	8009696 <__hexdig_fun+0xe>
 8009690:	3820      	subs	r0, #32
 8009692:	b2c0      	uxtb	r0, r0
 8009694:	4770      	bx	lr
 8009696:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800969a:	2b05      	cmp	r3, #5
 800969c:	d801      	bhi.n	80096a2 <__hexdig_fun+0x1a>
 800969e:	3847      	subs	r0, #71	; 0x47
 80096a0:	e7f7      	b.n	8009692 <__hexdig_fun+0xa>
 80096a2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80096a6:	2b05      	cmp	r3, #5
 80096a8:	d801      	bhi.n	80096ae <__hexdig_fun+0x26>
 80096aa:	3827      	subs	r0, #39	; 0x27
 80096ac:	e7f1      	b.n	8009692 <__hexdig_fun+0xa>
 80096ae:	2000      	movs	r0, #0
 80096b0:	4770      	bx	lr
	...

080096b4 <__gethex>:
 80096b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096b8:	ed2d 8b02 	vpush	{d8}
 80096bc:	b089      	sub	sp, #36	; 0x24
 80096be:	ee08 0a10 	vmov	s16, r0
 80096c2:	9304      	str	r3, [sp, #16]
 80096c4:	4bb4      	ldr	r3, [pc, #720]	; (8009998 <__gethex+0x2e4>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	9301      	str	r3, [sp, #4]
 80096ca:	4618      	mov	r0, r3
 80096cc:	468b      	mov	fp, r1
 80096ce:	4690      	mov	r8, r2
 80096d0:	f7f6 fd7e 	bl	80001d0 <strlen>
 80096d4:	9b01      	ldr	r3, [sp, #4]
 80096d6:	f8db 2000 	ldr.w	r2, [fp]
 80096da:	4403      	add	r3, r0
 80096dc:	4682      	mov	sl, r0
 80096de:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80096e2:	9305      	str	r3, [sp, #20]
 80096e4:	1c93      	adds	r3, r2, #2
 80096e6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80096ea:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80096ee:	32fe      	adds	r2, #254	; 0xfe
 80096f0:	18d1      	adds	r1, r2, r3
 80096f2:	461f      	mov	r7, r3
 80096f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80096f8:	9100      	str	r1, [sp, #0]
 80096fa:	2830      	cmp	r0, #48	; 0x30
 80096fc:	d0f8      	beq.n	80096f0 <__gethex+0x3c>
 80096fe:	f7ff ffc3 	bl	8009688 <__hexdig_fun>
 8009702:	4604      	mov	r4, r0
 8009704:	2800      	cmp	r0, #0
 8009706:	d13a      	bne.n	800977e <__gethex+0xca>
 8009708:	9901      	ldr	r1, [sp, #4]
 800970a:	4652      	mov	r2, sl
 800970c:	4638      	mov	r0, r7
 800970e:	f001 fa33 	bl	800ab78 <strncmp>
 8009712:	4605      	mov	r5, r0
 8009714:	2800      	cmp	r0, #0
 8009716:	d168      	bne.n	80097ea <__gethex+0x136>
 8009718:	f817 000a 	ldrb.w	r0, [r7, sl]
 800971c:	eb07 060a 	add.w	r6, r7, sl
 8009720:	f7ff ffb2 	bl	8009688 <__hexdig_fun>
 8009724:	2800      	cmp	r0, #0
 8009726:	d062      	beq.n	80097ee <__gethex+0x13a>
 8009728:	4633      	mov	r3, r6
 800972a:	7818      	ldrb	r0, [r3, #0]
 800972c:	2830      	cmp	r0, #48	; 0x30
 800972e:	461f      	mov	r7, r3
 8009730:	f103 0301 	add.w	r3, r3, #1
 8009734:	d0f9      	beq.n	800972a <__gethex+0x76>
 8009736:	f7ff ffa7 	bl	8009688 <__hexdig_fun>
 800973a:	2301      	movs	r3, #1
 800973c:	fab0 f480 	clz	r4, r0
 8009740:	0964      	lsrs	r4, r4, #5
 8009742:	4635      	mov	r5, r6
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	463a      	mov	r2, r7
 8009748:	4616      	mov	r6, r2
 800974a:	3201      	adds	r2, #1
 800974c:	7830      	ldrb	r0, [r6, #0]
 800974e:	f7ff ff9b 	bl	8009688 <__hexdig_fun>
 8009752:	2800      	cmp	r0, #0
 8009754:	d1f8      	bne.n	8009748 <__gethex+0x94>
 8009756:	9901      	ldr	r1, [sp, #4]
 8009758:	4652      	mov	r2, sl
 800975a:	4630      	mov	r0, r6
 800975c:	f001 fa0c 	bl	800ab78 <strncmp>
 8009760:	b980      	cbnz	r0, 8009784 <__gethex+0xd0>
 8009762:	b94d      	cbnz	r5, 8009778 <__gethex+0xc4>
 8009764:	eb06 050a 	add.w	r5, r6, sl
 8009768:	462a      	mov	r2, r5
 800976a:	4616      	mov	r6, r2
 800976c:	3201      	adds	r2, #1
 800976e:	7830      	ldrb	r0, [r6, #0]
 8009770:	f7ff ff8a 	bl	8009688 <__hexdig_fun>
 8009774:	2800      	cmp	r0, #0
 8009776:	d1f8      	bne.n	800976a <__gethex+0xb6>
 8009778:	1bad      	subs	r5, r5, r6
 800977a:	00ad      	lsls	r5, r5, #2
 800977c:	e004      	b.n	8009788 <__gethex+0xd4>
 800977e:	2400      	movs	r4, #0
 8009780:	4625      	mov	r5, r4
 8009782:	e7e0      	b.n	8009746 <__gethex+0x92>
 8009784:	2d00      	cmp	r5, #0
 8009786:	d1f7      	bne.n	8009778 <__gethex+0xc4>
 8009788:	7833      	ldrb	r3, [r6, #0]
 800978a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800978e:	2b50      	cmp	r3, #80	; 0x50
 8009790:	d13b      	bne.n	800980a <__gethex+0x156>
 8009792:	7873      	ldrb	r3, [r6, #1]
 8009794:	2b2b      	cmp	r3, #43	; 0x2b
 8009796:	d02c      	beq.n	80097f2 <__gethex+0x13e>
 8009798:	2b2d      	cmp	r3, #45	; 0x2d
 800979a:	d02e      	beq.n	80097fa <__gethex+0x146>
 800979c:	1c71      	adds	r1, r6, #1
 800979e:	f04f 0900 	mov.w	r9, #0
 80097a2:	7808      	ldrb	r0, [r1, #0]
 80097a4:	f7ff ff70 	bl	8009688 <__hexdig_fun>
 80097a8:	1e43      	subs	r3, r0, #1
 80097aa:	b2db      	uxtb	r3, r3
 80097ac:	2b18      	cmp	r3, #24
 80097ae:	d82c      	bhi.n	800980a <__gethex+0x156>
 80097b0:	f1a0 0210 	sub.w	r2, r0, #16
 80097b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80097b8:	f7ff ff66 	bl	8009688 <__hexdig_fun>
 80097bc:	1e43      	subs	r3, r0, #1
 80097be:	b2db      	uxtb	r3, r3
 80097c0:	2b18      	cmp	r3, #24
 80097c2:	d91d      	bls.n	8009800 <__gethex+0x14c>
 80097c4:	f1b9 0f00 	cmp.w	r9, #0
 80097c8:	d000      	beq.n	80097cc <__gethex+0x118>
 80097ca:	4252      	negs	r2, r2
 80097cc:	4415      	add	r5, r2
 80097ce:	f8cb 1000 	str.w	r1, [fp]
 80097d2:	b1e4      	cbz	r4, 800980e <__gethex+0x15a>
 80097d4:	9b00      	ldr	r3, [sp, #0]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	bf14      	ite	ne
 80097da:	2700      	movne	r7, #0
 80097dc:	2706      	moveq	r7, #6
 80097de:	4638      	mov	r0, r7
 80097e0:	b009      	add	sp, #36	; 0x24
 80097e2:	ecbd 8b02 	vpop	{d8}
 80097e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ea:	463e      	mov	r6, r7
 80097ec:	4625      	mov	r5, r4
 80097ee:	2401      	movs	r4, #1
 80097f0:	e7ca      	b.n	8009788 <__gethex+0xd4>
 80097f2:	f04f 0900 	mov.w	r9, #0
 80097f6:	1cb1      	adds	r1, r6, #2
 80097f8:	e7d3      	b.n	80097a2 <__gethex+0xee>
 80097fa:	f04f 0901 	mov.w	r9, #1
 80097fe:	e7fa      	b.n	80097f6 <__gethex+0x142>
 8009800:	230a      	movs	r3, #10
 8009802:	fb03 0202 	mla	r2, r3, r2, r0
 8009806:	3a10      	subs	r2, #16
 8009808:	e7d4      	b.n	80097b4 <__gethex+0x100>
 800980a:	4631      	mov	r1, r6
 800980c:	e7df      	b.n	80097ce <__gethex+0x11a>
 800980e:	1bf3      	subs	r3, r6, r7
 8009810:	3b01      	subs	r3, #1
 8009812:	4621      	mov	r1, r4
 8009814:	2b07      	cmp	r3, #7
 8009816:	dc0b      	bgt.n	8009830 <__gethex+0x17c>
 8009818:	ee18 0a10 	vmov	r0, s16
 800981c:	f000 fa7e 	bl	8009d1c <_Balloc>
 8009820:	4604      	mov	r4, r0
 8009822:	b940      	cbnz	r0, 8009836 <__gethex+0x182>
 8009824:	4b5d      	ldr	r3, [pc, #372]	; (800999c <__gethex+0x2e8>)
 8009826:	4602      	mov	r2, r0
 8009828:	21de      	movs	r1, #222	; 0xde
 800982a:	485d      	ldr	r0, [pc, #372]	; (80099a0 <__gethex+0x2ec>)
 800982c:	f001 f9c6 	bl	800abbc <__assert_func>
 8009830:	3101      	adds	r1, #1
 8009832:	105b      	asrs	r3, r3, #1
 8009834:	e7ee      	b.n	8009814 <__gethex+0x160>
 8009836:	f100 0914 	add.w	r9, r0, #20
 800983a:	f04f 0b00 	mov.w	fp, #0
 800983e:	f1ca 0301 	rsb	r3, sl, #1
 8009842:	f8cd 9008 	str.w	r9, [sp, #8]
 8009846:	f8cd b000 	str.w	fp, [sp]
 800984a:	9306      	str	r3, [sp, #24]
 800984c:	42b7      	cmp	r7, r6
 800984e:	d340      	bcc.n	80098d2 <__gethex+0x21e>
 8009850:	9802      	ldr	r0, [sp, #8]
 8009852:	9b00      	ldr	r3, [sp, #0]
 8009854:	f840 3b04 	str.w	r3, [r0], #4
 8009858:	eba0 0009 	sub.w	r0, r0, r9
 800985c:	1080      	asrs	r0, r0, #2
 800985e:	0146      	lsls	r6, r0, #5
 8009860:	6120      	str	r0, [r4, #16]
 8009862:	4618      	mov	r0, r3
 8009864:	f000 fb4c 	bl	8009f00 <__hi0bits>
 8009868:	1a30      	subs	r0, r6, r0
 800986a:	f8d8 6000 	ldr.w	r6, [r8]
 800986e:	42b0      	cmp	r0, r6
 8009870:	dd63      	ble.n	800993a <__gethex+0x286>
 8009872:	1b87      	subs	r7, r0, r6
 8009874:	4639      	mov	r1, r7
 8009876:	4620      	mov	r0, r4
 8009878:	f000 fef0 	bl	800a65c <__any_on>
 800987c:	4682      	mov	sl, r0
 800987e:	b1a8      	cbz	r0, 80098ac <__gethex+0x1f8>
 8009880:	1e7b      	subs	r3, r7, #1
 8009882:	1159      	asrs	r1, r3, #5
 8009884:	f003 021f 	and.w	r2, r3, #31
 8009888:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800988c:	f04f 0a01 	mov.w	sl, #1
 8009890:	fa0a f202 	lsl.w	r2, sl, r2
 8009894:	420a      	tst	r2, r1
 8009896:	d009      	beq.n	80098ac <__gethex+0x1f8>
 8009898:	4553      	cmp	r3, sl
 800989a:	dd05      	ble.n	80098a8 <__gethex+0x1f4>
 800989c:	1eb9      	subs	r1, r7, #2
 800989e:	4620      	mov	r0, r4
 80098a0:	f000 fedc 	bl	800a65c <__any_on>
 80098a4:	2800      	cmp	r0, #0
 80098a6:	d145      	bne.n	8009934 <__gethex+0x280>
 80098a8:	f04f 0a02 	mov.w	sl, #2
 80098ac:	4639      	mov	r1, r7
 80098ae:	4620      	mov	r0, r4
 80098b0:	f7ff fe98 	bl	80095e4 <rshift>
 80098b4:	443d      	add	r5, r7
 80098b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80098ba:	42ab      	cmp	r3, r5
 80098bc:	da4c      	bge.n	8009958 <__gethex+0x2a4>
 80098be:	ee18 0a10 	vmov	r0, s16
 80098c2:	4621      	mov	r1, r4
 80098c4:	f000 fa6a 	bl	8009d9c <_Bfree>
 80098c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80098ca:	2300      	movs	r3, #0
 80098cc:	6013      	str	r3, [r2, #0]
 80098ce:	27a3      	movs	r7, #163	; 0xa3
 80098d0:	e785      	b.n	80097de <__gethex+0x12a>
 80098d2:	1e73      	subs	r3, r6, #1
 80098d4:	9a05      	ldr	r2, [sp, #20]
 80098d6:	9303      	str	r3, [sp, #12]
 80098d8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80098dc:	4293      	cmp	r3, r2
 80098de:	d019      	beq.n	8009914 <__gethex+0x260>
 80098e0:	f1bb 0f20 	cmp.w	fp, #32
 80098e4:	d107      	bne.n	80098f6 <__gethex+0x242>
 80098e6:	9b02      	ldr	r3, [sp, #8]
 80098e8:	9a00      	ldr	r2, [sp, #0]
 80098ea:	f843 2b04 	str.w	r2, [r3], #4
 80098ee:	9302      	str	r3, [sp, #8]
 80098f0:	2300      	movs	r3, #0
 80098f2:	9300      	str	r3, [sp, #0]
 80098f4:	469b      	mov	fp, r3
 80098f6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80098fa:	f7ff fec5 	bl	8009688 <__hexdig_fun>
 80098fe:	9b00      	ldr	r3, [sp, #0]
 8009900:	f000 000f 	and.w	r0, r0, #15
 8009904:	fa00 f00b 	lsl.w	r0, r0, fp
 8009908:	4303      	orrs	r3, r0
 800990a:	9300      	str	r3, [sp, #0]
 800990c:	f10b 0b04 	add.w	fp, fp, #4
 8009910:	9b03      	ldr	r3, [sp, #12]
 8009912:	e00d      	b.n	8009930 <__gethex+0x27c>
 8009914:	9b03      	ldr	r3, [sp, #12]
 8009916:	9a06      	ldr	r2, [sp, #24]
 8009918:	4413      	add	r3, r2
 800991a:	42bb      	cmp	r3, r7
 800991c:	d3e0      	bcc.n	80098e0 <__gethex+0x22c>
 800991e:	4618      	mov	r0, r3
 8009920:	9901      	ldr	r1, [sp, #4]
 8009922:	9307      	str	r3, [sp, #28]
 8009924:	4652      	mov	r2, sl
 8009926:	f001 f927 	bl	800ab78 <strncmp>
 800992a:	9b07      	ldr	r3, [sp, #28]
 800992c:	2800      	cmp	r0, #0
 800992e:	d1d7      	bne.n	80098e0 <__gethex+0x22c>
 8009930:	461e      	mov	r6, r3
 8009932:	e78b      	b.n	800984c <__gethex+0x198>
 8009934:	f04f 0a03 	mov.w	sl, #3
 8009938:	e7b8      	b.n	80098ac <__gethex+0x1f8>
 800993a:	da0a      	bge.n	8009952 <__gethex+0x29e>
 800993c:	1a37      	subs	r7, r6, r0
 800993e:	4621      	mov	r1, r4
 8009940:	ee18 0a10 	vmov	r0, s16
 8009944:	463a      	mov	r2, r7
 8009946:	f000 fc45 	bl	800a1d4 <__lshift>
 800994a:	1bed      	subs	r5, r5, r7
 800994c:	4604      	mov	r4, r0
 800994e:	f100 0914 	add.w	r9, r0, #20
 8009952:	f04f 0a00 	mov.w	sl, #0
 8009956:	e7ae      	b.n	80098b6 <__gethex+0x202>
 8009958:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800995c:	42a8      	cmp	r0, r5
 800995e:	dd72      	ble.n	8009a46 <__gethex+0x392>
 8009960:	1b45      	subs	r5, r0, r5
 8009962:	42ae      	cmp	r6, r5
 8009964:	dc36      	bgt.n	80099d4 <__gethex+0x320>
 8009966:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800996a:	2b02      	cmp	r3, #2
 800996c:	d02a      	beq.n	80099c4 <__gethex+0x310>
 800996e:	2b03      	cmp	r3, #3
 8009970:	d02c      	beq.n	80099cc <__gethex+0x318>
 8009972:	2b01      	cmp	r3, #1
 8009974:	d11c      	bne.n	80099b0 <__gethex+0x2fc>
 8009976:	42ae      	cmp	r6, r5
 8009978:	d11a      	bne.n	80099b0 <__gethex+0x2fc>
 800997a:	2e01      	cmp	r6, #1
 800997c:	d112      	bne.n	80099a4 <__gethex+0x2f0>
 800997e:	9a04      	ldr	r2, [sp, #16]
 8009980:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009984:	6013      	str	r3, [r2, #0]
 8009986:	2301      	movs	r3, #1
 8009988:	6123      	str	r3, [r4, #16]
 800998a:	f8c9 3000 	str.w	r3, [r9]
 800998e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009990:	2762      	movs	r7, #98	; 0x62
 8009992:	601c      	str	r4, [r3, #0]
 8009994:	e723      	b.n	80097de <__gethex+0x12a>
 8009996:	bf00      	nop
 8009998:	0800ba58 	.word	0x0800ba58
 800999c:	0800b9e0 	.word	0x0800b9e0
 80099a0:	0800b9f1 	.word	0x0800b9f1
 80099a4:	1e71      	subs	r1, r6, #1
 80099a6:	4620      	mov	r0, r4
 80099a8:	f000 fe58 	bl	800a65c <__any_on>
 80099ac:	2800      	cmp	r0, #0
 80099ae:	d1e6      	bne.n	800997e <__gethex+0x2ca>
 80099b0:	ee18 0a10 	vmov	r0, s16
 80099b4:	4621      	mov	r1, r4
 80099b6:	f000 f9f1 	bl	8009d9c <_Bfree>
 80099ba:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80099bc:	2300      	movs	r3, #0
 80099be:	6013      	str	r3, [r2, #0]
 80099c0:	2750      	movs	r7, #80	; 0x50
 80099c2:	e70c      	b.n	80097de <__gethex+0x12a>
 80099c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d1f2      	bne.n	80099b0 <__gethex+0x2fc>
 80099ca:	e7d8      	b.n	800997e <__gethex+0x2ca>
 80099cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d1d5      	bne.n	800997e <__gethex+0x2ca>
 80099d2:	e7ed      	b.n	80099b0 <__gethex+0x2fc>
 80099d4:	1e6f      	subs	r7, r5, #1
 80099d6:	f1ba 0f00 	cmp.w	sl, #0
 80099da:	d131      	bne.n	8009a40 <__gethex+0x38c>
 80099dc:	b127      	cbz	r7, 80099e8 <__gethex+0x334>
 80099de:	4639      	mov	r1, r7
 80099e0:	4620      	mov	r0, r4
 80099e2:	f000 fe3b 	bl	800a65c <__any_on>
 80099e6:	4682      	mov	sl, r0
 80099e8:	117b      	asrs	r3, r7, #5
 80099ea:	2101      	movs	r1, #1
 80099ec:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80099f0:	f007 071f 	and.w	r7, r7, #31
 80099f4:	fa01 f707 	lsl.w	r7, r1, r7
 80099f8:	421f      	tst	r7, r3
 80099fa:	4629      	mov	r1, r5
 80099fc:	4620      	mov	r0, r4
 80099fe:	bf18      	it	ne
 8009a00:	f04a 0a02 	orrne.w	sl, sl, #2
 8009a04:	1b76      	subs	r6, r6, r5
 8009a06:	f7ff fded 	bl	80095e4 <rshift>
 8009a0a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009a0e:	2702      	movs	r7, #2
 8009a10:	f1ba 0f00 	cmp.w	sl, #0
 8009a14:	d048      	beq.n	8009aa8 <__gethex+0x3f4>
 8009a16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009a1a:	2b02      	cmp	r3, #2
 8009a1c:	d015      	beq.n	8009a4a <__gethex+0x396>
 8009a1e:	2b03      	cmp	r3, #3
 8009a20:	d017      	beq.n	8009a52 <__gethex+0x39e>
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d109      	bne.n	8009a3a <__gethex+0x386>
 8009a26:	f01a 0f02 	tst.w	sl, #2
 8009a2a:	d006      	beq.n	8009a3a <__gethex+0x386>
 8009a2c:	f8d9 0000 	ldr.w	r0, [r9]
 8009a30:	ea4a 0a00 	orr.w	sl, sl, r0
 8009a34:	f01a 0f01 	tst.w	sl, #1
 8009a38:	d10e      	bne.n	8009a58 <__gethex+0x3a4>
 8009a3a:	f047 0710 	orr.w	r7, r7, #16
 8009a3e:	e033      	b.n	8009aa8 <__gethex+0x3f4>
 8009a40:	f04f 0a01 	mov.w	sl, #1
 8009a44:	e7d0      	b.n	80099e8 <__gethex+0x334>
 8009a46:	2701      	movs	r7, #1
 8009a48:	e7e2      	b.n	8009a10 <__gethex+0x35c>
 8009a4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a4c:	f1c3 0301 	rsb	r3, r3, #1
 8009a50:	9315      	str	r3, [sp, #84]	; 0x54
 8009a52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d0f0      	beq.n	8009a3a <__gethex+0x386>
 8009a58:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009a5c:	f104 0314 	add.w	r3, r4, #20
 8009a60:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009a64:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009a68:	f04f 0c00 	mov.w	ip, #0
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a72:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009a76:	d01c      	beq.n	8009ab2 <__gethex+0x3fe>
 8009a78:	3201      	adds	r2, #1
 8009a7a:	6002      	str	r2, [r0, #0]
 8009a7c:	2f02      	cmp	r7, #2
 8009a7e:	f104 0314 	add.w	r3, r4, #20
 8009a82:	d13f      	bne.n	8009b04 <__gethex+0x450>
 8009a84:	f8d8 2000 	ldr.w	r2, [r8]
 8009a88:	3a01      	subs	r2, #1
 8009a8a:	42b2      	cmp	r2, r6
 8009a8c:	d10a      	bne.n	8009aa4 <__gethex+0x3f0>
 8009a8e:	1171      	asrs	r1, r6, #5
 8009a90:	2201      	movs	r2, #1
 8009a92:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009a96:	f006 061f 	and.w	r6, r6, #31
 8009a9a:	fa02 f606 	lsl.w	r6, r2, r6
 8009a9e:	421e      	tst	r6, r3
 8009aa0:	bf18      	it	ne
 8009aa2:	4617      	movne	r7, r2
 8009aa4:	f047 0720 	orr.w	r7, r7, #32
 8009aa8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009aaa:	601c      	str	r4, [r3, #0]
 8009aac:	9b04      	ldr	r3, [sp, #16]
 8009aae:	601d      	str	r5, [r3, #0]
 8009ab0:	e695      	b.n	80097de <__gethex+0x12a>
 8009ab2:	4299      	cmp	r1, r3
 8009ab4:	f843 cc04 	str.w	ip, [r3, #-4]
 8009ab8:	d8d8      	bhi.n	8009a6c <__gethex+0x3b8>
 8009aba:	68a3      	ldr	r3, [r4, #8]
 8009abc:	459b      	cmp	fp, r3
 8009abe:	db19      	blt.n	8009af4 <__gethex+0x440>
 8009ac0:	6861      	ldr	r1, [r4, #4]
 8009ac2:	ee18 0a10 	vmov	r0, s16
 8009ac6:	3101      	adds	r1, #1
 8009ac8:	f000 f928 	bl	8009d1c <_Balloc>
 8009acc:	4681      	mov	r9, r0
 8009ace:	b918      	cbnz	r0, 8009ad8 <__gethex+0x424>
 8009ad0:	4b1a      	ldr	r3, [pc, #104]	; (8009b3c <__gethex+0x488>)
 8009ad2:	4602      	mov	r2, r0
 8009ad4:	2184      	movs	r1, #132	; 0x84
 8009ad6:	e6a8      	b.n	800982a <__gethex+0x176>
 8009ad8:	6922      	ldr	r2, [r4, #16]
 8009ada:	3202      	adds	r2, #2
 8009adc:	f104 010c 	add.w	r1, r4, #12
 8009ae0:	0092      	lsls	r2, r2, #2
 8009ae2:	300c      	adds	r0, #12
 8009ae4:	f000 f90c 	bl	8009d00 <memcpy>
 8009ae8:	4621      	mov	r1, r4
 8009aea:	ee18 0a10 	vmov	r0, s16
 8009aee:	f000 f955 	bl	8009d9c <_Bfree>
 8009af2:	464c      	mov	r4, r9
 8009af4:	6923      	ldr	r3, [r4, #16]
 8009af6:	1c5a      	adds	r2, r3, #1
 8009af8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009afc:	6122      	str	r2, [r4, #16]
 8009afe:	2201      	movs	r2, #1
 8009b00:	615a      	str	r2, [r3, #20]
 8009b02:	e7bb      	b.n	8009a7c <__gethex+0x3c8>
 8009b04:	6922      	ldr	r2, [r4, #16]
 8009b06:	455a      	cmp	r2, fp
 8009b08:	dd0b      	ble.n	8009b22 <__gethex+0x46e>
 8009b0a:	2101      	movs	r1, #1
 8009b0c:	4620      	mov	r0, r4
 8009b0e:	f7ff fd69 	bl	80095e4 <rshift>
 8009b12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b16:	3501      	adds	r5, #1
 8009b18:	42ab      	cmp	r3, r5
 8009b1a:	f6ff aed0 	blt.w	80098be <__gethex+0x20a>
 8009b1e:	2701      	movs	r7, #1
 8009b20:	e7c0      	b.n	8009aa4 <__gethex+0x3f0>
 8009b22:	f016 061f 	ands.w	r6, r6, #31
 8009b26:	d0fa      	beq.n	8009b1e <__gethex+0x46a>
 8009b28:	4453      	add	r3, sl
 8009b2a:	f1c6 0620 	rsb	r6, r6, #32
 8009b2e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009b32:	f000 f9e5 	bl	8009f00 <__hi0bits>
 8009b36:	42b0      	cmp	r0, r6
 8009b38:	dbe7      	blt.n	8009b0a <__gethex+0x456>
 8009b3a:	e7f0      	b.n	8009b1e <__gethex+0x46a>
 8009b3c:	0800b9e0 	.word	0x0800b9e0

08009b40 <L_shift>:
 8009b40:	f1c2 0208 	rsb	r2, r2, #8
 8009b44:	0092      	lsls	r2, r2, #2
 8009b46:	b570      	push	{r4, r5, r6, lr}
 8009b48:	f1c2 0620 	rsb	r6, r2, #32
 8009b4c:	6843      	ldr	r3, [r0, #4]
 8009b4e:	6804      	ldr	r4, [r0, #0]
 8009b50:	fa03 f506 	lsl.w	r5, r3, r6
 8009b54:	432c      	orrs	r4, r5
 8009b56:	40d3      	lsrs	r3, r2
 8009b58:	6004      	str	r4, [r0, #0]
 8009b5a:	f840 3f04 	str.w	r3, [r0, #4]!
 8009b5e:	4288      	cmp	r0, r1
 8009b60:	d3f4      	bcc.n	8009b4c <L_shift+0xc>
 8009b62:	bd70      	pop	{r4, r5, r6, pc}

08009b64 <__match>:
 8009b64:	b530      	push	{r4, r5, lr}
 8009b66:	6803      	ldr	r3, [r0, #0]
 8009b68:	3301      	adds	r3, #1
 8009b6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b6e:	b914      	cbnz	r4, 8009b76 <__match+0x12>
 8009b70:	6003      	str	r3, [r0, #0]
 8009b72:	2001      	movs	r0, #1
 8009b74:	bd30      	pop	{r4, r5, pc}
 8009b76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b7a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009b7e:	2d19      	cmp	r5, #25
 8009b80:	bf98      	it	ls
 8009b82:	3220      	addls	r2, #32
 8009b84:	42a2      	cmp	r2, r4
 8009b86:	d0f0      	beq.n	8009b6a <__match+0x6>
 8009b88:	2000      	movs	r0, #0
 8009b8a:	e7f3      	b.n	8009b74 <__match+0x10>

08009b8c <__hexnan>:
 8009b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b90:	680b      	ldr	r3, [r1, #0]
 8009b92:	115e      	asrs	r6, r3, #5
 8009b94:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009b98:	f013 031f 	ands.w	r3, r3, #31
 8009b9c:	b087      	sub	sp, #28
 8009b9e:	bf18      	it	ne
 8009ba0:	3604      	addne	r6, #4
 8009ba2:	2500      	movs	r5, #0
 8009ba4:	1f37      	subs	r7, r6, #4
 8009ba6:	4690      	mov	r8, r2
 8009ba8:	6802      	ldr	r2, [r0, #0]
 8009baa:	9301      	str	r3, [sp, #4]
 8009bac:	4682      	mov	sl, r0
 8009bae:	f846 5c04 	str.w	r5, [r6, #-4]
 8009bb2:	46b9      	mov	r9, r7
 8009bb4:	463c      	mov	r4, r7
 8009bb6:	9502      	str	r5, [sp, #8]
 8009bb8:	46ab      	mov	fp, r5
 8009bba:	7851      	ldrb	r1, [r2, #1]
 8009bbc:	1c53      	adds	r3, r2, #1
 8009bbe:	9303      	str	r3, [sp, #12]
 8009bc0:	b341      	cbz	r1, 8009c14 <__hexnan+0x88>
 8009bc2:	4608      	mov	r0, r1
 8009bc4:	9205      	str	r2, [sp, #20]
 8009bc6:	9104      	str	r1, [sp, #16]
 8009bc8:	f7ff fd5e 	bl	8009688 <__hexdig_fun>
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	d14f      	bne.n	8009c70 <__hexnan+0xe4>
 8009bd0:	9904      	ldr	r1, [sp, #16]
 8009bd2:	9a05      	ldr	r2, [sp, #20]
 8009bd4:	2920      	cmp	r1, #32
 8009bd6:	d818      	bhi.n	8009c0a <__hexnan+0x7e>
 8009bd8:	9b02      	ldr	r3, [sp, #8]
 8009bda:	459b      	cmp	fp, r3
 8009bdc:	dd13      	ble.n	8009c06 <__hexnan+0x7a>
 8009bde:	454c      	cmp	r4, r9
 8009be0:	d206      	bcs.n	8009bf0 <__hexnan+0x64>
 8009be2:	2d07      	cmp	r5, #7
 8009be4:	dc04      	bgt.n	8009bf0 <__hexnan+0x64>
 8009be6:	462a      	mov	r2, r5
 8009be8:	4649      	mov	r1, r9
 8009bea:	4620      	mov	r0, r4
 8009bec:	f7ff ffa8 	bl	8009b40 <L_shift>
 8009bf0:	4544      	cmp	r4, r8
 8009bf2:	d950      	bls.n	8009c96 <__hexnan+0x10a>
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	f1a4 0904 	sub.w	r9, r4, #4
 8009bfa:	f844 3c04 	str.w	r3, [r4, #-4]
 8009bfe:	f8cd b008 	str.w	fp, [sp, #8]
 8009c02:	464c      	mov	r4, r9
 8009c04:	461d      	mov	r5, r3
 8009c06:	9a03      	ldr	r2, [sp, #12]
 8009c08:	e7d7      	b.n	8009bba <__hexnan+0x2e>
 8009c0a:	2929      	cmp	r1, #41	; 0x29
 8009c0c:	d156      	bne.n	8009cbc <__hexnan+0x130>
 8009c0e:	3202      	adds	r2, #2
 8009c10:	f8ca 2000 	str.w	r2, [sl]
 8009c14:	f1bb 0f00 	cmp.w	fp, #0
 8009c18:	d050      	beq.n	8009cbc <__hexnan+0x130>
 8009c1a:	454c      	cmp	r4, r9
 8009c1c:	d206      	bcs.n	8009c2c <__hexnan+0xa0>
 8009c1e:	2d07      	cmp	r5, #7
 8009c20:	dc04      	bgt.n	8009c2c <__hexnan+0xa0>
 8009c22:	462a      	mov	r2, r5
 8009c24:	4649      	mov	r1, r9
 8009c26:	4620      	mov	r0, r4
 8009c28:	f7ff ff8a 	bl	8009b40 <L_shift>
 8009c2c:	4544      	cmp	r4, r8
 8009c2e:	d934      	bls.n	8009c9a <__hexnan+0x10e>
 8009c30:	f1a8 0204 	sub.w	r2, r8, #4
 8009c34:	4623      	mov	r3, r4
 8009c36:	f853 1b04 	ldr.w	r1, [r3], #4
 8009c3a:	f842 1f04 	str.w	r1, [r2, #4]!
 8009c3e:	429f      	cmp	r7, r3
 8009c40:	d2f9      	bcs.n	8009c36 <__hexnan+0xaa>
 8009c42:	1b3b      	subs	r3, r7, r4
 8009c44:	f023 0303 	bic.w	r3, r3, #3
 8009c48:	3304      	adds	r3, #4
 8009c4a:	3401      	adds	r4, #1
 8009c4c:	3e03      	subs	r6, #3
 8009c4e:	42b4      	cmp	r4, r6
 8009c50:	bf88      	it	hi
 8009c52:	2304      	movhi	r3, #4
 8009c54:	4443      	add	r3, r8
 8009c56:	2200      	movs	r2, #0
 8009c58:	f843 2b04 	str.w	r2, [r3], #4
 8009c5c:	429f      	cmp	r7, r3
 8009c5e:	d2fb      	bcs.n	8009c58 <__hexnan+0xcc>
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	b91b      	cbnz	r3, 8009c6c <__hexnan+0xe0>
 8009c64:	4547      	cmp	r7, r8
 8009c66:	d127      	bne.n	8009cb8 <__hexnan+0x12c>
 8009c68:	2301      	movs	r3, #1
 8009c6a:	603b      	str	r3, [r7, #0]
 8009c6c:	2005      	movs	r0, #5
 8009c6e:	e026      	b.n	8009cbe <__hexnan+0x132>
 8009c70:	3501      	adds	r5, #1
 8009c72:	2d08      	cmp	r5, #8
 8009c74:	f10b 0b01 	add.w	fp, fp, #1
 8009c78:	dd06      	ble.n	8009c88 <__hexnan+0xfc>
 8009c7a:	4544      	cmp	r4, r8
 8009c7c:	d9c3      	bls.n	8009c06 <__hexnan+0x7a>
 8009c7e:	2300      	movs	r3, #0
 8009c80:	f844 3c04 	str.w	r3, [r4, #-4]
 8009c84:	2501      	movs	r5, #1
 8009c86:	3c04      	subs	r4, #4
 8009c88:	6822      	ldr	r2, [r4, #0]
 8009c8a:	f000 000f 	and.w	r0, r0, #15
 8009c8e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009c92:	6022      	str	r2, [r4, #0]
 8009c94:	e7b7      	b.n	8009c06 <__hexnan+0x7a>
 8009c96:	2508      	movs	r5, #8
 8009c98:	e7b5      	b.n	8009c06 <__hexnan+0x7a>
 8009c9a:	9b01      	ldr	r3, [sp, #4]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d0df      	beq.n	8009c60 <__hexnan+0xd4>
 8009ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ca4:	f1c3 0320 	rsb	r3, r3, #32
 8009ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8009cac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009cb0:	401a      	ands	r2, r3
 8009cb2:	f846 2c04 	str.w	r2, [r6, #-4]
 8009cb6:	e7d3      	b.n	8009c60 <__hexnan+0xd4>
 8009cb8:	3f04      	subs	r7, #4
 8009cba:	e7d1      	b.n	8009c60 <__hexnan+0xd4>
 8009cbc:	2004      	movs	r0, #4
 8009cbe:	b007      	add	sp, #28
 8009cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009cc4 <_localeconv_r>:
 8009cc4:	4800      	ldr	r0, [pc, #0]	; (8009cc8 <_localeconv_r+0x4>)
 8009cc6:	4770      	bx	lr
 8009cc8:	20000164 	.word	0x20000164

08009ccc <malloc>:
 8009ccc:	4b02      	ldr	r3, [pc, #8]	; (8009cd8 <malloc+0xc>)
 8009cce:	4601      	mov	r1, r0
 8009cd0:	6818      	ldr	r0, [r3, #0]
 8009cd2:	f000 bd67 	b.w	800a7a4 <_malloc_r>
 8009cd6:	bf00      	nop
 8009cd8:	2000000c 	.word	0x2000000c

08009cdc <__ascii_mbtowc>:
 8009cdc:	b082      	sub	sp, #8
 8009cde:	b901      	cbnz	r1, 8009ce2 <__ascii_mbtowc+0x6>
 8009ce0:	a901      	add	r1, sp, #4
 8009ce2:	b142      	cbz	r2, 8009cf6 <__ascii_mbtowc+0x1a>
 8009ce4:	b14b      	cbz	r3, 8009cfa <__ascii_mbtowc+0x1e>
 8009ce6:	7813      	ldrb	r3, [r2, #0]
 8009ce8:	600b      	str	r3, [r1, #0]
 8009cea:	7812      	ldrb	r2, [r2, #0]
 8009cec:	1e10      	subs	r0, r2, #0
 8009cee:	bf18      	it	ne
 8009cf0:	2001      	movne	r0, #1
 8009cf2:	b002      	add	sp, #8
 8009cf4:	4770      	bx	lr
 8009cf6:	4610      	mov	r0, r2
 8009cf8:	e7fb      	b.n	8009cf2 <__ascii_mbtowc+0x16>
 8009cfa:	f06f 0001 	mvn.w	r0, #1
 8009cfe:	e7f8      	b.n	8009cf2 <__ascii_mbtowc+0x16>

08009d00 <memcpy>:
 8009d00:	440a      	add	r2, r1
 8009d02:	4291      	cmp	r1, r2
 8009d04:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d08:	d100      	bne.n	8009d0c <memcpy+0xc>
 8009d0a:	4770      	bx	lr
 8009d0c:	b510      	push	{r4, lr}
 8009d0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d16:	4291      	cmp	r1, r2
 8009d18:	d1f9      	bne.n	8009d0e <memcpy+0xe>
 8009d1a:	bd10      	pop	{r4, pc}

08009d1c <_Balloc>:
 8009d1c:	b570      	push	{r4, r5, r6, lr}
 8009d1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009d20:	4604      	mov	r4, r0
 8009d22:	460d      	mov	r5, r1
 8009d24:	b976      	cbnz	r6, 8009d44 <_Balloc+0x28>
 8009d26:	2010      	movs	r0, #16
 8009d28:	f7ff ffd0 	bl	8009ccc <malloc>
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	6260      	str	r0, [r4, #36]	; 0x24
 8009d30:	b920      	cbnz	r0, 8009d3c <_Balloc+0x20>
 8009d32:	4b18      	ldr	r3, [pc, #96]	; (8009d94 <_Balloc+0x78>)
 8009d34:	4818      	ldr	r0, [pc, #96]	; (8009d98 <_Balloc+0x7c>)
 8009d36:	2166      	movs	r1, #102	; 0x66
 8009d38:	f000 ff40 	bl	800abbc <__assert_func>
 8009d3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d40:	6006      	str	r6, [r0, #0]
 8009d42:	60c6      	str	r6, [r0, #12]
 8009d44:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009d46:	68f3      	ldr	r3, [r6, #12]
 8009d48:	b183      	cbz	r3, 8009d6c <_Balloc+0x50>
 8009d4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d4c:	68db      	ldr	r3, [r3, #12]
 8009d4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009d52:	b9b8      	cbnz	r0, 8009d84 <_Balloc+0x68>
 8009d54:	2101      	movs	r1, #1
 8009d56:	fa01 f605 	lsl.w	r6, r1, r5
 8009d5a:	1d72      	adds	r2, r6, #5
 8009d5c:	0092      	lsls	r2, r2, #2
 8009d5e:	4620      	mov	r0, r4
 8009d60:	f000 fc9d 	bl	800a69e <_calloc_r>
 8009d64:	b160      	cbz	r0, 8009d80 <_Balloc+0x64>
 8009d66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009d6a:	e00e      	b.n	8009d8a <_Balloc+0x6e>
 8009d6c:	2221      	movs	r2, #33	; 0x21
 8009d6e:	2104      	movs	r1, #4
 8009d70:	4620      	mov	r0, r4
 8009d72:	f000 fc94 	bl	800a69e <_calloc_r>
 8009d76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d78:	60f0      	str	r0, [r6, #12]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d1e4      	bne.n	8009d4a <_Balloc+0x2e>
 8009d80:	2000      	movs	r0, #0
 8009d82:	bd70      	pop	{r4, r5, r6, pc}
 8009d84:	6802      	ldr	r2, [r0, #0]
 8009d86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009d90:	e7f7      	b.n	8009d82 <_Balloc+0x66>
 8009d92:	bf00      	nop
 8009d94:	0800b96e 	.word	0x0800b96e
 8009d98:	0800ba6c 	.word	0x0800ba6c

08009d9c <_Bfree>:
 8009d9c:	b570      	push	{r4, r5, r6, lr}
 8009d9e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009da0:	4605      	mov	r5, r0
 8009da2:	460c      	mov	r4, r1
 8009da4:	b976      	cbnz	r6, 8009dc4 <_Bfree+0x28>
 8009da6:	2010      	movs	r0, #16
 8009da8:	f7ff ff90 	bl	8009ccc <malloc>
 8009dac:	4602      	mov	r2, r0
 8009dae:	6268      	str	r0, [r5, #36]	; 0x24
 8009db0:	b920      	cbnz	r0, 8009dbc <_Bfree+0x20>
 8009db2:	4b09      	ldr	r3, [pc, #36]	; (8009dd8 <_Bfree+0x3c>)
 8009db4:	4809      	ldr	r0, [pc, #36]	; (8009ddc <_Bfree+0x40>)
 8009db6:	218a      	movs	r1, #138	; 0x8a
 8009db8:	f000 ff00 	bl	800abbc <__assert_func>
 8009dbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009dc0:	6006      	str	r6, [r0, #0]
 8009dc2:	60c6      	str	r6, [r0, #12]
 8009dc4:	b13c      	cbz	r4, 8009dd6 <_Bfree+0x3a>
 8009dc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009dc8:	6862      	ldr	r2, [r4, #4]
 8009dca:	68db      	ldr	r3, [r3, #12]
 8009dcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009dd0:	6021      	str	r1, [r4, #0]
 8009dd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009dd6:	bd70      	pop	{r4, r5, r6, pc}
 8009dd8:	0800b96e 	.word	0x0800b96e
 8009ddc:	0800ba6c 	.word	0x0800ba6c

08009de0 <__multadd>:
 8009de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009de4:	690d      	ldr	r5, [r1, #16]
 8009de6:	4607      	mov	r7, r0
 8009de8:	460c      	mov	r4, r1
 8009dea:	461e      	mov	r6, r3
 8009dec:	f101 0c14 	add.w	ip, r1, #20
 8009df0:	2000      	movs	r0, #0
 8009df2:	f8dc 3000 	ldr.w	r3, [ip]
 8009df6:	b299      	uxth	r1, r3
 8009df8:	fb02 6101 	mla	r1, r2, r1, r6
 8009dfc:	0c1e      	lsrs	r6, r3, #16
 8009dfe:	0c0b      	lsrs	r3, r1, #16
 8009e00:	fb02 3306 	mla	r3, r2, r6, r3
 8009e04:	b289      	uxth	r1, r1
 8009e06:	3001      	adds	r0, #1
 8009e08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009e0c:	4285      	cmp	r5, r0
 8009e0e:	f84c 1b04 	str.w	r1, [ip], #4
 8009e12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009e16:	dcec      	bgt.n	8009df2 <__multadd+0x12>
 8009e18:	b30e      	cbz	r6, 8009e5e <__multadd+0x7e>
 8009e1a:	68a3      	ldr	r3, [r4, #8]
 8009e1c:	42ab      	cmp	r3, r5
 8009e1e:	dc19      	bgt.n	8009e54 <__multadd+0x74>
 8009e20:	6861      	ldr	r1, [r4, #4]
 8009e22:	4638      	mov	r0, r7
 8009e24:	3101      	adds	r1, #1
 8009e26:	f7ff ff79 	bl	8009d1c <_Balloc>
 8009e2a:	4680      	mov	r8, r0
 8009e2c:	b928      	cbnz	r0, 8009e3a <__multadd+0x5a>
 8009e2e:	4602      	mov	r2, r0
 8009e30:	4b0c      	ldr	r3, [pc, #48]	; (8009e64 <__multadd+0x84>)
 8009e32:	480d      	ldr	r0, [pc, #52]	; (8009e68 <__multadd+0x88>)
 8009e34:	21b5      	movs	r1, #181	; 0xb5
 8009e36:	f000 fec1 	bl	800abbc <__assert_func>
 8009e3a:	6922      	ldr	r2, [r4, #16]
 8009e3c:	3202      	adds	r2, #2
 8009e3e:	f104 010c 	add.w	r1, r4, #12
 8009e42:	0092      	lsls	r2, r2, #2
 8009e44:	300c      	adds	r0, #12
 8009e46:	f7ff ff5b 	bl	8009d00 <memcpy>
 8009e4a:	4621      	mov	r1, r4
 8009e4c:	4638      	mov	r0, r7
 8009e4e:	f7ff ffa5 	bl	8009d9c <_Bfree>
 8009e52:	4644      	mov	r4, r8
 8009e54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009e58:	3501      	adds	r5, #1
 8009e5a:	615e      	str	r6, [r3, #20]
 8009e5c:	6125      	str	r5, [r4, #16]
 8009e5e:	4620      	mov	r0, r4
 8009e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e64:	0800b9e0 	.word	0x0800b9e0
 8009e68:	0800ba6c 	.word	0x0800ba6c

08009e6c <__s2b>:
 8009e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e70:	460c      	mov	r4, r1
 8009e72:	4615      	mov	r5, r2
 8009e74:	461f      	mov	r7, r3
 8009e76:	2209      	movs	r2, #9
 8009e78:	3308      	adds	r3, #8
 8009e7a:	4606      	mov	r6, r0
 8009e7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e80:	2100      	movs	r1, #0
 8009e82:	2201      	movs	r2, #1
 8009e84:	429a      	cmp	r2, r3
 8009e86:	db09      	blt.n	8009e9c <__s2b+0x30>
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f7ff ff47 	bl	8009d1c <_Balloc>
 8009e8e:	b940      	cbnz	r0, 8009ea2 <__s2b+0x36>
 8009e90:	4602      	mov	r2, r0
 8009e92:	4b19      	ldr	r3, [pc, #100]	; (8009ef8 <__s2b+0x8c>)
 8009e94:	4819      	ldr	r0, [pc, #100]	; (8009efc <__s2b+0x90>)
 8009e96:	21ce      	movs	r1, #206	; 0xce
 8009e98:	f000 fe90 	bl	800abbc <__assert_func>
 8009e9c:	0052      	lsls	r2, r2, #1
 8009e9e:	3101      	adds	r1, #1
 8009ea0:	e7f0      	b.n	8009e84 <__s2b+0x18>
 8009ea2:	9b08      	ldr	r3, [sp, #32]
 8009ea4:	6143      	str	r3, [r0, #20]
 8009ea6:	2d09      	cmp	r5, #9
 8009ea8:	f04f 0301 	mov.w	r3, #1
 8009eac:	6103      	str	r3, [r0, #16]
 8009eae:	dd16      	ble.n	8009ede <__s2b+0x72>
 8009eb0:	f104 0909 	add.w	r9, r4, #9
 8009eb4:	46c8      	mov	r8, r9
 8009eb6:	442c      	add	r4, r5
 8009eb8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009ebc:	4601      	mov	r1, r0
 8009ebe:	3b30      	subs	r3, #48	; 0x30
 8009ec0:	220a      	movs	r2, #10
 8009ec2:	4630      	mov	r0, r6
 8009ec4:	f7ff ff8c 	bl	8009de0 <__multadd>
 8009ec8:	45a0      	cmp	r8, r4
 8009eca:	d1f5      	bne.n	8009eb8 <__s2b+0x4c>
 8009ecc:	f1a5 0408 	sub.w	r4, r5, #8
 8009ed0:	444c      	add	r4, r9
 8009ed2:	1b2d      	subs	r5, r5, r4
 8009ed4:	1963      	adds	r3, r4, r5
 8009ed6:	42bb      	cmp	r3, r7
 8009ed8:	db04      	blt.n	8009ee4 <__s2b+0x78>
 8009eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ede:	340a      	adds	r4, #10
 8009ee0:	2509      	movs	r5, #9
 8009ee2:	e7f6      	b.n	8009ed2 <__s2b+0x66>
 8009ee4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009ee8:	4601      	mov	r1, r0
 8009eea:	3b30      	subs	r3, #48	; 0x30
 8009eec:	220a      	movs	r2, #10
 8009eee:	4630      	mov	r0, r6
 8009ef0:	f7ff ff76 	bl	8009de0 <__multadd>
 8009ef4:	e7ee      	b.n	8009ed4 <__s2b+0x68>
 8009ef6:	bf00      	nop
 8009ef8:	0800b9e0 	.word	0x0800b9e0
 8009efc:	0800ba6c 	.word	0x0800ba6c

08009f00 <__hi0bits>:
 8009f00:	0c03      	lsrs	r3, r0, #16
 8009f02:	041b      	lsls	r3, r3, #16
 8009f04:	b9d3      	cbnz	r3, 8009f3c <__hi0bits+0x3c>
 8009f06:	0400      	lsls	r0, r0, #16
 8009f08:	2310      	movs	r3, #16
 8009f0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009f0e:	bf04      	itt	eq
 8009f10:	0200      	lsleq	r0, r0, #8
 8009f12:	3308      	addeq	r3, #8
 8009f14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009f18:	bf04      	itt	eq
 8009f1a:	0100      	lsleq	r0, r0, #4
 8009f1c:	3304      	addeq	r3, #4
 8009f1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009f22:	bf04      	itt	eq
 8009f24:	0080      	lsleq	r0, r0, #2
 8009f26:	3302      	addeq	r3, #2
 8009f28:	2800      	cmp	r0, #0
 8009f2a:	db05      	blt.n	8009f38 <__hi0bits+0x38>
 8009f2c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009f30:	f103 0301 	add.w	r3, r3, #1
 8009f34:	bf08      	it	eq
 8009f36:	2320      	moveq	r3, #32
 8009f38:	4618      	mov	r0, r3
 8009f3a:	4770      	bx	lr
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	e7e4      	b.n	8009f0a <__hi0bits+0xa>

08009f40 <__lo0bits>:
 8009f40:	6803      	ldr	r3, [r0, #0]
 8009f42:	f013 0207 	ands.w	r2, r3, #7
 8009f46:	4601      	mov	r1, r0
 8009f48:	d00b      	beq.n	8009f62 <__lo0bits+0x22>
 8009f4a:	07da      	lsls	r2, r3, #31
 8009f4c:	d423      	bmi.n	8009f96 <__lo0bits+0x56>
 8009f4e:	0798      	lsls	r0, r3, #30
 8009f50:	bf49      	itett	mi
 8009f52:	085b      	lsrmi	r3, r3, #1
 8009f54:	089b      	lsrpl	r3, r3, #2
 8009f56:	2001      	movmi	r0, #1
 8009f58:	600b      	strmi	r3, [r1, #0]
 8009f5a:	bf5c      	itt	pl
 8009f5c:	600b      	strpl	r3, [r1, #0]
 8009f5e:	2002      	movpl	r0, #2
 8009f60:	4770      	bx	lr
 8009f62:	b298      	uxth	r0, r3
 8009f64:	b9a8      	cbnz	r0, 8009f92 <__lo0bits+0x52>
 8009f66:	0c1b      	lsrs	r3, r3, #16
 8009f68:	2010      	movs	r0, #16
 8009f6a:	b2da      	uxtb	r2, r3
 8009f6c:	b90a      	cbnz	r2, 8009f72 <__lo0bits+0x32>
 8009f6e:	3008      	adds	r0, #8
 8009f70:	0a1b      	lsrs	r3, r3, #8
 8009f72:	071a      	lsls	r2, r3, #28
 8009f74:	bf04      	itt	eq
 8009f76:	091b      	lsreq	r3, r3, #4
 8009f78:	3004      	addeq	r0, #4
 8009f7a:	079a      	lsls	r2, r3, #30
 8009f7c:	bf04      	itt	eq
 8009f7e:	089b      	lsreq	r3, r3, #2
 8009f80:	3002      	addeq	r0, #2
 8009f82:	07da      	lsls	r2, r3, #31
 8009f84:	d403      	bmi.n	8009f8e <__lo0bits+0x4e>
 8009f86:	085b      	lsrs	r3, r3, #1
 8009f88:	f100 0001 	add.w	r0, r0, #1
 8009f8c:	d005      	beq.n	8009f9a <__lo0bits+0x5a>
 8009f8e:	600b      	str	r3, [r1, #0]
 8009f90:	4770      	bx	lr
 8009f92:	4610      	mov	r0, r2
 8009f94:	e7e9      	b.n	8009f6a <__lo0bits+0x2a>
 8009f96:	2000      	movs	r0, #0
 8009f98:	4770      	bx	lr
 8009f9a:	2020      	movs	r0, #32
 8009f9c:	4770      	bx	lr
	...

08009fa0 <__i2b>:
 8009fa0:	b510      	push	{r4, lr}
 8009fa2:	460c      	mov	r4, r1
 8009fa4:	2101      	movs	r1, #1
 8009fa6:	f7ff feb9 	bl	8009d1c <_Balloc>
 8009faa:	4602      	mov	r2, r0
 8009fac:	b928      	cbnz	r0, 8009fba <__i2b+0x1a>
 8009fae:	4b05      	ldr	r3, [pc, #20]	; (8009fc4 <__i2b+0x24>)
 8009fb0:	4805      	ldr	r0, [pc, #20]	; (8009fc8 <__i2b+0x28>)
 8009fb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009fb6:	f000 fe01 	bl	800abbc <__assert_func>
 8009fba:	2301      	movs	r3, #1
 8009fbc:	6144      	str	r4, [r0, #20]
 8009fbe:	6103      	str	r3, [r0, #16]
 8009fc0:	bd10      	pop	{r4, pc}
 8009fc2:	bf00      	nop
 8009fc4:	0800b9e0 	.word	0x0800b9e0
 8009fc8:	0800ba6c 	.word	0x0800ba6c

08009fcc <__multiply>:
 8009fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd0:	4691      	mov	r9, r2
 8009fd2:	690a      	ldr	r2, [r1, #16]
 8009fd4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009fd8:	429a      	cmp	r2, r3
 8009fda:	bfb8      	it	lt
 8009fdc:	460b      	movlt	r3, r1
 8009fde:	460c      	mov	r4, r1
 8009fe0:	bfbc      	itt	lt
 8009fe2:	464c      	movlt	r4, r9
 8009fe4:	4699      	movlt	r9, r3
 8009fe6:	6927      	ldr	r7, [r4, #16]
 8009fe8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009fec:	68a3      	ldr	r3, [r4, #8]
 8009fee:	6861      	ldr	r1, [r4, #4]
 8009ff0:	eb07 060a 	add.w	r6, r7, sl
 8009ff4:	42b3      	cmp	r3, r6
 8009ff6:	b085      	sub	sp, #20
 8009ff8:	bfb8      	it	lt
 8009ffa:	3101      	addlt	r1, #1
 8009ffc:	f7ff fe8e 	bl	8009d1c <_Balloc>
 800a000:	b930      	cbnz	r0, 800a010 <__multiply+0x44>
 800a002:	4602      	mov	r2, r0
 800a004:	4b44      	ldr	r3, [pc, #272]	; (800a118 <__multiply+0x14c>)
 800a006:	4845      	ldr	r0, [pc, #276]	; (800a11c <__multiply+0x150>)
 800a008:	f240 115d 	movw	r1, #349	; 0x15d
 800a00c:	f000 fdd6 	bl	800abbc <__assert_func>
 800a010:	f100 0514 	add.w	r5, r0, #20
 800a014:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a018:	462b      	mov	r3, r5
 800a01a:	2200      	movs	r2, #0
 800a01c:	4543      	cmp	r3, r8
 800a01e:	d321      	bcc.n	800a064 <__multiply+0x98>
 800a020:	f104 0314 	add.w	r3, r4, #20
 800a024:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a028:	f109 0314 	add.w	r3, r9, #20
 800a02c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a030:	9202      	str	r2, [sp, #8]
 800a032:	1b3a      	subs	r2, r7, r4
 800a034:	3a15      	subs	r2, #21
 800a036:	f022 0203 	bic.w	r2, r2, #3
 800a03a:	3204      	adds	r2, #4
 800a03c:	f104 0115 	add.w	r1, r4, #21
 800a040:	428f      	cmp	r7, r1
 800a042:	bf38      	it	cc
 800a044:	2204      	movcc	r2, #4
 800a046:	9201      	str	r2, [sp, #4]
 800a048:	9a02      	ldr	r2, [sp, #8]
 800a04a:	9303      	str	r3, [sp, #12]
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d80c      	bhi.n	800a06a <__multiply+0x9e>
 800a050:	2e00      	cmp	r6, #0
 800a052:	dd03      	ble.n	800a05c <__multiply+0x90>
 800a054:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d05a      	beq.n	800a112 <__multiply+0x146>
 800a05c:	6106      	str	r6, [r0, #16]
 800a05e:	b005      	add	sp, #20
 800a060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a064:	f843 2b04 	str.w	r2, [r3], #4
 800a068:	e7d8      	b.n	800a01c <__multiply+0x50>
 800a06a:	f8b3 a000 	ldrh.w	sl, [r3]
 800a06e:	f1ba 0f00 	cmp.w	sl, #0
 800a072:	d024      	beq.n	800a0be <__multiply+0xf2>
 800a074:	f104 0e14 	add.w	lr, r4, #20
 800a078:	46a9      	mov	r9, r5
 800a07a:	f04f 0c00 	mov.w	ip, #0
 800a07e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a082:	f8d9 1000 	ldr.w	r1, [r9]
 800a086:	fa1f fb82 	uxth.w	fp, r2
 800a08a:	b289      	uxth	r1, r1
 800a08c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a090:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a094:	f8d9 2000 	ldr.w	r2, [r9]
 800a098:	4461      	add	r1, ip
 800a09a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a09e:	fb0a c20b 	mla	r2, sl, fp, ip
 800a0a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a0a6:	b289      	uxth	r1, r1
 800a0a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a0ac:	4577      	cmp	r7, lr
 800a0ae:	f849 1b04 	str.w	r1, [r9], #4
 800a0b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a0b6:	d8e2      	bhi.n	800a07e <__multiply+0xb2>
 800a0b8:	9a01      	ldr	r2, [sp, #4]
 800a0ba:	f845 c002 	str.w	ip, [r5, r2]
 800a0be:	9a03      	ldr	r2, [sp, #12]
 800a0c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a0c4:	3304      	adds	r3, #4
 800a0c6:	f1b9 0f00 	cmp.w	r9, #0
 800a0ca:	d020      	beq.n	800a10e <__multiply+0x142>
 800a0cc:	6829      	ldr	r1, [r5, #0]
 800a0ce:	f104 0c14 	add.w	ip, r4, #20
 800a0d2:	46ae      	mov	lr, r5
 800a0d4:	f04f 0a00 	mov.w	sl, #0
 800a0d8:	f8bc b000 	ldrh.w	fp, [ip]
 800a0dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a0e0:	fb09 220b 	mla	r2, r9, fp, r2
 800a0e4:	4492      	add	sl, r2
 800a0e6:	b289      	uxth	r1, r1
 800a0e8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a0ec:	f84e 1b04 	str.w	r1, [lr], #4
 800a0f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a0f4:	f8be 1000 	ldrh.w	r1, [lr]
 800a0f8:	0c12      	lsrs	r2, r2, #16
 800a0fa:	fb09 1102 	mla	r1, r9, r2, r1
 800a0fe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a102:	4567      	cmp	r7, ip
 800a104:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a108:	d8e6      	bhi.n	800a0d8 <__multiply+0x10c>
 800a10a:	9a01      	ldr	r2, [sp, #4]
 800a10c:	50a9      	str	r1, [r5, r2]
 800a10e:	3504      	adds	r5, #4
 800a110:	e79a      	b.n	800a048 <__multiply+0x7c>
 800a112:	3e01      	subs	r6, #1
 800a114:	e79c      	b.n	800a050 <__multiply+0x84>
 800a116:	bf00      	nop
 800a118:	0800b9e0 	.word	0x0800b9e0
 800a11c:	0800ba6c 	.word	0x0800ba6c

0800a120 <__pow5mult>:
 800a120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a124:	4615      	mov	r5, r2
 800a126:	f012 0203 	ands.w	r2, r2, #3
 800a12a:	4606      	mov	r6, r0
 800a12c:	460f      	mov	r7, r1
 800a12e:	d007      	beq.n	800a140 <__pow5mult+0x20>
 800a130:	4c25      	ldr	r4, [pc, #148]	; (800a1c8 <__pow5mult+0xa8>)
 800a132:	3a01      	subs	r2, #1
 800a134:	2300      	movs	r3, #0
 800a136:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a13a:	f7ff fe51 	bl	8009de0 <__multadd>
 800a13e:	4607      	mov	r7, r0
 800a140:	10ad      	asrs	r5, r5, #2
 800a142:	d03d      	beq.n	800a1c0 <__pow5mult+0xa0>
 800a144:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a146:	b97c      	cbnz	r4, 800a168 <__pow5mult+0x48>
 800a148:	2010      	movs	r0, #16
 800a14a:	f7ff fdbf 	bl	8009ccc <malloc>
 800a14e:	4602      	mov	r2, r0
 800a150:	6270      	str	r0, [r6, #36]	; 0x24
 800a152:	b928      	cbnz	r0, 800a160 <__pow5mult+0x40>
 800a154:	4b1d      	ldr	r3, [pc, #116]	; (800a1cc <__pow5mult+0xac>)
 800a156:	481e      	ldr	r0, [pc, #120]	; (800a1d0 <__pow5mult+0xb0>)
 800a158:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a15c:	f000 fd2e 	bl	800abbc <__assert_func>
 800a160:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a164:	6004      	str	r4, [r0, #0]
 800a166:	60c4      	str	r4, [r0, #12]
 800a168:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a16c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a170:	b94c      	cbnz	r4, 800a186 <__pow5mult+0x66>
 800a172:	f240 2171 	movw	r1, #625	; 0x271
 800a176:	4630      	mov	r0, r6
 800a178:	f7ff ff12 	bl	8009fa0 <__i2b>
 800a17c:	2300      	movs	r3, #0
 800a17e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a182:	4604      	mov	r4, r0
 800a184:	6003      	str	r3, [r0, #0]
 800a186:	f04f 0900 	mov.w	r9, #0
 800a18a:	07eb      	lsls	r3, r5, #31
 800a18c:	d50a      	bpl.n	800a1a4 <__pow5mult+0x84>
 800a18e:	4639      	mov	r1, r7
 800a190:	4622      	mov	r2, r4
 800a192:	4630      	mov	r0, r6
 800a194:	f7ff ff1a 	bl	8009fcc <__multiply>
 800a198:	4639      	mov	r1, r7
 800a19a:	4680      	mov	r8, r0
 800a19c:	4630      	mov	r0, r6
 800a19e:	f7ff fdfd 	bl	8009d9c <_Bfree>
 800a1a2:	4647      	mov	r7, r8
 800a1a4:	106d      	asrs	r5, r5, #1
 800a1a6:	d00b      	beq.n	800a1c0 <__pow5mult+0xa0>
 800a1a8:	6820      	ldr	r0, [r4, #0]
 800a1aa:	b938      	cbnz	r0, 800a1bc <__pow5mult+0x9c>
 800a1ac:	4622      	mov	r2, r4
 800a1ae:	4621      	mov	r1, r4
 800a1b0:	4630      	mov	r0, r6
 800a1b2:	f7ff ff0b 	bl	8009fcc <__multiply>
 800a1b6:	6020      	str	r0, [r4, #0]
 800a1b8:	f8c0 9000 	str.w	r9, [r0]
 800a1bc:	4604      	mov	r4, r0
 800a1be:	e7e4      	b.n	800a18a <__pow5mult+0x6a>
 800a1c0:	4638      	mov	r0, r7
 800a1c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1c6:	bf00      	nop
 800a1c8:	0800bbb8 	.word	0x0800bbb8
 800a1cc:	0800b96e 	.word	0x0800b96e
 800a1d0:	0800ba6c 	.word	0x0800ba6c

0800a1d4 <__lshift>:
 800a1d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1d8:	460c      	mov	r4, r1
 800a1da:	6849      	ldr	r1, [r1, #4]
 800a1dc:	6923      	ldr	r3, [r4, #16]
 800a1de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a1e2:	68a3      	ldr	r3, [r4, #8]
 800a1e4:	4607      	mov	r7, r0
 800a1e6:	4691      	mov	r9, r2
 800a1e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a1ec:	f108 0601 	add.w	r6, r8, #1
 800a1f0:	42b3      	cmp	r3, r6
 800a1f2:	db0b      	blt.n	800a20c <__lshift+0x38>
 800a1f4:	4638      	mov	r0, r7
 800a1f6:	f7ff fd91 	bl	8009d1c <_Balloc>
 800a1fa:	4605      	mov	r5, r0
 800a1fc:	b948      	cbnz	r0, 800a212 <__lshift+0x3e>
 800a1fe:	4602      	mov	r2, r0
 800a200:	4b2a      	ldr	r3, [pc, #168]	; (800a2ac <__lshift+0xd8>)
 800a202:	482b      	ldr	r0, [pc, #172]	; (800a2b0 <__lshift+0xdc>)
 800a204:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a208:	f000 fcd8 	bl	800abbc <__assert_func>
 800a20c:	3101      	adds	r1, #1
 800a20e:	005b      	lsls	r3, r3, #1
 800a210:	e7ee      	b.n	800a1f0 <__lshift+0x1c>
 800a212:	2300      	movs	r3, #0
 800a214:	f100 0114 	add.w	r1, r0, #20
 800a218:	f100 0210 	add.w	r2, r0, #16
 800a21c:	4618      	mov	r0, r3
 800a21e:	4553      	cmp	r3, sl
 800a220:	db37      	blt.n	800a292 <__lshift+0xbe>
 800a222:	6920      	ldr	r0, [r4, #16]
 800a224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a228:	f104 0314 	add.w	r3, r4, #20
 800a22c:	f019 091f 	ands.w	r9, r9, #31
 800a230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a234:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a238:	d02f      	beq.n	800a29a <__lshift+0xc6>
 800a23a:	f1c9 0e20 	rsb	lr, r9, #32
 800a23e:	468a      	mov	sl, r1
 800a240:	f04f 0c00 	mov.w	ip, #0
 800a244:	681a      	ldr	r2, [r3, #0]
 800a246:	fa02 f209 	lsl.w	r2, r2, r9
 800a24a:	ea42 020c 	orr.w	r2, r2, ip
 800a24e:	f84a 2b04 	str.w	r2, [sl], #4
 800a252:	f853 2b04 	ldr.w	r2, [r3], #4
 800a256:	4298      	cmp	r0, r3
 800a258:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a25c:	d8f2      	bhi.n	800a244 <__lshift+0x70>
 800a25e:	1b03      	subs	r3, r0, r4
 800a260:	3b15      	subs	r3, #21
 800a262:	f023 0303 	bic.w	r3, r3, #3
 800a266:	3304      	adds	r3, #4
 800a268:	f104 0215 	add.w	r2, r4, #21
 800a26c:	4290      	cmp	r0, r2
 800a26e:	bf38      	it	cc
 800a270:	2304      	movcc	r3, #4
 800a272:	f841 c003 	str.w	ip, [r1, r3]
 800a276:	f1bc 0f00 	cmp.w	ip, #0
 800a27a:	d001      	beq.n	800a280 <__lshift+0xac>
 800a27c:	f108 0602 	add.w	r6, r8, #2
 800a280:	3e01      	subs	r6, #1
 800a282:	4638      	mov	r0, r7
 800a284:	612e      	str	r6, [r5, #16]
 800a286:	4621      	mov	r1, r4
 800a288:	f7ff fd88 	bl	8009d9c <_Bfree>
 800a28c:	4628      	mov	r0, r5
 800a28e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a292:	f842 0f04 	str.w	r0, [r2, #4]!
 800a296:	3301      	adds	r3, #1
 800a298:	e7c1      	b.n	800a21e <__lshift+0x4a>
 800a29a:	3904      	subs	r1, #4
 800a29c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a2a4:	4298      	cmp	r0, r3
 800a2a6:	d8f9      	bhi.n	800a29c <__lshift+0xc8>
 800a2a8:	e7ea      	b.n	800a280 <__lshift+0xac>
 800a2aa:	bf00      	nop
 800a2ac:	0800b9e0 	.word	0x0800b9e0
 800a2b0:	0800ba6c 	.word	0x0800ba6c

0800a2b4 <__mcmp>:
 800a2b4:	b530      	push	{r4, r5, lr}
 800a2b6:	6902      	ldr	r2, [r0, #16]
 800a2b8:	690c      	ldr	r4, [r1, #16]
 800a2ba:	1b12      	subs	r2, r2, r4
 800a2bc:	d10e      	bne.n	800a2dc <__mcmp+0x28>
 800a2be:	f100 0314 	add.w	r3, r0, #20
 800a2c2:	3114      	adds	r1, #20
 800a2c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a2c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a2cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a2d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a2d4:	42a5      	cmp	r5, r4
 800a2d6:	d003      	beq.n	800a2e0 <__mcmp+0x2c>
 800a2d8:	d305      	bcc.n	800a2e6 <__mcmp+0x32>
 800a2da:	2201      	movs	r2, #1
 800a2dc:	4610      	mov	r0, r2
 800a2de:	bd30      	pop	{r4, r5, pc}
 800a2e0:	4283      	cmp	r3, r0
 800a2e2:	d3f3      	bcc.n	800a2cc <__mcmp+0x18>
 800a2e4:	e7fa      	b.n	800a2dc <__mcmp+0x28>
 800a2e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ea:	e7f7      	b.n	800a2dc <__mcmp+0x28>

0800a2ec <__mdiff>:
 800a2ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2f0:	460c      	mov	r4, r1
 800a2f2:	4606      	mov	r6, r0
 800a2f4:	4611      	mov	r1, r2
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	4690      	mov	r8, r2
 800a2fa:	f7ff ffdb 	bl	800a2b4 <__mcmp>
 800a2fe:	1e05      	subs	r5, r0, #0
 800a300:	d110      	bne.n	800a324 <__mdiff+0x38>
 800a302:	4629      	mov	r1, r5
 800a304:	4630      	mov	r0, r6
 800a306:	f7ff fd09 	bl	8009d1c <_Balloc>
 800a30a:	b930      	cbnz	r0, 800a31a <__mdiff+0x2e>
 800a30c:	4b3a      	ldr	r3, [pc, #232]	; (800a3f8 <__mdiff+0x10c>)
 800a30e:	4602      	mov	r2, r0
 800a310:	f240 2132 	movw	r1, #562	; 0x232
 800a314:	4839      	ldr	r0, [pc, #228]	; (800a3fc <__mdiff+0x110>)
 800a316:	f000 fc51 	bl	800abbc <__assert_func>
 800a31a:	2301      	movs	r3, #1
 800a31c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a320:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a324:	bfa4      	itt	ge
 800a326:	4643      	movge	r3, r8
 800a328:	46a0      	movge	r8, r4
 800a32a:	4630      	mov	r0, r6
 800a32c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a330:	bfa6      	itte	ge
 800a332:	461c      	movge	r4, r3
 800a334:	2500      	movge	r5, #0
 800a336:	2501      	movlt	r5, #1
 800a338:	f7ff fcf0 	bl	8009d1c <_Balloc>
 800a33c:	b920      	cbnz	r0, 800a348 <__mdiff+0x5c>
 800a33e:	4b2e      	ldr	r3, [pc, #184]	; (800a3f8 <__mdiff+0x10c>)
 800a340:	4602      	mov	r2, r0
 800a342:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a346:	e7e5      	b.n	800a314 <__mdiff+0x28>
 800a348:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a34c:	6926      	ldr	r6, [r4, #16]
 800a34e:	60c5      	str	r5, [r0, #12]
 800a350:	f104 0914 	add.w	r9, r4, #20
 800a354:	f108 0514 	add.w	r5, r8, #20
 800a358:	f100 0e14 	add.w	lr, r0, #20
 800a35c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a360:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a364:	f108 0210 	add.w	r2, r8, #16
 800a368:	46f2      	mov	sl, lr
 800a36a:	2100      	movs	r1, #0
 800a36c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a370:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a374:	fa1f f883 	uxth.w	r8, r3
 800a378:	fa11 f18b 	uxtah	r1, r1, fp
 800a37c:	0c1b      	lsrs	r3, r3, #16
 800a37e:	eba1 0808 	sub.w	r8, r1, r8
 800a382:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a386:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a38a:	fa1f f888 	uxth.w	r8, r8
 800a38e:	1419      	asrs	r1, r3, #16
 800a390:	454e      	cmp	r6, r9
 800a392:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a396:	f84a 3b04 	str.w	r3, [sl], #4
 800a39a:	d8e7      	bhi.n	800a36c <__mdiff+0x80>
 800a39c:	1b33      	subs	r3, r6, r4
 800a39e:	3b15      	subs	r3, #21
 800a3a0:	f023 0303 	bic.w	r3, r3, #3
 800a3a4:	3304      	adds	r3, #4
 800a3a6:	3415      	adds	r4, #21
 800a3a8:	42a6      	cmp	r6, r4
 800a3aa:	bf38      	it	cc
 800a3ac:	2304      	movcc	r3, #4
 800a3ae:	441d      	add	r5, r3
 800a3b0:	4473      	add	r3, lr
 800a3b2:	469e      	mov	lr, r3
 800a3b4:	462e      	mov	r6, r5
 800a3b6:	4566      	cmp	r6, ip
 800a3b8:	d30e      	bcc.n	800a3d8 <__mdiff+0xec>
 800a3ba:	f10c 0203 	add.w	r2, ip, #3
 800a3be:	1b52      	subs	r2, r2, r5
 800a3c0:	f022 0203 	bic.w	r2, r2, #3
 800a3c4:	3d03      	subs	r5, #3
 800a3c6:	45ac      	cmp	ip, r5
 800a3c8:	bf38      	it	cc
 800a3ca:	2200      	movcc	r2, #0
 800a3cc:	441a      	add	r2, r3
 800a3ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a3d2:	b17b      	cbz	r3, 800a3f4 <__mdiff+0x108>
 800a3d4:	6107      	str	r7, [r0, #16]
 800a3d6:	e7a3      	b.n	800a320 <__mdiff+0x34>
 800a3d8:	f856 8b04 	ldr.w	r8, [r6], #4
 800a3dc:	fa11 f288 	uxtah	r2, r1, r8
 800a3e0:	1414      	asrs	r4, r2, #16
 800a3e2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a3e6:	b292      	uxth	r2, r2
 800a3e8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a3ec:	f84e 2b04 	str.w	r2, [lr], #4
 800a3f0:	1421      	asrs	r1, r4, #16
 800a3f2:	e7e0      	b.n	800a3b6 <__mdiff+0xca>
 800a3f4:	3f01      	subs	r7, #1
 800a3f6:	e7ea      	b.n	800a3ce <__mdiff+0xe2>
 800a3f8:	0800b9e0 	.word	0x0800b9e0
 800a3fc:	0800ba6c 	.word	0x0800ba6c

0800a400 <__ulp>:
 800a400:	b082      	sub	sp, #8
 800a402:	ed8d 0b00 	vstr	d0, [sp]
 800a406:	9b01      	ldr	r3, [sp, #4]
 800a408:	4912      	ldr	r1, [pc, #72]	; (800a454 <__ulp+0x54>)
 800a40a:	4019      	ands	r1, r3
 800a40c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a410:	2900      	cmp	r1, #0
 800a412:	dd05      	ble.n	800a420 <__ulp+0x20>
 800a414:	2200      	movs	r2, #0
 800a416:	460b      	mov	r3, r1
 800a418:	ec43 2b10 	vmov	d0, r2, r3
 800a41c:	b002      	add	sp, #8
 800a41e:	4770      	bx	lr
 800a420:	4249      	negs	r1, r1
 800a422:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a426:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a42a:	f04f 0200 	mov.w	r2, #0
 800a42e:	f04f 0300 	mov.w	r3, #0
 800a432:	da04      	bge.n	800a43e <__ulp+0x3e>
 800a434:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a438:	fa41 f300 	asr.w	r3, r1, r0
 800a43c:	e7ec      	b.n	800a418 <__ulp+0x18>
 800a43e:	f1a0 0114 	sub.w	r1, r0, #20
 800a442:	291e      	cmp	r1, #30
 800a444:	bfda      	itte	le
 800a446:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a44a:	fa20 f101 	lsrle.w	r1, r0, r1
 800a44e:	2101      	movgt	r1, #1
 800a450:	460a      	mov	r2, r1
 800a452:	e7e1      	b.n	800a418 <__ulp+0x18>
 800a454:	7ff00000 	.word	0x7ff00000

0800a458 <__b2d>:
 800a458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45a:	6905      	ldr	r5, [r0, #16]
 800a45c:	f100 0714 	add.w	r7, r0, #20
 800a460:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a464:	1f2e      	subs	r6, r5, #4
 800a466:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a46a:	4620      	mov	r0, r4
 800a46c:	f7ff fd48 	bl	8009f00 <__hi0bits>
 800a470:	f1c0 0320 	rsb	r3, r0, #32
 800a474:	280a      	cmp	r0, #10
 800a476:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a4f4 <__b2d+0x9c>
 800a47a:	600b      	str	r3, [r1, #0]
 800a47c:	dc14      	bgt.n	800a4a8 <__b2d+0x50>
 800a47e:	f1c0 0e0b 	rsb	lr, r0, #11
 800a482:	fa24 f10e 	lsr.w	r1, r4, lr
 800a486:	42b7      	cmp	r7, r6
 800a488:	ea41 030c 	orr.w	r3, r1, ip
 800a48c:	bf34      	ite	cc
 800a48e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a492:	2100      	movcs	r1, #0
 800a494:	3015      	adds	r0, #21
 800a496:	fa04 f000 	lsl.w	r0, r4, r0
 800a49a:	fa21 f10e 	lsr.w	r1, r1, lr
 800a49e:	ea40 0201 	orr.w	r2, r0, r1
 800a4a2:	ec43 2b10 	vmov	d0, r2, r3
 800a4a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4a8:	42b7      	cmp	r7, r6
 800a4aa:	bf3a      	itte	cc
 800a4ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a4b0:	f1a5 0608 	subcc.w	r6, r5, #8
 800a4b4:	2100      	movcs	r1, #0
 800a4b6:	380b      	subs	r0, #11
 800a4b8:	d017      	beq.n	800a4ea <__b2d+0x92>
 800a4ba:	f1c0 0c20 	rsb	ip, r0, #32
 800a4be:	fa04 f500 	lsl.w	r5, r4, r0
 800a4c2:	42be      	cmp	r6, r7
 800a4c4:	fa21 f40c 	lsr.w	r4, r1, ip
 800a4c8:	ea45 0504 	orr.w	r5, r5, r4
 800a4cc:	bf8c      	ite	hi
 800a4ce:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a4d2:	2400      	movls	r4, #0
 800a4d4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a4d8:	fa01 f000 	lsl.w	r0, r1, r0
 800a4dc:	fa24 f40c 	lsr.w	r4, r4, ip
 800a4e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a4e4:	ea40 0204 	orr.w	r2, r0, r4
 800a4e8:	e7db      	b.n	800a4a2 <__b2d+0x4a>
 800a4ea:	ea44 030c 	orr.w	r3, r4, ip
 800a4ee:	460a      	mov	r2, r1
 800a4f0:	e7d7      	b.n	800a4a2 <__b2d+0x4a>
 800a4f2:	bf00      	nop
 800a4f4:	3ff00000 	.word	0x3ff00000

0800a4f8 <__d2b>:
 800a4f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a4fc:	4689      	mov	r9, r1
 800a4fe:	2101      	movs	r1, #1
 800a500:	ec57 6b10 	vmov	r6, r7, d0
 800a504:	4690      	mov	r8, r2
 800a506:	f7ff fc09 	bl	8009d1c <_Balloc>
 800a50a:	4604      	mov	r4, r0
 800a50c:	b930      	cbnz	r0, 800a51c <__d2b+0x24>
 800a50e:	4602      	mov	r2, r0
 800a510:	4b25      	ldr	r3, [pc, #148]	; (800a5a8 <__d2b+0xb0>)
 800a512:	4826      	ldr	r0, [pc, #152]	; (800a5ac <__d2b+0xb4>)
 800a514:	f240 310a 	movw	r1, #778	; 0x30a
 800a518:	f000 fb50 	bl	800abbc <__assert_func>
 800a51c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a520:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a524:	bb35      	cbnz	r5, 800a574 <__d2b+0x7c>
 800a526:	2e00      	cmp	r6, #0
 800a528:	9301      	str	r3, [sp, #4]
 800a52a:	d028      	beq.n	800a57e <__d2b+0x86>
 800a52c:	4668      	mov	r0, sp
 800a52e:	9600      	str	r6, [sp, #0]
 800a530:	f7ff fd06 	bl	8009f40 <__lo0bits>
 800a534:	9900      	ldr	r1, [sp, #0]
 800a536:	b300      	cbz	r0, 800a57a <__d2b+0x82>
 800a538:	9a01      	ldr	r2, [sp, #4]
 800a53a:	f1c0 0320 	rsb	r3, r0, #32
 800a53e:	fa02 f303 	lsl.w	r3, r2, r3
 800a542:	430b      	orrs	r3, r1
 800a544:	40c2      	lsrs	r2, r0
 800a546:	6163      	str	r3, [r4, #20]
 800a548:	9201      	str	r2, [sp, #4]
 800a54a:	9b01      	ldr	r3, [sp, #4]
 800a54c:	61a3      	str	r3, [r4, #24]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	bf14      	ite	ne
 800a552:	2202      	movne	r2, #2
 800a554:	2201      	moveq	r2, #1
 800a556:	6122      	str	r2, [r4, #16]
 800a558:	b1d5      	cbz	r5, 800a590 <__d2b+0x98>
 800a55a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a55e:	4405      	add	r5, r0
 800a560:	f8c9 5000 	str.w	r5, [r9]
 800a564:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a568:	f8c8 0000 	str.w	r0, [r8]
 800a56c:	4620      	mov	r0, r4
 800a56e:	b003      	add	sp, #12
 800a570:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a578:	e7d5      	b.n	800a526 <__d2b+0x2e>
 800a57a:	6161      	str	r1, [r4, #20]
 800a57c:	e7e5      	b.n	800a54a <__d2b+0x52>
 800a57e:	a801      	add	r0, sp, #4
 800a580:	f7ff fcde 	bl	8009f40 <__lo0bits>
 800a584:	9b01      	ldr	r3, [sp, #4]
 800a586:	6163      	str	r3, [r4, #20]
 800a588:	2201      	movs	r2, #1
 800a58a:	6122      	str	r2, [r4, #16]
 800a58c:	3020      	adds	r0, #32
 800a58e:	e7e3      	b.n	800a558 <__d2b+0x60>
 800a590:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a594:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a598:	f8c9 0000 	str.w	r0, [r9]
 800a59c:	6918      	ldr	r0, [r3, #16]
 800a59e:	f7ff fcaf 	bl	8009f00 <__hi0bits>
 800a5a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a5a6:	e7df      	b.n	800a568 <__d2b+0x70>
 800a5a8:	0800b9e0 	.word	0x0800b9e0
 800a5ac:	0800ba6c 	.word	0x0800ba6c

0800a5b0 <__ratio>:
 800a5b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5b4:	4688      	mov	r8, r1
 800a5b6:	4669      	mov	r1, sp
 800a5b8:	4681      	mov	r9, r0
 800a5ba:	f7ff ff4d 	bl	800a458 <__b2d>
 800a5be:	a901      	add	r1, sp, #4
 800a5c0:	4640      	mov	r0, r8
 800a5c2:	ec55 4b10 	vmov	r4, r5, d0
 800a5c6:	f7ff ff47 	bl	800a458 <__b2d>
 800a5ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a5ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a5d2:	eba3 0c02 	sub.w	ip, r3, r2
 800a5d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a5da:	1a9b      	subs	r3, r3, r2
 800a5dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a5e0:	ec51 0b10 	vmov	r0, r1, d0
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	bfd6      	itet	le
 800a5e8:	460a      	movle	r2, r1
 800a5ea:	462a      	movgt	r2, r5
 800a5ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a5f0:	468b      	mov	fp, r1
 800a5f2:	462f      	mov	r7, r5
 800a5f4:	bfd4      	ite	le
 800a5f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a5fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a5fe:	4620      	mov	r0, r4
 800a600:	ee10 2a10 	vmov	r2, s0
 800a604:	465b      	mov	r3, fp
 800a606:	4639      	mov	r1, r7
 800a608:	f7f6 f920 	bl	800084c <__aeabi_ddiv>
 800a60c:	ec41 0b10 	vmov	d0, r0, r1
 800a610:	b003      	add	sp, #12
 800a612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a616 <__copybits>:
 800a616:	3901      	subs	r1, #1
 800a618:	b570      	push	{r4, r5, r6, lr}
 800a61a:	1149      	asrs	r1, r1, #5
 800a61c:	6914      	ldr	r4, [r2, #16]
 800a61e:	3101      	adds	r1, #1
 800a620:	f102 0314 	add.w	r3, r2, #20
 800a624:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a628:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a62c:	1f05      	subs	r5, r0, #4
 800a62e:	42a3      	cmp	r3, r4
 800a630:	d30c      	bcc.n	800a64c <__copybits+0x36>
 800a632:	1aa3      	subs	r3, r4, r2
 800a634:	3b11      	subs	r3, #17
 800a636:	f023 0303 	bic.w	r3, r3, #3
 800a63a:	3211      	adds	r2, #17
 800a63c:	42a2      	cmp	r2, r4
 800a63e:	bf88      	it	hi
 800a640:	2300      	movhi	r3, #0
 800a642:	4418      	add	r0, r3
 800a644:	2300      	movs	r3, #0
 800a646:	4288      	cmp	r0, r1
 800a648:	d305      	bcc.n	800a656 <__copybits+0x40>
 800a64a:	bd70      	pop	{r4, r5, r6, pc}
 800a64c:	f853 6b04 	ldr.w	r6, [r3], #4
 800a650:	f845 6f04 	str.w	r6, [r5, #4]!
 800a654:	e7eb      	b.n	800a62e <__copybits+0x18>
 800a656:	f840 3b04 	str.w	r3, [r0], #4
 800a65a:	e7f4      	b.n	800a646 <__copybits+0x30>

0800a65c <__any_on>:
 800a65c:	f100 0214 	add.w	r2, r0, #20
 800a660:	6900      	ldr	r0, [r0, #16]
 800a662:	114b      	asrs	r3, r1, #5
 800a664:	4298      	cmp	r0, r3
 800a666:	b510      	push	{r4, lr}
 800a668:	db11      	blt.n	800a68e <__any_on+0x32>
 800a66a:	dd0a      	ble.n	800a682 <__any_on+0x26>
 800a66c:	f011 011f 	ands.w	r1, r1, #31
 800a670:	d007      	beq.n	800a682 <__any_on+0x26>
 800a672:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a676:	fa24 f001 	lsr.w	r0, r4, r1
 800a67a:	fa00 f101 	lsl.w	r1, r0, r1
 800a67e:	428c      	cmp	r4, r1
 800a680:	d10b      	bne.n	800a69a <__any_on+0x3e>
 800a682:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a686:	4293      	cmp	r3, r2
 800a688:	d803      	bhi.n	800a692 <__any_on+0x36>
 800a68a:	2000      	movs	r0, #0
 800a68c:	bd10      	pop	{r4, pc}
 800a68e:	4603      	mov	r3, r0
 800a690:	e7f7      	b.n	800a682 <__any_on+0x26>
 800a692:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a696:	2900      	cmp	r1, #0
 800a698:	d0f5      	beq.n	800a686 <__any_on+0x2a>
 800a69a:	2001      	movs	r0, #1
 800a69c:	e7f6      	b.n	800a68c <__any_on+0x30>

0800a69e <_calloc_r>:
 800a69e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a6a0:	fba1 2402 	umull	r2, r4, r1, r2
 800a6a4:	b94c      	cbnz	r4, 800a6ba <_calloc_r+0x1c>
 800a6a6:	4611      	mov	r1, r2
 800a6a8:	9201      	str	r2, [sp, #4]
 800a6aa:	f000 f87b 	bl	800a7a4 <_malloc_r>
 800a6ae:	9a01      	ldr	r2, [sp, #4]
 800a6b0:	4605      	mov	r5, r0
 800a6b2:	b930      	cbnz	r0, 800a6c2 <_calloc_r+0x24>
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	b003      	add	sp, #12
 800a6b8:	bd30      	pop	{r4, r5, pc}
 800a6ba:	220c      	movs	r2, #12
 800a6bc:	6002      	str	r2, [r0, #0]
 800a6be:	2500      	movs	r5, #0
 800a6c0:	e7f8      	b.n	800a6b4 <_calloc_r+0x16>
 800a6c2:	4621      	mov	r1, r4
 800a6c4:	f7fc fb9e 	bl	8006e04 <memset>
 800a6c8:	e7f4      	b.n	800a6b4 <_calloc_r+0x16>
	...

0800a6cc <_free_r>:
 800a6cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a6ce:	2900      	cmp	r1, #0
 800a6d0:	d044      	beq.n	800a75c <_free_r+0x90>
 800a6d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6d6:	9001      	str	r0, [sp, #4]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	f1a1 0404 	sub.w	r4, r1, #4
 800a6de:	bfb8      	it	lt
 800a6e0:	18e4      	addlt	r4, r4, r3
 800a6e2:	f000 fab5 	bl	800ac50 <__malloc_lock>
 800a6e6:	4a1e      	ldr	r2, [pc, #120]	; (800a760 <_free_r+0x94>)
 800a6e8:	9801      	ldr	r0, [sp, #4]
 800a6ea:	6813      	ldr	r3, [r2, #0]
 800a6ec:	b933      	cbnz	r3, 800a6fc <_free_r+0x30>
 800a6ee:	6063      	str	r3, [r4, #4]
 800a6f0:	6014      	str	r4, [r2, #0]
 800a6f2:	b003      	add	sp, #12
 800a6f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a6f8:	f000 bab0 	b.w	800ac5c <__malloc_unlock>
 800a6fc:	42a3      	cmp	r3, r4
 800a6fe:	d908      	bls.n	800a712 <_free_r+0x46>
 800a700:	6825      	ldr	r5, [r4, #0]
 800a702:	1961      	adds	r1, r4, r5
 800a704:	428b      	cmp	r3, r1
 800a706:	bf01      	itttt	eq
 800a708:	6819      	ldreq	r1, [r3, #0]
 800a70a:	685b      	ldreq	r3, [r3, #4]
 800a70c:	1949      	addeq	r1, r1, r5
 800a70e:	6021      	streq	r1, [r4, #0]
 800a710:	e7ed      	b.n	800a6ee <_free_r+0x22>
 800a712:	461a      	mov	r2, r3
 800a714:	685b      	ldr	r3, [r3, #4]
 800a716:	b10b      	cbz	r3, 800a71c <_free_r+0x50>
 800a718:	42a3      	cmp	r3, r4
 800a71a:	d9fa      	bls.n	800a712 <_free_r+0x46>
 800a71c:	6811      	ldr	r1, [r2, #0]
 800a71e:	1855      	adds	r5, r2, r1
 800a720:	42a5      	cmp	r5, r4
 800a722:	d10b      	bne.n	800a73c <_free_r+0x70>
 800a724:	6824      	ldr	r4, [r4, #0]
 800a726:	4421      	add	r1, r4
 800a728:	1854      	adds	r4, r2, r1
 800a72a:	42a3      	cmp	r3, r4
 800a72c:	6011      	str	r1, [r2, #0]
 800a72e:	d1e0      	bne.n	800a6f2 <_free_r+0x26>
 800a730:	681c      	ldr	r4, [r3, #0]
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	6053      	str	r3, [r2, #4]
 800a736:	4421      	add	r1, r4
 800a738:	6011      	str	r1, [r2, #0]
 800a73a:	e7da      	b.n	800a6f2 <_free_r+0x26>
 800a73c:	d902      	bls.n	800a744 <_free_r+0x78>
 800a73e:	230c      	movs	r3, #12
 800a740:	6003      	str	r3, [r0, #0]
 800a742:	e7d6      	b.n	800a6f2 <_free_r+0x26>
 800a744:	6825      	ldr	r5, [r4, #0]
 800a746:	1961      	adds	r1, r4, r5
 800a748:	428b      	cmp	r3, r1
 800a74a:	bf04      	itt	eq
 800a74c:	6819      	ldreq	r1, [r3, #0]
 800a74e:	685b      	ldreq	r3, [r3, #4]
 800a750:	6063      	str	r3, [r4, #4]
 800a752:	bf04      	itt	eq
 800a754:	1949      	addeq	r1, r1, r5
 800a756:	6021      	streq	r1, [r4, #0]
 800a758:	6054      	str	r4, [r2, #4]
 800a75a:	e7ca      	b.n	800a6f2 <_free_r+0x26>
 800a75c:	b003      	add	sp, #12
 800a75e:	bd30      	pop	{r4, r5, pc}
 800a760:	2000382c 	.word	0x2000382c

0800a764 <sbrk_aligned>:
 800a764:	b570      	push	{r4, r5, r6, lr}
 800a766:	4e0e      	ldr	r6, [pc, #56]	; (800a7a0 <sbrk_aligned+0x3c>)
 800a768:	460c      	mov	r4, r1
 800a76a:	6831      	ldr	r1, [r6, #0]
 800a76c:	4605      	mov	r5, r0
 800a76e:	b911      	cbnz	r1, 800a776 <sbrk_aligned+0x12>
 800a770:	f000 f9f2 	bl	800ab58 <_sbrk_r>
 800a774:	6030      	str	r0, [r6, #0]
 800a776:	4621      	mov	r1, r4
 800a778:	4628      	mov	r0, r5
 800a77a:	f000 f9ed 	bl	800ab58 <_sbrk_r>
 800a77e:	1c43      	adds	r3, r0, #1
 800a780:	d00a      	beq.n	800a798 <sbrk_aligned+0x34>
 800a782:	1cc4      	adds	r4, r0, #3
 800a784:	f024 0403 	bic.w	r4, r4, #3
 800a788:	42a0      	cmp	r0, r4
 800a78a:	d007      	beq.n	800a79c <sbrk_aligned+0x38>
 800a78c:	1a21      	subs	r1, r4, r0
 800a78e:	4628      	mov	r0, r5
 800a790:	f000 f9e2 	bl	800ab58 <_sbrk_r>
 800a794:	3001      	adds	r0, #1
 800a796:	d101      	bne.n	800a79c <sbrk_aligned+0x38>
 800a798:	f04f 34ff 	mov.w	r4, #4294967295
 800a79c:	4620      	mov	r0, r4
 800a79e:	bd70      	pop	{r4, r5, r6, pc}
 800a7a0:	20003830 	.word	0x20003830

0800a7a4 <_malloc_r>:
 800a7a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7a8:	1ccd      	adds	r5, r1, #3
 800a7aa:	f025 0503 	bic.w	r5, r5, #3
 800a7ae:	3508      	adds	r5, #8
 800a7b0:	2d0c      	cmp	r5, #12
 800a7b2:	bf38      	it	cc
 800a7b4:	250c      	movcc	r5, #12
 800a7b6:	2d00      	cmp	r5, #0
 800a7b8:	4607      	mov	r7, r0
 800a7ba:	db01      	blt.n	800a7c0 <_malloc_r+0x1c>
 800a7bc:	42a9      	cmp	r1, r5
 800a7be:	d905      	bls.n	800a7cc <_malloc_r+0x28>
 800a7c0:	230c      	movs	r3, #12
 800a7c2:	603b      	str	r3, [r7, #0]
 800a7c4:	2600      	movs	r6, #0
 800a7c6:	4630      	mov	r0, r6
 800a7c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7cc:	4e2e      	ldr	r6, [pc, #184]	; (800a888 <_malloc_r+0xe4>)
 800a7ce:	f000 fa3f 	bl	800ac50 <__malloc_lock>
 800a7d2:	6833      	ldr	r3, [r6, #0]
 800a7d4:	461c      	mov	r4, r3
 800a7d6:	bb34      	cbnz	r4, 800a826 <_malloc_r+0x82>
 800a7d8:	4629      	mov	r1, r5
 800a7da:	4638      	mov	r0, r7
 800a7dc:	f7ff ffc2 	bl	800a764 <sbrk_aligned>
 800a7e0:	1c43      	adds	r3, r0, #1
 800a7e2:	4604      	mov	r4, r0
 800a7e4:	d14d      	bne.n	800a882 <_malloc_r+0xde>
 800a7e6:	6834      	ldr	r4, [r6, #0]
 800a7e8:	4626      	mov	r6, r4
 800a7ea:	2e00      	cmp	r6, #0
 800a7ec:	d140      	bne.n	800a870 <_malloc_r+0xcc>
 800a7ee:	6823      	ldr	r3, [r4, #0]
 800a7f0:	4631      	mov	r1, r6
 800a7f2:	4638      	mov	r0, r7
 800a7f4:	eb04 0803 	add.w	r8, r4, r3
 800a7f8:	f000 f9ae 	bl	800ab58 <_sbrk_r>
 800a7fc:	4580      	cmp	r8, r0
 800a7fe:	d13a      	bne.n	800a876 <_malloc_r+0xd2>
 800a800:	6821      	ldr	r1, [r4, #0]
 800a802:	3503      	adds	r5, #3
 800a804:	1a6d      	subs	r5, r5, r1
 800a806:	f025 0503 	bic.w	r5, r5, #3
 800a80a:	3508      	adds	r5, #8
 800a80c:	2d0c      	cmp	r5, #12
 800a80e:	bf38      	it	cc
 800a810:	250c      	movcc	r5, #12
 800a812:	4629      	mov	r1, r5
 800a814:	4638      	mov	r0, r7
 800a816:	f7ff ffa5 	bl	800a764 <sbrk_aligned>
 800a81a:	3001      	adds	r0, #1
 800a81c:	d02b      	beq.n	800a876 <_malloc_r+0xd2>
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	442b      	add	r3, r5
 800a822:	6023      	str	r3, [r4, #0]
 800a824:	e00e      	b.n	800a844 <_malloc_r+0xa0>
 800a826:	6822      	ldr	r2, [r4, #0]
 800a828:	1b52      	subs	r2, r2, r5
 800a82a:	d41e      	bmi.n	800a86a <_malloc_r+0xc6>
 800a82c:	2a0b      	cmp	r2, #11
 800a82e:	d916      	bls.n	800a85e <_malloc_r+0xba>
 800a830:	1961      	adds	r1, r4, r5
 800a832:	42a3      	cmp	r3, r4
 800a834:	6025      	str	r5, [r4, #0]
 800a836:	bf18      	it	ne
 800a838:	6059      	strne	r1, [r3, #4]
 800a83a:	6863      	ldr	r3, [r4, #4]
 800a83c:	bf08      	it	eq
 800a83e:	6031      	streq	r1, [r6, #0]
 800a840:	5162      	str	r2, [r4, r5]
 800a842:	604b      	str	r3, [r1, #4]
 800a844:	4638      	mov	r0, r7
 800a846:	f104 060b 	add.w	r6, r4, #11
 800a84a:	f000 fa07 	bl	800ac5c <__malloc_unlock>
 800a84e:	f026 0607 	bic.w	r6, r6, #7
 800a852:	1d23      	adds	r3, r4, #4
 800a854:	1af2      	subs	r2, r6, r3
 800a856:	d0b6      	beq.n	800a7c6 <_malloc_r+0x22>
 800a858:	1b9b      	subs	r3, r3, r6
 800a85a:	50a3      	str	r3, [r4, r2]
 800a85c:	e7b3      	b.n	800a7c6 <_malloc_r+0x22>
 800a85e:	6862      	ldr	r2, [r4, #4]
 800a860:	42a3      	cmp	r3, r4
 800a862:	bf0c      	ite	eq
 800a864:	6032      	streq	r2, [r6, #0]
 800a866:	605a      	strne	r2, [r3, #4]
 800a868:	e7ec      	b.n	800a844 <_malloc_r+0xa0>
 800a86a:	4623      	mov	r3, r4
 800a86c:	6864      	ldr	r4, [r4, #4]
 800a86e:	e7b2      	b.n	800a7d6 <_malloc_r+0x32>
 800a870:	4634      	mov	r4, r6
 800a872:	6876      	ldr	r6, [r6, #4]
 800a874:	e7b9      	b.n	800a7ea <_malloc_r+0x46>
 800a876:	230c      	movs	r3, #12
 800a878:	603b      	str	r3, [r7, #0]
 800a87a:	4638      	mov	r0, r7
 800a87c:	f000 f9ee 	bl	800ac5c <__malloc_unlock>
 800a880:	e7a1      	b.n	800a7c6 <_malloc_r+0x22>
 800a882:	6025      	str	r5, [r4, #0]
 800a884:	e7de      	b.n	800a844 <_malloc_r+0xa0>
 800a886:	bf00      	nop
 800a888:	2000382c 	.word	0x2000382c

0800a88c <__ssputs_r>:
 800a88c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a890:	688e      	ldr	r6, [r1, #8]
 800a892:	429e      	cmp	r6, r3
 800a894:	4682      	mov	sl, r0
 800a896:	460c      	mov	r4, r1
 800a898:	4690      	mov	r8, r2
 800a89a:	461f      	mov	r7, r3
 800a89c:	d838      	bhi.n	800a910 <__ssputs_r+0x84>
 800a89e:	898a      	ldrh	r2, [r1, #12]
 800a8a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a8a4:	d032      	beq.n	800a90c <__ssputs_r+0x80>
 800a8a6:	6825      	ldr	r5, [r4, #0]
 800a8a8:	6909      	ldr	r1, [r1, #16]
 800a8aa:	eba5 0901 	sub.w	r9, r5, r1
 800a8ae:	6965      	ldr	r5, [r4, #20]
 800a8b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a8b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a8b8:	3301      	adds	r3, #1
 800a8ba:	444b      	add	r3, r9
 800a8bc:	106d      	asrs	r5, r5, #1
 800a8be:	429d      	cmp	r5, r3
 800a8c0:	bf38      	it	cc
 800a8c2:	461d      	movcc	r5, r3
 800a8c4:	0553      	lsls	r3, r2, #21
 800a8c6:	d531      	bpl.n	800a92c <__ssputs_r+0xa0>
 800a8c8:	4629      	mov	r1, r5
 800a8ca:	f7ff ff6b 	bl	800a7a4 <_malloc_r>
 800a8ce:	4606      	mov	r6, r0
 800a8d0:	b950      	cbnz	r0, 800a8e8 <__ssputs_r+0x5c>
 800a8d2:	230c      	movs	r3, #12
 800a8d4:	f8ca 3000 	str.w	r3, [sl]
 800a8d8:	89a3      	ldrh	r3, [r4, #12]
 800a8da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8de:	81a3      	strh	r3, [r4, #12]
 800a8e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8e8:	6921      	ldr	r1, [r4, #16]
 800a8ea:	464a      	mov	r2, r9
 800a8ec:	f7ff fa08 	bl	8009d00 <memcpy>
 800a8f0:	89a3      	ldrh	r3, [r4, #12]
 800a8f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a8f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8fa:	81a3      	strh	r3, [r4, #12]
 800a8fc:	6126      	str	r6, [r4, #16]
 800a8fe:	6165      	str	r5, [r4, #20]
 800a900:	444e      	add	r6, r9
 800a902:	eba5 0509 	sub.w	r5, r5, r9
 800a906:	6026      	str	r6, [r4, #0]
 800a908:	60a5      	str	r5, [r4, #8]
 800a90a:	463e      	mov	r6, r7
 800a90c:	42be      	cmp	r6, r7
 800a90e:	d900      	bls.n	800a912 <__ssputs_r+0x86>
 800a910:	463e      	mov	r6, r7
 800a912:	6820      	ldr	r0, [r4, #0]
 800a914:	4632      	mov	r2, r6
 800a916:	4641      	mov	r1, r8
 800a918:	f000 f980 	bl	800ac1c <memmove>
 800a91c:	68a3      	ldr	r3, [r4, #8]
 800a91e:	1b9b      	subs	r3, r3, r6
 800a920:	60a3      	str	r3, [r4, #8]
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	4433      	add	r3, r6
 800a926:	6023      	str	r3, [r4, #0]
 800a928:	2000      	movs	r0, #0
 800a92a:	e7db      	b.n	800a8e4 <__ssputs_r+0x58>
 800a92c:	462a      	mov	r2, r5
 800a92e:	f000 f99b 	bl	800ac68 <_realloc_r>
 800a932:	4606      	mov	r6, r0
 800a934:	2800      	cmp	r0, #0
 800a936:	d1e1      	bne.n	800a8fc <__ssputs_r+0x70>
 800a938:	6921      	ldr	r1, [r4, #16]
 800a93a:	4650      	mov	r0, sl
 800a93c:	f7ff fec6 	bl	800a6cc <_free_r>
 800a940:	e7c7      	b.n	800a8d2 <__ssputs_r+0x46>
	...

0800a944 <_svfiprintf_r>:
 800a944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a948:	4698      	mov	r8, r3
 800a94a:	898b      	ldrh	r3, [r1, #12]
 800a94c:	061b      	lsls	r3, r3, #24
 800a94e:	b09d      	sub	sp, #116	; 0x74
 800a950:	4607      	mov	r7, r0
 800a952:	460d      	mov	r5, r1
 800a954:	4614      	mov	r4, r2
 800a956:	d50e      	bpl.n	800a976 <_svfiprintf_r+0x32>
 800a958:	690b      	ldr	r3, [r1, #16]
 800a95a:	b963      	cbnz	r3, 800a976 <_svfiprintf_r+0x32>
 800a95c:	2140      	movs	r1, #64	; 0x40
 800a95e:	f7ff ff21 	bl	800a7a4 <_malloc_r>
 800a962:	6028      	str	r0, [r5, #0]
 800a964:	6128      	str	r0, [r5, #16]
 800a966:	b920      	cbnz	r0, 800a972 <_svfiprintf_r+0x2e>
 800a968:	230c      	movs	r3, #12
 800a96a:	603b      	str	r3, [r7, #0]
 800a96c:	f04f 30ff 	mov.w	r0, #4294967295
 800a970:	e0d1      	b.n	800ab16 <_svfiprintf_r+0x1d2>
 800a972:	2340      	movs	r3, #64	; 0x40
 800a974:	616b      	str	r3, [r5, #20]
 800a976:	2300      	movs	r3, #0
 800a978:	9309      	str	r3, [sp, #36]	; 0x24
 800a97a:	2320      	movs	r3, #32
 800a97c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a980:	f8cd 800c 	str.w	r8, [sp, #12]
 800a984:	2330      	movs	r3, #48	; 0x30
 800a986:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ab30 <_svfiprintf_r+0x1ec>
 800a98a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a98e:	f04f 0901 	mov.w	r9, #1
 800a992:	4623      	mov	r3, r4
 800a994:	469a      	mov	sl, r3
 800a996:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a99a:	b10a      	cbz	r2, 800a9a0 <_svfiprintf_r+0x5c>
 800a99c:	2a25      	cmp	r2, #37	; 0x25
 800a99e:	d1f9      	bne.n	800a994 <_svfiprintf_r+0x50>
 800a9a0:	ebba 0b04 	subs.w	fp, sl, r4
 800a9a4:	d00b      	beq.n	800a9be <_svfiprintf_r+0x7a>
 800a9a6:	465b      	mov	r3, fp
 800a9a8:	4622      	mov	r2, r4
 800a9aa:	4629      	mov	r1, r5
 800a9ac:	4638      	mov	r0, r7
 800a9ae:	f7ff ff6d 	bl	800a88c <__ssputs_r>
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	f000 80aa 	beq.w	800ab0c <_svfiprintf_r+0x1c8>
 800a9b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9ba:	445a      	add	r2, fp
 800a9bc:	9209      	str	r2, [sp, #36]	; 0x24
 800a9be:	f89a 3000 	ldrb.w	r3, [sl]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	f000 80a2 	beq.w	800ab0c <_svfiprintf_r+0x1c8>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	f04f 32ff 	mov.w	r2, #4294967295
 800a9ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9d2:	f10a 0a01 	add.w	sl, sl, #1
 800a9d6:	9304      	str	r3, [sp, #16]
 800a9d8:	9307      	str	r3, [sp, #28]
 800a9da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9de:	931a      	str	r3, [sp, #104]	; 0x68
 800a9e0:	4654      	mov	r4, sl
 800a9e2:	2205      	movs	r2, #5
 800a9e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9e8:	4851      	ldr	r0, [pc, #324]	; (800ab30 <_svfiprintf_r+0x1ec>)
 800a9ea:	f7f5 fbf9 	bl	80001e0 <memchr>
 800a9ee:	9a04      	ldr	r2, [sp, #16]
 800a9f0:	b9d8      	cbnz	r0, 800aa2a <_svfiprintf_r+0xe6>
 800a9f2:	06d0      	lsls	r0, r2, #27
 800a9f4:	bf44      	itt	mi
 800a9f6:	2320      	movmi	r3, #32
 800a9f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9fc:	0711      	lsls	r1, r2, #28
 800a9fe:	bf44      	itt	mi
 800aa00:	232b      	movmi	r3, #43	; 0x2b
 800aa02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa06:	f89a 3000 	ldrb.w	r3, [sl]
 800aa0a:	2b2a      	cmp	r3, #42	; 0x2a
 800aa0c:	d015      	beq.n	800aa3a <_svfiprintf_r+0xf6>
 800aa0e:	9a07      	ldr	r2, [sp, #28]
 800aa10:	4654      	mov	r4, sl
 800aa12:	2000      	movs	r0, #0
 800aa14:	f04f 0c0a 	mov.w	ip, #10
 800aa18:	4621      	mov	r1, r4
 800aa1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa1e:	3b30      	subs	r3, #48	; 0x30
 800aa20:	2b09      	cmp	r3, #9
 800aa22:	d94e      	bls.n	800aac2 <_svfiprintf_r+0x17e>
 800aa24:	b1b0      	cbz	r0, 800aa54 <_svfiprintf_r+0x110>
 800aa26:	9207      	str	r2, [sp, #28]
 800aa28:	e014      	b.n	800aa54 <_svfiprintf_r+0x110>
 800aa2a:	eba0 0308 	sub.w	r3, r0, r8
 800aa2e:	fa09 f303 	lsl.w	r3, r9, r3
 800aa32:	4313      	orrs	r3, r2
 800aa34:	9304      	str	r3, [sp, #16]
 800aa36:	46a2      	mov	sl, r4
 800aa38:	e7d2      	b.n	800a9e0 <_svfiprintf_r+0x9c>
 800aa3a:	9b03      	ldr	r3, [sp, #12]
 800aa3c:	1d19      	adds	r1, r3, #4
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	9103      	str	r1, [sp, #12]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	bfbb      	ittet	lt
 800aa46:	425b      	neglt	r3, r3
 800aa48:	f042 0202 	orrlt.w	r2, r2, #2
 800aa4c:	9307      	strge	r3, [sp, #28]
 800aa4e:	9307      	strlt	r3, [sp, #28]
 800aa50:	bfb8      	it	lt
 800aa52:	9204      	strlt	r2, [sp, #16]
 800aa54:	7823      	ldrb	r3, [r4, #0]
 800aa56:	2b2e      	cmp	r3, #46	; 0x2e
 800aa58:	d10c      	bne.n	800aa74 <_svfiprintf_r+0x130>
 800aa5a:	7863      	ldrb	r3, [r4, #1]
 800aa5c:	2b2a      	cmp	r3, #42	; 0x2a
 800aa5e:	d135      	bne.n	800aacc <_svfiprintf_r+0x188>
 800aa60:	9b03      	ldr	r3, [sp, #12]
 800aa62:	1d1a      	adds	r2, r3, #4
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	9203      	str	r2, [sp, #12]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	bfb8      	it	lt
 800aa6c:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa70:	3402      	adds	r4, #2
 800aa72:	9305      	str	r3, [sp, #20]
 800aa74:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ab40 <_svfiprintf_r+0x1fc>
 800aa78:	7821      	ldrb	r1, [r4, #0]
 800aa7a:	2203      	movs	r2, #3
 800aa7c:	4650      	mov	r0, sl
 800aa7e:	f7f5 fbaf 	bl	80001e0 <memchr>
 800aa82:	b140      	cbz	r0, 800aa96 <_svfiprintf_r+0x152>
 800aa84:	2340      	movs	r3, #64	; 0x40
 800aa86:	eba0 000a 	sub.w	r0, r0, sl
 800aa8a:	fa03 f000 	lsl.w	r0, r3, r0
 800aa8e:	9b04      	ldr	r3, [sp, #16]
 800aa90:	4303      	orrs	r3, r0
 800aa92:	3401      	adds	r4, #1
 800aa94:	9304      	str	r3, [sp, #16]
 800aa96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa9a:	4826      	ldr	r0, [pc, #152]	; (800ab34 <_svfiprintf_r+0x1f0>)
 800aa9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aaa0:	2206      	movs	r2, #6
 800aaa2:	f7f5 fb9d 	bl	80001e0 <memchr>
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	d038      	beq.n	800ab1c <_svfiprintf_r+0x1d8>
 800aaaa:	4b23      	ldr	r3, [pc, #140]	; (800ab38 <_svfiprintf_r+0x1f4>)
 800aaac:	bb1b      	cbnz	r3, 800aaf6 <_svfiprintf_r+0x1b2>
 800aaae:	9b03      	ldr	r3, [sp, #12]
 800aab0:	3307      	adds	r3, #7
 800aab2:	f023 0307 	bic.w	r3, r3, #7
 800aab6:	3308      	adds	r3, #8
 800aab8:	9303      	str	r3, [sp, #12]
 800aaba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aabc:	4433      	add	r3, r6
 800aabe:	9309      	str	r3, [sp, #36]	; 0x24
 800aac0:	e767      	b.n	800a992 <_svfiprintf_r+0x4e>
 800aac2:	fb0c 3202 	mla	r2, ip, r2, r3
 800aac6:	460c      	mov	r4, r1
 800aac8:	2001      	movs	r0, #1
 800aaca:	e7a5      	b.n	800aa18 <_svfiprintf_r+0xd4>
 800aacc:	2300      	movs	r3, #0
 800aace:	3401      	adds	r4, #1
 800aad0:	9305      	str	r3, [sp, #20]
 800aad2:	4619      	mov	r1, r3
 800aad4:	f04f 0c0a 	mov.w	ip, #10
 800aad8:	4620      	mov	r0, r4
 800aada:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aade:	3a30      	subs	r2, #48	; 0x30
 800aae0:	2a09      	cmp	r2, #9
 800aae2:	d903      	bls.n	800aaec <_svfiprintf_r+0x1a8>
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d0c5      	beq.n	800aa74 <_svfiprintf_r+0x130>
 800aae8:	9105      	str	r1, [sp, #20]
 800aaea:	e7c3      	b.n	800aa74 <_svfiprintf_r+0x130>
 800aaec:	fb0c 2101 	mla	r1, ip, r1, r2
 800aaf0:	4604      	mov	r4, r0
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	e7f0      	b.n	800aad8 <_svfiprintf_r+0x194>
 800aaf6:	ab03      	add	r3, sp, #12
 800aaf8:	9300      	str	r3, [sp, #0]
 800aafa:	462a      	mov	r2, r5
 800aafc:	4b0f      	ldr	r3, [pc, #60]	; (800ab3c <_svfiprintf_r+0x1f8>)
 800aafe:	a904      	add	r1, sp, #16
 800ab00:	4638      	mov	r0, r7
 800ab02:	f7fc fa27 	bl	8006f54 <_printf_float>
 800ab06:	1c42      	adds	r2, r0, #1
 800ab08:	4606      	mov	r6, r0
 800ab0a:	d1d6      	bne.n	800aaba <_svfiprintf_r+0x176>
 800ab0c:	89ab      	ldrh	r3, [r5, #12]
 800ab0e:	065b      	lsls	r3, r3, #25
 800ab10:	f53f af2c 	bmi.w	800a96c <_svfiprintf_r+0x28>
 800ab14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab16:	b01d      	add	sp, #116	; 0x74
 800ab18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab1c:	ab03      	add	r3, sp, #12
 800ab1e:	9300      	str	r3, [sp, #0]
 800ab20:	462a      	mov	r2, r5
 800ab22:	4b06      	ldr	r3, [pc, #24]	; (800ab3c <_svfiprintf_r+0x1f8>)
 800ab24:	a904      	add	r1, sp, #16
 800ab26:	4638      	mov	r0, r7
 800ab28:	f7fc fcb8 	bl	800749c <_printf_i>
 800ab2c:	e7eb      	b.n	800ab06 <_svfiprintf_r+0x1c2>
 800ab2e:	bf00      	nop
 800ab30:	0800bbc4 	.word	0x0800bbc4
 800ab34:	0800bbce 	.word	0x0800bbce
 800ab38:	08006f55 	.word	0x08006f55
 800ab3c:	0800a88d 	.word	0x0800a88d
 800ab40:	0800bbca 	.word	0x0800bbca
 800ab44:	00000000 	.word	0x00000000

0800ab48 <nan>:
 800ab48:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ab50 <nan+0x8>
 800ab4c:	4770      	bx	lr
 800ab4e:	bf00      	nop
 800ab50:	00000000 	.word	0x00000000
 800ab54:	7ff80000 	.word	0x7ff80000

0800ab58 <_sbrk_r>:
 800ab58:	b538      	push	{r3, r4, r5, lr}
 800ab5a:	4d06      	ldr	r5, [pc, #24]	; (800ab74 <_sbrk_r+0x1c>)
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	4604      	mov	r4, r0
 800ab60:	4608      	mov	r0, r1
 800ab62:	602b      	str	r3, [r5, #0]
 800ab64:	f7f6 ff30 	bl	80019c8 <_sbrk>
 800ab68:	1c43      	adds	r3, r0, #1
 800ab6a:	d102      	bne.n	800ab72 <_sbrk_r+0x1a>
 800ab6c:	682b      	ldr	r3, [r5, #0]
 800ab6e:	b103      	cbz	r3, 800ab72 <_sbrk_r+0x1a>
 800ab70:	6023      	str	r3, [r4, #0]
 800ab72:	bd38      	pop	{r3, r4, r5, pc}
 800ab74:	20003834 	.word	0x20003834

0800ab78 <strncmp>:
 800ab78:	b510      	push	{r4, lr}
 800ab7a:	b17a      	cbz	r2, 800ab9c <strncmp+0x24>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	3901      	subs	r1, #1
 800ab80:	1884      	adds	r4, r0, r2
 800ab82:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ab86:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ab8a:	4290      	cmp	r0, r2
 800ab8c:	d101      	bne.n	800ab92 <strncmp+0x1a>
 800ab8e:	42a3      	cmp	r3, r4
 800ab90:	d101      	bne.n	800ab96 <strncmp+0x1e>
 800ab92:	1a80      	subs	r0, r0, r2
 800ab94:	bd10      	pop	{r4, pc}
 800ab96:	2800      	cmp	r0, #0
 800ab98:	d1f3      	bne.n	800ab82 <strncmp+0xa>
 800ab9a:	e7fa      	b.n	800ab92 <strncmp+0x1a>
 800ab9c:	4610      	mov	r0, r2
 800ab9e:	e7f9      	b.n	800ab94 <strncmp+0x1c>

0800aba0 <__ascii_wctomb>:
 800aba0:	b149      	cbz	r1, 800abb6 <__ascii_wctomb+0x16>
 800aba2:	2aff      	cmp	r2, #255	; 0xff
 800aba4:	bf85      	ittet	hi
 800aba6:	238a      	movhi	r3, #138	; 0x8a
 800aba8:	6003      	strhi	r3, [r0, #0]
 800abaa:	700a      	strbls	r2, [r1, #0]
 800abac:	f04f 30ff 	movhi.w	r0, #4294967295
 800abb0:	bf98      	it	ls
 800abb2:	2001      	movls	r0, #1
 800abb4:	4770      	bx	lr
 800abb6:	4608      	mov	r0, r1
 800abb8:	4770      	bx	lr
	...

0800abbc <__assert_func>:
 800abbc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800abbe:	4614      	mov	r4, r2
 800abc0:	461a      	mov	r2, r3
 800abc2:	4b09      	ldr	r3, [pc, #36]	; (800abe8 <__assert_func+0x2c>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	4605      	mov	r5, r0
 800abc8:	68d8      	ldr	r0, [r3, #12]
 800abca:	b14c      	cbz	r4, 800abe0 <__assert_func+0x24>
 800abcc:	4b07      	ldr	r3, [pc, #28]	; (800abec <__assert_func+0x30>)
 800abce:	9100      	str	r1, [sp, #0]
 800abd0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800abd4:	4906      	ldr	r1, [pc, #24]	; (800abf0 <__assert_func+0x34>)
 800abd6:	462b      	mov	r3, r5
 800abd8:	f000 f80e 	bl	800abf8 <fiprintf>
 800abdc:	f000 fa8c 	bl	800b0f8 <abort>
 800abe0:	4b04      	ldr	r3, [pc, #16]	; (800abf4 <__assert_func+0x38>)
 800abe2:	461c      	mov	r4, r3
 800abe4:	e7f3      	b.n	800abce <__assert_func+0x12>
 800abe6:	bf00      	nop
 800abe8:	2000000c 	.word	0x2000000c
 800abec:	0800bbd5 	.word	0x0800bbd5
 800abf0:	0800bbe2 	.word	0x0800bbe2
 800abf4:	0800bc10 	.word	0x0800bc10

0800abf8 <fiprintf>:
 800abf8:	b40e      	push	{r1, r2, r3}
 800abfa:	b503      	push	{r0, r1, lr}
 800abfc:	4601      	mov	r1, r0
 800abfe:	ab03      	add	r3, sp, #12
 800ac00:	4805      	ldr	r0, [pc, #20]	; (800ac18 <fiprintf+0x20>)
 800ac02:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac06:	6800      	ldr	r0, [r0, #0]
 800ac08:	9301      	str	r3, [sp, #4]
 800ac0a:	f000 f885 	bl	800ad18 <_vfiprintf_r>
 800ac0e:	b002      	add	sp, #8
 800ac10:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac14:	b003      	add	sp, #12
 800ac16:	4770      	bx	lr
 800ac18:	2000000c 	.word	0x2000000c

0800ac1c <memmove>:
 800ac1c:	4288      	cmp	r0, r1
 800ac1e:	b510      	push	{r4, lr}
 800ac20:	eb01 0402 	add.w	r4, r1, r2
 800ac24:	d902      	bls.n	800ac2c <memmove+0x10>
 800ac26:	4284      	cmp	r4, r0
 800ac28:	4623      	mov	r3, r4
 800ac2a:	d807      	bhi.n	800ac3c <memmove+0x20>
 800ac2c:	1e43      	subs	r3, r0, #1
 800ac2e:	42a1      	cmp	r1, r4
 800ac30:	d008      	beq.n	800ac44 <memmove+0x28>
 800ac32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac36:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac3a:	e7f8      	b.n	800ac2e <memmove+0x12>
 800ac3c:	4402      	add	r2, r0
 800ac3e:	4601      	mov	r1, r0
 800ac40:	428a      	cmp	r2, r1
 800ac42:	d100      	bne.n	800ac46 <memmove+0x2a>
 800ac44:	bd10      	pop	{r4, pc}
 800ac46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac4e:	e7f7      	b.n	800ac40 <memmove+0x24>

0800ac50 <__malloc_lock>:
 800ac50:	4801      	ldr	r0, [pc, #4]	; (800ac58 <__malloc_lock+0x8>)
 800ac52:	f000 bc11 	b.w	800b478 <__retarget_lock_acquire_recursive>
 800ac56:	bf00      	nop
 800ac58:	20003838 	.word	0x20003838

0800ac5c <__malloc_unlock>:
 800ac5c:	4801      	ldr	r0, [pc, #4]	; (800ac64 <__malloc_unlock+0x8>)
 800ac5e:	f000 bc0c 	b.w	800b47a <__retarget_lock_release_recursive>
 800ac62:	bf00      	nop
 800ac64:	20003838 	.word	0x20003838

0800ac68 <_realloc_r>:
 800ac68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac6c:	4680      	mov	r8, r0
 800ac6e:	4614      	mov	r4, r2
 800ac70:	460e      	mov	r6, r1
 800ac72:	b921      	cbnz	r1, 800ac7e <_realloc_r+0x16>
 800ac74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac78:	4611      	mov	r1, r2
 800ac7a:	f7ff bd93 	b.w	800a7a4 <_malloc_r>
 800ac7e:	b92a      	cbnz	r2, 800ac8c <_realloc_r+0x24>
 800ac80:	f7ff fd24 	bl	800a6cc <_free_r>
 800ac84:	4625      	mov	r5, r4
 800ac86:	4628      	mov	r0, r5
 800ac88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac8c:	f000 fc5c 	bl	800b548 <_malloc_usable_size_r>
 800ac90:	4284      	cmp	r4, r0
 800ac92:	4607      	mov	r7, r0
 800ac94:	d802      	bhi.n	800ac9c <_realloc_r+0x34>
 800ac96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac9a:	d812      	bhi.n	800acc2 <_realloc_r+0x5a>
 800ac9c:	4621      	mov	r1, r4
 800ac9e:	4640      	mov	r0, r8
 800aca0:	f7ff fd80 	bl	800a7a4 <_malloc_r>
 800aca4:	4605      	mov	r5, r0
 800aca6:	2800      	cmp	r0, #0
 800aca8:	d0ed      	beq.n	800ac86 <_realloc_r+0x1e>
 800acaa:	42bc      	cmp	r4, r7
 800acac:	4622      	mov	r2, r4
 800acae:	4631      	mov	r1, r6
 800acb0:	bf28      	it	cs
 800acb2:	463a      	movcs	r2, r7
 800acb4:	f7ff f824 	bl	8009d00 <memcpy>
 800acb8:	4631      	mov	r1, r6
 800acba:	4640      	mov	r0, r8
 800acbc:	f7ff fd06 	bl	800a6cc <_free_r>
 800acc0:	e7e1      	b.n	800ac86 <_realloc_r+0x1e>
 800acc2:	4635      	mov	r5, r6
 800acc4:	e7df      	b.n	800ac86 <_realloc_r+0x1e>

0800acc6 <__sfputc_r>:
 800acc6:	6893      	ldr	r3, [r2, #8]
 800acc8:	3b01      	subs	r3, #1
 800acca:	2b00      	cmp	r3, #0
 800accc:	b410      	push	{r4}
 800acce:	6093      	str	r3, [r2, #8]
 800acd0:	da08      	bge.n	800ace4 <__sfputc_r+0x1e>
 800acd2:	6994      	ldr	r4, [r2, #24]
 800acd4:	42a3      	cmp	r3, r4
 800acd6:	db01      	blt.n	800acdc <__sfputc_r+0x16>
 800acd8:	290a      	cmp	r1, #10
 800acda:	d103      	bne.n	800ace4 <__sfputc_r+0x1e>
 800acdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ace0:	f000 b94a 	b.w	800af78 <__swbuf_r>
 800ace4:	6813      	ldr	r3, [r2, #0]
 800ace6:	1c58      	adds	r0, r3, #1
 800ace8:	6010      	str	r0, [r2, #0]
 800acea:	7019      	strb	r1, [r3, #0]
 800acec:	4608      	mov	r0, r1
 800acee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acf2:	4770      	bx	lr

0800acf4 <__sfputs_r>:
 800acf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acf6:	4606      	mov	r6, r0
 800acf8:	460f      	mov	r7, r1
 800acfa:	4614      	mov	r4, r2
 800acfc:	18d5      	adds	r5, r2, r3
 800acfe:	42ac      	cmp	r4, r5
 800ad00:	d101      	bne.n	800ad06 <__sfputs_r+0x12>
 800ad02:	2000      	movs	r0, #0
 800ad04:	e007      	b.n	800ad16 <__sfputs_r+0x22>
 800ad06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad0a:	463a      	mov	r2, r7
 800ad0c:	4630      	mov	r0, r6
 800ad0e:	f7ff ffda 	bl	800acc6 <__sfputc_r>
 800ad12:	1c43      	adds	r3, r0, #1
 800ad14:	d1f3      	bne.n	800acfe <__sfputs_r+0xa>
 800ad16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad18 <_vfiprintf_r>:
 800ad18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad1c:	460d      	mov	r5, r1
 800ad1e:	b09d      	sub	sp, #116	; 0x74
 800ad20:	4614      	mov	r4, r2
 800ad22:	4698      	mov	r8, r3
 800ad24:	4606      	mov	r6, r0
 800ad26:	b118      	cbz	r0, 800ad30 <_vfiprintf_r+0x18>
 800ad28:	6983      	ldr	r3, [r0, #24]
 800ad2a:	b90b      	cbnz	r3, 800ad30 <_vfiprintf_r+0x18>
 800ad2c:	f000 fb06 	bl	800b33c <__sinit>
 800ad30:	4b89      	ldr	r3, [pc, #548]	; (800af58 <_vfiprintf_r+0x240>)
 800ad32:	429d      	cmp	r5, r3
 800ad34:	d11b      	bne.n	800ad6e <_vfiprintf_r+0x56>
 800ad36:	6875      	ldr	r5, [r6, #4]
 800ad38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad3a:	07d9      	lsls	r1, r3, #31
 800ad3c:	d405      	bmi.n	800ad4a <_vfiprintf_r+0x32>
 800ad3e:	89ab      	ldrh	r3, [r5, #12]
 800ad40:	059a      	lsls	r2, r3, #22
 800ad42:	d402      	bmi.n	800ad4a <_vfiprintf_r+0x32>
 800ad44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad46:	f000 fb97 	bl	800b478 <__retarget_lock_acquire_recursive>
 800ad4a:	89ab      	ldrh	r3, [r5, #12]
 800ad4c:	071b      	lsls	r3, r3, #28
 800ad4e:	d501      	bpl.n	800ad54 <_vfiprintf_r+0x3c>
 800ad50:	692b      	ldr	r3, [r5, #16]
 800ad52:	b9eb      	cbnz	r3, 800ad90 <_vfiprintf_r+0x78>
 800ad54:	4629      	mov	r1, r5
 800ad56:	4630      	mov	r0, r6
 800ad58:	f000 f960 	bl	800b01c <__swsetup_r>
 800ad5c:	b1c0      	cbz	r0, 800ad90 <_vfiprintf_r+0x78>
 800ad5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad60:	07dc      	lsls	r4, r3, #31
 800ad62:	d50e      	bpl.n	800ad82 <_vfiprintf_r+0x6a>
 800ad64:	f04f 30ff 	mov.w	r0, #4294967295
 800ad68:	b01d      	add	sp, #116	; 0x74
 800ad6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad6e:	4b7b      	ldr	r3, [pc, #492]	; (800af5c <_vfiprintf_r+0x244>)
 800ad70:	429d      	cmp	r5, r3
 800ad72:	d101      	bne.n	800ad78 <_vfiprintf_r+0x60>
 800ad74:	68b5      	ldr	r5, [r6, #8]
 800ad76:	e7df      	b.n	800ad38 <_vfiprintf_r+0x20>
 800ad78:	4b79      	ldr	r3, [pc, #484]	; (800af60 <_vfiprintf_r+0x248>)
 800ad7a:	429d      	cmp	r5, r3
 800ad7c:	bf08      	it	eq
 800ad7e:	68f5      	ldreq	r5, [r6, #12]
 800ad80:	e7da      	b.n	800ad38 <_vfiprintf_r+0x20>
 800ad82:	89ab      	ldrh	r3, [r5, #12]
 800ad84:	0598      	lsls	r0, r3, #22
 800ad86:	d4ed      	bmi.n	800ad64 <_vfiprintf_r+0x4c>
 800ad88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad8a:	f000 fb76 	bl	800b47a <__retarget_lock_release_recursive>
 800ad8e:	e7e9      	b.n	800ad64 <_vfiprintf_r+0x4c>
 800ad90:	2300      	movs	r3, #0
 800ad92:	9309      	str	r3, [sp, #36]	; 0x24
 800ad94:	2320      	movs	r3, #32
 800ad96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad9a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad9e:	2330      	movs	r3, #48	; 0x30
 800ada0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800af64 <_vfiprintf_r+0x24c>
 800ada4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ada8:	f04f 0901 	mov.w	r9, #1
 800adac:	4623      	mov	r3, r4
 800adae:	469a      	mov	sl, r3
 800adb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adb4:	b10a      	cbz	r2, 800adba <_vfiprintf_r+0xa2>
 800adb6:	2a25      	cmp	r2, #37	; 0x25
 800adb8:	d1f9      	bne.n	800adae <_vfiprintf_r+0x96>
 800adba:	ebba 0b04 	subs.w	fp, sl, r4
 800adbe:	d00b      	beq.n	800add8 <_vfiprintf_r+0xc0>
 800adc0:	465b      	mov	r3, fp
 800adc2:	4622      	mov	r2, r4
 800adc4:	4629      	mov	r1, r5
 800adc6:	4630      	mov	r0, r6
 800adc8:	f7ff ff94 	bl	800acf4 <__sfputs_r>
 800adcc:	3001      	adds	r0, #1
 800adce:	f000 80aa 	beq.w	800af26 <_vfiprintf_r+0x20e>
 800add2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800add4:	445a      	add	r2, fp
 800add6:	9209      	str	r2, [sp, #36]	; 0x24
 800add8:	f89a 3000 	ldrb.w	r3, [sl]
 800addc:	2b00      	cmp	r3, #0
 800adde:	f000 80a2 	beq.w	800af26 <_vfiprintf_r+0x20e>
 800ade2:	2300      	movs	r3, #0
 800ade4:	f04f 32ff 	mov.w	r2, #4294967295
 800ade8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adec:	f10a 0a01 	add.w	sl, sl, #1
 800adf0:	9304      	str	r3, [sp, #16]
 800adf2:	9307      	str	r3, [sp, #28]
 800adf4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800adf8:	931a      	str	r3, [sp, #104]	; 0x68
 800adfa:	4654      	mov	r4, sl
 800adfc:	2205      	movs	r2, #5
 800adfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae02:	4858      	ldr	r0, [pc, #352]	; (800af64 <_vfiprintf_r+0x24c>)
 800ae04:	f7f5 f9ec 	bl	80001e0 <memchr>
 800ae08:	9a04      	ldr	r2, [sp, #16]
 800ae0a:	b9d8      	cbnz	r0, 800ae44 <_vfiprintf_r+0x12c>
 800ae0c:	06d1      	lsls	r1, r2, #27
 800ae0e:	bf44      	itt	mi
 800ae10:	2320      	movmi	r3, #32
 800ae12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae16:	0713      	lsls	r3, r2, #28
 800ae18:	bf44      	itt	mi
 800ae1a:	232b      	movmi	r3, #43	; 0x2b
 800ae1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae20:	f89a 3000 	ldrb.w	r3, [sl]
 800ae24:	2b2a      	cmp	r3, #42	; 0x2a
 800ae26:	d015      	beq.n	800ae54 <_vfiprintf_r+0x13c>
 800ae28:	9a07      	ldr	r2, [sp, #28]
 800ae2a:	4654      	mov	r4, sl
 800ae2c:	2000      	movs	r0, #0
 800ae2e:	f04f 0c0a 	mov.w	ip, #10
 800ae32:	4621      	mov	r1, r4
 800ae34:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae38:	3b30      	subs	r3, #48	; 0x30
 800ae3a:	2b09      	cmp	r3, #9
 800ae3c:	d94e      	bls.n	800aedc <_vfiprintf_r+0x1c4>
 800ae3e:	b1b0      	cbz	r0, 800ae6e <_vfiprintf_r+0x156>
 800ae40:	9207      	str	r2, [sp, #28]
 800ae42:	e014      	b.n	800ae6e <_vfiprintf_r+0x156>
 800ae44:	eba0 0308 	sub.w	r3, r0, r8
 800ae48:	fa09 f303 	lsl.w	r3, r9, r3
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	9304      	str	r3, [sp, #16]
 800ae50:	46a2      	mov	sl, r4
 800ae52:	e7d2      	b.n	800adfa <_vfiprintf_r+0xe2>
 800ae54:	9b03      	ldr	r3, [sp, #12]
 800ae56:	1d19      	adds	r1, r3, #4
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	9103      	str	r1, [sp, #12]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	bfbb      	ittet	lt
 800ae60:	425b      	neglt	r3, r3
 800ae62:	f042 0202 	orrlt.w	r2, r2, #2
 800ae66:	9307      	strge	r3, [sp, #28]
 800ae68:	9307      	strlt	r3, [sp, #28]
 800ae6a:	bfb8      	it	lt
 800ae6c:	9204      	strlt	r2, [sp, #16]
 800ae6e:	7823      	ldrb	r3, [r4, #0]
 800ae70:	2b2e      	cmp	r3, #46	; 0x2e
 800ae72:	d10c      	bne.n	800ae8e <_vfiprintf_r+0x176>
 800ae74:	7863      	ldrb	r3, [r4, #1]
 800ae76:	2b2a      	cmp	r3, #42	; 0x2a
 800ae78:	d135      	bne.n	800aee6 <_vfiprintf_r+0x1ce>
 800ae7a:	9b03      	ldr	r3, [sp, #12]
 800ae7c:	1d1a      	adds	r2, r3, #4
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	9203      	str	r2, [sp, #12]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	bfb8      	it	lt
 800ae86:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae8a:	3402      	adds	r4, #2
 800ae8c:	9305      	str	r3, [sp, #20]
 800ae8e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800af74 <_vfiprintf_r+0x25c>
 800ae92:	7821      	ldrb	r1, [r4, #0]
 800ae94:	2203      	movs	r2, #3
 800ae96:	4650      	mov	r0, sl
 800ae98:	f7f5 f9a2 	bl	80001e0 <memchr>
 800ae9c:	b140      	cbz	r0, 800aeb0 <_vfiprintf_r+0x198>
 800ae9e:	2340      	movs	r3, #64	; 0x40
 800aea0:	eba0 000a 	sub.w	r0, r0, sl
 800aea4:	fa03 f000 	lsl.w	r0, r3, r0
 800aea8:	9b04      	ldr	r3, [sp, #16]
 800aeaa:	4303      	orrs	r3, r0
 800aeac:	3401      	adds	r4, #1
 800aeae:	9304      	str	r3, [sp, #16]
 800aeb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aeb4:	482c      	ldr	r0, [pc, #176]	; (800af68 <_vfiprintf_r+0x250>)
 800aeb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aeba:	2206      	movs	r2, #6
 800aebc:	f7f5 f990 	bl	80001e0 <memchr>
 800aec0:	2800      	cmp	r0, #0
 800aec2:	d03f      	beq.n	800af44 <_vfiprintf_r+0x22c>
 800aec4:	4b29      	ldr	r3, [pc, #164]	; (800af6c <_vfiprintf_r+0x254>)
 800aec6:	bb1b      	cbnz	r3, 800af10 <_vfiprintf_r+0x1f8>
 800aec8:	9b03      	ldr	r3, [sp, #12]
 800aeca:	3307      	adds	r3, #7
 800aecc:	f023 0307 	bic.w	r3, r3, #7
 800aed0:	3308      	adds	r3, #8
 800aed2:	9303      	str	r3, [sp, #12]
 800aed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aed6:	443b      	add	r3, r7
 800aed8:	9309      	str	r3, [sp, #36]	; 0x24
 800aeda:	e767      	b.n	800adac <_vfiprintf_r+0x94>
 800aedc:	fb0c 3202 	mla	r2, ip, r2, r3
 800aee0:	460c      	mov	r4, r1
 800aee2:	2001      	movs	r0, #1
 800aee4:	e7a5      	b.n	800ae32 <_vfiprintf_r+0x11a>
 800aee6:	2300      	movs	r3, #0
 800aee8:	3401      	adds	r4, #1
 800aeea:	9305      	str	r3, [sp, #20]
 800aeec:	4619      	mov	r1, r3
 800aeee:	f04f 0c0a 	mov.w	ip, #10
 800aef2:	4620      	mov	r0, r4
 800aef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aef8:	3a30      	subs	r2, #48	; 0x30
 800aefa:	2a09      	cmp	r2, #9
 800aefc:	d903      	bls.n	800af06 <_vfiprintf_r+0x1ee>
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d0c5      	beq.n	800ae8e <_vfiprintf_r+0x176>
 800af02:	9105      	str	r1, [sp, #20]
 800af04:	e7c3      	b.n	800ae8e <_vfiprintf_r+0x176>
 800af06:	fb0c 2101 	mla	r1, ip, r1, r2
 800af0a:	4604      	mov	r4, r0
 800af0c:	2301      	movs	r3, #1
 800af0e:	e7f0      	b.n	800aef2 <_vfiprintf_r+0x1da>
 800af10:	ab03      	add	r3, sp, #12
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	462a      	mov	r2, r5
 800af16:	4b16      	ldr	r3, [pc, #88]	; (800af70 <_vfiprintf_r+0x258>)
 800af18:	a904      	add	r1, sp, #16
 800af1a:	4630      	mov	r0, r6
 800af1c:	f7fc f81a 	bl	8006f54 <_printf_float>
 800af20:	4607      	mov	r7, r0
 800af22:	1c78      	adds	r0, r7, #1
 800af24:	d1d6      	bne.n	800aed4 <_vfiprintf_r+0x1bc>
 800af26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af28:	07d9      	lsls	r1, r3, #31
 800af2a:	d405      	bmi.n	800af38 <_vfiprintf_r+0x220>
 800af2c:	89ab      	ldrh	r3, [r5, #12]
 800af2e:	059a      	lsls	r2, r3, #22
 800af30:	d402      	bmi.n	800af38 <_vfiprintf_r+0x220>
 800af32:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af34:	f000 faa1 	bl	800b47a <__retarget_lock_release_recursive>
 800af38:	89ab      	ldrh	r3, [r5, #12]
 800af3a:	065b      	lsls	r3, r3, #25
 800af3c:	f53f af12 	bmi.w	800ad64 <_vfiprintf_r+0x4c>
 800af40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af42:	e711      	b.n	800ad68 <_vfiprintf_r+0x50>
 800af44:	ab03      	add	r3, sp, #12
 800af46:	9300      	str	r3, [sp, #0]
 800af48:	462a      	mov	r2, r5
 800af4a:	4b09      	ldr	r3, [pc, #36]	; (800af70 <_vfiprintf_r+0x258>)
 800af4c:	a904      	add	r1, sp, #16
 800af4e:	4630      	mov	r0, r6
 800af50:	f7fc faa4 	bl	800749c <_printf_i>
 800af54:	e7e4      	b.n	800af20 <_vfiprintf_r+0x208>
 800af56:	bf00      	nop
 800af58:	0800bc34 	.word	0x0800bc34
 800af5c:	0800bc54 	.word	0x0800bc54
 800af60:	0800bc14 	.word	0x0800bc14
 800af64:	0800bbc4 	.word	0x0800bbc4
 800af68:	0800bbce 	.word	0x0800bbce
 800af6c:	08006f55 	.word	0x08006f55
 800af70:	0800acf5 	.word	0x0800acf5
 800af74:	0800bbca 	.word	0x0800bbca

0800af78 <__swbuf_r>:
 800af78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af7a:	460e      	mov	r6, r1
 800af7c:	4614      	mov	r4, r2
 800af7e:	4605      	mov	r5, r0
 800af80:	b118      	cbz	r0, 800af8a <__swbuf_r+0x12>
 800af82:	6983      	ldr	r3, [r0, #24]
 800af84:	b90b      	cbnz	r3, 800af8a <__swbuf_r+0x12>
 800af86:	f000 f9d9 	bl	800b33c <__sinit>
 800af8a:	4b21      	ldr	r3, [pc, #132]	; (800b010 <__swbuf_r+0x98>)
 800af8c:	429c      	cmp	r4, r3
 800af8e:	d12b      	bne.n	800afe8 <__swbuf_r+0x70>
 800af90:	686c      	ldr	r4, [r5, #4]
 800af92:	69a3      	ldr	r3, [r4, #24]
 800af94:	60a3      	str	r3, [r4, #8]
 800af96:	89a3      	ldrh	r3, [r4, #12]
 800af98:	071a      	lsls	r2, r3, #28
 800af9a:	d52f      	bpl.n	800affc <__swbuf_r+0x84>
 800af9c:	6923      	ldr	r3, [r4, #16]
 800af9e:	b36b      	cbz	r3, 800affc <__swbuf_r+0x84>
 800afa0:	6923      	ldr	r3, [r4, #16]
 800afa2:	6820      	ldr	r0, [r4, #0]
 800afa4:	1ac0      	subs	r0, r0, r3
 800afa6:	6963      	ldr	r3, [r4, #20]
 800afa8:	b2f6      	uxtb	r6, r6
 800afaa:	4283      	cmp	r3, r0
 800afac:	4637      	mov	r7, r6
 800afae:	dc04      	bgt.n	800afba <__swbuf_r+0x42>
 800afb0:	4621      	mov	r1, r4
 800afb2:	4628      	mov	r0, r5
 800afb4:	f000 f92e 	bl	800b214 <_fflush_r>
 800afb8:	bb30      	cbnz	r0, 800b008 <__swbuf_r+0x90>
 800afba:	68a3      	ldr	r3, [r4, #8]
 800afbc:	3b01      	subs	r3, #1
 800afbe:	60a3      	str	r3, [r4, #8]
 800afc0:	6823      	ldr	r3, [r4, #0]
 800afc2:	1c5a      	adds	r2, r3, #1
 800afc4:	6022      	str	r2, [r4, #0]
 800afc6:	701e      	strb	r6, [r3, #0]
 800afc8:	6963      	ldr	r3, [r4, #20]
 800afca:	3001      	adds	r0, #1
 800afcc:	4283      	cmp	r3, r0
 800afce:	d004      	beq.n	800afda <__swbuf_r+0x62>
 800afd0:	89a3      	ldrh	r3, [r4, #12]
 800afd2:	07db      	lsls	r3, r3, #31
 800afd4:	d506      	bpl.n	800afe4 <__swbuf_r+0x6c>
 800afd6:	2e0a      	cmp	r6, #10
 800afd8:	d104      	bne.n	800afe4 <__swbuf_r+0x6c>
 800afda:	4621      	mov	r1, r4
 800afdc:	4628      	mov	r0, r5
 800afde:	f000 f919 	bl	800b214 <_fflush_r>
 800afe2:	b988      	cbnz	r0, 800b008 <__swbuf_r+0x90>
 800afe4:	4638      	mov	r0, r7
 800afe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afe8:	4b0a      	ldr	r3, [pc, #40]	; (800b014 <__swbuf_r+0x9c>)
 800afea:	429c      	cmp	r4, r3
 800afec:	d101      	bne.n	800aff2 <__swbuf_r+0x7a>
 800afee:	68ac      	ldr	r4, [r5, #8]
 800aff0:	e7cf      	b.n	800af92 <__swbuf_r+0x1a>
 800aff2:	4b09      	ldr	r3, [pc, #36]	; (800b018 <__swbuf_r+0xa0>)
 800aff4:	429c      	cmp	r4, r3
 800aff6:	bf08      	it	eq
 800aff8:	68ec      	ldreq	r4, [r5, #12]
 800affa:	e7ca      	b.n	800af92 <__swbuf_r+0x1a>
 800affc:	4621      	mov	r1, r4
 800affe:	4628      	mov	r0, r5
 800b000:	f000 f80c 	bl	800b01c <__swsetup_r>
 800b004:	2800      	cmp	r0, #0
 800b006:	d0cb      	beq.n	800afa0 <__swbuf_r+0x28>
 800b008:	f04f 37ff 	mov.w	r7, #4294967295
 800b00c:	e7ea      	b.n	800afe4 <__swbuf_r+0x6c>
 800b00e:	bf00      	nop
 800b010:	0800bc34 	.word	0x0800bc34
 800b014:	0800bc54 	.word	0x0800bc54
 800b018:	0800bc14 	.word	0x0800bc14

0800b01c <__swsetup_r>:
 800b01c:	4b32      	ldr	r3, [pc, #200]	; (800b0e8 <__swsetup_r+0xcc>)
 800b01e:	b570      	push	{r4, r5, r6, lr}
 800b020:	681d      	ldr	r5, [r3, #0]
 800b022:	4606      	mov	r6, r0
 800b024:	460c      	mov	r4, r1
 800b026:	b125      	cbz	r5, 800b032 <__swsetup_r+0x16>
 800b028:	69ab      	ldr	r3, [r5, #24]
 800b02a:	b913      	cbnz	r3, 800b032 <__swsetup_r+0x16>
 800b02c:	4628      	mov	r0, r5
 800b02e:	f000 f985 	bl	800b33c <__sinit>
 800b032:	4b2e      	ldr	r3, [pc, #184]	; (800b0ec <__swsetup_r+0xd0>)
 800b034:	429c      	cmp	r4, r3
 800b036:	d10f      	bne.n	800b058 <__swsetup_r+0x3c>
 800b038:	686c      	ldr	r4, [r5, #4]
 800b03a:	89a3      	ldrh	r3, [r4, #12]
 800b03c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b040:	0719      	lsls	r1, r3, #28
 800b042:	d42c      	bmi.n	800b09e <__swsetup_r+0x82>
 800b044:	06dd      	lsls	r5, r3, #27
 800b046:	d411      	bmi.n	800b06c <__swsetup_r+0x50>
 800b048:	2309      	movs	r3, #9
 800b04a:	6033      	str	r3, [r6, #0]
 800b04c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b050:	81a3      	strh	r3, [r4, #12]
 800b052:	f04f 30ff 	mov.w	r0, #4294967295
 800b056:	e03e      	b.n	800b0d6 <__swsetup_r+0xba>
 800b058:	4b25      	ldr	r3, [pc, #148]	; (800b0f0 <__swsetup_r+0xd4>)
 800b05a:	429c      	cmp	r4, r3
 800b05c:	d101      	bne.n	800b062 <__swsetup_r+0x46>
 800b05e:	68ac      	ldr	r4, [r5, #8]
 800b060:	e7eb      	b.n	800b03a <__swsetup_r+0x1e>
 800b062:	4b24      	ldr	r3, [pc, #144]	; (800b0f4 <__swsetup_r+0xd8>)
 800b064:	429c      	cmp	r4, r3
 800b066:	bf08      	it	eq
 800b068:	68ec      	ldreq	r4, [r5, #12]
 800b06a:	e7e6      	b.n	800b03a <__swsetup_r+0x1e>
 800b06c:	0758      	lsls	r0, r3, #29
 800b06e:	d512      	bpl.n	800b096 <__swsetup_r+0x7a>
 800b070:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b072:	b141      	cbz	r1, 800b086 <__swsetup_r+0x6a>
 800b074:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b078:	4299      	cmp	r1, r3
 800b07a:	d002      	beq.n	800b082 <__swsetup_r+0x66>
 800b07c:	4630      	mov	r0, r6
 800b07e:	f7ff fb25 	bl	800a6cc <_free_r>
 800b082:	2300      	movs	r3, #0
 800b084:	6363      	str	r3, [r4, #52]	; 0x34
 800b086:	89a3      	ldrh	r3, [r4, #12]
 800b088:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b08c:	81a3      	strh	r3, [r4, #12]
 800b08e:	2300      	movs	r3, #0
 800b090:	6063      	str	r3, [r4, #4]
 800b092:	6923      	ldr	r3, [r4, #16]
 800b094:	6023      	str	r3, [r4, #0]
 800b096:	89a3      	ldrh	r3, [r4, #12]
 800b098:	f043 0308 	orr.w	r3, r3, #8
 800b09c:	81a3      	strh	r3, [r4, #12]
 800b09e:	6923      	ldr	r3, [r4, #16]
 800b0a0:	b94b      	cbnz	r3, 800b0b6 <__swsetup_r+0x9a>
 800b0a2:	89a3      	ldrh	r3, [r4, #12]
 800b0a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b0a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b0ac:	d003      	beq.n	800b0b6 <__swsetup_r+0x9a>
 800b0ae:	4621      	mov	r1, r4
 800b0b0:	4630      	mov	r0, r6
 800b0b2:	f000 fa09 	bl	800b4c8 <__smakebuf_r>
 800b0b6:	89a0      	ldrh	r0, [r4, #12]
 800b0b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b0bc:	f010 0301 	ands.w	r3, r0, #1
 800b0c0:	d00a      	beq.n	800b0d8 <__swsetup_r+0xbc>
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	60a3      	str	r3, [r4, #8]
 800b0c6:	6963      	ldr	r3, [r4, #20]
 800b0c8:	425b      	negs	r3, r3
 800b0ca:	61a3      	str	r3, [r4, #24]
 800b0cc:	6923      	ldr	r3, [r4, #16]
 800b0ce:	b943      	cbnz	r3, 800b0e2 <__swsetup_r+0xc6>
 800b0d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b0d4:	d1ba      	bne.n	800b04c <__swsetup_r+0x30>
 800b0d6:	bd70      	pop	{r4, r5, r6, pc}
 800b0d8:	0781      	lsls	r1, r0, #30
 800b0da:	bf58      	it	pl
 800b0dc:	6963      	ldrpl	r3, [r4, #20]
 800b0de:	60a3      	str	r3, [r4, #8]
 800b0e0:	e7f4      	b.n	800b0cc <__swsetup_r+0xb0>
 800b0e2:	2000      	movs	r0, #0
 800b0e4:	e7f7      	b.n	800b0d6 <__swsetup_r+0xba>
 800b0e6:	bf00      	nop
 800b0e8:	2000000c 	.word	0x2000000c
 800b0ec:	0800bc34 	.word	0x0800bc34
 800b0f0:	0800bc54 	.word	0x0800bc54
 800b0f4:	0800bc14 	.word	0x0800bc14

0800b0f8 <abort>:
 800b0f8:	b508      	push	{r3, lr}
 800b0fa:	2006      	movs	r0, #6
 800b0fc:	f000 fa54 	bl	800b5a8 <raise>
 800b100:	2001      	movs	r0, #1
 800b102:	f7f6 fbe9 	bl	80018d8 <_exit>
	...

0800b108 <__sflush_r>:
 800b108:	898a      	ldrh	r2, [r1, #12]
 800b10a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b10e:	4605      	mov	r5, r0
 800b110:	0710      	lsls	r0, r2, #28
 800b112:	460c      	mov	r4, r1
 800b114:	d458      	bmi.n	800b1c8 <__sflush_r+0xc0>
 800b116:	684b      	ldr	r3, [r1, #4]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	dc05      	bgt.n	800b128 <__sflush_r+0x20>
 800b11c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b11e:	2b00      	cmp	r3, #0
 800b120:	dc02      	bgt.n	800b128 <__sflush_r+0x20>
 800b122:	2000      	movs	r0, #0
 800b124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b128:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b12a:	2e00      	cmp	r6, #0
 800b12c:	d0f9      	beq.n	800b122 <__sflush_r+0x1a>
 800b12e:	2300      	movs	r3, #0
 800b130:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b134:	682f      	ldr	r7, [r5, #0]
 800b136:	602b      	str	r3, [r5, #0]
 800b138:	d032      	beq.n	800b1a0 <__sflush_r+0x98>
 800b13a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b13c:	89a3      	ldrh	r3, [r4, #12]
 800b13e:	075a      	lsls	r2, r3, #29
 800b140:	d505      	bpl.n	800b14e <__sflush_r+0x46>
 800b142:	6863      	ldr	r3, [r4, #4]
 800b144:	1ac0      	subs	r0, r0, r3
 800b146:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b148:	b10b      	cbz	r3, 800b14e <__sflush_r+0x46>
 800b14a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b14c:	1ac0      	subs	r0, r0, r3
 800b14e:	2300      	movs	r3, #0
 800b150:	4602      	mov	r2, r0
 800b152:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b154:	6a21      	ldr	r1, [r4, #32]
 800b156:	4628      	mov	r0, r5
 800b158:	47b0      	blx	r6
 800b15a:	1c43      	adds	r3, r0, #1
 800b15c:	89a3      	ldrh	r3, [r4, #12]
 800b15e:	d106      	bne.n	800b16e <__sflush_r+0x66>
 800b160:	6829      	ldr	r1, [r5, #0]
 800b162:	291d      	cmp	r1, #29
 800b164:	d82c      	bhi.n	800b1c0 <__sflush_r+0xb8>
 800b166:	4a2a      	ldr	r2, [pc, #168]	; (800b210 <__sflush_r+0x108>)
 800b168:	40ca      	lsrs	r2, r1
 800b16a:	07d6      	lsls	r6, r2, #31
 800b16c:	d528      	bpl.n	800b1c0 <__sflush_r+0xb8>
 800b16e:	2200      	movs	r2, #0
 800b170:	6062      	str	r2, [r4, #4]
 800b172:	04d9      	lsls	r1, r3, #19
 800b174:	6922      	ldr	r2, [r4, #16]
 800b176:	6022      	str	r2, [r4, #0]
 800b178:	d504      	bpl.n	800b184 <__sflush_r+0x7c>
 800b17a:	1c42      	adds	r2, r0, #1
 800b17c:	d101      	bne.n	800b182 <__sflush_r+0x7a>
 800b17e:	682b      	ldr	r3, [r5, #0]
 800b180:	b903      	cbnz	r3, 800b184 <__sflush_r+0x7c>
 800b182:	6560      	str	r0, [r4, #84]	; 0x54
 800b184:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b186:	602f      	str	r7, [r5, #0]
 800b188:	2900      	cmp	r1, #0
 800b18a:	d0ca      	beq.n	800b122 <__sflush_r+0x1a>
 800b18c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b190:	4299      	cmp	r1, r3
 800b192:	d002      	beq.n	800b19a <__sflush_r+0x92>
 800b194:	4628      	mov	r0, r5
 800b196:	f7ff fa99 	bl	800a6cc <_free_r>
 800b19a:	2000      	movs	r0, #0
 800b19c:	6360      	str	r0, [r4, #52]	; 0x34
 800b19e:	e7c1      	b.n	800b124 <__sflush_r+0x1c>
 800b1a0:	6a21      	ldr	r1, [r4, #32]
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	4628      	mov	r0, r5
 800b1a6:	47b0      	blx	r6
 800b1a8:	1c41      	adds	r1, r0, #1
 800b1aa:	d1c7      	bne.n	800b13c <__sflush_r+0x34>
 800b1ac:	682b      	ldr	r3, [r5, #0]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d0c4      	beq.n	800b13c <__sflush_r+0x34>
 800b1b2:	2b1d      	cmp	r3, #29
 800b1b4:	d001      	beq.n	800b1ba <__sflush_r+0xb2>
 800b1b6:	2b16      	cmp	r3, #22
 800b1b8:	d101      	bne.n	800b1be <__sflush_r+0xb6>
 800b1ba:	602f      	str	r7, [r5, #0]
 800b1bc:	e7b1      	b.n	800b122 <__sflush_r+0x1a>
 800b1be:	89a3      	ldrh	r3, [r4, #12]
 800b1c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1c4:	81a3      	strh	r3, [r4, #12]
 800b1c6:	e7ad      	b.n	800b124 <__sflush_r+0x1c>
 800b1c8:	690f      	ldr	r7, [r1, #16]
 800b1ca:	2f00      	cmp	r7, #0
 800b1cc:	d0a9      	beq.n	800b122 <__sflush_r+0x1a>
 800b1ce:	0793      	lsls	r3, r2, #30
 800b1d0:	680e      	ldr	r6, [r1, #0]
 800b1d2:	bf08      	it	eq
 800b1d4:	694b      	ldreq	r3, [r1, #20]
 800b1d6:	600f      	str	r7, [r1, #0]
 800b1d8:	bf18      	it	ne
 800b1da:	2300      	movne	r3, #0
 800b1dc:	eba6 0807 	sub.w	r8, r6, r7
 800b1e0:	608b      	str	r3, [r1, #8]
 800b1e2:	f1b8 0f00 	cmp.w	r8, #0
 800b1e6:	dd9c      	ble.n	800b122 <__sflush_r+0x1a>
 800b1e8:	6a21      	ldr	r1, [r4, #32]
 800b1ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b1ec:	4643      	mov	r3, r8
 800b1ee:	463a      	mov	r2, r7
 800b1f0:	4628      	mov	r0, r5
 800b1f2:	47b0      	blx	r6
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	dc06      	bgt.n	800b206 <__sflush_r+0xfe>
 800b1f8:	89a3      	ldrh	r3, [r4, #12]
 800b1fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1fe:	81a3      	strh	r3, [r4, #12]
 800b200:	f04f 30ff 	mov.w	r0, #4294967295
 800b204:	e78e      	b.n	800b124 <__sflush_r+0x1c>
 800b206:	4407      	add	r7, r0
 800b208:	eba8 0800 	sub.w	r8, r8, r0
 800b20c:	e7e9      	b.n	800b1e2 <__sflush_r+0xda>
 800b20e:	bf00      	nop
 800b210:	20400001 	.word	0x20400001

0800b214 <_fflush_r>:
 800b214:	b538      	push	{r3, r4, r5, lr}
 800b216:	690b      	ldr	r3, [r1, #16]
 800b218:	4605      	mov	r5, r0
 800b21a:	460c      	mov	r4, r1
 800b21c:	b913      	cbnz	r3, 800b224 <_fflush_r+0x10>
 800b21e:	2500      	movs	r5, #0
 800b220:	4628      	mov	r0, r5
 800b222:	bd38      	pop	{r3, r4, r5, pc}
 800b224:	b118      	cbz	r0, 800b22e <_fflush_r+0x1a>
 800b226:	6983      	ldr	r3, [r0, #24]
 800b228:	b90b      	cbnz	r3, 800b22e <_fflush_r+0x1a>
 800b22a:	f000 f887 	bl	800b33c <__sinit>
 800b22e:	4b14      	ldr	r3, [pc, #80]	; (800b280 <_fflush_r+0x6c>)
 800b230:	429c      	cmp	r4, r3
 800b232:	d11b      	bne.n	800b26c <_fflush_r+0x58>
 800b234:	686c      	ldr	r4, [r5, #4]
 800b236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d0ef      	beq.n	800b21e <_fflush_r+0xa>
 800b23e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b240:	07d0      	lsls	r0, r2, #31
 800b242:	d404      	bmi.n	800b24e <_fflush_r+0x3a>
 800b244:	0599      	lsls	r1, r3, #22
 800b246:	d402      	bmi.n	800b24e <_fflush_r+0x3a>
 800b248:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b24a:	f000 f915 	bl	800b478 <__retarget_lock_acquire_recursive>
 800b24e:	4628      	mov	r0, r5
 800b250:	4621      	mov	r1, r4
 800b252:	f7ff ff59 	bl	800b108 <__sflush_r>
 800b256:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b258:	07da      	lsls	r2, r3, #31
 800b25a:	4605      	mov	r5, r0
 800b25c:	d4e0      	bmi.n	800b220 <_fflush_r+0xc>
 800b25e:	89a3      	ldrh	r3, [r4, #12]
 800b260:	059b      	lsls	r3, r3, #22
 800b262:	d4dd      	bmi.n	800b220 <_fflush_r+0xc>
 800b264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b266:	f000 f908 	bl	800b47a <__retarget_lock_release_recursive>
 800b26a:	e7d9      	b.n	800b220 <_fflush_r+0xc>
 800b26c:	4b05      	ldr	r3, [pc, #20]	; (800b284 <_fflush_r+0x70>)
 800b26e:	429c      	cmp	r4, r3
 800b270:	d101      	bne.n	800b276 <_fflush_r+0x62>
 800b272:	68ac      	ldr	r4, [r5, #8]
 800b274:	e7df      	b.n	800b236 <_fflush_r+0x22>
 800b276:	4b04      	ldr	r3, [pc, #16]	; (800b288 <_fflush_r+0x74>)
 800b278:	429c      	cmp	r4, r3
 800b27a:	bf08      	it	eq
 800b27c:	68ec      	ldreq	r4, [r5, #12]
 800b27e:	e7da      	b.n	800b236 <_fflush_r+0x22>
 800b280:	0800bc34 	.word	0x0800bc34
 800b284:	0800bc54 	.word	0x0800bc54
 800b288:	0800bc14 	.word	0x0800bc14

0800b28c <std>:
 800b28c:	2300      	movs	r3, #0
 800b28e:	b510      	push	{r4, lr}
 800b290:	4604      	mov	r4, r0
 800b292:	e9c0 3300 	strd	r3, r3, [r0]
 800b296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b29a:	6083      	str	r3, [r0, #8]
 800b29c:	8181      	strh	r1, [r0, #12]
 800b29e:	6643      	str	r3, [r0, #100]	; 0x64
 800b2a0:	81c2      	strh	r2, [r0, #14]
 800b2a2:	6183      	str	r3, [r0, #24]
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	2208      	movs	r2, #8
 800b2a8:	305c      	adds	r0, #92	; 0x5c
 800b2aa:	f7fb fdab 	bl	8006e04 <memset>
 800b2ae:	4b05      	ldr	r3, [pc, #20]	; (800b2c4 <std+0x38>)
 800b2b0:	6263      	str	r3, [r4, #36]	; 0x24
 800b2b2:	4b05      	ldr	r3, [pc, #20]	; (800b2c8 <std+0x3c>)
 800b2b4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b2b6:	4b05      	ldr	r3, [pc, #20]	; (800b2cc <std+0x40>)
 800b2b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b2ba:	4b05      	ldr	r3, [pc, #20]	; (800b2d0 <std+0x44>)
 800b2bc:	6224      	str	r4, [r4, #32]
 800b2be:	6323      	str	r3, [r4, #48]	; 0x30
 800b2c0:	bd10      	pop	{r4, pc}
 800b2c2:	bf00      	nop
 800b2c4:	0800b5e1 	.word	0x0800b5e1
 800b2c8:	0800b603 	.word	0x0800b603
 800b2cc:	0800b63b 	.word	0x0800b63b
 800b2d0:	0800b65f 	.word	0x0800b65f

0800b2d4 <_cleanup_r>:
 800b2d4:	4901      	ldr	r1, [pc, #4]	; (800b2dc <_cleanup_r+0x8>)
 800b2d6:	f000 b8af 	b.w	800b438 <_fwalk_reent>
 800b2da:	bf00      	nop
 800b2dc:	0800b215 	.word	0x0800b215

0800b2e0 <__sfmoreglue>:
 800b2e0:	b570      	push	{r4, r5, r6, lr}
 800b2e2:	2268      	movs	r2, #104	; 0x68
 800b2e4:	1e4d      	subs	r5, r1, #1
 800b2e6:	4355      	muls	r5, r2
 800b2e8:	460e      	mov	r6, r1
 800b2ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b2ee:	f7ff fa59 	bl	800a7a4 <_malloc_r>
 800b2f2:	4604      	mov	r4, r0
 800b2f4:	b140      	cbz	r0, 800b308 <__sfmoreglue+0x28>
 800b2f6:	2100      	movs	r1, #0
 800b2f8:	e9c0 1600 	strd	r1, r6, [r0]
 800b2fc:	300c      	adds	r0, #12
 800b2fe:	60a0      	str	r0, [r4, #8]
 800b300:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b304:	f7fb fd7e 	bl	8006e04 <memset>
 800b308:	4620      	mov	r0, r4
 800b30a:	bd70      	pop	{r4, r5, r6, pc}

0800b30c <__sfp_lock_acquire>:
 800b30c:	4801      	ldr	r0, [pc, #4]	; (800b314 <__sfp_lock_acquire+0x8>)
 800b30e:	f000 b8b3 	b.w	800b478 <__retarget_lock_acquire_recursive>
 800b312:	bf00      	nop
 800b314:	20003839 	.word	0x20003839

0800b318 <__sfp_lock_release>:
 800b318:	4801      	ldr	r0, [pc, #4]	; (800b320 <__sfp_lock_release+0x8>)
 800b31a:	f000 b8ae 	b.w	800b47a <__retarget_lock_release_recursive>
 800b31e:	bf00      	nop
 800b320:	20003839 	.word	0x20003839

0800b324 <__sinit_lock_acquire>:
 800b324:	4801      	ldr	r0, [pc, #4]	; (800b32c <__sinit_lock_acquire+0x8>)
 800b326:	f000 b8a7 	b.w	800b478 <__retarget_lock_acquire_recursive>
 800b32a:	bf00      	nop
 800b32c:	2000383a 	.word	0x2000383a

0800b330 <__sinit_lock_release>:
 800b330:	4801      	ldr	r0, [pc, #4]	; (800b338 <__sinit_lock_release+0x8>)
 800b332:	f000 b8a2 	b.w	800b47a <__retarget_lock_release_recursive>
 800b336:	bf00      	nop
 800b338:	2000383a 	.word	0x2000383a

0800b33c <__sinit>:
 800b33c:	b510      	push	{r4, lr}
 800b33e:	4604      	mov	r4, r0
 800b340:	f7ff fff0 	bl	800b324 <__sinit_lock_acquire>
 800b344:	69a3      	ldr	r3, [r4, #24]
 800b346:	b11b      	cbz	r3, 800b350 <__sinit+0x14>
 800b348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b34c:	f7ff bff0 	b.w	800b330 <__sinit_lock_release>
 800b350:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b354:	6523      	str	r3, [r4, #80]	; 0x50
 800b356:	4b13      	ldr	r3, [pc, #76]	; (800b3a4 <__sinit+0x68>)
 800b358:	4a13      	ldr	r2, [pc, #76]	; (800b3a8 <__sinit+0x6c>)
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	62a2      	str	r2, [r4, #40]	; 0x28
 800b35e:	42a3      	cmp	r3, r4
 800b360:	bf04      	itt	eq
 800b362:	2301      	moveq	r3, #1
 800b364:	61a3      	streq	r3, [r4, #24]
 800b366:	4620      	mov	r0, r4
 800b368:	f000 f820 	bl	800b3ac <__sfp>
 800b36c:	6060      	str	r0, [r4, #4]
 800b36e:	4620      	mov	r0, r4
 800b370:	f000 f81c 	bl	800b3ac <__sfp>
 800b374:	60a0      	str	r0, [r4, #8]
 800b376:	4620      	mov	r0, r4
 800b378:	f000 f818 	bl	800b3ac <__sfp>
 800b37c:	2200      	movs	r2, #0
 800b37e:	60e0      	str	r0, [r4, #12]
 800b380:	2104      	movs	r1, #4
 800b382:	6860      	ldr	r0, [r4, #4]
 800b384:	f7ff ff82 	bl	800b28c <std>
 800b388:	68a0      	ldr	r0, [r4, #8]
 800b38a:	2201      	movs	r2, #1
 800b38c:	2109      	movs	r1, #9
 800b38e:	f7ff ff7d 	bl	800b28c <std>
 800b392:	68e0      	ldr	r0, [r4, #12]
 800b394:	2202      	movs	r2, #2
 800b396:	2112      	movs	r1, #18
 800b398:	f7ff ff78 	bl	800b28c <std>
 800b39c:	2301      	movs	r3, #1
 800b39e:	61a3      	str	r3, [r4, #24]
 800b3a0:	e7d2      	b.n	800b348 <__sinit+0xc>
 800b3a2:	bf00      	nop
 800b3a4:	0800b7d0 	.word	0x0800b7d0
 800b3a8:	0800b2d5 	.word	0x0800b2d5

0800b3ac <__sfp>:
 800b3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ae:	4607      	mov	r7, r0
 800b3b0:	f7ff ffac 	bl	800b30c <__sfp_lock_acquire>
 800b3b4:	4b1e      	ldr	r3, [pc, #120]	; (800b430 <__sfp+0x84>)
 800b3b6:	681e      	ldr	r6, [r3, #0]
 800b3b8:	69b3      	ldr	r3, [r6, #24]
 800b3ba:	b913      	cbnz	r3, 800b3c2 <__sfp+0x16>
 800b3bc:	4630      	mov	r0, r6
 800b3be:	f7ff ffbd 	bl	800b33c <__sinit>
 800b3c2:	3648      	adds	r6, #72	; 0x48
 800b3c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b3c8:	3b01      	subs	r3, #1
 800b3ca:	d503      	bpl.n	800b3d4 <__sfp+0x28>
 800b3cc:	6833      	ldr	r3, [r6, #0]
 800b3ce:	b30b      	cbz	r3, 800b414 <__sfp+0x68>
 800b3d0:	6836      	ldr	r6, [r6, #0]
 800b3d2:	e7f7      	b.n	800b3c4 <__sfp+0x18>
 800b3d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b3d8:	b9d5      	cbnz	r5, 800b410 <__sfp+0x64>
 800b3da:	4b16      	ldr	r3, [pc, #88]	; (800b434 <__sfp+0x88>)
 800b3dc:	60e3      	str	r3, [r4, #12]
 800b3de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b3e2:	6665      	str	r5, [r4, #100]	; 0x64
 800b3e4:	f000 f847 	bl	800b476 <__retarget_lock_init_recursive>
 800b3e8:	f7ff ff96 	bl	800b318 <__sfp_lock_release>
 800b3ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b3f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b3f4:	6025      	str	r5, [r4, #0]
 800b3f6:	61a5      	str	r5, [r4, #24]
 800b3f8:	2208      	movs	r2, #8
 800b3fa:	4629      	mov	r1, r5
 800b3fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b400:	f7fb fd00 	bl	8006e04 <memset>
 800b404:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b408:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b40c:	4620      	mov	r0, r4
 800b40e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b410:	3468      	adds	r4, #104	; 0x68
 800b412:	e7d9      	b.n	800b3c8 <__sfp+0x1c>
 800b414:	2104      	movs	r1, #4
 800b416:	4638      	mov	r0, r7
 800b418:	f7ff ff62 	bl	800b2e0 <__sfmoreglue>
 800b41c:	4604      	mov	r4, r0
 800b41e:	6030      	str	r0, [r6, #0]
 800b420:	2800      	cmp	r0, #0
 800b422:	d1d5      	bne.n	800b3d0 <__sfp+0x24>
 800b424:	f7ff ff78 	bl	800b318 <__sfp_lock_release>
 800b428:	230c      	movs	r3, #12
 800b42a:	603b      	str	r3, [r7, #0]
 800b42c:	e7ee      	b.n	800b40c <__sfp+0x60>
 800b42e:	bf00      	nop
 800b430:	0800b7d0 	.word	0x0800b7d0
 800b434:	ffff0001 	.word	0xffff0001

0800b438 <_fwalk_reent>:
 800b438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b43c:	4606      	mov	r6, r0
 800b43e:	4688      	mov	r8, r1
 800b440:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b444:	2700      	movs	r7, #0
 800b446:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b44a:	f1b9 0901 	subs.w	r9, r9, #1
 800b44e:	d505      	bpl.n	800b45c <_fwalk_reent+0x24>
 800b450:	6824      	ldr	r4, [r4, #0]
 800b452:	2c00      	cmp	r4, #0
 800b454:	d1f7      	bne.n	800b446 <_fwalk_reent+0xe>
 800b456:	4638      	mov	r0, r7
 800b458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b45c:	89ab      	ldrh	r3, [r5, #12]
 800b45e:	2b01      	cmp	r3, #1
 800b460:	d907      	bls.n	800b472 <_fwalk_reent+0x3a>
 800b462:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b466:	3301      	adds	r3, #1
 800b468:	d003      	beq.n	800b472 <_fwalk_reent+0x3a>
 800b46a:	4629      	mov	r1, r5
 800b46c:	4630      	mov	r0, r6
 800b46e:	47c0      	blx	r8
 800b470:	4307      	orrs	r7, r0
 800b472:	3568      	adds	r5, #104	; 0x68
 800b474:	e7e9      	b.n	800b44a <_fwalk_reent+0x12>

0800b476 <__retarget_lock_init_recursive>:
 800b476:	4770      	bx	lr

0800b478 <__retarget_lock_acquire_recursive>:
 800b478:	4770      	bx	lr

0800b47a <__retarget_lock_release_recursive>:
 800b47a:	4770      	bx	lr

0800b47c <__swhatbuf_r>:
 800b47c:	b570      	push	{r4, r5, r6, lr}
 800b47e:	460e      	mov	r6, r1
 800b480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b484:	2900      	cmp	r1, #0
 800b486:	b096      	sub	sp, #88	; 0x58
 800b488:	4614      	mov	r4, r2
 800b48a:	461d      	mov	r5, r3
 800b48c:	da08      	bge.n	800b4a0 <__swhatbuf_r+0x24>
 800b48e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b492:	2200      	movs	r2, #0
 800b494:	602a      	str	r2, [r5, #0]
 800b496:	061a      	lsls	r2, r3, #24
 800b498:	d410      	bmi.n	800b4bc <__swhatbuf_r+0x40>
 800b49a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b49e:	e00e      	b.n	800b4be <__swhatbuf_r+0x42>
 800b4a0:	466a      	mov	r2, sp
 800b4a2:	f000 f903 	bl	800b6ac <_fstat_r>
 800b4a6:	2800      	cmp	r0, #0
 800b4a8:	dbf1      	blt.n	800b48e <__swhatbuf_r+0x12>
 800b4aa:	9a01      	ldr	r2, [sp, #4]
 800b4ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b4b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b4b4:	425a      	negs	r2, r3
 800b4b6:	415a      	adcs	r2, r3
 800b4b8:	602a      	str	r2, [r5, #0]
 800b4ba:	e7ee      	b.n	800b49a <__swhatbuf_r+0x1e>
 800b4bc:	2340      	movs	r3, #64	; 0x40
 800b4be:	2000      	movs	r0, #0
 800b4c0:	6023      	str	r3, [r4, #0]
 800b4c2:	b016      	add	sp, #88	; 0x58
 800b4c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b4c8 <__smakebuf_r>:
 800b4c8:	898b      	ldrh	r3, [r1, #12]
 800b4ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b4cc:	079d      	lsls	r5, r3, #30
 800b4ce:	4606      	mov	r6, r0
 800b4d0:	460c      	mov	r4, r1
 800b4d2:	d507      	bpl.n	800b4e4 <__smakebuf_r+0x1c>
 800b4d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b4d8:	6023      	str	r3, [r4, #0]
 800b4da:	6123      	str	r3, [r4, #16]
 800b4dc:	2301      	movs	r3, #1
 800b4de:	6163      	str	r3, [r4, #20]
 800b4e0:	b002      	add	sp, #8
 800b4e2:	bd70      	pop	{r4, r5, r6, pc}
 800b4e4:	ab01      	add	r3, sp, #4
 800b4e6:	466a      	mov	r2, sp
 800b4e8:	f7ff ffc8 	bl	800b47c <__swhatbuf_r>
 800b4ec:	9900      	ldr	r1, [sp, #0]
 800b4ee:	4605      	mov	r5, r0
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	f7ff f957 	bl	800a7a4 <_malloc_r>
 800b4f6:	b948      	cbnz	r0, 800b50c <__smakebuf_r+0x44>
 800b4f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4fc:	059a      	lsls	r2, r3, #22
 800b4fe:	d4ef      	bmi.n	800b4e0 <__smakebuf_r+0x18>
 800b500:	f023 0303 	bic.w	r3, r3, #3
 800b504:	f043 0302 	orr.w	r3, r3, #2
 800b508:	81a3      	strh	r3, [r4, #12]
 800b50a:	e7e3      	b.n	800b4d4 <__smakebuf_r+0xc>
 800b50c:	4b0d      	ldr	r3, [pc, #52]	; (800b544 <__smakebuf_r+0x7c>)
 800b50e:	62b3      	str	r3, [r6, #40]	; 0x28
 800b510:	89a3      	ldrh	r3, [r4, #12]
 800b512:	6020      	str	r0, [r4, #0]
 800b514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b518:	81a3      	strh	r3, [r4, #12]
 800b51a:	9b00      	ldr	r3, [sp, #0]
 800b51c:	6163      	str	r3, [r4, #20]
 800b51e:	9b01      	ldr	r3, [sp, #4]
 800b520:	6120      	str	r0, [r4, #16]
 800b522:	b15b      	cbz	r3, 800b53c <__smakebuf_r+0x74>
 800b524:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b528:	4630      	mov	r0, r6
 800b52a:	f000 f8d1 	bl	800b6d0 <_isatty_r>
 800b52e:	b128      	cbz	r0, 800b53c <__smakebuf_r+0x74>
 800b530:	89a3      	ldrh	r3, [r4, #12]
 800b532:	f023 0303 	bic.w	r3, r3, #3
 800b536:	f043 0301 	orr.w	r3, r3, #1
 800b53a:	81a3      	strh	r3, [r4, #12]
 800b53c:	89a0      	ldrh	r0, [r4, #12]
 800b53e:	4305      	orrs	r5, r0
 800b540:	81a5      	strh	r5, [r4, #12]
 800b542:	e7cd      	b.n	800b4e0 <__smakebuf_r+0x18>
 800b544:	0800b2d5 	.word	0x0800b2d5

0800b548 <_malloc_usable_size_r>:
 800b548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b54c:	1f18      	subs	r0, r3, #4
 800b54e:	2b00      	cmp	r3, #0
 800b550:	bfbc      	itt	lt
 800b552:	580b      	ldrlt	r3, [r1, r0]
 800b554:	18c0      	addlt	r0, r0, r3
 800b556:	4770      	bx	lr

0800b558 <_raise_r>:
 800b558:	291f      	cmp	r1, #31
 800b55a:	b538      	push	{r3, r4, r5, lr}
 800b55c:	4604      	mov	r4, r0
 800b55e:	460d      	mov	r5, r1
 800b560:	d904      	bls.n	800b56c <_raise_r+0x14>
 800b562:	2316      	movs	r3, #22
 800b564:	6003      	str	r3, [r0, #0]
 800b566:	f04f 30ff 	mov.w	r0, #4294967295
 800b56a:	bd38      	pop	{r3, r4, r5, pc}
 800b56c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b56e:	b112      	cbz	r2, 800b576 <_raise_r+0x1e>
 800b570:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b574:	b94b      	cbnz	r3, 800b58a <_raise_r+0x32>
 800b576:	4620      	mov	r0, r4
 800b578:	f000 f830 	bl	800b5dc <_getpid_r>
 800b57c:	462a      	mov	r2, r5
 800b57e:	4601      	mov	r1, r0
 800b580:	4620      	mov	r0, r4
 800b582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b586:	f000 b817 	b.w	800b5b8 <_kill_r>
 800b58a:	2b01      	cmp	r3, #1
 800b58c:	d00a      	beq.n	800b5a4 <_raise_r+0x4c>
 800b58e:	1c59      	adds	r1, r3, #1
 800b590:	d103      	bne.n	800b59a <_raise_r+0x42>
 800b592:	2316      	movs	r3, #22
 800b594:	6003      	str	r3, [r0, #0]
 800b596:	2001      	movs	r0, #1
 800b598:	e7e7      	b.n	800b56a <_raise_r+0x12>
 800b59a:	2400      	movs	r4, #0
 800b59c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b5a0:	4628      	mov	r0, r5
 800b5a2:	4798      	blx	r3
 800b5a4:	2000      	movs	r0, #0
 800b5a6:	e7e0      	b.n	800b56a <_raise_r+0x12>

0800b5a8 <raise>:
 800b5a8:	4b02      	ldr	r3, [pc, #8]	; (800b5b4 <raise+0xc>)
 800b5aa:	4601      	mov	r1, r0
 800b5ac:	6818      	ldr	r0, [r3, #0]
 800b5ae:	f7ff bfd3 	b.w	800b558 <_raise_r>
 800b5b2:	bf00      	nop
 800b5b4:	2000000c 	.word	0x2000000c

0800b5b8 <_kill_r>:
 800b5b8:	b538      	push	{r3, r4, r5, lr}
 800b5ba:	4d07      	ldr	r5, [pc, #28]	; (800b5d8 <_kill_r+0x20>)
 800b5bc:	2300      	movs	r3, #0
 800b5be:	4604      	mov	r4, r0
 800b5c0:	4608      	mov	r0, r1
 800b5c2:	4611      	mov	r1, r2
 800b5c4:	602b      	str	r3, [r5, #0]
 800b5c6:	f7f6 f977 	bl	80018b8 <_kill>
 800b5ca:	1c43      	adds	r3, r0, #1
 800b5cc:	d102      	bne.n	800b5d4 <_kill_r+0x1c>
 800b5ce:	682b      	ldr	r3, [r5, #0]
 800b5d0:	b103      	cbz	r3, 800b5d4 <_kill_r+0x1c>
 800b5d2:	6023      	str	r3, [r4, #0]
 800b5d4:	bd38      	pop	{r3, r4, r5, pc}
 800b5d6:	bf00      	nop
 800b5d8:	20003834 	.word	0x20003834

0800b5dc <_getpid_r>:
 800b5dc:	f7f6 b964 	b.w	80018a8 <_getpid>

0800b5e0 <__sread>:
 800b5e0:	b510      	push	{r4, lr}
 800b5e2:	460c      	mov	r4, r1
 800b5e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5e8:	f000 f894 	bl	800b714 <_read_r>
 800b5ec:	2800      	cmp	r0, #0
 800b5ee:	bfab      	itete	ge
 800b5f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b5f2:	89a3      	ldrhlt	r3, [r4, #12]
 800b5f4:	181b      	addge	r3, r3, r0
 800b5f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b5fa:	bfac      	ite	ge
 800b5fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800b5fe:	81a3      	strhlt	r3, [r4, #12]
 800b600:	bd10      	pop	{r4, pc}

0800b602 <__swrite>:
 800b602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b606:	461f      	mov	r7, r3
 800b608:	898b      	ldrh	r3, [r1, #12]
 800b60a:	05db      	lsls	r3, r3, #23
 800b60c:	4605      	mov	r5, r0
 800b60e:	460c      	mov	r4, r1
 800b610:	4616      	mov	r6, r2
 800b612:	d505      	bpl.n	800b620 <__swrite+0x1e>
 800b614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b618:	2302      	movs	r3, #2
 800b61a:	2200      	movs	r2, #0
 800b61c:	f000 f868 	bl	800b6f0 <_lseek_r>
 800b620:	89a3      	ldrh	r3, [r4, #12]
 800b622:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b626:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b62a:	81a3      	strh	r3, [r4, #12]
 800b62c:	4632      	mov	r2, r6
 800b62e:	463b      	mov	r3, r7
 800b630:	4628      	mov	r0, r5
 800b632:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b636:	f000 b817 	b.w	800b668 <_write_r>

0800b63a <__sseek>:
 800b63a:	b510      	push	{r4, lr}
 800b63c:	460c      	mov	r4, r1
 800b63e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b642:	f000 f855 	bl	800b6f0 <_lseek_r>
 800b646:	1c43      	adds	r3, r0, #1
 800b648:	89a3      	ldrh	r3, [r4, #12]
 800b64a:	bf15      	itete	ne
 800b64c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b64e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b652:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b656:	81a3      	strheq	r3, [r4, #12]
 800b658:	bf18      	it	ne
 800b65a:	81a3      	strhne	r3, [r4, #12]
 800b65c:	bd10      	pop	{r4, pc}

0800b65e <__sclose>:
 800b65e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b662:	f000 b813 	b.w	800b68c <_close_r>
	...

0800b668 <_write_r>:
 800b668:	b538      	push	{r3, r4, r5, lr}
 800b66a:	4d07      	ldr	r5, [pc, #28]	; (800b688 <_write_r+0x20>)
 800b66c:	4604      	mov	r4, r0
 800b66e:	4608      	mov	r0, r1
 800b670:	4611      	mov	r1, r2
 800b672:	2200      	movs	r2, #0
 800b674:	602a      	str	r2, [r5, #0]
 800b676:	461a      	mov	r2, r3
 800b678:	f7f6 f955 	bl	8001926 <_write>
 800b67c:	1c43      	adds	r3, r0, #1
 800b67e:	d102      	bne.n	800b686 <_write_r+0x1e>
 800b680:	682b      	ldr	r3, [r5, #0]
 800b682:	b103      	cbz	r3, 800b686 <_write_r+0x1e>
 800b684:	6023      	str	r3, [r4, #0]
 800b686:	bd38      	pop	{r3, r4, r5, pc}
 800b688:	20003834 	.word	0x20003834

0800b68c <_close_r>:
 800b68c:	b538      	push	{r3, r4, r5, lr}
 800b68e:	4d06      	ldr	r5, [pc, #24]	; (800b6a8 <_close_r+0x1c>)
 800b690:	2300      	movs	r3, #0
 800b692:	4604      	mov	r4, r0
 800b694:	4608      	mov	r0, r1
 800b696:	602b      	str	r3, [r5, #0]
 800b698:	f7f6 f961 	bl	800195e <_close>
 800b69c:	1c43      	adds	r3, r0, #1
 800b69e:	d102      	bne.n	800b6a6 <_close_r+0x1a>
 800b6a0:	682b      	ldr	r3, [r5, #0]
 800b6a2:	b103      	cbz	r3, 800b6a6 <_close_r+0x1a>
 800b6a4:	6023      	str	r3, [r4, #0]
 800b6a6:	bd38      	pop	{r3, r4, r5, pc}
 800b6a8:	20003834 	.word	0x20003834

0800b6ac <_fstat_r>:
 800b6ac:	b538      	push	{r3, r4, r5, lr}
 800b6ae:	4d07      	ldr	r5, [pc, #28]	; (800b6cc <_fstat_r+0x20>)
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	4604      	mov	r4, r0
 800b6b4:	4608      	mov	r0, r1
 800b6b6:	4611      	mov	r1, r2
 800b6b8:	602b      	str	r3, [r5, #0]
 800b6ba:	f7f6 f95c 	bl	8001976 <_fstat>
 800b6be:	1c43      	adds	r3, r0, #1
 800b6c0:	d102      	bne.n	800b6c8 <_fstat_r+0x1c>
 800b6c2:	682b      	ldr	r3, [r5, #0]
 800b6c4:	b103      	cbz	r3, 800b6c8 <_fstat_r+0x1c>
 800b6c6:	6023      	str	r3, [r4, #0]
 800b6c8:	bd38      	pop	{r3, r4, r5, pc}
 800b6ca:	bf00      	nop
 800b6cc:	20003834 	.word	0x20003834

0800b6d0 <_isatty_r>:
 800b6d0:	b538      	push	{r3, r4, r5, lr}
 800b6d2:	4d06      	ldr	r5, [pc, #24]	; (800b6ec <_isatty_r+0x1c>)
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	4604      	mov	r4, r0
 800b6d8:	4608      	mov	r0, r1
 800b6da:	602b      	str	r3, [r5, #0]
 800b6dc:	f7f6 f95b 	bl	8001996 <_isatty>
 800b6e0:	1c43      	adds	r3, r0, #1
 800b6e2:	d102      	bne.n	800b6ea <_isatty_r+0x1a>
 800b6e4:	682b      	ldr	r3, [r5, #0]
 800b6e6:	b103      	cbz	r3, 800b6ea <_isatty_r+0x1a>
 800b6e8:	6023      	str	r3, [r4, #0]
 800b6ea:	bd38      	pop	{r3, r4, r5, pc}
 800b6ec:	20003834 	.word	0x20003834

0800b6f0 <_lseek_r>:
 800b6f0:	b538      	push	{r3, r4, r5, lr}
 800b6f2:	4d07      	ldr	r5, [pc, #28]	; (800b710 <_lseek_r+0x20>)
 800b6f4:	4604      	mov	r4, r0
 800b6f6:	4608      	mov	r0, r1
 800b6f8:	4611      	mov	r1, r2
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	602a      	str	r2, [r5, #0]
 800b6fe:	461a      	mov	r2, r3
 800b700:	f7f6 f954 	bl	80019ac <_lseek>
 800b704:	1c43      	adds	r3, r0, #1
 800b706:	d102      	bne.n	800b70e <_lseek_r+0x1e>
 800b708:	682b      	ldr	r3, [r5, #0]
 800b70a:	b103      	cbz	r3, 800b70e <_lseek_r+0x1e>
 800b70c:	6023      	str	r3, [r4, #0]
 800b70e:	bd38      	pop	{r3, r4, r5, pc}
 800b710:	20003834 	.word	0x20003834

0800b714 <_read_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	4d07      	ldr	r5, [pc, #28]	; (800b734 <_read_r+0x20>)
 800b718:	4604      	mov	r4, r0
 800b71a:	4608      	mov	r0, r1
 800b71c:	4611      	mov	r1, r2
 800b71e:	2200      	movs	r2, #0
 800b720:	602a      	str	r2, [r5, #0]
 800b722:	461a      	mov	r2, r3
 800b724:	f7f6 f8e2 	bl	80018ec <_read>
 800b728:	1c43      	adds	r3, r0, #1
 800b72a:	d102      	bne.n	800b732 <_read_r+0x1e>
 800b72c:	682b      	ldr	r3, [r5, #0]
 800b72e:	b103      	cbz	r3, 800b732 <_read_r+0x1e>
 800b730:	6023      	str	r3, [r4, #0]
 800b732:	bd38      	pop	{r3, r4, r5, pc}
 800b734:	20003834 	.word	0x20003834

0800b738 <_init>:
 800b738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b73a:	bf00      	nop
 800b73c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b73e:	bc08      	pop	{r3}
 800b740:	469e      	mov	lr, r3
 800b742:	4770      	bx	lr

0800b744 <_fini>:
 800b744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b746:	bf00      	nop
 800b748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b74a:	bc08      	pop	{r3}
 800b74c:	469e      	mov	lr, r3
 800b74e:	4770      	bx	lr
