# Introduction to Logic Synthesis 

-Tools used for the lab session  
  *Iverilog - for Verilog compilation and simulation
  *GTKwave - for viewing the simulation output
  *Synopsys Design Compiler - for logic synthesis
  *Skywater 130nm Library - for standard cell library
