/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [10:0] _01_;
  reg [2:0] _02_;
  wire [18:0] _03_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire [23:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [34:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[105] : celloutsig_1_0z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? in_data[66] : in_data[18]);
  assign celloutsig_0_9z = ~((in_data[44] | celloutsig_0_0z) & (celloutsig_0_8z | celloutsig_0_4z[3]));
  assign celloutsig_1_15z = celloutsig_1_14z[9] | ~(_00_);
  assign celloutsig_0_8z = ~(in_data[62] ^ celloutsig_0_2z);
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  reg [18:0] _10_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[160])
    if (clkin_data[160]) _10_ <= 19'h00000;
    else _10_ <= { celloutsig_1_5z[8:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign { _03_[18:16], _00_, _03_[14:0] } = _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 11'h000;
    else _01_ <= { celloutsig_0_6z[23:15], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_6z = { celloutsig_0_5z[14:13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z[3:2], celloutsig_0_4z[2], celloutsig_0_4z[3] } / { 1'h1, celloutsig_0_5z[8:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_6z[20:14], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z } === { in_data[137:117], celloutsig_1_4z };
  assign celloutsig_1_19z = { _02_[2:1], celloutsig_1_3z } === { celloutsig_1_17z[6], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_2z = { in_data[13:0], celloutsig_0_1z } && in_data[41:27];
  assign celloutsig_0_28z = celloutsig_0_6z[11:4] && celloutsig_0_10z[11:4];
  assign celloutsig_0_46z = ! _01_[3:0];
  assign celloutsig_1_2z = { in_data[112:103], celloutsig_1_0z } < { in_data[171:164], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { _00_, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z } < celloutsig_1_16z[28:25];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, in_data[125:117] };
  assign celloutsig_1_11z = celloutsig_1_4z[5:2] % { 1'h1, _02_ };
  assign celloutsig_1_13z = in_data[115:111] % { 1'h1, celloutsig_1_5z[6:3] };
  assign celloutsig_1_14z = { celloutsig_1_11z[1:0], celloutsig_1_3z, celloutsig_1_11z, _02_, celloutsig_1_8z } % { 1'h1, _03_[11:2] };
  assign celloutsig_1_3z = { in_data[183], celloutsig_1_2z, celloutsig_1_1z } !== in_data[148:146];
  assign celloutsig_0_7z = celloutsig_0_6z[4:1] !== in_data[55:52];
  assign celloutsig_0_42z = ~ in_data[17:5];
  assign celloutsig_1_5z = { in_data[157:150], celloutsig_1_0z } | in_data[132:124];
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z } | in_data[144:122];
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z, in_data[42:23], celloutsig_0_0z };
  assign celloutsig_1_8z = | { _02_[2:1], celloutsig_1_3z };
  assign celloutsig_0_11z = | { in_data[52:45], celloutsig_0_7z };
  assign celloutsig_0_0z = ~^ in_data[42:31];
  assign celloutsig_0_45z = ~^ { celloutsig_0_42z[8:4], celloutsig_0_28z };
  assign celloutsig_1_0z = ~^ in_data[158:156];
  assign celloutsig_1_9z = ~^ in_data[150:129];
  assign celloutsig_0_5z = { in_data[17:11], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z[3:2], celloutsig_0_4z[2], celloutsig_0_4z[3], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_16z = { _03_[14:9], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z } >> { celloutsig_1_6z[21:20], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_1_17z = { celloutsig_1_14z[9], celloutsig_1_1z, celloutsig_1_13z } >> { celloutsig_1_5z[6], celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_10z = { celloutsig_0_6z[18:10], celloutsig_0_4z[3:2], celloutsig_0_4z[2], celloutsig_0_4z[3], celloutsig_0_2z } >> { celloutsig_0_6z[20:10], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z };
  assign { celloutsig_0_4z[2], celloutsig_0_4z[3] } = { celloutsig_0_1z, celloutsig_0_0z } & { celloutsig_0_1z, celloutsig_0_2z };
  assign _03_[15] = _00_;
  assign celloutsig_0_4z[1:0] = { celloutsig_0_4z[2], celloutsig_0_4z[3] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
