# Compile of instruction_memory.v was successful.
vsim -gui work.integration_1
# vsim -gui work.integration_1 
# Start time: 00:41:42 on Dec 31,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.buffer
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# Loading work.mux_generic
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v was successful.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# Compile of buffer.v was successful.
# Compile of test.v was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# Loading work.mux_generic
# ** Error: (vsim-3906) Connection type 'wire[15:0]$[63:0]' is incompatible with 'reg[15:0]$[1023:0]' for  port (inst_mem):  Array ranges [1023:0] & [63:0] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v Line: 11
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
# Compile of instruction_memory.v was successful with warnings.
# Compile of read_file.v was successful with warnings.
restart -f
# No Design Loaded!
vsim -gui work.integration_1
# vsim -gui work.integration_1 
# Start time: 00:41:42 on Dec 31,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 14
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
# Compile of read_file.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.read_file
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
# Compile of instruction_memory.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.instruction_memory
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
vsim -gui work.integration_1
# End time: 00:50:01 on Dec 31,2022, Elapsed time: 0:08:19
# Errors: 0, Warnings: 14
# vsim -gui work.integration_1 
# Start time: 00:50:01 on Dec 31,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# Loading work.mux_generic
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
mem load -i {D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/assembler/CODE_RAM.mem} /integration_1/inst_mem_stage/read/inst_mem
# (vsim-3944) Memory address read on line 68 of file "D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/assembler/CODE_RAM.mem" is out of bounds specified for mem load command.
# Ignoring the rest of the data file.  (Current address [64], address range [63:0])
run
add wave -position end  sim:/integration_1/Num_of_registers
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft4gir5h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4gir5h
run
# Compile of integration_phase_1.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.integration_1
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v failed with 1 errors.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# Compile of buffer.v was successful.
# Compile of test.v was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of instruction_memory.v failed with 1 errors.
# Compile of instruction_memory.v failed with 8 errors.
# Compile of instruction_memory.v failed with 8 errors.
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v was successful.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# Compile of buffer.v was successful.
# Compile of test.v was successful.
# 12 compiles, 0 failed with no errors.
mem load -i {D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/assembler/CODE_RAM.mem} /integration_1/inst_mem_stage/read/inst_mem
# Compile of integration_phase_1.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.buffer
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# Loading work.mux_generic
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
run
# Compile of integration_phase_1.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.integration_1
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
# Compile of instruction_memory.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.instruction_memory
# Loading work.read_file
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 14
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cont_unit'.  Expected 32, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'choosen_value'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'PC_select'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'jump_type'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/cont_unit File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'Pc_low_pop'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_ret'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'fetch_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'execute_reset'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'decode_NOP'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'cs_rti'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'INT_counter'.
# ** Warning: (vsim-3722) D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v(87): [TFMPC] - Missing connection for port 'write_cs_rti'.
# End time: 01:07:40 on Dec 31,2022, Elapsed time: 0:17:39
# Errors: 0, Warnings: 15
