Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 28 12:23:32 2023
| Host         : LAPTOP-T734KNHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MIPS_timing_summary_routed.rpt -pb MIPS_timing_summary_routed.pb -rpx MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (1)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   90          inf        0.000                      0                   90           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ADDRESS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.615ns  (logic 2.775ns (60.137%)  route 1.840ns (39.863%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE                         0.000     0.000 r  PC_reg[4]/C
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  PC_reg[4]/Q
                         net (fo=2, routed)           1.840     2.109    ADDRESS_OBUF[4]
    L22                  OBUF (Prop_obuf_I_O)         2.506     4.615 r  ADDRESS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.615    ADDRESS[4]
    L22                                                               r  ADDRESS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PC_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.532ns  (logic 1.645ns (36.295%)  route 2.887ns (63.705%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J14                  IBUF (Prop_ibuf_I_O)         1.645     1.645 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.887     4.532    RESET_IBUF
    SLICE_X0Y69          FDPE                                         f  PC_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PC_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.532ns  (logic 1.645ns (36.295%)  route 2.887ns (63.705%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J14                  IBUF (Prop_ibuf_I_O)         1.645     1.645 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.887     4.532    RESET_IBUF
    SLICE_X0Y69          FDPE                                         f  PC_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PC_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.532ns  (logic 1.645ns (36.295%)  route 2.887ns (63.705%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J14                  IBUF (Prop_ibuf_I_O)         1.645     1.645 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.887     4.532    RESET_IBUF
    SLICE_X0Y69          FDPE                                         f  PC_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ADDRESS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.483ns  (logic 2.783ns (62.074%)  route 1.700ns (37.926%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDPE                         0.000     0.000 r  PC_reg[8]/C
    SLICE_X0Y70          FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  PC_reg[8]/Q
                         net (fo=2, routed)           1.700     1.969    ADDRESS_OBUF[8]
    J21                  OBUF (Prop_obuf_I_O)         2.514     4.483 r  ADDRESS_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.483    ADDRESS[8]
    J21                                                               r  ADDRESS[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.448ns  (logic 2.768ns (62.241%)  route 1.679ns (37.759%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE                         0.000     0.000 r  PC_reg[12]/C
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  PC_reg[12]/Q
                         net (fo=2, routed)           1.679     1.948    ADDRESS_OBUF[12]
    H21                  OBUF (Prop_obuf_I_O)         2.499     4.448 r  ADDRESS_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.448    ADDRESS[12]
    H21                                                               r  ADDRESS[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PC_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.432ns  (logic 1.645ns (37.115%)  route 2.787ns (62.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J14                  IBUF (Prop_ibuf_I_O)         1.645     1.645 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.787     4.432    RESET_IBUF
    SLICE_X0Y70          FDPE                                         f  PC_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PC_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.432ns  (logic 1.645ns (37.115%)  route 2.787ns (62.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J14                  IBUF (Prop_ibuf_I_O)         1.645     1.645 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.787     4.432    RESET_IBUF
    SLICE_X0Y70          FDPE                                         f  PC_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PC_reg[7]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.432ns  (logic 1.645ns (37.115%)  route 2.787ns (62.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J14                  IBUF (Prop_ibuf_I_O)         1.645     1.645 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.787     4.432    RESET_IBUF
    SLICE_X0Y70          FDPE                                         f  PC_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            PC_reg[8]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.432ns  (logic 1.645ns (37.115%)  route 2.787ns (62.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J14                  IBUF (Prop_ibuf_I_O)         1.645     1.645 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.787     4.432    RESET_IBUF
    SLICE_X0Y70          FDPE                                         f  PC_reg[8]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.219ns (73.501%)  route 0.079ns (26.499%))
  Logic Levels:           2  (CARRY4=1 FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE                         0.000     0.000 r  PC_reg[2]/C
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  PC_reg[2]/Q
                         net (fo=3, routed)           0.079     0.179    ADDRESS_OBUF[2]
    SLICE_X0Y69          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     0.298 r  PC_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.298    PCPlus4[3]
    SLICE_X0Y69          FDPE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.179ns (59.198%)  route 0.123ns (40.802%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE                         0.000     0.000 r  PC_reg[27]/C
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  PC_reg[27]/Q
                         net (fo=2, routed)           0.123     0.223    ADDRESS_OBUF[27]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.302 r  PC_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.302    PCPlus4[27]
    SLICE_X0Y75          FDCE                                         r  PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.179ns (59.101%)  route 0.124ns (40.899%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  PC_reg[23]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  PC_reg[23]/Q
                         net (fo=2, routed)           0.124     0.224    ADDRESS_OBUF[23]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.303 r  PC_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.303    PCPlus4[23]
    SLICE_X0Y74          FDCE                                         r  PC_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[11]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PC_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDPE                         0.000     0.000 r  PC_reg[11]/C
    SLICE_X0Y71          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  PC_reg[11]/Q
                         net (fo=2, routed)           0.125     0.225    ADDRESS_OBUF[11]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  PC_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    PCPlus4[11]
    SLICE_X0Y71          FDPE                                         r  PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE                         0.000     0.000 r  PC_reg[15]/C
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  PC_reg[15]/Q
                         net (fo=2, routed)           0.125     0.225    ADDRESS_OBUF[15]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  PC_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    PCPlus4[15]
    SLICE_X0Y72          FDCE                                         r  PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  PC_reg[19]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  PC_reg[19]/Q
                         net (fo=2, routed)           0.125     0.225    ADDRESS_OBUF[19]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  PC_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    PCPlus4[19]
    SLICE_X0Y73          FDCE                                         r  PC_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE                         0.000     0.000 r  PC_reg[31]/C
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  PC_reg[31]/Q
                         net (fo=2, routed)           0.125     0.225    ADDRESS_OBUF[31]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  PC_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    PCPlus4[31]
    SLICE_X0Y76          FDCE                                         r  PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PC_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.179ns (58.957%)  route 0.125ns (41.043%))
  Logic Levels:           2  (CARRY4=1 FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDPE                         0.000     0.000 r  PC_reg[7]/C
    SLICE_X0Y70          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  PC_reg[7]/Q
                         net (fo=2, routed)           0.125     0.225    ADDRESS_OBUF[7]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.304 r  PC_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.304    PCPlus4[7]
    SLICE_X0Y70          FDPE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PC_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.233ns (74.690%)  route 0.079ns (25.310%))
  Logic Levels:           2  (CARRY4=1 FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE                         0.000     0.000 r  PC_reg[2]/C
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  PC_reg[2]/Q
                         net (fo=3, routed)           0.079     0.179    ADDRESS_OBUF[2]
    SLICE_X0Y69          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.133     0.312 r  PC_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.312    PCPlus4[4]
    SLICE_X0Y69          FDPE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.203ns (62.198%)  route 0.123ns (37.802%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE                         0.000     0.000 r  PC_reg[27]/C
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  PC_reg[27]/Q
                         net (fo=2, routed)           0.123     0.223    ADDRESS_OBUF[27]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     0.326 r  PC_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.326    PCPlus4[28]
    SLICE_X0Y75          FDCE                                         r  PC_reg[28]/D
  -------------------------------------------------------------------    -------------------





