{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633291353393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633291353393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 03 16:02:33 2021 " "Processing started: Sun Oct 03 16:02:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633291353393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633291353393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nsubburaj_concurrentconstructs_VHDL -c nsubburaj_concurrentconstructs_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off nsubburaj_concurrentconstructs_VHDL -c nsubburaj_concurrentconstructs_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633291353393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633291353756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633291353756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nsubburaj_concurrentconstructs_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nsubburaj_concurrentconstructs_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nsubburaj_concurrentconstructs_VHDL-octalencoder " "Found design unit 1: nsubburaj_concurrentconstructs_VHDL-octalencoder" {  } { { "nsubburaj_concurrentconstructs_VHDL.vhd" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 4/VDHL/nsubburaj_concurrentconstructs_VHDL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633291362133 ""} { "Info" "ISGN_ENTITY_NAME" "1 nsubburaj_concurrentconstructs_VHDL " "Found entity 1: nsubburaj_concurrentconstructs_VHDL" {  } { { "nsubburaj_concurrentconstructs_VHDL.vhd" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 4/VDHL/nsubburaj_concurrentconstructs_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633291362133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633291362133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/conestoga/digital design/labs/lab 4/verilog/nsubburaj_concurrentconstructs.v 0 0 " "Found 0 design units, including 0 entities, in source file /conestoga/digital design/labs/lab 4/verilog/nsubburaj_concurrentconstructs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633291362133 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting an operand nsubburaj_concurrentconstructs_verilog.v(7) " "Verilog HDL syntax error at nsubburaj_concurrentconstructs_verilog.v(7) near text: \"assign\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Verilog/nsubburaj_concurrentconstructs_verilog.v" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 4/Verilog/nsubburaj_concurrentconstructs_verilog.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1633291362133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/conestoga/digital design/labs/lab 4/verilog/nsubburaj_concurrentconstructs_verilog.v 0 0 " "Found 0 design units, including 0 entities, in source file /conestoga/digital design/labs/lab 4/verilog/nsubburaj_concurrentconstructs_verilog.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633291362133 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633291362213 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 03 16:02:42 2021 " "Processing ended: Sun Oct 03 16:02:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633291362213 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633291362213 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633291362213 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633291362213 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633291362825 ""}
