vendor_name = ModelSim
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.qsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.qpf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.cmp
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform4.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform3.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform2.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform1.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.inc
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.inc
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R1.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/qmegawiz_errors_log.txt
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.qsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.qpf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/Waveform.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.qsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.qpf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro_2.bdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quartus/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/db/mux_0kc.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/db/altsyncram_rev3.tdf
design_name = MiQro_EVA
instance = comp, \MuxA~output\, MuxA~output, MiQro_EVA, 1
instance = comp, \MuxB~output\, MuxB~output, MiQro_EVA, 1
instance = comp, \MuxC~output\, MuxC~output, MiQro_EVA, 1
instance = comp, \MuxMAR~output\, MuxMAR~output, MiQro_EVA, 1
instance = comp, \EnableDeco~output\, EnableDeco~output, MiQro_EVA, 1
instance = comp, \WR_Ram~output\, WR_Ram~output, MiQro_EVA, 1
instance = comp, \ALU[2]~output\, ALU[2]~output, MiQro_EVA, 1
instance = comp, \ALU[1]~output\, ALU[1]~output, MiQro_EVA, 1
instance = comp, \ALU[0]~output\, ALU[0]~output, MiQro_EVA, 1
instance = comp, \cacheOut[7]~output\, cacheOut[7]~output, MiQro_EVA, 1
instance = comp, \cacheOut[6]~output\, cacheOut[6]~output, MiQro_EVA, 1
instance = comp, \cacheOut[5]~output\, cacheOut[5]~output, MiQro_EVA, 1
instance = comp, \cacheOut[4]~output\, cacheOut[4]~output, MiQro_EVA, 1
instance = comp, \cacheOut[3]~output\, cacheOut[3]~output, MiQro_EVA, 1
instance = comp, \cacheOut[2]~output\, cacheOut[2]~output, MiQro_EVA, 1
instance = comp, \cacheOut[1]~output\, cacheOut[1]~output, MiQro_EVA, 1
instance = comp, \cacheOut[0]~output\, cacheOut[0]~output, MiQro_EVA, 1
instance = comp, \Destino27~output\, Destino27~output, MiQro_EVA, 1
instance = comp, \Destino26~output\, Destino26~output, MiQro_EVA, 1
instance = comp, \Destino25~output\, Destino25~output, MiQro_EVA, 1
instance = comp, \Destino24~output\, Destino24~output, MiQro_EVA, 1
instance = comp, \Destino23~output\, Destino23~output, MiQro_EVA, 1
instance = comp, \Destino22~output\, Destino22~output, MiQro_EVA, 1
instance = comp, \Destino21~output\, Destino21~output, MiQro_EVA, 1
instance = comp, \Destino20~output\, Destino20~output, MiQro_EVA, 1
instance = comp, \Fuente37~output\, Fuente37~output, MiQro_EVA, 1
instance = comp, \Fuente36~output\, Fuente36~output, MiQro_EVA, 1
instance = comp, \Fuente35~output\, Fuente35~output, MiQro_EVA, 1
instance = comp, \Fuente34~output\, Fuente34~output, MiQro_EVA, 1
instance = comp, \Fuente33~output\, Fuente33~output, MiQro_EVA, 1
instance = comp, \Fuente32~output\, Fuente32~output, MiQro_EVA, 1
instance = comp, \Fuente31~output\, Fuente31~output, MiQro_EVA, 1
instance = comp, \Fuente30~output\, Fuente30~output, MiQro_EVA, 1
instance = comp, \MBusMux[4]~output\, MBusMux[4]~output, MiQro_EVA, 1
instance = comp, \MBusMux[3]~output\, MBusMux[3]~output, MiQro_EVA, 1
instance = comp, \MBusMux[2]~output\, MBusMux[2]~output, MiQro_EVA, 1
instance = comp, \MBusMux[1]~output\, MBusMux[1]~output, MiQro_EVA, 1
instance = comp, \MBusMux[0]~output\, MBusMux[0]~output, MiQro_EVA, 1
instance = comp, \Outd[7]~output\, Outd[7]~output, MiQro_EVA, 1
instance = comp, \Outd[6]~output\, Outd[6]~output, MiQro_EVA, 1
instance = comp, \Outd[5]~output\, Outd[5]~output, MiQro_EVA, 1
instance = comp, \Outd[4]~output\, Outd[4]~output, MiQro_EVA, 1
instance = comp, \Outd[3]~output\, Outd[3]~output, MiQro_EVA, 1
instance = comp, \Outd[2]~output\, Outd[2]~output, MiQro_EVA, 1
instance = comp, \Outd[1]~output\, Outd[1]~output, MiQro_EVA, 1
instance = comp, \Outd[0]~output\, Outd[0]~output, MiQro_EVA, 1
instance = comp, \RegEn[3]~output\, RegEn[3]~output, MiQro_EVA, 1
instance = comp, \RegEn[2]~output\, RegEn[2]~output, MiQro_EVA, 1
instance = comp, \RegEn[1]~output\, RegEn[1]~output, MiQro_EVA, 1
instance = comp, \RegEn[0]~output\, RegEn[0]~output, MiQro_EVA, 1
instance = comp, \RegVal[3]~output\, RegVal[3]~output, MiQro_EVA, 1
instance = comp, \RegVal[2]~output\, RegVal[2]~output, MiQro_EVA, 1
instance = comp, \RegVal[1]~output\, RegVal[1]~output, MiQro_EVA, 1
instance = comp, \RegVal[0]~output\, RegVal[0]~output, MiQro_EVA, 1
instance = comp, \UMemOut[63]~output\, UMemOut[63]~output, MiQro_EVA, 1
instance = comp, \UMemOut[62]~output\, UMemOut[62]~output, MiQro_EVA, 1
instance = comp, \UMemOut[61]~output\, UMemOut[61]~output, MiQro_EVA, 1
instance = comp, \UMemOut[60]~output\, UMemOut[60]~output, MiQro_EVA, 1
instance = comp, \UMemOut[59]~output\, UMemOut[59]~output, MiQro_EVA, 1
instance = comp, \UMemOut[58]~output\, UMemOut[58]~output, MiQro_EVA, 1
instance = comp, \UMemOut[57]~output\, UMemOut[57]~output, MiQro_EVA, 1
instance = comp, \UMemOut[56]~output\, UMemOut[56]~output, MiQro_EVA, 1
instance = comp, \UMemOut[55]~output\, UMemOut[55]~output, MiQro_EVA, 1
instance = comp, \UMemOut[54]~output\, UMemOut[54]~output, MiQro_EVA, 1
instance = comp, \UMemOut[53]~output\, UMemOut[53]~output, MiQro_EVA, 1
instance = comp, \UMemOut[52]~output\, UMemOut[52]~output, MiQro_EVA, 1
instance = comp, \UMemOut[51]~output\, UMemOut[51]~output, MiQro_EVA, 1
instance = comp, \UMemOut[50]~output\, UMemOut[50]~output, MiQro_EVA, 1
instance = comp, \UMemOut[49]~output\, UMemOut[49]~output, MiQro_EVA, 1
instance = comp, \UMemOut[48]~output\, UMemOut[48]~output, MiQro_EVA, 1
instance = comp, \UMemOut[47]~output\, UMemOut[47]~output, MiQro_EVA, 1
instance = comp, \UMemOut[46]~output\, UMemOut[46]~output, MiQro_EVA, 1
instance = comp, \UMemOut[45]~output\, UMemOut[45]~output, MiQro_EVA, 1
instance = comp, \UMemOut[44]~output\, UMemOut[44]~output, MiQro_EVA, 1
instance = comp, \UMemOut[43]~output\, UMemOut[43]~output, MiQro_EVA, 1
instance = comp, \UMemOut[42]~output\, UMemOut[42]~output, MiQro_EVA, 1
instance = comp, \UMemOut[41]~output\, UMemOut[41]~output, MiQro_EVA, 1
instance = comp, \UMemOut[40]~output\, UMemOut[40]~output, MiQro_EVA, 1
instance = comp, \UMemOut[39]~output\, UMemOut[39]~output, MiQro_EVA, 1
instance = comp, \UMemOut[38]~output\, UMemOut[38]~output, MiQro_EVA, 1
instance = comp, \UMemOut[37]~output\, UMemOut[37]~output, MiQro_EVA, 1
instance = comp, \UMemOut[36]~output\, UMemOut[36]~output, MiQro_EVA, 1
instance = comp, \UMemOut[35]~output\, UMemOut[35]~output, MiQro_EVA, 1
instance = comp, \UMemOut[34]~output\, UMemOut[34]~output, MiQro_EVA, 1
instance = comp, \UMemOut[33]~output\, UMemOut[33]~output, MiQro_EVA, 1
instance = comp, \UMemOut[32]~output\, UMemOut[32]~output, MiQro_EVA, 1
instance = comp, \UMemOut[31]~output\, UMemOut[31]~output, MiQro_EVA, 1
instance = comp, \UMemOut[30]~output\, UMemOut[30]~output, MiQro_EVA, 1
instance = comp, \UMemOut[29]~output\, UMemOut[29]~output, MiQro_EVA, 1
instance = comp, \UMemOut[28]~output\, UMemOut[28]~output, MiQro_EVA, 1
instance = comp, \UMemOut[27]~output\, UMemOut[27]~output, MiQro_EVA, 1
instance = comp, \UMemOut[26]~output\, UMemOut[26]~output, MiQro_EVA, 1
instance = comp, \UMemOut[25]~output\, UMemOut[25]~output, MiQro_EVA, 1
instance = comp, \UMemOut[24]~output\, UMemOut[24]~output, MiQro_EVA, 1
instance = comp, \UMemOut[23]~output\, UMemOut[23]~output, MiQro_EVA, 1
instance = comp, \UMemOut[22]~output\, UMemOut[22]~output, MiQro_EVA, 1
instance = comp, \UMemOut[21]~output\, UMemOut[21]~output, MiQro_EVA, 1
instance = comp, \UMemOut[20]~output\, UMemOut[20]~output, MiQro_EVA, 1
instance = comp, \UMemOut[19]~output\, UMemOut[19]~output, MiQro_EVA, 1
instance = comp, \UMemOut[18]~output\, UMemOut[18]~output, MiQro_EVA, 1
instance = comp, \UMemOut[17]~output\, UMemOut[17]~output, MiQro_EVA, 1
instance = comp, \UMemOut[16]~output\, UMemOut[16]~output, MiQro_EVA, 1
instance = comp, \UMemOut[15]~output\, UMemOut[15]~output, MiQro_EVA, 1
instance = comp, \UMemOut[14]~output\, UMemOut[14]~output, MiQro_EVA, 1
instance = comp, \UMemOut[13]~output\, UMemOut[13]~output, MiQro_EVA, 1
instance = comp, \UMemOut[12]~output\, UMemOut[12]~output, MiQro_EVA, 1
instance = comp, \UMemOut[11]~output\, UMemOut[11]~output, MiQro_EVA, 1
instance = comp, \UMemOut[10]~output\, UMemOut[10]~output, MiQro_EVA, 1
instance = comp, \UMemOut[9]~output\, UMemOut[9]~output, MiQro_EVA, 1
instance = comp, \UMemOut[8]~output\, UMemOut[8]~output, MiQro_EVA, 1
instance = comp, \UMemOut[7]~output\, UMemOut[7]~output, MiQro_EVA, 1
instance = comp, \UMemOut[6]~output\, UMemOut[6]~output, MiQro_EVA, 1
instance = comp, \UMemOut[5]~output\, UMemOut[5]~output, MiQro_EVA, 1
instance = comp, \UMemOut[4]~output\, UMemOut[4]~output, MiQro_EVA, 1
instance = comp, \UMemOut[3]~output\, UMemOut[3]~output, MiQro_EVA, 1
instance = comp, \UMemOut[2]~output\, UMemOut[2]~output, MiQro_EVA, 1
instance = comp, \UMemOut[1]~output\, UMemOut[1]~output, MiQro_EVA, 1
instance = comp, \UMemOut[0]~output\, UMemOut[0]~output, MiQro_EVA, 1
instance = comp, \Clk~input\, Clk~input, MiQro_EVA, 1
instance = comp, \Clk~inputCLKENA0\, Clk~inputCLKENA0, MiQro_EVA, 1
instance = comp, \inst|NextAddUC[1]~feeder\, inst|NextAddUC[1]~feeder, MiQro_EVA, 1
instance = comp, \inst|NextAddUC[1]\, inst|NextAddUC[1], MiQro_EVA, 1
instance = comp, \inst|address[1]\, inst|address[1], MiQro_EVA, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, MiQro_EVA, 1
instance = comp, \inst|NextAddUC[0]~0\, inst|NextAddUC[0]~0, MiQro_EVA, 1
instance = comp, \inst|NextAddUC[0]\, inst|NextAddUC[0], MiQro_EVA, 1
instance = comp, \inst|address[0]~feeder\, inst|address[0]~feeder, MiQro_EVA, 1
instance = comp, \inst|address[0]\, inst|address[0], MiQro_EVA, 1
instance = comp, \inst|Equal1~0\, inst|Equal1~0, MiQro_EVA, 1
instance = comp, \SelBus[2]~input\, SelBus[2]~input, MiQro_EVA, 1
instance = comp, \SelBus[0]~input\, SelBus[0]~input, MiQro_EVA, 1
instance = comp, \SelBus[3]~input\, SelBus[3]~input, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[0]~5\, inst1|inst8|Regist[0]~5, MiQro_EVA, 1
instance = comp, \SelBus[1]~input\, SelBus[1]~input, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[0]~4\, inst1|inst8|Regist[0]~4, MiQro_EVA, 1
instance = comp, \muxSel[2]~input\, muxSel[2]~input, MiQro_EVA, 1
instance = comp, \muxSel[5]~input\, muxSel[5]~input, MiQro_EVA, 1
instance = comp, \muxSel[3]~input\, muxSel[3]~input, MiQro_EVA, 1
instance = comp, \muxSel[4]~input\, muxSel[4]~input, MiQro_EVA, 1
instance = comp, \muxSel[1]~input\, muxSel[1]~input, MiQro_EVA, 1
instance = comp, \muxSel[0]~input\, muxSel[0]~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~0\, inst1|inst16|_~0, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~5\, inst1|inst16|_~5, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~4\, inst1|inst16|_~4, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~6\, inst1|inst16|_~6, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[7]~7\, inst1|inst8|Regist[7]~7, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[7]~10\, inst1|inst8|Regist[7]~10, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[0]~9\, inst1|inst8|Regist[0]~9, MiQro_EVA, 1
instance = comp, \WR~input\, WR~input, MiQro_EVA, 1
instance = comp, \inst1|inst17|Add0~29\, inst1|inst17|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[4]~0\, inst1|inst8|Regist[4]~0, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux3~0\, inst1|inst8|Mux3~0, MiQro_EVA, 1
instance = comp, \AluSel[3]~input\, AluSel[3]~input, MiQro_EVA, 1
instance = comp, \AluSel[2]~input\, AluSel[2]~input, MiQro_EVA, 1
instance = comp, \AluSel[1]~input\, AluSel[1]~input, MiQro_EVA, 1
instance = comp, \AluSel[0]~input\, AluSel[0]~input, MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux17~0\, inst1|inst24|Mux17~0, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux3~0\, inst1|inst18|Mux3~0, MiQro_EVA, 1
instance = comp, \MUX_MDR~input\, MUX_MDR~input, MiQro_EVA, 1
instance = comp, \MUX_MAR~input\, MUX_MAR~input, MiQro_EVA, 1
instance = comp, \inst1|inst13|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst1|inst13|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst1|inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Add0~29\, inst1|inst1|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst1|Add0~25\, inst1|inst1|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux4~0\, inst1|inst17|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux3~0\, inst1|inst17|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux1~1\, inst1|inst17|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux1~0\, inst1|inst18|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux2~1\, inst1|inst18|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux5~1\, inst1|inst18|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux1~0\, inst1|inst1|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst13|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst1|inst13|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst1|inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst1|inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst1|inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Add0~21\, inst1|inst1|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst1|Add0~17\, inst1|inst1|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst1|Add0~13\, inst1|inst1|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst1|Add0~9\, inst1|inst1|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst1|Add0~5\, inst1|inst1|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux1~1\, inst1|inst1|Mux1~1, MiQro_EVA, 1
instance = comp, \Rst~input\, Rst~input, MiQro_EVA, 1
instance = comp, \Rst~inputCLKENA0\, Rst~inputCLKENA0, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[4]~1\, inst1|inst8|Regist[4]~1, MiQro_EVA, 1
instance = comp, \SelRegD[2]~input\, SelRegD[2]~input, MiQro_EVA, 1
instance = comp, \SelRegD[0]~input\, SelRegD[0]~input, MiQro_EVA, 1
instance = comp, \SelRegD[1]~input\, SelRegD[1]~input, MiQro_EVA, 1
instance = comp, \EnDec~input\, EnDec~input, MiQro_EVA, 1
instance = comp, \SelRegD[3]~input\, SelRegD[3]~input, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[6]~0\, inst1|inst6|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Regist[6]~0\, inst1|inst1|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Regist[6]\, inst1|inst1|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux2~0\, inst1|inst1|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux2~1\, inst1|inst1|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst1|Regist[5]\, inst1|inst1|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux3~0\, inst1|inst1|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux3~1\, inst1|inst1|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst1|Regist[4]\, inst1|inst1|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux4~0\, inst1|inst1|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux4~1\, inst1|inst1|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst1|Regist[3]\, inst1|inst1|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst|altsyncram_component|auto_generated|ram_block1a0\, inst1|inst|altsyncram_component|auto_generated|ram_block1a0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux2~0\, inst1|inst7|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux2~1\, inst1|inst7|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst23|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst1|inst23|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst23|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst1|inst23|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst23|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst1|inst23|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst23|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst1|inst23|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst23|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst1|inst23|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst23|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst1|inst23|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Add0~29\, inst1|inst7|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst7|Add0~25\, inst1|inst7|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst7|Add0~21\, inst1|inst7|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst7|Add0~17\, inst1|inst7|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst7|Add0~13\, inst1|inst7|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst7|Add0~9\, inst1|inst7|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux2~2\, inst1|inst7|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[4]~2\, inst1|inst8|Regist[4]~2, MiQro_EVA, 1
instance = comp, \inst1|inst7|Regist[6]~0\, inst1|inst7|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Regist[5]\, inst1|inst7|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux3~1\, inst1|inst7|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux3~0\, inst1|inst7|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux3~2\, inst1|inst7|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst7|Regist[4]\, inst1|inst7|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux6~0\, inst1|inst7|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux6~1\, inst1|inst7|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux6~2\, inst1|inst7|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst7|Regist[1]\, inst1|inst7|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux5~0\, inst1|inst7|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux5~1\, inst1|inst7|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux5~2\, inst1|inst7|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst7|Regist[2]\, inst1|inst7|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]~310\, inst1|inst16|result[2]~310, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~17\, inst1|inst16|_~17, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~18\, inst1|inst16|_~18, MiQro_EVA, 1
instance = comp, \Fuente2~input\, Fuente2~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]~315\, inst1|inst16|result[2]~315, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~22\, inst1|inst16|_~22, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~21\, inst1|inst16|_~21, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~20\, inst1|inst16|_~20, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~19\, inst1|inst16|_~19, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~23\, inst1|inst16|_~23, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]~316\, inst1|inst16|result[2]~316, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~15\, inst1|inst16|_~15, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~16\, inst1|inst16|_~16, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~14\, inst1|inst16|_~14, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux2~0\, inst1|inst11|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux4~1\, inst1|inst11|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst11|Add0~21\, inst1|inst11|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst11|Add0~17\, inst1|inst11|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux4~0\, inst1|inst11|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux4~2\, inst1|inst11|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst11|Regist[6]~0\, inst1|inst11|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst11|Regist[3]\, inst1|inst11|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux3~1\, inst1|inst11|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux3~0\, inst1|inst11|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst11|Add0~13\, inst1|inst11|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux3~2\, inst1|inst11|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst11|Regist[4]\, inst1|inst11|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux2~1\, inst1|inst11|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst11|Add0~9\, inst1|inst11|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux2~2\, inst1|inst11|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst11|Regist[5]\, inst1|inst11|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux1~1\, inst1|inst11|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux1~0\, inst1|inst11|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst11|Add0~5\, inst1|inst11|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux1~2\, inst1|inst11|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst11|Regist[6]\, inst1|inst11|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst11|Add0~1\, inst1|inst11|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux0~0\, inst1|inst11|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux0~1\, inst1|inst11|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[7]~8\, inst1|inst8|Regist[7]~8, MiQro_EVA, 1
instance = comp, \inst1|inst11|Regist[7]\, inst1|inst11|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst11|Add0~29\, inst1|inst11|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux7~0\, inst1|inst11|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux7~1\, inst1|inst11|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[0]~6\, inst1|inst8|Regist[0]~6, MiQro_EVA, 1
instance = comp, \inst1|inst11|Regist[0]\, inst1|inst11|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux6~1\, inst1|inst11|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst11|Add0~25\, inst1|inst11|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux6~0\, inst1|inst11|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux6~2\, inst1|inst11|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst11|Regist[1]\, inst1|inst11|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux5~1\, inst1|inst11|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux5~0\, inst1|inst11|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst11|Mux5~2\, inst1|inst11|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst11|Regist[2]\, inst1|inst11|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux1~0\, inst1|inst2|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux3~0\, inst1|inst2|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux4~1\, inst1|inst2|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst2|Add0~29\, inst1|inst2|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst2|Add0~25\, inst1|inst2|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst2|Add0~21\, inst1|inst2|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst2|Add0~17\, inst1|inst2|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux4~0\, inst1|inst2|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux4~2\, inst1|inst2|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst2|Regist[6]~0\, inst1|inst2|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst2|Regist[3]\, inst1|inst2|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux3~1\, inst1|inst2|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst2|Add0~13\, inst1|inst2|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux3~2\, inst1|inst2|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst2|Regist[4]\, inst1|inst2|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux2~1\, inst1|inst2|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst2|Add0~9\, inst1|inst2|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux2~0\, inst1|inst2|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux2~2\, inst1|inst2|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst2|Regist[5]\, inst1|inst2|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux1~1\, inst1|inst2|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst2|Add0~5\, inst1|inst2|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux1~2\, inst1|inst2|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst2|Regist[6]\, inst1|inst2|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst2|Add0~1\, inst1|inst2|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux0~0\, inst1|inst2|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux0~1\, inst1|inst2|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst2|Regist[7]\, inst1|inst2|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux7~0\, inst1|inst2|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux7~1\, inst1|inst2|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst2|Regist[0]\, inst1|inst2|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux6~1\, inst1|inst2|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux6~0\, inst1|inst2|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux6~2\, inst1|inst2|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst2|Regist[1]\, inst1|inst2|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux5~1\, inst1|inst2|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux5~0\, inst1|inst2|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst2|Mux5~2\, inst1|inst2|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst2|Regist[2]\, inst1|inst2|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]~314\, inst1|inst16|result[2]~314, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~11\, inst1|inst16|_~11, MiQro_EVA, 1
instance = comp, \Destino2~input\, Destino2~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~12\, inst1|inst16|_~12, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~13\, inst1|inst16|_~13, MiQro_EVA, 1
instance = comp, \MUX_B~input\, MUX_B~input, MiQro_EVA, 1
instance = comp, \BIN[2]~input\, BIN[2]~input, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux5~0\, inst1|inst5|Mux5~0, MiQro_EVA, 1
instance = comp, \BIN[1]~input\, BIN[1]~input, MiQro_EVA, 1
instance = comp, \inst1|inst200|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst1|inst200|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \BIN[5]~input\, BIN[5]~input, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux2~0\, inst1|inst5|Mux2~0, MiQro_EVA, 1
instance = comp, \BIN[4]~input\, BIN[4]~input, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux3~0\, inst1|inst5|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux4~1\, inst1|inst5|Mux4~1, MiQro_EVA, 1
instance = comp, \BIN[3]~input\, BIN[3]~input, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux4~0\, inst1|inst5|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst200|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst1|inst200|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst200|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst1|inst200|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Add0~25\, inst1|inst5|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst5|Add0~21\, inst1|inst5|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst5|Add0~17\, inst1|inst5|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux4~2\, inst1|inst5|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst5|Regist[6]~0\, inst1|inst5|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Regist[3]\, inst1|inst5|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux3~1\, inst1|inst5|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst200|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst1|inst200|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Add0~13\, inst1|inst5|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux3~2\, inst1|inst5|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst5|Regist[4]\, inst1|inst5|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux2~1\, inst1|inst5|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst200|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst1|inst200|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Add0~9\, inst1|inst5|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux2~2\, inst1|inst5|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst5|Regist[5]\, inst1|inst5|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux1~1\, inst1|inst5|Mux1~1, MiQro_EVA, 1
instance = comp, \BIN[6]~input\, BIN[6]~input, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux1~0\, inst1|inst5|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst200|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst1|inst200|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Add0~5\, inst1|inst5|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux1~2\, inst1|inst5|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst5|Regist[6]\, inst1|inst5|Regist[6], MiQro_EVA, 1
instance = comp, \BIN[7]~input\, BIN[7]~input, MiQro_EVA, 1
instance = comp, \inst1|inst200|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst1|inst200|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux0~0\, inst1|inst5|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Add0~1\, inst1|inst5|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux0~1\, inst1|inst5|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst5|Regist[7]\, inst1|inst5|Regist[7], MiQro_EVA, 1
instance = comp, \BIN[0]~input\, BIN[0]~input, MiQro_EVA, 1
instance = comp, \inst1|inst200|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst1|inst200|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux7~0\, inst1|inst5|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Add0~29\, inst1|inst5|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux7~1\, inst1|inst5|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst5|Regist[0]\, inst1|inst5|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux6~1\, inst1|inst5|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux6~0\, inst1|inst5|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux6~2\, inst1|inst5|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst5|Regist[1]\, inst1|inst5|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux5~1\, inst1|inst5|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst5|Mux5~2\, inst1|inst5|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst5|Regist[2]\, inst1|inst5|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux3~0\, inst1|inst10|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux1~0\, inst1|inst10|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst10|Add0~29\, inst1|inst10|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux6~1\, inst1|inst10|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst10|Add0~25\, inst1|inst10|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux6~0\, inst1|inst10|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux6~2\, inst1|inst10|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst10|Regist[6]~0\, inst1|inst10|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst10|Regist[1]\, inst1|inst10|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux7~0\, inst1|inst10|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux7~1\, inst1|inst10|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst10|Regist[0]\, inst1|inst10|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst10|Add0~21\, inst1|inst10|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst10|Add0~17\, inst1|inst10|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst10|Add0~13\, inst1|inst10|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst10|Add0~9\, inst1|inst10|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst10|Add0~5\, inst1|inst10|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst10|Add0~1\, inst1|inst10|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux0~0\, inst1|inst10|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux0~1\, inst1|inst10|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst10|Regist[7]\, inst1|inst10|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux1~1\, inst1|inst10|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux1~2\, inst1|inst10|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst10|Regist[6]\, inst1|inst10|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux2~1\, inst1|inst10|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux2~0\, inst1|inst10|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux2~2\, inst1|inst10|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst10|Regist[5]\, inst1|inst10|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux3~1\, inst1|inst10|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux3~2\, inst1|inst10|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst10|Regist[4]\, inst1|inst10|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux4~1\, inst1|inst10|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux4~0\, inst1|inst10|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux4~2\, inst1|inst10|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst10|Regist[3]\, inst1|inst10|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux5~1\, inst1|inst10|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux5~0\, inst1|inst10|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst10|Mux5~2\, inst1|inst10|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst10|Regist[2]\, inst1|inst10|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]~313\, inst1|inst16|result[2]~313, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~10\, inst1|inst16|_~10, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~8\, inst1|inst16|_~8, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~9\, inst1|inst16|_~9, MiQro_EVA, 1
instance = comp, \MUX_A~input\, MUX_A~input, MiQro_EVA, 1
instance = comp, \AIN[3]~input\, AIN[3]~input, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux4~0\, inst1|inst6|Mux4~0, MiQro_EVA, 1
instance = comp, \AIN[4]~input\, AIN[4]~input, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux3~0\, inst1|inst6|Mux3~0, MiQro_EVA, 1
instance = comp, \AIN[5]~input\, AIN[5]~input, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux2~0\, inst1|inst6|Mux2~0, MiQro_EVA, 1
instance = comp, \AIN[6]~input\, AIN[6]~input, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux1~0\, inst1|inst6|Mux1~0, MiQro_EVA, 1
instance = comp, \AIN[0]~input\, AIN[0]~input, MiQro_EVA, 1
instance = comp, \inst1|inst15|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst1|inst15|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst6|Add0~29\, inst1|inst6|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux6~1\, inst1|inst6|Mux6~1, MiQro_EVA, 1
instance = comp, \AIN[1]~input\, AIN[1]~input, MiQro_EVA, 1
instance = comp, \inst1|inst15|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst1|inst15|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst6|Add0~25\, inst1|inst6|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux6~0\, inst1|inst6|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux6~2\, inst1|inst6|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[6]~1\, inst1|inst6|Regist[6]~1, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[1]\, inst1|inst6|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux7~0\, inst1|inst6|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux7~1\, inst1|inst6|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[0]\, inst1|inst6|Regist[0], MiQro_EVA, 1
instance = comp, \AIN[7]~input\, AIN[7]~input, MiQro_EVA, 1
instance = comp, \inst1|inst15|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst1|inst15|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux0~0\, inst1|inst6|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst15|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst1|inst15|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst15|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst1|inst15|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst15|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst1|inst15|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst15|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst1|inst15|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \AIN[2]~input\, AIN[2]~input, MiQro_EVA, 1
instance = comp, \inst1|inst15|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst1|inst15|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst6|Add0~21\, inst1|inst6|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst6|Add0~17\, inst1|inst6|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst6|Add0~13\, inst1|inst6|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst6|Add0~9\, inst1|inst6|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst6|Add0~5\, inst1|inst6|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst6|Add0~1\, inst1|inst6|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux0~1\, inst1|inst6|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[7]\, inst1|inst6|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux1~1\, inst1|inst6|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux1~2\, inst1|inst6|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[6]\, inst1|inst6|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux2~1\, inst1|inst6|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux2~2\, inst1|inst6|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[5]\, inst1|inst6|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux3~1\, inst1|inst6|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux3~2\, inst1|inst6|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[4]\, inst1|inst6|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux4~1\, inst1|inst6|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux4~2\, inst1|inst6|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[3]\, inst1|inst6|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux5~1\, inst1|inst6|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux5~0\, inst1|inst6|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst6|Mux5~2\, inst1|inst6|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst6|Regist[2]\, inst1|inst6|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux5~0\, inst1|inst9|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux6~0\, inst1|inst9|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux2~0\, inst1|inst9|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux3~0\, inst1|inst9|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux4~0\, inst1|inst9|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux4~1\, inst1|inst9|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst9|Add0~25\, inst1|inst9|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst9|Add0~21\, inst1|inst9|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst9|Add0~17\, inst1|inst9|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux4~2\, inst1|inst9|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst9|Regist[6]~0\, inst1|inst9|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst9|Regist[3]\, inst1|inst9|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux3~1\, inst1|inst9|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst9|Add0~13\, inst1|inst9|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux3~2\, inst1|inst9|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst9|Regist[4]\, inst1|inst9|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux2~1\, inst1|inst9|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst9|Add0~9\, inst1|inst9|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux2~2\, inst1|inst9|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst9|Regist[5]\, inst1|inst9|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux1~1\, inst1|inst9|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux1~0\, inst1|inst9|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst9|Add0~5\, inst1|inst9|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux1~2\, inst1|inst9|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst9|Regist[6]\, inst1|inst9|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst9|Add0~1\, inst1|inst9|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux0~0\, inst1|inst9|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux0~1\, inst1|inst9|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst9|Regist[7]\, inst1|inst9|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst9|Add0~29\, inst1|inst9|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux7~0\, inst1|inst9|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux7~1\, inst1|inst9|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst9|Regist[0]\, inst1|inst9|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux6~1\, inst1|inst9|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux6~2\, inst1|inst9|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst9|Regist[1]\, inst1|inst9|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux5~1\, inst1|inst9|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst9|Mux5~2\, inst1|inst9|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst9|Regist[2]\, inst1|inst9|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]~312\, inst1|inst16|result[2]~312, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]~317\, inst1|inst16|result[2]~317, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~7\, inst1|inst16|_~7, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux3~0\, inst1|inst19|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst19|Add0~29\, inst1|inst19|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux6~1\, inst1|inst19|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux6~0\, inst1|inst19|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst19|Add0~25\, inst1|inst19|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux6~2\, inst1|inst19|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst19|Regist[6]~0\, inst1|inst19|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst19|Regist[1]\, inst1|inst19|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux7~0\, inst1|inst19|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux7~1\, inst1|inst19|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst19|Regist[0]\, inst1|inst19|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux0~0\, inst1|inst19|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst19|Add0~21\, inst1|inst19|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst19|Add0~17\, inst1|inst19|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst19|Add0~13\, inst1|inst19|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst19|Add0~9\, inst1|inst19|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst19|Add0~5\, inst1|inst19|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst19|Add0~1\, inst1|inst19|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux0~1\, inst1|inst19|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst19|Regist[7]\, inst1|inst19|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux1~1\, inst1|inst19|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux1~0\, inst1|inst19|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux1~2\, inst1|inst19|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst19|Regist[6]\, inst1|inst19|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux2~1\, inst1|inst19|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux2~0\, inst1|inst19|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux2~2\, inst1|inst19|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst19|Regist[5]\, inst1|inst19|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux3~1\, inst1|inst19|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux3~2\, inst1|inst19|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst19|Regist[4]\, inst1|inst19|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux4~1\, inst1|inst19|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux4~0\, inst1|inst19|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux4~2\, inst1|inst19|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst19|Regist[3]\, inst1|inst19|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux5~1\, inst1|inst19|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux5~0\, inst1|inst19|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst19|Mux5~2\, inst1|inst19|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst19|Regist[2]\, inst1|inst19|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]~311\, inst1|inst16|result[2]~311, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~3\, inst1|inst16|_~3, MiQro_EVA, 1
instance = comp, \inst1|inst16|_~1\, inst1|inst16|_~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux6~1\, inst1|inst8|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Add0~9\, inst1|inst8|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst8|Add0~17\, inst1|inst8|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux6~0\, inst1|inst8|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux6~2\, inst1|inst8|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[4]~3\, inst1|inst8|Regist[4]~3, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[1]\, inst1|inst8|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst8|Add0~21\, inst1|inst8|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux4~0\, inst1|inst8|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst8|Add0~25\, inst1|inst8|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst8|Add0~13\, inst1|inst8|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux2~1\, inst1|inst8|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux2~0\, inst1|inst8|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst8|Add0~1\, inst1|inst8|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux2~2\, inst1|inst8|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[5]\, inst1|inst8|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux3~2\, inst1|inst8|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux3~1\, inst1|inst8|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux3~3\, inst1|inst8|Mux3~3, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[4]\, inst1|inst8|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux4~1\, inst1|inst8|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux4~2\, inst1|inst8|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[3]\, inst1|inst8|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux5~1\, inst1|inst8|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux5~0\, inst1|inst8|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux5~2\, inst1|inst8|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[2]\, inst1|inst8|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst16|_~2\, inst1|inst16|_~2, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux6~0\, inst1|inst14|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux1~0\, inst1|inst14|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux3~0\, inst1|inst14|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux3~1\, inst1|inst14|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst14|Add0~17\, inst1|inst14|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst14|Add0~13\, inst1|inst14|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux3~2\, inst1|inst14|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst14|Regist[6]~0\, inst1|inst14|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst14|Regist[4]\, inst1|inst14|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux2~1\, inst1|inst14|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux2~0\, inst1|inst14|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst14|Add0~9\, inst1|inst14|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux2~2\, inst1|inst14|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst14|Regist[5]\, inst1|inst14|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst14|Add0~5\, inst1|inst14|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux1~1\, inst1|inst14|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux1~2\, inst1|inst14|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst14|Regist[6]\, inst1|inst14|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst14|Add0~1\, inst1|inst14|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux0~0\, inst1|inst14|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux0~1\, inst1|inst14|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst14|Regist[7]\, inst1|inst14|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst14|Add0~29\, inst1|inst14|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux7~0\, inst1|inst14|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux7~1\, inst1|inst14|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst14|Regist[0]\, inst1|inst14|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux6~1\, inst1|inst14|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst14|Add0~25\, inst1|inst14|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux6~2\, inst1|inst14|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst14|Regist[1]\, inst1|inst14|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst14|Add0~21\, inst1|inst14|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux4~1\, inst1|inst14|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux4~0\, inst1|inst14|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux4~2\, inst1|inst14|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst14|Regist[3]\, inst1|inst14|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux5~1\, inst1|inst14|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux5~0\, inst1|inst14|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst14|Mux5~2\, inst1|inst14|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst14|Regist[2]\, inst1|inst14|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]~309\, inst1|inst16|result[2]~309, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[2]\, inst1|inst16|result[2], MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux5~0\, inst1|inst18|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst18|Add0~29\, inst1|inst18|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst18|Add0~25\, inst1|inst18|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst18|Add0~21\, inst1|inst18|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux5~2\, inst1|inst18|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst18|Regist[6]~0\, inst1|inst18|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst18|Regist[2]\, inst1|inst18|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux6~1\, inst1|inst18|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux6~0\, inst1|inst18|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux6~2\, inst1|inst18|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst18|Regist[1]\, inst1|inst18|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux7~0\, inst1|inst18|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux7~1\, inst1|inst18|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst18|Regist[0]\, inst1|inst18|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst18|Add0~17\, inst1|inst18|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst18|Add0~13\, inst1|inst18|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst18|Add0~9\, inst1|inst18|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst18|Add0~5\, inst1|inst18|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst18|Add0~1\, inst1|inst18|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux0~0\, inst1|inst18|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux0~1\, inst1|inst18|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst18|Regist[7]\, inst1|inst18|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]~265\, inst1|inst16|result[7]~265, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]~264\, inst1|inst16|result[7]~264, MiQro_EVA, 1
instance = comp, \Fuente7~input\, Fuente7~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]~270\, inst1|inst16|result[7]~270, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]~271\, inst1|inst16|result[7]~271, MiQro_EVA, 1
instance = comp, \Destino7~input\, Destino7~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]~268\, inst1|inst16|result[7]~268, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]~267\, inst1|inst16|result[7]~267, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]~269\, inst1|inst16|result[7]~269, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]~272\, inst1|inst16|result[7]~272, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]~266\, inst1|inst16|result[7]~266, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[7]\, inst1|inst16|result[7], MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux1~0\, inst1|inst4|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux2~0\, inst1|inst4|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux2~1\, inst1|inst4|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux6~0\, inst1|inst4|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux6~1\, inst1|inst4|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst4|Add0~29\, inst1|inst4|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst4|Add0~25\, inst1|inst4|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux6~2\, inst1|inst4|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst4|Regist[1]~0\, inst1|inst4|Regist[1]~0, MiQro_EVA, 1
instance = comp, \inst1|inst4|Regist[1]\, inst1|inst4|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst4|Add0~21\, inst1|inst4|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst4|Add0~17\, inst1|inst4|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst4|Add0~13\, inst1|inst4|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst4|Add0~9\, inst1|inst4|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux2~2\, inst1|inst4|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst4|Regist[5]\, inst1|inst4|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux1~1\, inst1|inst4|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst4|Add0~5\, inst1|inst4|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux1~2\, inst1|inst4|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst4|Regist[6]\, inst1|inst4|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst4|Add0~1\, inst1|inst4|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux0~0\, inst1|inst4|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux0~1\, inst1|inst4|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst4|Regist[7]\, inst1|inst4|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux7~0\, inst1|inst4|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux7~1\, inst1|inst4|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst4|Regist[0]\, inst1|inst4|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux2~0\, inst1|inst3|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux3~0\, inst1|inst3|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst3|Add0~29\, inst1|inst3|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst3|Add0~25\, inst1|inst3|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux6~0\, inst1|inst3|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux6~1\, inst1|inst3|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux6~2\, inst1|inst3|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst3|Regist[1]~0\, inst1|inst3|Regist[1]~0, MiQro_EVA, 1
instance = comp, \inst1|inst3|Regist[1]\, inst1|inst3|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux5~1\, inst1|inst3|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst3|Add0~21\, inst1|inst3|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux5~0\, inst1|inst3|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux5~2\, inst1|inst3|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst3|Regist[2]\, inst1|inst3|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux4~1\, inst1|inst3|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux4~0\, inst1|inst3|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst3|Add0~17\, inst1|inst3|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux4~2\, inst1|inst3|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst3|Regist[3]\, inst1|inst3|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux3~1\, inst1|inst3|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst3|Add0~13\, inst1|inst3|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux3~2\, inst1|inst3|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst3|Regist[4]\, inst1|inst3|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux2~1\, inst1|inst3|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst3|Add0~9\, inst1|inst3|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux2~2\, inst1|inst3|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst3|Regist[5]\, inst1|inst3|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux1~1\, inst1|inst3|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux1~0\, inst1|inst3|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst3|Add0~5\, inst1|inst3|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux1~2\, inst1|inst3|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst3|Regist[6]\, inst1|inst3|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst3|Add0~1\, inst1|inst3|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux0~0\, inst1|inst3|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux0~1\, inst1|inst3|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst3|Regist[7]\, inst1|inst3|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux7~0\, inst1|inst3|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst3|Mux7~1\, inst1|inst3|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst3|Regist[0]\, inst1|inst3|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst24|Add0~34\, inst1|inst24|Add0~34, MiQro_EVA, 1
instance = comp, \inst1|inst24|Add0~29\, inst1|inst24|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux13~0\, inst1|inst24|Mux13~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux9~0\, inst1|inst24|Mux9~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|ALU_Result[0]\, inst1|inst24|ALU_Result[0], MiQro_EVA, 1
instance = comp, \inst1|inst20|Add0~29\, inst1|inst20|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux7~0\, inst1|inst20|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux7~1\, inst1|inst20|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst20|Regist[6]~0\, inst1|inst20|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst20|Regist[0]\, inst1|inst20|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst24|Add0~25\, inst1|inst24|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst24|Add0~21\, inst1|inst24|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst24|Add0~17\, inst1|inst24|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst24|Add0~13\, inst1|inst24|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst24|Add0~9\, inst1|inst24|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst24|Add0~5\, inst1|inst24|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst24|Add0~1\, inst1|inst24|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux16~0\, inst1|inst24|Mux16~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|ALU_Result[7]\, inst1|inst24|ALU_Result[7], MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux0~0\, inst1|inst20|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux15~0\, inst1|inst24|Mux15~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|ALU_Result[6]\, inst1|inst24|ALU_Result[6], MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux14~0\, inst1|inst24|Mux14~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|ALU_Result[5]\, inst1|inst24|ALU_Result[5], MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux13~1\, inst1|inst24|Mux13~1, MiQro_EVA, 1
instance = comp, \inst1|inst24|ALU_Result[4]\, inst1|inst24|ALU_Result[4], MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux3~0\, inst1|inst20|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux12~0\, inst1|inst24|Mux12~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|ALU_Result[3]\, inst1|inst24|ALU_Result[3], MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux4~0\, inst1|inst20|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux4~1\, inst1|inst20|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux10~0\, inst1|inst24|Mux10~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|ALU_Result[1]\, inst1|inst24|ALU_Result[1], MiQro_EVA, 1
instance = comp, \inst1|inst20|Add0~25\, inst1|inst20|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst20|Add0~21\, inst1|inst20|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst20|Add0~17\, inst1|inst20|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux4~2\, inst1|inst20|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst20|Regist[3]\, inst1|inst20|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux3~1\, inst1|inst20|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst20|Add0~13\, inst1|inst20|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux3~2\, inst1|inst20|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst20|Regist[4]\, inst1|inst20|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst20|Add0~9\, inst1|inst20|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst20|Add0~5\, inst1|inst20|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst20|Add0~1\, inst1|inst20|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux0~1\, inst1|inst20|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst20|Regist[7]\, inst1|inst20|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux1~1\, inst1|inst20|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux1~0\, inst1|inst20|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux1~2\, inst1|inst20|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst20|Regist[6]\, inst1|inst20|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux2~1\, inst1|inst20|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux2~0\, inst1|inst20|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux2~2\, inst1|inst20|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst20|Regist[5]\, inst1|inst20|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]~282\, inst1|inst16|result[5]~282, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]~283\, inst1|inst16|result[5]~283, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]~284\, inst1|inst16|result[5]~284, MiQro_EVA, 1
instance = comp, \Fuente5~input\, Fuente5~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]~288\, inst1|inst16|result[5]~288, MiQro_EVA, 1
instance = comp, \Destino5~input\, Destino5~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]~286\, inst1|inst16|result[5]~286, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]~289\, inst1|inst16|result[5]~289, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]~285\, inst1|inst16|result[5]~285, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]~287\, inst1|inst16|result[5]~287, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]~290\, inst1|inst16|result[5]~290, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[5]\, inst1|inst16|result[5], MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux2~0\, inst1|inst18|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux2~2\, inst1|inst18|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst18|Regist[5]\, inst1|inst18|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux1~1\, inst1|inst18|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux1~2\, inst1|inst18|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst18|Regist[6]\, inst1|inst18|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]~274\, inst1|inst16|result[6]~274, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]~275\, inst1|inst16|result[6]~275, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]~273\, inst1|inst16|result[6]~273, MiQro_EVA, 1
instance = comp, \Fuente6~input\, Fuente6~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]~280\, inst1|inst16|result[6]~280, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]~279\, inst1|inst16|result[6]~279, MiQro_EVA, 1
instance = comp, \Destino6~input\, Destino6~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]~277\, inst1|inst16|result[6]~277, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]~276\, inst1|inst16|result[6]~276, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]~278\, inst1|inst16|result[6]~278, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]~281\, inst1|inst16|result[6]~281, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[6]\, inst1|inst16|result[6], MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux1~0\, inst1|inst17|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst17|Add0~25\, inst1|inst17|Add0~25, MiQro_EVA, 1
instance = comp, \inst1|inst17|Add0~21\, inst1|inst17|Add0~21, MiQro_EVA, 1
instance = comp, \inst1|inst17|Add0~17\, inst1|inst17|Add0~17, MiQro_EVA, 1
instance = comp, \inst1|inst17|Add0~13\, inst1|inst17|Add0~13, MiQro_EVA, 1
instance = comp, \inst1|inst17|Add0~9\, inst1|inst17|Add0~9, MiQro_EVA, 1
instance = comp, \inst1|inst17|Add0~5\, inst1|inst17|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux1~2\, inst1|inst17|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst17|Regist[6]~0\, inst1|inst17|Regist[6]~0, MiQro_EVA, 1
instance = comp, \inst1|inst17|Regist[6]\, inst1|inst17|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux2~1\, inst1|inst17|Mux2~1, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux2~0\, inst1|inst17|Mux2~0, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux2~2\, inst1|inst17|Mux2~2, MiQro_EVA, 1
instance = comp, \inst1|inst17|Regist[5]\, inst1|inst17|Regist[5], MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux3~1\, inst1|inst17|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux3~2\, inst1|inst17|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst17|Regist[4]\, inst1|inst17|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux4~1\, inst1|inst17|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux4~2\, inst1|inst17|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst17|Regist[3]\, inst1|inst17|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux5~1\, inst1|inst17|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux5~0\, inst1|inst17|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux5~2\, inst1|inst17|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst17|Regist[2]\, inst1|inst17|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst1|inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux5~0\, inst1|inst1|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux5~1\, inst1|inst1|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst1|Regist[2]\, inst1|inst1|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux6~0\, inst1|inst1|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux6~1\, inst1|inst1|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst1|Regist[1]\, inst1|inst1|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux4~0\, inst1|inst7|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux4~1\, inst1|inst7|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux4~2\, inst1|inst7|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst7|Regist[3]\, inst1|inst7|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]~301\, inst1|inst16|result[3]~301, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]~300\, inst1|inst16|result[3]~300, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]~302\, inst1|inst16|result[3]~302, MiQro_EVA, 1
instance = comp, \Fuente3~input\, Fuente3~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]~306\, inst1|inst16|result[3]~306, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]~307\, inst1|inst16|result[3]~307, MiQro_EVA, 1
instance = comp, \Destino3~input\, Destino3~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]~304\, inst1|inst16|result[3]~304, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]~305\, inst1|inst16|result[3]~305, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]~303\, inst1|inst16|result[3]~303, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]~308\, inst1|inst16|result[3]~308, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[3]\, inst1|inst16|result[3], MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux4~0\, inst1|inst18|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux4~1\, inst1|inst18|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux4~2\, inst1|inst18|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst18|Regist[3]\, inst1|inst18|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux3~1\, inst1|inst18|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst18|Mux3~2\, inst1|inst18|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst18|Regist[4]\, inst1|inst18|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]~292\, inst1|inst16|result[4]~292, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]~291\, inst1|inst16|result[4]~291, MiQro_EVA, 1
instance = comp, \Fuente4~input\, Fuente4~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]~298\, inst1|inst16|result[4]~298, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]~297\, inst1|inst16|result[4]~297, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]~296\, inst1|inst16|result[4]~296, MiQro_EVA, 1
instance = comp, \Destino4~input\, Destino4~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]~295\, inst1|inst16|result[4]~295, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]~294\, inst1|inst16|result[4]~294, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]~299\, inst1|inst16|result[4]~299, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]~293\, inst1|inst16|result[4]~293, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[4]\, inst1|inst16|result[4], MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux3~0\, inst1|inst4|Mux3~0, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux3~1\, inst1|inst4|Mux3~1, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux3~2\, inst1|inst4|Mux3~2, MiQro_EVA, 1
instance = comp, \inst1|inst4|Regist[4]\, inst1|inst4|Regist[4], MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux4~1\, inst1|inst4|Mux4~1, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux4~0\, inst1|inst4|Mux4~0, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux4~2\, inst1|inst4|Mux4~2, MiQro_EVA, 1
instance = comp, \inst1|inst4|Regist[3]\, inst1|inst4|Regist[3], MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux5~1\, inst1|inst4|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux5~0\, inst1|inst4|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst4|Mux5~2\, inst1|inst4|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst4|Regist[2]\, inst1|inst4|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst24|Mux11~0\, inst1|inst24|Mux11~0, MiQro_EVA, 1
instance = comp, \inst1|inst24|ALU_Result[2]\, inst1|inst24|ALU_Result[2], MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux5~0\, inst1|inst20|Mux5~0, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux5~1\, inst1|inst20|Mux5~1, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux5~2\, inst1|inst20|Mux5~2, MiQro_EVA, 1
instance = comp, \inst1|inst20|Regist[2]\, inst1|inst20|Regist[2], MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux6~1\, inst1|inst20|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux6~0\, inst1|inst20|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst20|Mux6~2\, inst1|inst20|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst20|Regist[1]\, inst1|inst20|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]~319\, inst1|inst16|result[1]~319, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]~318\, inst1|inst16|result[1]~318, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]~320\, inst1|inst16|result[1]~320, MiQro_EVA, 1
instance = comp, \Fuente1~input\, Fuente1~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]~325\, inst1|inst16|result[1]~325, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]~324\, inst1|inst16|result[1]~324, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]~323\, inst1|inst16|result[1]~323, MiQro_EVA, 1
instance = comp, \Destino1~input\, Destino1~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]~322\, inst1|inst16|result[1]~322, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]~321\, inst1|inst16|result[1]~321, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]~326\, inst1|inst16|result[1]~326, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[1]\, inst1|inst16|result[1], MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux6~0\, inst1|inst17|Mux6~0, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux6~1\, inst1|inst17|Mux6~1, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux6~2\, inst1|inst17|Mux6~2, MiQro_EVA, 1
instance = comp, \inst1|inst17|Regist[1]\, inst1|inst17|Regist[1], MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux7~0\, inst1|inst17|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux7~1\, inst1|inst17|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst17|Regist[0]\, inst1|inst17|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux0~0\, inst1|inst17|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst17|Add0~1\, inst1|inst17|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst17|Mux0~1\, inst1|inst17|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst17|Regist[7]\, inst1|inst17|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst13|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst1|inst13|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Add0~1\, inst1|inst1|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux0~0\, inst1|inst1|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux0~1\, inst1|inst1|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst1|Regist[7]\, inst1|inst1|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux7~1\, inst1|inst1|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst1|Mux7~0\, inst1|inst1|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst1|Regist[0]\, inst1|inst1|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux1~0\, inst1|inst7|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst23|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst1|inst23|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Add0~5\, inst1|inst7|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux1~1\, inst1|inst7|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux1~2\, inst1|inst7|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst7|Regist[6]\, inst1|inst7|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst23|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst1|inst23|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux0~0\, inst1|inst7|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Add0~1\, inst1|inst7|Add0~1, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux0~1\, inst1|inst7|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst7|Regist[7]\, inst1|inst7|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux7~0\, inst1|inst7|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst7|Mux7~1\, inst1|inst7|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst7|Regist[0]\, inst1|inst7|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]~328\, inst1|inst16|result[0]~328, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]~327\, inst1|inst16|result[0]~327, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]~329\, inst1|inst16|result[0]~329, MiQro_EVA, 1
instance = comp, \Fuente0~input\, Fuente0~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]~333\, inst1|inst16|result[0]~333, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]~334\, inst1|inst16|result[0]~334, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]~330\, inst1|inst16|result[0]~330, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]~332\, inst1|inst16|result[0]~332, MiQro_EVA, 1
instance = comp, \Destino0~input\, Destino0~input, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]~331\, inst1|inst16|result[0]~331, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]~335\, inst1|inst16|result[0]~335, MiQro_EVA, 1
instance = comp, \inst1|inst16|result[0]\, inst1|inst16|result[0], MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux7~0\, inst1|inst8|Mux7~0, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux7~1\, inst1|inst8|Mux7~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[0]\, inst1|inst8|Regist[0], MiQro_EVA, 1
instance = comp, \inst1|inst8|Add0~5\, inst1|inst8|Add0~5, MiQro_EVA, 1
instance = comp, \inst1|inst8|Add0~29\, inst1|inst8|Add0~29, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux0~0\, inst1|inst8|Mux0~0, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux0~1\, inst1|inst8|Mux0~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[7]\, inst1|inst8|Regist[7], MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux1~1\, inst1|inst8|Mux1~1, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux1~0\, inst1|inst8|Mux1~0, MiQro_EVA, 1
instance = comp, \inst1|inst8|Mux1~2\, inst1|inst8|Mux1~2, MiQro_EVA, 1
instance = comp, \inst1|inst8|Regist[6]\, inst1|inst8|Regist[6], MiQro_EVA, 1
instance = comp, \inst1|inst252|ROM~0\, inst1|inst252|ROM~0, MiQro_EVA, 1
instance = comp, \inst1|inst252|ROM~1\, inst1|inst252|ROM~1, MiQro_EVA, 1
instance = comp, \inst1|inst252|data_out[6]~feeder\, inst1|inst252|data_out[6]~feeder, MiQro_EVA, 1
instance = comp, \inst1|inst252|data_out[6]\, inst1|inst252|data_out[6], MiQro_EVA, 1
instance = comp, \inst1|inst252|data_out[5]~feeder\, inst1|inst252|data_out[5]~feeder, MiQro_EVA, 1
instance = comp, \inst1|inst252|data_out[5]\, inst1|inst252|data_out[5], MiQro_EVA, 1
instance = comp, \inst1|inst252|data_out[0]~feeder\, inst1|inst252|data_out[0]~feeder, MiQro_EVA, 1
instance = comp, \inst1|inst252|data_out[0]\, inst1|inst252|data_out[0], MiQro_EVA, 1
instance = comp, \MDR[7]~input\, MDR[7]~input, MiQro_EVA, 1
instance = comp, \MDR[6]~input\, MDR[6]~input, MiQro_EVA, 1
instance = comp, \MDR[5]~input\, MDR[5]~input, MiQro_EVA, 1
instance = comp, \MDR[4]~input\, MDR[4]~input, MiQro_EVA, 1
instance = comp, \MDR[3]~input\, MDR[3]~input, MiQro_EVA, 1
instance = comp, \MDR[2]~input\, MDR[2]~input, MiQro_EVA, 1
instance = comp, \MDR[1]~input\, MDR[1]~input, MiQro_EVA, 1
instance = comp, \MDR[0]~input\, MDR[0]~input, MiQro_EVA, 1
instance = comp, \Cache[15]~input\, Cache[15]~input, MiQro_EVA, 1
instance = comp, \Cache[14]~input\, Cache[14]~input, MiQro_EVA, 1
instance = comp, \Cache[13]~input\, Cache[13]~input, MiQro_EVA, 1
instance = comp, \Cache[12]~input\, Cache[12]~input, MiQro_EVA, 1
instance = comp, \Cache[11]~input\, Cache[11]~input, MiQro_EVA, 1
instance = comp, \Cache[10]~input\, Cache[10]~input, MiQro_EVA, 1
instance = comp, \Cache[9]~input\, Cache[9]~input, MiQro_EVA, 1
instance = comp, \Cache[8]~input\, Cache[8]~input, MiQro_EVA, 1
instance = comp, \Cache[7]~input\, Cache[7]~input, MiQro_EVA, 1
instance = comp, \Cache[6]~input\, Cache[6]~input, MiQro_EVA, 1
instance = comp, \Cache[5]~input\, Cache[5]~input, MiQro_EVA, 1
instance = comp, \Cache[4]~input\, Cache[4]~input, MiQro_EVA, 1
instance = comp, \Cache[3]~input\, Cache[3]~input, MiQro_EVA, 1
instance = comp, \Cache[2]~input\, Cache[2]~input, MiQro_EVA, 1
instance = comp, \Cache[1]~input\, Cache[1]~input, MiQro_EVA, 1
instance = comp, \Cache[0]~input\, Cache[0]~input, MiQro_EVA, 1
instance = comp, \Flags[15]~input\, Flags[15]~input, MiQro_EVA, 1
instance = comp, \Flags[14]~input\, Flags[14]~input, MiQro_EVA, 1
instance = comp, \Flags[13]~input\, Flags[13]~input, MiQro_EVA, 1
instance = comp, \Flags[12]~input\, Flags[12]~input, MiQro_EVA, 1
instance = comp, \Flags[11]~input\, Flags[11]~input, MiQro_EVA, 1
instance = comp, \Flags[10]~input\, Flags[10]~input, MiQro_EVA, 1
instance = comp, \Flags[9]~input\, Flags[9]~input, MiQro_EVA, 1
instance = comp, \Flags[8]~input\, Flags[8]~input, MiQro_EVA, 1
instance = comp, \Flags[7]~input\, Flags[7]~input, MiQro_EVA, 1
instance = comp, \Flags[6]~input\, Flags[6]~input, MiQro_EVA, 1
instance = comp, \Flags[5]~input\, Flags[5]~input, MiQro_EVA, 1
instance = comp, \Flags[4]~input\, Flags[4]~input, MiQro_EVA, 1
instance = comp, \Flags[3]~input\, Flags[3]~input, MiQro_EVA, 1
instance = comp, \Flags[2]~input\, Flags[2]~input, MiQro_EVA, 1
instance = comp, \Flags[1]~input\, Flags[1]~input, MiQro_EVA, 1
instance = comp, \Flags[0]~input\, Flags[0]~input, MiQro_EVA, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, MiQro_EVA, 1
