

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Wed Nov 20 14:28:07 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.027 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      7|        -|        -|     -|
|Expression           |        -|      -|        0|      452|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     10|        0|      110|     -|
|Memory               |       10|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      659|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       10|     17|      659|      722|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_22s_22s_38_1_1_U22  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U23  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U24  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U25  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U26  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  10|  0| 110|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_15ns_22s_37_1_1_U27  |mul_mul_15ns_22s_37_1_1  |  i0 * i1  |
    |mul_mul_15ns_22s_37_1_1_U28  |mul_mul_15ns_22s_37_1_1  |  i0 * i1  |
    |mul_mul_22s_11s_26_1_1_U29   |mul_mul_22s_11s_26_1_1   |  i0 * i1  |
    |mul_mul_22s_11s_26_1_1_U30   |mul_mul_22s_11s_26_1_1   |  i0 * i1  |
    |mul_mul_22s_11s_26_1_1_U31   |mul_mul_22s_11s_26_1_1   |  i0 * i1  |
    |mul_mul_22s_11s_26_1_1_U32   |mul_mul_22s_11s_26_1_1   |  i0 * i1  |
    |mul_mul_22s_11s_26_1_1_U33   |mul_mul_22s_11s_26_1_1   |  i0 * i1  |
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +--------------------+---------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory       |                                      Module                                     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+---------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |invert_sqr_table_U  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_invert_sqr_table  |       10|  0|   0|    0|  16384|   11|     1|       180224|
    +--------------------+---------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total               |                                                                                 |       10|  0|   0|    0|  16384|   11|     1|       180224|
    +--------------------+---------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln695_fu_393_p2          |     +    |   0|  0|  27|           1|          20|
    |add_ln703_1_fu_167_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_2_fu_173_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_3_fu_179_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_4_fu_338_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_5_fu_326_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_6_fu_332_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_7_fu_342_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_fu_161_p2          |     +    |   0|  0|  22|          22|          22|
    |sub_ln703_1_fu_226_p2        |     -    |   0|  0|  29|          22|          22|
    |sub_ln703_2_fu_251_p2        |     -    |   0|  0|  29|          22|          22|
    |sub_ln703_3_fu_276_p2        |     -    |   0|  0|  29|          22|          22|
    |sub_ln703_4_fu_301_p2        |     -    |   0|  0|  29|          22|          22|
    |sub_ln703_fu_201_p2          |     -    |   0|  0|  29|          22|          22|
    |ap_block_pp0_stage0_11001    |    and   |   0|  0|   2|           1|           1|
    |icmp_ln143_fu_444_p2         |   icmp   |   0|  0|  11|           6|           1|
    |icmp_ln851_fu_377_p2         |   icmp   |   0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_subdone  |    or    |   0|  0|   2|           1|           1|
    |index_1_fu_422_p3            |  select  |   0|  0|  20|           1|           1|
    |index_2_fu_450_p3            |  select  |   0|  0|  14|           1|           2|
    |index_fu_406_p3              |  select  |   0|  0|  20|           1|          20|
    |select_ln850_fu_399_p3       |  select  |   0|  0|  20|           1|          20|
    |ap_enable_pp0                |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 452|         316|         355|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln703_6_reg_672      |  22|   0|   22|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln851_reg_687       |   1|   0|    1|          0|
    |mean_V_reg_632           |  21|   0|   21|          0|
    |r_V_1_reg_677            |  37|   0|   37|          0|
    |shl_ln728_1_reg_612      |  16|   0|   22|          6|
    |shl_ln728_2_reg_617      |  16|   0|   22|          6|
    |shl_ln728_3_reg_622      |  16|   0|   22|          6|
    |shl_ln728_4_reg_627      |  16|   0|   22|          6|
    |shl_ln_reg_607           |  16|   0|   22|          6|
    |sub_ln703_1_reg_647      |  22|   0|   22|          0|
    |sub_ln703_2_reg_657      |  22|   0|   22|          0|
    |sub_ln703_3_reg_662      |  22|   0|   22|          0|
    |sub_ln703_4_reg_667      |  22|   0|   22|          0|
    |sub_ln703_reg_637        |  22|   0|   22|          0|
    |tmp_reg_682              |  19|   0|   19|          0|
    |trunc_ln708_1_reg_652    |  22|   0|   22|          0|
    |trunc_ln_reg_642         |  22|   0|   22|          0|
    |sub_ln703_1_reg_647      |  64|  32|   22|          0|
    |sub_ln703_2_reg_657      |  64|  32|   22|          0|
    |sub_ln703_3_reg_662      |  64|  32|   22|          0|
    |sub_ln703_4_reg_667      |  64|  32|   22|          0|
    |sub_ln703_reg_637        |  64|  32|   22|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 659| 160|  479|         30|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_done      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_0  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_1  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_2  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_3  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_4  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|p_read       |  in |   16|   ap_none  |                                   p_read                                  |    scalar    |
|p_read1      |  in |   16|   ap_none  |                                  p_read1                                  |    scalar    |
|p_read2      |  in |   16|   ap_none  |                                  p_read2                                  |    scalar    |
|p_read3      |  in |   16|   ap_none  |                                  p_read3                                  |    scalar    |
|p_read4      |  in |   16|   ap_none  |                                  p_read4                                  |    scalar    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.92>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 6 'read' 'p_read49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 7 'read' 'p_read38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 8 'read' 'p_read27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 9 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 10 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_21, i6"   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read16, i6"   --->   Operation 12 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read27, i6"   --->   Operation 13 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read38, i6"   --->   Operation 14 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read49, i6"   --->   Operation 15 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i22 %shl_ln728_1, i22 %shl_ln"   --->   Operation 16 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i22 %shl_ln728_3, i22 %shl_ln728_4"   --->   Operation 17 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 18 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i22 %add_ln703_1, i22 %shl_ln728_2"   --->   Operation 18 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 19 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i22 %add_ln703_2, i22 %add_ln703"   --->   Operation 19 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %add_ln703_3"   --->   Operation 20 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i37, i37 %sext_ln1118"   --->   Operation 21 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %r_V, i32, i32"   --->   Operation 22 'partselect' 'mean_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i21 %mean_V"   --->   Operation 23 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.82ns)   --->   "%sub_ln703 = sub i22 %shl_ln, i22 %sext_ln708"   --->   Operation 24 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i22 %sub_ln703"   --->   Operation 25 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.51ns)   --->   "%mul_ln708 = mul i38 %sext_ln1118_1, i38 %sext_ln1118_1"   --->   Operation 26 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708, i32, i32"   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.82ns)   --->   "%sub_ln703_1 = sub i22 %shl_ln728_1, i22 %sext_ln708"   --->   Operation 28 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %sub_ln703_1"   --->   Operation 29 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.51ns)   --->   "%mul_ln708_1 = mul i38 %sext_ln1118_2, i38 %sext_ln1118_2"   --->   Operation 30 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_1, i32, i32"   --->   Operation 31 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.82ns)   --->   "%sub_ln703_2 = sub i22 %shl_ln728_2, i22 %sext_ln708"   --->   Operation 32 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i22 %sub_ln703_2"   --->   Operation 33 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.51ns)   --->   "%mul_ln708_2 = mul i38 %sext_ln1118_3, i38 %sext_ln1118_3"   --->   Operation 34 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_2, i32, i32"   --->   Operation 35 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.82ns)   --->   "%sub_ln703_3 = sub i22 %shl_ln728_3, i22 %sext_ln708"   --->   Operation 36 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %sub_ln703_3"   --->   Operation 37 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.51ns)   --->   "%mul_ln708_3 = mul i38 %sext_ln1118_4, i38 %sext_ln1118_4"   --->   Operation 38 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_3, i32, i32"   --->   Operation 39 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%sub_ln703_4 = sub i22 %shl_ln728_4, i22 %sext_ln708"   --->   Operation 40 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i22 %sub_ln703_4"   --->   Operation 41 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.51ns)   --->   "%mul_ln708_4 = mul i38 %sext_ln1118_5, i38 %sext_ln1118_5"   --->   Operation 42 'mul' 'mul_ln708_4' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_4, i32, i32"   --->   Operation 43 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i22 %trunc_ln708_3, i22 %trunc_ln708_4"   --->   Operation 44 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 45 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_6 = add i22 %add_ln703_5, i22 %trunc_ln708_2"   --->   Operation 45 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i22 %trunc_ln708_1, i22 %trunc_ln"   --->   Operation 46 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 47 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i22 %add_ln703_6, i22 %add_ln703_4"   --->   Operation 47 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i22 %add_ln703_7"   --->   Operation 48 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i37, i37 %sext_ln1118_6"   --->   Operation 49 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i37.i32.i32, i37 %r_V_1, i32, i32"   --->   Operation 50 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i37.i32.i32, i37 %r_V_1, i32, i32"   --->   Operation 51 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i2.i14, i2 %tmp_1, i14"   --->   Operation 52 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "%icmp_ln851 = icmp_ne  i16 %p_Result_2, i16"   --->   Operation 53 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln850 = sext i19 %tmp"   --->   Operation 54 'sext' 'sext_ln850' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %r_V_1, i32"   --->   Operation 55 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.80ns)   --->   "%add_ln695 = add i20, i20 %sext_ln850"   --->   Operation 56 'add' 'add_ln695' <Predicate = (icmp_ln851)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln850 = select i1 %icmp_ln851, i20 %add_ln695, i20 %sext_ln850"   --->   Operation 57 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.34ns) (out node of the LUT)   --->   "%index = select i1 %tmp_2, i20 %select_ln850, i20 %sext_ln850"   --->   Operation 58 'select' 'index' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %index, i32" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 59 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.34ns)   --->   "%index_1 = select i1 %tmp_3, i20, i20 %index" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 60 'select' 'index_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i20 %index_1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 61 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i20.i32.i32, i20 %index_1, i32, i32" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 62 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.61ns)   --->   "%icmp_ln143 = icmp_ne  i6 %tmp_4, i6" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 63 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.34ns)   --->   "%index_2 = select i1 %icmp_ln143, i14, i14 %trunc_ln140" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 64 'select' 'index_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i14 %index_2" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 65 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i11 %invert_sqr_table, i64, i64 %zext_ln144" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 66 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.15ns)   --->   "%deno_inver_V = load i14 %invert_sqr_table_addr"   --->   Operation 67 'load' 'deno_inver_V' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16384> <ROM>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (1.15ns)   --->   "%deno_inver_V = load i14 %invert_sqr_table_addr"   --->   Operation 69 'load' 'deno_inver_V' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16384> <ROM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i22 %sub_ln703"   --->   Operation 70 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %deno_inver_V"   --->   Operation 71 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_5 = mul i26 %sext_ln1118_7, i26 %sext_ln1118_8"   --->   Operation 72 'mul' 'mul_ln708_5' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_5, i32, i32"   --->   Operation 73 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i22 %sub_ln703_1"   --->   Operation 74 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_6 = mul i26 %sext_ln1118_9, i26 %sext_ln1118_8"   --->   Operation 75 'mul' 'mul_ln708_6' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_6, i32, i32"   --->   Operation 76 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i22 %sub_ln703_2"   --->   Operation 77 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_7 = mul i26 %sext_ln1118_10, i26 %sext_ln1118_8"   --->   Operation 78 'mul' 'mul_ln708_7' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_7, i32, i32"   --->   Operation 79 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %sub_ln703_3"   --->   Operation 80 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_8 = mul i26 %sext_ln1118_11, i26 %sext_ln1118_8"   --->   Operation 81 'mul' 'mul_ln708_8' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_8, i32, i32"   --->   Operation 82 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i22 %sub_ln703_4"   --->   Operation 83 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_9 = mul i26 %sext_ln1118_12, i26 %sext_ln1118_8"   --->   Operation 84 'mul' 'mul_ln708_9' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_9, i32, i32"   --->   Operation 85 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80, i16 %trunc_ln708_6" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 86 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln708_7" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 87 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln708_8" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 88 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln708_9" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 89 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln708_s" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 90 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 91 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invert_sqr_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read49              (read          ) [ 000000]
p_read38              (read          ) [ 000000]
p_read27              (read          ) [ 000000]
p_read16              (read          ) [ 000000]
p_read_21             (read          ) [ 000000]
shl_ln                (bitconcatenate) [ 011000]
shl_ln728_1           (bitconcatenate) [ 011000]
shl_ln728_2           (bitconcatenate) [ 011000]
shl_ln728_3           (bitconcatenate) [ 011000]
shl_ln728_4           (bitconcatenate) [ 011000]
add_ln703             (add           ) [ 000000]
add_ln703_1           (add           ) [ 000000]
add_ln703_2           (add           ) [ 000000]
add_ln703_3           (add           ) [ 000000]
sext_ln1118           (sext          ) [ 000000]
r_V                   (mul           ) [ 000000]
mean_V                (partselect    ) [ 011000]
sext_ln708            (sext          ) [ 000000]
sub_ln703             (sub           ) [ 010111]
sext_ln1118_1         (sext          ) [ 000000]
mul_ln708             (mul           ) [ 000000]
trunc_ln              (partselect    ) [ 010100]
sub_ln703_1           (sub           ) [ 010111]
sext_ln1118_2         (sext          ) [ 000000]
mul_ln708_1           (mul           ) [ 000000]
trunc_ln708_1         (partselect    ) [ 010100]
sub_ln703_2           (sub           ) [ 010111]
sext_ln1118_3         (sext          ) [ 000000]
mul_ln708_2           (mul           ) [ 000000]
trunc_ln708_2         (partselect    ) [ 000000]
sub_ln703_3           (sub           ) [ 010111]
sext_ln1118_4         (sext          ) [ 000000]
mul_ln708_3           (mul           ) [ 000000]
trunc_ln708_3         (partselect    ) [ 000000]
sub_ln703_4           (sub           ) [ 010111]
sext_ln1118_5         (sext          ) [ 000000]
mul_ln708_4           (mul           ) [ 000000]
trunc_ln708_4         (partselect    ) [ 000000]
add_ln703_5           (add           ) [ 000000]
add_ln703_6           (add           ) [ 010100]
add_ln703_4           (add           ) [ 000000]
add_ln703_7           (add           ) [ 000000]
sext_ln1118_6         (sext          ) [ 000000]
r_V_1                 (mul           ) [ 010010]
tmp                   (partselect    ) [ 010010]
tmp_1                 (partselect    ) [ 000000]
p_Result_2            (bitconcatenate) [ 000000]
icmp_ln851            (icmp          ) [ 010010]
sext_ln850            (sext          ) [ 000000]
tmp_2                 (bitselect     ) [ 000000]
add_ln695             (add           ) [ 000000]
select_ln850          (select        ) [ 000000]
index                 (select        ) [ 000000]
tmp_3                 (bitselect     ) [ 000000]
index_1               (select        ) [ 000000]
trunc_ln140           (trunc         ) [ 000000]
tmp_4                 (partselect    ) [ 000000]
icmp_ln143            (icmp          ) [ 000000]
index_2               (select        ) [ 000000]
zext_ln144            (zext          ) [ 000000]
invert_sqr_table_addr (getelementptr ) [ 010001]
specpipeline_ln0      (specpipeline  ) [ 000000]
deno_inver_V          (load          ) [ 000000]
sext_ln1118_7         (sext          ) [ 000000]
sext_ln1118_8         (sext          ) [ 000000]
mul_ln708_5           (mul           ) [ 000000]
trunc_ln708_6         (partselect    ) [ 000000]
sext_ln1118_9         (sext          ) [ 000000]
mul_ln708_6           (mul           ) [ 000000]
trunc_ln708_7         (partselect    ) [ 000000]
sext_ln1118_10        (sext          ) [ 000000]
mul_ln708_7           (mul           ) [ 000000]
trunc_ln708_8         (partselect    ) [ 000000]
sext_ln1118_11        (sext          ) [ 000000]
mul_ln708_8           (mul           ) [ 000000]
trunc_ln708_9         (partselect    ) [ 000000]
sext_ln1118_12        (sext          ) [ 000000]
mul_ln708_9           (mul           ) [ 000000]
trunc_ln708_s         (partselect    ) [ 000000]
mrv                   (insertvalue   ) [ 000000]
mrv_1                 (insertvalue   ) [ 000000]
mrv_2                 (insertvalue   ) [ 000000]
mrv_3                 (insertvalue   ) [ 000000]
mrv_4                 (insertvalue   ) [ 000000]
ret_ln151             (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_sqr_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_sqr_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i2.i14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i37.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_read49_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read49/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read38_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read38/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read27_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read27/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read16_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_21_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="invert_sqr_table_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="14" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_sqr_table_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deno_inver_V/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="shl_ln_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="22" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="shl_ln728_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="22" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shl_ln728_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="22" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shl_ln728_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shl_ln728_4_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="22" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_4/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln703_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="22" slack="0"/>
<pin id="163" dir="0" index="1" bw="22" slack="0"/>
<pin id="164" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln703_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="22" slack="0"/>
<pin id="169" dir="0" index="1" bw="22" slack="0"/>
<pin id="170" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln703_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="22" slack="0"/>
<pin id="175" dir="0" index="1" bw="22" slack="0"/>
<pin id="176" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln703_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="22" slack="0"/>
<pin id="181" dir="0" index="1" bw="22" slack="0"/>
<pin id="182" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln1118_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="22" slack="0"/>
<pin id="187" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="mean_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="21" slack="0"/>
<pin id="191" dir="0" index="1" bw="37" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="0" index="3" bw="7" slack="0"/>
<pin id="194" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mean_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln708_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="21" slack="1"/>
<pin id="200" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sub_ln703_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="22" slack="1"/>
<pin id="203" dir="0" index="1" bw="21" slack="0"/>
<pin id="204" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln1118_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="22" slack="0"/>
<pin id="208" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mul_ln708_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="0"/>
<pin id="212" dir="0" index="1" bw="22" slack="0"/>
<pin id="213" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="22" slack="0"/>
<pin id="218" dir="0" index="1" bw="38" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sub_ln703_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="22" slack="1"/>
<pin id="228" dir="0" index="1" bw="21" slack="0"/>
<pin id="229" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln1118_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="22" slack="0"/>
<pin id="233" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="mul_ln708_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="22" slack="0"/>
<pin id="237" dir="0" index="1" bw="22" slack="0"/>
<pin id="238" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln708_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="22" slack="0"/>
<pin id="243" dir="0" index="1" bw="38" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="0" index="3" bw="7" slack="0"/>
<pin id="246" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sub_ln703_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="22" slack="1"/>
<pin id="253" dir="0" index="1" bw="21" slack="0"/>
<pin id="254" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln1118_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln708_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="22" slack="0"/>
<pin id="262" dir="0" index="1" bw="22" slack="0"/>
<pin id="263" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln708_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="22" slack="0"/>
<pin id="268" dir="0" index="1" bw="38" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln703_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="22" slack="1"/>
<pin id="278" dir="0" index="1" bw="21" slack="0"/>
<pin id="279" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln1118_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="22" slack="0"/>
<pin id="283" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="mul_ln708_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="22" slack="0"/>
<pin id="287" dir="0" index="1" bw="22" slack="0"/>
<pin id="288" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_3/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln708_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="22" slack="0"/>
<pin id="293" dir="0" index="1" bw="38" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="0"/>
<pin id="296" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sub_ln703_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="22" slack="1"/>
<pin id="303" dir="0" index="1" bw="21" slack="0"/>
<pin id="304" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_4/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln1118_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="22" slack="0"/>
<pin id="308" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="mul_ln708_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="22" slack="0"/>
<pin id="312" dir="0" index="1" bw="22" slack="0"/>
<pin id="313" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_4/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln708_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="22" slack="0"/>
<pin id="318" dir="0" index="1" bw="38" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln703_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="22" slack="0"/>
<pin id="328" dir="0" index="1" bw="22" slack="0"/>
<pin id="329" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln703_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="22" slack="0"/>
<pin id="334" dir="0" index="1" bw="22" slack="0"/>
<pin id="335" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln703_4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="22" slack="1"/>
<pin id="340" dir="0" index="1" bw="22" slack="1"/>
<pin id="341" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln703_7_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="22" slack="1"/>
<pin id="344" dir="0" index="1" bw="22" slack="0"/>
<pin id="345" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln1118_6_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="22" slack="0"/>
<pin id="349" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="19" slack="0"/>
<pin id="353" dir="0" index="1" bw="37" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="37" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="0"/>
<pin id="365" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln851_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln850_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="19" slack="1"/>
<pin id="385" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln850/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="37" slack="1"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln695_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="19" slack="0"/>
<pin id="396" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln850_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="20" slack="0"/>
<pin id="402" dir="0" index="2" bw="20" slack="0"/>
<pin id="403" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="index_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="20" slack="0"/>
<pin id="409" dir="0" index="2" bw="20" slack="0"/>
<pin id="410" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="20" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="index_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="20" slack="0"/>
<pin id="425" dir="0" index="2" bw="20" slack="0"/>
<pin id="426" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln140_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="20" slack="0"/>
<pin id="432" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="0" index="1" bw="20" slack="0"/>
<pin id="437" dir="0" index="2" bw="5" slack="0"/>
<pin id="438" dir="0" index="3" bw="6" slack="0"/>
<pin id="439" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln143_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="index_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="14" slack="0"/>
<pin id="453" dir="0" index="2" bw="14" slack="0"/>
<pin id="454" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_2/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln144_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln1118_7_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="22" slack="3"/>
<pin id="465" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln1118_8_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="0"/>
<pin id="468" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln708_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="26" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln1118_9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="22" slack="3"/>
<pin id="481" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln708_7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="26" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="0" index="3" bw="6" slack="0"/>
<pin id="487" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln1118_10_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="22" slack="3"/>
<pin id="493" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln708_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="26" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln1118_11_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="22" slack="3"/>
<pin id="505" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln708_9_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="26" slack="0"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln1118_12_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="22" slack="3"/>
<pin id="517" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln708_s_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="26" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="0" index="3" bw="6" slack="0"/>
<pin id="523" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="mrv_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="80" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="0"/>
<pin id="530" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="mrv_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="80" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="mrv_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="80" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="mrv_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="80" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="mrv_4_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="80" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="557" class="1007" name="r_V_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="37" slack="0"/>
<pin id="559" dir="0" index="1" bw="22" slack="0"/>
<pin id="560" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="564" class="1007" name="r_V_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="37" slack="0"/>
<pin id="566" dir="0" index="1" bw="22" slack="0"/>
<pin id="567" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="572" class="1007" name="mul_ln708_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="22" slack="0"/>
<pin id="574" dir="0" index="1" bw="11" slack="0"/>
<pin id="575" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_5/5 "/>
</bind>
</comp>

<comp id="579" class="1007" name="mul_ln708_6_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="22" slack="0"/>
<pin id="581" dir="0" index="1" bw="11" slack="0"/>
<pin id="582" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_6/5 "/>
</bind>
</comp>

<comp id="586" class="1007" name="mul_ln708_7_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="22" slack="0"/>
<pin id="588" dir="0" index="1" bw="11" slack="0"/>
<pin id="589" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_7/5 "/>
</bind>
</comp>

<comp id="593" class="1007" name="mul_ln708_8_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="22" slack="0"/>
<pin id="595" dir="0" index="1" bw="11" slack="0"/>
<pin id="596" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_8/5 "/>
</bind>
</comp>

<comp id="600" class="1007" name="mul_ln708_9_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="22" slack="0"/>
<pin id="602" dir="0" index="1" bw="11" slack="0"/>
<pin id="603" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_9/5 "/>
</bind>
</comp>

<comp id="607" class="1005" name="shl_ln_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="22" slack="1"/>
<pin id="609" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="612" class="1005" name="shl_ln728_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="22" slack="1"/>
<pin id="614" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="shl_ln728_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="22" slack="1"/>
<pin id="619" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="shl_ln728_3_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="22" slack="1"/>
<pin id="624" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_3 "/>
</bind>
</comp>

<comp id="627" class="1005" name="shl_ln728_4_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="22" slack="1"/>
<pin id="629" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_4 "/>
</bind>
</comp>

<comp id="632" class="1005" name="mean_V_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="21" slack="1"/>
<pin id="634" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mean_V "/>
</bind>
</comp>

<comp id="637" class="1005" name="sub_ln703_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="22" slack="3"/>
<pin id="639" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703 "/>
</bind>
</comp>

<comp id="642" class="1005" name="trunc_ln_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="22" slack="1"/>
<pin id="644" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="647" class="1005" name="sub_ln703_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="22" slack="3"/>
<pin id="649" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="trunc_ln708_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="22" slack="1"/>
<pin id="654" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="sub_ln703_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="22" slack="3"/>
<pin id="659" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_2 "/>
</bind>
</comp>

<comp id="662" class="1005" name="sub_ln703_3_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="22" slack="3"/>
<pin id="664" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="sub_ln703_4_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="22" slack="3"/>
<pin id="669" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_4 "/>
</bind>
</comp>

<comp id="672" class="1005" name="add_ln703_6_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="22" slack="1"/>
<pin id="674" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_6 "/>
</bind>
</comp>

<comp id="677" class="1005" name="r_V_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="37" slack="1"/>
<pin id="679" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="19" slack="1"/>
<pin id="684" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="687" class="1005" name="icmp_ln851_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln851 "/>
</bind>
</comp>

<comp id="692" class="1005" name="invert_sqr_table_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="14" slack="1"/>
<pin id="694" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="invert_sqr_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="102" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="96" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="90" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="84" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="78" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="129" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="121" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="145" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="153" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="137" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="161" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="198" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="255"><net_src comp="198" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="198" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="198" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="330"><net_src comp="291" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="316" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="266" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="30" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="366"><net_src comp="34" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="22" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="360" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="391"><net_src comp="44" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="24" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="383" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="383" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="386" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="399" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="383" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="48" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="406" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="406" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="54" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="422" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="448"><net_src comp="434" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="16" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="430" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="469"><net_src comp="115" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="70" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="478"><net_src comp="74" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="72" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="502"><net_src comp="74" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="512"><net_src comp="70" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="524"><net_src comp="70" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="526"><net_src comp="74" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="531"><net_src comp="76" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="470" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="482" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="494" pin="4"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="506" pin="4"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="518" pin="4"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="18" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="185" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="557" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="568"><net_src comp="18" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="347" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="564" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="571"><net_src comp="564" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="576"><net_src comp="463" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="466" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="572" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="583"><net_src comp="479" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="466" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="579" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="590"><net_src comp="491" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="466" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="586" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="597"><net_src comp="503" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="466" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="599"><net_src comp="593" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="604"><net_src comp="515" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="466" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="610"><net_src comp="121" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="615"><net_src comp="129" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="620"><net_src comp="137" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="625"><net_src comp="145" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="630"><net_src comp="153" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="635"><net_src comp="189" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="640"><net_src comp="201" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="645"><net_src comp="216" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="650"><net_src comp="226" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="655"><net_src comp="241" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="660"><net_src comp="251" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="665"><net_src comp="276" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="670"><net_src comp="301" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="675"><net_src comp="332" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="680"><net_src comp="564" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="685"><net_src comp="351" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="690"><net_src comp="377" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="695"><net_src comp="108" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: invert_sqr_table | {}
 - Input state : 
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read1 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read2 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read3 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read4 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : invert_sqr_table | {4 5 }
  - Chain level:
	State 1
		add_ln703 : 1
		add_ln703_1 : 1
		add_ln703_2 : 2
		add_ln703_3 : 3
		sext_ln1118 : 4
		r_V : 5
		mean_V : 6
	State 2
		sub_ln703 : 1
		sext_ln1118_1 : 2
		mul_ln708 : 3
		trunc_ln : 4
		sub_ln703_1 : 1
		sext_ln1118_2 : 2
		mul_ln708_1 : 3
		trunc_ln708_1 : 4
		sub_ln703_2 : 1
		sext_ln1118_3 : 2
		mul_ln708_2 : 3
		trunc_ln708_2 : 4
		sub_ln703_3 : 1
		sext_ln1118_4 : 2
		mul_ln708_3 : 3
		trunc_ln708_3 : 4
		sub_ln703_4 : 1
		sext_ln1118_5 : 2
		mul_ln708_4 : 3
		trunc_ln708_4 : 4
		add_ln703_5 : 5
		add_ln703_6 : 6
	State 3
		add_ln703_7 : 1
		sext_ln1118_6 : 2
		r_V_1 : 3
		tmp : 4
		tmp_1 : 4
		p_Result_2 : 5
		icmp_ln851 : 6
	State 4
		add_ln695 : 1
		select_ln850 : 2
		index : 3
		tmp_3 : 4
		index_1 : 5
		trunc_ln140 : 6
		tmp_4 : 6
		icmp_ln143 : 7
		index_2 : 8
		zext_ln144 : 9
		invert_sqr_table_addr : 10
		deno_inver_V : 11
	State 5
		sext_ln1118_8 : 1
		mul_ln708_5 : 2
		trunc_ln708_6 : 3
		mul_ln708_6 : 2
		trunc_ln708_7 : 3
		mul_ln708_7 : 2
		trunc_ln708_8 : 3
		mul_ln708_8 : 2
		trunc_ln708_9 : 3
		mul_ln708_9 : 2
		trunc_ln708_s : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		ret_ln151 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln703_fu_161   |    0    |    0    |    22   |
|          |   add_ln703_1_fu_167  |    0    |    0    |    22   |
|          |   add_ln703_2_fu_173  |    0    |    0    |    22   |
|          |   add_ln703_3_fu_179  |    0    |    0    |    22   |
|    add   |   add_ln703_5_fu_326  |    0    |    0    |    22   |
|          |   add_ln703_6_fu_332  |    0    |    0    |    22   |
|          |   add_ln703_4_fu_338  |    0    |    0    |    22   |
|          |   add_ln703_7_fu_342  |    0    |    0    |    22   |
|          |    add_ln695_fu_393   |    0    |    0    |    26   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln703_fu_201   |    0    |    0    |    29   |
|          |   sub_ln703_1_fu_226  |    0    |    0    |    29   |
|    sub   |   sub_ln703_2_fu_251  |    0    |    0    |    29   |
|          |   sub_ln703_3_fu_276  |    0    |    0    |    29   |
|          |   sub_ln703_4_fu_301  |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |    mul_ln708_fu_210   |    2    |    0    |    22   |
|          |   mul_ln708_1_fu_235  |    2    |    0    |    22   |
|          |   mul_ln708_2_fu_260  |    2    |    0    |    22   |
|          |   mul_ln708_3_fu_285  |    2    |    0    |    22   |
|          |   mul_ln708_4_fu_310  |    2    |    0    |    22   |
|    mul   |       r_V_fu_557      |    1    |    0    |    0    |
|          |      r_V_1_fu_564     |    1    |    0    |    0    |
|          |   mul_ln708_5_fu_572  |    1    |    0    |    0    |
|          |   mul_ln708_6_fu_579  |    1    |    0    |    0    |
|          |   mul_ln708_7_fu_586  |    1    |    0    |    0    |
|          |   mul_ln708_8_fu_593  |    1    |    0    |    0    |
|          |   mul_ln708_9_fu_600  |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln850_fu_399  |    0    |    0    |    20   |
|  select  |      index_fu_406     |    0    |    0    |    20   |
|          |     index_1_fu_422    |    0    |    0    |    20   |
|          |     index_2_fu_450    |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln851_fu_377   |    0    |    0    |    13   |
|          |   icmp_ln143_fu_444   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |  p_read49_read_fu_78  |    0    |    0    |    0    |
|          |  p_read38_read_fu_84  |    0    |    0    |    0    |
|   read   |  p_read27_read_fu_90  |    0    |    0    |    0    |
|          |  p_read16_read_fu_96  |    0    |    0    |    0    |
|          | p_read_21_read_fu_102 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_121     |    0    |    0    |    0    |
|          |   shl_ln728_1_fu_129  |    0    |    0    |    0    |
|bitconcatenate|   shl_ln728_2_fu_137  |    0    |    0    |    0    |
|          |   shl_ln728_3_fu_145  |    0    |    0    |    0    |
|          |   shl_ln728_4_fu_153  |    0    |    0    |    0    |
|          |   p_Result_2_fu_369   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1118_fu_185  |    0    |    0    |    0    |
|          |   sext_ln708_fu_198   |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_206 |    0    |    0    |    0    |
|          |  sext_ln1118_2_fu_231 |    0    |    0    |    0    |
|          |  sext_ln1118_3_fu_256 |    0    |    0    |    0    |
|          |  sext_ln1118_4_fu_281 |    0    |    0    |    0    |
|          |  sext_ln1118_5_fu_306 |    0    |    0    |    0    |
|   sext   |  sext_ln1118_6_fu_347 |    0    |    0    |    0    |
|          |   sext_ln850_fu_383   |    0    |    0    |    0    |
|          |  sext_ln1118_7_fu_463 |    0    |    0    |    0    |
|          |  sext_ln1118_8_fu_466 |    0    |    0    |    0    |
|          |  sext_ln1118_9_fu_479 |    0    |    0    |    0    |
|          | sext_ln1118_10_fu_491 |    0    |    0    |    0    |
|          | sext_ln1118_11_fu_503 |    0    |    0    |    0    |
|          | sext_ln1118_12_fu_515 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     mean_V_fu_189     |    0    |    0    |    0    |
|          |    trunc_ln_fu_216    |    0    |    0    |    0    |
|          |  trunc_ln708_1_fu_241 |    0    |    0    |    0    |
|          |  trunc_ln708_2_fu_266 |    0    |    0    |    0    |
|          |  trunc_ln708_3_fu_291 |    0    |    0    |    0    |
|          |  trunc_ln708_4_fu_316 |    0    |    0    |    0    |
|partselect|       tmp_fu_351      |    0    |    0    |    0    |
|          |      tmp_1_fu_360     |    0    |    0    |    0    |
|          |      tmp_4_fu_434     |    0    |    0    |    0    |
|          |  trunc_ln708_6_fu_470 |    0    |    0    |    0    |
|          |  trunc_ln708_7_fu_482 |    0    |    0    |    0    |
|          |  trunc_ln708_8_fu_494 |    0    |    0    |    0    |
|          |  trunc_ln708_9_fu_506 |    0    |    0    |    0    |
|          |  trunc_ln708_s_fu_518 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|      tmp_2_fu_386     |    0    |    0    |    0    |
|          |      tmp_3_fu_414     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln140_fu_430  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln144_fu_458   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_527      |    0    |    0    |    0    |
|          |      mrv_1_fu_533     |    0    |    0    |    0    |
|insertvalue|      mrv_2_fu_539     |    0    |    0    |    0    |
|          |      mrv_3_fu_545     |    0    |    0    |    0    |
|          |      mrv_4_fu_551     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    17   |    0    |   555   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln703_6_reg_672     |   22   |
|      icmp_ln851_reg_687     |    1   |
|invert_sqr_table_addr_reg_692|   14   |
|        mean_V_reg_632       |   21   |
|        r_V_1_reg_677        |   37   |
|     shl_ln728_1_reg_612     |   22   |
|     shl_ln728_2_reg_617     |   22   |
|     shl_ln728_3_reg_622     |   22   |
|     shl_ln728_4_reg_627     |   22   |
|        shl_ln_reg_607       |   22   |
|     sub_ln703_1_reg_647     |   22   |
|     sub_ln703_2_reg_657     |   22   |
|     sub_ln703_3_reg_662     |   22   |
|     sub_ln703_4_reg_667     |   22   |
|      sub_ln703_reg_637      |   22   |
|         tmp_reg_682         |   19   |
|    trunc_ln708_1_reg_652    |   22   |
|       trunc_ln_reg_642      |   22   |
+-----------------------------+--------+
|            Total            |   378  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |    0   |   555  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   378  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    0   |   378  |   564  |
+-----------+--------+--------+--------+--------+
