// Seed: 1749249852
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output wand id_2,
    output supply0 id_3
);
  assign id_3 = id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_1
  );
  wire id_7;
endmodule
module module_2 ();
  logic [7:0] id_1 = id_1[1];
  integer id_3;
  wire id_5;
  pulldown (weak0) (id_2, 1, id_3, 1);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_4 = 1'b0;
  final $display(id_4);
  assign id_4 = id_3[1];
  wire id_5;
endmodule
