strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_16:AL"	[def_var="['cur_state']",
		label="Leaf_16:AL"];
	"33:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f5d9ce58ad0>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="33:AS
z = cur_state == SAB;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cur_state']"];
	"Leaf_16:AL" -> "33:AS";
	"23:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5d9cfbdd10>",
		clk_sens=False,
		fillcolor=gold,
		label="23:AL",
		sens="['cur_state', 'a', 'b']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'cur_state', 'IDLE', 'b']"];
	"Leaf_16:AL" -> "23:AL";
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5d9ce58d50>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5d9d26ad90>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "27:CA"	[cond="['cur_state']",
		label=cur_state,
		lineno=24];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5d9e7bf450>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "26:CA"	[cond="['cur_state']",
		label=cur_state,
		lineno=24];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5da0664190>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "25:CA"	[cond="['cur_state']",
		label=cur_state,
		lineno=24];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5d9ce58b50>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "29:CA"	[cond="['cur_state']",
		label=cur_state,
		lineno=24];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5d9ce58350>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "28:CA"	[cond="['cur_state']",
		label=cur_state,
		lineno=24];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9cfb1390>",
		fillcolor=firebrick,
		label="20:NS
cur_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9cfb1390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9d26a250>",
		fillcolor=firebrick,
		label="26:NS
next_state <= (a)? SAB : IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9d26a250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_23:AL"	[def_var="['next_state']",
		label="Leaf_23:AL"];
	"26:NS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"27:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9ce58b10>",
		fillcolor=firebrick,
		label="27:NS
next_state <= (b)? SAB : IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9ce58b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:CA" -> "27:NS"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d9cf4e550>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "20:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9cf4ecd0>",
		fillcolor=firebrick,
		label="18:NS
cur_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9cf4ecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['reset']",
		label=reset,
		lineno=17];
	"18:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9cfa6350>",
		fillcolor=firebrick,
		label="25:NS
next_state <= (a)? SAB : 
              (b)? SAB : IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9cfa6350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:NS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5d9d31ee10>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:BL" -> "24:CS"	[cond="[]",
		lineno=None];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5d9cfa3e10>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_23:AL" -> "16:AL";
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9ce58810>",
		fillcolor=firebrick,
		label="28:NS
next_state <= (a)? SAB : 
              (b)? SAB : IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9ce58810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:NS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5d9cf4ee90>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9ce58f10>",
		fillcolor=firebrick,
		label="29:NS
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d9ce58f10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:NS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"27:NS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"26:CA" -> "26:NS"	[cond="[]",
		lineno=None];
	"25:CA" -> "25:NS"	[cond="[]",
		lineno=None];
	"23:AL" -> "23:BL"	[cond="[]",
		lineno=None];
	"29:CA" -> "29:NS"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:NS"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
