SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx45
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory Z:/Users/mba13/pidc/ip_core/
SET_PREFERENCE workingdirectory Z:/Users/mba13/pidc/ip_core/tmp/
SET_PREFERENCE subworkingdirectory Z:/Users/mba13/pidc/ip_core/tmp/_cg/
SET_PREFERENCE transientdirectory Z:/Users/mba13/pidc/ip_core/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_CORE_NAME RAM-based Shift Register
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_shift_ram:11.0
SET_CORE_CLASS com.xilinx.ip.c_shift_ram_v11_0.c_shift_ram_v11_0
SET_CORE_PATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0
SET_CORE_GUIPATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0/gui/c_shift_ram_v11_0.tcl
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\ds228_shift_ram.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\c_shift_ram_v11_0_readme.txt><c_shift_ram_v11_0_readme.txt>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\c_shift_ram_v11_0_vinfo.html><c_shift_ram_v11_0_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\ds228_shift_ram.pdf><ds228_shift_ram.pdf>
