<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class LiveRegUnits: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page13F15D494BDA47E6"><span>class LiveRegUnits</span></a></li></ul></nav><main class="content"><h1>class LiveRegUnits</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class LiveRegUnits { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L30">llvm/include/llvm/CodeGen/LiveRegUnits.h:30</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#3B5F441E261CFCBD"><b>LiveRegUnits</b></a>(const llvm::TargetRegisterInfo &amp; TRI)</li><li class="is-family-code">public  <a href="#11110F1809CCEE2A"><b>LiveRegUnits</b></a>()</li><li class="is-family-code">public void  <a href="#5651C2A3983F31C0"><b>accumulate</b></a>(const llvm::MachineInstr &amp; MI)</li><li class="is-family-code">public static void  <a href="#83FD49B99F502FFE"><b>accumulateUsedDefed</b></a>(const llvm::MachineInstr &amp; MI, llvm::LiveRegUnits &amp; ModifiedRegUnits, llvm::LiveRegUnits &amp; UsedRegUnits, const llvm::TargetRegisterInfo * TRI)</li><li class="is-family-code">public void  <a href="#2D6BAB4E0C279543"><b>addLiveIns</b></a>(const llvm::MachineBasicBlock &amp; MBB)</li><li class="is-family-code">public void  <a href="#5E39AFC75B56263C"><b>addLiveOuts</b></a>(const llvm::MachineBasicBlock &amp; MBB)</li><li class="is-family-code">public void  <a href="#8D0AEFC086E39280"><b>addReg</b></a>(llvm::MCPhysReg Reg)</li><li class="is-family-code">public void  <a href="#BA397C65ACFDF7CB"><b>addRegMasked</b></a>(llvm::MCPhysReg Reg, llvm::LaneBitmask Mask)</li><li class="is-family-code">public void  <a href="#86103A32990D688A"><b>addRegsInMask</b></a>(const uint32_t * RegMask)</li><li class="is-family-code">public void  <a href="#CB1C565365ADDF19"><b>addUnits</b></a>(const llvm::BitVector &amp; RegUnits)</li><li class="is-family-code">public bool  <a href="#2EFA4D4908BFC073"><b>available</b></a>(llvm::MCPhysReg Reg) const</li><li class="is-family-code">public void  <a href="#7155FFBA5EA970AD"><b>clear</b></a>()</li><li class="is-family-code">public bool  <a href="#0D42D92FA6171594"><b>empty</b></a>() const</li><li class="is-family-code">public const llvm::BitVector &amp;  <a href="#93C195477ECA0D50"><b>getBitVector</b></a>() const</li><li class="is-family-code">public void  <a href="#557223CB6F2AD7F5"><b>init</b></a>(const llvm::TargetRegisterInfo &amp; TRI)</li><li class="is-family-code">public void  <a href="#2BA71B98FA6738B4"><b>removeReg</b></a>(llvm::MCPhysReg Reg)</li><li class="is-family-code">public void  <a href="#1B48E86171CEFB90"><b>removeRegsNotPreserved</b></a>(const uint32_t * RegMask)</li><li class="is-family-code">public void  <a href="#CB172E1917F54A0F"><b>removeUnits</b></a>(const llvm::BitVector &amp; RegUnits)</li><li class="is-family-code">public void  <a href="#2D2E1342FE46207E"><b>stepBackward</b></a>(const llvm::MachineInstr &amp; MI)</li></ul><h2>Methods</h2><h3 id="3B5F441E261CFCBD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3B5F441E261CFCBD">¶</a><code class="hdoc-function-code language-cpp">LiveRegUnits(const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp; TRI)</code></pre></h3><h4>Description</h4><p>Constructs and initialize an empty LiveRegUnits set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L39">llvm/include/llvm/CodeGen/LiveRegUnits.h:39</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp;<b> TRI</b></dt></dl><h3 id="11110F1809CCEE2A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#11110F1809CCEE2A">¶</a><code class="hdoc-function-code language-cpp">LiveRegUnits()</code></pre></h3><h4>Description</h4><p>Constructs a new empty LiveRegUnits set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L36">llvm/include/llvm/CodeGen/LiveRegUnits.h:36</a></p><h3 id="5651C2A3983F31C0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5651C2A3983F31C0">¶</a><code class="hdoc-function-code language-cpp">void accumulate(const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI)</code></pre></h3><h4>Description</h4><p>Adds all register units used, defined or clobbered in \p MI. This is useful when walking over a range of instruction to find registers unused over the whole range.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L133">llvm/include/llvm/CodeGen/LiveRegUnits.h:133</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt></dl><h3 id="83FD49B99F502FFE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#83FD49B99F502FFE">¶</a><code class="hdoc-function-code language-cpp">static void accumulateUsedDefed(
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI,
    <a href="r13F15D494BDA47E6.html">llvm::LiveRegUnits</a>&amp; ModifiedRegUnits,
    <a href="r13F15D494BDA47E6.html">llvm::LiveRegUnits</a>&amp; UsedRegUnits,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI)</code></pre></h3><h4>Description</h4><p>For a machine instruction \p MI, adds all register units used in\p UsedRegUnits and defined or clobbered in \p ModifiedRegUnits. This is useful when walking over a range of instructions to track registers used or defined seperately.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L47">llvm/include/llvm/CodeGen/LiveRegUnits.h:47</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt><dt class="is-family-code"><a href="r13F15D494BDA47E6.html">llvm::LiveRegUnits</a>&amp;<b> ModifiedRegUnits</b></dt><dt class="is-family-code"><a href="r13F15D494BDA47E6.html">llvm::LiveRegUnits</a>&amp;<b> UsedRegUnits</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b></dt></dl><h3 id="2D6BAB4E0C279543"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2D6BAB4E0C279543">¶</a><code class="hdoc-function-code language-cpp">void addLiveIns(
    const <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; MBB)</code></pre></h3><h4>Description</h4><p>Adds registers living into block \p MBB.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L142">llvm/include/llvm/CodeGen/LiveRegUnits.h:142</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp;<b> MBB</b></dt></dl><h3 id="5E39AFC75B56263C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5E39AFC75B56263C">¶</a><code class="hdoc-function-code language-cpp">void addLiveOuts(
    const <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; MBB)</code></pre></h3><h4>Description</h4><p>Adds registers living out of block \p MBB. Live out registers are the union of the live-in registers of the successor blocks and pristine registers. Live out registers of the end block are the callee saved registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L139">llvm/include/llvm/CodeGen/LiveRegUnits.h:139</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp;<b> MBB</b></dt></dl><h3 id="8D0AEFC086E39280"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8D0AEFC086E39280">¶</a><code class="hdoc-function-code language-cpp">void addReg(llvm::MCPhysReg Reg)</code></pre></h3><h4>Description</h4><p>Adds register units covered by physical register \p Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L87">llvm/include/llvm/CodeGen/LiveRegUnits.h:87</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MCPhysReg<b> Reg</b></dt></dl><h3 id="BA397C65ACFDF7CB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BA397C65ACFDF7CB">¶</a><code class="hdoc-function-code language-cpp">void addRegMasked(llvm::MCPhysReg Reg,
                  <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> Mask)</code></pre></h3><h4>Description</h4><p>Adds register units covered by physical register \p Reg that are part of the lanemask \p Mask.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L94">llvm/include/llvm/CodeGen/LiveRegUnits.h:94</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MCPhysReg<b> Reg</b></dt><dt class="is-family-code"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a><b> Mask</b></dt></dl><h3 id="86103A32990D688A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#86103A32990D688A">¶</a><code class="hdoc-function-code language-cpp">void addRegsInMask(const uint32_t* RegMask)</code></pre></h3><h4>Description</h4><p>Adds register units not preserved by the regmask \p RegMask. The regmask has the same format as the one in the RegMask machine operand.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L114">llvm/include/llvm/CodeGen/LiveRegUnits.h:114</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const uint32_t*<b> RegMask</b></dt></dl><h3 id="CB1C565365ADDF19"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CB1C565365ADDF19">¶</a><code class="hdoc-function-code language-cpp">void addUnits(const <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp; RegUnits)</code></pre></h3><h4>Description</h4><p>Adds all register units marked in the bitvector \p RegUnits.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L145">llvm/include/llvm/CodeGen/LiveRegUnits.h:145</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp;<b> RegUnits</b></dt></dl><h3 id="2EFA4D4908BFC073"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2EFA4D4908BFC073">¶</a><code class="hdoc-function-code language-cpp">bool available(llvm::MCPhysReg Reg) const</code></pre></h3><h4>Description</h4><p>Returns true if no part of physical register \p Reg is live.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L117">llvm/include/llvm/CodeGen/LiveRegUnits.h:117</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MCPhysReg<b> Reg</b></dt></dl><h3 id="7155FFBA5EA970AD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7155FFBA5EA970AD">¶</a><code class="hdoc-function-code language-cpp">void clear()</code></pre></h3><h4>Description</h4><p>Clears the set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L81">llvm/include/llvm/CodeGen/LiveRegUnits.h:81</a></p><h3 id="0D42D92FA6171594"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0D42D92FA6171594">¶</a><code class="hdoc-function-code language-cpp">bool empty() const</code></pre></h3><h4>Description</h4><p>Returns true if the set is empty.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L84">llvm/include/llvm/CodeGen/LiveRegUnits.h:84</a></p><h3 id="93C195477ECA0D50"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#93C195477ECA0D50">¶</a><code class="hdoc-function-code language-cpp">const <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp; getBitVector() const</code></pre></h3><h4>Description</h4><p>Return the internal bitvector representation of the set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L153">llvm/include/llvm/CodeGen/LiveRegUnits.h:153</a></p><h3 id="557223CB6F2AD7F5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#557223CB6F2AD7F5">¶</a><code class="hdoc-function-code language-cpp">void init(const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp; TRI)</code></pre></h3><h4>Description</h4><p>Initialize and clear the set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L74">llvm/include/llvm/CodeGen/LiveRegUnits.h:74</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp;<b> TRI</b></dt></dl><h3 id="2BA71B98FA6738B4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2BA71B98FA6738B4">¶</a><code class="hdoc-function-code language-cpp">void removeReg(llvm::MCPhysReg Reg)</code></pre></h3><h4>Description</h4><p>Removes all register units covered by physical register \p Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L103">llvm/include/llvm/CodeGen/LiveRegUnits.h:103</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MCPhysReg<b> Reg</b></dt></dl><h3 id="1B48E86171CEFB90"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1B48E86171CEFB90">¶</a><code class="hdoc-function-code language-cpp">void removeRegsNotPreserved(
    const uint32_t* RegMask)</code></pre></h3><h4>Description</h4><p>Removes register units not preserved by the regmask \p RegMask. The regmask has the same format as the one in the RegMask machine operand.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L110">llvm/include/llvm/CodeGen/LiveRegUnits.h:110</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const uint32_t*<b> RegMask</b></dt></dl><h3 id="CB172E1917F54A0F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CB172E1917F54A0F">¶</a><code class="hdoc-function-code language-cpp">void removeUnits(const <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp; RegUnits)</code></pre></h3><h4>Description</h4><p>Removes all register units marked in the bitvector \p RegUnits.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L149">llvm/include/llvm/CodeGen/LiveRegUnits.h:149</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp;<b> RegUnits</b></dt></dl><h3 id="2D2E1342FE46207E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2D2E1342FE46207E">¶</a><code class="hdoc-function-code language-cpp">void stepBackward(const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI)</code></pre></h3><h4>Description</h4><p>Updates liveness when stepping backwards over the instruction \p MI. This removes all register units defined or clobbered in \p MI and then adds the units used (as in use operands) in \p MI.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/LiveRegUnits.h#L128">llvm/include/llvm/CodeGen/LiveRegUnits.h:128</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt></dl></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>