// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _lut_div3_chunk_HH_
#define _lut_div3_chunk_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lut_div3_chunk_r0.h"
#include "lut_div3_chunk_r1.h"
#include "lut_div3_chunk_q0.h"
#include "lut_div3_chunk_q1.h"
#include "lut_div3_chunk_q2.h"
#include "lut_div3_chunk_q3.h"

namespace ap_rtl {

struct lut_div3_chunk : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<4> > d_V;
    sc_in< sc_lv<2> > r_in_V;
    sc_out< sc_lv<4> > q_V;
    sc_out< sc_logic > q_V_ap_vld;
    sc_out< sc_lv<2> > r_out_V;
    sc_out< sc_logic > r_out_V_ap_vld;


    // Module declarations
    lut_div3_chunk(sc_module_name name);
    SC_HAS_PROCESS(lut_div3_chunk);

    ~lut_div3_chunk();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lut_div3_chunk_r0* r0_U;
    lut_div3_chunk_r1* r1_U;
    lut_div3_chunk_q0* q0_U;
    lut_div3_chunk_q1* q1_U;
    lut_div3_chunk_q2* q2_U;
    lut_div3_chunk_q3* q3_U;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > r0_address0;
    sc_signal< sc_logic > r0_ce0;
    sc_signal< sc_lv<1> > r0_q0;
    sc_signal< sc_lv<6> > r1_address0;
    sc_signal< sc_logic > r1_ce0;
    sc_signal< sc_lv<1> > r1_q0;
    sc_signal< sc_lv<6> > q0_address0;
    sc_signal< sc_logic > q0_ce0;
    sc_signal< sc_lv<1> > q0_q0;
    sc_signal< sc_lv<6> > q1_address0;
    sc_signal< sc_logic > q1_ce0;
    sc_signal< sc_lv<1> > q1_q0;
    sc_signal< sc_lv<6> > q2_address0;
    sc_signal< sc_logic > q2_ce0;
    sc_signal< sc_lv<1> > q2_q0;
    sc_signal< sc_lv<6> > q3_address0;
    sc_signal< sc_logic > q3_ce0;
    sc_signal< sc_lv<1> > q3_q0;
    sc_signal< sc_lv<64> > tmp_fu_154_p1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > p_Result_3_fu_146_p3;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_p_Result_3_fu_146_p3();
    void thread_q0_address0();
    void thread_q0_ce0();
    void thread_q1_address0();
    void thread_q1_ce0();
    void thread_q2_address0();
    void thread_q2_ce0();
    void thread_q3_address0();
    void thread_q3_ce0();
    void thread_q_V();
    void thread_q_V_ap_vld();
    void thread_r0_address0();
    void thread_r0_ce0();
    void thread_r1_address0();
    void thread_r1_ce0();
    void thread_r_out_V();
    void thread_r_out_V_ap_vld();
    void thread_tmp_fu_154_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
