14:22:21 **** Incremental Build of configuration Emulation-SW for project test_only ****
make incremental 
aiecompiler -v --xlopt=2 --Xxloptstr="-xlinline-threshold=5000" -Xchess=main:darts.xargs=-nb -include="/home/secure/vitis/Vitis/2023.1/aietools/include" -include="/home/secure/vitis/Vitis_HLS/2023.1/include" -include="../" -include="../src" -include="../data" -target=x86sim   -platform=/home/secure/vitis/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm -workdir=./Work /home/secure/tools/ParallelNTT/for_test_only_6/test_only/src/test.cpp 
aietools : /home/secure/vitis/Vitis/2023.1/aietools
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /home/secure/vitis/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm
INFO: [aiecompiler 55-2053] elapsed time for repository (/home/secure/vitis/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /home/secure/vitis/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S 

****** aietools v2023.1 (64-bit)
  **** SW Build 3855003 on 2023-05-04-23:53:06
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [aiecompiler 77-297] Cmd Line : /home/secure/vitis/Vitis/2023.1/aietools/bin/unwrapped/lnx64.o/aiecompiler -v --xlopt=2 --Xxloptstr=-xlinline-threshold=5000 -Xchess=main:darts.xargs=-nb -include=/home/secure/vitis/Vitis/2023.1/aietools/include -include=/home/secure/vitis/Vitis_HLS/2023.1/include -include=../ -include=../src -include=../data -target=x86sim -platform=/home/secure/vitis/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm -workdir=./Work /home/secure/tools/ParallelNTT/for_test_only_6/test_only/src/test.cpp 
Running Dispatch Server on port: 45835
INFO: [aiecompiler 77-349] Starting Dataflow Frontend with input '/home/secure/tools/ParallelNTT/for_test_only_6/test_only/src/test.cpp'
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++ -E -std=c++17 -D__ADF_FRONTEND__ -D__AIEARCH__=10 -I/home/secure/vitis/Vitis/2023.1/aietools/include  -I .  -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis_HLS/2023.1/include -I ../ -I ../src -I ../data -I ${XILINX_HLS}/include /home/secure/tools/ParallelNTT/for_test_only_6/test_only/src/test.cpp > ./Work/temp/test.ii
INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor ./Work/temp/test.ii -o ./Work/temp/test.processed.ii -report-core-dump  -- -std=c++17  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++  -std=c++17  -I .  ./Work/temp/test.processed.ii -o ./Work/temp/test.out -L /home/secure/vitis/Vitis/2023.1/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lxv_meir_frontend  -lxv_adf_api_frontend 
INFO: [aiecompiler 77-404] Executing Cmd: ./Work/temp/test.out -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis_HLS/2023.1/include -I ../ -I ../src -I ../data -workdir=./Work -aiearch=aie -log-level=2 --pl-axi-lite=0 --enable-multi-layer=0 --disable-dma-autostart=0 --enable-light-cdo=0
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
WARNING: [aiecompiler 77-5890] 'kl.in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'kl.out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
INFO: [aiecompiler 77-44894] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --logcfg-file=  --trace-plio-width=64  --pl-freq=0  --show-loggers=false  --fast-nonlinearfloats=false  --broadcast-enable-core=true  --high-performance=false  --kernel-address-location=false  --target=x86sim --swfifo-threshold=40  --single-mm2s-channel=false  --workdir=./Work  --exit-after=complete  --event-trace-config=  --test-iterations=-1  --stacksize=1024  --known-tripcount=false  --platform=/home/secure/vitis/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm  --event-trace-custom-config=  --output-archive=libadf.a  --write-partitioned-file=true  --schemafile=AIEGraphSchema.json  --disable-multirate=false  --include="/home/secure/vitis/Vitis/2023.1/aietools/include" --include="/home/secure/vitis/Vitis_HLS/2023.1/include" --include="../" --include="../src" --include="../data" --fastmath=false  --event-trace-advanced-mapping=0  --lock-fence-mode=0  --enable-reconfig=false  --gen-graph-cleanup=false  --use-canonical-net-names=false  --event-trace-port=gmio --use-phy-shim=true  --xlopt=2  --graph-iterator-event=false  --trace-aiesim-option=0  --mapped-soln-udm=  --optimize-pktids=false  --no-init=false  --adf-api-log-level=2  --num-trace-streams=16  --fast-floats=true  --quiet=false  --exec-timed=0  --Xchess="main:darts.xargs=-nb" --routed-soln-udm=  --large-kernel-program=false  --enable-profiling=false  --Xxloptstr="-xlinline-threshold=5000" --runtime-opt=false  --part=  --disable-transform-merge-broadcast=false  --verbose=true  --kernel-compile-replacement=  --event-trace-bounding-box=  --heapsize=1024  --logical-arch=  --enable-reconfig-dma-autostart=false  --nodot-graph=false  --disable-dma-autostart=false  --disable-transform-broadcast-split=true  --json=./Work/temp/test.json
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /home/secure/vitis/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm
INFO: [aiecompiler 55-2053] elapsed time for repository (/home/secure/vitis/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /home/secure/vitis/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm
DEBUG:BuildIR:### Building AIEIr 
INFO: [aiecompiler 77-757] Opening input file: ./Work/temp/test.json
INFO: [aiecompiler 77-43940] Emitting AIEIr in file: ./Work/temp/test_aieir_dump.txt
DEBUG:BuildIR:### Done with  Building AIEIr 
INFO: [aiecompiler 77-656] Processing Graph 'root'
DEBUG:MultirateAnalysis:### Entering MULTIRATE ANALYSIS pass
INFO: [aiecompiler 77-5917] Repetition count for dut.g.kl is 1.
DEBUG:MultirateAnalysis:### Completing MULTIRATE ANALYSIS pass
INFO: [aiecompiler 77-5607] ### Entering X86Sim Switch Configuration pass
INFO: [aiecompiler 77-5606] ### Done with X86Sim Switch Configuration pass
DEBUG:Buildx86simCFGraph:### Entering Build CFGraph pass
DEBUG:Buildx86simCFGraph:### CF Graph is built
INFO: [aiecompiler 77-610] Performing x86Sim Graph Analysis
Start processing Node Instances.
Processing Node Insance: me  i0:b0 runtime:0.8999 {
   portinst: i0_pi0 idx[0] datatype:wndo<int32> mem in blocksize:4096 max_blocksize:4096 bw_utlization = 1 (variable name:  kl.in[0])
   portinst: i0_po0 idx[1] datatype:wndo<int32> mem out blocksize:4096 max_blocksize:4096 bw_utlization = 1 (variable name:  kl.out[0])
   portinst: i0_ntt_1a idx[-1] datatype:arr<int32>[1024]> lut inout bw_utlization = 1 (variable name:  buf1a)
   portinst: i0_ntt_2a idx[-1] datatype:arr<int32>[1024]> lut inout bw_utlization = 1 (variable name:  buf2a)
   portinst: i0_stage0_tw idx[-1] datatype:arr<int32>[768]> lut inout bw_utlization = 1 (variable name:  buf3)
   portinst: i0_stage1_tw idx[-1] datatype:arr<int32>[192]> lut inout bw_utlization = 1 (variable name:  buf4)
INFO: [aiecompiler 77-600] Emitting x86Sim Code
   portinst: i0_stage2_tw idx[-1] datatype:arr<int32>[48]> lut inout bw_utlization = 1 (variable name:  buf5)
}
Node Instance processing done.
Processing Node Insance: plio  nodeinst:i1:b1 {
   portinst: i1_po0 idx[-1] datatype:strm<int32> stream out bw_utlization = 1 (variable name:  plin.out[0])
}
Node Instance processing done.
Processing Node Insance: plio  nodeinst:i2:b2 {
   portinst: i2_pi0 idx[-1] datatype:strm<int32> stream in bw_utlization = 1 (variable name:  plout.in[0])
}
Node Instance processing done.
Finished processing Node Instances.
Processing: Channel net0: Single :src:i1_po0 dst:i0_pi0
Processing: Channel net1: Single :src:i0_po0 dst:i2_pi0
### Channel processing Done. ####
INFO: [aiecompiler 77-608] New x86Sim Code Generation Complete
INFO: [aiecompiler 77-599] Building simulation executable
INFO: [aiecompiler 77-404] Executing Cmd: make -j4 -C ./Work/pthread -f makefile -O --no-print-directory all 
debug=no
debug_lib_x86sim=no
address_sanitizer=no
clang_static_analyzer=no
g++ -fPIC -E -MT wrap_test.cpp.o -M -MM -MP -MF wrap_test.cpp.d -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis/2023.1/aietools/data/osci_systemc/include -I /home/secure/vitis/Vitis/2023.1/aietools/tps/boost_1_72_0 -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis_HLS/2023.1/include -I ../../../ -I ../../../src -I ../../../data wrap_test.cpp
debug=no
debug_lib_x86sim=no
address_sanitizer=no
clang_static_analyzer=no
g++ -fPIC -c -o PthreadSimBasic.cpp.o -MT PthreadSimBasic.cpp.o -MMD -MP -MF PthreadSimBasic.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis/2023.1/aietools/data/osci_systemc/include -I /home/secure/vitis/Vitis/2023.1/aietools/tps/boost_1_72_0 -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis_HLS/2023.1/include -I ../../../ -I ../../../src -I ../../../data PthreadSimBasic.cpp
g++ -fPIC -c -o wrap_test.cpp.o -MT wrap_test.cpp.o -MMD -MP -MF wrap_test.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis/2023.1/aietools/data/osci_systemc/include -I /home/secure/vitis/Vitis/2023.1/aietools/tps/boost_1_72_0 -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis_HLS/2023.1/include -I ../../../ -I ../../../src -I ../../../data wrap_test.cpp
g++ -fPIC -c -o PthreadSimXmc.cpp.o -MT PthreadSimXmc.cpp.o -MMD -MP -MF PthreadSimXmc.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis/2023.1/aietools/data/osci_systemc/include -I /home/secure/vitis/Vitis/2023.1/aietools/tps/boost_1_72_0 -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis_HLS/2023.1/include -I ../../../ -I ../../../src -I ../../../data PthreadSimXmc.cpp
g++ -fPIC -c -o PthreadSim.cpp.o -MT PthreadSim.cpp.o -MMD -MP -MF PthreadSim.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis/2023.1/aietools/data/osci_systemc/include -I /home/secure/vitis/Vitis/2023.1/aietools/tps/boost_1_72_0 -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis_HLS/2023.1/include -I ../../../ -I ../../../src -I ../../../data PthreadSim.cpp
g++ -fPIC -c -o PthreadSimSwemu.cpp.o -I /home/secure/vitis/Vitis_HLS/2023.1/include -MT PthreadSimSwemu.cpp.o -MMD -MP -MF PthreadSimSwemu.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis/2023.1/aietools/data/osci_systemc/include -I /home/secure/vitis/Vitis/2023.1/aietools/tps/boost_1_72_0 -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis_HLS/2023.1/include -I ../../../ -I ../../../src -I ../../../data PthreadSimSwemu.cpp
aie_clang++ -fPIC -c -o wrap_test_multiply.cc.o -D__AIENGINE__ -D__AIEARCH__=10 \
-MT wrap_test_multiply.cc.o -MMD -MP -MF wrap_test_multiply.cc.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis/2023.1/aietools/data/osci_systemc/include -I /home/secure/vitis/Vitis/2023.1/aietools/tps/boost_1_72_0 -I /home/secure/vitis/Vitis/2023.1/aietools/include -I /home/secure/vitis/Vitis_HLS/2023.1/include -I ../../../ -I ../../../src -I ../../../data   -std=c++2a -stdlib=libc++ wrap_test_multiply.cc
ld -o aie_kernels_obj.o -r wrap_test_multiply.cc.o -L/home/secure/vitis/Vitis/2023.1/aietools/lib/lnx64.o -lc++ -lc++abi  
aie_g++ -shared -o libxmcsim.so -D__AIEARCH__=10 aie_kernels_obj.o  PthreadSimXmc.cpp.o PthreadSim.cpp.o -lc++ -lpthread -ladf_api_x86sim -lx86simDummySocketUtil -lx86simStreamApiAIE10 -lx86sim -Wl,-R/home/secure/vitis/Vitis/2023.1/aietools/lib/lnx64.o -Wl,-R/home/secure/vitis/Vitis/2023.1/aietools/tps/lnx64/gcc/lib64 
aie_g++ -o sim.out -D__AIEARCH__=10 aie_kernels_obj.o  PthreadSimBasic.cpp.o PthreadSim.cpp.o wrap_test.cpp.o -lpthread -ladf_api_x86sim -lx86simSocketUtil -lx86simStreamApiAIE10 -lx86sim -Wl,-R/home/secure/vitis/Vitis/2023.1/aietools/lib/lnx64.o -Wl,-R/home/secure/vitis/Vitis/2023.1/aietools/tps/lnx64/gcc/lib64 
aie_g++ -shared -o libsim.so -D__AIEARCH__=10 aie_kernels_obj.o  PthreadSimSwemu.cpp.o PthreadSim.cpp.o -lc++ -lpthread -ladf_api_x86sim -lx86simDummySocketUtil -lx86simStreamApiAIE10 -lx86sim -Wl,-R/home/secure/vitis/Vitis/2023.1/aietools/lib/lnx64.o -Wl,-R/home/secure/vitis/Vitis/2023.1/aietools/tps/lnx64/gcc/lib64 
DEBUG:X86SimControlProgramData:### Entering Control Program Data Generation pass
DEBUG:X86SimControlProgramData:### Completing Control Program Data Generation pass for x86sim.
INFO: [aiecompiler 77-43881] ### Entering Packager pass
INFO: [aiecompiler 77-4236] Adding hardware components under: ./Work/temp/hw.o  
INFO: [aiecompiler 77-4237] Adding software components under: ./Work/temp/sw.o  
INFO: [aiecompiler 77-4235] Adding emulation and config components under: ./Work/temp/cfg.o 
INFO: [aiecompiler 77-3462] Deleting existing hand-off archive: libadf.a
INFO: [aiecompiler 77-1086] Generating hand-off archive: libadf.a
/home/secure/vitis/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/ar: creating libadf.a
INFO: [aiecompiler 77-43880] ### Done with Packager pass (0 secs)
INFO: [aiecompiler 77-44877] Run completed. Find additional information in:
	Guidance: ./Work/reports/guidance.html

INFO: [aiecompiler 77-44878] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run: 
	vitis_analyzer ./Work/test.aiecompile_summary

Compilation Complete
(WARNING:0, CRITICAL-WARNING:0, ERROR:0)
if [ -f /home/secure/tools/ParallelNTT/for_test_only/.metadata/.plugins/org.eclipse.cdt.ui/test_only.build.log ]; then cp /home/secure/tools/ParallelNTT/for_test_only/.metadata/.plugins/org.eclipse.cdt.ui/test_only.build.log ./build.log 2>/dev/null; echo; echo "INFO: Look at the log file Debug/build.log for more details."; else echo "Warning: Build log file /home/secure/tools/ParallelNTT/for_test_only/.metadata/.plugins/org.eclipse.cdt.ui/test_only.build.log doesn't exist."; fi; \


INFO: Look at the log file Debug/build.log for more details.
