vendor_name = ModelSim
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/Or2.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/and2.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/Clock.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/muxGenerico2x1.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/ULA.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/edgeDetector.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/registradorGenerico.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/bancoRegistradoresArqRegReg.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/memoriaROM.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/memoriaRAM.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/divisorGenerico.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/UnidadeControle.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/decodificador2x4.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/somaConstante.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/Processador.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/Waveform.vwf
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/Waveform1.vwf
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/Waveform2.vwf
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/interfaceCHAVES.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/interfaceLEDs.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/flipflop.vhd
source_file = 1, Waveform6.vwf
source_file = 1, Waveform7.vwf
source_file = 1, Waveform8.vwf
source_file = 1, Waveform9.vwf
source_file = 1, Waveform10.vwf
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/Waveform3.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/biaku/Documents/INSPER/6semestre/Design de Computadores/P1_DesCopmp/db/Clock.cbx.xml
design_name = processador
instance = comp, \dataOut[0]~output\, dataOut[0]~output, processador, 1
instance = comp, \dataOut[1]~output\, dataOut[1]~output, processador, 1
instance = comp, \dataOut[2]~output\, dataOut[2]~output, processador, 1
instance = comp, \dataOut[3]~output\, dataOut[3]~output, processador, 1
instance = comp, \dataOut[4]~output\, dataOut[4]~output, processador, 1
instance = comp, \dataOut[5]~output\, dataOut[5]~output, processador, 1
instance = comp, \dataOut[6]~output\, dataOut[6]~output, processador, 1
instance = comp, \dataOut[7]~output\, dataOut[7]~output, processador, 1
instance = comp, \adress[0]~output\, adress[0]~output, processador, 1
instance = comp, \adress[1]~output\, adress[1]~output, processador, 1
instance = comp, \adress[2]~output\, adress[2]~output, processador, 1
instance = comp, \adress[3]~output\, adress[3]~output, processador, 1
instance = comp, \adress[4]~output\, adress[4]~output, processador, 1
instance = comp, \adress[5]~output\, adress[5]~output, processador, 1
instance = comp, \adress[6]~output\, adress[6]~output, processador, 1
instance = comp, \adress[7]~output\, adress[7]~output, processador, 1
instance = comp, \habEscritaReg~output\, habEscritaReg~output, processador, 1
instance = comp, \habEscritaMEM~output\, habEscritaMEM~output, processador, 1
instance = comp, \habLeituraMEM~output\, habLeituraMEM~output, processador, 1
instance = comp, \pinTest[0]~output\, pinTest[0]~output, processador, 1
instance = comp, \pinTest[1]~output\, pinTest[1]~output, processador, 1
instance = comp, \pinTest[2]~output\, pinTest[2]~output, processador, 1
instance = comp, \pinTest[3]~output\, pinTest[3]~output, processador, 1
instance = comp, \pinTest[4]~output\, pinTest[4]~output, processador, 1
instance = comp, \pinTest[5]~output\, pinTest[5]~output, processador, 1
instance = comp, \pinTest[6]~output\, pinTest[6]~output, processador, 1
instance = comp, \pinTest[7]~output\, pinTest[7]~output, processador, 1
instance = comp, \pinTestA[0]~output\, pinTestA[0]~output, processador, 1
instance = comp, \pinTestA[1]~output\, pinTestA[1]~output, processador, 1
instance = comp, \pinTestA[2]~output\, pinTestA[2]~output, processador, 1
instance = comp, \pinTestA[3]~output\, pinTestA[3]~output, processador, 1
instance = comp, \pinTestA[4]~output\, pinTestA[4]~output, processador, 1
instance = comp, \pinTestA[5]~output\, pinTestA[5]~output, processador, 1
instance = comp, \pinTestA[6]~output\, pinTestA[6]~output, processador, 1
instance = comp, \pinTestA[7]~output\, pinTestA[7]~output, processador, 1
instance = comp, \pinTestB[0]~output\, pinTestB[0]~output, processador, 1
instance = comp, \pinTestB[1]~output\, pinTestB[1]~output, processador, 1
instance = comp, \pinTestB[2]~output\, pinTestB[2]~output, processador, 1
instance = comp, \pinTestB[3]~output\, pinTestB[3]~output, processador, 1
instance = comp, \pinTestB[4]~output\, pinTestB[4]~output, processador, 1
instance = comp, \pinTestB[5]~output\, pinTestB[5]~output, processador, 1
instance = comp, \pinTestB[6]~output\, pinTestB[6]~output, processador, 1
instance = comp, \pinTestB[7]~output\, pinTestB[7]~output, processador, 1
instance = comp, \pinTestSaidaULA[0]~output\, pinTestSaidaULA[0]~output, processador, 1
instance = comp, \pinTestSaidaULA[1]~output\, pinTestSaidaULA[1]~output, processador, 1
instance = comp, \pinTestSaidaULA[2]~output\, pinTestSaidaULA[2]~output, processador, 1
instance = comp, \pinTestSaidaULA[3]~output\, pinTestSaidaULA[3]~output, processador, 1
instance = comp, \pinTestSaidaULA[4]~output\, pinTestSaidaULA[4]~output, processador, 1
instance = comp, \pinTestSaidaULA[5]~output\, pinTestSaidaULA[5]~output, processador, 1
instance = comp, \pinTestSaidaULA[6]~output\, pinTestSaidaULA[6]~output, processador, 1
instance = comp, \pinTestSaidaULA[7]~output\, pinTestSaidaULA[7]~output, processador, 1
instance = comp, \pinTestflagZero~output\, pinTestflagZero~output, processador, 1
instance = comp, \clk~input\, clk~input, processador, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, processador, 1
instance = comp, \inc|Add0~1\, inc|Add0~1, processador, 1
instance = comp, \inc|Add0~29\, inc|Add0~29, processador, 1
instance = comp, \ROM|memROM~2\, ROM|memROM~2, processador, 1
instance = comp, \ROM|memROM~3\, ROM|memROM~3, processador, 1
instance = comp, \ROM|memROM~4\, ROM|memROM~4, processador, 1
instance = comp, \ROM|memROM~5\, ROM|memROM~5, processador, 1
instance = comp, \PC|DOUT[2]~DUPLICATE\, PC|DOUT[2]~DUPLICATE, processador, 1
instance = comp, \ROM|memROM~6\, ROM|memROM~6, processador, 1
instance = comp, \ROM|memROM~7\, ROM|memROM~7, processador, 1
instance = comp, \PC|DOUT[3]~DUPLICATE\, PC|DOUT[3]~DUPLICATE, processador, 1
instance = comp, \PC|DOUT[1]~DUPLICATE\, PC|DOUT[1]~DUPLICATE, processador, 1
instance = comp, \ROM|memROM~11\, ROM|memROM~11, processador, 1
instance = comp, \ROM|memROM~9\, ROM|memROM~9, processador, 1
instance = comp, \ROM|memROM~12\, ROM|memROM~12, processador, 1
instance = comp, \UC|Equal0~0\, UC|Equal0~0, processador, 1
instance = comp, \UC|Equal3~0\, UC|Equal3~0, processador, 1
instance = comp, \UC|Equal5~0\, UC|Equal5~0, processador, 1
instance = comp, \dataIn[2]~input\, dataIn[2]~input, processador, 1
instance = comp, \Registradores|registrador~214\, Registradores|registrador~214, processador, 1
instance = comp, \Registradores|registrador~47\, Registradores|registrador~47, processador, 1
instance = comp, \ROM|memROM~14\, ROM|memROM~14, processador, 1
instance = comp, \ROM|memROM~8\, ROM|memROM~8, processador, 1
instance = comp, \Registradores|registrador~213\, Registradores|registrador~213, processador, 1
instance = comp, \Registradores|registrador~23\, Registradores|registrador~23, processador, 1
instance = comp, \Registradores|registrador~216\, Registradores|registrador~216, processador, 1
instance = comp, \Registradores|registrador~39\, Registradores|registrador~39, processador, 1
instance = comp, \ROM|memROM~15\, ROM|memROM~15, processador, 1
instance = comp, \Registradores|registrador~189\, Registradores|registrador~189, processador, 1
instance = comp, \Registradores|registrador~149\, Registradores|registrador~149, processador, 1
instance = comp, \ULA|saida[2]~2\, ULA|saida[2]~2, processador, 1
instance = comp, \MUX_ULA|saida_MUX[2]~2\, MUX_ULA|saida_MUX[2]~2, processador, 1
instance = comp, \Registradores|registrador~215\, Registradores|registrador~215, processador, 1
instance = comp, \Registradores|registrador~31\, Registradores|registrador~31, processador, 1
instance = comp, \ROM|memROM~13\, ROM|memROM~13, processador, 1
instance = comp, \Registradores|registrador~175\, Registradores|registrador~175, processador, 1
instance = comp, \dataIn[1]~input\, dataIn[1]~input, processador, 1
instance = comp, \Registradores|registrador~46\, Registradores|registrador~46, processador, 1
instance = comp, \Registradores|registrador~30\, Registradores|registrador~30, processador, 1
instance = comp, \Registradores|registrador~22\, Registradores|registrador~22, processador, 1
instance = comp, \Registradores|registrador~185\, Registradores|registrador~185, processador, 1
instance = comp, \Registradores|registrador~145\, Registradores|registrador~145, processador, 1
instance = comp, \Registradores|registrador~37\, Registradores|registrador~37, processador, 1
instance = comp, \Registradores|registrador~29\, Registradores|registrador~29, processador, 1
instance = comp, \Registradores|registrador~173\, Registradores|registrador~173, processador, 1
instance = comp, \ULA|Add0~34\, ULA|Add0~34, processador, 1
instance = comp, \ULA|Add0~1\, ULA|Add0~1, processador, 1
instance = comp, \ULA|Add0~5\, ULA|Add0~5, processador, 1
instance = comp, \ULA|saida[1]~1\, ULA|saida[1]~1, processador, 1
instance = comp, \MUX_ULA|saida_MUX[1]~1\, MUX_ULA|saida_MUX[1]~1, processador, 1
instance = comp, \Registradores|registrador~38\, Registradores|registrador~38, processador, 1
instance = comp, \Registradores|registrador~174\, Registradores|registrador~174, processador, 1
instance = comp, \ULA|Add0~9\, ULA|Add0~9, processador, 1
instance = comp, \dataIn[3]~input\, dataIn[3]~input, processador, 1
instance = comp, \Registradores|registrador~40\, Registradores|registrador~40, processador, 1
instance = comp, \Registradores|registrador~32\, Registradores|registrador~32, processador, 1
instance = comp, \Registradores|registrador~176\, Registradores|registrador~176, processador, 1
instance = comp, \ULA|Add0~13\, ULA|Add0~13, processador, 1
instance = comp, \ULA|saida[3]~3\, ULA|saida[3]~3, processador, 1
instance = comp, \MUX_ULA|saida_MUX[3]~3\, MUX_ULA|saida_MUX[3]~3, processador, 1
instance = comp, \Registradores|registrador~48\, Registradores|registrador~48, processador, 1
instance = comp, \Registradores|registrador~24\, Registradores|registrador~24, processador, 1
instance = comp, \Registradores|registrador~193\, Registradores|registrador~193, processador, 1
instance = comp, \Registradores|registrador~153\, Registradores|registrador~153, processador, 1
instance = comp, \ULA|Equal8~2\, ULA|Equal8~2, processador, 1
instance = comp, \dataIn[4]~input\, dataIn[4]~input, processador, 1
instance = comp, \Registradores|registrador~41\, Registradores|registrador~41, processador, 1
instance = comp, \Registradores|registrador~33\, Registradores|registrador~33, processador, 1
instance = comp, \Registradores|registrador~177\, Registradores|registrador~177, processador, 1
instance = comp, \ULA|Add0~17\, ULA|Add0~17, processador, 1
instance = comp, \ULA|saida[4]~4\, ULA|saida[4]~4, processador, 1
instance = comp, \MUX_ULA|saida_MUX[4]~4\, MUX_ULA|saida_MUX[4]~4, processador, 1
instance = comp, \Registradores|registrador~49\, Registradores|registrador~49, processador, 1
instance = comp, \Registradores|registrador~25\, Registradores|registrador~25, processador, 1
instance = comp, \Registradores|registrador~197\, Registradores|registrador~197, processador, 1
instance = comp, \Registradores|registrador~157\, Registradores|registrador~157, processador, 1
instance = comp, \dataIn[5]~input\, dataIn[5]~input, processador, 1
instance = comp, \Registradores|registrador~34\, Registradores|registrador~34, processador, 1
instance = comp, \Registradores|registrador~42\, Registradores|registrador~42, processador, 1
instance = comp, \Registradores|registrador~178\, Registradores|registrador~178, processador, 1
instance = comp, \ULA|Add0~21\, ULA|Add0~21, processador, 1
instance = comp, \MUX_ULA|saida_MUX[5]~5\, MUX_ULA|saida_MUX[5]~5, processador, 1
instance = comp, \Registradores|registrador~50\, Registradores|registrador~50, processador, 1
instance = comp, \Registradores|registrador~26\, Registradores|registrador~26, processador, 1
instance = comp, \Registradores|registrador~201\, Registradores|registrador~201, processador, 1
instance = comp, \Registradores|registrador~161\, Registradores|registrador~161, processador, 1
instance = comp, \ULA|Equal8~1\, ULA|Equal8~1, processador, 1
instance = comp, \ULA|Equal8~0\, ULA|Equal8~0, processador, 1
instance = comp, \dataIn[7]~input\, dataIn[7]~input, processador, 1
instance = comp, \Registradores|registrador~44\, Registradores|registrador~44, processador, 1
instance = comp, \Registradores|registrador~36feeder\, Registradores|registrador~36feeder, processador, 1
instance = comp, \Registradores|registrador~36\, Registradores|registrador~36, processador, 1
instance = comp, \Registradores|registrador~180\, Registradores|registrador~180, processador, 1
instance = comp, \dataIn[6]~input\, dataIn[6]~input, processador, 1
instance = comp, \Registradores|registrador~51\, Registradores|registrador~51, processador, 1
instance = comp, \Registradores|registrador~35\, Registradores|registrador~35, processador, 1
instance = comp, \Registradores|registrador~27\, Registradores|registrador~27, processador, 1
instance = comp, \Registradores|registrador~205\, Registradores|registrador~205, processador, 1
instance = comp, \Registradores|registrador~165\, Registradores|registrador~165, processador, 1
instance = comp, \ULA|Add0~25\, ULA|Add0~25, processador, 1
instance = comp, \MUX_ULA|saida_MUX[6]~6\, MUX_ULA|saida_MUX[6]~6, processador, 1
instance = comp, \Registradores|registrador~43\, Registradores|registrador~43, processador, 1
instance = comp, \Registradores|registrador~179\, Registradores|registrador~179, processador, 1
instance = comp, \ULA|Add0~29\, ULA|Add0~29, processador, 1
instance = comp, \MUX_ULA|saida_MUX[7]~7\, MUX_ULA|saida_MUX[7]~7, processador, 1
instance = comp, \Registradores|registrador~52\, Registradores|registrador~52, processador, 1
instance = comp, \Registradores|registrador~28\, Registradores|registrador~28, processador, 1
instance = comp, \Registradores|registrador~209\, Registradores|registrador~209, processador, 1
instance = comp, \Registradores|registrador~169\, Registradores|registrador~169, processador, 1
instance = comp, \ULA|Equal8~3\, ULA|Equal8~3, processador, 1
instance = comp, \flipflop|data_out~0\, flipflop|data_out~0, processador, 1
instance = comp, \flipflop|data_out\, flipflop|data_out, processador, 1
instance = comp, \comb~0\, comb~0, processador, 1
instance = comp, \PC|DOUT[1]\, PC|DOUT[1], processador, 1
instance = comp, \inc|Add0~25\, inc|Add0~25, processador, 1
instance = comp, \PC|DOUT[2]\, PC|DOUT[2], processador, 1
instance = comp, \inc|Add0~21\, inc|Add0~21, processador, 1
instance = comp, \PC|DOUT[3]\, PC|DOUT[3], processador, 1
instance = comp, \inc|Add0~5\, inc|Add0~5, processador, 1
instance = comp, \PC|DOUT[4]\, PC|DOUT[4], processador, 1
instance = comp, \inc|Add0~9\, inc|Add0~9, processador, 1
instance = comp, \~GND\, ~GND, processador, 1
instance = comp, \PC|DOUT[5]\, PC|DOUT[5], processador, 1
instance = comp, \inc|Add0~17\, inc|Add0~17, processador, 1
instance = comp, \PC|DOUT[6]\, PC|DOUT[6], processador, 1
instance = comp, \inc|Add0~13\, inc|Add0~13, processador, 1
instance = comp, \PC|DOUT[7]\, PC|DOUT[7], processador, 1
instance = comp, \ROM|memROM~0\, ROM|memROM~0, processador, 1
instance = comp, \ROM|memROM~1\, ROM|memROM~1, processador, 1
instance = comp, \PC|DOUT[0]\, PC|DOUT[0], processador, 1
instance = comp, \PC|DOUT[0]~DUPLICATE\, PC|DOUT[0]~DUPLICATE, processador, 1
instance = comp, \ROM|memROM~10\, ROM|memROM~10, processador, 1
instance = comp, \UC|palavraControle[3]~0\, UC|palavraControle[3]~0, processador, 1
instance = comp, \dataIn[0]~input\, dataIn[0]~input, processador, 1
instance = comp, \ULA|saida[0]~0\, ULA|saida[0]~0, processador, 1
instance = comp, \MUX_ULA|saida_MUX[0]~0\, MUX_ULA|saida_MUX[0]~0, processador, 1
instance = comp, \Registradores|registrador~45\, Registradores|registrador~45, processador, 1
instance = comp, \Registradores|registrador~21\, Registradores|registrador~21, processador, 1
instance = comp, \Registradores|registrador~181\, Registradores|registrador~181, processador, 1
instance = comp, \Registradores|registrador~141\, Registradores|registrador~141, processador, 1
instance = comp, \UC|palavraControle[5]\, UC|palavraControle[5], processador, 1
instance = comp, \UC|Equal7~0\, UC|Equal7~0, processador, 1
instance = comp, \ULA|saida[5]~5\, ULA|saida[5]~5, processador, 1
instance = comp, \ULA|saida[6]~6\, ULA|saida[6]~6, processador, 1
instance = comp, \ULA|saida[7]~7\, ULA|saida[7]~7, processador, 1
instance = comp, \ULA|Equal8~4\, ULA|Equal8~4, processador, 1
