INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/ISDU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISDU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/Instantiateram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instantiateram
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/Instantiateram.sv:150]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/Instantiateram.sv:222]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/Instantiateram.sv:240]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/Instantiateram.sv:258]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/new/MIOMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIOMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/Mem2IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem2IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/new/PC_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/new/SRMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/new/TSB_Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TSB_Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/new/generalMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generalMux
INFO: [VRFC 10-311] analyzing module SR2generalMux
INFO: [VRFC 10-311] analyzing module ADDR1generalMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/hex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/memory_contents.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_parser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module registerOne
INFO: [VRFC 10-311] analyzing module registerTwo
INFO: [VRFC 10-311] analyzing module registerThree
INFO: [VRFC 10-311] analyzing module registerFour
INFO: [VRFC 10-311] analyzing module registerFive
INFO: [VRFC 10-311] analyzing module registerSix
INFO: [VRFC 10-311] analyzing module registerSeven
INFO: [VRFC 10-311] analyzing module registerEight
INFO: [VRFC 10-311] analyzing module oneBitRegister
INFO: [VRFC 10-311] analyzing module ben_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/slc3_testtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3_testtop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-311] analyzing module sync_r0
INFO: [VRFC 10-311] analyzing module sync_r1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sources_1/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/navinr2/Downloads/Lab5/lab5_new.srcs/sim_1/new/testbench_5_1_new.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_5_1_new
