{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 11:24:22 2014 " "Info: Processing started: Tue Feb 11 11:24:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_a.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file port_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 port_a " "Info: Found entity 1: port_a" {  } { { "port_a.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/port_a.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_SOPC_clock_0.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file DE0_SOPC_clock_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_0_edge_to_pulse " "Info: Found entity 1: DE0_SOPC_clock_0_edge_to_pulse" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_0_slave_FSM " "Info: Found entity 2: DE0_SOPC_clock_0_slave_FSM" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_0_master_FSM " "Info: Found entity 3: DE0_SOPC_clock_0_master_FSM" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_0_bit_pipe " "Info: Found entity 4: DE0_SOPC_clock_0_bit_pipe" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_0 " "Info: Found entity 5: DE0_SOPC_clock_0" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_SOPC_clock_1.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file DE0_SOPC_clock_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_1_edge_to_pulse " "Info: Found entity 1: DE0_SOPC_clock_1_edge_to_pulse" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_1_slave_FSM " "Info: Found entity 2: DE0_SOPC_clock_1_slave_FSM" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_1_master_FSM " "Info: Found entity 3: DE0_SOPC_clock_1_master_FSM" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_1_bit_pipe " "Info: Found entity 4: DE0_SOPC_clock_1_bit_pipe" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_1 " "Info: Found entity 5: DE0_SOPC_clock_1" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_wp_n.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sd_wp_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_wp_n " "Info: Found entity 1: sd_wp_n" {  } { { "sd_wp_n.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sd_wp_n.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module_tck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info: Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module_sysclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "profile_timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file profile_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 profile_timer " "Info: Found entity 1: profile_timer" {  } { { "profile_timer.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/profile_timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 22 22 " "Info: Found 22 design units, including 22 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_register_bank_a_module " "Info: Found entity 1: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_register_bank_b_module " "Info: Found entity 2: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_nios2_oci_debug " "Info: Found entity 3: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 4: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_ocimem " "Info: Found entity 5: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 368 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_avalon_reg " "Info: Found entity 6: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_oci_break " "Info: Found entity 7: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 608 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_oci_xbrk " "Info: Found entity 8: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 902 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_dbrk " "Info: Found entity 9: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_itrace " "Info: Found entity 10: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1294 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_td_mode " "Info: Found entity 11: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1533 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_dtrace " "Info: Found entity 12: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1600 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_compute_tm_count " "Info: Found entity 13: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1694 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_fifowp_inc " "Info: Found entity 14: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1765 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_fifocount_inc " "Info: Found entity 15: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1807 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_fifo " "Info: Found entity 16: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1853 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_pib " "Info: Found entity 17: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2358 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 18: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2426 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_im " "Info: Found entity 19: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2515 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_performance_monitors " "Info: Found entity 20: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2652 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci " "Info: Found entity 21: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2668 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu " "Info: Found entity 22: cpu" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_cmd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sd_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd " "Info: Found entity 1: sd_cmd" {  } { { "sd_cmd.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sd_cmd.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_SOPC_clock_2.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file DE0_SOPC_clock_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_2_edge_to_pulse " "Info: Found entity 1: DE0_SOPC_clock_2_edge_to_pulse" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_2_slave_FSM " "Info: Found entity 2: DE0_SOPC_clock_2_slave_FSM" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_2_master_FSM " "Info: Found entity 3: DE0_SOPC_clock_2_master_FSM" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_2_bit_pipe " "Info: Found entity 4: DE0_SOPC_clock_2_bit_pipe" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_2 " "Info: Found entity 5: DE0_SOPC_clock_2" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_oci_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info: Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_oci_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_dat.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_dat " "Info: Found entity 1: sd_dat" {  } { { "sd_dat.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sd_dat.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpllpll_bb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpllpll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpllpll " "Info: Found entity 1: altpllpll" {  } { { "altpllpll_bb.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpllpll_bb.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sd_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clk " "Info: Found entity 1: sd_clk" {  } { { "sd_clk.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sd_clk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_test_component.v(234) " "Warning (10273): Verilog HDL warning at sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "sdram_test_component.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_test_component.v(235) " "Warning (10273): Verilog HDL warning at sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "sdram_test_component.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_test_component.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_test_component_ram_module " "Info: Found entity 1: sdram_test_component_ram_module" {  } { { "sdram_test_component.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram_test_component.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram_test_component " "Info: Found entity 2: sdram_test_component" {  } { { "sdram_test_component.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram_test_component.v" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info: Found entity 1: sdram_input_efifo_module" {  } { { "sdram.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info: Found entity 2: sdram" {  } { { "sdram.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 158 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_mem " "Info: Found entity 1: onchip_mem" {  } { { "onchip_mem.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/onchip_mem.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_top_0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_master_top_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_top_0-rtl " "Info: Found design unit 1: i2c_master_top_0-rtl" {  } { { "i2c_master_top_0.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/i2c_master_top_0.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top_0 " "Info: Found entity 1: i2c_master_top_0" {  } { { "i2c_master_top_0.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/i2c_master_top_0.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file user_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_timer " "Info: Found entity 1: user_timer" {  } { { "user_timer.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/user_timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_log_module " "Info: Found entity 1: uart_log_module" {  } { { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Info: Found entity 2: uart_tx" {  } { { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart_rx_stimulus_source_character_source_rom_module" {  } { { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 238 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart_rx_stimulus_source " "Info: Found entity 4: uart_rx_stimulus_source" {  } { { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 387 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart_rx " "Info: Found entity 5: uart_rx" {  } { { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 492 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart_regs " "Info: Found entity 6: uart_regs" {  } { { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 750 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart " "Info: Found entity 7: uart" {  } { { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 1038 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sysid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sysid.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switches.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 switches " "Info: Found entity 1: switches" {  } { { "switches.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/switches.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/seg7.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Info: Found entity 1: leds" {  } { { "leds.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/leds.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_light.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_light " "Info: Found entity 1: lcd_light" {  } { { "lcd_light.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/lcd_light.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(61) " "Warning (10273): Verilog HDL warning at lcd.v(61): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/lcd.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info: Found entity 1: lcd" {  } { { "lcd.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/lcd.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 540 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_crossing_bridge.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_crossing_bridge_downstream_fifo " "Info: Found entity 1: clock_crossing_bridge_downstream_fifo" {  } { { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_crossing_bridge_upstream_fifo " "Info: Found entity 2: clock_crossing_bridge_upstream_fifo" {  } { { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 87 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing_bridge " "Info: Found entity 3: clock_crossing_bridge" {  } { { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttons.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Info: Found entity 1: buttons" {  } { { "buttons.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/buttons.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_TOP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE0_TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Info: Found entity 1: DE0_TOP" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Gen " "Info: Found entity 1: VGA_Gen" {  } { { "VGA_Gen.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/VGA_Gen.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "PAT_640x480_GEN PAT_640x480_GEN.v(14) " "Warning (10238): Verilog Module Declaration warning at PAT_640x480_GEN.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"PAT_640x480_GEN\"" {  } { { "PAT_640x480_GEN.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/PAT_640x480_GEN.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PAT_640x480_GEN.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PAT_640x480_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 PAT_640x480_GEN " "Info: Found entity 1: PAT_640x480_GEN" {  } { { "PAT_640x480_GEN.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/PAT_640x480_GEN.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_0.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_0_dffpipe_l2c " "Info: Found entity 1: altpll_0_dffpipe_l2c" {  } { { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altpll_0_stdsync_sv6 " "Info: Found entity 2: altpll_0_stdsync_sv6" {  } { { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 98 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altpll_0_altpll_trn2 " "Info: Found entity 3: altpll_0_altpll_trn2" {  } { { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altpll_0 " "Info: Found entity 4: altpll_0" {  } { { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm-behavioural " "Info: Found design unit 1: my_pwm-behavioural" {  } { { "my_pwm.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm " "Info: Found entity 1: my_pwm" {  } { { "my_pwm.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_pwm_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_0-rtl " "Info: Found design unit 1: my_pwm_0-rtl" {  } { { "my_pwm_0.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_0.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_0 " "Info: Found entity 1: my_pwm_0" {  } { { "my_pwm_0.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_0.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_pwm_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_1-rtl " "Info: Found design unit 1: my_pwm_1-rtl" {  } { { "my_pwm_1.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_1.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_1 " "Info: Found entity 1: my_pwm_1" {  } { { "my_pwm_1.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_1.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_pwm_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_2-rtl " "Info: Found design unit 1: my_pwm_2-rtl" {  } { { "my_pwm_2.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_2.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_2 " "Info: Found entity 1: my_pwm_2" {  } { { "my_pwm_2.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_2.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_pwm_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_3-rtl " "Info: Found design unit 1: my_pwm_3-rtl" {  } { { "my_pwm_3.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_3.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_3 " "Info: Found entity 1: my_pwm_3" {  } { { "my_pwm_3.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_3.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_pwm_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_4-rtl " "Info: Found design unit 1: my_pwm_4-rtl" {  } { { "my_pwm_4.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_4.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_4 " "Info: Found entity 1: my_pwm_4" {  } { { "my_pwm_4.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_4.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_pwm_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_5-rtl " "Info: Found design unit 1: my_pwm_5-rtl" {  } { { "my_pwm_5.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_5.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_5 " "Info: Found entity 1: my_pwm_5" {  } { { "my_pwm_5.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_5.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1501) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1501): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1501 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1503) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1503): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1503 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1659) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1659): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1659 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2578) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2578): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2578 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(316) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(316): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(326) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(326): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(336) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(336): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(680) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(680): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Info: Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT DE0_TOP.v(207) " "Warning (10034): Output port \"GPIO1_CLKOUT\" at DE0_TOP.v(207) has no driver" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_SOPC.v 71 71 " "Warning: Using design file DE0_SOPC.v, which is not specified as a design file for the current project, but contains definitions for 71 design units and 71 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_0_in_arbitrator " "Info: Found entity 1: DE0_SOPC_clock_0_in_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_0_out_arbitrator " "Info: Found entity 2: DE0_SOPC_clock_0_out_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 345 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_1_in_arbitrator " "Info: Found entity 3: DE0_SOPC_clock_1_in_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 555 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_1_out_arbitrator " "Info: Found entity 4: DE0_SOPC_clock_1_out_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 847 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_2_in_arbitrator " "Info: Found entity 5: DE0_SOPC_clock_2_in_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 1057 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 DE0_SOPC_clock_2_out_arbitrator " "Info: Found entity 6: DE0_SOPC_clock_2_out_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 1359 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 DE0_SOPC_clock_3_in_arbitrator " "Info: Found entity 7: DE0_SOPC_clock_3_in_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 1565 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 DE0_SOPC_clock_3_out_arbitrator " "Info: Found entity 8: DE0_SOPC_clock_3_out_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 1872 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 DE0_SOPC_clock_4_in_arbitrator " "Info: Found entity 9: DE0_SOPC_clock_4_in_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 2078 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 DE0_SOPC_clock_4_out_arbitrator " "Info: Found entity 10: DE0_SOPC_clock_4_out_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 2385 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 DE0_SOPC_clock_5_in_arbitrator " "Info: Found entity 11: DE0_SOPC_clock_5_in_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 2591 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 DE0_SOPC_clock_5_out_arbitrator " "Info: Found entity 12: DE0_SOPC_clock_5_out_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 2898 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 DE0_SOPC_clock_6_in_arbitrator " "Info: Found entity 13: DE0_SOPC_clock_6_in_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 3104 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 DE0_SOPC_clock_6_out_arbitrator " "Info: Found entity 14: DE0_SOPC_clock_6_out_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 3411 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 DE0_SOPC_clock_7_in_arbitrator " "Info: Found entity 15: DE0_SOPC_clock_7_in_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 3617 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 DE0_SOPC_clock_7_out_arbitrator " "Info: Found entity 16: DE0_SOPC_clock_7_out_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 3924 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 DE0_SOPC_clock_8_in_arbitrator " "Info: Found entity 17: DE0_SOPC_clock_8_in_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 4130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 DE0_SOPC_clock_8_out_arbitrator " "Info: Found entity 18: DE0_SOPC_clock_8_out_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 4437 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 altpll_0_pll_slave_arbitrator " "Info: Found entity 19: altpll_0_pll_slave_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 4643 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 buttons_s1_arbitrator " "Info: Found entity 20: buttons_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 4914 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module " "Info: Found entity 21: rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 5196 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 clock_crossing_bridge_s1_arbitrator " "Info: Found entity 22: clock_crossing_bridge_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 6497 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 clock_crossing_bridge_m1_arbitrator " "Info: Found entity 23: clock_crossing_bridge_m1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 6836 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 clock_crossing_bridge_bridge_arbitrator " "Info: Found entity 24: clock_crossing_bridge_bridge_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 7519 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_jtag_debug_module_arbitrator " "Info: Found entity 25: cpu_jtag_debug_module_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 7535 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 26: buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 7969 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 27: port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8017 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 28: profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8065 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 29: switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 30: timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 31: uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 32: user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8257 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 cpu_data_master_arbitrator " "Info: Found entity 33: cpu_data_master_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8305 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 cpu_instruction_master_arbitrator " "Info: Found entity 34: cpu_instruction_master_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8725 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 35: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8966 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 key_out_s1_arbitrator " "Info: Found entity 36: key_out_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 9275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 lcd_control_slave_arbitrator " "Info: Found entity 37: lcd_control_slave_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 9549 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 lcd_light_s1_arbitrator " "Info: Found entity 38: lcd_light_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 9856 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 leds_s1_arbitrator " "Info: Found entity 39: leds_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 10130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 my_pwm_0_avalon_slave_0_arbitrator " "Info: Found entity 40: my_pwm_0_avalon_slave_0_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 10404 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 my_pwm_1_avalon_slave_0_arbitrator " "Info: Found entity 41: my_pwm_1_avalon_slave_0_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 10673 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 my_pwm_2_avalon_slave_0_arbitrator " "Info: Found entity 42: my_pwm_2_avalon_slave_0_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 10942 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 my_pwm_3_avalon_slave_0_arbitrator " "Info: Found entity 43: my_pwm_3_avalon_slave_0_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 11211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 my_pwm_4_avalon_slave_0_arbitrator " "Info: Found entity 44: my_pwm_4_avalon_slave_0_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 11480 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 my_pwm_5_avalon_slave_0_arbitrator " "Info: Found entity 45: my_pwm_5_avalon_slave_0_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 11749 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 onchip_mem_s1_arbitrator " "Info: Found entity 46: onchip_mem_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 12018 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "47 port_a_s1_arbitrator " "Info: Found entity 47: port_a_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 12487 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "48 profile_timer_s1_arbitrator " "Info: Found entity 48: profile_timer_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 12769 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "49 sd_clk_s1_arbitrator " "Info: Found entity 49: sd_clk_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 13051 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "50 sd_cmd_s1_arbitrator " "Info: Found entity 50: sd_cmd_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 13325 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "51 sd_dat_s1_arbitrator " "Info: Found entity 51: sd_dat_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 13599 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "52 sd_wp_n_s1_arbitrator " "Info: Found entity 52: sd_wp_n_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 13873 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "53 rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module " "Info: Found entity 53: rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 14129 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "54 rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module " "Info: Found entity 54: rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 14480 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "55 sdram_s1_arbitrator " "Info: Found entity 55: sdram_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 14831 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "56 seg7_s1_arbitrator " "Info: Found entity 56: seg7_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 15324 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "57 switches_s1_arbitrator " "Info: Found entity 57: switches_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 15598 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "58 sysid_control_slave_arbitrator " "Info: Found entity 58: sysid_control_slave_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 15880 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "59 timer_s1_arbitrator " "Info: Found entity 59: timer_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 16136 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "60 tristate_bridge_avalon_slave_arbitrator " "Info: Found entity 60: tristate_bridge_avalon_slave_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 16418 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "61 tristate_bridge_bridge_arbitrator " "Info: Found entity 61: tristate_bridge_bridge_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 17128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "62 uart_s1_arbitrator " "Info: Found entity 62: uart_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 17144 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "63 user_timer_s1_arbitrator " "Info: Found entity 63: user_timer_s1_arbitrator" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 17452 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "64 DE0_SOPC_reset_pll_cpu_domain_synch_module " "Info: Found entity 64: DE0_SOPC_reset_pll_cpu_domain_synch_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 17734 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "65 DE0_SOPC_reset_pll_io_domain_synch_module " "Info: Found entity 65: DE0_SOPC_reset_pll_io_domain_synch_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 17782 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "66 DE0_SOPC_reset_clk_domain_synch_module " "Info: Found entity 66: DE0_SOPC_reset_clk_domain_synch_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 17830 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "67 DE0_SOPC_reset_pll_sdram_domain_synch_module " "Info: Found entity 67: DE0_SOPC_reset_pll_sdram_domain_synch_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 17878 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "68 DE0_SOPC " "Info: Found entity 68: DE0_SOPC" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 17926 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "69 cfi_flash_lane0_module " "Info: Found entity 69: cfi_flash_lane0_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 21127 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "70 cfi_flash_lane1_module " "Info: Found entity 70: cfi_flash_lane1_module" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 21219 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "71 cfi_flash " "Info: Found entity 71: cfi_flash" {  } { { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 21311 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC DE0_SOPC:DE0_SOPC_inst " "Info: Elaborating entity \"DE0_SOPC\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\"" {  } { { "DE0_TOP.v" "DE0_SOPC_inst" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in " "Info: Elaborating entity \"DE0_SOPC_clock_0_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_0_in" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 18870 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0_out_arbitrator:the_DE0_SOPC_clock_0_out " "Info: Elaborating entity \"DE0_SOPC_clock_0_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0_out_arbitrator:the_DE0_SOPC_clock_0_out\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_0_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 18893 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0 " "Info: Elaborating entity \"DE0_SOPC_clock_0\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 18919 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_SOPC_clock_0.v" "the_altera_std_synchronizer" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 515 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 515 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE0_SOPC_clock_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 515 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"DE0_SOPC_clock_0_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_0.v" "read_done_edge_to_pulse" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_slave_FSM:slave_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_0_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_0.v" "slave_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_master_FSM:master_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_0_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_0.v" "master_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"DE0_SOPC_clock_0_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_0.v" "endofpacket_bit_pipe" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in " "Info: Elaborating entity \"DE0_SOPC_clock_1_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_1_in" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 18945 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1_out_arbitrator:the_DE0_SOPC_clock_1_out " "Info: Elaborating entity \"DE0_SOPC_clock_1_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1_out_arbitrator:the_DE0_SOPC_clock_1_out\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_1_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 18968 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1 " "Info: Elaborating entity \"DE0_SOPC_clock_1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 18994 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"DE0_SOPC_clock_1_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_1.v" "read_done_edge_to_pulse" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_slave_FSM:slave_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_1_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_1.v" "slave_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_master_FSM:master_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_1_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_1.v" "master_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"DE0_SOPC_clock_1_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_1.v" "endofpacket_bit_pipe" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in " "Info: Elaborating entity \"DE0_SOPC_clock_2_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_2_in" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19024 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2_out_arbitrator:the_DE0_SOPC_clock_2_out " "Info: Elaborating entity \"DE0_SOPC_clock_2_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2_out_arbitrator:the_DE0_SOPC_clock_2_out\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_2_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19045 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2 " "Info: Elaborating entity \"DE0_SOPC_clock_2\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_2" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19071 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"DE0_SOPC_clock_2_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_2.v" "read_done_edge_to_pulse" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_slave_FSM:slave_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_2_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_2.v" "slave_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_master_FSM:master_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_2_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_2.v" "master_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"DE0_SOPC_clock_2_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_2.v" "endofpacket_bit_pipe" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3_in_arbitrator:the_DE0_SOPC_clock_3_in " "Info: Elaborating entity \"DE0_SOPC_clock_3_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3_in_arbitrator:the_DE0_SOPC_clock_3_in\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_3_in" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3_out_arbitrator:the_DE0_SOPC_clock_3_out " "Info: Elaborating entity \"DE0_SOPC_clock_3_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3_out_arbitrator:the_DE0_SOPC_clock_3_out\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_3_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_SOPC_clock_3.v 5 5 " "Warning: Using design file DE0_SOPC_clock_3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_3_edge_to_pulse " "Info: Found entity 1: DE0_SOPC_clock_3_edge_to_pulse" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_3_slave_FSM " "Info: Found entity 2: DE0_SOPC_clock_3_slave_FSM" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_3_master_FSM " "Info: Found entity 3: DE0_SOPC_clock_3_master_FSM" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_3_bit_pipe " "Info: Found entity 4: DE0_SOPC_clock_3_bit_pipe" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_3 " "Info: Found entity 5: DE0_SOPC_clock_3" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_3.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_3.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_3.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_3.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_3.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_3.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_3.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_3.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_3.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_3.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_3.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_3.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_3.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_3.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_3.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_3.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_3.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3 " "Info: Elaborating entity \"DE0_SOPC_clock_3\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_3" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"DE0_SOPC_clock_3_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_3.v" "read_done_edge_to_pulse" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_slave_FSM:slave_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_3_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_3.v" "slave_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_master_FSM:master_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_3_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_3.v" "master_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"DE0_SOPC_clock_3_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_3.v" "endofpacket_bit_pipe" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_3.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4_in_arbitrator:the_DE0_SOPC_clock_4_in " "Info: Elaborating entity \"DE0_SOPC_clock_4_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4_in_arbitrator:the_DE0_SOPC_clock_4_in\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_4_in" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4_out_arbitrator:the_DE0_SOPC_clock_4_out " "Info: Elaborating entity \"DE0_SOPC_clock_4_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4_out_arbitrator:the_DE0_SOPC_clock_4_out\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_4_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_SOPC_clock_4.v 5 5 " "Warning: Using design file DE0_SOPC_clock_4.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_4_edge_to_pulse " "Info: Found entity 1: DE0_SOPC_clock_4_edge_to_pulse" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_4_slave_FSM " "Info: Found entity 2: DE0_SOPC_clock_4_slave_FSM" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_4_master_FSM " "Info: Found entity 3: DE0_SOPC_clock_4_master_FSM" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_4_bit_pipe " "Info: Found entity 4: DE0_SOPC_clock_4_bit_pipe" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_4 " "Info: Found entity 5: DE0_SOPC_clock_4" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_4.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_4.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_4.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_4.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_4.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_4.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_4.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_4.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_4.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_4.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_4.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_4.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_4.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_4.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_4.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_4.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_4.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4 " "Info: Elaborating entity \"DE0_SOPC_clock_4\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_4" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"DE0_SOPC_clock_4_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_4.v" "read_done_edge_to_pulse" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_slave_FSM:slave_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_4_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_4.v" "slave_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_master_FSM:master_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_4_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_4.v" "master_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"DE0_SOPC_clock_4_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_4.v" "endofpacket_bit_pipe" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_4.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5_in_arbitrator:the_DE0_SOPC_clock_5_in " "Info: Elaborating entity \"DE0_SOPC_clock_5_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5_in_arbitrator:the_DE0_SOPC_clock_5_in\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_5_in" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19258 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5_out_arbitrator:the_DE0_SOPC_clock_5_out " "Info: Elaborating entity \"DE0_SOPC_clock_5_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5_out_arbitrator:the_DE0_SOPC_clock_5_out\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_5_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_SOPC_clock_5.v 5 5 " "Warning: Using design file DE0_SOPC_clock_5.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_5_edge_to_pulse " "Info: Found entity 1: DE0_SOPC_clock_5_edge_to_pulse" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_5_slave_FSM " "Info: Found entity 2: DE0_SOPC_clock_5_slave_FSM" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_5_master_FSM " "Info: Found entity 3: DE0_SOPC_clock_5_master_FSM" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_5_bit_pipe " "Info: Found entity 4: DE0_SOPC_clock_5_bit_pipe" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_5 " "Info: Found entity 5: DE0_SOPC_clock_5" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_5.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_5.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_5.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_5.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_5.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_5.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_5.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_5.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_5.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_5.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_5.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_5.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_5.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_5.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_5.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_5.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_5.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5 " "Info: Elaborating entity \"DE0_SOPC_clock_5\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_5" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"DE0_SOPC_clock_5_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_5.v" "read_done_edge_to_pulse" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_slave_FSM:slave_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_5_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_5.v" "slave_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_master_FSM:master_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_5_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_5.v" "master_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"DE0_SOPC_clock_5_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_5.v" "endofpacket_bit_pipe" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_5.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6_in_arbitrator:the_DE0_SOPC_clock_6_in " "Info: Elaborating entity \"DE0_SOPC_clock_6_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6_in_arbitrator:the_DE0_SOPC_clock_6_in\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_6_in" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19336 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6_out_arbitrator:the_DE0_SOPC_clock_6_out " "Info: Elaborating entity \"DE0_SOPC_clock_6_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6_out_arbitrator:the_DE0_SOPC_clock_6_out\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_6_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19357 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_SOPC_clock_6.v 5 5 " "Warning: Using design file DE0_SOPC_clock_6.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_6_edge_to_pulse " "Info: Found entity 1: DE0_SOPC_clock_6_edge_to_pulse" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_6_slave_FSM " "Info: Found entity 2: DE0_SOPC_clock_6_slave_FSM" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_6_master_FSM " "Info: Found entity 3: DE0_SOPC_clock_6_master_FSM" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_6_bit_pipe " "Info: Found entity 4: DE0_SOPC_clock_6_bit_pipe" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_6 " "Info: Found entity 5: DE0_SOPC_clock_6" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_6.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_6.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_6.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_6.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_6.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_6.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_6.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_6.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_6.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_6.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_6.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_6.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_6.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_6.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_6.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_6.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_6.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6 " "Info: Elaborating entity \"DE0_SOPC_clock_6\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_6" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19383 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"DE0_SOPC_clock_6_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_6.v" "read_done_edge_to_pulse" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_slave_FSM:slave_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_6_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_6.v" "slave_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_master_FSM:master_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_6_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_6.v" "master_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"DE0_SOPC_clock_6_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_6.v" "endofpacket_bit_pipe" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_6.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7_in_arbitrator:the_DE0_SOPC_clock_7_in " "Info: Elaborating entity \"DE0_SOPC_clock_7_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7_in_arbitrator:the_DE0_SOPC_clock_7_in\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_7_in" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19414 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7_out_arbitrator:the_DE0_SOPC_clock_7_out " "Info: Elaborating entity \"DE0_SOPC_clock_7_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7_out_arbitrator:the_DE0_SOPC_clock_7_out\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_7_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_SOPC_clock_7.v 5 5 " "Warning: Using design file DE0_SOPC_clock_7.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_7_edge_to_pulse " "Info: Found entity 1: DE0_SOPC_clock_7_edge_to_pulse" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_7_slave_FSM " "Info: Found entity 2: DE0_SOPC_clock_7_slave_FSM" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_7_master_FSM " "Info: Found entity 3: DE0_SOPC_clock_7_master_FSM" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_7_bit_pipe " "Info: Found entity 4: DE0_SOPC_clock_7_bit_pipe" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_7 " "Info: Found entity 5: DE0_SOPC_clock_7" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_7.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_7.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_7.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_7.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_7.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_7.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_7.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_7.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_7.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_7.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_7.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_7.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_7.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_7.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_7.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_7.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7 " "Info: Elaborating entity \"DE0_SOPC_clock_7\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_7" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19461 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"DE0_SOPC_clock_7_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_7.v" "read_done_edge_to_pulse" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_slave_FSM:slave_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_7_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_7.v" "slave_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_master_FSM:master_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_7_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_7.v" "master_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"DE0_SOPC_clock_7_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_7.v" "endofpacket_bit_pipe" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_7.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8_in_arbitrator:the_DE0_SOPC_clock_8_in " "Info: Elaborating entity \"DE0_SOPC_clock_8_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8_in_arbitrator:the_DE0_SOPC_clock_8_in\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_8_in" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19492 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8_out_arbitrator:the_DE0_SOPC_clock_8_out " "Info: Elaborating entity \"DE0_SOPC_clock_8_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8_out_arbitrator:the_DE0_SOPC_clock_8_out\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_8_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19513 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_SOPC_clock_8.v 5 5 " "Warning: Using design file DE0_SOPC_clock_8.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_8_edge_to_pulse " "Info: Found entity 1: DE0_SOPC_clock_8_edge_to_pulse" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_8_slave_FSM " "Info: Found entity 2: DE0_SOPC_clock_8_slave_FSM" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_8_master_FSM " "Info: Found entity 3: DE0_SOPC_clock_8_master_FSM" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_8_bit_pipe " "Info: Found entity 4: DE0_SOPC_clock_8_bit_pipe" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_8 " "Info: Found entity 5: DE0_SOPC_clock_8" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_8.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_8.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_8.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_8.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_8.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_8.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_8.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_8.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_8.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_8.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_8.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_8.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_8.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_8.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_8.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_8.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_8.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8 " "Info: Elaborating entity \"DE0_SOPC_clock_8\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\"" {  } { { "DE0_SOPC.v" "the_DE0_SOPC_clock_8" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19539 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"DE0_SOPC_clock_8_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_8.v" "read_done_edge_to_pulse" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_slave_FSM:slave_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_8_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_8.v" "slave_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_master_FSM:master_FSM " "Info: Elaborating entity \"DE0_SOPC_clock_8_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_8.v" "master_FSM" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"DE0_SOPC_clock_8_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_8.v" "endofpacket_bit_pipe" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_8.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_pll_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave " "Info: Elaborating entity \"altpll_0_pll_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave\"" {  } { { "DE0_SOPC.v" "the_altpll_0_pll_slave" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19561 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0 DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0 " "Info: Elaborating entity \"altpll_0\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\"" {  } { { "DE0_SOPC.v" "the_altpll_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19591 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_stdsync_sv6 DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_stdsync_sv6:stdsync2 " "Info: Elaborating entity \"altpll_0_stdsync_sv6\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_stdsync_sv6:stdsync2\"" {  } { { "altpll_0.v" "stdsync2" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 276 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_dffpipe_l2c DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_stdsync_sv6:stdsync2\|altpll_0_dffpipe_l2c:dffpipe3 " "Info: Elaborating entity \"altpll_0_dffpipe_l2c\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_stdsync_sv6:stdsync2\|altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "altpll_0.v" "dffpipe3" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_altpll_trn2 DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1 " "Info: Elaborating entity \"altpll_0_altpll_trn2\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\"" {  } { { "altpll_0.v" "sd1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 282 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|buttons_s1_arbitrator:the_buttons_s1 " "Info: Elaborating entity \"buttons_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|buttons_s1_arbitrator:the_buttons_s1\"" {  } { { "DE0_SOPC.v" "the_buttons_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19617 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons DE0_SOPC:DE0_SOPC_inst\|buttons:the_buttons " "Info: Elaborating entity \"buttons\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|buttons:the_buttons\"" {  } { { "DE0_SOPC.v" "the_buttons" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19630 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1 " "Info: Elaborating entity \"clock_crossing_bridge_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1\"" {  } { { "DE0_SOPC.v" "the_clock_crossing_bridge_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19662 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1\"" {  } { { "DE0_SOPC.v" "rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 6712 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge_m1_arbitrator DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1 " "Info: Elaborating entity \"clock_crossing_bridge_m1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1\"" {  } { { "DE0_SOPC.v" "the_clock_crossing_bridge_m1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19831 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge " "Info: Elaborating entity \"clock_crossing_bridge\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\"" {  } { { "DE0_SOPC.v" "the_clock_crossing_bridge" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19859 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge_downstream_fifo DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo " "Info: Elaborating entity \"clock_crossing_bridge_downstream_fifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\"" {  } { { "clock_crossing_bridge.v" "the_downstream_fifo" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_bridge.v" "downstream_fifo" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Info: Parameter \"lpm_width\" = \"52\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4uf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_4uf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4uf1 " "Info: Found entity 1: dcfifo_4uf1" {  } { { "db/dcfifo_4uf1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4uf1 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated " "Info: Elaborating entity \"dcfifo_4uf1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g47.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g47 " "Info: Found entity 1: a_graycounter_g47" {  } { { "db/a_graycounter_g47.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_g47.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g47 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|a_graycounter_g47:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_g47\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\"" {  } { { "db/dcfifo_4uf1.tdf" "rdptr_g1p" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_cic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cic " "Info: Found entity 1: a_graycounter_cic" {  } { { "db/a_graycounter_cic.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_cic.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cic DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|a_graycounter_cic:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_cic\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|a_graycounter_cic:wrptr_g1p\"" {  } { { "db/dcfifo_4uf1.tdf" "wrptr_g1p" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bi31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bi31 " "Info: Found entity 1: altsyncram_bi31" {  } { { "db/altsyncram_bi31.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bi31 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram " "Info: Elaborating entity \"altsyncram_bi31\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\"" {  } { { "db/dcfifo_4uf1.tdf" "fifo_ram" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ekd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ekd " "Info: Found entity 1: alt_synch_pipe_ekd" {  } { { "db/alt_synch_pipe_ekd.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_ekd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ekd DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_ekd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp\"" {  } { { "db/dcfifo_4uf1.tdf" "rs_dgwp" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Info: Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp\|dffpipe_dd9:dffpipe12 " "Info: Elaborating entity \"dffpipe_dd9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp\|dffpipe_dd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ekd.tdf" "dffpipe12" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_ekd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Info: Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp\"" {  } { { "db/dcfifo_4uf1.tdf" "ws_dgrp" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp\|dffpipe_ed9:dffpipe15 " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp\|dffpipe_ed9:dffpipe15\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe15" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_056.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_056 " "Info: Found entity 1: cmpr_056" {  } { { "db/cmpr_056.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/cmpr_056.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_056 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|cmpr_056:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_056\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|cmpr_056:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_4uf1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 76 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_v46.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_v46.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_v46 " "Info: Found entity 1: cmpr_v46" {  } { { "db/cmpr_v46.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/cmpr_v46.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_v46 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|cmpr_v46:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_v46\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|cmpr_v46:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_4uf1.tdf" "rdempty_eq_comp1_msb" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a18.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a18 " "Info: Found entity 1: mux_a18" {  } { { "db/mux_a18.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/mux_a18.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a18 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_a18\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_4uf1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge_upstream_fifo DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo " "Info: Elaborating entity \"clock_crossing_bridge_upstream_fifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\"" {  } { { "clock_crossing_bridge.v" "the_upstream_fifo" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_bridge.v" "upstream_fifo" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 127 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Info: Parameter \"lpm_width\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 127 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u1g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_u1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u1g1 " "Info: Found entity 1: dcfifo_u1g1" {  } { { "db/dcfifo_u1g1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u1g1 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated " "Info: Elaborating entity \"dcfifo_u1g1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jfb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jfb " "Info: Found entity 1: a_gray2bin_jfb" {  } { { "db/a_gray2bin_jfb.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_gray2bin_jfb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jfb DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_gray2bin_jfb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_jfb\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_gray2bin_jfb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_u1g1.tdf" "wrptr_g_gray2bin" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_i47.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_i47 " "Info: Found entity 1: a_graycounter_i47" {  } { { "db/a_graycounter_i47.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_i47.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_i47 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_i47:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_i47\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_i47:rdptr_g1p\"" {  } { { "db/dcfifo_u1g1.tdf" "rdptr_g1p" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eic " "Info: Found entity 1: a_graycounter_eic" {  } { { "db/a_graycounter_eic.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_eic.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eic DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_eic\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\"" {  } { { "db/dcfifo_u1g1.tdf" "wrptr_g1p" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_di31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_di31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_di31 " "Info: Found entity 1: altsyncram_di31" {  } { { "db/altsyncram_di31.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_di31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_di31 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram " "Info: Elaborating entity \"altsyncram_di31\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\"" {  } { { "db/dcfifo_u1g1.tdf" "fifo_ram" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Info: Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\"" {  } { { "db/dcfifo_u1g1.tdf" "rs_dgwp" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info: Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\|dffpipe_fd9:dffpipe12 " "Info: Elaborating entity \"dffpipe_fd9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\|dffpipe_fd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe12" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_brp " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_u1g1.tdf" "ws_brp" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hkd " "Info: Found entity 1: alt_synch_pipe_hkd" {  } { { "db/alt_synch_pipe_hkd.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_hkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hkd DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_hkd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\"" {  } { { "db/dcfifo_u1g1.tdf" "ws_dgrp" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\|dffpipe_hd9:dffpipe16 " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\|dffpipe_hd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_hkd.tdf" "dffpipe16" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_hkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_156.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_156 " "Info: Found entity 1: cmpr_156" {  } { { "db/cmpr_156.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/cmpr_156.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_156 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|cmpr_156:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_156\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|cmpr_156:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u1g1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 87 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "DE0_SOPC.v" "the_cpu_jtag_debug_module" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19895 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "DE0_SOPC.v" "the_cpu_data_master" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19975 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "DE0_SOPC.v" "buttons_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8623 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "DE0_SOPC.v" "port_a_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8666 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "DE0_SOPC.v" "profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8675 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "DE0_SOPC.v" "switches_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "DE0_SOPC.v" "timer_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "DE0_SOPC.v" "uart_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8702 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "DE0_SOPC.v" "user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8711 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator DE0_SOPC:DE0_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "DE0_SOPC.v" "the_cpu_instruction_master" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20014 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\"" {  } { { "DE0_SOPC.v" "the_cpu" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3779 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4262 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 55 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 55 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p9f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p9f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p9f1 " "Info: Found entity 1: altsyncram_p9f1" {  } { { "db/altsyncram_p9f1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_p9f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p9f1 DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p9f1:auto_generated " "Info: Elaborating entity \"altsyncram_p9f1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p9f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 118 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 118 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q9f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9f1 " "Info: Found entity 1: altsyncram_q9f1" {  } { { "db/altsyncram_q9f1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_q9f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q9f1 DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q9f1:auto_generated " "Info: Elaborating entity \"altsyncram_q9f1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q9f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2839 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2859 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 481 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 329 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 329 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6472.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6472 " "Info: Found entity 1: altsyncram_6472" {  } { { "db/altsyncram_6472.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_6472.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6472 DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6472:auto_generated " "Info: Elaborating entity \"altsyncram_6472\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2879 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2910 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2931 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2957 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2976 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2991 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1648 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3010 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1980 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 1990 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2000 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info: Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2009 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3020 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n802.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n802 " "Info: Found entity 1: altsyncram_n802" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n802 DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated " "Info: Elaborating entity \"altsyncram_n802\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3084 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "DE0_SOPC.v" "the_jtag_uart_avalon_jtag_slave" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20074 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\"" {  } { { "DE0_SOPC.v" "the_jtag_uart" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20090 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Info: Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Info: Elaborating entity \"scfifo_aq21\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Info: Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Info: Elaborating entity \"a_dpfifo_h031\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Info: Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/cntr_4n7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Info: Elaborating entity \"cntr_4n7\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Info: Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dpram_ek21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Info: Elaborating entity \"dpram_ek21\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Info: Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_i0m1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dpram_ek21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Info: Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/cntr_omb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Info: Elaborating entity \"cntr_omb\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 777 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 777 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_out_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|key_out_s1_arbitrator:the_key_out_s1 " "Info: Elaborating entity \"key_out_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|key_out_s1_arbitrator:the_key_out_s1\"" {  } { { "DE0_SOPC.v" "the_key_out_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "key_out.v 1 1 " "Warning: Using design file key_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key_out " "Info: Found entity 1: key_out" {  } { { "key_out.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/key_out.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_out DE0_SOPC:DE0_SOPC_inst\|key_out:the_key_out " "Info: Elaborating entity \"key_out\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|key_out:the_key_out\"" {  } { { "DE0_SOPC.v" "the_key_out" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Info: Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "DE0_SOPC.v" "the_lcd_control_slave" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd DE0_SOPC:DE0_SOPC_inst\|lcd:the_lcd " "Info: Elaborating entity \"lcd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|lcd:the_lcd\"" {  } { { "DE0_SOPC.v" "the_lcd" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_light_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|lcd_light_s1_arbitrator:the_lcd_light_s1 " "Info: Elaborating entity \"lcd_light_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|lcd_light_s1_arbitrator:the_lcd_light_s1\"" {  } { { "DE0_SOPC.v" "the_lcd_light_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_light DE0_SOPC:DE0_SOPC_inst\|lcd_light:the_lcd_light " "Info: Elaborating entity \"lcd_light\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|lcd_light:the_lcd_light\"" {  } { { "DE0_SOPC.v" "the_lcd_light" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|leds_s1_arbitrator:the_leds_s1 " "Info: Elaborating entity \"leds_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|leds_s1_arbitrator:the_leds_s1\"" {  } { { "DE0_SOPC.v" "the_leds_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds DE0_SOPC:DE0_SOPC_inst\|leds:the_leds " "Info: Elaborating entity \"leds\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|leds:the_leds\"" {  } { { "DE0_SOPC.v" "the_leds" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_0_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0 " "Info: Elaborating entity \"my_pwm_0_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0\"" {  } { { "DE0_SOPC.v" "the_my_pwm_0_avalon_slave_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_0 DE0_SOPC:DE0_SOPC_inst\|my_pwm_0:the_my_pwm_0 " "Info: Elaborating entity \"my_pwm_0\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_0:the_my_pwm_0\"" {  } { { "DE0_SOPC.v" "the_my_pwm_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm DE0_SOPC:DE0_SOPC_inst\|my_pwm_0:the_my_pwm_0\|my_pwm:my_pwm_0 " "Info: Elaborating entity \"my_pwm\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_0:the_my_pwm_0\|my_pwm:my_pwm_0\"" {  } { { "my_pwm_0.vhd" "my_pwm_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm_0.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_1_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0 " "Info: Elaborating entity \"my_pwm_1_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0\"" {  } { { "DE0_SOPC.v" "the_my_pwm_1_avalon_slave_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20297 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_1 DE0_SOPC:DE0_SOPC_inst\|my_pwm_1:the_my_pwm_1 " "Info: Elaborating entity \"my_pwm_1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_1:the_my_pwm_1\"" {  } { { "DE0_SOPC.v" "the_my_pwm_1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20309 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_2_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0 " "Info: Elaborating entity \"my_pwm_2_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0\"" {  } { { "DE0_SOPC.v" "the_my_pwm_2_avalon_slave_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_2 DE0_SOPC:DE0_SOPC_inst\|my_pwm_2:the_my_pwm_2 " "Info: Elaborating entity \"my_pwm_2\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_2:the_my_pwm_2\"" {  } { { "DE0_SOPC.v" "the_my_pwm_2" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20343 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_3_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0 " "Info: Elaborating entity \"my_pwm_3_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0\"" {  } { { "DE0_SOPC.v" "the_my_pwm_3_avalon_slave_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20365 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_3 DE0_SOPC:DE0_SOPC_inst\|my_pwm_3:the_my_pwm_3 " "Info: Elaborating entity \"my_pwm_3\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_3:the_my_pwm_3\"" {  } { { "DE0_SOPC.v" "the_my_pwm_3" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20377 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_4_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0 " "Info: Elaborating entity \"my_pwm_4_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0\"" {  } { { "DE0_SOPC.v" "the_my_pwm_4_avalon_slave_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_4 DE0_SOPC:DE0_SOPC_inst\|my_pwm_4:the_my_pwm_4 " "Info: Elaborating entity \"my_pwm_4\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_4:the_my_pwm_4\"" {  } { { "DE0_SOPC.v" "the_my_pwm_4" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20411 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_5_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0 " "Info: Elaborating entity \"my_pwm_5_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0\"" {  } { { "DE0_SOPC.v" "the_my_pwm_5_avalon_slave_0" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20433 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_5 DE0_SOPC:DE0_SOPC_inst\|my_pwm_5:the_my_pwm_5 " "Info: Elaborating entity \"my_pwm_5\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_5:the_my_pwm_5\"" {  } { { "DE0_SOPC.v" "the_my_pwm_5" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20445 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1 " "Info: Elaborating entity \"onchip_mem_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\"" {  } { { "DE0_SOPC.v" "the_onchip_mem_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20478 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem " "Info: Elaborating entity \"onchip_mem\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\"" {  } { { "DE0_SOPC.v" "the_onchip_mem" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20491 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.v" "the_altsyncram" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/onchip_mem.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/onchip_mem.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Info: Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 7680 " "Info: Parameter \"maximum_depth\" = \"7680\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7680 " "Info: Parameter \"numwords_a\" = \"7680\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onchip_mem.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/onchip_mem.v" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_smb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smb1 " "Info: Found entity 1: altsyncram_smb1" {  } { { "db/altsyncram_smb1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_smb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smb1 DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_smb1:auto_generated " "Info: Elaborating entity \"altsyncram_smb1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_smb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_a_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|port_a_s1_arbitrator:the_port_a_s1 " "Info: Elaborating entity \"port_a_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|port_a_s1_arbitrator:the_port_a_s1\"" {  } { { "DE0_SOPC.v" "the_port_a_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20517 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_a DE0_SOPC:DE0_SOPC_inst\|port_a:the_port_a " "Info: Elaborating entity \"port_a\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|port_a:the_port_a\"" {  } { { "DE0_SOPC.v" "the_port_a" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20530 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "profile_timer_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|profile_timer_s1_arbitrator:the_profile_timer_s1 " "Info: Elaborating entity \"profile_timer_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|profile_timer_s1_arbitrator:the_profile_timer_s1\"" {  } { { "DE0_SOPC.v" "the_profile_timer_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20556 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "profile_timer DE0_SOPC:DE0_SOPC_inst\|profile_timer:the_profile_timer " "Info: Elaborating entity \"profile_timer\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|profile_timer:the_profile_timer\"" {  } { { "DE0_SOPC.v" "the_profile_timer" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20568 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1 " "Info: Elaborating entity \"sd_clk_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1\"" {  } { { "DE0_SOPC.v" "the_sd_clk_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20592 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk DE0_SOPC:DE0_SOPC_inst\|sd_clk:the_sd_clk " "Info: Elaborating entity \"sd_clk\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_clk:the_sd_clk\"" {  } { { "DE0_SOPC.v" "the_sd_clk" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1 " "Info: Elaborating entity \"sd_cmd_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\"" {  } { { "DE0_SOPC.v" "the_sd_cmd_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd DE0_SOPC:DE0_SOPC_inst\|sd_cmd:the_sd_cmd " "Info: Elaborating entity \"sd_cmd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_cmd:the_sd_cmd\"" {  } { { "DE0_SOPC.v" "the_sd_cmd" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20640 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1 " "Info: Elaborating entity \"sd_dat_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1\"" {  } { { "DE0_SOPC.v" "the_sd_dat_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20664 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat DE0_SOPC:DE0_SOPC_inst\|sd_dat:the_sd_dat " "Info: Elaborating entity \"sd_dat\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_dat:the_sd_dat\"" {  } { { "DE0_SOPC.v" "the_sd_dat" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20676 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1 " "Info: Elaborating entity \"sd_wp_n_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1\"" {  } { { "DE0_SOPC.v" "the_sd_wp_n_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20696 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n DE0_SOPC:DE0_SOPC_inst\|sd_wp_n:the_sd_wp_n " "Info: Elaborating entity \"sd_wp_n\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_wp_n:the_sd_wp_n\"" {  } { { "DE0_SOPC.v" "the_sd_wp_n" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20705 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1 " "Info: Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "DE0_SOPC.v" "the_sdram_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20744 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1\"" {  } { { "DE0_SOPC.v" "rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 15102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1\"" {  } { { "DE0_SOPC.v" "rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 15141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram " "Info: Elaborating entity \"sdram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\"" {  } { { "DE0_SOPC.v" "the_sdram" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20768 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info: Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.v" "the_sdram_input_efifo_module" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|seg7_s1_arbitrator:the_seg7_s1 " "Info: Elaborating entity \"seg7_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|seg7_s1_arbitrator:the_seg7_s1\"" {  } { { "DE0_SOPC.v" "the_seg7_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20792 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 DE0_SOPC:DE0_SOPC_inst\|seg7:the_seg7 " "Info: Elaborating entity \"seg7\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|seg7:the_seg7\"" {  } { { "DE0_SOPC.v" "the_seg7" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20804 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switches_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|switches_s1_arbitrator:the_switches_s1 " "Info: Elaborating entity \"switches_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|switches_s1_arbitrator:the_switches_s1\"" {  } { { "DE0_SOPC.v" "the_switches_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20830 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switches DE0_SOPC:DE0_SOPC_inst\|switches:the_switches " "Info: Elaborating entity \"switches\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|switches:the_switches\"" {  } { { "DE0_SOPC.v" "the_switches" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20843 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "DE0_SOPC.v" "the_sysid_control_slave" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20863 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid DE0_SOPC:DE0_SOPC_inst\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sysid:the_sysid\"" {  } { { "DE0_SOPC.v" "the_sysid" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20871 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|timer_s1_arbitrator:the_timer_s1 " "Info: Elaborating entity \"timer_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|timer_s1_arbitrator:the_timer_s1\"" {  } { { "DE0_SOPC.v" "the_timer_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20897 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer DE0_SOPC:DE0_SOPC_inst\|timer:the_timer " "Info: Elaborating entity \"timer\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|timer:the_timer\"" {  } { { "DE0_SOPC.v" "the_timer" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20909 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_bridge_avalon_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave " "Info: Elaborating entity \"tristate_bridge_avalon_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave\"" {  } { { "DE0_SOPC.v" "the_tristate_bridge_avalon_slave" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20945 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|uart_s1_arbitrator:the_uart_s1 " "Info: Elaborating entity \"uart_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart_s1_arbitrator:the_uart_s1\"" {  } { { "DE0_SOPC.v" "the_uart_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20977 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart DE0_SOPC:DE0_SOPC_inst\|uart:the_uart " "Info: Elaborating entity \"uart\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\"" {  } { { "DE0_SOPC.v" "the_uart" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20997 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_tx:the_uart_tx " "Info: Elaborating entity \"uart_tx\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_tx:the_uart_tx\"" {  } { { "uart.v" "the_uart_tx" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 1116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_rx:the_uart_rx " "Info: Elaborating entity \"uart_rx\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\"" {  } { { "uart.v" "the_uart_rx" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 1134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_stimulus_source DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source " "Info: Elaborating entity \"uart_rx_stimulus_source\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source\"" {  } { { "uart.v" "the_uart_rx_stimulus_source" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 569 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_regs:the_uart_regs " "Info: Elaborating entity \"uart_regs\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_regs:the_uart_regs\"" {  } { { "uart.v" "the_uart_regs" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 1167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_timer_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|user_timer_s1_arbitrator:the_user_timer_s1 " "Info: Elaborating entity \"user_timer_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|user_timer_s1_arbitrator:the_user_timer_s1\"" {  } { { "DE0_SOPC.v" "the_user_timer_s1" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 21023 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_timer DE0_SOPC:DE0_SOPC_inst\|user_timer:the_user_timer " "Info: Elaborating entity \"user_timer\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|user_timer:the_user_timer\"" {  } { { "DE0_SOPC.v" "the_user_timer" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 21035 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_reset_pll_cpu_domain_synch_module DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch " "Info: Elaborating entity \"DE0_SOPC_reset_pll_cpu_domain_synch_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch\"" {  } { { "DE0_SOPC.v" "DE0_SOPC_reset_pll_cpu_domain_synch" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 21044 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_reset_pll_io_domain_synch_module DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch " "Info: Elaborating entity \"DE0_SOPC_reset_pll_io_domain_synch_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch\"" {  } { { "DE0_SOPC.v" "DE0_SOPC_reset_pll_io_domain_synch" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 21062 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_reset_clk_domain_synch_module DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch " "Info: Elaborating entity \"DE0_SOPC_reset_clk_domain_synch_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch\"" {  } { { "DE0_SOPC.v" "DE0_SOPC_reset_clk_domain_synch" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 21071 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_reset_pll_sdram_domain_synch_module DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch " "Info: Elaborating entity \"DE0_SOPC_reset_pll_sdram_domain_synch_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch\"" {  } { { "DE0_SOPC.v" "DE0_SOPC_reset_pll_sdram_domain_synch" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 21080 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4741 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 20042 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_di31.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_di31.tdf" 41 2 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 127 0 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 334 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19859 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[1\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 73 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19859 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[2\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 105 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19859 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[3\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 137 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19859 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[8\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 297 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19859 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[9\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 329 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19859 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[10\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 361 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19859 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "seg7.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/seg7.v" 57 -1 0 } } { "leds.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/leds.v" 57 -1 0 } } { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 89 -1 0 } } { "sdram.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 440 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 16476 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 16473 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 16475 -1 0 } } { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 105 -1 0 } } { "sdram.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 354 -1 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 4116 -1 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3143 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 16852 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 8394 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 5216 -1 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 57 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 61 2 0 } } { "db/a_graycounter_g47.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_g47.tdf" 32 2 0 } } { "my_pwm.vhd" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/my_pwm.vhd" 62 -1 0 } } { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 606 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 14149 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 15196 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 14500 -1 0 } } { "sdram.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/sdram.v" 304 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 16584 -1 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 7837 -1 0 } } { "db/a_graycounter_cic.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_cic.tdf" 32 2 0 } } { "jtag_uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 561 -1 0 } } { "db/a_graycounter_g47.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_g47.tdf" 40 2 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 591 -1 0 } } { "cpu.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/cpu.v" 3715 -1 0 } } { "db/a_graycounter_cic.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_cic.tdf" 40 2 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 63 2 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 67 2 0 } } { "db/a_graycounter_eic.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_eic.tdf" 32 2 0 } } { "alt_jtag_atlantic.v" "" { Text "/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 87 -1 0 } } { "db/a_graycounter_i47.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_i47.tdf" 32 2 0 } } { "db/a_graycounter_eic.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_eic.tdf" 42 2 0 } } { "alt_jtag_atlantic.v" "" { Text "/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 222 -1 0 } } { "db/a_graycounter_i47.tdf" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_i47.tdf" 42 2 0 } } { "uart.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/uart.v" 88 -1 0 } } { "profile_timer.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/profile_timer.v" 180 -1 0 } } { "timer.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/timer.v" 166 -1 0 } } { "user_timer.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/user_timer.v" 166 -1 0 } } { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 260 -1 0 } } { "user_timer.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/user_timer.v" 175 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Warning (13410): Pin \"FL_RST_N\" is stuck at VCC" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Warning (13410): Pin \"FL_WP_N\" is stuck at VCC" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N VCC " "Warning (13410): Pin \"FL_BYTE_N\" is stuck at VCC" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 99 " "Info: 99 registers lost all their fanouts during netlist optimizations. The first 99 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe15a\[6\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_brp\|dffe15a\[6\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_brp\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|d1_reasons_to_wait " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|d1_reasons_to_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_arb_share_counter " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_DE0_SOPC_clock_1_out_granted_slave_sdram_s1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_DE0_SOPC_clock_1_out_granted_slave_sdram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_DE0_SOPC_clock_0_out_granted_slave_sdram_s1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_DE0_SOPC_clock_0_out_granted_slave_sdram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_saved_chosen_master_vector\[1\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_reg_firsttransfer " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_share_counter\[0\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_reg_firsttransfer " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[1\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[0\] " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~9 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~10 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~13 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~14 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~16 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~4 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~5 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~6 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~14 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~15 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~16 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7 " "Info: Adding node \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7 CLK\[3\] clk3_multiply_by clk3_divide_by " "Warning: PLL \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 150 -1 0 } } { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 282 0 0 } } { "DE0_SOPC.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_SOPC.v" 19591 0 0 } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 156 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7286 " "Info: Implemented 7286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Info: Implemented 113 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Info: Implemented 50 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6875 " "Info: Implemented 6875 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "222 " "Info: Implemented 222 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Info: Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 11:24:53 2014 " "Info: Processing ended: Tue Feb 11 11:24:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 11:24:55 2014 " "Info: Processing started: Tue Feb 11 11:24:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_TOP -c DE0_TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_TOP -c DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_TOP EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"DE0_TOP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7 Cyclone III PLL " "Info: Implemented PLL \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|wire_pll7_clk\[1\] 1 1 -60 -3333 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -60 degrees (-3333 ps) for DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|wire_pll7_clk\[2\] port" {  } { { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll_0.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 192 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 18354 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 18356 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 18358 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 18360 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "KEY_OUT\[0\] 3 3.3-V LVTTL 3.3V 2.5V " "Error: Pin KEY_OUT\[0\] is incompatible with I/O bank 3. It uses I/O standard 3.3-V LVTTL, which has VCCIO requirement of 3.3V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 2.5V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_BASE 3 2.5V " "Info: Pin PWM_BASE in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_BASE } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_BASE" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 209 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_BASE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 524 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_SHOULDER 3 2.5V " "Info: Pin PWM_SHOULDER in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_SHOULDER } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_SHOULDER" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 210 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_SHOULDER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 525 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_ELBOW 3 2.5V " "Info: Pin PWM_ELBOW in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_ELBOW } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_ELBOW" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 211 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_ELBOW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 526 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_WRIST 3 2.5V " "Info: Pin PWM_WRIST in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_WRIST } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_WRIST" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 212 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_WRIST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 527 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_GRIPPER 3 2.5V " "Info: Pin PWM_GRIPPER in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_GRIPPER } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_GRIPPER" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 213 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_GRIPPER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 528 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_AUX 3 2.5V " "Info: Pin PWM_AUX in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_AUX } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_AUX" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 214 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_AUX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 529 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1}  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { KEY_OUT[0] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY_OUT\[0\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 217 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 485 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "" 0 -1}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "KEY_OUT\[1\] 3 3.3-V LVTTL 3.3V 2.5V " "Error: Pin KEY_OUT\[1\] is incompatible with I/O bank 3. It uses I/O standard 3.3-V LVTTL, which has VCCIO requirement of 3.3V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 2.5V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_BASE 3 2.5V " "Info: Pin PWM_BASE in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_BASE } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_BASE" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 209 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_BASE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 524 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_SHOULDER 3 2.5V " "Info: Pin PWM_SHOULDER in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_SHOULDER } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_SHOULDER" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 210 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_SHOULDER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 525 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_ELBOW 3 2.5V " "Info: Pin PWM_ELBOW in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_ELBOW } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_ELBOW" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 211 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_ELBOW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 526 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_WRIST 3 2.5V " "Info: Pin PWM_WRIST in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_WRIST } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_WRIST" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 212 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_WRIST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 527 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_GRIPPER 3 2.5V " "Info: Pin PWM_GRIPPER in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_GRIPPER } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_GRIPPER" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 213 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_GRIPPER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 528 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_AUX 3 2.5V " "Info: Pin PWM_AUX in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_AUX } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_AUX" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 214 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_AUX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 529 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1}  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { KEY_OUT[1] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY_OUT\[1\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 217 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 486 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "" 0 -1}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "KEY_OUT\[2\] 3 3.3-V LVTTL 3.3V 2.5V " "Error: Pin KEY_OUT\[2\] is incompatible with I/O bank 3. It uses I/O standard 3.3-V LVTTL, which has VCCIO requirement of 3.3V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 2.5V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_BASE 3 2.5V " "Info: Pin PWM_BASE in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_BASE } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_BASE" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 209 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_BASE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 524 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_SHOULDER 3 2.5V " "Info: Pin PWM_SHOULDER in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_SHOULDER } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_SHOULDER" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 210 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_SHOULDER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 525 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_ELBOW 3 2.5V " "Info: Pin PWM_ELBOW in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_ELBOW } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_ELBOW" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 211 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_ELBOW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 526 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_WRIST 3 2.5V " "Info: Pin PWM_WRIST in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_WRIST } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_WRIST" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 212 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_WRIST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 527 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_GRIPPER 3 2.5V " "Info: Pin PWM_GRIPPER in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_GRIPPER } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_GRIPPER" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 213 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_GRIPPER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 528 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_AUX 3 2.5V " "Info: Pin PWM_AUX in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_AUX } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_AUX" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 214 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_AUX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 529 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1}  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { KEY_OUT[2] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY_OUT\[2\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 217 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 487 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "" 0 -1}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "KEY_OUT\[3\] 3 3.3-V LVTTL 3.3V 2.5V " "Error: Pin KEY_OUT\[3\] is incompatible with I/O bank 3. It uses I/O standard 3.3-V LVTTL, which has VCCIO requirement of 3.3V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 2.5V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_BASE 3 2.5V " "Info: Pin PWM_BASE in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_BASE } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_BASE" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 209 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_BASE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 524 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_SHOULDER 3 2.5V " "Info: Pin PWM_SHOULDER in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_SHOULDER } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_SHOULDER" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 210 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_SHOULDER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 525 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_ELBOW 3 2.5V " "Info: Pin PWM_ELBOW in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_ELBOW } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_ELBOW" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 211 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_ELBOW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 526 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_WRIST 3 2.5V " "Info: Pin PWM_WRIST in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_WRIST } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_WRIST" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 212 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_WRIST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 527 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_GRIPPER 3 2.5V " "Info: Pin PWM_GRIPPER in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_GRIPPER } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_GRIPPER" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 213 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_GRIPPER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 528 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PWM_AUX 3 2.5V " "Info: Pin PWM_AUX in I/O bank 3 uses VCCIO 2.5V" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PWM_AUX } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PWM_AUX" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 214 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PWM_AUX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 529 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "" 0 -1}  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { KEY_OUT[3] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY_OUT\[3\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 217 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 488 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error: Can't fit design in device" {  } {  } 0 0 "Can't fit design in device" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "71 Cyclone III " "Warning: 71 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_2 3.3-V LVTTL B12 " "Info: Pin CLOCK_50_2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { CLOCK_50_2 } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 136 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 490 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL V22 " "Info: Pin UART_RTS uses I/O standard 3.3-V LVTTL at V22" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { UART_RTS } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 156 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 498 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL M7 " "Info: Pin FL_RY uses I/O standard 3.3-V LVTTL at M7" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_RY } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 179 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 515 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[0\] 3.3-V LVTTL AB11 " "Info: Pin GPIO1_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { GPIO1_CLKIN[0] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 206 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 473 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[1\] 3.3-V LVTTL AA11 " "Info: Pin GPIO1_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { GPIO1_CLKIN[1] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 206 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 474 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Info: Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 398 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Info: Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 399 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Info: Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 400 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Info: Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 401 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Info: Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 402 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Info: Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 403 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL H9 " "Info: Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 404 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Info: Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 405 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Info: Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 406 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Info: Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 407 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Info: Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 408 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Info: Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 409 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Info: Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 410 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Info: Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 411 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Info: Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 412 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Info: Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 158 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 413 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL R7 " "Info: Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 427 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL P8 " "Info: Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 428 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL R8 " "Info: Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 429 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL U1 " "Info: Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 430 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL V2 " "Info: Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 431 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL V3 " "Info: Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 432 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL W1 " "Info: Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 433 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL Y1 " "Info: Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 434 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[8\] 3.3-V LVTTL T5 " "Info: Pin FL_DQ\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[8] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 435 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[9\] 3.3-V LVTTL T7 " "Info: Pin FL_DQ\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[9] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 436 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[10\] 3.3-V LVTTL T4 " "Info: Pin FL_DQ\[10\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[10] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 437 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[11\] 3.3-V LVTTL U2 " "Info: Pin FL_DQ\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[11] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 438 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[12\] 3.3-V LVTTL V1 " "Info: Pin FL_DQ\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[12] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 439 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[13\] 3.3-V LVTTL V4 " "Info: Pin FL_DQ\[13\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[13] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 440 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[14\] 3.3-V LVTTL W2 " "Info: Pin FL_DQ\[14\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[14] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 441 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[15\] 3.3-V LVTTL Y2 " "Info: Pin FL_DQ\[15\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { FL_DQ[15] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[15\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 171 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 442 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL D22 " "Info: Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 181 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 465 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL D21 " "Info: Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 181 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 466 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL C22 " "Info: Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 181 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 467 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL C21 " "Info: Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 181 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 468 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL B22 " "Info: Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 181 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 469 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL B21 " "Info: Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 181 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 470 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL D20 " "Info: Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 181 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 471 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL C20 " "Info: Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 181 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 472 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL AA22 " "Info: Pin SD_DAT uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SD_DAT } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 187 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 520 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL Y22 " "Info: Pin SD_CMD uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 188 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 521 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT_A\[0\] 3.3-V LVTTL AB16 " "Info: Pin PORT_A\[0\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PORT_A[0] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PORT_A\[0\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 216 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PORT_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 477 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT_A\[1\] 3.3-V LVTTL AA16 " "Info: Pin PORT_A\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PORT_A[1] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PORT_A\[1\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 216 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PORT_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 478 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT_A\[2\] 3.3-V LVTTL AA15 " "Info: Pin PORT_A\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PORT_A[2] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PORT_A\[2\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 216 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PORT_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 479 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT_A\[3\] 3.3-V LVTTL AB15 " "Info: Pin PORT_A\[3\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PORT_A[3] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PORT_A\[3\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 216 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PORT_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 480 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT_A\[4\] 3.3-V LVTTL AA14 " "Info: Pin PORT_A\[4\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PORT_A[4] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PORT_A\[4\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 216 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PORT_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 481 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT_A\[5\] 3.3-V LVTTL AB14 " "Info: Pin PORT_A\[5\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PORT_A[5] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PORT_A\[5\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 216 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PORT_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 482 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT_A\[6\] 3.3-V LVTTL AB13 " "Info: Pin PORT_A\[6\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PORT_A[6] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PORT_A\[6\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 216 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PORT_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 483 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT_A\[7\] 3.3-V LVTTL AA13 " "Info: Pin PORT_A\[7\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { PORT_A[7] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PORT_A\[7\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 216 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PORT_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 484 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 135 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 489 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Info: Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[0] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 350 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL H2 " "Info: Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { BUTTON[0] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 138 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 347 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL W20 " "Info: Pin SD_WP_N uses I/O standard 3.3-V LVTTL at W20" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SD_WP_N } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 190 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 523 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Info: Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[1] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 351 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL G3 " "Info: Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { BUTTON[1] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 138 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 348 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Info: Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[2] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 352 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.3-V LVTTL F1 " "Info: Pin BUTTON\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { BUTTON[2] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 138 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 349 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Info: Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[3] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 353 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Info: Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[4] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 354 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Info: Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[5] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 355 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Info: Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[6] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 356 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Info: Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[7] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 357 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Info: Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[8] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 358 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Info: Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { SW[9] } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 140 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 359 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL U22 " "Info: Pin UART_RXD uses I/O standard 3.3-V LVTTL at U22" {  } { { "/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/altera/11.0/quartus/linux/pin_planner.ppl" { UART_RXD } } } { "/altera/11.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/altera/11.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE0_TOP.v" "" { Text "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 154 0 0 } } { "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/netlab/s2hughes/Altera_Systems_Labs/EDM_Standard/" { { 0 { 0 ""} 0 496 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 3 s Quartus II " "Error: Quartus II Fitter was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Error: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 11 11:25:01 2014 " "Error: Processing ended: Tue Feb 11 11:25:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Error: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Error: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 108 s " "Error: Quartus II Full Compilation was unsuccessful. 7 errors, 108 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
