
Water-shed.elf:     file format elf64-littleriscv
Water-shed.elf
architecture: riscv:rv64, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000000008000000

Program Header:
    LOAD off    0x0000000000001000 vaddr 0x0000000008000000 paddr 0x0000000008000000 align 2**12
         filesz 0x0000000000000d50 memsz 0x0000000000000d50 flags r-x
    LOAD off    0x0000000000002000 vaddr 0x000000000a000000 paddr 0x0000000008000d50 align 2**12
         filesz 0x000000000000c090 memsz 0x000000000000c090 flags rwx
    LOAD off    0x000000000000ede0 vaddr 0x000000000800cde0 paddr 0x000000000800cde0 align 2**12
         filesz 0x0000000000000000 memsz 0x0000000000001000 flags rw-
    LOAD off    0x000000000000e090 vaddr 0x000000000a00c090 paddr 0x000000000800cde0 align 2**12
         filesz 0x0000000000000000 memsz 0x0000000000000080 flags rw-
    LOAD off    0x000000000000e110 vaddr 0x000000000a00c110 paddr 0x000000000800cde0 align 2**12
         filesz 0x0000000000000000 memsz 0x000000000001edb0 flags rw-
    LOAD off    0x000000000000eec0 vaddr 0x000000000a02aec0 paddr 0x000000000800cde0 align 2**12
         filesz 0x0000000000000000 memsz 0x0000000000002000 flags rw-
    LOAD off    0x000000000000ede0 vaddr 0x000000000800dde0 paddr 0x000000000800dde0 align 2**12
         filesz 0x0000000000000000 memsz 0x0000000000004000 flags rw-
    LOAD off    0x000000000000eec0 vaddr 0x000000000a02cec0 paddr 0x000000000a02cec0 align 2**12
         filesz 0x0000000000000000 memsz 0x000000000000b000 flags rw-

Sections:
Idx Name              Size      VMA               LMA               File off  Algn  Flags
  0 .text_init        00000d50  0000000008000000  0000000008000000  00001000  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text             00007160  000000000a000000  0000000008000d50  00002000  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .sdata            00000020  000000000a007160  0000000008007eb0  00009160  2**4  CONTENTS, ALLOC, LOAD, DATA
  3 .data             00004f10  000000000a007180  0000000008007ed0  00009180  2**4  CONTENTS, ALLOC, LOAD, DATA
  4 .sbss             00000080  000000000a00c090  000000000800cde0  0000e090  2**4  ALLOC
  5 .bss              0001edb0  000000000a00c110  000000000800cde0  0000e110  2**4  ALLOC
  6 .heap             00002000  000000000a02aec0  000000000800cde0  0000eec0  2**4  ALLOC
  7 .stack_e51        00001000  000000000800cde0  000000000800cde0  0000ede0  2**0  ALLOC
  8 .stack_u54_1      00001000  000000000800dde0  000000000800dde0  0000ede0  2**0  ALLOC
  9 .stack_u54_2      00001000  000000000800ede0  000000000800ede0  0000ede0  2**0  ALLOC
 10 .stack_u54_3      00001000  000000000800fde0  000000000800fde0  0000ede0  2**0  ALLOC
 11 .stack_u54_4      00001000  0000000008010de0  0000000008010de0  0000ede0  2**0  ALLOC
 12 .app_stack_e51    00002000  000000000a02cec0  000000000a02cec0  0000eec0  2**0  ALLOC
 13 .app_stack_u54_1  00002000  000000000a02eec0  000000000a02eec0  0000eec0  2**0  ALLOC
 14 .app_stack_u54_2  00002000  000000000a030ec0  000000000a030ec0  0000eec0  2**0  ALLOC
 15 .app_stack_u54_3  00002000  000000000a032ec0  000000000a032ec0  0000eec0  2**0  ALLOC
 16 .app_stack_u54_4  00002000  000000000a034ec0  000000000a034ec0  0000eec0  2**0  ALLOC
 17 .app_hart_common  00001000  000000000a036ec0  000000000a036ec0  0000eec0  2**0  ALLOC
 18 .ram_code         00000000  0000000001001c00  0000000001001c00  0000e090  2**0  CONTENTS
 19 .riscv.attributes 00000035  0000000000000000  0000000000000000  0000e090  2**0  CONTENTS, READONLY
 20 .comment          00000051  0000000000000000  0000000000000000  0000e0c5  2**0  CONTENTS, READONLY
 21 .debug_line       000162ce  0000000000000000  0000000000000000  0000e116  2**0  CONTENTS, READONLY, DEBUGGING
 22 .debug_info       002cf6da  0000000000000000  0000000000000000  000243e4  2**0  CONTENTS, READONLY, DEBUGGING
 23 .debug_abbrev     00005d1e  0000000000000000  0000000000000000  002f3abe  2**0  CONTENTS, READONLY, DEBUGGING
 24 .debug_aranges    00000f20  0000000000000000  0000000000000000  002f97e0  2**4  CONTENTS, READONLY, DEBUGGING
 25 .debug_str        0001b514  0000000000000000  0000000000000000  002fa700  2**0  CONTENTS, READONLY, DEBUGGING
 26 .debug_loc        00008e98  0000000000000000  0000000000000000  00315c14  2**0  CONTENTS, READONLY, DEBUGGING
 27 .debug_ranges     00002770  0000000000000000  0000000000000000  0031eaac  2**0  CONTENTS, READONLY, DEBUGGING
 28 .debug_frame      00003dd8  0000000000000000  0000000000000000  00321220  2**3  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
0000000008000000 l    d  .text_init	0000000000000000 .text_init
000000000a000000 l    d  .text	0000000000000000 .text
000000000a007160 l    d  .sdata	0000000000000000 .sdata
000000000a007180 l    d  .data	0000000000000000 .data
000000000a00c090 l    d  .sbss	0000000000000000 .sbss
000000000a00c110 l    d  .bss	0000000000000000 .bss
000000000a02aec0 l    d  .heap	0000000000000000 .heap
000000000800cde0 l    d  .stack_e51	0000000000000000 .stack_e51
000000000800dde0 l    d  .stack_u54_1	0000000000000000 .stack_u54_1
000000000800ede0 l    d  .stack_u54_2	0000000000000000 .stack_u54_2
000000000800fde0 l    d  .stack_u54_3	0000000000000000 .stack_u54_3
0000000008010de0 l    d  .stack_u54_4	0000000000000000 .stack_u54_4
000000000a02cec0 l    d  .app_stack_e51	0000000000000000 .app_stack_e51
000000000a02eec0 l    d  .app_stack_u54_1	0000000000000000 .app_stack_u54_1
000000000a030ec0 l    d  .app_stack_u54_2	0000000000000000 .app_stack_u54_2
000000000a032ec0 l    d  .app_stack_u54_3	0000000000000000 .app_stack_u54_3
000000000a034ec0 l    d  .app_stack_u54_4	0000000000000000 .app_stack_u54_4
000000000a036ec0 l    d  .app_hart_common	0000000000000000 .app_hart_common
0000000001001c00 l    d  .ram_code	0000000000000000 .ram_code
0000000000000000 l    d  .riscv.attributes	0000000000000000 .riscv.attributes
0000000000000000 l    d  .comment	0000000000000000 .comment
0000000000000000 l    d  .debug_line	0000000000000000 .debug_line
0000000000000000 l    d  .debug_info	0000000000000000 .debug_info
0000000000000000 l    d  .debug_abbrev	0000000000000000 .debug_abbrev
0000000000000000 l    d  .debug_aranges	0000000000000000 .debug_aranges
0000000000000000 l    d  .debug_str	0000000000000000 .debug_str
0000000000000000 l    d  .debug_loc	0000000000000000 .debug_loc
0000000000000000 l    d  .debug_ranges	0000000000000000 .debug_ranges
0000000000000000 l    d  .debug_frame	0000000000000000 .debug_frame
0000000000000000 l    df *ABS*	0000000000000000 ./src/platform/mpfs_hal/startup_gcc/mss_entry.o
00000000080004c8 l       .text_init	0000000000000000 .clear_ras
00000000080002a4 l       .text_init	0000000000000000 trap_vector
0000000008000038 l       .text_init	0000000000000000 .skip_e51
00000000080000dc l       .text_init	0000000000000000 .no_float
000000000800011c l       .text_init	0000000000000000 .hart0
0000000008000130 l       .text_init	0000000000000000 .hart1
0000000008000144 l       .text_init	0000000000000000 .hart2
0000000008000158 l       .text_init	0000000000000000 .hart3
000000000800016c l       .text_init	0000000000000000 .hart4
000000000800017c l       .text_init	0000000000000000 .continue
0000000008000180 l       .text_init	0000000000000000 .init_stack
00000000080001b0 l       .text_init	0000000000000000 .init_heap
00000000080001cc l       .text_init	0000000000000000 .skip_mem_clear
0000000008000470 l       .text_init	0000000000000000 .clear_dtim
0000000008000454 l       .text_init	0000000000000000 .clear_l2lim
0000000008000208 l       .text_init	0000000000000000 .main_hart
0000000008000244 l       .text_init	0000000000000000 .wait_main_hart
0000000008000334 l       .text_init	0000000000000000 restore_regs
00000000080003b8 l       .text_init	0000000000000000 .enable_sw_int
00000000080003e0 l       .text_init	0000000000000000 .zero_section_done
00000000080003f8 l       .text_init	0000000000000000 .count_section_done
0000000008000418 l       .text_init	0000000000000000 .copy_section_done
0000000008000400 l       .text_init	0000000000000000 .check_if_copy_section_done
0000000008000404 l       .text_init	0000000000000000 .keep_copying
0000000008000450 l       .text_init	0000000000000000 .copy_switch_code_done
000000000800043c l       .text_init	0000000000000000 .copy_switch_code_loop
0000000008000484 l       .text_init	0000000000000000 .done_clear
0000000008000488 l       .text_init	0000000000000000 .record_ecc_error_counts
00000000080004f4 l       .text_init	0000000000000000 .clear_ras_2_deep
0000000000000000 l    df *ABS*	0000000000000000 system_startup.c
000000000a00c098 l     O .sbss	0000000000000008 counter.12995
0000000000000000 l    df *ABS*	0000000000000000 mss_mtrap.c
0000000000000000 l    df *ABS*	0000000000000000 mss_l2_cache.c
0000000000000000 l    df *ABS*	0000000000000000 newlib_stubs.c
000000000a00c090 l     O .sbss	0000000000000008 heap_end.13780
0000000000000000 l    df *ABS*	0000000000000000 mss_ddr.c
000000000a000048 l     F .text	000000000000001c delay
000000000a000064 l     F .text	0000000000000078 mode_register_masked_write_x5
000000000a0000dc l     F .text	0000000000000228 MTC_test.isra.0.part.1.constprop.9
000000000a000304 l     F .text	000000000000000e MTC_test.isra.0.constprop.8
000000000a00c0a0 l     O .sbss	0000000000000004 bclk_answer.14241
000000000a00c0a4 l     O .sbss	0000000000000004 ddr_error_count
000000000a00c0a8 l     O .sbss	0000000000000004 ddr_state.14220
000000000a00c0ac l     O .sbss	0000000000000004 ddr_training_state.14230
000000000a00c0b0 l     O .sbss	0000000000000004 dpc_bits.14236
000000000a00c0b4 l     O .sbss	0000000000000004 error.14231
000000000a00c0b8 l     O .sbss	0000000000000001 num_rpc_166_retires.14238
000000000a00c0b9 l     O .sbss	0000000000000001 refclk_offset.14239
000000000a00c0bc l     O .sbss	0000000000000004 retry_count.14233
000000000a00c0c0 l     O .sbss	0000000000000004 return_status.14221
000000000a00c0c4 l     O .sbss	0000000000000004 rpc_166_fifo_offset
000000000a00c0c8 l     O .sbss	0000000000000004 timeout.14232
000000000a00c0cc l     O .sbss	0000000000000004 tip_cfg_params.14235
000000000a00c0d0 l     O .sbss	0000000000000008 training_start_cycle.14237
000000000a007160 l     O .sdata	0000000000000001 refclk_sweep_index.14240
0000000000000000 l    df *ABS*	0000000000000000 mss_ddr_debug.c
000000000a0024d6 l     F .text	0000000000000134 ddr_write
000000000a00260a l     F .text	0000000000000188 ddr_read
000000000a00c110 l     O .bss	0000000000000bf4 g_test_buffer_cached
000000000a00cd08 l     O .bss	0000000000000bf4 g_test_buffer_not_cached
0000000000000000 l    df *ABS*	0000000000000000 mss_io.c
000000000a002a1c l     F .text	000000000000006e io_mux_and_bank_config
0000000000000000 l    df *ABS*	0000000000000000 mss_nwc_init.c
000000000a002ac2 l     F .text	000000000000001a delay.constprop.1
0000000000000000 l    df *ABS*	0000000000000000 mss_pll.c
0000000000000000 l    df *ABS*	0000000000000000 mss_sgmii.c
000000000a002e4a l     F .text	0000000000000056 setup_sgmii_rpc_per_config
000000000a00c0d8 l     O .sbss	0000000000000004 sgmii_training_state.14156
000000000a00c0dc l     O .sbss	0000000000000004 silicon_variant
000000000a00c0e0 l     O .sbss	0000000000000004 timer_out.14158
000000000a007164 l     O .sdata	0000000000000004 status.14157
0000000000000000 l    df *ABS*	0000000000000000 mss_clint.c
000000000a00d900 l     O .bss	0000000000000028 g_systick_increment
0000000000000000 l    df *ABS*	0000000000000000 mss_irq_handler_stubs.c
0000000000000000 l    df *ABS*	0000000000000000 mss_mpu.c
0000000000000000 l    df *ABS*	0000000000000000 mss_peripherals.c
0000000000000000 l    df *ABS*	0000000000000000 mss_pmp.c
0000000000000000 l    df *ABS*	0000000000000000 mss_util.c
0000000000000000 l    df *ABS*	0000000000000000 mss_uart.c
000000000a00399a l     F .text	00000000000002fa global_init
000000000a003c94 l     F .text	00000000000000ea uart_isr
000000000a003d7e l     F .text	000000000000007a default_tx_handler
000000000a00c0e4 l     O .sbss	0000000000000004 g_uart_axi_pos
0000000000000000 l    df *ABS*	0000000000000000 u54_4.c
0000000000000000 l    df *ABS*	0000000000000000 u54_3.c
0000000000000000 l    df *ABS*	0000000000000000 u54_2.c
0000000000000000 l    df *ABS*	0000000000000000 u54_1.c
000000000a01a558 l     O .bss	000000000000c000 rgb.14926
000000000a011d38 l     O .bss	0000000000004410 dilation.14886
000000000a00d928 l     O .bss	0000000000004410 boundary.14887
000000000a026558 l     O .bss	0000000000004410 tempFramedAry.14830
000000000a016148 l     O .bss	0000000000004410 morphFramedAry.14831
0000000000000000 l    df *ABS*	0000000000000000 e51.c
0000000000000000 l    df *ABS*	0000000000000000 memcmp.c
0000000000000000 l    df *ABS*	0000000000000000 rand.c
0000000000000000 l    df *ABS*	0000000000000000 sprintf.c
0000000000000000 l    df *ABS*	0000000000000000 malloc.c
0000000000000000 l    df *ABS*	0000000000000000 nano-mallocr.c
0000000000000000 l    df *ABS*	0000000000000000 nano-mallocr.c
0000000000000000 l    df *ABS*	0000000000000000 nano-vfprintf.c
0000000000000000 l    df *ABS*	0000000000000000 nano-vfprintf_i.c
0000000000000000 l    df *ABS*	0000000000000000 sbrkr.c
0000000000000000 l    df *ABS*	0000000000000000 memchr.c
0000000000000000 l    df *ABS*	0000000000000000 mlock.c
0000000000000000 l    df *ABS*	0000000000000000 nano-mallocr.c
0000000000000000 l    df *ABS*	0000000000000000 nano-mallocr.c
0000000000000000 l    df *ABS*	0000000000000000 mss_ddr_test_pattern.c
0000000000000000 l    df *ABS*	0000000000000000 mss_plic.c
0000000000000000 l    df *ABS*	0000000000000000 impure.c
000000000a00bfd8 l     O .data	00000000000000b0 impure_data
0000000000000000 l    df *ABS*	0000000000000000 reent.c
000000000a0071d0 g     O .data	000000000000001c mssio_bank4_io_config
000000000a00575a g     F .text	0000000000000018 _malloc_usable_size_r
000000000a0035aa  w    F .text	0000000000000004 PLIC_f2m_18_IRQHandler
000000000a034ec0 g       .app_stack_u54_3	0000000000000000 __app_stack_top_h3
000000000a00363e  w    F .text	0000000000000004 PLIC_f2m_55_IRQHandler
000000000a00339c  w    F .text	0000000000000002 U54_4_sysTick_IRQHandler
000000000a0036fc  w    F .text	0000000000000002 U54_3_mac1_int_local_IRQHandler
000000000a00364e  w    F .text	0000000000000004 PLIC_f2m_59_IRQHandler
000000000a007130 g     O .text	0000000000000008 CFG_DDR_SGMII_PHY
000000000a003586  w    F .text	0000000000000004 PLIC_f2m_9_IRQHandler
000000000a0036f8  w    F .text	0000000000000002 U54_3_mac1_queue2_local_IRQHandler
000000000a00346e  w    F .text	0000000000000004 PLIC_gpio1_non_direct_IRQHandler
000000000a003396  w    F .text	0000000000000002 U54_1_sysTick_IRQHandler
000000000a003ec2 g     F .text	000000000000002e PLIC_mmuart1_IRQHandler
000000000a02aa00 g     O .bss	0000000000000078 g_mss_uart4_hi
000000000a006798 g     O .text	0000000000000010 mpu_trace_values
000000000a003684  w    F .text	0000000000000002 E51_wdog2_tout_local_IRQHandler
000000000a00347e  w    F .text	0000000000000004 PLIC_external_can0_IRQHandler
000000000a0036e8  w    F .text	0000000000000002 U54_2_mac0_emac_local_IRQHandler
000000000a0036be  w    F .text	0000000000000002 E51_f2m_53_local_IRQHandler
000000000a0033e2  w    F .text	0000000000000004 PLIC_gpio0_bit4_or_gpio2_bit13_IRQHandler
000000000a003752  w    F .text	0000000000000002 U54_f2m_23_local_IRQHandler
000000000a003970 g     F .text	000000000000000e __disable_irq
0000000000002000 g       *ABS*	0000000000000000 STACK_SIZE_U54_3_APPLICATION
000000000a007960 g       .sdata	0000000000000000 __global_pointer$
000000000a00386a  w    F .text	0000000000000062 mss_config_clk_rst
000000000a004642 g     F .text	0000000000000224 morphology
000000000a0035ce  w    F .text	0000000000000004 PLIC_f2m_27_IRQHandler
000000000a0036a2  w    F .text	0000000000000002 E51_f2m_39_local_IRQHandler
000000000a02aa78 g     O .bss	0000000000000078 g_mss_uart2_lo
000000000a003760  w    F .text	0000000000000002 U54_f2m_30_local_IRQHandler
000000000a00348a  w    F .text	0000000000000004 PLIC_External_i2c0_alert_IRQHandler
000000000a0035a2  w    F .text	0000000000000004 PLIC_f2m_16_IRQHandler
000000000a0056fe g     F .text	0000000000000002 __malloc_unlock
000000000a0033d2  w    F .text	0000000000000004 PLIC_gpio0_bit0_or_gpio2_bit13_IRQHandler
000000000a003758  w    F .text	0000000000000002 U54_f2m_26_local_IRQHandler
0000000008007ed0 g       *ABS*	0000000000000000 __data_load
000000000a00369c  w    F .text	0000000000000002 E51_f2m_36_local_IRQHandler
000000000a00366e  w    F .text	0000000000000004 PLIC_U54_3_bus_error_unit_IRQHandler
000000000a00345a  w    F .text	0000000000000004 PLIC_gpio1_bit20_IRQHandler
000000000a003532  w    F .text	0000000000000004 PLIC_wdog1_tout_IRQHandler
000000000a003392  w    F .text	0000000000000002 U54_1_software_IRQHandler
000000000a0036f2  w    F .text	0000000000000002 U54_3_mac1_mmsl_local_IRQHandler
000000000a007140 g     O .text	0000000000000008 SCB_REGS
0000000000001000 g       *ABS*	0000000000000000 SIZE_OF_COMMON_HART_MEM
000000000a0056d6 g     F .text	0000000000000026 memmove
000000000a00368e  w    F .text	0000000000000002 E51_ecc_correct_local_IRQHandler
000000000a00397e g     F .text	0000000000000016 __disable_all_irqs
000000000a003f7a g     F .text	0000000000000020 E51_mmuart0_local_IRQHandler
000000000a00367c  w    F .text	0000000000000002 E51_g5c_message_local_IRQHandler
000000000a004c6c g     F .text	0000000000000014 E51_software_IRQHandler
000000000a0036bc  w    F .text	0000000000000002 E51_f2m_52_local_IRQHandler
000000000a0035e2  w    F .text	0000000000000004 PLIC_f2m_32_IRQHandler
000000000a003662  w    F .text	0000000000000004 PLIC_E51_bus_error_unit_IRQHandler
000000000a003582  w    F .text	0000000000000004 PLIC_f2m_8_IRQHandler
0000000008000662  w    F .text_init	0000000000000038 init_bus_error_unit
000000000a00357a  w    F .text	0000000000000004 PLIC_f2m_6_IRQHandler
000000000a003690  w    F .text	0000000000000002 E51_ecc_error_local_IRQHandler
000000000a0033aa  w    F .text	0000000000000004 PLIC_dma_ch1_DONE_IRQHandler
000000000a0066b8 g     O .text	0000000000000040 mpu_gem0_values
0000000008000a10 g     O .text_init	0000000000000020 rom
000000000a0036a8  w    F .text	0000000000000002 E51_f2m_42_local_IRQHandler
000000000a003738  w    F .text	0000000000000002 U54_f2m_10_local_IRQHandler
000000000a00c090 g       .sbss	0000000000000000 __sbss_start
000000000a00345e  w    F .text	0000000000000004 PLIC_gpio1_bit21_IRQHandler
000000000a003642  w    F .text	0000000000000004 PLIC_f2m_56_IRQHandler
000000000a02aeb0 g     O .bss	0000000000000004 errno
000000000a0058f0 g     O .text	0000000000000c00 ddr_test_pattern
000000000a0034ca  w    F .text	0000000000000004 PLIC_mac1_mmsl_IRQHandler
000000000a0034f2  w    F .text	0000000000000004 PLIC_qspi_IRQHandler
000000000a0034be  w    F .text	0000000000000004 PLIC_mac1_queue2_IRQHandler
000000000a0034ba  w    F .text	0000000000000004 PLIC_mac1_queue1_IRQHandler
000000000a002c10 g     F .text	00000000000000ae ddr_pll_config
000000000a000000 g       .text	0000000000000000 __text_start
000000000a0036da  w    F .text	0000000000000002 U54_1_mac0_mmsl_local_IRQHandler
000000000a0033ee  w    F .text	0000000000000004 PLIC_gpio0_bit7_or_gpio2_bit13_IRQHandler
000000000a003676  w    F .text	0000000000000002 E51_maintenance_local_IRQHandler
000000000a0067a8 g     O .text	0000000000000020 mpu_usb_values
000000000800069a  w    F .text_init	0000000000000014 init_mem_protection_unit
000000000a00401a g     F .text	0000000000000068 u54_4
000000000a0043a4 g     F .text	00000000000000fe output
00000000080005b2 g     F .text_init	0000000000000000 config_64_copy
000000000a006678 g     O .text	0000000000000040 mpu_fic2_values
000000000a007180 g     O .data	000000000000001c iomux_config_values
000000000a0034f6  w    F .text	0000000000000004 PLIC_usb_dma_IRQHandler
000000000a003496  w    F .text	0000000000000004 PLIC_i2c1_alert_IRQHandler
000000000a003994 g     F .text	0000000000000006 __enable_irq
000000000a004ca6 g     F .text	0000000000000016 memcpy
00000000080003fc g     F .text_init	0000000000000000 copy_section
000000000a00375e  w    F .text	0000000000000002 U54_f2m_29_local_IRQHandler
000000000a005012 g     F .text	0000000000000292 _svfprintf_r
000000000a004bf2 g     F .text	000000000000007a e51
0000000008000000 g       .text_init	0000000000000000 __l2lim_start
000000000a007138 g     O .text	0000000000000008 DDRCFG
000000000a007160 g       .sdata	0000000000000000 __sdata_start
000000000a00347a  w    F .text	0000000000000004 PLIC_spi1_IRQHandler
000000000a0033de  w    F .text	0000000000000004 PLIC_gpio0_bit3_or_gpio2_bit13_IRQHandler
000000000a003506  w    F .text	0000000000000004 PLIC_devrst_IRQHandler
000000000a0035da  w    F .text	0000000000000004 PLIC_f2m_30_IRQHandler
000000000a0036d0  w    F .text	0000000000000002 E51_f2m_62_local_IRQHandler
000000000a002792 g     F .text	0000000000000098 ddr_read_write_fn
000000000a0031f4 g     F .text	000000000000009e ddr_pvt_calibration
000000000a00359a  w    F .text	0000000000000004 PLIC_f2m_14_IRQHandler
000000000a0036e2  w    F .text	0000000000000002 U54_1_mac0_queue1_local_IRQHandler
000000000a004082 g     F .text	0000000000000014 U54_4_software_IRQHandler
000000000a02a968 g     O .bss	0000000000000010 ddr_diag
000000000a003562  w    F .text	0000000000000004 PLIC_f2m_0_IRQHandler
000000000a0034da  w    F .text	0000000000000004 PLIC_ecc_correct_IRQHandler
000000000a003ef0 g     F .text	000000000000002e PLIC_mmuart2_IRQHandler
000000000a004d64 g     F .text	000000000000000e malloc
000000000a0033e6  w    F .text	0000000000000004 PLIC_gpio0_bit5_or_gpio2_bit13_IRQHandler
0000000001001c00 g       .ram_code	0000000000000000 __sc_end
000000000a0034e6  w    F .text	0000000000000004 PLIC_timer1_IRQHandler
0000000000001000 g       *ABS*	0000000000000000 STACK_SIZE_U54_4_STARTUP
000000000a007af0 g     O .data	0000000000000180 local_irq_handler_2_table
0000000008000586 g     F .text_init	0000000000000000 config_16_copy
000000000a02aaf0 g     O .bss	0000000000000078 g_mss_uart1_hi
000000000a003692  w    F .text	0000000000000002 E51_scb_local_IRQHandler
000000000a0071a0 g     O .data	0000000000000030 mssio_bank2_io_config
000000000a003462  w    F .text	0000000000000004 PLIC_gpio1_bit22_IRQHandler
000000000a003576  w    F .text	0000000000000004 PLIC_f2m_5_IRQHandler
000000000a00373a  w    F .text	0000000000000002 U54_f2m_11_local_IRQHandler
000000000a003592  w    F .text	0000000000000004 PLIC_f2m_12_IRQHandler
000000000a00568a g     F .text	0000000000000032 _sbrk_r
000000000a02eec0 g       .app_stack_e51	0000000000000000 __app_stack_top_h0
000000000a0034d2  w    F .text	0000000000000004 PLIC_scb_interrupt_IRQHandler
000000000a002bc8 g     F .text	0000000000000022 set_RTC_divisor
000000000a003542  w    F .text	0000000000000004 PLIC_g5c_mss_spi_IRQHandler
000000000a00373c  w    F .text	0000000000000002 U54_f2m_12_local_IRQHandler
000000000a037ec0 g       .app_hart_common	0000000000000000 __l2_scratchpad_vma_end
0000000008011de0 g       *ABS*	0000000000000000 __sc_load
000000000a003742  w    F .text	0000000000000002 U54_f2m_15_local_IRQHandler
000000000a003422  w    F .text	0000000000000004 PLIC_gpio1_bit6_or_gpio2_bit20_IRQHandler
000000000a00362a  w    F .text	0000000000000004 PLIC_f2m_50_IRQHandler
000000000a00c0e8 g     O .sbss	0000000000000004 count_sw_ints_h4
000000000a0036d2  w    F .text	0000000000000002 E51_f2m_63_local_IRQHandler
000000000a0034ae  w    F .text	0000000000000004 PLIC_mac0_emac_IRQHandler
000000000a00354a  w    F .text	0000000000000004 PLIC_athena_complete_IRQHandler
000000000a003722  w    F .text	0000000000000002 U54_spare_6_local_IRQHandler
000000000a00358a  w    F .text	0000000000000004 PLIC_f2m_10_IRQHandler
000000000a0034fa  w    F .text	0000000000000004 PLIC_usb_mc_IRQHandler
000000000a0035b6  w    F .text	0000000000000004 PLIC_f2m_21_IRQHandler
0000000000002000 g       *ABS*	0000000000000000 STACK_SIZE_U54_1_APPLICATION
000000000a003596  w    F .text	0000000000000004 PLIC_f2m_13_IRQHandler
000000000a0038e2  w    F .text	000000000000000a mss_set_apb_bus_cr
000000000a00370e  w    F .text	0000000000000002 U54_3_wdog_tout_local_IRQHandler
000000000a02cec0 g       .heap	0000000000000000 _heap_end
000000000a0036b6  w    F .text	0000000000000002 E51_f2m_49_local_IRQHandler
000000000a00350a  w    F .text	0000000000000004 PLIC_g5c_message_IRQHandler
000000000a00342a  w    F .text	0000000000000004 PLIC_gpio1_bit8_or_gpio2_bit22_IRQHandler
000000000a003416  w    F .text	0000000000000004 PLIC_gpio1_bit3_or_gpio2_bit17_IRQHandler
0000000008000510 g     F .text_init	0000000000000000 pdma_transfer
000000000a00373e  w    F .text	0000000000000002 U54_f2m_13_local_IRQHandler
000000000a0036a4  w    F .text	0000000000000002 E51_f2m_40_local_IRQHandler
000000000a005700 g     F .text	000000000000005a _realloc_r
000000000a0034ce  w    F .text	0000000000000004 PLIC_ddrc_train_IRQHandler
000000000a02aec0 g       .bss	0000000000000000 __bss_end
000000000a00360e  w    F .text	0000000000000004 PLIC_f2m_43_IRQHandler
000000000a00374e  w    F .text	0000000000000002 U54_f2m_21_local_IRQHandler
000000000a00282a g     F .text	00000000000000f0 load_ddr_pattern
000000000a00372a  w    F .text	0000000000000002 U54_f2m_3_local_IRQHandler
000000000a003678  w    F .text	0000000000000002 E51_usoc_smb_local_IRQHandler
000000000a003718  w    F .text	0000000000000002 U54_3_wdog_mvrp_local_IRQHandler
000000000a00351a  w    F .text	0000000000000004 PLIC_wdog0_mvrp_IRQHandler
000000000a000000 g     F .text	0000000000000048 _sbrk
000000000a002adc g     F .text	0000000000000092 mss_nwc_init
000000000a0034a6  w    F .text	0000000000000004 PLIC_mac0_queue2_IRQHandler
000000000a0040fe g     F .text	0000000000000014 U54_3_software_IRQHandler
000000000a02ab68 g     O .bss	0000000000000078 g_mss_uart2_hi
000000000a003764 g     F .text	0000000000000106 mpu_configure
000000000a003688  w    F .text	0000000000000002 E51_wdog0_tout_local_IRQHandler
0000000000001000 g       *ABS*	0000000000000000 STACK_SIZE_U54_1_STARTUP
000000000a0036ac  w    F .text	0000000000000002 E51_f2m_44_local_IRQHandler
000000000a0038ec g     F .text	0000000000000084 pmp_configure
000000000a003446  w    F .text	0000000000000004 PLIC_gpio1_bit15_or_gpio2_bit29_IRQHandler
0000000000002000 g       *ABS*	0000000000000000 STACK_SIZE_U54_2_APPLICATION
000000000800dde0 g       .stack_u54_1	0000000000000000 __stack_bottom_h1$
000000000a0035e6  w    F .text	0000000000000004 PLIC_f2m_33_IRQHandler
0000000008000000 g       .text_init	0000000000000000 reset_vector
000000000a032ec0 g       .app_stack_u54_2	0000000000000000 __app_stack_top_h2
000000000a0036a6  w    F .text	0000000000000002 E51_f2m_41_local_IRQHandler
000000000a0035c6  w    F .text	0000000000000004 PLIC_f2m_25_IRQHandler
000000000a00c0f0 g     O .sbss	0000000000000004 count_sw_ints_h2
000000000a007150 g     O .text	0000000000000008 IOSCB_IO_CALIB_SGMII
000000000800cde0 g       .stack_e51	0000000000000000 __stack_bottom_h0$
000000000a0033b6  w    F .text	0000000000000004 PLIC_dma_ch2_ERR_IRQHandler
000000000a003482  w    F .text	0000000000000004 PLIC_can1_IRQHandler
000000000a00c110 g       .sbss	0000000000000000 __sbss_end
000000000a003552  w    F .text	0000000000000004 PLIC_athena_bus_error_IRQHandler
000000000a003700  w    F .text	0000000000000002 U54_4_mac1_emac_local_IRQHandler
000000000a0035be  w    F .text	0000000000000004 PLIC_f2m_23_IRQHandler
000000000a0036f6  w    F .text	0000000000000002 U54_3_mac1_queue3_local_IRQHandler
000000000a006558 g     O .text	0000000000000020 mpu_crypto_values
00000000080003d0 g     F .text_init	0000000000000000 zero_section
000000000a0035fe  w    F .text	0000000000000004 PLIC_f2m_39_IRQHandler
000000000a02a978 g     O .bss	0000000000000080 calib_data
000000000a007c70 g     O .data	0000000000000180 local_irq_handler_3_table
000000000a0033fe  w    F .text	0000000000000004 PLIC_gpio0_bit11_or_gpio2_bit13_IRQHandler
000000000a00370a  w    F .text	0000000000000002 U54_1_wdog_tout_local_IRQHandler
000000000a002a8a g     F .text	0000000000000030 mssio_setup
000000000a003682  w    F .text	0000000000000002 E51_wdog3_tout_local_IRQHandler
000000000a006a30 g     O .text	00000000000002d0 pmp_values
000000000a00357e  w    F .text	0000000000000004 PLIC_f2m_7_IRQHandler
000000000a003472  w    F .text	0000000000000004 PLIC_gpio2_non_direct_IRQHandler
000000000a003694  w    F .text	0000000000000002 E51_f2m_32_local_IRQHandler
000000000a003602  w    F .text	0000000000000004 PLIC_f2m_40_IRQHandler
000000000a0034b2  w    F .text	0000000000000004 PLIC_mac0_mmsl_IRQHandler
000000000a004866 g     F .text	00000000000001b0 padding
000000000a003686  w    F .text	0000000000000002 E51_wdog1_tout_local_IRQHandler
000000000a004f1a g     F .text	00000000000000f8 __ssputs_r
000000000a0036de  w    F .text	0000000000000002 U54_1_mac0_queue3_local_IRQHandler
000000000a004a16 g     F .text	00000000000001dc u54_1
000000000a003636  w    F .text	0000000000000004 PLIC_f2m_53_IRQHandler
000000000a003572  w    F .text	0000000000000004 PLIC_f2m_4_IRQHandler
000000000a0034a2  w    F .text	0000000000000004 PLIC_mac0_queue1_IRQHandler
000000000a002b70 g     F .text	0000000000000058 mss_nwc_init_ddr
0000000000002000 g       *ABS*	0000000000000000 HEAP_SIZE
000000000a003696  w    F .text	0000000000000002 E51_f2m_33_local_IRQHandler
000000000a00422e g     F .text	00000000000000a8 print_data_132
000000000a0056bc g     F .text	000000000000001a memchr
000000000a00344e  w    F .text	0000000000000004 PLIC_gpio1_bit17_or_gpio2_bit31_IRQHandler
000000000a006758 g     O .text	0000000000000040 mpu_scb_values
000000000a0033f6  w    F .text	0000000000000004 PLIC_gpio0_bit9_or_gpio2_bit13_IRQHandler
000000000a0034ee  w    F .text	0000000000000004 PLIC_envm_IRQHandler
000000000a004d72 g     F .text	00000000000000b0 _free_r
000000000a0034fe  w    F .text	0000000000000004 PLIC_mmc_main_IRQHandler
000000000a0036e4  w    F .text	0000000000000002 U54_1_mac0_int_local_IRQHandler
000000000a00363a  w    F .text	0000000000000004 PLIC_f2m_54_IRQHandler
000000000a003526  w    F .text	0000000000000004 PLIC_wdog3_mvrp_IRQHandler
000000000a003734  w    F .text	0000000000000002 U54_f2m_8_local_IRQHandler
0000000008000000 g       .text_init	0000000000000000 _start
000000000a0033da  w    F .text	0000000000000004 PLIC_gpio0_bit2_or_gpio2_bit13_IRQHandler
000000000800041c g     F .text_init	0000000000000000 copy_switch_code
000000000a003442  w    F .text	0000000000000004 PLIC_gpio1_bit14_or_gpio2_bit28_IRQHandler
000000000a0036b0  w    F .text	0000000000000002 E51_f2m_46_local_IRQHandler
000000000a00355e  w    F .text	0000000000000004 PLIC_reserved_104_IRQHandler
000000000a0035ca  w    F .text	0000000000000004 PLIC_f2m_26_IRQHandler
000000000a004096 g     F .text	0000000000000068 u54_3
000000000a004cbc g     F .text	000000000000005e rand
000000000a0036ba  w    F .text	0000000000000002 E51_f2m_51_local_IRQHandler
0000000008000b94 g     F .text_init	000000000000008c trap_from_machine_mode
000000000a0036b4  w    F .text	0000000000000002 E51_f2m_48_local_IRQHandler
000000000a02abe0 g     O .bss	0000000000000078 g_mss_uart0_lo
000000000a003292 g     F .text	0000000000000094 handle_m_timer_interrupt
000000000a0038cc  w    F .text	0000000000000016 mss_enable_fabric
000000000a0033ba  w    F .text	0000000000000004 PLIC_dma_ch3_DONE_IRQHandler
000000000a00371a  w    F .text	0000000000000002 U54_4_wdog_mvrp_local_IRQHandler
000000000a003680  w    F .text	0000000000000002 E51_wdog4_tout_local_IRQHandler
000000000a005868 g     O .text	0000000000000032 REFCLK_OFFSETS
0000000008007eb0 g       *ABS*	0000000000000000 __sdata_load
000000000a00c090 g       .data	0000000000000000 __data_end
000000000a02ac58 g     O .bss	0000000000000078 g_mss_uart4_lo
000000000a000312 g     F .text	000000000000005a setup_ddr_segments
000000000a003fda g     F .text	0000000000000020 U54_3_mmuart3_local_IRQHandler
0000000000002000 g       *ABS*	0000000000000000 STACK_SIZE_E51_APPLICATION
000000000a003566  w    F .text	0000000000000004 PLIC_f2m_1_IRQHandler
00000000080005de  w    F .text_init	0000000000000084 init_memory
000000000a0036b8  w    F .text	0000000000000002 E51_f2m_50_local_IRQHandler
000000000a0036aa  w    F .text	0000000000000002 E51_f2m_43_local_IRQHandler
000000000a00417a g     F .text	0000000000000014 U54_2_software_IRQHandler
000000000a006578 g     O .text	0000000000000080 mpu_fic0_values
000000000a0035d2  w    F .text	0000000000000004 PLIC_f2m_28_IRQHandler
000000000a002ea0 g     F .text	0000000000000354 sgmii_setup
000000000800ede0 g       .stack_u54_1	0000000000000000 __stack_top_h1$
000000000a003f1e g     F .text	000000000000002e PLIC_mmuart3_IRQHandler
000000000a003436  w    F .text	0000000000000004 PLIC_gpio1_bit11_or_gpio2_bit25_IRQHandler
000000000a003710  w    F .text	0000000000000002 U54_4_wdog_tout_local_IRQHandler
000000000a003606  w    F .text	0000000000000004 PLIC_f2m_41_IRQHandler
000000000a003714  w    F .text	0000000000000002 U54_1_wdog_mvrp_local_IRQHandler
000000000a003732  w    F .text	0000000000000002 U54_f2m_7_local_IRQHandler
000000000a0036f4  w    F .text	0000000000000002 U54_3_mac1_emac_local_IRQHandler
000000000a0035f2  w    F .text	0000000000000004 PLIC_f2m_36_IRQHandler
000000000a00375c  w    F .text	0000000000000002 U54_f2m_28_local_IRQHandler
000000000a0036c6  w    F .text	0000000000000002 E51_f2m_57_local_IRQHandler
000000000a00354e  w    F .text	0000000000000004 PLIC_athena_alarm_IRQHandler
000000000a00358e  w    F .text	0000000000000004 PLIC_f2m_11_IRQHandler
000000000a003756  w    F .text	0000000000000002 U54_f2m_25_local_IRQHandler
000000000a02acd0 g     O .bss	0000000000000078 g_mss_uart3_lo
000000000a002c0c  w    F .text	0000000000000004 flag_mss_pll_lock_error
000000000a004c80 g     F .text	0000000000000026 memcmp
000000000a003394  w    F .text	0000000000000002 E51_sysTick_IRQHandler
000000000a000000 g       .text	0000000000000000 __l2_scratchpad_vma_start
000000000a036ec0 g       .app_stack_u54_4	0000000000000000 __app_stack_top_h4
000000000a00369a  w    F .text	0000000000000002 E51_f2m_35_local_IRQHandler
000000000a003398  w    F .text	0000000000000002 U54_2_sysTick_IRQHandler
000000000a00340e  w    F .text	0000000000000004 PLIC_gpio1_bit1_or_gpio2_bit15_IRQHandler
000000000800ede0 g       .stack_u54_2	0000000000000000 __stack_bottom_h2$
000000000a003492  w    F .text	0000000000000004 PLIC_i2c1_main_IRQHandler
000000000a003512  w    F .text	0000000000000004 PLIC_usoc_smb_interrupt_IRQHandler
000000000a0035d6  w    F .text	0000000000000004 PLIC_f2m_29_IRQHandler
0000000008040000 g       .text_init	0000000000000000 __l2lim_end
000000000a0067c8 g     O .text	0000000000000240 PERIPHERAL_SETUP
000000000a003746  w    F .text	0000000000000002 U54_f2m_17_local_IRQHandler
000000000a007160 g       .text	0000000000000000 __text_end
000000000a003522  w    F .text	0000000000000004 PLIC_wdog2_mvrp_IRQHandler
000000000a003656  w    F .text	0000000000000004 PLIC_f2m_61_IRQHandler
000000000a003fba g     F .text	0000000000000020 U54_2_mmuart2_local_IRQHandler
000000000a0033c6  w    F .text	0000000000000004 PLIC_l2_metadata_uncorr_IRQHandler
0000000008000570 g     F .text_init	0000000000000000 config_copy
000000000a030ec0 g       .app_stack_u54_1	0000000000000000 __app_stack_top_h1
000000000a0036b2  w    F .text	0000000000000002 E51_f2m_47_local_IRQHandler
000000000a003466  w    F .text	0000000000000004 PLIC_gpio1_bit23_IRQHandler
000000000a0056fc g     F .text	0000000000000002 __malloc_lock
000000000a003720  w    F .text	0000000000000002 U54_spare_5_local_IRQHandler
000000000a003672  w    F .text	0000000000000004 PLIC_U54_4_bus_error_unit_IRQHandler
000000000a0035ae  w    F .text	0000000000000004 PLIC_f2m_19_IRQHandler
000000000a00368a  w    F .text	0000000000000002 E51_wdog0_mvrp_local_IRQHandler
000000000a0036cc  w    F .text	0000000000000002 E51_f2m_60_local_IRQHandler
000000000a00c110 g       .bss	0000000000000000 __bss_start
000000000a007f70 g     O .data	0000000000004000 data
000000000a00342e  w    F .text	0000000000000004 PLIC_gpio1_bit9_or_gpio2_bit23_IRQHandler
000000000a003612  w    F .text	0000000000000004 PLIC_f2m_44_IRQHandler
000000000a00374a  w    F .text	0000000000000002 U54_f2m_19_local_IRQHandler
000000000a02a9f8 g     O .bss	0000000000000008 ddr_test
000000000a00356e  w    F .text	0000000000000004 PLIC_f2m_3_IRQHandler
000000000a003702  w    F .text	0000000000000002 U54_4_mac1_queue3_local_IRQHandler
000000000a0036f0  w    F .text	0000000000000002 U54_2_mac0_int_local_IRQHandler
000000000a00c0f4 g     O .sbss	0000000000000004 count_sw_ints_h0
000000000a003744  w    F .text	0000000000000002 U54_f2m_16_local_IRQHandler
000000000a00352a  w    F .text	0000000000000004 PLIC_wdog4_mvrp_IRQHandler
000000000a00370c  w    F .text	0000000000000002 U54_2_wdog_tout_local_IRQHandler
000000000a0036fa  w    F .text	0000000000000002 U54_3_mac1_queue1_local_IRQHandler
000000000a00365a  w    F .text	0000000000000004 PLIC_f2m_62_IRQHandler
000000000a003546  w    F .text	0000000000000004 PLIC_volt_temp_alarm_IRQHandler
000000000a0034de  w    F .text	0000000000000004 PLIC_rtc_wakeup_IRQHandler
000000000a007148 g     O .text	0000000000000008 IOSCB_IO_CALIB_DDR
0000000008000d50 g       *ABS*	0000000000000000 __text_load
000000000a004e22 g     F .text	00000000000000f8 _malloc_r
000000000a0034b6  w    F .text	0000000000000004 PLIC_mac1_int_IRQHandler
00000000080006ae  w    F .text_init	0000000000000014 init_pmp
000000000a0036c4  w    F .text	0000000000000002 E51_f2m_56_local_IRQHandler
000000000a00353a  w    F .text	0000000000000004 PLIC_wdog3_tout_IRQHandler
000000000a003748  w    F .text	0000000000000002 U54_f2m_18_local_IRQHandler
000000000a0033fa  w    F .text	0000000000000004 PLIC_gpio0_bit10_or_gpio2_bit13_IRQHandler
000000000a00348e  w    F .text	0000000000000004 PLIC_i2c0_sus_IRQHandler
000000000a0035b2  w    F .text	0000000000000004 PLIC_f2m_20_IRQHandler
000000000a00374c  w    F .text	0000000000000002 U54_f2m_20_local_IRQHandler
000000000a0036c8  w    F .text	0000000000000002 E51_f2m_58_local_IRQHandler
00000000080005ca g     F .text_init	0000000000000014 load_virtual_rom
000000000a00350e  w    F .text	0000000000000004 PLIC_usoc_vc_interrupt_IRQHandler
000000000a004112 g     F .text	0000000000000068 u54_2
000000000a0044a2 g     F .text	00000000000001a0 dilation
000000000a007180 g       .sdata	0000000000000000 __sdata_end
000000000a0071f0 g     O .data	0000000000000180 E51_local_irq_handler_table
000000000a002b6e  w    F .text	0000000000000002 ddr_report_progress
000000000a00367e  w    F .text	0000000000000002 E51_g5c_devrst_local_IRQHandler
000000000a003736  w    F .text	0000000000000002 U54_f2m_9_local_IRQHandler
000000000a00351e  w    F .text	0000000000000004 PLIC_wdog1_mvrp_IRQHandler
000000000a00346a  w    F .text	0000000000000004 PLIC_gpio0_non_direct_IRQHandler
000000000a003486  w    F .text	0000000000000004 PLIC_External_i2c0_main_IRQHandler
000000000800fde0 g       .stack_u54_2	0000000000000000 __stack_top_h2$
000000000a0036e0  w    F .text	0000000000000002 U54_1_mac0_queue2_local_IRQHandler
000000000a00371c  w    F .text	0000000000000002 U54_spare_3_local_IRQHandler
000000000a003626  w    F .text	0000000000000004 PLIC_f2m_49_IRQHandler
000000000a02cec0 g       .heap	0000000000000000 __heap_end
000000000a0033ea  w    F .text	0000000000000004 PLIC_gpio0_bit6_or_gpio2_bit13_IRQHandler
000000000a003730  w    F .text	0000000000000002 U54_f2m_6_local_IRQHandler
000000000a00341e  w    F .text	0000000000000004 PLIC_gpio1_bit5_or_gpio2_bit19_IRQHandler
000000000a00344a  w    F .text	0000000000000004 PLIC_gpio1_bit16_or_gpio2_bit30_IRQHandler
000000000a003728  w    F .text	0000000000000002 U54_f2m_2_local_IRQHandler
000000000a0033ae  w    F .text	0000000000000004 PLIC_dma_ch1_ERR_IRQHandler
000000000a00361a  w    F .text	0000000000000004 PLIC_f2m_46_IRQHandler
000000000a0035ba  w    F .text	0000000000000004 PLIC_f2m_22_IRQHandler
000000000a00367a  w    F .text	0000000000000002 E51_usoc_vc_local_IRQHandler
000000000a0035fa  w    F .text	0000000000000004 PLIC_f2m_38_IRQHandler
000000000a002d26 g     F .text	0000000000000124 mss_pll_config
000000000a0035de  w    F .text	0000000000000004 PLIC_f2m_31_IRQHandler
000000000a004d1a g     F .text	000000000000004a sprintf
000000000a00356a  w    F .text	0000000000000004 PLIC_f2m_2_IRQHandler
000000000a007370 g     O .data	00000000000005d8 ext_irq_handler_table
000000000a003e3c g     F .text	0000000000000058 MSS_UART_polled_tx_string
000000000800059c g     F .text_init	0000000000000000 config_32_copy
000000000a0033d6  w    F .text	0000000000000004 PLIC_gpio0_bit1_or_gpio2_bit13_IRQHandler
000000000a007970 g     O .data	0000000000000180 local_irq_handler_1_table
000000000a00343a  w    F .text	0000000000000004 PLIC_gpio1_bit12_or_gpio2_bit26_IRQHandler
000000000a00362e  w    F .text	0000000000000004 PLIC_f2m_51_IRQHandler
000000000a00339e  w    F .text	0000000000000004 PLIC_Invalid_IRQHandler
000000000a00291a g     F .text	0000000000000102 test_ddr
000000000a003646  w    F .text	0000000000000004 PLIC_f2m_57_IRQHandler
000000000a00349e  w    F .text	0000000000000004 PLIC_mac0_int_IRQHandler
000000000a00352e  w    F .text	0000000000000004 PLIC_wdog0_tout_IRQHandler
000000000a003762  w    F .text	0000000000000002 U54_f2m_31_local_IRQHandler
000000000a00339a  w    F .text	0000000000000002 U54_3_sysTick_IRQHandler
000000000a0052a4 g     F .text	0000000000000124 _printf_common
000000000a007170 g     O .sdata	0000000000000008 _impure_ptr
000000000a007168 g     O .sdata	0000000000000001 h
000000000a0033c2  w    F .text	0000000000000004 PLIC_l2_metadata_corr_IRQHandler
000000000a005012 g     F .text	0000000000000292 _svfiprintf_r
000000000a007df0 g     O .data	0000000000000180 local_irq_handler_4_table
000000000a003e94 g     F .text	000000000000002e PLIC_mmuart0_IRQHandler
000000000a00366a  w    F .text	0000000000000004 PLIC_U54_2_bus_error_unit_IRQHandler
000000000a003724  w    F .text	0000000000000002 U54_f2m_0_local_IRQHandler
000000000a00bf70 g     O .data	0000000000000062 g_message2
000000000a0035c2  w    F .text	0000000000000004 PLIC_f2m_24_IRQHandler
000000000a0033a6  w    F .text	0000000000000004 PLIC_dma_ch0_ERR_IRQHandler
000000000a0036d4  w    F .text	0000000000000002 U54_spare_0_local_IRQHandler
000000000a00c0ec g     O .sbss	0000000000000004 count_sw_ints_h3
000000000a003406  w    F .text	0000000000000004 PLIC_gpio0_bit13_or_gpio2_bit13_IRQHandler
000000000a0042d6 g     F .text	00000000000000ce print_data_3d
000000000a02aec0 g       .heap	0000000000000000 __heap_start
000000000a0034c2  w    F .text	0000000000000004 PLIC_mac1_queue3_IRQHandler
00000000080003e4 g     F .text_init	0000000000000000 count_section
000000000a0036d8  w    F .text	0000000000000002 U54_spare_2_local_IRQHandler
000000000a02ad48 g     O .bss	0000000000000078 g_mss_uart0_hi
000000000a003740  w    F .text	0000000000000002 U54_f2m_14_local_IRQHandler
000000000a0034aa  w    F .text	0000000000000004 PLIC_mac0_queue3_IRQHandler
0000000008000b74 g     F .text_init	0000000000000020 handle_local_interrupt
000000000a0034e2  w    F .text	0000000000000004 PLIC_rtc_match_IRQHandler
000000000a003476  w    F .text	0000000000000004 PLIC_spi0_IRQHandler
000000000a00361e  w    F .text	0000000000000004 PLIC_f2m_47_IRQHandler
0000000001001c00 g       .ram_code	0000000000000000 __sc_start
000000000a00375a  w    F .text	0000000000000002 U54_f2m_27_local_IRQHandler
000000000a00340a  w    F .text	0000000000000004 PLIC_gpio1_bit0_or_gpio2_bit14_IRQHandler
000000000a0033f2  w    F .text	0000000000000004 PLIC_gpio0_bit8_or_gpio2_bit13_IRQHandler
000000000a003432  w    F .text	0000000000000004 PLIC_gpio1_bit10_or_gpio2_bit24_IRQHandler
000000000a00368c  w    F .text	0000000000000002 E51_envm_local_IRQHandler
000000000a0036a0  w    F .text	0000000000000002 E51_f2m_38_local_IRQHandler
0000000000001000 g       *ABS*	0000000000000000 STACK_SIZE_E51_STARTUP
000000000a002bea g     F .text	0000000000000022 sgmii_mux_config
000000000a00343e  w    F .text	0000000000000004 PLIC_gpio1_bit13_or_gpio2_bit27_IRQHandler
000000000a00418e g     F .text	00000000000000a0 print_data_128
000000000a003632  w    F .text	0000000000000004 PLIC_f2m_52_IRQHandler
000000000a0033b2  w    F .text	0000000000000004 PLIC_dma_ch2_DONE_IRQHandler
000000000a02aec0 g       .bss	0000000000000000 _end
000000000a0036d6  w    F .text	0000000000000002 U54_spare_1_local_IRQHandler
000000000a0034d6  w    F .text	0000000000000004 PLIC_ecc_error_IRQHandler
0000000008010de0 g       .stack_u54_3	0000000000000000 __stack_top_h3$
000000000a00349a  w    F .text	0000000000000004 PLIC_i2c1_sus_IRQHandler
000000000a003716  w    F .text	0000000000000002 U54_2_wdog_mvrp_local_IRQHandler
000000000a00360a  w    F .text	0000000000000004 PLIC_f2m_42_IRQHandler
000000000a003536  w    F .text	0000000000000004 PLIC_wdog2_tout_IRQHandler
000000000a00353e  w    F .text	0000000000000004 PLIC_wdog4_tout_IRQHandler
000000000a0036c2  w    F .text	0000000000000002 E51_f2m_55_local_IRQHandler
0000000008010de0 g       .stack_u54_4	0000000000000000 __stack_bottom_h4$
000000000a00369e  w    F .text	0000000000000002 E51_f2m_37_local_IRQHandler
000000000a0035f6  w    F .text	0000000000000004 PLIC_f2m_37_IRQHandler
000000000a0036ca  w    F .text	0000000000000002 E51_f2m_59_local_IRQHandler
000000000800fde0 g       .stack_u54_3	0000000000000000 __stack_bottom_h3$
000000000a003402  w    F .text	0000000000000004 PLIC_gpio0_bit12_or_gpio2_bit13_IRQHandler
000000000a003502  w    F .text	0000000000000004 PLIC_mmc_wakeup_IRQHandler
000000000a003456  w    F .text	0000000000000004 PLIC_gpio1_bit19_IRQHandler
000000000a0065f8 g     O .text	0000000000000080 mpu_fic1_values
000000000800dde0 g       .stack_e51	0000000000000000 __stack_top_h0$
000000000a0033ce  w    F .text	0000000000000004 PLIC_l2_data_uncorr_IRQHandler
000000000a00365e  w    F .text	0000000000000004 PLIC_f2m_63_IRQHandler
000000000a003df8 g     F .text	0000000000000044 MSS_UART_init
000000000a0034c6  w    F .text	0000000000000004 PLIC_mac1_emac_IRQHandler
000000000a0036fe  w    F .text	0000000000000002 U54_4_mac1_mmsl_local_IRQHandler
000000000a003666  w    F .text	0000000000000004 PLIC_U54_1_bus_error_unit_IRQHandler
000000000a0036ae  w    F .text	0000000000000002 E51_f2m_45_local_IRQHandler
000000000a004d1a g     F .text	000000000000004a siprintf
000000000a0036ee  w    F .text	0000000000000002 U54_2_mac0_queue1_local_IRQHandler
000000000a02adc0 g     O .bss	0000000000000078 g_mss_uart1_lo
000000000a0035ee  w    F .text	0000000000000004 PLIC_f2m_35_IRQHandler
000000000a007158 g     O .text	0000000000000008 MSS_SCB_DDR_PLL
000000000a003726  w    F .text	0000000000000002 U54_f2m_1_local_IRQHandler
0000000000001000 g       *ABS*	0000000000000000 STACK_SIZE_U54_2_STARTUP
000000000a007948 g     O .data	0000000000000028 local_int_mux
000000000a003698  w    F .text	0000000000000002 E51_f2m_34_local_IRQHandler
0000000000002000 g       *ABS*	0000000000000000 STACK_SIZE_U54_4_APPLICATION
000000000a0036ce  w    F .text	0000000000000002 E51_f2m_61_local_IRQHandler
000000000a002cd2 g     F .text	0000000000000054 sgmii_pll_config_scb
000000000a0066f8 g     O .text	0000000000000040 mpu_gem1_values
000000000a006a08 g     O .text	0000000000000028 plic_hart_lookup
000000000a006ff0 g     O .text	00000000000000e1 g_info_string
000000000a003616  w    F .text	0000000000000004 PLIC_f2m_45_IRQHandler
000000000a003704  w    F .text	0000000000000002 U54_4_mac1_queue2_local_IRQHandler
000000000a003712  w    F .text	0000000000000002 mvrp_u54_local_IRQHandler_10
000000000a00364a  w    F .text	0000000000000004 PLIC_f2m_58_IRQHandler
000000000a003f9a g     F .text	0000000000000020 U54_1_mmuart1_local_IRQHandler
000000000a0036ec  w    F .text	0000000000000002 U54_2_mac0_queue2_local_IRQHandler
000000000a0053c8 g     F .text	00000000000002c2 _printf_i
000000000a0035a6  w    F .text	0000000000000004 PLIC_f2m_17_IRQHandler
000000000a003706  w    F .text	0000000000000002 U54_4_mac1_queue1_local_IRQHandler
000000000a00372e  w    F .text	0000000000000002 U54_f2m_5_local_IRQHandler
000000000a00c100 g     O .sbss	0000000000000008 __malloc_sbrk_start
000000000a0036ea  w    F .text	0000000000000002 U54_2_mac0_queue3_local_IRQHandler
000000000a003426  w    F .text	0000000000000004 PLIC_gpio1_bit7_or_gpio2_bit21_IRQHandler
000000000800054a g     F .text_init	0000000000000000 pdma_transfer_complete
000000000a003412  w    F .text	0000000000000004 PLIC_gpio1_bit2_or_gpio2_bit16_IRQHandler
000000000a0035ea  w    F .text	0000000000000004 PLIC_f2m_34_IRQHandler
000000000800055e g     F .text_init	0000000000000000 memfill
000000000a003754  w    F .text	0000000000000002 U54_f2m_24_local_IRQHandler
000000000a003556  w    F .text	0000000000000004 PLIC_usoc_axic_us_IRQHandler
0000000008000c20  w    F .text_init	0000000000000118 config_l2_cache
000000000a003750  w    F .text	0000000000000002 U54_f2m_22_local_IRQHandler
000000000a007180 g       .data	0000000000000000 __data_start
0000000000001000 g       *ABS*	0000000000000000 STACK_SIZE_U54_3_STARTUP
000000000a00c0f8 g     O .sbss	0000000000000008 __malloc_free_list
000000000a0036c0  w    F .text	0000000000000002 E51_f2m_54_local_IRQHandler
000000000a0033be  w    F .text	0000000000000004 PLIC_dma_ch3_ERR_IRQHandler
000000000a003452  w    F .text	0000000000000004 PLIC_gpio1_bit18_IRQHandler
000000000a02ae38 g     O .bss	0000000000000078 g_mss_uart3_hi
000000000a0036e6  w    F .text	0000000000000002 U54_2_mac0_mmsl_local_IRQHandler
000000000a003622  w    F .text	0000000000000004 PLIC_f2m_48_IRQHandler
000000000a003516  w    F .text	0000000000000004 PLIC_E51_Maintence_IRQHandler
000000000a00371e  w    F .text	0000000000000002 U54_spare_4_local_IRQHandler
000000000a003f4c g     F .text	000000000000002e PLIC_mmuart4_IRQHandler
000000000a0036dc  w    F .text	0000000000000002 U54_1_mac0_emac_local_IRQHandler
000000000a00355a  w    F .text	0000000000000004 PLIC_usoc_axic_ds_IRQHandler
000000000a0033a2  w    F .text	0000000000000004 PLIC_dma_ch0_DONE_IRQHandler
000000000a003ffa g     F .text	0000000000000020 U54_4_mmuart4_local_IRQHandler
000000000a003326 g     F .text	000000000000006c handle_m_soft_interrupt
0000000008000a30 g     F .text_init	0000000000000130 handle_m_ext_interrupt
000000000a002aba  w    F .text	0000000000000008 mss_set_gpio_interrupt_fab_cr
00000000080007b0  w    F .text_init	000000000000025e main_first_hart
000000000a00036c g     F .text	000000000000216a ddr_state_machine
000000000a0033ca  w    F .text	0000000000000004 PLIC_l2_data_corr_IRQHandler
000000000a00341a  w    F .text	0000000000000004 PLIC_gpio1_bit4_or_gpio2_bit18_IRQHandler
000000000a0034ea  w    F .text	0000000000000004 PLIC_timer2_IRQHandler
000000000a002cbe g     F .text	0000000000000014 ddr_pll_lock_scb
000000000a00359e  w    F .text	0000000000000004 PLIC_f2m_15_IRQHandler
000000000a003708  w    F .text	0000000000000002 U54_4_mac1_int_local_IRQHandler
000000000a00372c  w    F .text	0000000000000002 U54_f2m_4_local_IRQHandler
0000000008011de0 g       .stack_u54_4	0000000000000000 __stack_top_h4$
000000000a006738 g     O .text	0000000000000020 mpu_mmc_values
000000000a003652  w    F .text	0000000000000004 PLIC_f2m_60_IRQHandler
00000000080006c2  w    F .text_init	00000000000000da main_other_hart



Disassembly of section .text_init:

0000000008000000 <__l2lim_start>:
__l2lim_start():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:34
_start:
#if (IMAGE_LOADED_BY_BOOTLOADER == 0)
    /*
     * clear the Return Address Stack
     */
    call .clear_ras
 8000000:	4c8000ef          	jal	ra,80004c8 <.clear_ras>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:36
    /* Setup trap handler */
    la a4, trap_vector
 8000004:	00000717          	auipc	a4,0x0
 8000008:	2a070713          	addi	a4,a4,672 # 80002a4 <trap_vector>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:37
    csrw mtvec, a4          # initalise machine trap vector address
 800000c:	30571073          	csrw	mtvec,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:40
    /* Make sure that mtvec is updated before continuing */
    1:
    csrr    a5, mtvec
 8000010:	305027f3          	csrr	a5,mtvec
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:41
    bne a4, a5, 1b
 8000014:	fef71ee3          	bne	a4,a5,8000010 <__l2lim_start+0x10>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:43
    /* Disable and clear all interrupts */
    li a2,  MSTATUS_MIE
 8000018:	00800613          	li	a2,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:44
    csrc mstatus, a2        # clear interrupt enable bit
 800001c:	30063073          	csrc	mstatus,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:45
    csrw mie, zero
 8000020:	30401073          	csrw	mie,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:46
    csrw mip, zero
 8000024:	34401073          	csrw	mip,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:49
    # Init delegation registers, mideleg, medeleg, if a U54
    # These are not initialised by the hardware and come up in a random state
    csrr a0, mhartid
 8000028:	f1402573          	csrr	a0,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:50
    beqz a0, .skip_e51
 800002c:	00050663          	beqz	a0,8000038 <.skip_e51>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:51
    csrw mideleg, 0
 8000030:	30305073          	csrwi	mideleg,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:52
    csrw medeleg, 0
 8000034:	30205073          	csrwi	medeleg,0

0000000008000038 <.skip_e51>:
.skip_e51():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:55
.skip_e51:
    # mscratch must be init to zero- we are not using scratch memory
    csrw mscratch, zero
 8000038:	34001073          	csrw	mscratch,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:56
    csrw mcause, zero
 800003c:	34201073          	csrw	mcause,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:57
    csrw mepc, zero
 8000040:	34101073          	csrw	mepc,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:61
    /*
     * clear PMP enables
     */
    csrw pmpcfg0, zero
 8000044:	3a001073          	csrw	pmpcfg0,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:62
    csrw pmpcfg2, zero
 8000048:	3a201073          	csrw	pmpcfg2,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:66
    /*
     * clear regs
     */
    li  x1, 0
 800004c:	00000093          	li	ra,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:67
    li  x2, 0
 8000050:	00000113          	li	sp,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:68
    li  x3, 0
 8000054:	00000193          	li	gp,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:69
    li  x4, 0
 8000058:	00000213          	li	tp,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:70
    li  x5, 0
 800005c:	00000293          	li	t0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:71
    li  x6, 0
 8000060:	00000313          	li	t1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:72
    li  x7, 0
 8000064:	00000393          	li	t2,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:73
    li  x8, 0
 8000068:	00000413          	li	s0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:74
    li  x9, 0
 800006c:	00000493          	li	s1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:75
    li  x10,0
 8000070:	00000513          	li	a0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:76
    li  x11,0
 8000074:	00000593          	li	a1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:77
    li  x12,0
 8000078:	00000613          	li	a2,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:78
    li  x13,0
 800007c:	00000693          	li	a3,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:79
    li  x14,0
 8000080:	00000713          	li	a4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:80
    li  x15,0
 8000084:	00000793          	li	a5,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:81
    li  x16,0
 8000088:	00000813          	li	a6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:82
    li  x17,0
 800008c:	00000893          	li	a7,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:83
    li  x18,0
 8000090:	00000913          	li	s2,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:84
    li  x19,0
 8000094:	00000993          	li	s3,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:85
    li  x20,0
 8000098:	00000a13          	li	s4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:86
    li  x21,0
 800009c:	00000a93          	li	s5,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:87
    li  x22,0
 80000a0:	00000b13          	li	s6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:88
    li  x23,0
 80000a4:	00000b93          	li	s7,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:89
    li  x24,0
 80000a8:	00000c13          	li	s8,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:90
    li  x25,0
 80000ac:	00000c93          	li	s9,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:91
    li  x26,0
 80000b0:	00000d13          	li	s10,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:92
    li  x27,0
 80000b4:	00000d93          	li	s11,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:93
    li  x28,0
 80000b8:	00000e13          	li	t3,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:94
    li  x29,0
 80000bc:	00000e93          	li	t4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:95
    li  x30,0
 80000c0:	00000f13          	li	t5,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:96
    li  x31,0
 80000c4:	00000f93          	li	t6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:99

    # enable FPU and accelerator if present, setting ignored on E51
    li t0, MSTATUS_FS | MSTATUS_XS
 80000c8:	0001e2b7          	lui	t0,0x1e
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:100
    csrs mstatus, t0
 80000cc:	3002a073          	csrs	mstatus,t0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:104

    # Init floating point control register to zero
    # skip if e51
    csrr a0, mhartid
 80000d0:	f1402573          	csrr	a0,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:105
    beqz a0, .no_float
 80000d4:	00050463          	beqz	a0,80000dc <.no_float>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:107
#ifdef __riscv_flen
    fscsr x0
 80000d8:	00301073          	fscsr	zero

00000000080000dc <.no_float>:
.no_float():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:113
#endif
.no_float:

     # make sure XLEN agrees with compilation choice, if not will loop here
.LxlenCheck:
    csrr t0, misa
 80000dc:	301022f3          	csrr	t0,misa
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:115
#if __riscv_xlen == 64
    bltz t0, .LxlenPass
 80000e0:	0002c463          	bltz	t0,80000e8 <.no_float+0xc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:119
#else
    bgez t0, .LxlenPass
#endif
    j .LxlenCheck
 80000e4:	ff9ff06f          	j	80000dc <.no_float>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:129
    # location 2k after sdata start as the offsets used in the gp are +/- 2k
    # See https://www.sifive.com/blog/2017/08/28/all-aboard-part-3-linker-relaxation-in-riscv-toolchain/
    # see: http://www.rowleydownload.co.uk/arm/documentation/gnu/as/RISC_002dV_002dDirectives.html
    .option push
    .option norelax
    la gp, __global_pointer$
 80000e8:	02008197          	auipc	gp,0x2008
 80000ec:	87818193          	addi	gp,gp,-1928 # a007960 <__global_pointer$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:133
    .option pop

    # get core id
    csrr a0, mhartid
 80000f0:	f1402573          	csrr	a0,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:134
    li a1,  0
 80000f4:	00000593          	li	a1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:135
    beq a0, a1, .hart0
 80000f8:	02b50263          	beq	a0,a1,800011c <.hart0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:136
    li a1,  1
 80000fc:	00100593          	li	a1,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:137
    beq a0, a1, .hart1
 8000100:	02b50863          	beq	a0,a1,8000130 <.hart1>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:138
    li a1,  2
 8000104:	00200593          	li	a1,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:139
    beq a0, a1, .hart2
 8000108:	02b50e63          	beq	a0,a1,8000144 <.hart2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:140
    li a1,  3
 800010c:	00300593          	li	a1,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:141
    beq a0, a1, .hart3
 8000110:	04b50463          	beq	a0,a1,8000158 <.hart3>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:142
    li a1,  4
 8000114:	00400593          	li	a1,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:143
    beq a0, a1, .hart4
 8000118:	04b50a63          	beq	a0,a1,800016c <.hart4>

000000000800011c <.hart0>:
.hart0():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:146

.hart0:
    la a4, __stack_bottom_h0$  # keep bottom of stack in a5 so we can init later
 800011c:	0000d717          	auipc	a4,0xd
 8000120:	cc470713          	addi	a4,a4,-828 # 800cde0 <__stack_bottom_h0$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:147
    la sp, __stack_top_h0$
 8000124:	0000e117          	auipc	sp,0xe
 8000128:	cbc10113          	addi	sp,sp,-836 # 800dde0 <__stack_top_h0$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:148
    j .continue
 800012c:	0500006f          	j	800017c <.continue>

0000000008000130 <.hart1>:
.hart1():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:150
.hart1:
    la a4, __stack_bottom_h1$  # keep bottom of stack in a5 so we can init later
 8000130:	0000e717          	auipc	a4,0xe
 8000134:	cb070713          	addi	a4,a4,-848 # 800dde0 <__stack_top_h0$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:151
    la sp, __stack_top_h1$
 8000138:	0000f117          	auipc	sp,0xf
 800013c:	ca810113          	addi	sp,sp,-856 # 800ede0 <__stack_top_h1$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:152
    j .continue
 8000140:	03c0006f          	j	800017c <.continue>

0000000008000144 <.hart2>:
.hart2():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:154
.hart2:
    la a4, __stack_bottom_h2$  # keep bottom of stack in a5 so we can init later
 8000144:	0000f717          	auipc	a4,0xf
 8000148:	c9c70713          	addi	a4,a4,-868 # 800ede0 <__stack_top_h1$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:155
    la sp, __stack_top_h2$
 800014c:	00010117          	auipc	sp,0x10
 8000150:	c9410113          	addi	sp,sp,-876 # 800fde0 <__stack_top_h2$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:156
    j .continue
 8000154:	0280006f          	j	800017c <.continue>

0000000008000158 <.hart3>:
.hart3():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:158
.hart3:
    la a4, __stack_bottom_h3$  # keep bottom of stack in a5 so we can init later
 8000158:	00010717          	auipc	a4,0x10
 800015c:	c8870713          	addi	a4,a4,-888 # 800fde0 <__stack_top_h2$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:159
    la sp, __stack_top_h3$
 8000160:	00011117          	auipc	sp,0x11
 8000164:	c8010113          	addi	sp,sp,-896 # 8010de0 <__stack_top_h3$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:160
    j .continue
 8000168:	0140006f          	j	800017c <.continue>

000000000800016c <.hart4>:
.hart4():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:162
.hart4:
    la a4, __stack_bottom_h4$  # keep bottom of stack in a5 so we can init later
 800016c:	00011717          	auipc	a4,0x11
 8000170:	c7470713          	addi	a4,a4,-908 # 8010de0 <__stack_top_h3$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:163
    la sp, __stack_top_h4$
 8000174:	00012117          	auipc	sp,0x12
 8000178:	c6c10113          	addi	sp,sp,-916 # 8011de0 <__sc_load>

000000000800017c <.continue>:
.continue():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:167

.continue:
    # clear HLS and stack
    mv  a5, sp
 800017c:	00010793          	mv	a5,sp

0000000008000180 <.init_stack>:
.init_stack():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:170
.init_stack:
    #csrw mepc, zero
    STORE x0, 0(a4)
 8000180:	00073023          	sd	zero,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:171
    add a4, a4, __SIZEOF_POINTER__
 8000184:	00870713          	addi	a4,a4,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:172
    blt a4, a5, .init_stack
 8000188:	fef74ce3          	blt	a4,a5,8000180 <.init_stack>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:174
    # Allocate some space at top of stack for the HLS
    addi sp, sp, -HLS_DEBUG_AREA_SIZE
 800018c:	fc010113          	addi	sp,sp,-64
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:176
    # HLS grows up from new top of stack
    mv tp, sp
 8000190:	00010213          	mv	tp,sp
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:178
    # get core id
    csrr a0, mhartid
 8000194:	f1402573          	csrr	a0,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:179
    li a1, MPFS_HAL_FIRST_HART
 8000198:	00000593          	li	a1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:180
    bne a0, a1, .LOtherHartstoWFI
 800019c:	08b51063          	bne	a0,a1,800021c <.main_hart+0x14>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:182
    # clear the common heap
    la  a4, __heap_start
 80001a0:	0202b717          	auipc	a4,0x202b
 80001a4:	d2070713          	addi	a4,a4,-736 # a02aec0 <__bss_end>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:183
    la  a5, __heap_end
 80001a8:	0202d797          	auipc	a5,0x202d
 80001ac:	d1878793          	addi	a5,a5,-744 # a02cec0 <__heap_end>

00000000080001b0 <.init_heap>:
.init_heap():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:186
.init_heap:
    #csrw mepc, zero
    STORE x0, 0(a4)
 80001b0:	00073023          	sd	zero,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:187
    add a4, a4, __SIZEOF_POINTER__
 80001b4:	00870713          	addi	a4,a4,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:188
    blt a4, a5, .init_heap
 80001b8:	fef74ce3          	blt	a4,a5,80001b0 <.init_heap>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:195
    # clear DTIM - this is required to stop memory errors on initial access by
    # cache
    # Also, stops x propagation in simulation, when cache/stack reads unused
    # area
    #
    li a2, MPFS_HAL_CLEAR_MEMORY
 80001bc:	00100613          	li	a2,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:196
    beq x0, a2, .skip_mem_clear
 80001c0:	00c00663          	beq	zero,a2,80001cc <.skip_mem_clear>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:197
    call    .clear_dtim
 80001c4:	2ac000ef          	jal	ra,8000470 <.clear_dtim>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:198
    call    .clear_l2lim
 80001c8:	28c000ef          	jal	ra,8000454 <.clear_l2lim>

00000000080001cc <.skip_mem_clear>:
.skip_mem_clear():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:204
.skip_mem_clear:
    /*
     * Clear bus error unit accrued register on start-up
     * This is cleared by the first hart only
     */
    la a4,0x01700020UL
 80001cc:	01700737          	lui	a4,0x1700
 80001d0:	0207071b          	addiw	a4,a4,32
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:205
    sb   x0, 0(a4)
 80001d4:	00070023          	sb	zero,0(a4) # 1700000 <__sc_end+0x6fe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:206
    la a4,0x01701020UL
 80001d8:	01701737          	lui	a4,0x1701
 80001dc:	0207071b          	addiw	a4,a4,32
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:207
    sb   x0, 0(a4)
 80001e0:	00070023          	sb	zero,0(a4) # 1701000 <__sc_end+0x6ff400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:208
    la a4,0x01702020UL
 80001e4:	01702737          	lui	a4,0x1702
 80001e8:	0207071b          	addiw	a4,a4,32
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:209
    sb   x0, 0(a4)
 80001ec:	00070023          	sb	zero,0(a4) # 1702000 <__sc_end+0x700400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:210
    la a4,0x01703020UL
 80001f0:	01703737          	lui	a4,0x1703
 80001f4:	0207071b          	addiw	a4,a4,32
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:211
    sb   x0, 0(a4)
 80001f8:	00070023          	sb	zero,0(a4) # 1703000 <__sc_end+0x701400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:212
    la a4,0x01704020UL
 80001fc:	01704737          	lui	a4,0x1704
 8000200:	0207071b          	addiw	a4,a4,32
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:213
    sb   x0, 0(a4)
 8000204:	00070023          	sb	zero,0(a4) # 1704000 <__sc_end+0x702400>

0000000008000208 <.main_hart>:
.main_hart():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:217
    # now core MPFS_HAL_FIRST_HART jumps to main_first_hart
.main_hart:
    # pass HLS address
    mv  a0, tp
 8000208:	00020513          	mv	a0,tp
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:218
    j main_first_hart
 800020c:	5a40006f          	j	80007b0 <main_first_hart>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:221
.LoopForeverMain:
    #in case of return, loop forever. nop's added so can be seen in debugger
    nop
 8000210:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:222
    nop
 8000214:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:223
    j .LoopForeverMain
 8000218:	ff9ff06f          	j	8000210 <.main_hart+0x8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:226

.LOtherHartstoWFI:
    li a2,  MSTATUS_MIE
 800021c:	00800613          	li	a2,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:227
    csrc mstatus, a2       # clear interrupt enable bit
 8000220:	30063073          	csrc	mstatus,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:228
    csrw mie, zero
 8000224:	30401073          	csrw	mie,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:229
    csrw mip, zero
 8000228:	34401073          	csrw	mip,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:230
    li a2, MIP_MSIP
 800022c:	00800613          	li	a2,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:231
    csrw mie, a2           # Set MSIE bit to receive IPI. This needs to be
 8000230:	30461073          	csrw	mie,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:238
                           # Other interrupts appera to bring out of wfi,even if
                           # not enabled.
    #
    # Wait here until main hart is up and running
    #
    li a3, HLS_MAIN_HART_STARTED
 8000234:	123446b7          	lui	a3,0x12344
 8000238:	3216869b          	addiw	a3,a3,801
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:239
    la a1, (__stack_top_h0$ - HLS_DEBUG_AREA_SIZE)
 800023c:	0000e597          	auipc	a1,0xe
 8000240:	b6458593          	addi	a1,a1,-1180 # 800dda0 <__stack_bottom_h0$+0xfc0>

0000000008000244 <.wait_main_hart>:
.wait_main_hart():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:241
.wait_main_hart:
    LWU a2, 0(a1)
 8000244:	0005e603          	lwu	a2,0(a1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:242
    bne a3, a2, .wait_main_hart
 8000248:	fec69ee3          	bne	a3,a2,8000244 <.wait_main_hart>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:244
    # Flag we are here to the main hart
    li a1, HLS_OTHER_HART_IN_WFI
 800024c:	123455b7          	lui	a1,0x12345
 8000250:	6785859b          	addiw	a1,a1,1656
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:245
    sw a1, 0(tp)
 8000254:	00b22023          	sw	a1,0(tp) # 0 <SIZE_OF_COMMON_HART_MEM-0x1000>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:247
    /* flush the instruction cache */
    fence.i
 8000258:	0000100f          	fence.i
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:251
.LwaitOtherHart:
    # We assume wfi instruction will be run before main hart attampts to take
    # out of wfi
    wfi
 800025c:	10500073          	wfi
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:256
    # Only start if MIP_MSIP is set - the wfi will ensure this, but adding
    # breakpoints in the debugger (halt)
    # will wakeup wfi, so the following code will make sure we remain here until
    # we get a software interrupt
    csrr a2, mip
 8000260:	34402673          	csrr	a2,mip
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:257
    andi a2, a2, MIP_MSIP
 8000264:	00867613          	andi	a2,a2,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:258
    beqz a2, .LwaitOtherHart
 8000268:	fe060ae3          	beqz	a2,800025c <.wait_main_hart+0x18>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:260
    /* Disable and clear all interrupts- should be only a sw interrupt */
    li a2,  MSTATUS_MIE
 800026c:	00800613          	li	a2,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:261
    csrc mstatus, a2        # clear interrupt enable bit
 8000270:	30063073          	csrc	mstatus,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:262
    csrw mie, zero
 8000274:	30401073          	csrw	mie,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:263
    csrw mip, zero
 8000278:	34401073          	csrw	mip,zero
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:265
    # set marker as to where we are
    li a1, HLS_OTHER_HART_PASSED_WFI
 800027c:	000225b7          	lui	a1,0x22
 8000280:	d955859b          	addiw	a1,a1,-619
 8000284:	00e59593          	slli	a1,a1,0xe
 8000288:	32158593          	addi	a1,a1,801 # 22321 <HEAP_SIZE+0x20321>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:266
    sw a1, 0(tp)
 800028c:	00b22023          	sw	a1,0(tp) # 0 <SIZE_OF_COMMON_HART_MEM-0x1000>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:268
    # pass HLS address
    mv  a0, tp
 8000290:	00020513          	mv	a0,tp
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:269
    j main_other_hart
 8000294:	42e0006f          	j	80006c2 <main_other_hart>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:272
.LoopForeverOther:
    #in case of return, loop forever. nop's added so can be seen in debugger
    nop
 8000298:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:273
    nop
 800029c:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:274
    j .LoopForeverOther
 80002a0:	ff9ff06f          	j	8000298 <.wait_main_hart+0x54>

00000000080002a4 <trap_vector>:
trap_vector():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:505
    # Typically, it is used to hold a pointer to a machine-mode hart-local context space and swapped
    # with a user register upon entry to an M-mode trap handler.
    # In this implementation, we are noty using HLS
    # csrrw sp, mscratch, sp                    #copy sp to mscratch, and mscrath to sp

    addi sp, sp, -INTEGER_CONTEXT_SIZE     # moves sp down stack to make I
 80002a4:	f0010113          	addi	sp,sp,-256
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:508
                                           # INTEGER_CONTEXT_SIZE area
    # Preserve the registers.
    STORE sp, 2*REGBYTES(sp)               # sp
 80002a8:	00213823          	sd	sp,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:509
    STORE a0, 10*REGBYTES(sp)              # save a0,a1 in the created CONTEXT
 80002ac:	04a13823          	sd	a0,80(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:510
    STORE a1, 11*REGBYTES(sp)
 80002b0:	04b13c23          	sd	a1,88(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:511
    STORE ra, 1*REGBYTES(sp)
 80002b4:	00113423          	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:512
    STORE gp, 3*REGBYTES(sp)
 80002b8:	00313c23          	sd	gp,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:513
    STORE tp, 4*REGBYTES(sp)
 80002bc:	02413023          	sd	tp,32(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:514
    STORE t0, 5*REGBYTES(sp)
 80002c0:	02513423          	sd	t0,40(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:515
    STORE t1, 6*REGBYTES(sp)
 80002c4:	02613823          	sd	t1,48(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:516
    STORE t2, 7*REGBYTES(sp)
 80002c8:	02713c23          	sd	t2,56(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:517
    STORE s0, 8*REGBYTES(sp)
 80002cc:	04813023          	sd	s0,64(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:518
    STORE s1, 9*REGBYTES(sp)
 80002d0:	04913423          	sd	s1,72(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:519
    STORE a2,12*REGBYTES(sp)
 80002d4:	06c13023          	sd	a2,96(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:520
    STORE a3,13*REGBYTES(sp)
 80002d8:	06d13423          	sd	a3,104(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:521
    STORE a4,14*REGBYTES(sp)
 80002dc:	06e13823          	sd	a4,112(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:522
    STORE a5,15*REGBYTES(sp)
 80002e0:	06f13c23          	sd	a5,120(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:523
    STORE a6,16*REGBYTES(sp)
 80002e4:	09013023          	sd	a6,128(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:524
    STORE a7,17*REGBYTES(sp)
 80002e8:	09113423          	sd	a7,136(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:525
    STORE s2,18*REGBYTES(sp)
 80002ec:	09213823          	sd	s2,144(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:526
    STORE s3,19*REGBYTES(sp)
 80002f0:	09313c23          	sd	s3,152(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:527
    STORE s4,20*REGBYTES(sp)
 80002f4:	0b413023          	sd	s4,160(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:528
    STORE s5,21*REGBYTES(sp)
 80002f8:	0b513423          	sd	s5,168(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:529
    STORE s6,22*REGBYTES(sp)
 80002fc:	0b613823          	sd	s6,176(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:530
    STORE s7,23*REGBYTES(sp)
 8000300:	0b713c23          	sd	s7,184(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:531
    STORE s8,24*REGBYTES(sp)
 8000304:	0d813023          	sd	s8,192(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:532
    STORE s9,25*REGBYTES(sp)
 8000308:	0d913423          	sd	s9,200(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:533
    STORE s10,26*REGBYTES(sp)
 800030c:	0da13823          	sd	s10,208(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:534
    STORE s11,27*REGBYTES(sp)
 8000310:	0db13c23          	sd	s11,216(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:535
    STORE t3,28*REGBYTES(sp)
 8000314:	0fc13023          	sd	t3,224(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:536
    STORE t4,29*REGBYTES(sp)
 8000318:	0fd13423          	sd	t4,232(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:537
    STORE t5,30*REGBYTES(sp)
 800031c:	0fe13823          	sd	t5,240(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:538
    STORE t6,31*REGBYTES(sp)
 8000320:	0ff13c23          	sd	t6,248(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:540
    # Invoke the handler.
    mv a0, sp                          # a0 <- regs
 8000324:	00010513          	mv	a0,sp
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:546
    # Please note: mtval is the newer name for register mbadaddr
    # If you get a compile failure here, use the newer name
    # At this point (2019), both are supported in latest compiler
    # older compiler versions only support mbadaddr, so going with this.
    # See: https://github.com/riscv/riscv-gcc/issues/133
    csrr a1, mbadaddr                 # useful for anaysis when things go wrong
 8000328:	343025f3          	csrr	a1,mtval
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:547
    csrr a2, mepc
 800032c:	34102673          	csrr	a2,mepc
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:548
    jal trap_from_machine_mode
 8000330:	065000ef          	jal	ra,8000b94 <trap_from_machine_mode>

0000000008000334 <restore_regs>:
restore_regs():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:552

restore_regs:
    # Restore all of the registers.
    LOAD ra, 1*REGBYTES(sp)
 8000334:	00813083          	ld	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:553
    LOAD gp, 3*REGBYTES(sp)
 8000338:	01813183          	ld	gp,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:554
    LOAD tp, 4*REGBYTES(sp)
 800033c:	02013203          	ld	tp,32(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:555
    LOAD t0, 5*REGBYTES(sp)
 8000340:	02813283          	ld	t0,40(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:556
    LOAD t1, 6*REGBYTES(sp)
 8000344:	03013303          	ld	t1,48(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:557
    LOAD t2, 7*REGBYTES(sp)
 8000348:	03813383          	ld	t2,56(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:558
    LOAD s0, 8*REGBYTES(sp)
 800034c:	04013403          	ld	s0,64(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:559
    LOAD s1, 9*REGBYTES(sp)
 8000350:	04813483          	ld	s1,72(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:560
    LOAD a0,10*REGBYTES(sp)
 8000354:	05013503          	ld	a0,80(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:561
    LOAD a1,11*REGBYTES(sp)
 8000358:	05813583          	ld	a1,88(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:562
    LOAD a2,12*REGBYTES(sp)
 800035c:	06013603          	ld	a2,96(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:563
    LOAD a3,13*REGBYTES(sp)
 8000360:	06813683          	ld	a3,104(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:564
    LOAD a4,14*REGBYTES(sp)
 8000364:	07013703          	ld	a4,112(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:565
    LOAD a5,15*REGBYTES(sp)
 8000368:	07813783          	ld	a5,120(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:566
    LOAD a6,16*REGBYTES(sp)
 800036c:	08013803          	ld	a6,128(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:567
    LOAD a7,17*REGBYTES(sp)
 8000370:	08813883          	ld	a7,136(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:568
    LOAD s2,18*REGBYTES(sp)
 8000374:	09013903          	ld	s2,144(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:569
    LOAD s3,19*REGBYTES(sp)
 8000378:	09813983          	ld	s3,152(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:570
    LOAD s4,20*REGBYTES(sp)
 800037c:	0a013a03          	ld	s4,160(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:571
    LOAD s5,21*REGBYTES(sp)
 8000380:	0a813a83          	ld	s5,168(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:572
    LOAD s6,22*REGBYTES(sp)
 8000384:	0b013b03          	ld	s6,176(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:573
    LOAD s7,23*REGBYTES(sp)
 8000388:	0b813b83          	ld	s7,184(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:574
    LOAD s8,24*REGBYTES(sp)
 800038c:	0c013c03          	ld	s8,192(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:575
    LOAD s9,25*REGBYTES(sp)
 8000390:	0c813c83          	ld	s9,200(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:576
    LOAD s10,26*REGBYTES(sp)
 8000394:	0d013d03          	ld	s10,208(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:577
    LOAD s11,27*REGBYTES(sp)
 8000398:	0d813d83          	ld	s11,216(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:578
    LOAD t3,28*REGBYTES(sp)
 800039c:	0e013e03          	ld	t3,224(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:579
    LOAD t4,29*REGBYTES(sp)
 80003a0:	0e813e83          	ld	t4,232(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:580
    LOAD t5,30*REGBYTES(sp)
 80003a4:	0f013f03          	ld	t5,240(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:581
    LOAD t6,31*REGBYTES(sp)
 80003a8:	0f813f83          	ld	t6,248(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:582
    LOAD sp, 2*REGBYTES(sp)
 80003ac:	01013103          	ld	sp,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:583
    addi sp, sp, +INTEGER_CONTEXT_SIZE  # moves sp up stack to reclaim
 80003b0:	10010113          	addi	sp,sp,256
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:585
                                        # INTEGER_CONTEXT_SIZE area
    mret
 80003b4:	30200073          	mret

00000000080003b8 <.enable_sw_int>:
.enable_sw_int():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:592
 /*****************************************************************************/
 /******************************interrupt handeling above here*****************/
 /*****************************************************************************/

.enable_sw_int:
    li a2, MIP_MSIP
 80003b8:	00800613          	li	a2,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:593
    csrw mie, a2            # Set MSIE bit to receive IPI
 80003bc:	30461073          	csrw	mie,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:594
    li a2,  MSTATUS_MIE
 80003c0:	00800613          	li	a2,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:595
    csrs mstatus, a2        # enable interrupts
 80003c4:	30062073          	csrs	mstatus,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:597
    /* flush the instruction cache */
    fence.i
 80003c8:	0000100f          	fence.i
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:598
    ret
 80003cc:	00008067          	ret

00000000080003d0 <zero_section>:
zero_section():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:613
    //       a1 = exec_end_addr
    //
    .globl  zero_section
    .type   zero_section, @function
zero_section:
    bge a0, a1, .zero_section_done
 80003d0:	00b55863          	bge	a0,a1,80003e0 <.zero_section_done>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:614
    sd  zero, (a0)
 80003d4:	00053023          	sd	zero,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:615
    addi    a0, a0, 8
 80003d8:	00850513          	addi	a0,a0,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:616
    j   zero_section
 80003dc:	ff5ff06f          	j	80003d0 <zero_section>

00000000080003e0 <.zero_section_done>:
.zero_section_done():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:618
.zero_section_done:
    ret
 80003e0:	00008067          	ret

00000000080003e4 <count_section>:
count_section():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:628
    //       a2 = start count
    //
    .globl  count_section
    .type   count_section, @function
count_section:
    beq a0, a1, .count_section_done
 80003e4:	00b50a63          	beq	a0,a1,80003f8 <.count_section_done>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:629
    sd  a2, (a0)
 80003e8:	00c53023          	sd	a2,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:630
    addi    a0, a0, 8
 80003ec:	00850513          	addi	a0,a0,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:631
    addi    a2, a2, 8
 80003f0:	00860613          	addi	a2,a2,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:632
    j   count_section
 80003f4:	ff1ff06f          	j	80003e4 <count_section>

00000000080003f8 <.count_section_done>:
.count_section_done():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:634
.count_section_done:
    ret
 80003f8:	00008067          	ret

00000000080003fc <copy_section>:
copy_section():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:643
    //  a1 = exec_start_addr
    //  a2 = exec_end_addr
    .globl  copy_section
    .type   copy_section, @function
copy_section:
    beq a1, a0, .copy_section_done // if load_addr == exec_start_addr, goto copy_section_done
 80003fc:	00a58e63          	beq	a1,a0,8000418 <.copy_section_done>

0000000008000400 <.check_if_copy_section_done>:
.check_if_copy_section_done():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:645
.check_if_copy_section_done:
    beq a1, a2, .copy_section_done // if offset != length, goto keep_copying
 8000400:	00c58c63          	beq	a1,a2,8000418 <.copy_section_done>

0000000008000404 <.keep_copying>:
.keep_copying():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:647
.keep_copying:
    ld  a3, 0(a0)                  // val = *load_addr
 8000404:	00053683          	ld	a3,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:648
    sd  a3, 0(a1)                  // *exec_start_addr = val;
 8000408:	00d5b023          	sd	a3,0(a1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:649
    addi    a0, a0, 8              // load_addr = load_addr + 8
 800040c:	00850513          	addi	a0,a0,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:650
    addi    a1, a1, 8              // exec_start_addr = exec_start_addr + 8
 8000410:	00858593          	addi	a1,a1,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:651
    j   .check_if_copy_section_done
 8000414:	fedff06f          	j	8000400 <.check_if_copy_section_done>

0000000008000418 <.copy_section_done>:
.copy_section_done():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:653
.copy_section_done:
    ret
 8000418:	00008067          	ret

000000000800041c <copy_switch_code>:
copy_switch_code():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:664
 * a safe copy of HW config data
 */
    .globl  copy_switch_code
    .type   copy_switch_code, @function
copy_switch_code:
    la      a5, __sc_start           // a5 = __sc_start
 800041c:	f9001797          	auipc	a5,0xf9001
 8000420:	7e478793          	addi	a5,a5,2020 # 1001c00 <__sc_end>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:665
    la      a4, __sc_load            // a4 = __sc_load
 8000424:	00012717          	auipc	a4,0x12
 8000428:	9bc70713          	addi	a4,a4,-1604 # 8011de0 <__sc_load>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:666
    beq a5,a4,.copy_switch_code_done // if a5 == a4, goto copy_switch_code_done
 800042c:	02e78263          	beq	a5,a4,8000450 <.copy_switch_code_done>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:667
    la      a3, __sc_end             // a3 = __sc_end
 8000430:	f9001697          	auipc	a3,0xf9001
 8000434:	7d068693          	addi	a3,a3,2000 # 1001c00 <__sc_end>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:668
    beq a5,a3,.copy_switch_code_done // if a5 == a3, goto copy_switch_code_done
 8000438:	00d78c63          	beq	a5,a3,8000450 <.copy_switch_code_done>

000000000800043c <.copy_switch_code_loop>:
.copy_switch_code_loop():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:670
.copy_switch_code_loop:
    lw  a2,0(a4)                     // a2 = *a4
 800043c:	00072603          	lw	a2,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:671
    sw  a2,0(a5)                     // *a5 = a2
 8000440:	00c7a023          	sw	a2,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:672
    addi    a5,a5,4                  // a5+=4
 8000444:	00478793          	addi	a5,a5,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:673
    addi    a4,a4,4                  // a4+=4
 8000448:	00470713          	addi	a4,a4,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:675

    bltu    a5,a3,.copy_switch_code_loop // if a5 < a3, goto copy_switch_code_loop
 800044c:	fed7e8e3          	bltu	a5,a3,800043c <.copy_switch_code_loop>

0000000008000450 <.copy_switch_code_done>:
.copy_switch_code_done():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:677
.copy_switch_code_done:
    ret
 8000450:	00008067          	ret

0000000008000454 <.clear_l2lim>:
.clear_l2lim():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:698
    // until DDR in initialized, so will have no effect other than clear ECC
    //
    // NOTE: we need to check if we are debugging from LIM,if so do not
    // initialize.
    //
    la a2, _start
 8000454:	00000617          	auipc	a2,0x0
 8000458:	bac60613          	addi	a2,a2,-1108 # 8000000 <__l2lim_start>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:699
    la  a4, 0x08000000          # start of LIM address
 800045c:	08000737          	lui	a4,0x8000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:700
    and a2, a2, a4
 8000460:	00e67633          	and	a2,a2,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:701
    bnez a2, .done_clear
 8000464:	02061063          	bnez	a2,8000484 <.done_clear>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:702
    la  a5, 0x08200000          # end of LIM address
 8000468:	082007b7          	lui	a5,0x8200
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:703
    j   1f
 800046c:	00c0006f          	j	8000478 <.clear_dtim+0x8>

0000000008000470 <.clear_dtim>:
.clear_dtim():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:708
.clear_dtim:
    //
    // Clear the E51 DTIM to prevent any ECC memory errors on initial access
    //
    la  a4, 0x01000000          # DTIM start
 8000470:	01000737          	lui	a4,0x1000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:709
    la  a5, 0x01002000          # DTIM end
 8000474:	010027b7          	lui	a5,0x1002
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:712
1:
    // common loop used by both .clear_l2lim and .clear_dtim
    sd   x0, 0(a4)
 8000478:	00073023          	sd	zero,0(a4) # 1000000 <HEAP_SIZE+0xffe000>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:713
    add a4, a4, __SIZEOF_POINTER__
 800047c:	00870713          	addi	a4,a4,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:714
    blt a4, a5, 1b
 8000480:	fef74ce3          	blt	a4,a5,8000478 <.clear_dtim+0x8>

0000000008000484 <.done_clear>:
.done_clear():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:716
.done_clear:
    ret
 8000484:	00008067          	ret

0000000008000488 <.record_ecc_error_counts>:
.record_ecc_error_counts():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:729
        a2 = mECCDirFixCount save address
 */
.record_ecc_error_counts:
    # Store initial ECC errors
    #define mECCDataFailCount               0x02010168U
    la  a5, mECCDataFailCount
 8000488:	020107b7          	lui	a5,0x2010
 800048c:	1687879b          	addiw	a5,a5,360
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:730
    mv  a4, a0// eg. Use stat of DTIM in not used for anything else  0x01000100
 8000490:	00050713          	mv	a4,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:731
    lw  t2,0(a5)
 8000494:	0007a383          	lw	t2,0(a5) # 2010000 <__sc_end+0x100e400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:732
    sw  t2,0(a4)
 8000498:	00772023          	sw	t2,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:734
    #define mECCDataCorrectionCount         0x02010148U
    la  a5, mECCDataCorrectionCount
 800049c:	020107b7          	lui	a5,0x2010
 80004a0:	1487879b          	addiw	a5,a5,328
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:735
    mv  a4, a1// eg. Use stat of DTIM in not used for anything else 0x01000110
 80004a4:	00058713          	mv	a4,a1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:736
    lw  t2,0(a5)
 80004a8:	0007a383          	lw	t2,0(a5) # 2010000 <__sc_end+0x100e400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:737
    sw  t2,0(a4)
 80004ac:	00772023          	sw	t2,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:739
    #define mECCDirFixCount                 0x02010108u
    la  a5, mECCDirFixCount
 80004b0:	020107b7          	lui	a5,0x2010
 80004b4:	1087879b          	addiw	a5,a5,264
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:740
    mv  a4, a2// eg. Use stat of DTIM in not used for anything else 0x01000120
 80004b8:	00060713          	mv	a4,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:741
    lw  t2,0(a5)
 80004bc:	0007a383          	lw	t2,0(a5) # 2010000 <__sc_end+0x100e400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:742
    sw  t2,0(a4)
 80004c0:	00772023          	sw	t2,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:743
    ret
 80004c4:	00008067          	ret

00000000080004c8 <.clear_ras>:
.clear_ras():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:752
 * Two deep function calls.
 * Used to clear the interal processor Return Address Stack
 * This is belt and braces, may not be required
 */
.clear_ras:
    mv a5, x1
 80004c8:	00008793          	mv	a5,ra
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:753
    nop
 80004cc:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:754
    call .clear_ras_2_deep
 80004d0:	024000ef          	jal	ra,80004f4 <.clear_ras_2_deep>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:755
    nop
 80004d4:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:756
    nop
 80004d8:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:757
    nop
 80004dc:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:758
    nop
 80004e0:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:759
    nop
 80004e4:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:760
    nop
 80004e8:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:761
    mv  x1, a5
 80004ec:	00078093          	mv	ra,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:762
    ret
 80004f0:	00008067          	ret

00000000080004f4 <.clear_ras_2_deep>:
.clear_ras_2_deep():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:765

.clear_ras_2_deep:
    nop
 80004f4:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:766
    nop
 80004f8:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:767
    nop
 80004fc:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:768
    nop
 8000500:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:769
    nop
 8000504:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:770
    nop
 8000508:	00000013          	nop
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_entry.S:771
    ret
 800050c:	00008067          	ret

0000000008000510 <pdma_transfer>:
pdma_transfer():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:32
 *   a3 = PDMA Base Address - 0x3000000 + (0x01000 * PDMA_CHANNEL)
 */
    .globl  pdma_transfer
    .type   pdma_transfer, @function
pdma_transfer:
    mv  t1,a0
 8000510:	832a                	mv	t1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:33
    mv t0, a3           // Base address
 8000512:	82b6                	mv	t0,a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:34
    li t1, 1
 8000514:	4305                	li	t1,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:35
    sw t1, 0(t0)        // claim
 8000516:	0062a023          	sw	t1,0(t0) # 1e000 <HEAP_SIZE+0x1c000>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:36
    li t1, 0
 800051a:	4301                	li	t1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:37
    sw t1, 4(t0)        // read[31:28]/write[27:24] size 0=>1byte, 1 =>2 bytes etx
 800051c:	0062a223          	sw	t1,4(t0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:38
    mv t1, a2           // SIZE
 8000520:	8332                	mv	t1,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:39
    sd t1, 8(t0)        // bytes
 8000522:	0062b423          	sd	t1,8(t0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:40
    mv t1, a0           // dest address
 8000526:	832a                	mv	t1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:41
    sd t1, 16(t0)       // dest
 8000528:	0062b823          	sd	t1,16(t0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:42
    mv t1, a1           // source address
 800052c:	832e                	mv	t1,a1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:43
    sd t1, 24(t0)       // src
 800052e:	0062bc23          	sd	t1,24(t0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:44
    li t1, 0xff000000
 8000532:	0ff0031b          	addiw	t1,zero,255
 8000536:	01831313          	slli	t1,t1,0x18
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:45
    sw t1, 4(t0)        // full speed copy
 800053a:	0062a223          	sw	t1,4(t0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:46
    li t1, 3
 800053e:	430d                	li	t1,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:47
    sw t1, 0(t0)        // start transfer
 8000540:	0062a023          	sw	t1,0(t0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:48
    fence
 8000544:	0ff0000f          	fence
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:49
    ret
 8000548:	8082                	ret

000000000800054a <pdma_transfer_complete>:
pdma_transfer_complete():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:63
 */
    //
    .globl  pdma_transfer_complete
    .type   pdma_transfer_complete, @function
pdma_transfer_complete:
    mv t0, a0           // Base address
 800054a:	82aa                	mv	t0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:65
1: // wait for completion
    lw t1, 0(t0)
 800054c:	0002a303          	lw	t1,0(t0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:66
    andi t1, t1, 2
 8000550:	00237313          	andi	t1,t1,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:67
    bnez t1, 1b
 8000554:	fe031ce3          	bnez	t1,800054c <pdma_transfer_complete+0x2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:69
    // release DMA
    sw zero, 0(t0)
 8000558:	0002a023          	sw	zero,0(t0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:70
    ret
 800055c:	8082                	ret

000000000800055e <memfill>:
memfill():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:84
    //  a1 = value to fill
    //  a2 = length
    .globl  memfill
    .type   memfill, @function
memfill:
    mv  t1,a0
 800055e:	832a                	mv	t1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:85
    mv  t2,a1
 8000560:	83ae                	mv	t2,a1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:86
    beqz    a2,2f
 8000562:	c611                	beqz	a2,800056e <memfill+0x10>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:88
1:
    sb  t2,0(t1)
 8000564:	00730023          	sb	t2,0(t1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:89
    addi    a2,a2,-1
 8000568:	167d                	addi	a2,a2,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:90
    addi    t1,t1,1
 800056a:	0305                	addi	t1,t1,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:91
    bnez    a2,1b
 800056c:	fe65                	bnez	a2,8000564 <memfill+0x6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:93
2:
    ret
 800056e:	8082                	ret

0000000008000570 <config_copy>:
config_copy():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:107
    //  a1 = src
    //  a2 = length
    .globl  config_copy
    .type   config_copy, @function
config_copy:
    mv  t1,a0
 8000570:	832a                	mv	t1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:108
    beqz    a2,2f
 8000572:	ca09                	beqz	a2,8000584 <config_copy+0x14>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:110
1:
    lb  t2,0(a1)
 8000574:	00058383          	lb	t2,0(a1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:111
    sb  t2,0(t1)
 8000578:	00730023          	sb	t2,0(t1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:112
    addi    a2,a2,-1
 800057c:	167d                	addi	a2,a2,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:113
    addi    t1,t1,1
 800057e:	0305                	addi	t1,t1,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:114
    addi    a1,a1,1
 8000580:	0585                	addi	a1,a1,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:115
    bnez    a2,1b
 8000582:	fa6d                	bnez	a2,8000574 <config_copy+0x4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:117
2:
    ret
 8000584:	8082                	ret

0000000008000586 <config_16_copy>:
config_16_copy():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:130
    //  a1 = src
    //  a2 = length
    .globl  config_16_copy
    .type   config_16_copy, @function
config_16_copy:
    mv  t1,a0
 8000586:	832a                	mv	t1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:131
    beqz    a2,2f
 8000588:	ca09                	beqz	a2,800059a <config_16_copy+0x14>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:133
1:
    lh  t2,0(a1)
 800058a:	00059383          	lh	t2,0(a1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:134
    sh  t2,0(t1)
 800058e:	00731023          	sh	t2,0(t1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:135
    addi    a2,a2,-2
 8000592:	1679                	addi	a2,a2,-2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:136
    addi    t1,t1,2
 8000594:	0309                	addi	t1,t1,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:137
    addi    a1,a1,2
 8000596:	0589                	addi	a1,a1,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:138
    bnez    a2,1b
 8000598:	fa6d                	bnez	a2,800058a <config_16_copy+0x4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:140
2:
    ret
 800059a:	8082                	ret

000000000800059c <config_32_copy>:
config_32_copy():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:153
    //  a1 = src
    //  a2 = length
    .globl  config_32_copy
    .type   config_32_copy, @function
config_32_copy:
    mv  t1,a0
 800059c:	832a                	mv	t1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:154
    beqz    a2,2f
 800059e:	ca09                	beqz	a2,80005b0 <config_32_copy+0x14>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:156
1:
    lw  t2,0(a1)
 80005a0:	0005a383          	lw	t2,0(a1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:157
    sw  t2,0(t1)
 80005a4:	00732023          	sw	t2,0(t1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:158
    addi    a2,a2,-4
 80005a8:	1671                	addi	a2,a2,-4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:159
    addi    t1,t1,4
 80005aa:	0311                	addi	t1,t1,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:160
    addi    a1,a1,4
 80005ac:	0591                	addi	a1,a1,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:161
    bnez    a2,1b
 80005ae:	fa6d                	bnez	a2,80005a0 <config_32_copy+0x4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:163
2:
    ret
 80005b0:	8082                	ret

00000000080005b2 <config_64_copy>:
config_64_copy():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:176
    //  a1 = src
    //  a2 = length
    .globl  config_64_copy
    .type   config_64_copy, @function
config_64_copy:
    mv  t1,a0
 80005b2:	832a                	mv	t1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:177
    beqz    a2,2f
 80005b4:	ca09                	beqz	a2,80005c6 <config_64_copy+0x14>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:179
1:
    ld  t2,0(a1)
 80005b6:	0005b383          	ld	t2,0(a1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:180
    sd  t2,0(t1)
 80005ba:	00733023          	sd	t2,0(t1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:181
    addi    a2,a2,-8
 80005be:	1661                	addi	a2,a2,-8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:182
    addi    t1,t1,8
 80005c0:	0321                	addi	t1,t1,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:183
    addi    a1,a1,8
 80005c2:	05a1                	addi	a1,a1,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:184
    bnez    a2,1b
 80005c4:	fa6d                	bnez	a2,80005b6 <config_64_copy+0x4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/mss_utils.S:186
2:
    ret
 80005c6:	8082                	ret
	...

00000000080005ca <load_virtual_rom>:
load_virtual_rom():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:481
};

void load_virtual_rom(void)
{
    volatile uint32_t * p_virtual_bootrom = (uint32_t *)VIRTUAL_BOOTROM_BASE_ADDR;
    config_copy( (void *)p_virtual_bootrom, (void *)rom,sizeof(rom[NB_BOOT_ROM_WORDS]));
 80005ca:	20003537          	lui	a0,0x20003
 80005ce:	4611                	li	a2,4
 80005d0:	00000597          	auipc	a1,0x0
 80005d4:	44058593          	addi	a1,a1,1088 # 8000a10 <rom>
 80005d8:	12050513          	addi	a0,a0,288 # 20003120 <__l2_scratchpad_vma_end+0x15fcb260>
 80005dc:	bf51                	j	8000570 <config_copy>

00000000080005de <init_memory>:
init_memory():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:572
 /*-----------------------------------------------------------------------------
  * _start() function called invoked
  * This function is called on power up and warm reset.
  */
 __attribute__((weak)) void init_memory( void)
 {
 80005de:	1141                	addi	sp,sp,-16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:573
    copy_section(&__text_load, &__text_start, &__text_end);
 80005e0:	02007617          	auipc	a2,0x2007
 80005e4:	b8060613          	addi	a2,a2,-1152 # a007160 <__text_end>
 80005e8:	02000597          	auipc	a1,0x2000
 80005ec:	a1858593          	addi	a1,a1,-1512 # a000000 <_sbrk>
 80005f0:	00000517          	auipc	a0,0x0
 80005f4:	76050513          	addi	a0,a0,1888 # 8000d50 <__text_load>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:572
 {
 80005f8:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:573
    copy_section(&__text_load, &__text_start, &__text_end);
 80005fa:	e03ff0ef          	jal	ra,80003fc <copy_section>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:574
    copy_section(&__sdata_load, &__sdata_start, &__sdata_end);
 80005fe:	82018613          	addi	a2,gp,-2016 # a007180 <__sdata_end>
 8000602:	02007597          	auipc	a1,0x2007
 8000606:	b5e58593          	addi	a1,a1,-1186 # a007160 <__text_end>
 800060a:	00008517          	auipc	a0,0x8
 800060e:	8a650513          	addi	a0,a0,-1882 # 8007eb0 <__sdata_load>
 8000612:	debff0ef          	jal	ra,80003fc <copy_section>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:575
    copy_section(&__data_load, &__data_start, &__data_end);
 8000616:	0200c617          	auipc	a2,0x200c
 800061a:	a7a60613          	addi	a2,a2,-1414 # a00c090 <__data_end>
 800061e:	82018593          	addi	a1,gp,-2016 # a007180 <__sdata_end>
 8000622:	00008517          	auipc	a0,0x8
 8000626:	8ae50513          	addi	a0,a0,-1874 # 8007ed0 <__data_load>
 800062a:	dd3ff0ef          	jal	ra,80003fc <copy_section>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:577

    zero_section(&__sbss_start, &__sbss_end);
 800062e:	0200c597          	auipc	a1,0x200c
 8000632:	ae258593          	addi	a1,a1,-1310 # a00c110 <__sbss_end>
 8000636:	0200c517          	auipc	a0,0x200c
 800063a:	a5a50513          	addi	a0,a0,-1446 # a00c090 <__data_end>
 800063e:	d93ff0ef          	jal	ra,80003d0 <zero_section>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:578
    zero_section(&__bss_start, &__bss_end);
 8000642:	0202b597          	auipc	a1,0x202b
 8000646:	87e58593          	addi	a1,a1,-1922 # a02aec0 <__bss_end>
 800064a:	0200c517          	auipc	a0,0x200c
 800064e:	ac650513          	addi	a0,a0,-1338 # a00c110 <__sbss_end>
 8000652:	d7fff0ef          	jal	ra,80003d0 <zero_section>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:581

    __disable_all_irqs();      /* disables local and global interrupt enable */
 }
 8000656:	60a2                	ld	ra,8(sp)
 8000658:	0141                	addi	sp,sp,16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:580
    __disable_all_irqs();      /* disables local and global interrupt enable */
 800065a:	02003317          	auipc	t1,0x2003
 800065e:	32430067          	jr	804(t1) # a00397e <__disable_all_irqs>

0000000008000662 <init_bus_error_unit>:
init_bus_error_unit():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:611
  * mss_sw_config.h as required.
  * @return
  */

__attribute__((weak)) uint8_t init_bus_error_unit(void)
{
 8000662:	4681                	li	a3,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:616
    uint8_t hart_id;
    /* Init BEU in all harts - enable local interrupt */
    for(hart_id = MPFS_HAL_FIRST_HART; hart_id <= MPFS_HAL_LAST_HART; hart_id++)
    {
        BEU->regs[hart_id].ENABLE      = (uint64_t)BEU_ENABLE;
 8000664:	01700637          	lui	a2,0x1700
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:614
    for(hart_id = MPFS_HAL_FIRST_HART; hart_id <= MPFS_HAL_LAST_HART; hart_id++)
 8000668:	4595                	li	a1,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:616 (discriminator 3)
        BEU->regs[hart_id].ENABLE      = (uint64_t)BEU_ENABLE;
 800066a:	00c69713          	slli	a4,a3,0xc
 800066e:	9732                	add	a4,a4,a2
 8000670:	00073823          	sd	zero,16(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:617 (discriminator 3)
        BEU->regs[hart_id].PLIC_INT    = (uint64_t)BEU_PLIC_INT;
 8000674:	02069793          	slli	a5,a3,0x20
 8000678:	00073c23          	sd	zero,24(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:618 (discriminator 3)
        BEU->regs[hart_id].LOCAL_INT   = (uint64_t)BEU_LOCAL_INT;
 800067c:	83d1                	srli	a5,a5,0x14
 800067e:	02073423          	sd	zero,40(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:619 (discriminator 3)
        BEU->regs[hart_id].CAUSE       = 0ULL;
 8000682:	97b2                	add	a5,a5,a2
 8000684:	0007b023          	sd	zero,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:620 (discriminator 3)
        BEU->regs[hart_id].ACCRUED     = 0ULL;
 8000688:	02073023          	sd	zero,32(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:621 (discriminator 3)
        BEU->regs[hart_id].VALUE       = 0ULL;
 800068c:	0007b423          	sd	zero,8(a5)
 8000690:	2685                	addiw	a3,a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:614 (discriminator 3)
    for(hart_id = MPFS_HAL_FIRST_HART; hart_id <= MPFS_HAL_LAST_HART; hart_id++)
 8000692:	fcb69ce3          	bne	a3,a1,800066a <init_bus_error_unit+0x8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:624
    }
    return (0U);
}
 8000696:	4501                	li	a0,0
 8000698:	8082                	ret

000000000800069a <init_mem_protection_unit>:
init_mem_protection_unit():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:632
 * init_mem_protection_unit(void)
 * add this function to you code and configure as required
 * @return
 */
__attribute__((weak)) uint8_t init_mem_protection_unit(void)
{
 800069a:	1141                	addi	sp,sp,-16
 800069c:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:633
    mpu_configure();
 800069e:	02003097          	auipc	ra,0x2003
 80006a2:	0c6080e7          	jalr	198(ra) # a003764 <mpu_configure>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:635
    return (0U);
}
 80006a6:	60a2                	ld	ra,8(sp)
 80006a8:	4501                	li	a0,0
 80006aa:	0141                	addi	sp,sp,16
 80006ac:	8082                	ret

00000000080006ae <init_pmp>:
init_pmp():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:643
 * init_pmp(void)
 * add this function to you code and configure as required
 * @return
 */
__attribute__((weak)) uint8_t init_pmp(uint8_t hart_id)
{
 80006ae:	1141                	addi	sp,sp,-16
 80006b0:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:644
    pmp_configure(hart_id);
 80006b2:	02003097          	auipc	ra,0x2003
 80006b6:	23a080e7          	jalr	570(ra) # a0038ec <pmp_configure>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:646
    return (0U);
}
 80006ba:	60a2                	ld	ra,8(sp)
 80006bc:	4501                	li	a0,0
 80006be:	0141                	addi	sp,sp,16
 80006c0:	8082                	ret

00000000080006c2 <main_other_hart>:
main_other_hart():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:377
    switch(hls->my_hart_id)
 80006c2:	415c                	lw	a5,4(a0)
 80006c4:	4711                	li	a4,4
 80006c6:	2781                	sext.w	a5,a5
 80006c8:	0af76f63          	bltu	a4,a5,8000786 <main_other_hart+0xc4>
 80006cc:	00000717          	auipc	a4,0x0
 80006d0:	0d070713          	addi	a4,a4,208 # 800079c <main_other_hart+0xda>
 80006d4:	078a                	slli	a5,a5,0x2
 80006d6:	97ba                	add	a5,a5,a4
 80006d8:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:335
{
 80006da:	1101                	addi	sp,sp,-32
 80006dc:	ec06                	sd	ra,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:377
    switch(hls->my_hart_id)
 80006de:	97ba                	add	a5,a5,a4
 80006e0:	8782                	jr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:343
    const uint64_t app_stack_top_h0 = (const uint64_t)&__app_stack_top_h0 - (HLS_DEBUG_AREA_SIZE);
 80006e2:	0202e797          	auipc	a5,0x202e
 80006e6:	79e78793          	addi	a5,a5,1950 # a02ee80 <__heap_end+0x1fc0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:381
        __asm volatile ("add sp, x0, %1" : "=r"(dummy) : "r"(app_stack_top_h0));
 80006ea:	00f00133          	add	sp,zero,a5
 80006ee:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:382
        e51();
 80006f0:	02004097          	auipc	ra,0x2004
 80006f4:	502080e7          	jalr	1282(ra) # a004bf2 <e51>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:419 (discriminator 1)
       counter = counter + 1U;
 80006f8:	0200c717          	auipc	a4,0x200c
 80006fc:	9a070713          	addi	a4,a4,-1632 # a00c098 <counter.12995>
 8000700:	631c                	ld	a5,0(a4)
 8000702:	0785                	addi	a5,a5,1
 8000704:	0200c697          	auipc	a3,0x200c
 8000708:	98f6ba23          	sd	a5,-1644(a3) # a00c098 <counter.12995>
 800070c:	bfd5                	j	8000700 <main_other_hart+0x3e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:386
        (void)init_pmp((uint8_t)1);
 800070e:	4505                	li	a0,1
 8000710:	f9fff0ef          	jal	ra,80006ae <init_pmp>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:344
    const uint64_t app_stack_top_h1 = (const uint64_t)&__app_stack_top_h1 - (HLS_DEBUG_AREA_SIZE);
 8000714:	02030797          	auipc	a5,0x2030
 8000718:	76c78793          	addi	a5,a5,1900 # a030e80 <__app_stack_top_h0+0x1fc0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:387
        __asm volatile ("add sp, x0, %1" : "=r"(dummy) : "r"(app_stack_top_h1));
 800071c:	00f00133          	add	sp,zero,a5
 8000720:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:388
        u54_1();
 8000722:	02004097          	auipc	ra,0x2004
 8000726:	2f4080e7          	jalr	756(ra) # a004a16 <u54_1>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:389
        break;
 800072a:	b7f9                	j	80006f8 <main_other_hart+0x36>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:392
        (void)init_pmp((uint8_t)2);
 800072c:	4509                	li	a0,2
 800072e:	f81ff0ef          	jal	ra,80006ae <init_pmp>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:345
    const uint64_t app_stack_top_h2 = (const uint64_t)&__app_stack_top_h2 - (HLS_DEBUG_AREA_SIZE);
 8000732:	02032797          	auipc	a5,0x2032
 8000736:	74e78793          	addi	a5,a5,1870 # a032e80 <__app_stack_top_h1+0x1fc0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:393
        __asm volatile ("add sp, x0, %1" : "=r"(dummy) : "r"(app_stack_top_h2));
 800073a:	00f00133          	add	sp,zero,a5
 800073e:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:394
        u54_2();
 8000740:	02004097          	auipc	ra,0x2004
 8000744:	9d2080e7          	jalr	-1582(ra) # a004112 <u54_2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:395
        break;
 8000748:	bf45                	j	80006f8 <main_other_hart+0x36>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:398
        (void)init_pmp((uint8_t)3);
 800074a:	450d                	li	a0,3
 800074c:	f63ff0ef          	jal	ra,80006ae <init_pmp>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:346
    const uint64_t app_stack_top_h3 = (const uint64_t)&__app_stack_top_h3 - (HLS_DEBUG_AREA_SIZE);
 8000750:	02034797          	auipc	a5,0x2034
 8000754:	73078793          	addi	a5,a5,1840 # a034e80 <__app_stack_top_h2+0x1fc0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:399
        __asm volatile ("add sp, x0, %1" : "=r"(dummy) : "r"(app_stack_top_h3));
 8000758:	00f00133          	add	sp,zero,a5
 800075c:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:400
        u54_3();
 800075e:	02004097          	auipc	ra,0x2004
 8000762:	938080e7          	jalr	-1736(ra) # a004096 <u54_3>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:401
        break;
 8000766:	bf49                	j	80006f8 <main_other_hart+0x36>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:404
        (void)init_pmp((uint8_t)4);
 8000768:	4511                	li	a0,4
 800076a:	f45ff0ef          	jal	ra,80006ae <init_pmp>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:347
    const uint64_t app_stack_top_h4 = (const uint64_t)&__app_stack_top_h4 - (HLS_DEBUG_AREA_SIZE);
 800076e:	02036797          	auipc	a5,0x2036
 8000772:	71278793          	addi	a5,a5,1810 # a036e80 <__app_stack_top_h3+0x1fc0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:405
        __asm volatile ("add sp, x0, %1" : "=r"(dummy) : "r"(app_stack_top_h4));
 8000776:	00f00133          	add	sp,zero,a5
 800077a:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:406
        u54_4();
 800077c:	02004097          	auipc	ra,0x2004
 8000780:	89e080e7          	jalr	-1890(ra) # a00401a <u54_4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:407
        break;
 8000784:	bf95                	j	80006f8 <main_other_hart+0x36>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:419
       counter = counter + 1U;
 8000786:	0200c717          	auipc	a4,0x200c
 800078a:	91270713          	addi	a4,a4,-1774 # a00c098 <counter.12995>
 800078e:	631c                	ld	a5,0(a4)
 8000790:	0785                	addi	a5,a5,1
 8000792:	0200c697          	auipc	a3,0x200c
 8000796:	90f6b323          	sd	a5,-1786(a3) # a00c098 <counter.12995>
 800079a:	bfd5                	j	800078e <main_other_hart+0xcc>
 800079c:	ff46                	sd	a7,440(sp)
 800079e:	ffff                	0xffff
 80007a0:	ff72                	sd	t3,440(sp)
 80007a2:	ffff                	0xffff
 80007a4:	ff90                	sd	a2,56(a5)
 80007a6:	ffff                	0xffff
 80007a8:	ffae                	sd	a1,504(sp)
 80007aa:	ffff                	0xffff
 80007ac:	ffcc                	sd	a1,184(a5)
 80007ae:	ffff                	0xffff

00000000080007b0 <main_first_hart>:
main_first_hart():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:52
{
 80007b0:	1101                	addi	sp,sp,-32
 80007b2:	ec06                	sd	ra,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:53
    uint64_t hartid = read_csr(mhartid);
 80007b4:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:69
        config_l2_cache();
 80007b8:	468000ef          	jal	ra,8000c20 <config_l2_cache>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:72
        init_memory();
 80007bc:	e23ff0ef          	jal	ra,80005de <init_memory>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:77
        load_virtual_rom();
 80007c0:	e0bff0ef          	jal	ra,80005ca <load_virtual_rom>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:78
        (void)init_bus_error_unit();
 80007c4:	e9fff0ef          	jal	ra,8000662 <init_bus_error_unit>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:79
        (void)init_mem_protection_unit();
 80007c8:	ed3ff0ef          	jal	ra,800069a <init_mem_protection_unit>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:80
        (void)init_pmp((uint8_t)MPFS_HAL_FIRST_HART);
 80007cc:	4501                	li	a0,0
 80007ce:	ee1ff0ef          	jal	ra,80006ae <init_pmp>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:81
        (void)mss_set_apb_bus_cr((uint32_t)LIBERO_SETTING_APBBUS_CR);
 80007d2:	4501                	li	a0,0
 80007d4:	02003097          	auipc	ra,0x2003
 80007d8:	10e080e7          	jalr	270(ra) # a0038e2 <mss_set_apb_bus_cr>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:82
        (void)mss_set_gpio_interrupt_fab_cr((uint32_t)LIBERO_SETTING_GPIO_INTERRUPT_FAB_CR);
 80007dc:	4501                	li	a0,0
 80007de:	02002097          	auipc	ra,0x2002
 80007e2:	2dc080e7          	jalr	732(ra) # a002aba <mss_set_gpio_interrupt_fab_cr>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:92
        (void)mss_nwc_init();
 80007e6:	02002097          	auipc	ra,0x2002
 80007ea:	2f6080e7          	jalr	758(ra) # a002adc <mss_nwc_init>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:93
        (void)mss_nwc_init_ddr();
 80007ee:	02002097          	auipc	ra,0x2002
 80007f2:	382080e7          	jalr	898(ra) # a002b70 <mss_nwc_init_ddr>
PLIC_init_on_reset():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:836
static inline void PLIC_init_on_reset(void)
{
    uint32_t inc;

    /* default all priorities so effectively disabled */
    for(inc = 0U; inc < PLIC_NUM_SOURCES; ++inc)
 80007f6:	4701                	li	a4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:840
    {
        /* priority must be greater than threshold to be enabled, so setting to
         * 7 disables */
        PLIC->SOURCE_PRIORITY[inc]  = 0U;
 80007f8:	0c000637          	lui	a2,0xc000
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:836
    for(inc = 0U; inc < PLIC_NUM_SOURCES; ++inc)
 80007fc:	0bb00693          	li	a3,187
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:840
        PLIC->SOURCE_PRIORITY[inc]  = 0U;
 8000800:	02071793          	slli	a5,a4,0x20
 8000804:	83f9                	srli	a5,a5,0x1e
 8000806:	97b2                	add	a5,a5,a2
 8000808:	0007a223          	sw	zero,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:836
    for(inc = 0U; inc < PLIC_NUM_SOURCES; ++inc)
 800080c:	2705                	addiw	a4,a4,1
 800080e:	fed719e3          	bne	a4,a3,8000800 <main_first_hart+0x50>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:843
    }

    for(inc = 0U; inc < NUM_CLAIM_REGS; ++inc)
 8000812:	4701                	li	a4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:845
    {
        PLIC->TARGET[inc].PRIORITY_THRESHOLD  = 7U;
 8000814:	0c0005b7          	lui	a1,0xc000
 8000818:	461d                	li	a2,7
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:843
    for(inc = 0U; inc < NUM_CLAIM_REGS; ++inc)
 800081a:	46a5                	li	a3,9
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:845
        PLIC->TARGET[inc].PRIORITY_THRESHOLD  = 7U;
 800081c:	02071793          	slli	a5,a4,0x20
 8000820:	9381                	srli	a5,a5,0x20
 8000822:	20078793          	addi	a5,a5,512
 8000826:	07b2                	slli	a5,a5,0xc
 8000828:	97ae                	add	a5,a5,a1
 800082a:	c390                	sw	a2,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:843
    for(inc = 0U; inc < NUM_CLAIM_REGS; ++inc)
 800082c:	2705                	addiw	a4,a4,1
 800082e:	fed717e3          	bne	a4,a3,800081c <main_first_hart+0x6c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:849
    }

    /* and clear all the enables */
    for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 8000832:	4701                	li	a4,0
 8000834:	0c000637          	lui	a2,0xc000
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:851
    {
        PLIC->HART0_MMODE_ENA[inc] = 0U;
 8000838:	6589                	lui	a1,0x2
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:849
    for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 800083a:	4699                	li	a3,6
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:851
        PLIC->HART0_MMODE_ENA[inc] = 0U;
 800083c:	02071793          	slli	a5,a4,0x20
 8000840:	83f9                	srli	a5,a5,0x1e
 8000842:	97b2                	add	a5,a5,a2
 8000844:	97ae                	add	a5,a5,a1
 8000846:	0007a023          	sw	zero,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:852
        PLIC->HART1_MMODE_ENA[inc] = 0U;
 800084a:	0807a023          	sw	zero,128(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:853
        PLIC->HART1_SMODE_ENA[inc] = 0U;
 800084e:	1007a023          	sw	zero,256(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:854
        PLIC->HART2_MMODE_ENA[inc] = 0U;
 8000852:	1807a023          	sw	zero,384(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:855
        PLIC->HART2_SMODE_ENA[inc] = 0U;
 8000856:	2007a023          	sw	zero,512(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:856
        PLIC->HART3_MMODE_ENA[inc] = 0U;
 800085a:	2807a023          	sw	zero,640(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:857
        PLIC->HART3_SMODE_ENA[inc] = 0U;
 800085e:	3007a023          	sw	zero,768(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:858
        PLIC->HART4_MMODE_ENA[inc] = 0U;
 8000862:	3807a023          	sw	zero,896(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:859
        PLIC->HART4_SMODE_ENA[inc] = 0U;
 8000866:	4007a023          	sw	zero,1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:849
    for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 800086a:	2705                	addiw	a4,a4,1
 800086c:	fcd718e3          	bne	a4,a3,800083c <main_first_hart+0x8c>
PLIC_ClaimIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:767
    uint64_t hart_id  = read_csr(mhartid);
 8000870:	f14026f3          	csrr	a3,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:769
    return (PLIC->TARGET[plic_hart_lookup[hart_id]].CLAIM_COMPLETE);
 8000874:	02006717          	auipc	a4,0x2006
 8000878:	19470713          	addi	a4,a4,404 # a006a08 <plic_hart_lookup>
 800087c:	068e                	slli	a3,a3,0x3
 800087e:	96ba                	add	a3,a3,a4
 8000880:	629c                	ld	a5,0(a3)
PLIC_CompleteIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:780
    ASSERT(source <= MAX_PLIC_INT);
 8000882:	0ba00593          	li	a1,186
PLIC_ClearPendingIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:819
        wait_possible_int = 0xFU;
 8000886:	453d                	li	a0,15
PLIC_ClaimIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:769
    return (PLIC->TARGET[plic_hart_lookup[hart_id]].CLAIM_COMPLETE);
 8000888:	20078793          	addi	a5,a5,512
 800088c:	07b2                	slli	a5,a5,0xc
 800088e:	97b2                	add	a5,a5,a2
 8000890:	43dc                	lw	a5,4(a5)
PLIC_CompleteIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:782
    PLIC->TARGET[plic_hart_lookup[hart_id]].CLAIM_COMPLETE  = source;
 8000892:	0c000637          	lui	a2,0xc000
PLIC_ClaimIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:769
    return (PLIC->TARGET[plic_hart_lookup[hart_id]].CLAIM_COMPLETE);
 8000896:	2781                	sext.w	a5,a5
PLIC_ClearPendingIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:813
    volatile uint32_t int_num  = PLIC_ClaimIRQ();
 8000898:	c43e                	sw	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:816
    while ( int_num != PLIC_INVALID_INT_OFFSET)
 800089a:	47a2                	lw	a5,8(sp)
 800089c:	2781                	sext.w	a5,a5
 800089e:	ebed                	bnez	a5,8000990 <main_first_hart+0x1e0>
main_first_hart():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:104
        hls->in_wfi_indicator = HLS_MAIN_HART_STARTED;
 80008a0:	123447b7          	lui	a5,0x12344
 80008a4:	32178793          	addi	a5,a5,801 # 12344321 <__l2_scratchpad_vma_end+0x830c461>
 80008a8:	0000d717          	auipc	a4,0xd
 80008ac:	4ef72c23          	sw	a5,1272(a4) # 800dda0 <__stack_bottom_h0$+0xfc0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:105
        hls->my_hart_id = MPFS_HAL_FIRST_HART;
 80008b0:	0000d797          	auipc	a5,0xd
 80008b4:	4e07aa23          	sw	zero,1268(a5) # 800dda4 <__stack_bottom_h0$+0xfc4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:153
                    if( hls->in_wfi_indicator == HLS_OTHER_HART_PASSED_WFI )
 80008b8:	87654637          	lui	a2,0x87654
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:138
                    if( hls->in_wfi_indicator == HLS_OTHER_HART_IN_WFI )
 80008bc:	123455b7          	lui	a1,0x12345
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:106
        WFI_SM sm_check_thread = INIT_THREAD_PR;
 80008c0:	4681                	li	a3,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:105
        hls->my_hart_id = MPFS_HAL_FIRST_HART;
 80008c2:	0000d717          	auipc	a4,0xd
 80008c6:	4de70713          	addi	a4,a4,1246 # 800dda0 <__stack_bottom_h0$+0xfc0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:107
        hart_id = MPFS_HAL_FIRST_HART + 1U;
 80008ca:	4785                	li	a5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:112
            switch(sm_check_thread)
 80008cc:	4809                	li	a6,2
raise_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:56
 */
static inline void raise_soft_interrupt(unsigned long hart_id)
{
    /*You need to make sure that the global interrupt is enabled*/
    /*Note:  set_csr(mie, MIP_MSIP) needs to be set on hart you are setting sw interrupt */
    CLINT->MSIP[hart_id] = 0x01U;   /*raise soft interrupt for hart(x) where x== hart ID*/
 80008ce:	02000eb7          	lui	t4,0x2000
 80008d2:	4885                	li	a7,1
main_first_hart():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:148
                    sm_check_thread = CHECK_WAKE;
 80008d4:	430d                	li	t1,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:153
                    if( hls->in_wfi_indicator == HLS_OTHER_HART_PASSED_WFI )
 80008d6:	32160613          	addi	a2,a2,801 # ffffffff87654321 <__l2_scratchpad_vma_end+0xffffffff7d61c461>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:138
                    if( hls->in_wfi_indicator == HLS_OTHER_HART_IN_WFI )
 80008da:	67858593          	addi	a1,a1,1656 # 12345678 <__l2_scratchpad_vma_end+0x830d7b8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:126
                            stack_top = (ptrdiff_t)((uint8_t*)&__stack_top_h3$);
 80008de:	00010f17          	auipc	t5,0x10
 80008e2:	502f0f13          	addi	t5,t5,1282 # 8010de0 <__stack_top_h3$>
 80008e6:	4f91                	li	t6,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:129
                            stack_top = (ptrdiff_t)((uint8_t*)&__stack_top_h4$);
 80008e8:	00011297          	auipc	t0,0x11
 80008ec:	4f828293          	addi	t0,t0,1272 # 8011de0 <__sc_load>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:123
                            stack_top = (ptrdiff_t)((uint8_t*)&__stack_top_h2$);
 80008f0:	0000f397          	auipc	t2,0xf
 80008f4:	4f038393          	addi	t2,t2,1264 # 800fde0 <__stack_top_h2$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:120
                            stack_top = (ptrdiff_t)((uint8_t*)&__stack_top_h1$);
 80008f8:	0000e097          	auipc	ra,0xe
 80008fc:	4e808093          	addi	ra,ra,1256 # 800ede0 <__stack_top_h1$>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:108
        while( hart_id <= MPFS_HAL_LAST_HART)
 8000900:	4e15                	li	t3,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:112
            switch(sm_check_thread)
 8000902:	0f068163          	beq	a3,a6,80009e4 <main_first_hart+0x234>
 8000906:	0e668b63          	beq	a3,t1,80009fc <main_first_hart+0x24c>
 800090a:	0d168763          	beq	a3,a7,80009d8 <main_first_hart+0x228>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:126
                            stack_top = (ptrdiff_t)((uint8_t*)&__stack_top_h3$);
 800090e:	877a                	mv	a4,t5
 8000910:	00678963          	beq	a5,t1,8000922 <main_first_hart+0x172>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:129
                            stack_top = (ptrdiff_t)((uint8_t*)&__stack_top_h4$);
 8000914:	8716                	mv	a4,t0
 8000916:	01f78663          	beq	a5,t6,8000922 <main_first_hart+0x172>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:123
                            stack_top = (ptrdiff_t)((uint8_t*)&__stack_top_h2$);
 800091a:	871e                	mv	a4,t2
 800091c:	01078363          	beq	a5,a6,8000922 <main_first_hart+0x172>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:120
                            stack_top = (ptrdiff_t)((uint8_t*)&__stack_top_h1$);
 8000920:	8706                	mv	a4,ra
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:132
                    hls = (HLS_DATA*)(stack_top - HLS_DEBUG_AREA_SIZE);
 8000922:	fc070713          	addi	a4,a4,-64
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:133
                    sm_check_thread = CHECK_WFI;
 8000926:	4685                	li	a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:108
        while( hart_id <= MPFS_HAL_LAST_HART)
 8000928:	fdc79de3          	bne	a5,t3,8000902 <main_first_hart+0x152>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:177
        hls->in_wfi_indicator = HLS_MAIN_HART_FIN_INIT;
 800092c:	555557b7          	lui	a5,0x55555
 8000930:	55578793          	addi	a5,a5,1365 # 55555555 <__l2_scratchpad_vma_end+0x4b51d695>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:183
        (void)mss_config_clk_rst(MSS_PERIPH_FIC0, (uint8_t)MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 8000934:	4601                	li	a2,0
 8000936:	4581                	li	a1,0
 8000938:	02000513          	li	a0,32
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:177
        hls->in_wfi_indicator = HLS_MAIN_HART_FIN_INIT;
 800093c:	0000d717          	auipc	a4,0xd
 8000940:	46f72223          	sw	a5,1124(a4) # 800dda0 <__stack_bottom_h0$+0xfc0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:183
        (void)mss_config_clk_rst(MSS_PERIPH_FIC0, (uint8_t)MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 8000944:	02003097          	auipc	ra,0x2003
 8000948:	f26080e7          	jalr	-218(ra) # a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:184
        (void)mss_config_clk_rst(MSS_PERIPH_FIC1, (uint8_t)MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 800094c:	4601                	li	a2,0
 800094e:	4581                	li	a1,0
 8000950:	02100513          	li	a0,33
 8000954:	02003097          	auipc	ra,0x2003
 8000958:	f16080e7          	jalr	-234(ra) # a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:185
        (void)mss_config_clk_rst(MSS_PERIPH_FIC2, (uint8_t)MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 800095c:	4601                	li	a2,0
 800095e:	4581                	li	a1,0
 8000960:	02200513          	li	a0,34
 8000964:	02003097          	auipc	ra,0x2003
 8000968:	f06080e7          	jalr	-250(ra) # a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:186
        (void)mss_config_clk_rst(MSS_PERIPH_FIC3, (uint8_t)MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 800096c:	4601                	li	a2,0
 800096e:	4581                	li	a1,0
 8000970:	02300513          	li	a0,35
 8000974:	02003097          	auipc	ra,0x2003
 8000978:	ef6080e7          	jalr	-266(ra) # a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:188
        mss_enable_fabric();
 800097c:	02003097          	auipc	ra,0x2003
 8000980:	f50080e7          	jalr	-176(ra) # a0038cc <mss_enable_fabric>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:191
        (void)main_other_hart(hls);
 8000984:	0000d517          	auipc	a0,0xd
 8000988:	41c50513          	addi	a0,a0,1052 # 800dda0 <__stack_bottom_h0$+0xfc0>
 800098c:	d37ff0ef          	jal	ra,80006c2 <main_other_hart>
PLIC_ClearPendingIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:818
        PLIC_CompleteIRQ(int_num);
 8000990:	46a2                	lw	a3,8(sp)
 8000992:	2681                	sext.w	a3,a3
PLIC_CompleteIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:778
    uint64_t hart_id  = read_csr(mhartid);
 8000994:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:780
    ASSERT(source <= MAX_PLIC_INT);
 8000998:	00d5f363          	bgeu	a1,a3,800099e <main_first_hart+0x1ee>
 800099c:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:782
    PLIC->TARGET[plic_hart_lookup[hart_id]].CLAIM_COMPLETE  = source;
 800099e:	078e                	slli	a5,a5,0x3
 80009a0:	97ba                	add	a5,a5,a4
 80009a2:	639c                	ld	a5,0(a5)
 80009a4:	20078793          	addi	a5,a5,512
 80009a8:	07b2                	slli	a5,a5,0xc
 80009aa:	97b2                	add	a5,a5,a2
 80009ac:	c3d4                	sw	a3,4(a5)
PLIC_ClearPendingIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:819
        wait_possible_int = 0xFU;
 80009ae:	c62a                	sw	a0,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:820
        while (wait_possible_int)
 80009b0:	47b2                	lw	a5,12(sp)
 80009b2:	2781                	sext.w	a5,a5
 80009b4:	ef91                	bnez	a5,80009d0 <main_first_hart+0x220>
PLIC_ClaimIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:767
    uint64_t hart_id  = read_csr(mhartid);
 80009b6:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:769
    return (PLIC->TARGET[plic_hart_lookup[hart_id]].CLAIM_COMPLETE);
 80009ba:	078e                	slli	a5,a5,0x3
 80009bc:	97ba                	add	a5,a5,a4
 80009be:	639c                	ld	a5,0(a5)
 80009c0:	20078793          	addi	a5,a5,512
 80009c4:	07b2                	slli	a5,a5,0xc
 80009c6:	97b2                	add	a5,a5,a2
 80009c8:	43dc                	lw	a5,4(a5)
 80009ca:	2781                	sext.w	a5,a5
PLIC_ClearPendingIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:824
        int_num  = PLIC_ClaimIRQ(); /* obtain interrupt, auto clears  */
 80009cc:	c43e                	sw	a5,8(sp)
 80009ce:	b5f1                	j	800089a <main_first_hart+0xea>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:822
            wait_possible_int--;
 80009d0:	47b2                	lw	a5,12(sp)
 80009d2:	37fd                	addiw	a5,a5,-1
 80009d4:	c63e                	sw	a5,12(sp)
 80009d6:	bfe9                	j	80009b0 <main_first_hart+0x200>
main_first_hart():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:138
                    if( hls->in_wfi_indicator == HLS_OTHER_HART_IN_WFI )
 80009d8:	4308                	lw	a0,0(a4)
 80009da:	2501                	sext.w	a0,a0
 80009dc:	f4b516e3          	bne	a0,a1,8000928 <main_first_hart+0x178>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:141
                        sm_check_thread = SEND_WFI;
 80009e0:	4689                	li	a3,2
 80009e2:	b799                	j	8000928 <main_first_hart+0x178>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:146
                    hls->my_hart_id = hart_id; /* record hartid locally */
 80009e4:	0007869b          	sext.w	a3,a5
 80009e8:	c354                	sw	a3,4(a4)
raise_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:56
 80009ea:	00279693          	slli	a3,a5,0x2
 80009ee:	96f6                	add	a3,a3,t4
 80009f0:	0116a023          	sw	a7,0(a3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:57
    mb();
 80009f4:	0ff0000f          	fence
main_first_hart():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:148
                    sm_check_thread = CHECK_WAKE;
 80009f8:	468d                	li	a3,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:150
                    break;
 80009fa:	b73d                	j	8000928 <main_first_hart+0x178>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:153
                    if( hls->in_wfi_indicator == HLS_OTHER_HART_PASSED_WFI )
 80009fc:	4308                	lw	a0,0(a4)
 80009fe:	2501                	sext.w	a0,a0
 8000a00:	f2c514e3          	bne	a0,a2,8000928 <main_first_hart+0x178>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:156
                        hart_id++;
 8000a04:	2785                	addiw	a5,a5,1
 8000a06:	0ff7f793          	andi	a5,a5,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/system_startup.c:155
                        sm_check_thread = INIT_THREAD_PR;
 8000a0a:	4681                	li	a3,0
 8000a0c:	bf31                	j	8000928 <main_first_hart+0x178>
	...

0000000008000a10 <rom>:
 8000a10:	0513 0000 1073 3445 0073 1050 f06f ff5f     ....s.E4s.P.o._.
 8000a20:	f06f ff1f f06f fedf f06f fe9f f06f fe5f     o...o...o...o._.

0000000008000a30 <handle_m_ext_interrupt>:
handle_m_ext_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:624

/*------------------------------------------------------------------------------
 *
 */
void handle_m_ext_interrupt(void)
{
 8000a30:	1101                	addi	sp,sp,-32
 8000a32:	ec06                	sd	ra,24(sp)
 8000a34:	e822                	sd	s0,16(sp)
PLIC_ClaimIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:767
    uint64_t hart_id  = read_csr(mhartid);
 8000a36:	f1402773          	csrr	a4,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:769
    return (PLIC->TARGET[plic_hart_lookup[hart_id]].CLAIM_COMPLETE);
 8000a3a:	02006797          	auipc	a5,0x2006
 8000a3e:	fce78793          	addi	a5,a5,-50 # a006a08 <plic_hart_lookup>
 8000a42:	070e                	slli	a4,a4,0x3
 8000a44:	973e                	add	a4,a4,a5
 8000a46:	6318                	ld	a4,0(a4)
 8000a48:	0c0006b7          	lui	a3,0xc000
 8000a4c:	20070713          	addi	a4,a4,512
 8000a50:	0732                	slli	a4,a4,0xc
 8000a52:	9736                	add	a4,a4,a3
 8000a54:	4358                	lw	a4,4(a4)
 8000a56:	2701                	sext.w	a4,a4
handle_m_ext_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:626

    volatile uint32_t int_num  = PLIC_ClaimIRQ();
 8000a58:	c63a                	sw	a4,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:628

    if (PLIC_INVALID_INT_OFFSET == int_num)
 8000a5a:	4732                	lw	a4,12(sp)
 8000a5c:	2701                	sext.w	a4,a4
 8000a5e:	c349                	beqz	a4,8000ae0 <handle_m_ext_interrupt+0xb0>
 8000a60:	843e                	mv	s0,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:634
    {
       return;
    }

    uint8_t disable = EXT_IRQ_KEEP_ENABLED;
    disable = ext_irq_handler_table[int_num /* + OFFSET_TO_MSS_GLOBAL_INTS Think this was required in early bitfile */]();
 8000a62:	47b2                	lw	a5,12(sp)
 8000a64:	a1018713          	addi	a4,gp,-1520 # a007370 <ext_irq_handler_table>
 8000a68:	1782                	slli	a5,a5,0x20
 8000a6a:	83f5                	srli	a5,a5,0x1d
 8000a6c:	97ba                	add	a5,a5,a4
 8000a6e:	639c                	ld	a5,0(a5)
 8000a70:	9782                	jalr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:636

    PLIC_CompleteIRQ(int_num);
 8000a72:	4732                	lw	a4,12(sp)
 8000a74:	2701                	sext.w	a4,a4
PLIC_CompleteIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:778
    uint64_t hart_id  = read_csr(mhartid);
 8000a76:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:780
    ASSERT(source <= MAX_PLIC_INT);
 8000a7a:	0ba00693          	li	a3,186
 8000a7e:	00e6f363          	bgeu	a3,a4,8000a84 <handle_m_ext_interrupt+0x54>
 8000a82:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:782
    PLIC->TARGET[plic_hart_lookup[hart_id]].CLAIM_COMPLETE  = source;
 8000a84:	078e                	slli	a5,a5,0x3
 8000a86:	97a2                	add	a5,a5,s0
 8000a88:	639c                	ld	a5,0(a5)
 8000a8a:	0c0006b7          	lui	a3,0xc000
 8000a8e:	20078793          	addi	a5,a5,512
 8000a92:	07b2                	slli	a5,a5,0xc
 8000a94:	97b6                	add	a5,a5,a3
 8000a96:	c3d8                	sw	a4,4(a5)
handle_m_ext_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:638

    if(EXT_IRQ_DISABLE == disable)
 8000a98:	4785                	li	a5,1
 8000a9a:	04f51363          	bne	a0,a5,8000ae0 <handle_m_ext_interrupt+0xb0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:640
    {
        PLIC_DisableIRQ((PLIC_IRQn_Type)int_num);
 8000a9e:	4732                	lw	a4,12(sp)
 8000aa0:	2701                	sext.w	a4,a4
PLIC_DisableIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:694
    uint64_t hart_id  = read_csr(mhartid);
 8000aa2:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:696
    switch(hart_id)
 8000aa6:	4691                	li	a3,4
 8000aa8:	02f6ec63          	bltu	a3,a5,8000ae0 <handle_m_ext_interrupt+0xb0>
 8000aac:	00000617          	auipc	a2,0x0
 8000ab0:	0b460613          	addi	a2,a2,180 # 8000b60 <handle_m_ext_interrupt+0x130>
 8000ab4:	078a                	slli	a5,a5,0x2
 8000ab6:	97b2                	add	a5,a5,a2
 8000ab8:	4394                	lw	a3,0(a5)
 8000aba:	0057579b          	srliw	a5,a4,0x5
 8000abe:	1782                	slli	a5,a5,0x20
 8000ac0:	96b2                	add	a3,a3,a2
 8000ac2:	8b7d                	andi	a4,a4,31
 8000ac4:	83f9                	srli	a5,a5,0x1e
 8000ac6:	8682                	jr	a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:699
            current = PLIC->HART0_MMODE_ENA[IRQn / 32U];
 8000ac8:	0c0026b7          	lui	a3,0xc002
 8000acc:	97b6                	add	a5,a5,a3
 8000ace:	4390                	lw	a2,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:700
            current &= ~((uint32_t)1 << (IRQn % 32U));
 8000ad0:	4685                	li	a3,1
 8000ad2:	00e6973b          	sllw	a4,a3,a4
 8000ad6:	fff74713          	not	a4,a4
 8000ada:	8f71                	and	a4,a4,a2
 8000adc:	2701                	sext.w	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:701
            PLIC->HART0_MMODE_ENA[IRQn / 32U] = current;
 8000ade:	c398                	sw	a4,0(a5)
handle_m_ext_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:643
    }

}
 8000ae0:	60e2                	ld	ra,24(sp)
 8000ae2:	6442                	ld	s0,16(sp)
 8000ae4:	6105                	addi	sp,sp,32
 8000ae6:	8082                	ret
PLIC_DisableIRQ():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:704
            current = PLIC->HART1_MMODE_ENA[IRQn / 32U];
 8000ae8:	0c0026b7          	lui	a3,0xc002
 8000aec:	97b6                	add	a5,a5,a3
 8000aee:	0807a603          	lw	a2,128(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:705
            current &= ~((uint32_t)1 << (IRQn % 32U));
 8000af2:	4685                	li	a3,1
 8000af4:	00e6973b          	sllw	a4,a3,a4
 8000af8:	fff74713          	not	a4,a4
 8000afc:	8f71                	and	a4,a4,a2
 8000afe:	2701                	sext.w	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:706
            PLIC->HART1_MMODE_ENA[IRQn / 32U] = current;
 8000b00:	08e7a023          	sw	a4,128(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:707
            break;
 8000b04:	bff1                	j	8000ae0 <handle_m_ext_interrupt+0xb0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:709
            current = PLIC->HART2_MMODE_ENA[IRQn / 32U];
 8000b06:	0c0026b7          	lui	a3,0xc002
 8000b0a:	97b6                	add	a5,a5,a3
 8000b0c:	1807a603          	lw	a2,384(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:710
            current &= ~((uint32_t)1 << (IRQn % 32U));
 8000b10:	4685                	li	a3,1
 8000b12:	00e6973b          	sllw	a4,a3,a4
 8000b16:	fff74713          	not	a4,a4
 8000b1a:	8f71                	and	a4,a4,a2
 8000b1c:	2701                	sext.w	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:711
            PLIC->HART2_MMODE_ENA[IRQn / 32U] = current;
 8000b1e:	18e7a023          	sw	a4,384(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:712
            break;
 8000b22:	bf7d                	j	8000ae0 <handle_m_ext_interrupt+0xb0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:714
            current = PLIC->HART3_MMODE_ENA[IRQn / 32U];
 8000b24:	0c0026b7          	lui	a3,0xc002
 8000b28:	97b6                	add	a5,a5,a3
 8000b2a:	2807a603          	lw	a2,640(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:715
            current &= ~((uint32_t)1 << (IRQn % 32U));
 8000b2e:	4685                	li	a3,1
 8000b30:	00e6973b          	sllw	a4,a3,a4
 8000b34:	fff74713          	not	a4,a4
 8000b38:	8f71                	and	a4,a4,a2
 8000b3a:	2701                	sext.w	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:716
            PLIC->HART3_MMODE_ENA[IRQn / 32U] = current;
 8000b3c:	28e7a023          	sw	a4,640(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:717
            break;
 8000b40:	b745                	j	8000ae0 <handle_m_ext_interrupt+0xb0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:719
            current = PLIC->HART4_MMODE_ENA[IRQn / 32U];
 8000b42:	0c0026b7          	lui	a3,0xc002
 8000b46:	97b6                	add	a5,a5,a3
 8000b48:	3807a603          	lw	a2,896(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:720
            current &= ~((uint32_t)1 << (IRQn % 32U));
 8000b4c:	4685                	li	a3,1
 8000b4e:	00e6973b          	sllw	a4,a3,a4
 8000b52:	fff74713          	not	a4,a4
 8000b56:	8f71                	and	a4,a4,a2
 8000b58:	2701                	sext.w	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:721
            PLIC->HART4_MMODE_ENA[IRQn / 32U] = current;
 8000b5a:	38e7a023          	sw	a4,896(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:722
            break;
 8000b5e:	b749                	j	8000ae0 <handle_m_ext_interrupt+0xb0>
handle_m_ext_interrupt():
 8000b60:	ff68                	sd	a0,248(a4)
 8000b62:	ffff                	0xffff
 8000b64:	ff88                	sd	a0,56(a5)
 8000b66:	ffff                	0xffff
 8000b68:	ffa6                	sd	s1,504(sp)
 8000b6a:	ffff                	0xffff
 8000b6c:	ffc4                	sd	s1,184(a5)
 8000b6e:	ffff                	0xffff
 8000b70:	ffe2                	sd	s8,504(sp)
 8000b72:	ffff                	0xffff

0000000008000b74 <handle_local_interrupt>:
handle_local_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:651
/*------------------------------------------------------------------------------
 *
 */
void handle_local_interrupt(uint8_t interrupt_no)
{
    uint64_t mhart_id = read_csr(mhartid);
 8000b74:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:653
    uint8_t local_interrupt_no = (uint8_t)(interrupt_no - 16U);
    local_int_p_t *local_int_table = local_int_mux[mhart_id];
 8000b78:	00379713          	slli	a4,a5,0x3
 8000b7c:	fe818793          	addi	a5,gp,-24 # a007948 <local_int_mux>
 8000b80:	97ba                	add	a5,a5,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:652
    uint8_t local_interrupt_no = (uint8_t)(interrupt_no - 16U);
 8000b82:	3541                	addiw	a0,a0,-16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:655

    (*local_int_table[local_interrupt_no])();
 8000b84:	639c                	ld	a5,0(a5)
 8000b86:	0ff57513          	andi	a0,a0,255
 8000b8a:	050e                	slli	a0,a0,0x3
 8000b8c:	953e                	add	a0,a0,a5
 8000b8e:	00053303          	ld	t1,0(a0)
 8000b92:	8302                	jr	t1

0000000008000b94 <trap_from_machine_mode>:
trap_from_machine_mode():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:662

/*------------------------------------------------------------------------------
 *
 */
void trap_from_machine_mode(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc)
{
 8000b94:	1141                	addi	sp,sp,-16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:663
    volatile uintptr_t mcause = read_csr(mcause);
 8000b96:	342027f3          	csrr	a5,mcause
 8000b9a:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:665

    if (((mcause & MCAUSE_INT) == MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  > 15U)&& ((mcause & MCAUSE_CAUSE)  < 64U))
 8000b9c:	67a2                	ld	a5,8(sp)
 8000b9e:	0207d263          	bgez	a5,8000bc2 <trap_from_machine_mode+0x2e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:665 (discriminator 1)
 8000ba2:	67a2                	ld	a5,8(sp)
 8000ba4:	5705                	li	a4,-31
 8000ba6:	8305                	srli	a4,a4,0x1
 8000ba8:	8ff9                	and	a5,a5,a4
 8000baa:	cf81                	beqz	a5,8000bc2 <trap_from_machine_mode+0x2e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:665 (discriminator 2)
 8000bac:	67a2                	ld	a5,8(sp)
 8000bae:	f8100713          	li	a4,-127
 8000bb2:	8305                	srli	a4,a4,0x1
 8000bb4:	8ff9                	and	a5,a5,a4
 8000bb6:	e791                	bnez	a5,8000bc2 <trap_from_machine_mode+0x2e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:667
    {
        handle_local_interrupt((uint8_t)(mcause & MCAUSE_CAUSE));
 8000bb8:	6522                	ld	a0,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:711
            default:
                bad_trap(regs, dummy, mepc);
                break;
        }
    }
}
 8000bba:	0141                	addi	sp,sp,16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:667
        handle_local_interrupt((uint8_t)(mcause & MCAUSE_CAUSE));
 8000bbc:	0ff57513          	andi	a0,a0,255
 8000bc0:	bf55                	j	8000b74 <handle_local_interrupt>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:669
    else if (((mcause & MCAUSE_INT) == MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_EXT))
 8000bc2:	67a2                	ld	a5,8(sp)
 8000bc4:	0007da63          	bgez	a5,8000bd8 <trap_from_machine_mode+0x44>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:669 (discriminator 1)
 8000bc8:	67a2                	ld	a5,8(sp)
 8000bca:	472d                	li	a4,11
 8000bcc:	0786                	slli	a5,a5,0x1
 8000bce:	8385                	srli	a5,a5,0x1
 8000bd0:	00e79463          	bne	a5,a4,8000bd8 <trap_from_machine_mode+0x44>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:711
}
 8000bd4:	0141                	addi	sp,sp,16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:671
        handle_m_ext_interrupt();
 8000bd6:	bda9                	j	8000a30 <handle_m_ext_interrupt>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:673
    else if (((mcause & MCAUSE_INT) == MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_SOFT))
 8000bd8:	67a2                	ld	a5,8(sp)
 8000bda:	0007dd63          	bgez	a5,8000bf4 <trap_from_machine_mode+0x60>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:673 (discriminator 1)
 8000bde:	67a2                	ld	a5,8(sp)
 8000be0:	470d                	li	a4,3
 8000be2:	0786                	slli	a5,a5,0x1
 8000be4:	8385                	srli	a5,a5,0x1
 8000be6:	00e79763          	bne	a5,a4,8000bf4 <trap_from_machine_mode+0x60>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:711
}
 8000bea:	0141                	addi	sp,sp,16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:675
        handle_m_soft_interrupt();
 8000bec:	02002317          	auipc	t1,0x2002
 8000bf0:	73a30067          	jr	1850(t1) # a003326 <handle_m_soft_interrupt>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:677
    else if (((mcause & MCAUSE_INT) == MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_TIMER))
 8000bf4:	6722                	ld	a4,8(sp)
 8000bf6:	4781                	li	a5,0
 8000bf8:	00075d63          	bgez	a4,8000c12 <trap_from_machine_mode+0x7e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:677 (discriminator 1)
 8000bfc:	6722                	ld	a4,8(sp)
 8000bfe:	469d                	li	a3,7
 8000c00:	0706                	slli	a4,a4,0x1
 8000c02:	8305                	srli	a4,a4,0x1
 8000c04:	00d71763          	bne	a4,a3,8000c12 <trap_from_machine_mode+0x7e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:711
}
 8000c08:	0141                	addi	sp,sp,16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:679
        handle_m_timer_interrupt();
 8000c0a:	02002317          	auipc	t1,0x2002
 8000c0e:	68830067          	jr	1672(t1) # a003292 <handle_m_timer_interrupt>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:688
            if(i == 0x1000U)
 8000c12:	6705                	lui	a4,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:687
            i++;        /* added some code as SC debugger hangs if in loop doing nothing */
 8000c14:	2785                	addiw	a5,a5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:688
            if(i == 0x1000U)
 8000c16:	fee79fe3          	bne	a5,a4,8000c14 <trap_from_machine_mode+0x80>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mtrap.c:690
                i = (uint32_t)mcause; /* so mcause is not optimised out */
 8000c1a:	67a2                	ld	a5,8(sp)
 8000c1c:	2781                	sext.w	a5,a5
 8000c1e:	bfdd                	j	8000c14 <trap_from_machine_mode+0x80>

0000000008000c20 <config_l2_cache>:
config_l2_cache():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:55
    
    /* 
     * confirm the amount of l2lim used in the Linker script has been allocated 
     * in the MSS Configurator
     */
    ASSERT(((const uint64_t)&__l2lim_end - (const uint64_t)&__l2lim_start)\
 8000c20:	fffff717          	auipc	a4,0xfffff
 8000c24:	3e070713          	addi	a4,a4,992 # 8000000 <__l2lim_start>
 8000c28:	0003f797          	auipc	a5,0x3f
 8000c2c:	3d878793          	addi	a5,a5,984 # 8040000 <__l2lim_end>
 8000c30:	8f99                	sub	a5,a5,a4
 8000c32:	00080737          	lui	a4,0x80
 8000c36:	00f77363          	bgeu	a4,a5,8000c3c <config_l2_cache+0x1c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:55 (discriminator 1)
 8000c3a:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:61
            <= ((15U - LIBERO_SETTING_WAY_ENABLE) * WAY_BYTE_LENGTH));
            
    /*
     * Set the number of ways that will be shared between cache and scratchpad.
     */
    CACHE_CTRL->WAY_ENABLE = LIBERO_SETTING_WAY_ENABLE;
 8000c3c:	020107b7          	lui	a5,0x2010
 8000c40:	472d                	li	a4,11
 8000c42:	00e78423          	sb	a4,8(a5) # 2010008 <__sc_end+0x100e408>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:66

    /*
     * shutdown L2 as directed
     */
    SYSREG->L2_SHUTDOWN_CR = LIBERO_SETTING_L2_SHUTDOWN_CR;
 8000c46:	200027b7          	lui	a5,0x20002
 8000c4a:	1607aa23          	sw	zero,372(a5) # 20002174 <__l2_scratchpad_vma_end+0x15fca2b4>
check_config_l2_scratchpad():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:181
    extern char __l2_scratchpad_vma_start;
    extern char __l2_scratchpad_vma_end;

    uint8_t n_scratchpad_ways;
    const uint64_t end = (const uint64_t)&__l2_scratchpad_vma_end;
    const uint64_t start = (const uint64_t)&__l2_scratchpad_vma_start;
 8000c4e:	01fff717          	auipc	a4,0x1fff
 8000c52:	3b270713          	addi	a4,a4,946 # a000000 <_sbrk>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:184
    uint64_t modulo;

    ASSERT(start >= (uint64_t)ZERO_DEVICE_BOTTOM);
 8000c56:	0a0006b7          	lui	a3,0xa000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:180
    const uint64_t end = (const uint64_t)&__l2_scratchpad_vma_end;
 8000c5a:	02037797          	auipc	a5,0x2037
 8000c5e:	26678793          	addi	a5,a5,614 # a037ec0 <__l2_scratchpad_vma_end>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:184
    ASSERT(start >= (uint64_t)ZERO_DEVICE_BOTTOM);
 8000c62:	00d77363          	bgeu	a4,a3,8000c68 <config_l2_cache+0x48>
 8000c66:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:185
    ASSERT(end < (uint64_t)ZERO_DEVICE_TOP);
 8000c68:	0c0006b7          	lui	a3,0xc000
 8000c6c:	00d7e363          	bltu	a5,a3,8000c72 <config_l2_cache+0x52>
 8000c70:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:186
    ASSERT(end >= start);
 8000c72:	00e7f363          	bgeu	a5,a4,8000c78 <config_l2_cache+0x58>
 8000c76:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:192

    /*
     * Figure out how many cache ways will be required from linker script
     * symbols.
     */
    n_scratchpad_ways = (uint8_t)((end - start) / WAY_BYTE_LENGTH);
 8000c78:	40e78733          	sub	a4,a5,a4
 8000c7c:	01175793          	srli	a5,a4,0x11
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:194
    modulo = (end - start) % WAY_BYTE_LENGTH;
    if(modulo > 0)
 8000c80:	02f71693          	slli	a3,a4,0x2f
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:192
    n_scratchpad_ways = (uint8_t)((end - start) / WAY_BYTE_LENGTH);
 8000c84:	0ff7f793          	andi	a5,a5,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:194
    if(modulo > 0)
 8000c88:	c681                	beqz	a3,8000c90 <config_l2_cache+0x70>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:196
    {
        ++n_scratchpad_ways;
 8000c8a:	2785                	addiw	a5,a5,1
 8000c8c:	0ff7f793          	andi	a5,a5,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:199
    }

    ASSERT(LIBERO_SETTING_NUM_SCRATCH_PAD_WAYS >= n_scratchpad_ways);
 8000c90:	4711                	li	a4,4
 8000c92:	00f77363          	bgeu	a4,a5,8000c98 <config_l2_cache+0x78>
 8000c96:	9002                	ebreak
config_l2_cache():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:116 (discriminator 1)
    CACHE_CTRL->WAY_MASK_DMA = LIBERO_SETTING_WAY_MASK_DMA;
 8000c98:	020117b7          	lui	a5,0x2011
 8000c9c:	0ff00713          	li	a4,255
 8000ca0:	80e7b023          	sd	a4,-2048(a5) # 2010800 <__sc_end+0x100ec00>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:117 (discriminator 1)
    CACHE_CTRL->WAY_MASK_AXI4_SLAVE_PORT_0 = LIBERO_SETTING_WAY_MASK_AXI4_PORT_0;
 8000ca4:	80e7b423          	sd	a4,-2040(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:118 (discriminator 1)
    CACHE_CTRL->WAY_MASK_AXI4_SLAVE_PORT_1 = LIBERO_SETTING_WAY_MASK_AXI4_PORT_1;
 8000ca8:	80e7b823          	sd	a4,-2032(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:119 (discriminator 1)
    CACHE_CTRL->WAY_MASK_AXI4_SLAVE_PORT_2 = LIBERO_SETTING_WAY_MASK_AXI4_PORT_2;
 8000cac:	80e7bc23          	sd	a4,-2024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:120 (discriminator 1)
    CACHE_CTRL->WAY_MASK_AXI4_SLAVE_PORT_3 = LIBERO_SETTING_WAY_MASK_AXI4_PORT_3;
 8000cb0:	82e7b023          	sd	a4,-2016(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:121 (discriminator 1)
    CACHE_CTRL->WAY_MASK_E51_ICACHE = LIBERO_SETTING_WAY_MASK_E51_ICACHE;
 8000cb4:	82e7b823          	sd	a4,-2000(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:122 (discriminator 1)
    CACHE_CTRL->WAY_MASK_U54_1_DCACHE = LIBERO_SETTING_WAY_MASK_U54_1_DCACHE;
 8000cb8:	82e7bc23          	sd	a4,-1992(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:123 (discriminator 1)
    CACHE_CTRL->WAY_MASK_U54_1_ICACHE = LIBERO_SETTING_WAY_MASK_U54_1_ICACHE;
 8000cbc:	84e7b023          	sd	a4,-1984(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:124 (discriminator 1)
    CACHE_CTRL->WAY_MASK_U54_2_DCACHE = LIBERO_SETTING_WAY_MASK_U54_2_DCACHE;
 8000cc0:	84e7b423          	sd	a4,-1976(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:125 (discriminator 1)
    CACHE_CTRL->WAY_MASK_U54_2_ICACHE = LIBERO_SETTING_WAY_MASK_U54_2_ICACHE;
 8000cc4:	84e7b823          	sd	a4,-1968(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:126 (discriminator 1)
    CACHE_CTRL->WAY_MASK_U54_3_DCACHE = LIBERO_SETTING_WAY_MASK_U54_3_DCACHE;
 8000cc8:	84e7bc23          	sd	a4,-1960(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:127 (discriminator 1)
    CACHE_CTRL->WAY_MASK_U54_3_ICACHE = LIBERO_SETTING_WAY_MASK_U54_3_ICACHE;
 8000ccc:	86e7b023          	sd	a4,-1952(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:128 (discriminator 1)
    CACHE_CTRL->WAY_MASK_U54_4_DCACHE = LIBERO_SETTING_WAY_MASK_U54_4_DCACHE;
 8000cd0:	86e7b423          	sd	a4,-1944(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:129 (discriminator 1)
    CACHE_CTRL->WAY_MASK_U54_4_ICACHE = LIBERO_SETTING_WAY_MASK_U54_4_ICACHE;
 8000cd4:	86e7b823          	sd	a4,-1936(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:148 (discriminator 1)
        for(inc = 0; inc < (WAY_BYTE_LENGTH / CACHE_BLOCK_BYTE_LENGTH); ++inc)
 8000cd8:	00000717          	auipc	a4,0x0
 8000cdc:	06870713          	addi	a4,a4,104 # 8000d40 <config_l2_cache+0x120>
 8000ce0:	00073303          	ld	t1,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:137 (discriminator 1)
    uint64_t current_way = 0x1U << (((LIBERO_SETTING_WAY_ENABLE + 1U) - LIBERO_SETTING_NUM_SCRATCH_PAD_WAYS) );
 8000ce4:	10000693          	li	a3,256
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:135 (discriminator 1)
    uint64_t * p_scratchpad = (uint64_t *)ZERO_DEVICE_BOTTOM;
 8000ce8:	0a0007b7          	lui	a5,0xa000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:143 (discriminator 1)
        CACHE_CTRL->WAY_MASK_E51_DCACHE = current_way;
 8000cec:	020118b7          	lui	a7,0x2011
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:144 (discriminator 1)
        mb();
 8000cf0:	00000817          	auipc	a6,0x0
 8000cf4:	04880813          	addi	a6,a6,72 # 8000d38 <config_l2_cache+0x118>
 8000cf8:	00020537          	lui	a0,0x20
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:138 (discriminator 1)
    for(ways_inc = 0; ways_inc < LIBERO_SETTING_NUM_SCRATCH_PAD_WAYS; ++ways_inc)
 8000cfc:	0a0805b7          	lui	a1,0xa080
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:143
        CACHE_CTRL->WAY_MASK_E51_DCACHE = current_way;
 8000d00:	82d8b423          	sd	a3,-2008(a7) # 2010828 <__sc_end+0x100ec28>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:144
        mb();
 8000d04:	0ff0000f          	fence
 8000d08:	00083703          	ld	a4,0(a6)
 8000d0c:	863e                	mv	a2,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:150 (discriminator 3)
            *p_scratchpad = g_init_marker + inc;
 8000d0e:	e218                	sd	a4,0(a2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:151 (discriminator 3)
            p_scratchpad += CACHE_BLOCK_BYTE_LENGTH / UINT64_BYTE_LENGTH;
 8000d10:	0705                	addi	a4,a4,1
 8000d12:	04060613          	addi	a2,a2,64
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:148 (discriminator 3)
        for(inc = 0; inc < (WAY_BYTE_LENGTH / CACHE_BLOCK_BYTE_LENGTH); ++inc)
 8000d16:	fe671ce3          	bne	a4,t1,8000d0e <config_l2_cache+0xee>
 8000d1a:	97aa                	add	a5,a5,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:153 (discriminator 2)
        current_way = current_way << 1U;
 8000d1c:	0686                	slli	a3,a3,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:154 (discriminator 2)
        mb();
 8000d1e:	0ff0000f          	fence
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:138 (discriminator 2)
    for(ways_inc = 0; ways_inc < LIBERO_SETTING_NUM_SCRATCH_PAD_WAYS; ++ways_inc)
 8000d22:	fcb79fe3          	bne	a5,a1,8000d00 <config_l2_cache+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:160
    CACHE_CTRL->WAY_MASK_E51_DCACHE = LIBERO_SETTING_WAY_MASK_E51_DCACHE;
 8000d26:	020117b7          	lui	a5,0x2011
 8000d2a:	0ff00713          	li	a4,255
 8000d2e:	82e7b423          	sd	a4,-2008(a5) # 2010828 <__sc_end+0x100ec28>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:161
    mb();
 8000d32:	0ff0000f          	fence
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_l2_cache.c:163
}
 8000d36:	8082                	ret
 8000d38:	0000                	unimp
 8000d3a:	c001                	beqz	s0,8000d3a <config_l2_cache+0x11a>
 8000d3c:	eebe                	sd	a5,344(sp)
 8000d3e:	c0ff                	0xc0ff
 8000d40:	0800                	addi	s0,sp,16
 8000d42:	c001                	beqz	s0,8000d42 <config_l2_cache+0x122>
 8000d44:	eebe                	sd	a5,344(sp)
 8000d46:	c0ff                	0xc0ff
	...

Disassembly of section .text:

000000000a000000 <_sbrk>:
_sbrk():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:273
    /*
     * Did we allocated memory for the heap in the linker script?
     * You need to set HEAP_SIZE to a non-zero value in your linker script if
     * the following assertion fires.
     */
    ASSERT(&__heap_end > &__heap_start);
 a000000:	0002b717          	auipc	a4,0x2b
 a000004:	ec070713          	addi	a4,a4,-320 # a02aec0 <__bss_end>
 a000008:	0002d697          	auipc	a3,0x2d
 a00000c:	eb868693          	addi	a3,a3,-328 # a02cec0 <__heap_end>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:255
{
 a000010:	87aa                	mv	a5,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:273
    ASSERT(&__heap_end > &__heap_start);
 a000012:	00d76363          	bltu	a4,a3,a000018 <_sbrk+0x18>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:273 (discriminator 1)
 a000016:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:275 (discriminator 3)

    if (heap_end == NULL)
 a000018:	0000c717          	auipc	a4,0xc
 a00001c:	07870713          	addi	a4,a4,120 # a00c090 <__data_end>
 a000020:	6310                	ld	a2,0(a4)
 a000022:	ea09                	bnez	a2,a000034 <_sbrk+0x34>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:277
    {
      heap_end = &_end;
 a000024:	0002b617          	auipc	a2,0x2b
 a000028:	e9c60613          	addi	a2,a2,-356 # a02aec0 <__bss_end>
 a00002c:	0000c597          	auipc	a1,0xc
 a000030:	06c5b223          	sd	a2,100(a1) # a00c090 <__data_end>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:280
    }

    prev_heap_end = heap_end;
 a000034:	6308                	ld	a0,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:323
          _write_r ((void *)0, 1, "Out of heap memory\n", 25);
          _exit (1);
        }
    }
#endif
    heap_end += incr;
 a000036:	97aa                	add	a5,a5,a0
 a000038:	0000c717          	auipc	a4,0xc
 a00003c:	04f73c23          	sd	a5,88(a4) # a00c090 <__data_end>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:330
    /*
     * Did we run out of heap?
     * You need to increase the heap size in the linker script if the following
     * assertion fires.
     * */
    ASSERT(heap_end <= &__heap_end);
 a000040:	00f6f363          	bgeu	a3,a5,a000046 <_sbrk+0x46>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:330 (discriminator 1)
 a000044:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/startup_gcc/newlib_stubs.c:333

    return ((caddr_t) prev_heap_end);
}
 a000046:	8082                	ret

000000000a000048 <delay>:
delay():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:120
 * delay()
 * Simple wait delay based on mcycles count
 * @param n Number of mcycles to wait.
 */
static inline void delay(uint32_t n)
{
 a000048:	1141                	addi	sp,sp,-16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:121
    volatile uint64_t cycles_end = rdcycle() + n ;
 a00004a:	c00027f3          	rdcycle	a5
 a00004e:	1502                	slli	a0,a0,0x20
 a000050:	9101                	srli	a0,a0,0x20
 a000052:	953e                	add	a0,a0,a5
 a000054:	e42a                	sd	a0,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:122 (discriminator 1)
    while (rdcycle() < cycles_end)
 a000056:	c00027f3          	rdcycle	a5
 a00005a:	6722                	ld	a4,8(sp)
 a00005c:	fee7ede3          	bltu	a5,a4,a000056 <delay+0xe>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:126
    {

    }
}
 a000060:	0141                	addi	sp,sp,16
 a000062:	8082                	ret

000000000a000064 <mode_register_masked_write_x5>:
mode_register_masked_write_x5():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4845
      return 1;
    }
}

static uint32_t mode_register_masked_write_x5(uint32_t address)
{
 a000064:	7139                	addi	sp,sp,-64
mode_register_masked_write():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4828
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a000066:	00007797          	auipc	a5,0x7
 a00006a:	0d278793          	addi	a5,a5,210 # a007138 <DDRCFG>
mode_register_masked_write_x5():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4845
{
 a00006e:	f822                	sd	s0,48(sp)
mode_register_masked_write():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4828
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a000070:	6380                	ld	s0,0(a5)
mode_register_masked_write_x5():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4845
{
 a000072:	ec4e                	sd	s3,24(sp)
 a000074:	e852                	sd	s4,16(sp)
mode_register_masked_write():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4828
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a000076:	6791                	lui	a5,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4829
    DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
 a000078:	00100a37          	lui	s4,0x100
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4834
    delay(DELAY_CYCLES_5_MICRO);
 a00007c:	6985                	lui	s3,0x1
mode_register_masked_write_x5():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4845
{
 a00007e:	f426                	sd	s1,40(sp)
 a000080:	f04a                	sd	s2,32(sp)
 a000082:	e456                	sd	s5,8(sp)
 a000084:	e05a                	sd	s6,0(sp)
 a000086:	fc06                	sd	ra,56(sp)
 a000088:	8b2a                	mv	s6,a0
 a00008a:	4929                	li	s2,10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4847
    uint32_t i;
    uint32_t error=0;
 a00008c:	4481                	li	s1,0
mode_register_masked_write():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4828
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a00008e:	943e                	add	s0,s0,a5
 a000090:	4a85                	li	s5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4829
    DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
 a000092:	3a7d                	addiw	s4,s4,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4834
    delay(DELAY_CYCLES_5_MICRO);
 a000094:	bb898993          	addi	s3,s3,-1096 # bb8 <SIZE_OF_COMMON_HART_MEM-0x448>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4828
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a000098:	03542023          	sw	s5,32(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4829
    DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
 a00009c:	1f442e23          	sw	s4,508(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4830
    DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR=address;
 a0000a0:	1f642a23          	sw	s6,500(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4831
    DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA=0x0;
 a0000a4:	1e042c23          	sw	zero,504(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4832
    DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x1;
 a0000a8:	1f542823          	sw	s5,496(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4833
    DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x0;
 a0000ac:	1e042823          	sw	zero,496(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4834
    delay(DELAY_CYCLES_5_MICRO);
 a0000b0:	854e                	mv	a0,s3
 a0000b2:	f97ff0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4836
    if(DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK!=0){
 a0000b6:	581c                	lw	a5,48(s0)
 a0000b8:	397d                	addiw	s2,s2,-1
 a0000ba:	2781                	sext.w	a5,a5
 a0000bc:	0017b793          	seqz	a5,a5
mode_register_masked_write_x5():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4850
    for(i=0; i<10;i++)
    {
        error |= mode_register_masked_write(address);
 a0000c0:	8cdd                	or	s1,s1,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4848
    for(i=0; i<10;i++)
 a0000c2:	fc091be3          	bnez	s2,a000098 <mode_register_masked_write_x5+0x34>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4853
    }
    return error;
}
 a0000c6:	70e2                	ld	ra,56(sp)
 a0000c8:	7442                	ld	s0,48(sp)
 a0000ca:	8526                	mv	a0,s1
 a0000cc:	7902                	ld	s2,32(sp)
 a0000ce:	74a2                	ld	s1,40(sp)
 a0000d0:	69e2                	ld	s3,24(sp)
 a0000d2:	6a42                	ld	s4,16(sp)
 a0000d4:	6aa2                	ld	s5,8(sp)
 a0000d6:	6b02                	ld	s6,0(sp)
 a0000d8:	6121                	addi	sp,sp,64
 a0000da:	8082                	ret

000000000a0000dc <MTC_test.isra.0.part.1.constprop.9>:
MTC_test():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3483
        DDRCFG->MEM_TEST.MT_STOP_ON_ERROR.MT_STOP_ON_ERROR = 0U;
 a0000dc:	00007797          	auipc	a5,0x7
 a0000e0:	05c78793          	addi	a5,a5,92 # a007138 <DDRCFG>
 a0000e4:	6398                	ld	a4,0(a5)
 a0000e6:	6791                	lui	a5,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3508
        if(add_pattern == MTC_ADD_RANDOM)
 a0000e8:	4685                	li	a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3483
        DDRCFG->MEM_TEST.MT_STOP_ON_ERROR.MT_STOP_ON_ERROR = 0U;
 a0000ea:	97ba                	add	a5,a5,a4
 a0000ec:	4007a423          	sw	zero,1032(a5) # 4408 <HEAP_SIZE+0x2408>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3485
        DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x00U;
 a0000f0:	4007a223          	sw	zero,1028(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3506
            DDRCFG->MEM_TEST.MT_DATA_PATTERN.MT_DATA_PATTERN = data_pattern;
 a0000f4:	40b7aa23          	sw	a1,1044(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3469
static uint8_t MTC_test(uint8_t mask, uint64_t start_address, uint32_t size, MTC_PATTERN data_pattern, MTC_ADD_PATTERN add_pattern, uint32_t *error)
 a0000f8:	1141                	addi	sp,sp,-16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3508
        if(add_pattern == MTC_ADD_RANDOM)
 a0000fa:	1ed61a63          	bne	a2,a3,a0002ee <MTC_test.isra.0.part.1.constprop.9+0x212>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3516
            DDRCFG->MEM_TEST.MT_ADDR_PATTERN.MT_ADDR_PATTERN = 1U;
 a0000fe:	40c7ac23          	sw	a2,1048(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3534
        DDRCFG->MEM_TEST.MT_START_ADDR_0.MT_START_ADDR_0   =\
 a000102:	4a07aa23          	sw	zero,1204(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3537
        DDRCFG->MEM_TEST.MT_START_ADDR_1.MT_START_ADDR_1   =\
 a000106:	4a07ac23          	sw	zero,1208(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3545
    DDRCFG->MEM_TEST.MT_ADDR_BITS.MT_ADDR_BITS        =\
 a00010a:	6791                	lui	a5,0x4
 a00010c:	97ba                	add	a5,a5,a4
 a00010e:	46d1                	li	a3,20
 a000110:	42d7a023          	sw	a3,1056(a5) # 4420 <HEAP_SIZE+0x2420>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3585
        DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 = 0xFFFFFFFFU;
 a000114:	56fd                	li	a3,-1
 a000116:	4ad7ae23          	sw	a3,1212(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3586
        DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 = 0xFFFFFFFFU;
 a00011a:	4cd7a023          	sw	a3,1216(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3587
        DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 = 0xFFFFFFFFU;
 a00011e:	4cd7a223          	sw	a3,1220(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3588
        DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 = 0xFFFFFFFFU;
 a000122:	4cd7a423          	sw	a3,1224(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3589
        DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 = 0xFFFFFFFFU;
 a000126:	4cd7a623          	sw	a3,1228(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3591
        if (mask & 0x1U)
 a00012a:	00157693          	andi	a3,a0,1
 a00012e:	c6b9                	beqz	a3,a00017c <MTC_test.isra.0.part.1.constprop.9+0xa0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3593
            DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFFFF00U;
 a000130:	4bc7a683          	lw	a3,1212(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3594
                DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFF00FU;
 a000134:	767d                	lui	a2,0xfffff
 a000136:	063d                	addi	a2,a2,15
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3593
            DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFFFF00U;
 a000138:	2681                	sext.w	a3,a3
 a00013a:	f006f693          	andi	a3,a3,-256
 a00013e:	4ad7ae23          	sw	a3,1212(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3594
                DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFF00FU;
 a000142:	4c07a683          	lw	a3,1216(a5)
 a000146:	2681                	sext.w	a3,a3
 a000148:	8ef1                	and	a3,a3,a2
 a00014a:	4cd7a023          	sw	a3,1216(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3595
                DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFF00FFU;
 a00014e:	4c47a683          	lw	a3,1220(a5)
 a000152:	7641                	lui	a2,0xffff0
 a000154:	0ff60613          	addi	a2,a2,255 # ffffffffffff00ff <__l2_scratchpad_vma_end+0xfffffffff5fb823f>
 a000158:	2681                	sext.w	a3,a3
 a00015a:	8ef1                	and	a3,a3,a2
 a00015c:	4cd7a223          	sw	a3,1220(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3596
                DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFF00FFFU;
 a000160:	4c87a683          	lw	a3,1224(a5)
 a000164:	fff01637          	lui	a2,0xfff01
 a000168:	167d                	addi	a2,a2,-1
 a00016a:	2681                	sext.w	a3,a3
 a00016c:	8ef1                	and	a3,a3,a2
 a00016e:	4cd7a423          	sw	a3,1224(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3597
                DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
 a000172:	4cc7a683          	lw	a3,1228(a5)
 a000176:	2681                	sext.w	a3,a3
 a000178:	4cd7a623          	sw	a3,1228(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3599
        if (mask & 0x2U)
 a00017c:	00257793          	andi	a5,a0,2
 a000180:	cfa1                	beqz	a5,a0001d8 <MTC_test.isra.0.part.1.constprop.9+0xfc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3601
            DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFF00FFU;
 a000182:	6791                	lui	a5,0x4
 a000184:	97ba                	add	a5,a5,a4
 a000186:	4bc7a683          	lw	a3,1212(a5) # 44bc <HEAP_SIZE+0x24bc>
 a00018a:	7641                	lui	a2,0xffff0
 a00018c:	0ff60613          	addi	a2,a2,255 # ffffffffffff00ff <__l2_scratchpad_vma_end+0xfffffffff5fb823f>
 a000190:	2681                	sext.w	a3,a3
 a000192:	8ef1                	and	a3,a3,a2
 a000194:	4ad7ae23          	sw	a3,1212(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3602
            DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFF00FFFU;
 a000198:	4c07a683          	lw	a3,1216(a5)
 a00019c:	fff01637          	lui	a2,0xfff01
 a0001a0:	167d                	addi	a2,a2,-1
 a0001a2:	2681                	sext.w	a3,a3
 a0001a4:	8ef1                	and	a3,a3,a2
 a0001a6:	4cd7a023          	sw	a3,1216(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3603
            DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFF00FFFFU;
 a0001aa:	4c47a683          	lw	a3,1220(a5)
 a0001ae:	ff010637          	lui	a2,0xff010
 a0001b2:	167d                	addi	a2,a2,-1
 a0001b4:	2681                	sext.w	a3,a3
 a0001b6:	8ef1                	and	a3,a3,a2
 a0001b8:	4cd7a223          	sw	a3,1220(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3604
            DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xF00FFFFFU;
 a0001bc:	4c87a683          	lw	a3,1224(a5)
 a0001c0:	f0100637          	lui	a2,0xf0100
 a0001c4:	167d                	addi	a2,a2,-1
 a0001c6:	2681                	sext.w	a3,a3
 a0001c8:	8ef1                	and	a3,a3,a2
 a0001ca:	4cd7a423          	sw	a3,1224(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3605
            DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
 a0001ce:	4cc7a683          	lw	a3,1228(a5)
 a0001d2:	2681                	sext.w	a3,a3
 a0001d4:	4cd7a623          	sw	a3,1228(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3607
        if (mask & 0x4U)
 a0001d8:	00457793          	andi	a5,a0,4
 a0001dc:	c7b9                	beqz	a5,a00022a <MTC_test.isra.0.part.1.constprop.9+0x14e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3609
            DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFF00FFFFU;
 a0001de:	6791                	lui	a5,0x4
 a0001e0:	97ba                	add	a5,a5,a4
 a0001e2:	4bc7a683          	lw	a3,1212(a5) # 44bc <HEAP_SIZE+0x24bc>
 a0001e6:	ff010637          	lui	a2,0xff010
 a0001ea:	167d                	addi	a2,a2,-1
 a0001ec:	2681                	sext.w	a3,a3
 a0001ee:	8ef1                	and	a3,a3,a2
 a0001f0:	4ad7ae23          	sw	a3,1212(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3610
            DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xF00FFFFFU;
 a0001f4:	4c07a683          	lw	a3,1216(a5)
 a0001f8:	f0100637          	lui	a2,0xf0100
 a0001fc:	167d                	addi	a2,a2,-1
 a0001fe:	2681                	sext.w	a3,a3
 a000200:	8ef1                	and	a3,a3,a2
 a000202:	4cd7a023          	sw	a3,1216(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3611
            DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0x00FFFFFFU;
 a000206:	4c47a683          	lw	a3,1220(a5)
 a00020a:	16a2                	slli	a3,a3,0x28
 a00020c:	92a1                	srli	a3,a3,0x28
 a00020e:	4cd7a223          	sw	a3,1220(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3612
            DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0x0FFFFFFFU;
 a000212:	4c87a683          	lw	a3,1224(a5)
 a000216:	1692                	slli	a3,a3,0x24
 a000218:	9291                	srli	a3,a3,0x24
 a00021a:	4cd7a423          	sw	a3,1224(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3613
            DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFF0U;
 a00021e:	4cc7a683          	lw	a3,1228(a5)
 a000222:	2681                	sext.w	a3,a3
 a000224:	9ac1                	andi	a3,a3,-16
 a000226:	4cd7a623          	sw	a3,1228(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3615
        if (mask & 0x8U)
 a00022a:	00857793          	andi	a5,a0,8
 a00022e:	c7a1                	beqz	a5,a000276 <MTC_test.isra.0.part.1.constprop.9+0x19a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3617
            DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0x00FFFFFFU;
 a000230:	6791                	lui	a5,0x4
 a000232:	97ba                	add	a5,a5,a4
 a000234:	4bc7a683          	lw	a3,1212(a5) # 44bc <HEAP_SIZE+0x24bc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3621
            DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFF00FU;
 a000238:	767d                	lui	a2,0xfffff
 a00023a:	063d                	addi	a2,a2,15
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3617
            DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0x00FFFFFFU;
 a00023c:	16a2                	slli	a3,a3,0x28
 a00023e:	92a1                	srli	a3,a3,0x28
 a000240:	4ad7ae23          	sw	a3,1212(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3618
            DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0x0FFFFFFFU;
 a000244:	4c07a683          	lw	a3,1216(a5)
 a000248:	1692                	slli	a3,a3,0x24
 a00024a:	9291                	srli	a3,a3,0x24
 a00024c:	4cd7a023          	sw	a3,1216(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3619
            DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFFF0U;
 a000250:	4c47a683          	lw	a3,1220(a5)
 a000254:	2681                	sext.w	a3,a3
 a000256:	9ac1                	andi	a3,a3,-16
 a000258:	4cd7a223          	sw	a3,1220(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3620
            DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFFF00U;
 a00025c:	4c87a683          	lw	a3,1224(a5)
 a000260:	2681                	sext.w	a3,a3
 a000262:	f006f693          	andi	a3,a3,-256
 a000266:	4cd7a423          	sw	a3,1224(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3621
            DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFF00FU;
 a00026a:	4cc7a683          	lw	a3,1228(a5)
 a00026e:	2681                	sext.w	a3,a3
 a000270:	8ef1                	and	a3,a3,a2
 a000272:	4cd7a623          	sw	a3,1228(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3623
        if (mask & 0x10U)
 a000276:	8941                	andi	a0,a0,16
 a000278:	c531                	beqz	a0,a0002c4 <MTC_test.isra.0.part.1.constprop.9+0x1e8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3625
            DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFFFFFFU;
 a00027a:	6791                	lui	a5,0x4
 a00027c:	97ba                	add	a5,a5,a4
 a00027e:	4bc7a683          	lw	a3,1212(a5) # 44bc <HEAP_SIZE+0x24bc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3628
            DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFF0FFU;
 a000282:	767d                	lui	a2,0xfffff
 a000284:	0ff60613          	addi	a2,a2,255 # fffffffffffff0ff <__l2_scratchpad_vma_end+0xfffffffff5fc723f>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3625
            DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFFFFFFU;
 a000288:	2681                	sext.w	a3,a3
 a00028a:	4ad7ae23          	sw	a3,1212(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3626
            DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFFFF0U;
 a00028e:	4c07a683          	lw	a3,1216(a5)
 a000292:	2681                	sext.w	a3,a3
 a000294:	9ac1                	andi	a3,a3,-16
 a000296:	4cd7a023          	sw	a3,1216(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3627
            DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFF0FU;
 a00029a:	4c47a683          	lw	a3,1220(a5)
 a00029e:	2681                	sext.w	a3,a3
 a0002a0:	f0f6f693          	andi	a3,a3,-241
 a0002a4:	4cd7a223          	sw	a3,1220(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3628
            DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFF0FFU;
 a0002a8:	4c87a683          	lw	a3,1224(a5)
 a0002ac:	2681                	sext.w	a3,a3
 a0002ae:	8ef1                	and	a3,a3,a2
 a0002b0:	4cd7a423          	sw	a3,1224(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3629
            DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFF0FFFU;
 a0002b4:	4cc7a683          	lw	a3,1228(a5)
 a0002b8:	7645                	lui	a2,0xffff1
 a0002ba:	167d                	addi	a2,a2,-1
 a0002bc:	2681                	sext.w	a3,a3
 a0002be:	8ef1                	and	a3,a3,a2
 a0002c0:	4cd7a623          	sw	a3,1228(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3637
        DDRCFG->MEM_TEST.MT_EN.MT_EN = 0U;
 a0002c4:	6791                	lui	a5,0x4
 a0002c6:	973e                	add	a4,a4,a5
 a0002c8:	40072023          	sw	zero,1024(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3642
        DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x00U;
 a0002cc:	40072223          	sw	zero,1028(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3643
        DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x01U;
 a0002d0:	4785                	li	a5,1
 a0002d2:	40f72223          	sw	a5,1028(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3648
        volatile uint64_t something_to_do = 0U;
 a0002d6:	e402                	sd	zero,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3653
            if(something_to_do > 0xFFFFFFUL)
 a0002d8:	010006b7          	lui	a3,0x1000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3650
        while (( DDRCFG->MEM_TEST.MT_DONE_ACK.MT_DONE_ACK & 0x01U) == 0U)
 a0002dc:	42872783          	lw	a5,1064(a4)
 a0002e0:	8b85                	andi	a5,a5,1
 a0002e2:	cb89                	beqz	a5,a0002f4 <MTC_test.isra.0.part.1.constprop.9+0x218>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3673
    return (DDRCFG->MEM_TEST.MT_ERROR_STS.MT_ERROR_STS & 0x01U);
 a0002e4:	42472503          	lw	a0,1060(a4)
 a0002e8:	8905                	andi	a0,a0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3675
}
 a0002ea:	0141                	addi	sp,sp,16
 a0002ec:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3520
            DDRCFG->MEM_TEST.MT_ADDR_PATTERN.MT_ADDR_PATTERN = 0U;
 a0002ee:	4007ac23          	sw	zero,1048(a5) # 4418 <HEAP_SIZE+0x2418>
 a0002f2:	bd01                	j	a000102 <MTC_test.isra.0.part.1.constprop.9+0x26>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3652
            something_to_do++;
 a0002f4:	67a2                	ld	a5,8(sp)
 a0002f6:	0785                	addi	a5,a5,1
 a0002f8:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3653
            if(something_to_do > 0xFFFFFFUL)
 a0002fa:	67a2                	ld	a5,8(sp)
 a0002fc:	fed7e0e3          	bltu	a5,a3,a0002dc <MTC_test.isra.0.part.1.constprop.9+0x200>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3658
                return (MTC_TIMEOUT_ERROR);
 a000300:	4509                	li	a0,2
 a000302:	b7e5                	j	a0002ea <MTC_test.isra.0.part.1.constprop.9+0x20e>

000000000a000304 <MTC_test.isra.0.constprop.8>:
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3471
    if((*error & MTC_TIMEOUT_ERROR) == MTC_TIMEOUT_ERROR)
 a000304:	0026f793          	andi	a5,a3,2
 a000308:	e391                	bnez	a5,a00030c <MTC_test.isra.0.constprop.8+0x8>
 a00030a:	bbc9                	j	a0000dc <MTC_test.isra.0.part.1.constprop.9>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3473
        return (uint8_t)*error;
 a00030c:	0ff6f513          	andi	a0,a3,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3675
}
 a000310:	8082                	ret

000000000a000312 <setup_ddr_segments>:
setup_ddr_segments():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4352
        SEG[0].u[0].raw = (INIT_SETTING_SEG0_0 & 0x7FFFUL);
 a000312:	200067b7          	lui	a5,0x20006
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4350
    if(option == DEFAULT_SEG_SETUP)
 a000316:	ed05                	bnez	a0,a00034e <setup_ddr_segments+0x3c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4352
        SEG[0].u[0].raw = (INIT_SETTING_SEG0_0 & 0x7FFFUL);
 a000318:	00005717          	auipc	a4,0x5
 a00031c:	58870713          	addi	a4,a4,1416 # a0058a0 <REFCLK_OFFSETS+0x38>
 a000320:	6318                	ld	a4,0(a4)
 a000322:	d0e7b023          	sd	a4,-768(a5) # 20005d00 <__l2_scratchpad_vma_end+0x15fcde40>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4354
        SEG[1].u[2].raw = (INIT_SETTING_SEG1_2 & 0x7FFFUL);
 a000326:	00005717          	auipc	a4,0x5
 a00032a:	58270713          	addi	a4,a4,1410 # a0058a8 <REFCLK_OFFSETS+0x40>
 a00032e:	6318                	ld	a4,0(a4)
 a000330:	e0e7b423          	sd	a4,-504(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4356
        SEG[1].u[4].raw = (INIT_SETTING_SEG1_4 & 0x7FFFUL);
 a000334:	00005717          	auipc	a4,0x5
 a000338:	57c70713          	addi	a4,a4,1404 # a0058b0 <REFCLK_OFFSETS+0x48>
 a00033c:	6318                	ld	a4,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4365
        SEG[1].u[4].raw = (LIBERO_SETTING_SEG1_4 & 0x7FFFUL);
 a00033e:	e0e7b823          	sd	a4,-496(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4375
    SEG[0].u[7].raw = 0x01U;
 a000342:	200067b7          	lui	a5,0x20006
 a000346:	4705                	li	a4,1
 a000348:	d0e7ae23          	sw	a4,-740(a5) # 20005d1c <__l2_scratchpad_vma_end+0x15fcde5c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4376
}
 a00034c:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4361
        SEG[0].u[0].raw = (LIBERO_SETTING_SEG0_0 & 0x7FFFUL);
 a00034e:	00005717          	auipc	a4,0x5
 a000352:	56a70713          	addi	a4,a4,1386 # a0058b8 <REFCLK_OFFSETS+0x50>
 a000356:	6318                	ld	a4,0(a4)
 a000358:	d0e7b023          	sd	a4,-768(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4363
        SEG[1].u[2].raw = (LIBERO_SETTING_SEG1_2 & 0x7FFFUL);
 a00035c:	6721                	lui	a4,0x8
 a00035e:	fb070693          	addi	a3,a4,-80 # 7fb0 <HEAP_SIZE+0x5fb0>
 a000362:	e0d7b423          	sd	a3,-504(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4365
        SEG[1].u[4].raw = (LIBERO_SETTING_SEG1_4 & 0x7FFFUL);
 a000366:	fa070713          	addi	a4,a4,-96
 a00036a:	bfd1                	j	a00033e <setup_ddr_segments+0x2c>

000000000a00036c <ddr_state_machine>:
ddr_state_machine():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:246
    if (command == DDR_SS__INIT)
 a00036c:	cd01                	beqz	a0,a000384 <ddr_state_machine+0x18>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:252
    switch (ddr_state)
 a00036e:	0000c797          	auipc	a5,0xc
 a000372:	d3a78793          	addi	a5,a5,-710 # a00c0a8 <ddr_state.14220>
 a000376:	4398                	lw	a4,0(a5)
 a000378:	4785                	li	a5,1
 a00037a:	00f70e63          	beq	a4,a5,a000396 <ddr_state_machine+0x2a>
 a00037e:	4789                	li	a5,2
 a000380:	02f70163          	beq	a4,a5,a0003a2 <ddr_state_machine+0x36>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:256
            ddr_state = DDR_STATE_TRAINING;
 a000384:	4789                	li	a5,2
 a000386:	0000c717          	auipc	a4,0xc
 a00038a:	d2f72123          	sw	a5,-734(a4) # a00c0a8 <ddr_state.14220>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:257
            return_status = 0U;
 a00038e:	0000c797          	auipc	a5,0xc
 a000392:	d207a923          	sw	zero,-718(a5) # a00c0c0 <return_status.14221>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:276
    return (return_status);
 a000396:	0000c797          	auipc	a5,0xc
 a00039a:	d2a78793          	addi	a5,a5,-726 # a00c0c0 <return_status.14221>
 a00039e:	4388                	lw	a0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:277
}
 a0003a0:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:243
{
 a0003a2:	7151                	addi	sp,sp,-240
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:320
    switch (ddr_training_state)
 a0003a4:	0000c797          	auipc	a5,0xc
 a0003a8:	d0878793          	addi	a5,a5,-760 # a00c0ac <ddr_training_state.14230>
ddr_state_machine():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:243
{
 a0003ac:	f1a2                	sd	s0,224(sp)
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:320
    switch (ddr_training_state)
 a0003ae:	4380                	lw	s0,0(a5)
ddr_state_machine():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:243
{
 a0003b0:	f586                	sd	ra,232(sp)
 a0003b2:	eda6                	sd	s1,216(sp)
 a0003b4:	e9ca                	sd	s2,208(sp)
 a0003b6:	e5ce                	sd	s3,200(sp)
 a0003b8:	e1d2                	sd	s4,192(sp)
 a0003ba:	fd56                	sd	s5,184(sp)
 a0003bc:	f95a                	sd	s6,176(sp)
 a0003be:	f55e                	sd	s7,168(sp)
 a0003c0:	f162                	sd	s8,160(sp)
 a0003c2:	ed66                	sd	s9,152(sp)
 a0003c4:	e96a                	sd	s10,144(sp)
 a0003c6:	e56e                	sd	s11,136(sp)
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:320
    switch (ddr_training_state)
 a0003c8:	03900793          	li	a5,57
 a0003cc:	2e87e963          	bltu	a5,s0,a0006be <ddr_state_machine+0x352>
 a0003d0:	00005617          	auipc	a2,0x5
 a0003d4:	3b060613          	addi	a2,a2,944 # a005780 <_malloc_usable_size_r+0x26>
 a0003d8:	00241693          	slli	a3,s0,0x2
 a0003dc:	96b2                	add	a3,a3,a2
 a0003de:	429c                	lw	a5,0(a3)
 a0003e0:	97b2                	add	a5,a5,a2
 a0003e2:	8782                	jr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:323
            training_start_cycle = rdcycle();
 a0003e4:	c00027f3          	rdcycle	a5
 a0003e8:	0000c717          	auipc	a4,0xc
 a0003ec:	cef73423          	sd	a5,-792(a4) # a00c0d0 <training_start_cycle.14237>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:324
            tip_cfg_params = LIBERO_SETTING_TIP_CFG_PARAMS;
 a0003f0:	07cfe7b7          	lui	a5,0x7cfe
 a0003f4:	02f78793          	addi	a5,a5,47 # 7cfe02f <__sc_end+0x6cfc42f>
 a0003f8:	0000c717          	auipc	a4,0xc
 a0003fc:	ccf72a23          	sw	a5,-812(a4) # a00c0cc <tip_cfg_params.14235>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:325
            dpc_bits = LIBERO_SETTING_DPC_BITS ;
 a000400:	000507b7          	lui	a5,0x50
 a000404:	42278793          	addi	a5,a5,1058 # 50422 <HEAP_SIZE+0x4e422>
 a000408:	0000c717          	auipc	a4,0xc
 a00040c:	caf72423          	sw	a5,-856(a4) # a00c0b0 <dpc_bits.14236>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:328
            rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
 a000410:	4789                	li	a5,2
 a000412:	0000c717          	auipc	a4,0xc
 a000416:	caf72923          	sw	a5,-846(a4) # a00c0c4 <rpc_166_fifo_offset>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:335
            memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 a00041a:	08000613          	li	a2,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:331
            refclk_offset = LIBERO_SETTING_MAX_MANUAL_REF_CLK_PHASE_OFFSET + 1U;
 a00041e:	4795                	li	a5,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:335
            memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 a000420:	4581                	li	a1,0
 a000422:	0002a517          	auipc	a0,0x2a
 a000426:	55650513          	addi	a0,a0,1366 # a02a978 <calib_data>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:331
            refclk_offset = LIBERO_SETTING_MAX_MANUAL_REF_CLK_PHASE_OFFSET + 1U;
 a00042a:	0000c717          	auipc	a4,0xc
 a00042e:	c8f707a3          	sb	a5,-881(a4) # a00c0b9 <refclk_offset.14239>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:333
            ddr_error_count = 0U;
 a000432:	0000c797          	auipc	a5,0xc
 a000436:	c607a923          	sw	zero,-910(a5) # a00c0a4 <ddr_error_count>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:334
            error = 0U;
 a00043a:	0000c797          	auipc	a5,0xc
 a00043e:	c607ad23          	sw	zero,-902(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:335
            memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 a000442:	fe000097          	auipc	ra,0xfe000
 a000446:	11c080e7          	jalr	284(ra) # 800055e <memfill>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:336
            memfill((uint8_t *)&ddr_diag,0U,sizeof(ddr_diag));
 a00044a:	4641                	li	a2,16
 a00044c:	4581                	li	a1,0
 a00044e:	0002a517          	auipc	a0,0x2a
 a000452:	51a50513          	addi	a0,a0,1306 # a02a968 <ddr_diag>
 a000456:	fe000097          	auipc	ra,0xfe000
 a00045a:	108080e7          	jalr	264(ra) # 800055e <memfill>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:337
            retry_count = 0U;
 a00045e:	0000c797          	auipc	a5,0xc
 a000462:	c407af23          	sw	zero,-930(a5) # a00c0bc <retry_count.14233>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:342
            ddr_training_state = DDR_TRAINING_CHECK_FOR_OFFMODE;
 a000466:	4791                	li	a5,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2064
            ddr_training_state = DDR_TRAINING_FINISHED;
 a000468:	0000c717          	auipc	a4,0xc
 a00046c:	c4f72223          	sw	a5,-956(a4) # a00c0ac <ddr_training_state.14230>
ddr_state_machine():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:264
            return_status = ddr_setup();
 a000470:	0000c797          	auipc	a5,0xc
 a000474:	c487a823          	sw	s0,-944(a5) # a00c0c0 <return_status.14221>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:277
}
 a000478:	70ae                	ld	ra,232(sp)
 a00047a:	740e                	ld	s0,224(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:276
    return (return_status);
 a00047c:	0000c797          	auipc	a5,0xc
 a000480:	c4478793          	addi	a5,a5,-956 # a00c0c0 <return_status.14221>
 a000484:	4388                	lw	a0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:277
}
 a000486:	64ee                	ld	s1,216(sp)
 a000488:	694e                	ld	s2,208(sp)
 a00048a:	69ae                	ld	s3,200(sp)
 a00048c:	6a0e                	ld	s4,192(sp)
 a00048e:	7aea                	ld	s5,184(sp)
 a000490:	7b4a                	ld	s6,176(sp)
 a000492:	7baa                	ld	s7,168(sp)
 a000494:	7c0a                	ld	s8,160(sp)
 a000496:	6cea                	ld	s9,152(sp)
 a000498:	6d4a                	ld	s10,144(sp)
 a00049a:	6daa                	ld	s11,136(sp)
 a00049c:	616d                	addi	sp,sp,240
 a00049e:	8082                	ret
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:438
            DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a0004a0:	00007797          	auipc	a5,0x7
 a0004a4:	c9878793          	addi	a5,a5,-872 # a007138 <DDRCFG>
 a0004a8:	6384                	ld	s1,0(a5)
 a0004aa:	6411                	lui	s0,0x4
 a0004ac:	4905                	li	s2,1
 a0004ae:	9426                	add	s0,s0,s1
 a0004b0:	03242023          	sw	s2,32(s0) # 4020 <HEAP_SIZE+0x2020>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:440
            delay(DELAY_CYCLES_5_MICRO);
 a0004b4:	6985                	lui	s3,0x1
 a0004b6:	bb898513          	addi	a0,s3,-1096 # bb8 <SIZE_OF_COMMON_HART_MEM-0x448>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:439
            DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 a0004ba:	01242e23          	sw	s2,28(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:440
            delay(DELAY_CYCLES_5_MICRO);
 a0004be:	b8bff0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:442
            delay(DELAY_CYCLES_2MS);
 a0004c2:	00125537          	lui	a0,0x125
 a0004c6:	f8050513          	addi	a0,a0,-128 # 124f80 <HEAP_SIZE+0x122f80>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:441
            DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 a0004ca:	01242a23          	sw	s2,20(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:442
            delay(DELAY_CYCLES_2MS);
 a0004ce:	b7bff0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:443
            retry_count++;
 a0004d2:	0000c797          	auipc	a5,0xc
 a0004d6:	bea78793          	addi	a5,a5,-1046 # a00c0bc <retry_count.14233>
 a0004da:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:453
            memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 a0004dc:	08000613          	li	a2,128
 a0004e0:	4581                	li	a1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:443
            retry_count++;
 a0004e2:	2785                	addiw	a5,a5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:453
            memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 a0004e4:	0002a517          	auipc	a0,0x2a
 a0004e8:	49450513          	addi	a0,a0,1172 # a02a978 <calib_data>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:443
            retry_count++;
 a0004ec:	0000c717          	auipc	a4,0xc
 a0004f0:	bcf72823          	sw	a5,-1072(a4) # a00c0bc <retry_count.14233>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:444
            ddr_diag.num_retrains = retry_count;
 a0004f4:	0002a717          	auipc	a4,0x2a
 a0004f8:	46f72e23          	sw	a5,1148(a4) # a02a970 <ddr_diag+0x8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:451
            ddr_error_count = 0U;
 a0004fc:	0000c797          	auipc	a5,0xc
 a000500:	ba07a423          	sw	zero,-1112(a5) # a00c0a4 <ddr_error_count>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:452
            error = 0U;
 a000504:	0000c797          	auipc	a5,0xc
 a000508:	ba07a823          	sw	zero,-1104(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:453
            memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 a00050c:	fe000097          	auipc	ra,0xfe000
 a000510:	052080e7          	jalr	82(ra) # 800055e <memfill>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:454
            DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   = 0x0U;
 a000514:	67c1                	lui	a5,0x10
 a000516:	94be                	add	s1,s1,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:457
            CFG_DDR_SGMII_PHY->training_start.training_start = 0x0U;
 a000518:	00007797          	auipc	a5,0x7
 a00051c:	c1878793          	addi	a5,a5,-1000 # a007130 <CFG_DDR_SGMII_PHY>
 a000520:	639c                	ld	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:454
            DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   = 0x0U;
 a000522:	0404a823          	sw	zero,80(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:456
            DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x0U;
 a000526:	02042c23          	sw	zero,56(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:457
            CFG_DDR_SGMII_PHY->training_start.training_start = 0x0U;
 a00052a:	97ce                	add	a5,a5,s3
 a00052c:	8007a823          	sw	zero,-2032(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:459
            ddr_training_state = DDR_TRAINING_CHECK_FOR_OFFMODE;
 a000530:	4791                	li	a5,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2032
            ddr_training_state = DDR_TRAINING_FINISH_CHECK;
 a000532:	0000c717          	auipc	a4,0xc
 a000536:	b6f72d23          	sw	a5,-1158(a4) # a00c0ac <ddr_training_state.14230>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2033
            break;
 a00053a:	a251                	j	a0006be <ddr_state_machine+0x352>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:524
                ddr_training_state = DDR_TRAINING_SET_MODE_VS_BITS;
 a00053c:	4795                	li	a5,5
 a00053e:	bfd5                	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:536
            set_ddr_mode_reg_and_vs_bits(dpc_bits);
 a000540:	0000c797          	auipc	a5,0xc
 a000544:	b7078793          	addi	a5,a5,-1168 # a00c0b0 <dpc_bits.14236>
 a000548:	4380                	lw	s0,0(a5)
set_ddr_mode_reg_and_vs_bits():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2175
            CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE  =\
 a00054a:	00007797          	auipc	a5,0x7
 a00054e:	be678793          	addi	a5,a5,-1050 # a007130 <CFG_DDR_SGMII_PHY>
 a000552:	6384                	ld	s1,0(a5)
 a000554:	67d5                	lui	a5,0x15
 a000556:	a2478793          	addi	a5,a5,-1500 # 14a24 <HEAP_SIZE+0x12a24>
 a00055a:	c0dc                	sw	a5,4(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2178
        delay((uint32_t) 100U);
 a00055c:	06400513          	li	a0,100
 a000560:	ae9ff0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2179
        CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS        = dpc_bits;
 a000564:	1884a223          	sw	s0,388(s1)
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:542
                        (dpc_bits & ~DDR_DPC_VRGEN_H_MASK)| (DPC_VRGEN_H_LPDDR4_WR_LVL_VAL << DDR_DPC_VRGEN_H_SHIFT);
 a000568:	c0f47413          	andi	s0,s0,-1009
 a00056c:	05046413          	ori	s0,s0,80
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:541
                CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
 a000570:	1884a223          	sw	s0,388(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:543
                CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = 0x0;
 a000574:	3804a623          	sw	zero,908(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:550
            ddr_training_state = DDR_TRAINING_FLASH_REGS;
 a000578:	4799                	li	a5,6
 a00057a:	bf65                	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:564
            CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_DRIVER.SOFT_RESET_DECODER_DRIVER = 1U;
 a00057c:	00007797          	auipc	a5,0x7
 a000580:	bb478793          	addi	a5,a5,-1100 # a007130 <CFG_DDR_SGMII_PHY>
 a000584:	639c                	ld	a5,0(a5)
 a000586:	4705                	li	a4,1
 a000588:	30e7a023          	sw	a4,768(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:565
            CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_ODT.SOFT_RESET_DECODER_ODT=1U;
 a00058c:	38e7a023          	sw	a4,896(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:566
            CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_IO.SOFT_RESET_DECODER_IO = 1U;
 a000590:	40e7a023          	sw	a4,1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:567
            ddr_training_state = DDR_TRAINING_CORRECT_RPC;
 a000594:	479d                	li	a5,7
 a000596:	bf71                	j	a000532 <ddr_state_machine+0x1c6>
set_ddr_rpc_regs():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2385
                        CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
 a000598:	00007797          	auipc	a5,0x7
 a00059c:	b9878793          	addi	a5,a5,-1128 # a007130 <CFG_DDR_SGMII_PHY>
 a0005a0:	639c                	ld	a5,0(a5)
 a0005a2:	4711                	li	a4,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2406
    CFG_DDR_SGMII_PHY->rpc156.rpc156 = LIBERO_SETTING_RPC_156_VALUE;
 a0005a4:	4685                	li	a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2385
                        CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
 a0005a6:	58e7a423          	sw	a4,1416(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2392
                    CFG_DDR_SGMII_PHY->rpc226.rpc226 = 0x14U;
 a0005aa:	4751                	li	a4,20
 a0005ac:	78e7a423          	sw	a4,1928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2393
                    CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] =  0xA000U;
 a0005b0:	6729                	lui	a4,0xa
 a0005b2:	c7d8                	sw	a4,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2396
                    CFG_DDR_SGMII_PHY->SPARE0.SPARE0 = 0xA000U;
 a0005b4:	28e7a823          	sw	a4,656(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2406
    CFG_DDR_SGMII_PHY->rpc156.rpc156 = LIBERO_SETTING_RPC_156_VALUE;
 a0005b8:	66d7a823          	sw	a3,1648(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2428
        CFG_DDR_SGMII_PHY->rpc27.rpc27 = 0x2U;
 a0005bc:	4709                	li	a4,2
 a0005be:	46e7a623          	sw	a4,1132(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2434
        CFG_DDR_SGMII_PHY->rpc203.rpc203 = 0U;
 a0005c2:	7207a623          	sw	zero,1836(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2449
        CFG_DDR_SGMII_PHY->rpc1_ODT.rpc1_ODT = LIBERO_SETTING_RPC_ODT_ADDCMD;
 a0005c6:	38e7a223          	sw	a4,900(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2450
        CFG_DDR_SGMII_PHY->rpc2_ODT.rpc2_ODT = LIBERO_SETTING_RPC_ODT_CLK;
 a0005ca:	38e7a423          	sw	a4,904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2451
        CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 a0005ce:	470d                	li	a4,3
 a0005d0:	38e7a623          	sw	a4,908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2452
        CFG_DDR_SGMII_PHY->rpc4_ODT.rpc4_ODT = LIBERO_SETTING_RPC_ODT_DQS;
 a0005d4:	4719                	li	a4,6
 a0005d6:	38e7a823          	sw	a4,912(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2471
        CFG_DDR_SGMII_PHY->rpc166.rpc166 = rpc_166_fifo_offset;
 a0005da:	0000c717          	auipc	a4,0xc
 a0005de:	aea70713          	addi	a4,a4,-1302 # a00c0c4 <rpc_166_fifo_offset>
 a0005e2:	4318                	lw	a4,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2458
        CFG_DDR_SGMII_PHY->rpc19.rpc19 = 0x01U;     /* bclk_sel_clkn */
 a0005e4:	44d7a623          	sw	a3,1100(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2462
        CFG_DDR_SGMII_PHY->rpc20.rpc20 = 0x00U;     /* bclk_sel_clkp */
 a0005e8:	4407a823          	sw	zero,1104(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2471
        CFG_DDR_SGMII_PHY->rpc166.rpc166 = rpc_166_fifo_offset;
 a0005ec:	68e7ac23          	sw	a4,1688(a5)
config_ddr_io_pull_up_downs_rpc_bits():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4463
        CFG_DDR_SGMII_PHY->ovrt9.ovrt9   = LIBERO_SETTING_RPC_EN_ADDCMD0_OVRT9;
 a0005f0:	6705                	lui	a4,0x1
 a0005f2:	f0070693          	addi	a3,a4,-256 # f00 <SIZE_OF_COMMON_HART_MEM-0x100>
 a0005f6:	42d7a223          	sw	a3,1060(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4464
        CFG_DDR_SGMII_PHY->ovrt10.ovrt10 = LIBERO_SETTING_RPC_EN_ADDCMD1_OVRT10;
 a0005fa:	fff70693          	addi	a3,a4,-1
 a0005fe:	42d7a423          	sw	a3,1064(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4465
        CFG_DDR_SGMII_PHY->ovrt11.ovrt11 = LIBERO_SETTING_RPC_EN_ADDCMD2_OVRT11;
 a000602:	fe670613          	addi	a2,a4,-26
 a000606:	42c7a623          	sw	a2,1068(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4466
        CFG_DDR_SGMII_PHY->ovrt12.ovrt12 = LIBERO_SETTING_RPC_EN_DATA0_OVRT12;
 a00060a:	4207a823          	sw	zero,1072(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4467
        CFG_DDR_SGMII_PHY->ovrt13.ovrt13 = LIBERO_SETTING_RPC_EN_DATA1_OVRT13;
 a00060e:	4207aa23          	sw	zero,1076(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4468
        CFG_DDR_SGMII_PHY->ovrt14.ovrt14 = LIBERO_SETTING_RPC_EN_DATA2_OVRT14;
 a000612:	4207ac23          	sw	zero,1080(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4469
        CFG_DDR_SGMII_PHY->ovrt15.ovrt15 = LIBERO_SETTING_RPC_EN_DATA3_OVRT15;
 a000616:	4207ae23          	sw	zero,1084(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4470
        CFG_DDR_SGMII_PHY->ovrt16.ovrt16 = LIBERO_SETTING_RPC_EN_ECC_OVRT16;
 a00061a:	07f00613          	li	a2,127
 a00061e:	44c7a023          	sw	a2,1088(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4472
        CFG_DDR_SGMII_PHY->rpc235.rpc235 = LIBERO_SETTING_RPC235_WPD_ADD_CMD0;
 a000622:	7a07a623          	sw	zero,1964(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4473
        CFG_DDR_SGMII_PHY->rpc236.rpc236 = LIBERO_SETTING_RPC236_WPD_ADD_CMD1;
 a000626:	7a07a823          	sw	zero,1968(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4474
        CFG_DDR_SGMII_PHY->rpc237.rpc237 = LIBERO_SETTING_RPC237_WPD_ADD_CMD2;
 a00062a:	12000593          	li	a1,288
 a00062e:	7ab7aa23          	sw	a1,1972(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4475
        CFG_DDR_SGMII_PHY->rpc238.rpc238 = LIBERO_SETTING_RPC238_WPD_DATA0;
 a000632:	7a07ac23          	sw	zero,1976(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4476
        CFG_DDR_SGMII_PHY->rpc239.rpc239 = LIBERO_SETTING_RPC239_WPD_DATA1;
 a000636:	7a07ae23          	sw	zero,1980(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4477
        CFG_DDR_SGMII_PHY->rpc240.rpc240 = LIBERO_SETTING_RPC240_WPD_DATA2;
 a00063a:	7c07a023          	sw	zero,1984(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4478
        CFG_DDR_SGMII_PHY->rpc241.rpc241 = LIBERO_SETTING_RPC241_WPD_DATA3;
 a00063e:	7c07a223          	sw	zero,1988(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4479
        CFG_DDR_SGMII_PHY->rpc242.rpc242 = LIBERO_SETTING_RPC242_WPD_ECC;
 a000642:	7c07a423          	sw	zero,1992(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4481
        CFG_DDR_SGMII_PHY->rpc243.rpc243 = LIBERO_SETTING_RPC243_WPU_ADD_CMD0;
 a000646:	7cd7a623          	sw	a3,1996(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4483
        CFG_DDR_SGMII_PHY->rpc245.rpc245 = LIBERO_SETTING_RPC245_WPU_ADD_CMD2;
 a00064a:	edf70713          	addi	a4,a4,-289
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4482
        CFG_DDR_SGMII_PHY->rpc244.rpc244 = LIBERO_SETTING_RPC244_WPU_ADD_CMD1;
 a00064e:	7cd7a823          	sw	a3,2000(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4483
        CFG_DDR_SGMII_PHY->rpc245.rpc245 = LIBERO_SETTING_RPC245_WPU_ADD_CMD2;
 a000652:	7ce7aa23          	sw	a4,2004(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4484
        CFG_DDR_SGMII_PHY->rpc246.rpc246 = LIBERO_SETTING_RPC246_WPU_DATA0;
 a000656:	7ff00713          	li	a4,2047
 a00065a:	7ce7ac23          	sw	a4,2008(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4485
        CFG_DDR_SGMII_PHY->rpc247.rpc247 = LIBERO_SETTING_RPC247_WPU_DATA1;
 a00065e:	7ce7ae23          	sw	a4,2012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4486
        CFG_DDR_SGMII_PHY->rpc248.rpc248 = LIBERO_SETTING_RPC248_WPU_DATA2;
 a000662:	7ee7a023          	sw	a4,2016(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4487
        CFG_DDR_SGMII_PHY->rpc249.rpc249 = LIBERO_SETTING_RPC249_WPU_DATA3;
 a000666:	7ee7a223          	sw	a4,2020(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4488
        CFG_DDR_SGMII_PHY->rpc250.rpc250 = LIBERO_SETTING_RPC250_WPU_ECC;
 a00066a:	7ec7a423          	sw	a2,2024(a5)
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:576
            ddr_training_state = DDR_TRAINING_SOFT_RESET;
 a00066e:	47a1                	li	a5,8
 a000670:	b5c9                	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:583
            IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 a000672:	3e0207b7          	lui	a5,0x3e020
 a000676:	4705                	li	a4,1
 a000678:	c398                	sw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:584
            ddr_training_state = DDR_TRAINING_CALIBRATE_IO;
 a00067a:	47a5                	li	a5,9
 a00067c:	bd5d                	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:590
            ddr_pvt_calibration();
 a00067e:	377020ef          	jal	ra,a0031f4 <ddr_pvt_calibration>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:607
            ddr_training_state = DDR_TRAINING_CONFIG_PLL;
 a000682:	47a9                	li	a5,10
 a000684:	b57d                	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:613
            ddr_pll_config(SCB_UPDATE);
 a000686:	4501                	li	a0,0
 a000688:	588020ef          	jal	ra,a002c10 <ddr_pll_config>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:614
            timeout = 0xFFFF;
 a00068c:	67c1                	lui	a5,0x10
 a00068e:	17fd                	addi	a5,a5,-1
 a000690:	0000c717          	auipc	a4,0xc
 a000694:	a2f72c23          	sw	a5,-1480(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:615
            ddr_training_state = DDR_TRAINING_VERIFY_PLL_LOCK;
 a000698:	47b1                	li	a5,12
 a00069a:	bd61                	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:621
            if (ddr_pll_lock_scb() == 0U)
 a00069c:	622020ef          	jal	ra,a002cbe <ddr_pll_lock_scb>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:623
                ddr_training_state = DDR_TRAINING_SETUP_SEGS;
 a0006a0:	47ad                	li	a5,11
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:621
            if (ddr_pll_lock_scb() == 0U)
 a0006a2:	e80508e3          	beqz	a0,a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:625
            else if(--timeout == 0U)
 a0006a6:	0000c797          	auipc	a5,0xc
 a0006aa:	a2278793          	addi	a5,a5,-1502 # a00c0c8 <timeout.14232>
 a0006ae:	439c                	lw	a5,0(a5)
 a0006b0:	fff7841b          	addiw	s0,a5,-1
 a0006b4:	0000c717          	auipc	a4,0xc
 a0006b8:	a0872a23          	sw	s0,-1516(a4) # a00c0c8 <timeout.14232>
 a0006bc:	c019                	beqz	s0,a0006c2 <ddr_state_machine+0x356>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:312
    uint32_t ret_status = 0U;
 a0006be:	4401                	li	s0,0
 a0006c0:	bb45                	j	a000470 <ddr_state_machine+0x104>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:627
                ddr_training_state = DDR_TRAINING_FAIL_PLL_LOCK;
 a0006c2:	03900793          	li	a5,57
 a0006c6:	b34d                	j	a000468 <ddr_state_machine+0xfc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:634
            setup_ddr_segments(DEFAULT_SEG_SETUP);
 a0006c8:	4501                	li	a0,0
 a0006ca:	c49ff0ef          	jal	ra,a000312 <setup_ddr_segments>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:639
            SYSREG->SUBBLK_CLOCK_CR |= SUBBLK_CLOCK_CR_DDRC_MASK;
 a0006ce:	200027b7          	lui	a5,0x20002
 a0006d2:	0847a683          	lw	a3,132(a5) # 20002084 <__l2_scratchpad_vma_end+0x15fca1c4>
 a0006d6:	00800637          	lui	a2,0x800
 a0006da:	2681                	sext.w	a3,a3
 a0006dc:	8ed1                	or	a3,a3,a2
 a0006de:	08d7a223          	sw	a3,132(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:641
            SYSREG->SOFT_RESET_CR   |= (uint32_t)SOFT_RESET_CR_DDRC_MASK;
 a0006e2:	0887a703          	lw	a4,136(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:642
            SYSREG->SOFT_RESET_CR   &= (uint32_t)~SOFT_RESET_CR_DDRC_MASK;
 a0006e6:	ff8006b7          	lui	a3,0xff800
 a0006ea:	16fd                	addi	a3,a3,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:641
            SYSREG->SOFT_RESET_CR   |= (uint32_t)SOFT_RESET_CR_DDRC_MASK;
 a0006ec:	2701                	sext.w	a4,a4
 a0006ee:	8f51                	or	a4,a4,a2
 a0006f0:	08e7a423          	sw	a4,136(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:642
            SYSREG->SOFT_RESET_CR   &= (uint32_t)~SOFT_RESET_CR_DDRC_MASK;
 a0006f4:	0887a703          	lw	a4,136(a5)
 a0006f8:	2701                	sext.w	a4,a4
 a0006fa:	8f75                	and	a4,a4,a3
 a0006fc:	08e7a423          	sw	a4,136(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:643
            ddr_training_state = DDR_TRAINING_SETUP_DDRC;
 a000700:	47b5                	li	a5,13
 a000702:	bd05                	j	a000532 <ddr_state_machine+0x1c6>
init_ddrc():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3687
    DDRCFG->ADDR_MAP.CFG_MANUAL_ADDRESS_MAP.CFG_MANUAL_ADDRESS_MAP =\
 a000704:	00007797          	auipc	a5,0x7
 a000708:	a3478793          	addi	a5,a5,-1484 # a007138 <DDRCFG>
 a00070c:	6398                	ld	a4,0(a5)
 a00070e:	6789                	lui	a5,0x2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3689
    DDRCFG->ADDR_MAP.CFG_CHIPADDR_MAP.CFG_CHIPADDR_MAP =\
 a000710:	46f5                	li	a3,29
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3687
    DDRCFG->ADDR_MAP.CFG_MANUAL_ADDRESS_MAP.CFG_MANUAL_ADDRESS_MAP =\
 a000712:	97ba                	add	a5,a5,a4
 a000714:	4007a023          	sw	zero,1024(a5) # 2400 <HEAP_SIZE+0x400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3689
    DDRCFG->ADDR_MAP.CFG_CHIPADDR_MAP.CFG_CHIPADDR_MAP =\
 a000718:	40d7a223          	sw	a3,1028(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3691
    DDRCFG->ADDR_MAP.CFG_CIDADDR_MAP.CFG_CIDADDR_MAP =\
 a00071c:	4007a423          	sw	zero,1032(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3693
    DDRCFG->ADDR_MAP.CFG_MB_AUTOPCH_COL_BIT_POS_LOW.CFG_MB_AUTOPCH_COL_BIT_POS_LOW =\
 a000720:	4e11                	li	t3,4
 a000722:	41c7a623          	sw	t3,1036(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3695
    DDRCFG->ADDR_MAP.CFG_MB_AUTOPCH_COL_BIT_POS_HIGH.CFG_MB_AUTOPCH_COL_BIT_POS_HIGH =\
 a000726:	4ea9                	li	t4,10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3697
    DDRCFG->ADDR_MAP.CFG_BANKADDR_MAP_0.CFG_BANKADDR_MAP_0 =\
 a000728:	66b1                	lui	a3,0xc
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3695
    DDRCFG->ADDR_MAP.CFG_MB_AUTOPCH_COL_BIT_POS_HIGH.CFG_MB_AUTOPCH_COL_BIT_POS_HIGH =\
 a00072a:	41d7a823          	sw	t4,1040(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3697
    DDRCFG->ADDR_MAP.CFG_BANKADDR_MAP_0.CFG_BANKADDR_MAP_0 =\
 a00072e:	2ca68693          	addi	a3,a3,714 # c2ca <HEAP_SIZE+0xa2ca>
 a000732:	40d7aa23          	sw	a3,1044(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3701
    DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_0.CFG_ROWADDR_MAP_0 =\
 a000736:	9140f6b7          	lui	a3,0x9140f
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3699
    DDRCFG->ADDR_MAP.CFG_BANKADDR_MAP_1.CFG_BANKADDR_MAP_1 =\
 a00073a:	4007ac23          	sw	zero,1048(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3701
    DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_0.CFG_ROWADDR_MAP_0 =\
 a00073e:	38d68693          	addi	a3,a3,909 # ffffffff9140f38d <__l2_scratchpad_vma_end+0xffffffff873d74cd>
 a000742:	40d7ae23          	sw	a3,1052(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3703
    DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_1.CFG_ROWADDR_MAP_1 =\
 a000746:	759556b7          	lui	a3,0x75955
 a00074a:	13468693          	addi	a3,a3,308 # 75955134 <__l2_scratchpad_vma_end+0x6b91d274>
 a00074e:	42d7a023          	sw	a3,1056(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3705
    DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_2.CFG_ROWADDR_MAP_2 =\
 a000752:	71b6a6b7          	lui	a3,0x71b6a
 a000756:	96168693          	addi	a3,a3,-1695 # 71b69961 <__l2_scratchpad_vma_end+0x67b31aa1>
 a00075a:	42d7a223          	sw	a3,1060(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3709
    DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_0.CFG_COLADDR_MAP_0 =\
 a00075e:	440c26b7          	lui	a3,0x440c2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3707
    DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_3.CFG_ROWADDR_MAP_3 =\
 a000762:	4207a423          	sw	zero,1064(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3709
    DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_0.CFG_COLADDR_MAP_0 =\
 a000766:	04068693          	addi	a3,a3,64 # 440c2040 <__l2_scratchpad_vma_end+0x3a08a180>
 a00076a:	42d7a623          	sw	a3,1068(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3711
    DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_1.CFG_COLADDR_MAP_1 =\
 a00076e:	024826b7          	lui	a3,0x2482
 a000772:	c6168693          	addi	a3,a3,-927 # 2481c61 <__sc_end+0x1480061>
 a000776:	42d7a823          	sw	a3,1072(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3715
    DDRCFG->MC_BASE3.CFG_VRCG_ENABLE.CFG_VRCG_ENABLE =\
 a00077a:	658d                	lui	a1,0x3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3713
    DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_2.CFG_COLADDR_MAP_2 =\
 a00077c:	4207aa23          	sw	zero,1076(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3715
    DDRCFG->MC_BASE3.CFG_VRCG_ENABLE.CFG_VRCG_ENABLE =\
 a000780:	14000693          	li	a3,320
 a000784:	00b707b3          	add	a5,a4,a1
 a000788:	80d7a023          	sw	a3,-2048(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3717
    DDRCFG->MC_BASE3.CFG_VRCG_DISABLE.CFG_VRCG_DISABLE =\
 a00078c:	0a000693          	li	a3,160
 a000790:	80d7a223          	sw	a3,-2044(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3719
    DDRCFG->MC_BASE3.CFG_WRITE_LATENCY_SET.CFG_WRITE_LATENCY_SET =\
 a000794:	8007a423          	sw	zero,-2040(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3721
    DDRCFG->MC_BASE3.CFG_THERMAL_OFFSET.CFG_THERMAL_OFFSET =\
 a000798:	8007a623          	sw	zero,-2036(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3723
    DDRCFG->MC_BASE3.CFG_SOC_ODT.CFG_SOC_ODT = LIBERO_SETTING_CFG_SOC_ODT;
 a00079c:	4899                	li	a7,6
 a00079e:	8117a823          	sw	a7,-2032(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3724
    DDRCFG->MC_BASE3.CFG_ODTE_CK.CFG_ODTE_CK = LIBERO_SETTING_CFG_ODTE_CK;
 a0007a2:	8007aa23          	sw	zero,-2028(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3725
    DDRCFG->MC_BASE3.CFG_ODTE_CS.CFG_ODTE_CS = LIBERO_SETTING_CFG_ODTE_CS;
 a0007a6:	8007ac23          	sw	zero,-2024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3727
    DDRCFG->MC_BASE3.CFG_LPDDR4_FSP_OP.CFG_LPDDR4_FSP_OP =\
 a0007aa:	4685                	li	a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3726
    DDRCFG->MC_BASE3.CFG_ODTD_CA.CFG_ODTD_CA = LIBERO_SETTING_CFG_ODTD_CA;
 a0007ac:	8007ae23          	sw	zero,-2020(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3727
    DDRCFG->MC_BASE3.CFG_LPDDR4_FSP_OP.CFG_LPDDR4_FSP_OP =\
 a0007b0:	82d7a023          	sw	a3,-2016(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3729
    DDRCFG->MC_BASE3.CFG_GENERATE_REFRESH_ON_SRX.CFG_GENERATE_REFRESH_ON_SRX =\
 a0007b4:	82d7a223          	sw	a3,-2012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3731
    DDRCFG->MC_BASE3.CFG_DBI_CL.CFG_DBI_CL = LIBERO_SETTING_CFG_DBI_CL;
 a0007b8:	4659                	li	a2,22
 a0007ba:	82c7a423          	sw	a2,-2008(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3732
    DDRCFG->MC_BASE3.CFG_NON_DBI_CL.CFG_NON_DBI_CL =\
 a0007be:	82c7a623          	sw	a2,-2004(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3736
    DDRCFG->MC_BASE1.CFG_WRITE_CRC.CFG_WRITE_CRC =\
 a0007c2:	6611                	lui	a2,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3734
    DDRCFG->MC_BASE3.INIT_FORCE_WRITE_DATA_0.INIT_FORCE_WRITE_DATA_0 =\
 a0007c4:	8207a823          	sw	zero,-2000(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3736
    DDRCFG->MC_BASE1.CFG_WRITE_CRC.CFG_WRITE_CRC =\
 a0007c8:	00c707b3          	add	a5,a4,a2
 a0007cc:	c007a023          	sw	zero,-1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3738
    DDRCFG->MC_BASE1.CFG_MPR_READ_FORMAT.CFG_MPR_READ_FORMAT =\
 a0007d0:	c007a223          	sw	zero,-1020(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3740
    DDRCFG->MC_BASE1.CFG_WR_CMD_LAT_CRC_DM.CFG_WR_CMD_LAT_CRC_DM =\
 a0007d4:	c007a423          	sw	zero,-1016(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3742
    DDRCFG->MC_BASE1.CFG_FINE_GRAN_REF_MODE.CFG_FINE_GRAN_REF_MODE =\
 a0007d8:	c007a623          	sw	zero,-1012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3744
    DDRCFG->MC_BASE1.CFG_TEMP_SENSOR_READOUT.CFG_TEMP_SENSOR_READOUT =\
 a0007dc:	c007a823          	sw	zero,-1008(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3746
    DDRCFG->MC_BASE1.CFG_PER_DRAM_ADDR_EN.CFG_PER_DRAM_ADDR_EN =\
 a0007e0:	c007aa23          	sw	zero,-1004(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3748
    DDRCFG->MC_BASE1.CFG_GEARDOWN_MODE.CFG_GEARDOWN_MODE =\
 a0007e4:	c007ac23          	sw	zero,-1000(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3750
    DDRCFG->MC_BASE1.CFG_WR_PREAMBLE.CFG_WR_PREAMBLE =\
 a0007e8:	c0d7ae23          	sw	a3,-996(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3752
    DDRCFG->MC_BASE1.CFG_RD_PREAMBLE.CFG_RD_PREAMBLE =\
 a0007ec:	c207a023          	sw	zero,-992(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3754
    DDRCFG->MC_BASE1.CFG_RD_PREAMB_TRN_MODE.CFG_RD_PREAMB_TRN_MODE =\
 a0007f0:	c207a223          	sw	zero,-988(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3756
    DDRCFG->MC_BASE1.CFG_SR_ABORT.CFG_SR_ABORT = LIBERO_SETTING_CFG_SR_ABORT;
 a0007f4:	c207a423          	sw	zero,-984(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3757
    DDRCFG->MC_BASE1.CFG_CS_TO_CMDADDR_LATENCY.CFG_CS_TO_CMDADDR_LATENCY =\
 a0007f8:	c207a623          	sw	zero,-980(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3759
    DDRCFG->MC_BASE1.CFG_INT_VREF_MON.CFG_INT_VREF_MON =\
 a0007fc:	c207a823          	sw	zero,-976(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3761
    DDRCFG->MC_BASE1.CFG_TEMP_CTRL_REF_MODE.CFG_TEMP_CTRL_REF_MODE =\
 a000800:	c207aa23          	sw	zero,-972(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3763
    DDRCFG->MC_BASE1.CFG_TEMP_CTRL_REF_RANGE.CFG_TEMP_CTRL_REF_RANGE =\
 a000804:	c207ac23          	sw	zero,-968(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3765
    DDRCFG->MC_BASE1.CFG_MAX_PWR_DOWN_MODE.CFG_MAX_PWR_DOWN_MODE =\
 a000808:	c207ae23          	sw	zero,-964(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3767
    DDRCFG->MC_BASE1.CFG_READ_DBI.CFG_READ_DBI = LIBERO_SETTING_CFG_READ_DBI;
 a00080c:	c407a023          	sw	zero,-960(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3768
    DDRCFG->MC_BASE1.CFG_WRITE_DBI.CFG_WRITE_DBI =\
 a000810:	c407a223          	sw	zero,-956(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3770
    DDRCFG->MC_BASE1.CFG_DATA_MASK.CFG_DATA_MASK =\
 a000814:	c4d7a423          	sw	a3,-952(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3772
    DDRCFG->MC_BASE1.CFG_CA_PARITY_PERSIST_ERR.CFG_CA_PARITY_PERSIST_ERR =\
 a000818:	c407a623          	sw	zero,-948(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3774
    DDRCFG->MC_BASE1.CFG_RTT_PARK.CFG_RTT_PARK = LIBERO_SETTING_CFG_RTT_PARK;
 a00081c:	c407a823          	sw	zero,-944(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3775
    DDRCFG->MC_BASE1.CFG_ODT_INBUF_4_PD.CFG_ODT_INBUF_4_PD =\
 a000820:	c407aa23          	sw	zero,-940(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3777
    DDRCFG->MC_BASE1.CFG_CA_PARITY_ERR_STATUS.CFG_CA_PARITY_ERR_STATUS =\
 a000824:	c407ac23          	sw	zero,-936(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3779
    DDRCFG->MC_BASE1.CFG_CRC_ERROR_CLEAR.CFG_CRC_ERROR_CLEAR =\
 a000828:	c407ae23          	sw	zero,-932(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3781
    DDRCFG->MC_BASE1.CFG_CA_PARITY_LATENCY.CFG_CA_PARITY_LATENCY =\
 a00082c:	c607a023          	sw	zero,-928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3783
    DDRCFG->MC_BASE1.CFG_CCD_S.CFG_CCD_S = LIBERO_SETTING_CFG_CCD_S;
 a000830:	4315                	li	t1,5
 a000832:	c667a223          	sw	t1,-924(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3784
    DDRCFG->MC_BASE1.CFG_CCD_L.CFG_CCD_L = LIBERO_SETTING_CFG_CCD_L;
 a000836:	c717a423          	sw	a7,-920(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3785
    DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_ENABLE.CFG_VREFDQ_TRN_ENABLE =\
 a00083a:	c6d7a623          	sw	a3,-916(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3787
    DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_RANGE.CFG_VREFDQ_TRN_RANGE =\
 a00083e:	c6d7a823          	sw	a3,-912(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3789
    DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_VALUE.CFG_VREFDQ_TRN_VALUE =\
 a000842:	455d                	li	a0,23
 a000844:	c6a7aa23          	sw	a0,-908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3791
    DDRCFG->MC_BASE1.CFG_RRD_S.CFG_RRD_S = LIBERO_SETTING_CFG_RRD_S;
 a000848:	c7c7ac23          	sw	t3,-904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3792
    DDRCFG->MC_BASE1.CFG_RRD_L.CFG_RRD_L = LIBERO_SETTING_CFG_RRD_L;
 a00084c:	480d                	li	a6,3
 a00084e:	c707ae23          	sw	a6,-900(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3793
    DDRCFG->MC_BASE1.CFG_WTR_S.CFG_WTR_S = LIBERO_SETTING_CFG_WTR_S;
 a000852:	c907a023          	sw	a6,-896(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3794
    DDRCFG->MC_BASE1.CFG_WTR_L.CFG_WTR_L = LIBERO_SETTING_CFG_WTR_L;
 a000856:	c907a223          	sw	a6,-892(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3795
    DDRCFG->MC_BASE1.CFG_WTR_S_CRC_DM.CFG_WTR_S_CRC_DM =\
 a00085a:	c907a423          	sw	a6,-888(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3797
    DDRCFG->MC_BASE1.CFG_WTR_L_CRC_DM.CFG_WTR_L_CRC_DM =\
 a00085e:	c907a623          	sw	a6,-884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3801
    DDRCFG->MC_BASE1.CFG_RFC1.CFG_RFC1 = LIBERO_SETTING_CFG_RFC1;
 a000862:	03600513          	li	a0,54
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3799
    DDRCFG->MC_BASE1.CFG_WR_CRC_DM.CFG_WR_CRC_DM =\
 a000866:	c917a823          	sw	a7,-880(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3801
    DDRCFG->MC_BASE1.CFG_RFC1.CFG_RFC1 = LIBERO_SETTING_CFG_RFC1;
 a00086a:	c8a7aa23          	sw	a0,-876(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3802
    DDRCFG->MC_BASE1.CFG_RFC2.CFG_RFC2 = LIBERO_SETTING_CFG_RFC2;
 a00086e:	c8a7ac23          	sw	a0,-872(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3803
    DDRCFG->MC_BASE1.CFG_RFC4.CFG_RFC4 = LIBERO_SETTING_CFG_RFC4;
 a000872:	c8a7ae23          	sw	a0,-868(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3806
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS0_0.CFG_BIT_MAP_INDEX_CS0_0 =\
 a000876:	81882537          	lui	a0,0x81882
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3804
    DDRCFG->MC_BASE1.CFG_NIBBLE_DEVICES.CFG_NIBBLE_DEVICES =\
 a00087a:	cc07a223          	sw	zero,-828(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3806
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS0_0.CFG_BIT_MAP_INDEX_CS0_0 =\
 a00087e:	88150513          	addi	a0,a0,-1919 # ffffffff81881881 <__l2_scratchpad_vma_end+0xffffffff778499c1>
 a000882:	cea7a023          	sw	a0,-800(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3808
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS0_1.CFG_BIT_MAP_INDEX_CS0_1 =\
 a000886:	6525                	lui	a0,0x9
 a000888:	81850f13          	addi	t5,a0,-2024 # 8818 <HEAP_SIZE+0x6818>
 a00088c:	cfe7a223          	sw	t5,-796(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3810
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS1_0.CFG_BIT_MAP_INDEX_CS1_0 =\
 a000890:	a92a9f37          	lui	t5,0xa92a9
 a000894:	2a9f0f13          	addi	t5,t5,681 # ffffffffa92a92a9 <__l2_scratchpad_vma_end+0xffffffff9f2713e9>
 a000898:	cfe7a423          	sw	t5,-792(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3812
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS1_1.CFG_BIT_MAP_INDEX_CS1_1 =\
 a00089c:	a9258f13          	addi	t5,a1,-1390 # 2a92 <HEAP_SIZE+0xa92>
 a0008a0:	cfe7a623          	sw	t5,-788(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3814
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS2_0.CFG_BIT_MAP_INDEX_CS2_0 =\
 a0008a4:	c28c3f37          	lui	t5,0xc28c3
 a0008a8:	8c2f0f13          	addi	t5,t5,-1854 # ffffffffc28c28c2 <__l2_scratchpad_vma_end+0xffffffffb888aa02>
 a0008ac:	cfe7a823          	sw	t5,-784(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3816
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS2_1.CFG_BIT_MAP_INDEX_CS2_1 =\
 a0008b0:	c2850f13          	addi	t5,a0,-984
 a0008b4:	cfe7aa23          	sw	t5,-780(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3818
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS3_0.CFG_BIT_MAP_INDEX_CS3_0 =\
 a0008b8:	ea2eaf37          	lui	t5,0xea2ea
 a0008bc:	2eaf0f13          	addi	t5,t5,746 # ffffffffea2ea2ea <__l2_scratchpad_vma_end+0xffffffffe02b242a>
 a0008c0:	cfe7ac23          	sw	t5,-776(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3820
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS3_1.CFG_BIT_MAP_INDEX_CS3_1 =\
 a0008c4:	ea258f13          	addi	t5,a1,-350
 a0008c8:	cfe7ae23          	sw	t5,-772(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3822
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS4_0.CFG_BIT_MAP_INDEX_CS4_0 =\
 a0008cc:	03904f37          	lui	t5,0x3904
 a0008d0:	903f0f13          	addi	t5,t5,-1789 # 3903903 <__sc_end+0x2901d03>
 a0008d4:	d1e7a023          	sw	t5,-768(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3824
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS4_1.CFG_BIT_MAP_INDEX_CS4_1 =\
 a0008d8:	03950f13          	addi	t5,a0,57
 a0008dc:	d1e7a223          	sw	t5,-764(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3826
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS5_0.CFG_BIT_MAP_INDEX_CS5_0 =\
 a0008e0:	2b32bf37          	lui	t5,0x2b32b
 a0008e4:	32bf0f13          	addi	t5,t5,811 # 2b32b32b <__l2_scratchpad_vma_end+0x212f346b>
 a0008e8:	d1e7a423          	sw	t5,-760(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3828
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS5_1.CFG_BIT_MAP_INDEX_CS5_1 =\
 a0008ec:	2b358f13          	addi	t5,a1,691
 a0008f0:	d1e7a623          	sw	t5,-756(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3830
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS6_0.CFG_BIT_MAP_INDEX_CS6_0 =\
 a0008f4:	44945f37          	lui	t5,0x44945
 a0008f8:	944f0f13          	addi	t5,t5,-1724 # 44944944 <__l2_scratchpad_vma_end+0x3a90ca84>
 a0008fc:	d1e7a823          	sw	t5,-752(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3832
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS6_1.CFG_BIT_MAP_INDEX_CS6_1 =\
 a000900:	44950513          	addi	a0,a0,1097
 a000904:	d0a7aa23          	sw	a0,-748(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3834
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS7_0.CFG_BIT_MAP_INDEX_CS7_0 =\
 a000908:	6c36c537          	lui	a0,0x6c36c
 a00090c:	36c50513          	addi	a0,a0,876 # 6c36c36c <__l2_scratchpad_vma_end+0x623344ac>
 a000910:	d0a7ac23          	sw	a0,-744(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3836
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS7_1.CFG_BIT_MAP_INDEX_CS7_1 =\
 a000914:	6c358593          	addi	a1,a1,1731
 a000918:	d0b7ae23          	sw	a1,-740(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3838
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS8_0.CFG_BIT_MAP_INDEX_CS8_0 =\
 a00091c:	859865b7          	lui	a1,0x85986
 a000920:	98558593          	addi	a1,a1,-1659 # ffffffff85985985 <__l2_scratchpad_vma_end+0xffffffff7b94dac5>
 a000924:	d2b7a023          	sw	a1,-736(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3840
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS8_1.CFG_BIT_MAP_INDEX_CS8_1 =\
 a000928:	65a9                	lui	a1,0xa
 a00092a:	85958513          	addi	a0,a1,-1959 # 9859 <HEAP_SIZE+0x7859>
 a00092e:	d2a7a223          	sw	a0,-732(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3842
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS9_0.CFG_BIT_MAP_INDEX_CS9_0 =\
 a000932:	ad3ad537          	lui	a0,0xad3ad
 a000936:	3ad50513          	addi	a0,a0,941 # ffffffffad3ad3ad <__l2_scratchpad_vma_end+0xffffffffa33754ed>
 a00093a:	d2a7a423          	sw	a0,-728(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3844
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS9_1.CFG_BIT_MAP_INDEX_CS9_1 =\
 a00093e:	ad360513          	addi	a0,a2,-1325 # 3ad3 <HEAP_SIZE+0x1ad3>
 a000942:	d2a7a623          	sw	a0,-724(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3846
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS10_0.CFG_BIT_MAP_INDEX_CS10_0 =\
 a000946:	c69c7537          	lui	a0,0xc69c7
 a00094a:	9c650513          	addi	a0,a0,-1594 # ffffffffc69c69c6 <__l2_scratchpad_vma_end+0xffffffffbc98eb06>
 a00094e:	d2a7a823          	sw	a0,-720(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3848
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS10_1.CFG_BIT_MAP_INDEX_CS10_1 =\
 a000952:	c6958513          	addi	a0,a1,-919
 a000956:	d2a7aa23          	sw	a0,-716(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3850
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS11_0.CFG_BIT_MAP_INDEX_CS11_0 =\
 a00095a:	ee3ee537          	lui	a0,0xee3ee
 a00095e:	3ee50513          	addi	a0,a0,1006 # ffffffffee3ee3ee <__l2_scratchpad_vma_end+0xffffffffe43b652e>
 a000962:	d2a7ac23          	sw	a0,-712(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3852
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS11_1.CFG_BIT_MAP_INDEX_CS11_1 =\
 a000966:	ee360513          	addi	a0,a2,-285
 a00096a:	d2a7ae23          	sw	a0,-708(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3854
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS12_0.CFG_BIT_MAP_INDEX_CS12_0 =\
 a00096e:	07a08537          	lui	a0,0x7a08
 a000972:	a0750513          	addi	a0,a0,-1529 # 7a07a07 <__sc_end+0x6a05e07>
 a000976:	d4a7a023          	sw	a0,-704(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3856
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS12_1.CFG_BIT_MAP_INDEX_CS12_1 =\
 a00097a:	07a58513          	addi	a0,a1,122
 a00097e:	d4a7a223          	sw	a0,-700(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3858
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS13_0.CFG_BIT_MAP_INDEX_CS13_0 =\
 a000982:	2f42f537          	lui	a0,0x2f42f
 a000986:	42f50513          	addi	a0,a0,1071 # 2f42f42f <__l2_scratchpad_vma_end+0x253f756f>
 a00098a:	d4a7a423          	sw	a0,-696(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3860
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS13_1.CFG_BIT_MAP_INDEX_CS13_1 =\
 a00098e:	2f460513          	addi	a0,a2,756
 a000992:	d4a7a623          	sw	a0,-692(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3862
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS14_0.CFG_BIT_MAP_INDEX_CS14_0 =\
 a000996:	48a49537          	lui	a0,0x48a49
 a00099a:	a4850513          	addi	a0,a0,-1464 # 48a48a48 <__l2_scratchpad_vma_end+0x3ea10b88>
 a00099e:	d4a7a823          	sw	a0,-688(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3864
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS14_1.CFG_BIT_MAP_INDEX_CS14_1 =\
 a0009a2:	48a58593          	addi	a1,a1,1162
 a0009a6:	d4b7aa23          	sw	a1,-684(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3866
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS15_0.CFG_BIT_MAP_INDEX_CS15_0 =\
 a0009aa:	704705b7          	lui	a1,0x70470
 a0009ae:	47058593          	addi	a1,a1,1136 # 70470470 <__l2_scratchpad_vma_end+0x664385b0>
 a0009b2:	d4b7ac23          	sw	a1,-680(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3868
    DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS15_1.CFG_BIT_MAP_INDEX_CS15_1 =\
 a0009b6:	70460613          	addi	a2,a2,1796
 a0009ba:	d4c7ae23          	sw	a2,-676(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3870
    DDRCFG->MC_BASE1.CFG_NUM_LOGICAL_RANKS_PER_3DS.CFG_NUM_LOGICAL_RANKS_PER_3DS =\
 a0009be:	d607a023          	sw	zero,-672(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3872
    DDRCFG->MC_BASE1.CFG_RFC_DLR1.CFG_RFC_DLR1 = LIBERO_SETTING_CFG_RFC_DLR1;
 a0009c2:	04800613          	li	a2,72
 a0009c6:	d6c7a223          	sw	a2,-668(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3873
    DDRCFG->MC_BASE1.CFG_RFC_DLR2.CFG_RFC_DLR2 = LIBERO_SETTING_CFG_RFC_DLR2;
 a0009ca:	02c00613          	li	a2,44
 a0009ce:	d6c7a423          	sw	a2,-664(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3874
    DDRCFG->MC_BASE1.CFG_RFC_DLR4.CFG_RFC_DLR4 = LIBERO_SETTING_CFG_RFC_DLR4;
 a0009d2:	02000f13          	li	t5,32
 a0009d6:	d7e7a623          	sw	t5,-660(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3875
    DDRCFG->MC_BASE1.CFG_RRD_DLR.CFG_RRD_DLR = LIBERO_SETTING_CFG_RRD_DLR;
 a0009da:	d7c7a823          	sw	t3,-656(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3876
    DDRCFG->MC_BASE1.CFG_FAW_DLR.CFG_FAW_DLR = LIBERO_SETTING_CFG_FAW_DLR;
 a0009de:	4541                	li	a0,16
 a0009e0:	d6a7aa23          	sw	a0,-652(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3877
    DDRCFG->MC_BASE1.CFG_ADVANCE_ACTIVATE_READY.CFG_ADVANCE_ACTIVATE_READY =\
 a0009e4:	d807ac23          	sw	zero,-616(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3879
    DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N =\
 a0009e8:	c394                	sw	a3,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3881
    DDRCFG->MC_BASE2.CFG_LOOKAHEAD_PCH.CFG_LOOKAHEAD_PCH =\
 a0009ea:	0007a423          	sw	zero,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3883
    DDRCFG->MC_BASE2.CFG_LOOKAHEAD_ACT.CFG_LOOKAHEAD_ACT =\
 a0009ee:	0007a623          	sw	zero,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3885
    DDRCFG->MC_BASE2.INIT_AUTOINIT_DISABLE.INIT_AUTOINIT_DISABLE =\
 a0009f2:	0007a823          	sw	zero,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3887
    DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET =\
 a0009f6:	0007aa23          	sw	zero,20(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3889
    DDRCFG->MC_BASE2.INIT_GEARDOWN_EN.INIT_GEARDOWN_EN =\
 a0009fa:	0007ac23          	sw	zero,24(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3891
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE =\
 a0009fe:	0007ae23          	sw	zero,28(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3893
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = LIBERO_SETTING_INIT_CS;
 a000a02:	0207a023          	sw	zero,32(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3894
    DDRCFG->MC_BASE2.INIT_PRECHARGE_ALL.INIT_PRECHARGE_ALL =\
 a000a06:	0207a223          	sw	zero,36(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3896
    DDRCFG->MC_BASE2.INIT_REFRESH.INIT_REFRESH = LIBERO_SETTING_INIT_REFRESH;
 a000a0a:	0207a423          	sw	zero,40(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3897
    DDRCFG->MC_BASE2.INIT_ZQ_CAL_REQ.INIT_ZQ_CAL_REQ =\
 a000a0e:	0207a623          	sw	zero,44(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3899
    DDRCFG->MC_BASE2.CFG_BL.CFG_BL = LIBERO_SETTING_CFG_BL;
 a000a12:	0207aa23          	sw	zero,52(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3900
    DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = LIBERO_SETTING_CTRLR_INIT;
 a000a16:	0207ac23          	sw	zero,56(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3901
    DDRCFG->MC_BASE2.CFG_AUTO_REF_EN.CFG_AUTO_REF_EN =\
 a000a1a:	c3b4                	sw	a3,64(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3903
    DDRCFG->MC_BASE2.CFG_RAS.CFG_RAS = LIBERO_SETTING_CFG_RAS;
 a000a1c:	02200613          	li	a2,34
 a000a20:	c3f0                	sw	a2,68(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3904
    DDRCFG->MC_BASE2.CFG_RCD.CFG_RCD = LIBERO_SETTING_CFG_RCD;
 a000a22:	45bd                	li	a1,15
 a000a24:	c7ac                	sw	a1,72(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3905
    DDRCFG->MC_BASE2.CFG_RRD.CFG_RRD = LIBERO_SETTING_CFG_RRD;
 a000a26:	4621                	li	a2,8
 a000a28:	c7f0                	sw	a2,76(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3906
    DDRCFG->MC_BASE2.CFG_RP.CFG_RP = LIBERO_SETTING_CFG_RP;
 a000a2a:	4fc5                	li	t6,17
 a000a2c:	05f7a823          	sw	t6,80(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3907
    DDRCFG->MC_BASE2.CFG_RC.CFG_RC = LIBERO_SETTING_CFG_RC;
 a000a30:	03300f93          	li	t6,51
 a000a34:	05f7aa23          	sw	t6,84(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3908
    DDRCFG->MC_BASE2.CFG_FAW.CFG_FAW = LIBERO_SETTING_CFG_FAW;
 a000a38:	05e7ac23          	sw	t5,88(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3909
    DDRCFG->MC_BASE2.CFG_RFC.CFG_RFC = LIBERO_SETTING_CFG_RFC;
 a000a3c:	13000f13          	li	t5,304
 a000a40:	05e7ae23          	sw	t5,92(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3910
    DDRCFG->MC_BASE2.CFG_RTP.CFG_RTP = LIBERO_SETTING_CFG_RTP;
 a000a44:	d3b0                	sw	a2,96(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3911
    DDRCFG->MC_BASE2.CFG_WR.CFG_WR = LIBERO_SETTING_CFG_WR;
 a000a46:	d3e8                	sw	a0,100(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3912
    DDRCFG->MC_BASE2.CFG_WTR.CFG_WTR = LIBERO_SETTING_CFG_WTR;
 a000a48:	d7b0                	sw	a2,104(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3913
    DDRCFG->MC_BASE2.CFG_PASR.CFG_PASR = LIBERO_SETTING_CFG_PASR;
 a000a4a:	0607a823          	sw	zero,112(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3914
    DDRCFG->MC_BASE2.CFG_XP.CFG_XP = LIBERO_SETTING_CFG_XP;
 a000a4e:	0717aa23          	sw	a7,116(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3915
    DDRCFG->MC_BASE2.CFG_XSR.CFG_XSR = LIBERO_SETTING_CFG_XSR;
 a000a52:	4f7d                	li	t5,31
 a000a54:	07e7ac23          	sw	t5,120(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3916
    DDRCFG->MC_BASE2.CFG_CL.CFG_CL = LIBERO_SETTING_CFG_CL;
 a000a58:	0867a023          	sw	t1,128(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3917
    DDRCFG->MC_BASE2.CFG_READ_TO_WRITE.CFG_READ_TO_WRITE =\
 a000a5c:	08b7a423          	sw	a1,136(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3919
    DDRCFG->MC_BASE2.CFG_WRITE_TO_WRITE.CFG_WRITE_TO_WRITE =\
 a000a60:	08b7a623          	sw	a1,140(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3921
    DDRCFG->MC_BASE2.CFG_READ_TO_READ.CFG_READ_TO_READ =\
 a000a64:	08b7a823          	sw	a1,144(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3923
    DDRCFG->MC_BASE2.CFG_WRITE_TO_READ.CFG_WRITE_TO_READ =\
 a000a68:	09e7aa23          	sw	t5,148(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3925
    DDRCFG->MC_BASE2.CFG_READ_TO_WRITE_ODT.CFG_READ_TO_WRITE_ODT =\
 a000a6c:	08b7ac23          	sw	a1,152(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3927
    DDRCFG->MC_BASE2.CFG_WRITE_TO_WRITE_ODT.CFG_WRITE_TO_WRITE_ODT =\
 a000a70:	0807ae23          	sw	zero,156(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3929
    DDRCFG->MC_BASE2.CFG_READ_TO_READ_ODT.CFG_READ_TO_READ_ODT =\
 a000a74:	0ad7a023          	sw	a3,160(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3931
    DDRCFG->MC_BASE2.CFG_WRITE_TO_READ_ODT.CFG_WRITE_TO_READ_ODT =\
 a000a78:	0ad7a223          	sw	a3,164(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3933
    DDRCFG->MC_BASE2.CFG_MIN_READ_IDLE.CFG_MIN_READ_IDLE =\
 a000a7c:	459d                	li	a1,7
 a000a7e:	0ab7a423          	sw	a1,168(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3935
    DDRCFG->MC_BASE2.CFG_MRD.CFG_MRD = LIBERO_SETTING_CFG_MRD;
 a000a82:	4fb1                	li	t6,12
 a000a84:	0bf7a623          	sw	t6,172(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3936
    DDRCFG->MC_BASE2.CFG_BT.CFG_BT = LIBERO_SETTING_CFG_BT;
 a000a88:	0a07a823          	sw	zero,176(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3937
    DDRCFG->MC_BASE2.CFG_DS.CFG_DS = LIBERO_SETTING_CFG_DS;
 a000a8c:	0b17aa23          	sw	a7,180(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3938
    DDRCFG->MC_BASE2.CFG_QOFF.CFG_QOFF = LIBERO_SETTING_CFG_QOFF;
 a000a90:	0a07ac23          	sw	zero,184(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3939
    DDRCFG->MC_BASE2.CFG_RTT.CFG_RTT = LIBERO_SETTING_CFG_RTT;
 a000a94:	4f09                	li	t5,2
 a000a96:	0de7a223          	sw	t5,196(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3942
    DDRCFG->MC_BASE2.CFG_REF_PER.CFG_REF_PER = LIBERO_SETTING_CFG_REF_PER;
 a000a9a:	6585                	lui	a1,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3940
    DDRCFG->MC_BASE2.CFG_DLL_DISABLE.CFG_DLL_DISABLE =\
 a000a9c:	0c07a423          	sw	zero,200(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3942
    DDRCFG->MC_BASE2.CFG_REF_PER.CFG_REF_PER = LIBERO_SETTING_CFG_REF_PER;
 a000aa0:	c3458593          	addi	a1,a1,-972 # c34 <SIZE_OF_COMMON_HART_MEM-0x3cc>
 a000aa4:	0cb7a623          	sw	a1,204(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3943
    DDRCFG->MC_BASE2.CFG_STARTUP_DELAY.CFG_STARTUP_DELAY =\
 a000aa8:	000275b7          	lui	a1,0x27
 a000aac:	10058593          	addi	a1,a1,256 # 27100 <HEAP_SIZE+0x25100>
 a000ab0:	0cb7a823          	sw	a1,208(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3945
    DDRCFG->MC_BASE2.CFG_MEM_COLBITS.CFG_MEM_COLBITS =\
 a000ab4:	0dd7aa23          	sw	t4,212(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3947
    DDRCFG->MC_BASE2.CFG_MEM_ROWBITS.CFG_MEM_ROWBITS =\
 a000ab8:	0ca7ac23          	sw	a0,216(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3949
    DDRCFG->MC_BASE2.CFG_MEM_BANKBITS.CFG_MEM_BANKBITS =\
 a000abc:	0d07ae23          	sw	a6,220(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3951
    DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS0.CFG_ODT_RD_MAP_CS0 =\
 a000ac0:	0e07a023          	sw	zero,224(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3953
    DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS1.CFG_ODT_RD_MAP_CS1 =\
 a000ac4:	0e07a223          	sw	zero,228(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3955
    DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS2.CFG_ODT_RD_MAP_CS2 =\
 a000ac8:	0e07a423          	sw	zero,232(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3957
    DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS3.CFG_ODT_RD_MAP_CS3 =\
 a000acc:	0e07a623          	sw	zero,236(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3959
    DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS4.CFG_ODT_RD_MAP_CS4 =\
 a000ad0:	0e07a823          	sw	zero,240(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3961
    DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS5.CFG_ODT_RD_MAP_CS5 =\
 a000ad4:	0e07aa23          	sw	zero,244(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3963
    DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS6.CFG_ODT_RD_MAP_CS6 =\
 a000ad8:	0e07ac23          	sw	zero,248(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3965
    DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS7.CFG_ODT_RD_MAP_CS7 =\
 a000adc:	0e07ae23          	sw	zero,252(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3967
    DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS0.CFG_ODT_WR_MAP_CS0 =\
 a000ae0:	1207a023          	sw	zero,288(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3969
    DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS1.CFG_ODT_WR_MAP_CS1 =\
 a000ae4:	1207a223          	sw	zero,292(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3971
    DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS2.CFG_ODT_WR_MAP_CS2 =\
 a000ae8:	1207a423          	sw	zero,296(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3973
    DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS3.CFG_ODT_WR_MAP_CS3 =\
 a000aec:	1207a623          	sw	zero,300(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3975
    DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS4.CFG_ODT_WR_MAP_CS4 =\
 a000af0:	1207a823          	sw	zero,304(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3977
    DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS5.CFG_ODT_WR_MAP_CS5 =\
 a000af4:	1207aa23          	sw	zero,308(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3979
    DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS6.CFG_ODT_WR_MAP_CS6 =\
 a000af8:	1207ac23          	sw	zero,312(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3981
    DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS7.CFG_ODT_WR_MAP_CS7 =\
 a000afc:	1207ae23          	sw	zero,316(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3983
    DDRCFG->MC_BASE2.CFG_ODT_RD_TURN_ON.CFG_ODT_RD_TURN_ON =\
 a000b00:	1607a023          	sw	zero,352(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3985
    DDRCFG->MC_BASE2.CFG_ODT_WR_TURN_ON.CFG_ODT_WR_TURN_ON =\
 a000b04:	1607a223          	sw	zero,356(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3987
    DDRCFG->MC_BASE2.CFG_ODT_RD_TURN_OFF.CFG_ODT_RD_TURN_OFF =\
 a000b08:	1607a423          	sw	zero,360(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3989
    DDRCFG->MC_BASE2.CFG_ODT_WR_TURN_OFF.CFG_ODT_WR_TURN_OFF =\
 a000b0c:	1607a623          	sw	zero,364(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3991
    DDRCFG->MC_BASE2.CFG_EMR3.CFG_EMR3 = LIBERO_SETTING_CFG_EMR3;
 a000b10:	1607ac23          	sw	zero,376(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3992
    DDRCFG->MC_BASE2.CFG_TWO_T.CFG_TWO_T = LIBERO_SETTING_CFG_TWO_T;
 a000b14:	1607ae23          	sw	zero,380(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3993
    DDRCFG->MC_BASE2.CFG_TWO_T_SEL_CYCLE.CFG_TWO_T_SEL_CYCLE =\
 a000b18:	18d7a023          	sw	a3,384(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3995
    DDRCFG->MC_BASE2.CFG_REGDIMM.CFG_REGDIMM = LIBERO_SETTING_CFG_REGDIMM;
 a000b1c:	1807a223          	sw	zero,388(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3996
    DDRCFG->MC_BASE2.CFG_MOD.CFG_MOD = LIBERO_SETTING_CFG_MOD;
 a000b20:	19f7a423          	sw	t6,392(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3997
    DDRCFG->MC_BASE2.CFG_XS.CFG_XS = LIBERO_SETTING_CFG_XS;
 a000b24:	1867a623          	sw	t1,396(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3998
    DDRCFG->MC_BASE2.CFG_XSDLL.CFG_XSDLL = LIBERO_SETTING_CFG_XSDLL;
 a000b28:	20000513          	li	a0,512
 a000b2c:	18a7a823          	sw	a0,400(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3999
    DDRCFG->MC_BASE2.CFG_XPR.CFG_XPR = LIBERO_SETTING_CFG_XPR;
 a000b30:	1867aa23          	sw	t1,404(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4000
    DDRCFG->MC_BASE2.CFG_AL_MODE.CFG_AL_MODE = LIBERO_SETTING_CFG_AL_MODE;
 a000b34:	1807ac23          	sw	zero,408(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4001
    DDRCFG->MC_BASE2.CFG_CWL.CFG_CWL = LIBERO_SETTING_CFG_CWL;
 a000b38:	1867ae23          	sw	t1,412(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4002
    DDRCFG->MC_BASE2.CFG_BL_MODE.CFG_BL_MODE = LIBERO_SETTING_CFG_BL_MODE;
 a000b3c:	1a07a023          	sw	zero,416(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4003
    DDRCFG->MC_BASE2.CFG_TDQS.CFG_TDQS = LIBERO_SETTING_CFG_TDQS;
 a000b40:	1a07a223          	sw	zero,420(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4004
    DDRCFG->MC_BASE2.CFG_RTT_WR.CFG_RTT_WR = LIBERO_SETTING_CFG_RTT_WR;
 a000b44:	1a07a423          	sw	zero,424(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4005
    DDRCFG->MC_BASE2.CFG_LP_ASR.CFG_LP_ASR = LIBERO_SETTING_CFG_LP_ASR;
 a000b48:	1a07a623          	sw	zero,428(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4006
    DDRCFG->MC_BASE2.CFG_AUTO_SR.CFG_AUTO_SR = LIBERO_SETTING_CFG_AUTO_SR;
 a000b4c:	1a07a823          	sw	zero,432(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4007
    DDRCFG->MC_BASE2.CFG_SRT.CFG_SRT = LIBERO_SETTING_CFG_SRT;
 a000b50:	1a07aa23          	sw	zero,436(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4008
    DDRCFG->MC_BASE2.CFG_ADDR_MIRROR.CFG_ADDR_MIRROR =\
 a000b54:	1a07ac23          	sw	zero,440(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4010
    DDRCFG->MC_BASE2.CFG_ZQ_CAL_TYPE.CFG_ZQ_CAL_TYPE =\
 a000b58:	1ad7ae23          	sw	a3,444(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4012
    DDRCFG->MC_BASE2.CFG_ZQ_CAL_PER.CFG_ZQ_CAL_PER =\
 a000b5c:	1cb7a023          	sw	a1,448(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4014
    DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN =\
 a000b60:	1c07a223          	sw	zero,452(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4016
    DDRCFG->MC_BASE2.CFG_MEMORY_TYPE.CFG_MEMORY_TYPE =\
 a000b64:	40000593          	li	a1,1024
 a000b68:	1cb7a423          	sw	a1,456(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4018
    DDRCFG->MC_BASE2.CFG_ONLY_SRANK_CMDS.CFG_ONLY_SRANK_CMDS =\
 a000b6c:	1c07a623          	sw	zero,460(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4020
    DDRCFG->MC_BASE2.CFG_NUM_RANKS.CFG_NUM_RANKS =\
 a000b70:	1cd7a823          	sw	a3,464(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4022
    DDRCFG->MC_BASE2.CFG_QUAD_RANK.CFG_QUAD_RANK =\
 a000b74:	1c07aa23          	sw	zero,468(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4024
    DDRCFG->MC_BASE2.CFG_EARLY_RANK_TO_WR_START.CFG_EARLY_RANK_TO_WR_START =\
 a000b78:	1c07ae23          	sw	zero,476(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4026
    DDRCFG->MC_BASE2.CFG_EARLY_RANK_TO_RD_START.CFG_EARLY_RANK_TO_RD_START =\
 a000b7c:	1e07a023          	sw	zero,480(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4028
    DDRCFG->MC_BASE2.CFG_PASR_BANK.CFG_PASR_BANK =\
 a000b80:	1e07a223          	sw	zero,484(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4030
    DDRCFG->MC_BASE2.CFG_PASR_SEG.CFG_PASR_SEG = LIBERO_SETTING_CFG_PASR_SEG;
 a000b84:	1e07a423          	sw	zero,488(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4031
    DDRCFG->MC_BASE2.INIT_MRR_MODE.INIT_MRR_MODE =\
 a000b88:	1e07a623          	sw	zero,492(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4033
    DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ =\
 a000b8c:	1e07a823          	sw	zero,496(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4035
    DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR = LIBERO_SETTING_INIT_MR_ADDR;
 a000b90:	1e07aa23          	sw	zero,500(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4036
    DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA =\
 a000b94:	1e07ac23          	sw	zero,504(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4038
    DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK =\
 a000b98:	1e07ae23          	sw	zero,508(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4040
    DDRCFG->MC_BASE2.INIT_NOP.INIT_NOP = LIBERO_SETTING_INIT_NOP;
 a000b9c:	2007a023          	sw	zero,512(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4041
    DDRCFG->MC_BASE2.CFG_INIT_DURATION.CFG_INIT_DURATION =\
 a000ba0:	64000593          	li	a1,1600
 a000ba4:	20b7a223          	sw	a1,516(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4043
    DDRCFG->MC_BASE2.CFG_ZQINIT_CAL_DURATION.CFG_ZQINIT_CAL_DURATION =\
 a000ba8:	2007a423          	sw	zero,520(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4045
    DDRCFG->MC_BASE2.CFG_ZQ_CAL_L_DURATION.CFG_ZQ_CAL_L_DURATION =\
 a000bac:	2007a623          	sw	zero,524(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4047
    DDRCFG->MC_BASE2.CFG_ZQ_CAL_S_DURATION.CFG_ZQ_CAL_S_DURATION =\
 a000bb0:	2007a823          	sw	zero,528(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4049
    DDRCFG->MC_BASE2.CFG_ZQ_CAL_R_DURATION.CFG_ZQ_CAL_R_DURATION =\
 a000bb4:	02800593          	li	a1,40
 a000bb8:	20b7aa23          	sw	a1,532(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4051
    DDRCFG->MC_BASE2.CFG_MRR.CFG_MRR = LIBERO_SETTING_CFG_MRR;
 a000bbc:	20c7ac23          	sw	a2,536(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4052
    DDRCFG->MC_BASE2.CFG_MRW.CFG_MRW = LIBERO_SETTING_CFG_MRW;
 a000bc0:	21d7ae23          	sw	t4,540(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4053
    DDRCFG->MC_BASE2.CFG_ODT_POWERDOWN.CFG_ODT_POWERDOWN =\
 a000bc4:	2207a023          	sw	zero,544(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4055
    DDRCFG->MC_BASE2.CFG_WL.CFG_WL = LIBERO_SETTING_CFG_WL;
 a000bc8:	22c7a223          	sw	a2,548(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4056
    DDRCFG->MC_BASE2.CFG_RL.CFG_RL = LIBERO_SETTING_CFG_RL;
 a000bcc:	4539                	li	a0,14
 a000bce:	22a7a423          	sw	a0,552(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4057
    DDRCFG->MC_BASE2.CFG_CAL_READ_PERIOD.CFG_CAL_READ_PERIOD =\
 a000bd2:	2207a623          	sw	zero,556(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4059
    DDRCFG->MC_BASE2.CFG_NUM_CAL_READS.CFG_NUM_CAL_READS =\
 a000bd6:	22d7a823          	sw	a3,560(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4061
    DDRCFG->MC_BASE2.INIT_SELF_REFRESH.INIT_SELF_REFRESH =\
 a000bda:	2207aa23          	sw	zero,564(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4063
    DDRCFG->MC_BASE2.INIT_POWER_DOWN.INIT_POWER_DOWN =\
 a000bde:	2207ae23          	sw	zero,572(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4065
    DDRCFG->MC_BASE2.INIT_FORCE_WRITE.INIT_FORCE_WRITE =\
 a000be2:	2407a223          	sw	zero,580(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4067
    DDRCFG->MC_BASE2.INIT_FORCE_WRITE_CS.INIT_FORCE_WRITE_CS =\
 a000be6:	2407a423          	sw	zero,584(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4069
    DDRCFG->MC_BASE2.CFG_CTRLR_INIT_DISABLE.CFG_CTRLR_INIT_DISABLE =\
 a000bea:	2407a623          	sw	zero,588(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4071
    DDRCFG->MC_BASE2.INIT_RDIMM_COMPLETE.INIT_RDIMM_COMPLETE =\
 a000bee:	2407ac23          	sw	zero,600(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4073
    DDRCFG->MC_BASE2.CFG_RDIMM_LAT.CFG_RDIMM_LAT =\
 a000bf2:	2407ae23          	sw	zero,604(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4075
    DDRCFG->MC_BASE2.CFG_RDIMM_BSIDE_INVERT.CFG_RDIMM_BSIDE_INVERT =\
 a000bf6:	26d7a023          	sw	a3,608(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4077
    DDRCFG->MC_BASE2.CFG_LRDIMM.CFG_LRDIMM = LIBERO_SETTING_CFG_LRDIMM;
 a000bfa:	2607a223          	sw	zero,612(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4078
    DDRCFG->MC_BASE2.INIT_MEMORY_RESET_MASK.INIT_MEMORY_RESET_MASK =\
 a000bfe:	2607a423          	sw	zero,616(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4080
    DDRCFG->MC_BASE2.CFG_RD_PREAMB_TOGGLE.CFG_RD_PREAMB_TOGGLE =\
 a000c02:	2607a623          	sw	zero,620(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4082
    DDRCFG->MC_BASE2.CFG_RD_POSTAMBLE.CFG_RD_POSTAMBLE =\
 a000c06:	2607a823          	sw	zero,624(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4084
    DDRCFG->MC_BASE2.CFG_PU_CAL.CFG_PU_CAL = LIBERO_SETTING_CFG_PU_CAL;
 a000c0a:	2607aa23          	sw	zero,628(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4085
    DDRCFG->MC_BASE2.CFG_DQ_ODT.CFG_DQ_ODT = LIBERO_SETTING_CFG_DQ_ODT;
 a000c0e:	27e7ac23          	sw	t5,632(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4086
    DDRCFG->MC_BASE2.CFG_CA_ODT.CFG_CA_ODT = LIBERO_SETTING_CFG_CA_ODT;
 a000c12:	27c7ae23          	sw	t3,636(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4087
    DDRCFG->MC_BASE2.CFG_ZQLATCH_DURATION.CFG_ZQLATCH_DURATION =\
 a000c16:	4361                	li	t1,24
 a000c18:	2867a023          	sw	t1,640(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4089
    DDRCFG->MC_BASE2.INIT_CAL_SELECT.INIT_CAL_SELECT =\
 a000c1c:	2807a223          	sw	zero,644(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4091
    DDRCFG->MC_BASE2.INIT_CAL_L_R_REQ.INIT_CAL_L_R_REQ =\
 a000c20:	2807a423          	sw	zero,648(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4093
    DDRCFG->MC_BASE2.INIT_CAL_L_B_SIZE.INIT_CAL_L_B_SIZE =\
 a000c24:	2807a623          	sw	zero,652(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4095
    DDRCFG->MC_BASE2.INIT_RWFIFO.INIT_RWFIFO = LIBERO_SETTING_INIT_RWFIFO;
 a000c28:	2a07a023          	sw	zero,672(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4096
    DDRCFG->MC_BASE2.INIT_RD_DQCAL.INIT_RD_DQCAL =\
 a000c2c:	2a07a223          	sw	zero,676(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4098
    DDRCFG->MC_BASE2.INIT_START_DQSOSC.INIT_START_DQSOSC =\
 a000c30:	2a07a423          	sw	zero,680(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4100
    DDRCFG->MC_BASE2.INIT_STOP_DQSOSC.INIT_STOP_DQSOSC =\
 a000c34:	2a07a623          	sw	zero,684(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4102
    DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START =\
 a000c38:	2a07a823          	sw	zero,688(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4104
    DDRCFG->MC_BASE2.CFG_WR_POSTAMBLE.CFG_WR_POSTAMBLE =\
 a000c3c:	2a07aa23          	sw	zero,692(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4106
    DDRCFG->MC_BASE2.INIT_CAL_L_ADDR_0.INIT_CAL_L_ADDR_0 =\
 a000c40:	2a07ae23          	sw	zero,700(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4108
    DDRCFG->MC_BASE2.INIT_CAL_L_ADDR_1.INIT_CAL_L_ADDR_1 =\
 a000c44:	2c07a023          	sw	zero,704(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4110
    DDRCFG->MC_BASE2.CFG_CTRLUPD_TRIG.CFG_CTRLUPD_TRIG =\
 a000c48:	2c07a223          	sw	zero,708(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4112
    DDRCFG->MC_BASE2.CFG_CTRLUPD_START_DELAY.CFG_CTRLUPD_START_DELAY =\
 a000c4c:	2c07a423          	sw	zero,712(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4114
    DDRCFG->MC_BASE2.CFG_DFI_T_CTRLUPD_MAX.CFG_DFI_T_CTRLUPD_MAX =\
 a000c50:	2c07a623          	sw	zero,716(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4116
    DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_SEL.CFG_CTRLR_BUSY_SEL =\
 a000c54:	2c07a823          	sw	zero,720(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4118
    DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_VALUE.CFG_CTRLR_BUSY_VALUE =\
 a000c58:	2c07aa23          	sw	zero,724(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4120
    DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_TURN_OFF_DELAY.CFG_CTRLR_BUSY_TURN_OFF_DELAY =\
 a000c5c:	2c07ac23          	sw	zero,728(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4122
    DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW.CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW =\
 a000c60:	2c07ae23          	sw	zero,732(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4124
    DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_RESTART_HOLDOFF.CFG_CTRLR_BUSY_RESTART_HOLDOFF =\
 a000c64:	2e07a023          	sw	zero,736(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4126
    DDRCFG->MC_BASE2.CFG_PARITY_RDIMM_DELAY.CFG_PARITY_RDIMM_DELAY =\
 a000c68:	2e07a223          	sw	zero,740(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4128
    DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_ENABLE.CFG_CTRLR_BUSY_ENABLE =\
 a000c6c:	2e07a423          	sw	zero,744(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4130
    DDRCFG->MC_BASE2.CFG_ASYNC_ODT.CFG_ASYNC_ODT =\
 a000c70:	2e07a623          	sw	zero,748(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4132
    DDRCFG->MC_BASE2.CFG_ZQ_CAL_DURATION.CFG_ZQ_CAL_DURATION =\
 a000c74:	32000593          	li	a1,800
 a000c78:	2eb7a823          	sw	a1,752(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4134
    DDRCFG->MC_BASE2.CFG_MRRI.CFG_MRRI = LIBERO_SETTING_CFG_MRRI;
 a000c7c:	45c9                	li	a1,18
 a000c7e:	2eb7aa23          	sw	a1,756(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4135
    DDRCFG->MC_BASE2.INIT_ODT_FORCE_EN.INIT_ODT_FORCE_EN =\
 a000c82:	2e07ac23          	sw	zero,760(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4137
    DDRCFG->MC_BASE2.INIT_ODT_FORCE_RANK.INIT_ODT_FORCE_RANK =\
 a000c86:	2e07ae23          	sw	zero,764(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4139
    DDRCFG->MC_BASE2.CFG_PHYUPD_ACK_DELAY.CFG_PHYUPD_ACK_DELAY =\
 a000c8a:	3007a023          	sw	zero,768(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4141
    DDRCFG->MC_BASE2.CFG_MIRROR_X16_BG0_BG1.CFG_MIRROR_X16_BG0_BG1 =\
 a000c8e:	3007a223          	sw	zero,772(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4143
    DDRCFG->MC_BASE2.INIT_PDA_MR_W_REQ.INIT_PDA_MR_W_REQ =\
 a000c92:	3007a423          	sw	zero,776(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4145
    DDRCFG->MC_BASE2.INIT_PDA_NIBBLE_SELECT.INIT_PDA_NIBBLE_SELECT =\
 a000c96:	3007a623          	sw	zero,780(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4147
    DDRCFG->MC_BASE2.CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH.CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH =\
 a000c9a:	3007a823          	sw	zero,784(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4149
    DDRCFG->MC_BASE2.CFG_CKSRE.CFG_CKSRE = LIBERO_SETTING_CFG_CKSRE;
 a000c9e:	30c7aa23          	sw	a2,788(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4150
    DDRCFG->MC_BASE2.CFG_CKSRX.CFG_CKSRX = LIBERO_SETTING_CFG_CKSRX;
 a000ca2:	462d                	li	a2,11
 a000ca4:	30c7ac23          	sw	a2,792(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4151
    DDRCFG->MC_BASE2.CFG_RCD_STAB.CFG_RCD_STAB = LIBERO_SETTING_CFG_RCD_STAB;
 a000ca8:	3007ae23          	sw	zero,796(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4152
    DDRCFG->MC_BASE2.CFG_DFI_T_CTRL_DELAY.CFG_DFI_T_CTRL_DELAY =\
 a000cac:	3207a023          	sw	zero,800(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4154
    DDRCFG->MC_BASE2.CFG_DFI_T_DRAM_CLK_ENABLE.CFG_DFI_T_DRAM_CLK_ENABLE =\
 a000cb0:	3207a223          	sw	zero,804(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4156
    DDRCFG->MC_BASE2.CFG_IDLE_TIME_TO_SELF_REFRESH.CFG_IDLE_TIME_TO_SELF_REFRESH =\
 a000cb4:	3207a423          	sw	zero,808(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4158
    DDRCFG->MC_BASE2.CFG_IDLE_TIME_TO_POWER_DOWN.CFG_IDLE_TIME_TO_POWER_DOWN =\
 a000cb8:	3207a623          	sw	zero,812(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4160
    DDRCFG->MC_BASE2.CFG_BURST_RW_REFRESH_HOLDOFF.CFG_BURST_RW_REFRESH_HOLDOFF =\
 a000cbc:	3207a823          	sw	zero,816(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4162
    DDRCFG->MC_BASE2.CFG_BG_INTERLEAVE.CFG_BG_INTERLEAVE =\
 a000cc0:	38d7a223          	sw	a3,900(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4164
    DDRCFG->MC_BASE2.CFG_REFRESH_DURING_PHY_TRAINING.CFG_REFRESH_DURING_PHY_TRAINING =\
 a000cc4:	3e07ae23          	sw	zero,1020(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4166
    DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P0.CFG_STARVE_TIMEOUT_P0 =\
 a000cc8:	6795                	lui	a5,0x5
 a000cca:	97ba                	add	a5,a5,a4
 a000ccc:	c007a023          	sw	zero,-1024(a5) # 4c00 <HEAP_SIZE+0x2c00>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4168
    DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P1.CFG_STARVE_TIMEOUT_P1 =\
 a000cd0:	c007a223          	sw	zero,-1020(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4170
    DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P2.CFG_STARVE_TIMEOUT_P2 =\
 a000cd4:	c007a423          	sw	zero,-1016(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4172
    DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P3.CFG_STARVE_TIMEOUT_P3 =\
 a000cd8:	c007a623          	sw	zero,-1012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4174
    DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P4.CFG_STARVE_TIMEOUT_P4 =\
 a000cdc:	c007a823          	sw	zero,-1008(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4176
    DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P5.CFG_STARVE_TIMEOUT_P5 =\
 a000ce0:	c007aa23          	sw	zero,-1004(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4178
    DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P6.CFG_STARVE_TIMEOUT_P6 =\
 a000ce4:	c007ac23          	sw	zero,-1000(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4180
    DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P7.CFG_STARVE_TIMEOUT_P7 =\
 a000ce8:	c007ae23          	sw	zero,-996(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4182
    DDRCFG->REORDER.CFG_REORDER_EN.CFG_REORDER_EN =\
 a000cec:	c394                	sw	a3,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4184
    DDRCFG->REORDER.CFG_REORDER_QUEUE_EN.CFG_REORDER_QUEUE_EN =\
 a000cee:	c3d4                	sw	a3,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4186
    DDRCFG->REORDER.CFG_INTRAPORT_REORDER_EN.CFG_INTRAPORT_REORDER_EN =\
 a000cf0:	0007a423          	sw	zero,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4188
    DDRCFG->REORDER.CFG_MAINTAIN_COHERENCY.CFG_MAINTAIN_COHERENCY =\
 a000cf4:	c7d4                	sw	a3,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4190
    DDRCFG->REORDER.CFG_Q_AGE_LIMIT.CFG_Q_AGE_LIMIT =\
 a000cf6:	0ff00613          	li	a2,255
 a000cfa:	cb90                	sw	a2,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4192
    DDRCFG->REORDER.CFG_RO_CLOSED_PAGE_POLICY.CFG_RO_CLOSED_PAGE_POLICY =\
 a000cfc:	0007ac23          	sw	zero,24(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4194
    DDRCFG->REORDER.CFG_REORDER_RW_ONLY.CFG_REORDER_RW_ONLY =\
 a000d00:	0007ae23          	sw	zero,28(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4196
    DDRCFG->REORDER.CFG_RO_PRIORITY_EN.CFG_RO_PRIORITY_EN =\
 a000d04:	0207a023          	sw	zero,32(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4198
    DDRCFG->RMW.CFG_DM_EN.CFG_DM_EN = LIBERO_SETTING_CFG_DM_EN;
 a000d08:	4007a023          	sw	zero,1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4199
    DDRCFG->RMW.CFG_RMW_EN.CFG_RMW_EN = LIBERO_SETTING_CFG_RMW_EN;
 a000d0c:	40d7a223          	sw	a3,1028(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4200
    DDRCFG->ECC.CFG_ECC_CORRECTION_EN.CFG_ECC_CORRECTION_EN =\
 a000d10:	6799                	lui	a5,0x6
 a000d12:	97ba                	add	a5,a5,a4
 a000d14:	8007a023          	sw	zero,-2048(a5) # 5800 <HEAP_SIZE+0x3800>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4202
    DDRCFG->ECC.CFG_ECC_BYPASS.CFG_ECC_BYPASS = LIBERO_SETTING_CFG_ECC_BYPASS;
 a000d18:	8407a023          	sw	zero,-1984(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4203
    DDRCFG->ECC.INIT_WRITE_DATA_1B_ECC_ERROR_GEN.INIT_WRITE_DATA_1B_ECC_ERROR_GEN =\
 a000d1c:	8407a223          	sw	zero,-1980(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4205
    DDRCFG->ECC.INIT_WRITE_DATA_2B_ECC_ERROR_GEN.INIT_WRITE_DATA_2B_ECC_ERROR_GEN =\
 a000d20:	8407a423          	sw	zero,-1976(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4207
    DDRCFG->ECC.CFG_ECC_1BIT_INT_THRESH.CFG_ECC_1BIT_INT_THRESH =\
 a000d24:	8407ae23          	sw	zero,-1956(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4209
    DDRCFG->READ_CAPT.INIT_READ_CAPTURE_ADDR.INIT_READ_CAPTURE_ADDR =\
 a000d28:	c007a023          	sw	zero,-1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4211
    DDRCFG->MTA.CFG_ERROR_GROUP_SEL.CFG_ERROR_GROUP_SEL =\
 a000d2c:	4007a023          	sw	zero,1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4213
    DDRCFG->MTA.CFG_DATA_SEL.CFG_DATA_SEL = LIBERO_SETTING_CFG_DATA_SEL;
 a000d30:	4007a223          	sw	zero,1028(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4214
    DDRCFG->MTA.CFG_TRIG_MODE.CFG_TRIG_MODE = LIBERO_SETTING_CFG_TRIG_MODE;
 a000d34:	4007a423          	sw	zero,1032(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4215
    DDRCFG->MTA.CFG_POST_TRIG_CYCS.CFG_POST_TRIG_CYCS =\
 a000d38:	4007a623          	sw	zero,1036(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4217
    DDRCFG->MTA.CFG_TRIG_MASK.CFG_TRIG_MASK = LIBERO_SETTING_CFG_TRIG_MASK;
 a000d3c:	4007a823          	sw	zero,1040(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4218
    DDRCFG->MTA.CFG_EN_MASK.CFG_EN_MASK = LIBERO_SETTING_CFG_EN_MASK;
 a000d40:	4007aa23          	sw	zero,1044(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4219
    DDRCFG->MTA.MTC_ACQ_ADDR.MTC_ACQ_ADDR = LIBERO_SETTING_MTC_ACQ_ADDR;
 a000d44:	4007ac23          	sw	zero,1048(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4220
    DDRCFG->MTA.CFG_TRIG_MT_ADDR_0.CFG_TRIG_MT_ADDR_0 =\
 a000d48:	4207a823          	sw	zero,1072(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4222
    DDRCFG->MTA.CFG_TRIG_MT_ADDR_1.CFG_TRIG_MT_ADDR_1 =\
 a000d4c:	4207aa23          	sw	zero,1076(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4224
    DDRCFG->MTA.CFG_TRIG_ERR_MASK_0.CFG_TRIG_ERR_MASK_0 =\
 a000d50:	4207ac23          	sw	zero,1080(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4226
    DDRCFG->MTA.CFG_TRIG_ERR_MASK_1.CFG_TRIG_ERR_MASK_1 =\
 a000d54:	4207ae23          	sw	zero,1084(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4228
    DDRCFG->MTA.CFG_TRIG_ERR_MASK_2.CFG_TRIG_ERR_MASK_2 =\
 a000d58:	4407a023          	sw	zero,1088(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4230
    DDRCFG->MTA.CFG_TRIG_ERR_MASK_3.CFG_TRIG_ERR_MASK_3 =\
 a000d5c:	4407a223          	sw	zero,1092(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4232
    DDRCFG->MTA.CFG_TRIG_ERR_MASK_4.CFG_TRIG_ERR_MASK_4 =\
 a000d60:	4407a423          	sw	zero,1096(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4234
    DDRCFG->MTA.MTC_ACQ_WR_DATA_0.MTC_ACQ_WR_DATA_0 =\
 a000d64:	4407a623          	sw	zero,1100(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4236
    DDRCFG->MTA.MTC_ACQ_WR_DATA_1.MTC_ACQ_WR_DATA_1 =\
 a000d68:	4407a823          	sw	zero,1104(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4238
    DDRCFG->MTA.MTC_ACQ_WR_DATA_2.MTC_ACQ_WR_DATA_2 =\
 a000d6c:	4407aa23          	sw	zero,1108(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4240
    DDRCFG->MTA.CFG_PRE_TRIG_CYCS.CFG_PRE_TRIG_CYCS =\
 a000d70:	5207a623          	sw	zero,1324(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4244
    DDRCFG->DYN_WIDTH_ADJ.CFG_DQ_WIDTH.CFG_DQ_WIDTH =\
 a000d74:	6621                	lui	a2,0x8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4242
    DDRCFG->MTA.CFG_DATA_SEL_FIRST_ERROR.CFG_DATA_SEL_FIRST_ERROR =\
 a000d76:	5407a823          	sw	zero,1360(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4244
    DDRCFG->DYN_WIDTH_ADJ.CFG_DQ_WIDTH.CFG_DQ_WIDTH =\
 a000d7a:	00c707b3          	add	a5,a4,a2
 a000d7e:	c007a023          	sw	zero,-1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4246
    DDRCFG->DYN_WIDTH_ADJ.CFG_ACTIVE_DQ_SEL.CFG_ACTIVE_DQ_SEL =\
 a000d82:	c007a223          	sw	zero,-1020(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4248
    DDRCFG->CA_PAR_ERR.INIT_CA_PARITY_ERROR_GEN_REQ.INIT_CA_PARITY_ERROR_GEN_REQ =\
 a000d86:	0007a623          	sw	zero,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4250
    DDRCFG->CA_PAR_ERR.INIT_CA_PARITY_ERROR_GEN_CMD.INIT_CA_PARITY_ERROR_GEN_CMD =\
 a000d8a:	0007a823          	sw	zero,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4252
    DDRCFG->DFI.CFG_DFI_T_RDDATA_EN.CFG_DFI_T_RDDATA_EN =\
 a000d8e:	67c1                	lui	a5,0x10
 a000d90:	97ba                	add	a5,a5,a4
 a000d92:	45d5                	li	a1,21
 a000d94:	c38c                	sw	a1,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4254
    DDRCFG->DFI.CFG_DFI_T_PHY_RDLAT.CFG_DFI_T_PHY_RDLAT =\
 a000d96:	0117a223          	sw	a7,4(a5) # 10004 <HEAP_SIZE+0xe004>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4256
    DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT =\
 a000d9a:	0107a423          	sw	a6,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4258
    DDRCFG->DFI.CFG_DFI_PHYUPD_EN.CFG_DFI_PHYUPD_EN =\
 a000d9e:	c7d4                	sw	a3,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4260
    DDRCFG->DFI.INIT_DFI_LP_DATA_REQ.INIT_DFI_LP_DATA_REQ =\
 a000da0:	0007a823          	sw	zero,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4262
    DDRCFG->DFI.INIT_DFI_LP_CTRL_REQ.INIT_DFI_LP_CTRL_REQ =\
 a000da4:	0007aa23          	sw	zero,20(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4264
    DDRCFG->DFI.INIT_DFI_LP_WAKEUP.INIT_DFI_LP_WAKEUP =\
 a000da8:	0007ae23          	sw	zero,28(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4266
    DDRCFG->DFI.INIT_DFI_DRAM_CLK_DISABLE.INIT_DFI_DRAM_CLK_DISABLE =\
 a000dac:	0207a023          	sw	zero,32(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4268
    DDRCFG->DFI.CFG_DFI_DATA_BYTE_DISABLE.CFG_DFI_DATA_BYTE_DISABLE =\
 a000db0:	0207a823          	sw	zero,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4270
    DDRCFG->DFI.CFG_DFI_LVL_SEL.CFG_DFI_LVL_SEL =\
 a000db4:	0207ae23          	sw	zero,60(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4272
    DDRCFG->DFI.CFG_DFI_LVL_PERIODIC.CFG_DFI_LVL_PERIODIC =\
 a000db8:	0407a023          	sw	zero,64(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4274
    DDRCFG->DFI.CFG_DFI_LVL_PATTERN.CFG_DFI_LVL_PATTERN =\
 a000dbc:	0407a223          	sw	zero,68(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4276
    DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START =\
 a000dc0:	cbb4                	sw	a3,80(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4278
    DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI1_0.CFG_AXI_START_ADDRESS_AXI1_0 =\
 a000dc2:	67cd                	lui	a5,0x13
 a000dc4:	97ba                	add	a5,a5,a4
 a000dc6:	c007ac23          	sw	zero,-1000(a5) # 12c18 <HEAP_SIZE+0x10c18>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4280
    DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI1_1.CFG_AXI_START_ADDRESS_AXI1_1 =\
 a000dca:	c007ae23          	sw	zero,-996(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4282
    DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI2_0.CFG_AXI_START_ADDRESS_AXI2_0 =\
 a000dce:	c207a023          	sw	zero,-992(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4286
    DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI1_0.CFG_AXI_END_ADDRESS_AXI1_0 =\
 a000dd2:	800005b7          	lui	a1,0x80000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4284
    DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI2_1.CFG_AXI_START_ADDRESS_AXI2_1 =\
 a000dd6:	c207a223          	sw	zero,-988(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4286
    DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI1_0.CFG_AXI_END_ADDRESS_AXI1_0 =\
 a000dda:	fff5c593          	not	a1,a1
 a000dde:	f0b7ac23          	sw	a1,-232(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4288
    DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI1_1.CFG_AXI_END_ADDRESS_AXI1_1 =\
 a000de2:	f007ae23          	sw	zero,-228(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4290
    DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI2_0.CFG_AXI_END_ADDRESS_AXI2_0 =\
 a000de6:	f2b7a023          	sw	a1,-224(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4292
    DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI2_1.CFG_AXI_END_ADDRESS_AXI2_1 =\
 a000dea:	f207a223          	sw	zero,-220(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4294
    DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI1_0.CFG_MEM_START_ADDRESS_AXI1_0 =\
 a000dee:	2007ac23          	sw	zero,536(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4296
    DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI1_1.CFG_MEM_START_ADDRESS_AXI1_1 =\
 a000df2:	2007ae23          	sw	zero,540(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4298
    DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI2_0.CFG_MEM_START_ADDRESS_AXI2_0 =\
 a000df6:	2207a023          	sw	zero,544(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4300
    DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI2_1.CFG_MEM_START_ADDRESS_AXI2_1 =\
 a000dfa:	2207a223          	sw	zero,548(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4302
    DDRCFG->AXI_IF.CFG_ENABLE_BUS_HOLD_AXI1.CFG_ENABLE_BUS_HOLD_AXI1 =\
 a000dfe:	5007aa23          	sw	zero,1300(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4304
    DDRCFG->AXI_IF.CFG_ENABLE_BUS_HOLD_AXI2.CFG_ENABLE_BUS_HOLD_AXI2 =\
 a000e02:	5007ac23          	sw	zero,1304(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4306
    DDRCFG->AXI_IF.CFG_AXI_AUTO_PCH.CFG_AXI_AUTO_PCH =\
 a000e06:	6807a823          	sw	zero,1680(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4308
    DDRCFG->csr_custom.PHY_RESET_CONTROL.PHY_RESET_CONTROL =\
 a000e0a:	0003c7b7          	lui	a5,0x3c
 a000e0e:	97ba                	add	a5,a5,a4
 a000e10:	0605                	addi	a2,a2,1
 a000e12:	c390                	sw	a2,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4310
    DDRCFG->csr_custom.PHY_RESET_CONTROL.PHY_RESET_CONTROL =\
 a000e14:	c394                	sw	a3,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4312
    DDRCFG->csr_custom.PHY_PC_RANK.PHY_PC_RANK = LIBERO_SETTING_PHY_PC_RANK;
 a000e16:	c3d4                	sw	a3,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4313
    DDRCFG->csr_custom.PHY_RANKS_TO_TRAIN.PHY_RANKS_TO_TRAIN =\
 a000e18:	c794                	sw	a3,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4315
    DDRCFG->csr_custom.PHY_WRITE_REQUEST.PHY_WRITE_REQUEST =\
 a000e1a:	0007a623          	sw	zero,12(a5) # 3c00c <HEAP_SIZE+0x3a00c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4317
    DDRCFG->csr_custom.PHY_READ_REQUEST.PHY_READ_REQUEST =\
 a000e1e:	0007aa23          	sw	zero,20(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4319
    DDRCFG->csr_custom.PHY_WRITE_LEVEL_DELAY.PHY_WRITE_LEVEL_DELAY =\
 a000e22:	0007ae23          	sw	zero,28(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4321
    DDRCFG->csr_custom.PHY_GATE_TRAIN_DELAY.PHY_GATE_TRAIN_DELAY =\
 a000e26:	03f00713          	li	a4,63
 a000e2a:	d398                	sw	a4,32(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4323
    DDRCFG->csr_custom.PHY_EYE_TRAIN_DELAY.PHY_EYE_TRAIN_DELAY =\
 a000e2c:	d3d8                	sw	a4,36(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4325
    DDRCFG->csr_custom.PHY_EYE_PAT.PHY_EYE_PAT = LIBERO_SETTING_PHY_EYE_PAT;
 a000e2e:	0207a423          	sw	zero,40(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4326
    DDRCFG->csr_custom.PHY_START_RECAL.PHY_START_RECAL =\
 a000e32:	0207a623          	sw	zero,44(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4328
    DDRCFG->csr_custom.PHY_CLR_DFI_LVL_PERIODIC.PHY_CLR_DFI_LVL_PERIODIC =\
 a000e36:	0207a823          	sw	zero,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4330
    DDRCFG->csr_custom.PHY_TRAIN_STEP_ENABLE.PHY_TRAIN_STEP_ENABLE =\
 a000e3a:	0267aa23          	sw	t1,52(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4332
    DDRCFG->csr_custom.PHY_LPDDR_DQ_CAL_PAT.PHY_LPDDR_DQ_CAL_PAT =\
 a000e3e:	0207ac23          	sw	zero,56(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4334
    DDRCFG->csr_custom.PHY_INDPNDT_TRAINING.PHY_INDPNDT_TRAINING =\
 a000e42:	dfd4                	sw	a3,60(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4336
    DDRCFG->csr_custom.PHY_ENCODED_QUAD_CS.PHY_ENCODED_QUAD_CS =\
 a000e44:	0407a023          	sw	zero,64(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4338
    DDRCFG->csr_custom.PHY_HALF_CLK_DLY_ENABLE.PHY_HALF_CLK_DLY_ENABLE =\
 a000e48:	0407a223          	sw	zero,68(a5)
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:652
                ddr_training_state = DDR_TRAINING_RESET;
 a000e4c:	0000b797          	auipc	a5,0xb
 a000e50:	26a7a023          	sw	a0,608(a5) # a00c0ac <ddr_training_state.14230>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:654
            break;
 a000e54:	b0ad                	j	a0006be <ddr_state_machine+0x352>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:664
            CFG_DDR_SGMII_PHY->training_reset.training_reset    = 0x00000002U;
 a000e56:	00006797          	auipc	a5,0x6
 a000e5a:	2da78793          	addi	a5,a5,730 # a007130 <CFG_DDR_SGMII_PHY>
 a000e5e:	639c                	ld	a5,0(a5)
 a000e60:	6705                	lui	a4,0x1
 a000e62:	97ba                	add	a5,a5,a4
 a000e64:	4709                	li	a4,2
 a000e66:	80e7ac23          	sw	a4,-2024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:669
                DDRCFG->MC_BASE2.INIT_AUTOINIT_DISABLE.INIT_AUTOINIT_DISABLE=0x1;
 a000e6a:	00006797          	auipc	a5,0x6
 a000e6e:	2ce78793          	addi	a5,a5,718 # a007138 <DDRCFG>
 a000e72:	639c                	ld	a5,0(a5)
 a000e74:	6711                	lui	a4,0x4
 a000e76:	97ba                	add	a5,a5,a4
 a000e78:	4705                	li	a4,1
 a000e7a:	cb98                	sw	a4,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:671
            DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 a000e7c:	0007a023          	sw	zero,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:673
            DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 a000e80:	c398                	sw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:695
            ddr_training_state = DDR_TRAINING_ROTATE_CLK;
 a000e82:	47bd                	li	a5,15
 a000e84:	eaeff06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:701
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt = 0x00000004U;
 a000e88:	00006797          	auipc	a5,0x6
 a000e8c:	2a878793          	addi	a5,a5,680 # a007130 <CFG_DDR_SGMII_PHY>
 a000e90:	639c                	ld	a5,0(a5)
 a000e92:	6705                	lui	a4,0x1
 a000e94:	4691                	li	a3,4
 a000e96:	97ba                	add	a5,a5,a4
 a000e98:	8ad7a223          	sw	a3,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:703
            CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000002U;
 a000e9c:	4709                	li	a4,2
 a000e9e:	86e7ac23          	sw	a4,-1928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:705
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x7CU; /* loading */
 a000ea2:	07c00713          	li	a4,124
 a000ea6:	8ae7a223          	sw	a4,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:706
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 a000eaa:	07800613          	li	a2,120
 a000eae:	8ac7a223          	sw	a2,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:707
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 a000eb2:	8ac7a223          	sw	a2,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:708
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x7CU;
 a000eb6:	8ae7a223          	sw	a4,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:709
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 a000eba:	8ad7a223          	sw	a3,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:710
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x64U;
 a000ebe:	06400613          	li	a2,100
 a000ec2:	8ac7a223          	sw	a2,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:711
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U; /* increment */
 a000ec6:	06600713          	li	a4,102
 a000eca:	8ae7a223          	sw	a4,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:715
                CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x67U;
 a000ece:	06700593          	li	a1,103
 a000ed2:	8ab7a223          	sw	a1,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:716
                CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U;
 a000ed6:	8ae7a223          	sw	a4,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:715
                CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x67U;
 a000eda:	8ab7a223          	sw	a1,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:716
                CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U;
 a000ede:	8ae7a223          	sw	a4,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:718
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x64U;
 a000ee2:	8ac7a223          	sw	a2,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:719
            CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 a000ee6:	8ad7a223          	sw	a3,-1884(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:723
                = 0x1FU;
 a000eea:	477d                	li	a4,31
 a000eec:	88e7ae23          	sw	a4,-1892(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:724
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 a000ef0:	577d                	li	a4,-1
 a000ef2:	88e7a823          	sw	a4,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:726
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 a000ef6:	8807a823          	sw	zero,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:732
                = 0x0U;
 a000efa:	8807ae23          	sw	zero,-1892(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:734
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 a000efe:	88e7a823          	sw	a4,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:736
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 a000f02:	8807a823          	sw	zero,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:740
            CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 a000f06:	03f00613          	li	a2,63
 a000f0a:	8ac7a023          	sw	a2,-1888(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:742
            CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 a000f0e:	8a07a023          	sw	zero,-1888(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:748
            CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x6;
 a000f12:	4599                	li	a1,6
 a000f14:	8cb7a623          	sw	a1,-1844(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:749
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 a000f18:	88e7a623          	sw	a4,-1908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:751
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 a000f1c:	45bd                	li	a1,15
 a000f1e:	88b7a823          	sw	a1,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:753
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 a000f22:	8807a623          	sw	zero,-1908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:755
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 a000f26:	8807a823          	sw	zero,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:760
            CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x4;
 a000f2a:	8cd7a623          	sw	a3,-1844(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:761
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 a000f2e:	88e7a623          	sw	a4,-1908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:763
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 a000f32:	88b7a823          	sw	a1,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:765
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 a000f36:	8807a623          	sw	zero,-1908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:767
            CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 a000f3a:	8807a823          	sw	zero,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:770
            CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x0; /* clear */
 a000f3e:	8c07a623          	sw	zero,-1844(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:772
            CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 a000f42:	8ac7a023          	sw	a2,-1888(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:774
            CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 a000f46:	8a07a023          	sw	zero,-1888(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:778
            CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en                 =\
 a000f4a:	8607ac23          	sw	zero,-1928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:780
            ddr_training_state = DDR_TRAINING_SET_TRAINING_PARAMETERS;
 a000f4e:	47c1                	li	a5,16
 a000f50:	de2ff06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:800
                CFG_DDR_SGMII_PHY->tip_cfg_params.tip_cfg_params =\
 a000f54:	0000b797          	auipc	a5,0xb
 a000f58:	17878793          	addi	a5,a5,376 # a00c0cc <tip_cfg_params.14235>
 a000f5c:	4398                	lw	a4,0(a5)
 a000f5e:	00006797          	auipc	a5,0x6
 a000f62:	1d278793          	addi	a5,a5,466 # a007130 <CFG_DDR_SGMII_PHY>
 a000f66:	639c                	ld	a5,0(a5)
 a000f68:	6685                	lui	a3,0x1
 a000f6a:	97b6                	add	a5,a5,a3
 a000f6c:	8ce7a823          	sw	a4,-1840(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:802
                timeout = 0xFFFF;
 a000f70:	67c1                	lui	a5,0x10
 a000f72:	17fd                	addi	a5,a5,-1
 a000f74:	0000b717          	auipc	a4,0xb
 a000f78:	14f72a23          	sw	a5,340(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:813
                    ddr_training_state = DDR_TRAINING_IP_SM_BCLKSCLK_SW;
 a000f7c:	47c5                	li	a5,17
 a000f7e:	db4ff06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:843
                bclk_answer = 0U;
 a000f82:	0000b797          	auipc	a5,0xb
 a000f86:	1007af23          	sw	zero,286(a5) # a00c0a0 <bclk_answer.14241>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:862
                        MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 a000f8a:	00006797          	auipc	a5,0x6
 a000f8e:	1ce78793          	addi	a5,a5,462 # a007158 <MSS_SCB_DDR_PLL>
 a000f92:	638c                	ld	a1,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:873
                        rx_current = ((CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback) >> 12)& 0x03;
 a000f94:	00006797          	auipc	a5,0x6
 a000f98:	19c78793          	addi	a5,a5,412 # a007130 <CFG_DDR_SGMII_PHY>
 a000f9c:	6388                	ld	a0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:858
                        bclk90_phase = ((i+2U) & 0x07UL ) << 11U;
 a000f9e:	6611                	lui	a2,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:873
                        rx_current = ((CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback) >> 12)& 0x03;
 a000fa0:	6785                	lui	a5,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:858
                        bclk90_phase = ((i+2U) & 0x07UL ) << 11U;
 a000fa2:	80060f13          	addi	t5,a2,-2048 # 3800 <HEAP_SIZE+0x1800>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:850
                    uint32_t answer_count[8U]={0U,0U,0U,0U,0U,0U,0U,0U};
 a000fa6:	f082                	sd	zero,96(sp)
 a000fa8:	f482                	sd	zero,104(sp)
 a000faa:	f882                	sd	zero,112(sp)
 a000fac:	fc82                	sd	zero,120(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:873
                        rx_current = ((CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback) >> 12)& 0x03;
 a000fae:	4301                	li	t1,0
 a000fb0:	4881                	li	a7,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:848
                    uint32_t rx_previous=0x3U;
 a000fb2:	470d                	li	a4,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:854
                    for (uint32_t i=0U; i<(8U * 100); i++)
 a000fb4:	4681                	li	a3,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:858
                        bclk90_phase = ((i+2U) & 0x07UL ) << 11U;
 a000fb6:	6e85                	lui	t4,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:862
                        MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 a000fb8:	060d                	addi	a2,a2,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:873
                        rx_current = ((CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback) >> 12)& 0x03;
 a000fba:	953e                	add	a0,a0,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:884
                        for (uint32_t j=0U;j<8U;j++)
 a000fbc:	4fa1                	li	t6,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:854
                    for (uint32_t i=0U; i<(8U * 100); i++)
 a000fbe:	32000e13          	li	t3,800
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:858
                        bclk90_phase = ((i+2U) & 0x07UL ) << 11U;
 a000fc2:	00b6979b          	slliw	a5,a3,0xb
 a000fc6:	01d787bb          	addw	a5,a5,t4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:857
                        bclk_phase   = ( i    & 0x07UL ) << 8U;
 a000fca:	0086981b          	slliw	a6,a3,0x8
 a000fce:	70087813          	andi	a6,a6,1792
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:858
                        bclk90_phase = ((i+2U) & 0x07UL ) << 11U;
 a000fd2:	01e7f7b3          	and	a5,a5,t5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:862
                        MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 a000fd6:	0107e7b3          	or	a5,a5,a6
 a000fda:	2781                	sext.w	a5,a5
 a000fdc:	00c7e833          	or	a6,a5,a2
 a000fe0:	0305a023          	sw	a6,32(a1) # ffffffff80000020 <__l2_scratchpad_vma_end+0xffffffff75fc8160>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:863
                        MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00000003UL | bclk_phase | bclk90_phase);
 a000fe4:	0037e793          	ori	a5,a5,3
 a000fe8:	d19c                	sw	a5,32(a1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:864
                        MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 a000fea:	0305a023          	sw	a6,32(a1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:873
                        rx_current = ((CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback) >> 12)& 0x03;
 a000fee:	8ac52783          	lw	a5,-1876(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:875
                        if ((rx_current & (~rx_previous)) != 0x00000000UL)
 a000ff2:	fff74713          	not	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:873
                        rx_current = ((CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback) >> 12)& 0x03;
 a000ff6:	00c7d79b          	srliw	a5,a5,0xc
 a000ffa:	8b8d                	andi	a5,a5,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:875
                        if ((rx_current & (~rx_previous)) != 0x00000000UL)
 a000ffc:	8f7d                	and	a4,a4,a5
 a000ffe:	cb19                	beqz	a4,a001014 <ddr_state_machine+0xca8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:879
                            answer_count[answer_index]++;
 a001000:	0076f713          	andi	a4,a3,7
 a001004:	070a                	slli	a4,a4,0x2
 a001006:	0100                	addi	s0,sp,128
 a001008:	9722                	add	a4,a4,s0
 a00100a:	fe072803          	lw	a6,-32(a4)
 a00100e:	2805                	addiw	a6,a6,1
 a001010:	ff072023          	sw	a6,-32(a4)
 a001014:	06010813          	addi	a6,sp,96
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:854
                    for (uint32_t i=0U; i<(8U * 100); i++)
 a001018:	4281                	li	t0,0
 a00101a:	4701                	li	a4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:887
                            if (answer_count[j] > max)
 a00101c:	00082383          	lw	t2,0(a6)
 a001020:	0072f563          	bgeu	t0,t2,a00102a <ddr_state_machine+0xcbe>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:889
                                bclk_answer = j;
 a001024:	88ba                	mv	a7,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:887
                            if (answer_count[j] > max)
 a001026:	829e                	mv	t0,t2
 a001028:	4305                	li	t1,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:884
                        for (uint32_t j=0U;j<8U;j++)
 a00102a:	2705                	addiw	a4,a4,1
 a00102c:	0811                	addi	a6,a6,4
 a00102e:	fff717e3          	bne	a4,t6,a00101c <ddr_state_machine+0xcb0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:854
                    for (uint32_t i=0U; i<(8U * 100); i++)
 a001032:	2685                	addiw	a3,a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:873
                        rx_current = ((CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback) >> 12)& 0x03;
 a001034:	0007871b          	sext.w	a4,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:854
                    for (uint32_t i=0U; i<(8U * 100); i++)
 a001038:	f9c695e3          	bne	a3,t3,a000fc2 <ddr_state_machine+0xc56>
 a00103c:	00030663          	beqz	t1,a001048 <ddr_state_machine+0xcdc>
 a001040:	0000b797          	auipc	a5,0xb
 a001044:	0717a023          	sw	a7,96(a5) # a00c0a0 <bclk_answer.14241>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:895
                ddr_training_state = DDR_MANUAL_ADDCMD_TRAINING_SW;
 a001048:	47c9                	li	a5,18
 a00104a:	ce8ff06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:906
                        bclk_phase = ((bclk_answer+bclk_sclk_offset(ddr_type))    & 0x07UL ) << 8U;
 a00104e:	0000b797          	auipc	a5,0xb
 a001052:	05278793          	addi	a5,a5,82 # a00c0a0 <bclk_answer.14241>
 a001056:	4398                	lw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:907
                        bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11U;
 a001058:	6691                	lui	a3,0x4
 a00105a:	80068613          	addi	a2,a3,-2048 # 3800 <HEAP_SIZE+0x1800>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:906
                        bclk_phase = ((bclk_answer+bclk_sclk_offset(ddr_type))    & 0x07UL ) << 8U;
 a00105e:	0057079b          	addiw	a5,a4,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:907
                        bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11U;
 a001062:	271d                	addiw	a4,a4,7
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:906
                        bclk_phase = ((bclk_answer+bclk_sclk_offset(ddr_type))    & 0x07UL ) << 8U;
 a001064:	0087979b          	slliw	a5,a5,0x8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:907
                        bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11U;
 a001068:	00b7171b          	slliw	a4,a4,0xb
 a00106c:	8f71                	and	a4,a4,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:906
                        bclk_phase = ((bclk_answer+bclk_sclk_offset(ddr_type))    & 0x07UL ) << 8U;
 a00106e:	7007f793          	andi	a5,a5,1792
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:908
                        MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase);
 a001072:	8fd9                	or	a5,a5,a4
 a001074:	00006717          	auipc	a4,0x6
 a001078:	0e470713          	addi	a4,a4,228 # a007158 <MSS_SCB_DDR_PLL>
 a00107c:	00073903          	ld	s2,0(a4)
 a001080:	2781                	sext.w	a5,a5
 a001082:	00368713          	addi	a4,a3,3
 a001086:	8f5d                	or	a4,a4,a5
 a001088:	02e92023          	sw	a4,32(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:909
                        MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase);
 a00108c:	0037e793          	ori	a5,a5,3
 a001090:	02f92023          	sw	a5,32(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:918
                    uint32_t ca_drv=CFG_DDR_SGMII_PHY->rpc1_DRV.rpc1_DRV;
 a001094:	00006797          	auipc	a5,0x6
 a001098:	09c78793          	addi	a5,a5,156 # a007130 <CFG_DDR_SGMII_PHY>
 a00109c:	6380                	ld	s0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:910
                        MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase);
 a00109e:	02e92023          	sw	a4,32(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:926
                        CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000001U;
 a0010a2:	6a05                	lui	s4,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:918
                    uint32_t ca_drv=CFG_DDR_SGMII_PHY->rpc1_DRV.rpc1_DRV;
 a0010a4:	30442983          	lw	s3,772(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:919
                    uint32_t ca_vref=(CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS >>12)&0x3F;
 a0010a8:	18442483          	lw	s1,388(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:926
                        CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000001U;
 a0010ac:	9a22                	add	s4,s4,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:918
                    uint32_t ca_drv=CFG_DDR_SGMII_PHY->rpc1_DRV.rpc1_DRV;
 a0010ae:	0009879b          	sext.w	a5,s3
 a0010b2:	e03e                	sd	a5,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:919
                    uint32_t ca_vref=(CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS >>12)&0x3F;
 a0010b4:	00c4d79b          	srliw	a5,s1,0xc
 a0010b8:	c43e                	sw	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:926
                        CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000001U;
 a0010ba:	4785                	li	a5,1
 a0010bc:	86fa2c23          	sw	a5,-1928(s4) # 878 <SIZE_OF_COMMON_HART_MEM-0x788>
 a0010c0:	08000c13          	li	s8,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:925
                        uint32_t transition_a5_min_last = 129U;
 a0010c4:	08100c93          	li	s9,129
 a0010c8:	08000793          	li	a5,128
 a0010cc:	418787bb          	subw	a5,a5,s8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:929
                            CFG_DDR_SGMII_PHY->rpc145.rpc145 = ca_indly;//TEMPORARY
 a0010d0:	64f42223          	sw	a5,1604(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:950
                            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | (0x1<<18);
 a0010d4:	fffc1b37          	lui	s6,0xfffc1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:930
                            CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 a0010d8:	64f42623          	sw	a5,1612(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:950
                            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | (0x1<<18);
 a0010dc:	fffb0793          	addi	a5,s6,-1 # fffffffffffc0fff <__l2_scratchpad_vma_end+0xfffffffff5f8913f>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:930
                            CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 a0010e0:	8de6                	mv	s11,s9
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:931
                            uint32_t break_loop=1;
 a0010e2:	4b85                	li	s7,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:932
                            uint32_t in_window=0;
 a0010e4:	4d01                	li	s10,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:934
                        for (uint32_t vref=5;vref <30;vref++) //begin vref training
 a0010e6:	4a95                	li	s5,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:950
                            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | (0x1<<18);
 a0010e8:	e83e                	sd	a5,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:942
                            if(transition_a5_min_last > 128U)
 a0010ea:	08100793          	li	a5,129
 a0010ee:	00fd9463          	bne	s11,a5,a0010f6 <ddr_state_machine+0xd8a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:944
                                transition_a5_min_last=128U;
 a0010f2:	08000d93          	li	s11,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:947
                            IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 a0010f6:	3e020cb7          	lui	s9,0x3e020
 a0010fa:	000ca023          	sw	zero,0(s9) # 3e020000 <__l2_scratchpad_vma_end+0x33fe8140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:949
                            delay(DELAY_CYCLES_500_NS);
 a0010fe:	12c00513          	li	a0,300
 a001102:	f47fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:950
                            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | (0x1<<18);
 a001106:	18442703          	lw	a4,388(s0)
 a00110a:	67c2                	ld	a5,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:952
                            delay(DELAY_CYCLES_500_NS);
 a00110c:	12c00513          	li	a0,300
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:950
                            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | (0x1<<18);
 a001110:	2701                	sext.w	a4,a4
 a001112:	8f7d                	and	a4,a4,a5
 a001114:	00ca979b          	slliw	a5,s5,0xc
 a001118:	8f5d                	or	a4,a4,a5
 a00111a:	000407b7          	lui	a5,0x40
 a00111e:	8f5d                	or	a4,a4,a5
 a001120:	2701                	sext.w	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:951
                            CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 a001122:	18e42223          	sw	a4,388(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:952
                            delay(DELAY_CYCLES_500_NS);
 a001126:	f23fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:953
                            IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 a00112a:	4785                	li	a5,1
 a00112c:	00fca023          	sw	a5,0(s9)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:954
                            delay(DELAY_CYCLES_500_NS);
 a001130:	12c00513          	li	a0,300
 a001134:	f15fe0ef          	jal	ra,a000048 <delay>
 a001138:	4b51                	li	s6,20
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:937
                            uint32_t transition_a5_min=128;
 a00113a:	08000c93          	li	s9,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:936
                            uint32_t transition_a5_max=0;
 a00113e:	4981                	li	s3,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:968
                                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a001140:	001804b7          	lui	s1,0x180
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:966
                                CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000U;
 a001144:	880a2423          	sw	zero,-1912(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:967
                                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a001148:	880a2823          	sw	zero,-1904(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:968
                                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a00114c:	889a2823          	sw	s1,-1904(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:969
                                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a001150:	880a2823          	sw	zero,-1904(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:972
                                CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x180000U;
 a001154:	889a2423          	sw	s1,-1912(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:973
                                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a001158:	880a2823          	sw	zero,-1904(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:974
                                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a00115c:	889a2823          	sw	s1,-1904(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:975
                                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a001160:	880a2823          	sw	zero,-1904(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:981
                                delay(DELAY_CYCLES_500_NS);
 a001164:	12c00513          	li	a0,300
 a001168:	ee1fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:978
                                rx_a5_last=0xF;
 a00116c:	45bd                	li	a1,15
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:983
                                for (uint32_t i=0; i < (128-ca_indly);i++)
 a00116e:	4701                	li	a4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:979
                                transition_a5=0;
 a001170:	4801                	li	a6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:985
                                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 a001172:	880a2023          	sw	zero,-1920(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:986
                                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 a001176:	889a2023          	sw	s1,-1920(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:987
                                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 a00117a:	880a2023          	sw	zero,-1920(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:988
                                    delay(DELAY_CYCLES_500_NS);
 a00117e:	12c00513          	li	a0,300
 a001182:	f442                	sd	a6,40(sp)
 a001184:	f02e                	sd	a1,32(sp)
 a001186:	ec3a                	sd	a4,24(sp)
 a001188:	ec1fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:989
                                    rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x0300) >> 8;
 a00118c:	8aca2783          	lw	a5,-1876(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:991
                                    if (transition_a5 != 0){
 a001190:	7822                	ld	a6,40(sp)
 a001192:	6762                	ld	a4,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:989
                                    rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x0300) >> 8;
 a001194:	0087d79b          	srliw	a5,a5,0x8
 a001198:	8b8d                	andi	a5,a5,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:991
                                    if (transition_a5 != 0){
 a00119a:	7582                	ld	a1,32(sp)
 a00119c:	02080463          	beqz	a6,a0011c4 <ddr_state_machine+0xe58>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:992
                                       if (((i - transition_a5) > 8) ){ //was 8 ////////////
 a0011a0:	4107053b          	subw	a0,a4,a6
 a0011a4:	46a1                	li	a3,8
 a0011a6:	18a6f563          	bgeu	a3,a0,a001330 <ddr_state_machine+0xfc4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1022
                                    if (transition_a5 > transition_a5_max)
 a0011aa:	87c2                	mv	a5,a6
 a0011ac:	01387363          	bgeu	a6,s3,a0011b2 <ddr_state_machine+0xe46>
 a0011b0:	87ce                	mv	a5,s3
 a0011b2:	0007899b          	sext.w	s3,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1026
                                    if (transition_a5 < transition_a5_min)
 a0011b6:	87c2                	mv	a5,a6
 a0011b8:	010cf363          	bgeu	s9,a6,a0011be <ddr_state_machine+0xe52>
 a0011bc:	87e6                	mv	a5,s9
 a0011be:	00078c9b          	sext.w	s9,a5
 a0011c2:	a829                	j	a0011dc <ddr_state_machine+0xe70>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:999
                                         if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 a0011c4:	fff5c813          	not	a6,a1
 a0011c8:	00f87833          	and	a6,a6,a5
 a0011cc:	16081c63          	bnez	a6,a001344 <ddr_state_machine+0xfd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:989
                                    rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x0300) >> 8;
 a0011d0:	85be                	mv	a1,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:983
                                for (uint32_t i=0; i < (128-ca_indly);i++)
 a0011d2:	2705                	addiw	a4,a4,1
 a0011d4:	f9876fe3          	bltu	a4,s8,a001172 <ddr_state_machine+0xe06>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1020
                                if (transition_a5 !=0)
 a0011d8:	fc0819e3          	bnez	a6,a0011aa <ddr_state_machine+0xe3e>
 a0011dc:	3b7d                	addiw	s6,s6,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:962
                            for (uint32_t j = 0; j<20 ; j++)
 a0011de:	f60b13e3          	bnez	s6,a001144 <ddr_state_machine+0xdd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1034
                            if (transition_a5_min < 10){
 a0011e2:	4725                	li	a4,9
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1033
                            range_a5=transition_a5_max-transition_a5_min;
 a0011e4:	419987bb          	subw	a5,s3,s9
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1034
                            if (transition_a5_min < 10){
 a0011e8:	01976363          	bltu	a4,s9,a0011ee <ddr_state_machine+0xe82>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1035
                                break_loop=0;
 a0011ec:	4b81                	li	s7,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1039
                            if (range_a5 <=5)
 a0011ee:	4715                	li	a4,5
 a0011f0:	14f76f63          	bltu	a4,a5,a00134e <ddr_state_machine+0xfe2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1042
                                if (transition_a5_min > transition_a5_min_last)
 a0011f4:	159dfa63          	bgeu	s11,s9,a001348 <ddr_state_machine+0xfdc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1044
                                    deltat=transition_a5_min-transition_a5_min_last;
 a0011f8:	41bc87bb          	subw	a5,s9,s11
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1050
                                if (deltat <=5)
 a0011fc:	4715                	li	a4,5
 a0011fe:	00f76763          	bltu	a4,a5,a00120c <ddr_state_machine+0xea0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1052
                                    in_window=(in_window<<1)|1;
 a001202:	001d1d1b          	slliw	s10,s10,0x1
 a001206:	001d6d13          	ori	s10,s10,1
 a00120a:	2d01                	sext.w	s10,s10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1073
                                if ((in_window &0x3)==0x3) //ALISTER CHANGE 2/17/2021
 a00120c:	003d7793          	andi	a5,s10,3
 a001210:	470d                	li	a4,3
 a001212:	14e78163          	beq	a5,a4,a001354 <ddr_state_machine+0xfe8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:934
                        for (uint32_t vref=5;vref <30;vref++) //begin vref training
 a001216:	2a85                	addiw	s5,s5,1
 a001218:	47f9                	li	a5,30
 a00121a:	000c8d9b          	sext.w	s11,s9
 a00121e:	ecfa96e3          	bne	s5,a5,a0010ea <ddr_state_machine+0xd7e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:933
                            vref_answer=128;
 a001222:	08000a93          	li	s5,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1083
                            if (break_loop)
 a001226:	000b9763          	bnez	s7,a001234 <ddr_state_machine+0xec8>
 a00122a:	3c6d                	addiw	s8,s8,-5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:927
                        for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 a00122c:	06200793          	li	a5,98
 a001230:	e8fc1ce3          	bne	s8,a5,a0010c8 <ddr_state_machine+0xd5c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1099
                        IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 a001234:	3e0207b7          	lui	a5,0x3e020
 a001238:	0007a023          	sw	zero,0(a5) # 3e020000 <__l2_scratchpad_vma_end+0x33fe8140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1101
                        delay(DELAY_CYCLES_500_NS);
 a00123c:	12c00513          	li	a0,300
 a001240:	e09fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1102
                        if(vref_answer == 128U)
 a001244:	fffc17b7          	lui	a5,0xfffc1
 a001248:	fff78713          	addi	a4,a5,-1 # fffffffffffc0fff <__l2_scratchpad_vma_end+0xfffffffff5f8913f>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1105
                            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12U) | (0x1<<18U);
 a00124c:	18442783          	lw	a5,388(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1102
                        if(vref_answer == 128U)
 a001250:	08000693          	li	a3,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1105
                            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12U) | (0x1<<18U);
 a001254:	2781                	sext.w	a5,a5
 a001256:	8ff9                	and	a5,a5,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1102
                        if(vref_answer == 128U)
 a001258:	10da9063          	bne	s5,a3,a001358 <ddr_state_machine+0xfec>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1105
                            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12U) | (0x1<<18U);
 a00125c:	00050737          	lui	a4,0x50
 a001260:	8fd9                	or	a5,a5,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1113
                        CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 a001262:	18f42223          	sw	a5,388(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1114
                        delay(DELAY_CYCLES_500_NS);
 a001266:	12c00513          	li	a0,300
 a00126a:	ddffe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1115
                        IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 a00126e:	3e020a37          	lui	s4,0x3e020
 a001272:	4a85                	li	s5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1116
                        delay(DELAY_CYCLES_500_MICRO);
 a001274:	00049537          	lui	a0,0x49
 a001278:	3e050513          	addi	a0,a0,992 # 493e0 <HEAP_SIZE+0x473e0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1115
                        IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 a00127c:	015a2023          	sw	s5,0(s4) # 3e020000 <__l2_scratchpad_vma_end+0x33fe8140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1116
                        delay(DELAY_CYCLES_500_MICRO);
 a001280:	dc9fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1132
                        bclk_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x700;
 a001284:	02092783          	lw	a5,32(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1133
                        bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 a001288:	02092683          	lw	a3,32(s2)
 a00128c:	6711                	lui	a4,0x4
 a00128e:	80070613          	addi	a2,a4,-2048 # 3800 <HEAP_SIZE+0x1800>
 a001292:	2681                	sext.w	a3,a3
 a001294:	8ef1                	and	a3,a3,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1132
                        bclk_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x700;
 a001296:	7007f793          	andi	a5,a5,1792
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1134
                        MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a00129a:	8fd5                	or	a5,a5,a3
 a00129c:	077d                	addi	a4,a4,31
 a00129e:	8f5d                	or	a4,a4,a5
 a0012a0:	02e92023          	sw	a4,32(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1135
                        MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refclk_phase);
 a0012a4:	01f7e793          	ori	a5,a5,31
 a0012a8:	02f92023          	sw	a5,32(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1136
                        MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a0012ac:	02e92023          	sw	a4,32(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1137
                        delay(DELAY_CYCLES_500_NS);
 a0012b0:	12c00513          	li	a0,300
 a0012b4:	d95fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1145
                    delay(DELAY_CYCLES_500_NS);
 a0012b8:	12c00513          	li	a0,300
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1144
                    IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 a0012bc:	000a2023          	sw	zero,0(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1145
                    delay(DELAY_CYCLES_500_NS);
 a0012c0:	d89fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1148
                            ( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (ca_vref <<12U) | (0x1<<18U);
 a0012c4:	4722                	lw	a4,8(sp)
 a0012c6:	18442783          	lw	a5,388(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1149
                    delay(DELAY_CYCLES_500_NS);
 a0012ca:	12c00513          	li	a0,300
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1148
                            ( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (ca_vref <<12U) | (0x1<<18U);
 a0012ce:	00c7149b          	slliw	s1,a4,0xc
 a0012d2:	0003f737          	lui	a4,0x3f
 a0012d6:	8cf9                	and	s1,s1,a4
 a0012d8:	fffc1737          	lui	a4,0xfffc1
 a0012dc:	177d                	addi	a4,a4,-1
 a0012de:	2781                	sext.w	a5,a5
 a0012e0:	8ff9                	and	a5,a5,a4
 a0012e2:	8cdd                	or	s1,s1,a5
 a0012e4:	000407b7          	lui	a5,0x40
 a0012e8:	8cdd                	or	s1,s1,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1147
                    CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=\
 a0012ea:	18942223          	sw	s1,388(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1149
                    delay(DELAY_CYCLES_500_NS);
 a0012ee:	d5bfe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1151
                    delay(DELAY_CYCLES_500_NS);
 a0012f2:	12c00513          	li	a0,300
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1150
                    IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 a0012f6:	015a2023          	sw	s5,0(s4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1151
                    delay(DELAY_CYCLES_500_NS);
 a0012fa:	d4ffe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1153
                    CFG_DDR_SGMII_PHY->rpc1_DRV.rpc1_DRV=ca_drv; //return ca_drv to original value
 a0012fe:	6782                	ld	a5,0(sp)
 a001300:	30f42223          	sw	a5,772(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1154
                    ddr_training_state = DDR_TRAINING_IP_SM_START;
 a001304:	47cd                	li	a5,19
 a001306:	0000b717          	auipc	a4,0xb
 a00130a:	daf72323          	sw	a5,-602(a4) # a00c0ac <ddr_training_state.14230>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1157
            if(--timeout == 0U)
 a00130e:	0000b797          	auipc	a5,0xb
 a001312:	dba78793          	addi	a5,a5,-582 # a00c0c8 <timeout.14232>
 a001316:	439c                	lw	a5,0(a5)
 a001318:	fff7841b          	addiw	s0,a5,-1
 a00131c:	0000b717          	auipc	a4,0xb
 a001320:	da872623          	sw	s0,-596(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1159
                ddr_training_state = DDR_TRAINING_FAIL_BCLKSCLK_SW;
 a001324:	03400793          	li	a5,52
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1157
            if(--timeout == 0U)
 a001328:	94040063          	beqz	s0,a000468 <ddr_state_machine+0xfc>
 a00132c:	b92ff06f          	j	a0006be <ddr_state_machine+0x352>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1007
                                         if ((i - transition_a5) == 4)  //was 4 ////////////
 a001330:	4691                	li	a3,4
 a001332:	ead510e3          	bne	a0,a3,a0011d2 <ddr_state_machine+0xe66>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1010
                                             if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 a001336:	fff5c513          	not	a0,a1
 a00133a:	8d7d                	and	a0,a0,a5
 a00133c:	e8051be3          	bnez	a0,a0011d2 <ddr_state_machine+0xe66>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1012
                                                 transition_a5=0; //Continue looking for transition
 a001340:	4801                	li	a6,0
 a001342:	b579                	j	a0011d0 <ddr_state_machine+0xe64>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:999
                                         if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 a001344:	883a                	mv	a6,a4
 a001346:	b571                	j	a0011d2 <ddr_state_machine+0xe66>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1048
                                    deltat=transition_a5_min_last-transition_a5_min;
 a001348:	419d87bb          	subw	a5,s11,s9
 a00134c:	bd45                	j	a0011fc <ddr_state_machine+0xe90>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1057
                                in_window=(in_window<<1)|0;
 a00134e:	001d1d1b          	slliw	s10,s10,0x1
 a001352:	bd6d                	j	a00120c <ddr_state_machine+0xea0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1073
                                if ((in_window &0x3)==0x3) //ALISTER CHANGE 2/17/2021
 a001354:	8cee                	mv	s9,s11
 a001356:	bdc1                	j	a001226 <ddr_state_machine+0xeba>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1110
                            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12) | (0x1<<18U);
 a001358:	00ca9a9b          	slliw	s5,s5,0xc
 a00135c:	0157e7b3          	or	a5,a5,s5
 a001360:	00040737          	lui	a4,0x40
 a001364:	8fd9                	or	a5,a5,a4
 a001366:	2781                	sext.w	a5,a5
 a001368:	bded                	j	a001262 <ddr_state_machine+0xef6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1164
                CFG_DDR_SGMII_PHY->training_skip.training_skip      =\
 a00136a:	00006797          	auipc	a5,0x6
 a00136e:	dc678793          	addi	a5,a5,-570 # a007130 <CFG_DDR_SGMII_PHY>
 a001372:	6398                	ld	a4,0(a5)
 a001374:	6785                	lui	a5,0x1
 a001376:	4689                	li	a3,2
 a001378:	97ba                	add	a5,a5,a4
 a00137a:	80d7a623          	sw	a3,-2036(a5) # 80c <SIZE_OF_COMMON_HART_MEM-0x7f4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1169
                    CFG_DDR_SGMII_PHY->rpc168.rpc168 = 0x0U;
 a00137e:	6a072023          	sw	zero,1696(a4) # 406a0 <HEAP_SIZE+0x3e6a0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1176
                CFG_DDR_SGMII_PHY->training_reset.training_reset    = 0x00000000U;
 a001382:	8007ac23          	sw	zero,-2024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1189
                DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   =\
 a001386:	00006797          	auipc	a5,0x6
 a00138a:	db278793          	addi	a5,a5,-590 # a007138 <DDRCFG>
 a00138e:	639c                	ld	a5,0(a5)
 a001390:	6741                	lui	a4,0x10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1192
                DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   =\
 a001392:	4685                	li	a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1189
                DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   =\
 a001394:	00e78633          	add	a2,a5,a4
 a001398:	04062823          	sw	zero,80(a2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1192
                DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   =\
 a00139c:	ca34                	sw	a3,80(a2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1194
                DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x00000000U;
 a00139e:	6611                	lui	a2,0x4
 a0013a0:	97b2                	add	a5,a5,a2
 a0013a2:	0207ac23          	sw	zero,56(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1197
                timeout = 0xFFFF;
 a0013a6:	177d                	addi	a4,a4,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1195
                DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x00000001U;
 a0013a8:	df94                	sw	a3,56(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1197
                timeout = 0xFFFF;
 a0013aa:	0000b797          	auipc	a5,0xb
 a0013ae:	d0e7af23          	sw	a4,-738(a5) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1198
                ddr_training_state = DDR_TRAINING_IP_SM_START_CHECK;
 a0013b2:	47d1                	li	a5,20
 a0013b4:	97eff06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1208
            if((DDRCFG->DFI.STAT_DFI_INIT_COMPLETE.STAT_DFI_INIT_COMPLETE\
 a0013b8:	00006797          	auipc	a5,0x6
 a0013bc:	d8078793          	addi	a5,a5,-640 # a007138 <DDRCFG>
 a0013c0:	0007ba03          	ld	s4,0(a5)
 a0013c4:	67c1                	lui	a5,0x10
 a0013c6:	97d2                	add	a5,a5,s4
 a0013c8:	0347ab83          	lw	s7,52(a5) # 10034 <HEAP_SIZE+0xe034>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1209
                    & 0x01U) == 0x01U)
 a0013cc:	001bf793          	andi	a5,s7,1
 a0013d0:	e03e                	sd	a5,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1208
            if((DDRCFG->DFI.STAT_DFI_INIT_COMPLETE.STAT_DFI_INIT_COMPLETE\
 a0013d2:	78078163          	beqz	a5,a001b54 <ddr_state_machine+0x17e8>
lpddr4_manual_training():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4904
 * @param refclk_sweep_index
 */
static void lpddr4_manual_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32_t retry_count, uint8_t *refclk_offset)
{
    //ALISTER 7/16/2021
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a0013d6:	6b11                	lui	s6,0x4
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1218
                    lpddr4_manual_training(ddr_type, &refclk_sweep_index, retry_count, &refclk_offset);
 a0013d8:	0000b797          	auipc	a5,0xb
 a0013dc:	ce478793          	addi	a5,a5,-796 # a00c0bc <retry_count.14233>
lpddr4_manual_training():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4904
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a0013e0:	016a04b3          	add	s1,s4,s6
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1218
                    lpddr4_manual_training(ddr_type, &refclk_sweep_index, retry_count, &refclk_offset);
 a0013e4:	439c                	lw	a5,0(a5)
lpddr4_manual_training():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4904
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a0013e6:	4905                	li	s2,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4906
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
    delay(DELAY_CYCLES_5_MICRO);
 a0013e8:	6985                	lui	s3,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4904
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a0013ea:	0324a023          	sw	s2,32(s1) # 180020 <HEAP_SIZE+0x17e020>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4906
    delay(DELAY_CYCLES_5_MICRO);
 a0013ee:	bb898513          	addi	a0,s3,-1096 # bb8 <SIZE_OF_COMMON_HART_MEM-0x448>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4905
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 a0013f2:	0124ae23          	sw	s2,28(s1)
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1218
                    lpddr4_manual_training(ddr_type, &refclk_sweep_index, retry_count, &refclk_offset);
 a0013f6:	e43e                	sd	a5,8(sp)
lpddr4_manual_training():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4906
    delay(DELAY_CYCLES_5_MICRO);
 a0013f8:	c51fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4910
    DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;

    DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  = 1;
    delay(DELAY_CYCLES_250_MICRO); /* requirement 200 uS */
 a0013fc:	00025537          	lui	a0,0x25
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4907
    DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 a001400:	0124aa23          	sw	s2,20(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4909
    DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  = 1;
 a001404:	0124a023          	sw	s2,0(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4910
    delay(DELAY_CYCLES_250_MICRO); /* requirement 200 uS */
 a001408:	9f050513          	addi	a0,a0,-1552 # 249f0 <HEAP_SIZE+0x229f0>
 a00140c:	c3dfe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4912
    DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
    delay(DELAY_CYCLES_2MS); /* require min. 2 ms */
 a001410:	00125537          	lui	a0,0x125
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4911
    DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 a001414:	0004aa23          	sw	zero,20(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4912
    delay(DELAY_CYCLES_2MS); /* require min. 2 ms */
 a001418:	f8050513          	addi	a0,a0,-128 # 124f80 <HEAP_SIZE+0x122f80>
 a00141c:	c2dfe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4914
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
    delay(DELAY_CYCLES_150_MICRO);
 a001420:	6559                	lui	a0,0x16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4913
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 a001422:	0004ae23          	sw	zero,28(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4914
    delay(DELAY_CYCLES_150_MICRO);
 a001426:	f9050513          	addi	a0,a0,-112 # 15f90 <HEAP_SIZE+0x13f90>
 a00142a:	c1ffe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4915
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a00142e:	0324a023          	sw	s2,32(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4918

    DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN=0;
    delay(DELAY_CYCLES_5_MICRO);
 a001432:	bb898513          	addi	a0,s3,-1096
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4917
    DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN=0;
 a001436:	1c04a223          	sw	zero,452(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4918
    delay(DELAY_CYCLES_5_MICRO);
 a00143a:	c0ffe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4921

    /* Assert FORCE_RESET */
    delay(DELAY_CYCLES_5_MICRO);
 a00143e:	bb898513          	addi	a0,s3,-1096
 a001442:	c07fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4922
    uint32_t div0=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F00;
 a001446:	00006797          	auipc	a5,0x6
 a00144a:	d1278793          	addi	a5,a5,-750 # a007158 <MSS_SCB_DDR_PLL>
 a00144e:	0007b983          	ld	s3,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4928
    uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
    uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
    uint32_t div3=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F000000;

    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
    delay(DELAY_CYCLES_50_MICRO);
 a001452:	651d                	lui	a0,0x7
 a001454:	53050513          	addi	a0,a0,1328 # 7530 <HEAP_SIZE+0x5530>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4922
    uint32_t div0=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F00;
 a001458:	0109ad83          	lw	s11,16(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4923
    uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
 a00145c:	0109ad03          	lw	s10,16(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4924
    uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
 a001460:	0149ac83          	lw	s9,20(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4925
    uint32_t div3=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F000000;
 a001464:	0149ac03          	lw	s8,20(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4927
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 a001468:	0124ae23          	sw	s2,28(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4928
    delay(DELAY_CYCLES_50_MICRO);
 a00146c:	bddfe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4922
    uint32_t div0=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F00;
 a001470:	f00b0b13          	addi	s6,s6,-256 # 3f00 <HEAP_SIZE+0x1f00>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4923
    uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
 a001474:	3f0007b7          	lui	a5,0x3f000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4922
    uint32_t div0=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F00;
 a001478:	2d81                	sext.w	s11,s11
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4923
    uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
 a00147a:	2d01                	sext.w	s10,s10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4922
    uint32_t div0=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F00;
 a00147c:	016dfdb3          	and	s11,s11,s6
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4923
    uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
 a001480:	00fd7d33          	and	s10,s10,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4924
    uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
 a001484:	2c81                	sext.w	s9,s9
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4925
    uint32_t div3=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F000000;
 a001486:	2c01                	sext.w	s8,s8
 a001488:	00fc7c33          	and	s8,s8,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4930
    uint32_t mult=2;
    MSS_SCB_DDR_PLL->PLL_DIV_0_1 = (div0 | div1)*mult;
 a00148c:	01aded33          	or	s10,s11,s10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4924
    uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
 a001490:	016cfcb3          	and	s9,s9,s6
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4930
    MSS_SCB_DDR_PLL->PLL_DIV_0_1 = (div0 | div1)*mult;
 a001494:	001d171b          	slliw	a4,s10,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4931
    MSS_SCB_DDR_PLL->PLL_DIV_2_3 = (div2 | div3)*mult;
 a001498:	018ceb33          	or	s6,s9,s8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4930
    MSS_SCB_DDR_PLL->PLL_DIV_0_1 = (div0 | div1)*mult;
 a00149c:	00e9a823          	sw	a4,16(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4931
    MSS_SCB_DDR_PLL->PLL_DIV_2_3 = (div2 | div3)*mult;
 a0014a0:	001b179b          	slliw	a5,s6,0x1
 a0014a4:	00f9aa23          	sw	a5,20(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4932
    while ((CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN & 0x2000000UL) ==0){}
 a0014a8:	00006797          	auipc	a5,0x6
 a0014ac:	c8878793          	addi	a5,a5,-888 # a007130 <CFG_DDR_SGMII_PHY>
 a0014b0:	6384                	ld	s1,0(a5)
 a0014b2:	02000737          	lui	a4,0x2000
 a0014b6:	0844a783          	lw	a5,132(s1)
 a0014ba:	2781                	sext.w	a5,a5
 a0014bc:	8ff9                	and	a5,a5,a4
 a0014be:	08f4a223          	sw	a5,132(s1)
 a0014c2:	dbf5                	beqz	a5,a0014b6 <ddr_state_machine+0x114a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4933
    delay(DELAY_CYCLES_50_MICRO);
 a0014c4:	6c9d                	lui	s9,0x7
 a0014c6:	530c8513          	addi	a0,s9,1328 # 7530 <HEAP_SIZE+0x5530>
 a0014ca:	b7ffe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4934
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN & (~(0x0000003CUL)));
 a0014ce:	0844a783          	lw	a5,132(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4936
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN | ((0x0000003CUL));
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 a0014d2:	6d85                	lui	s11,0x1
 a0014d4:	4725                	li	a4,9
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4934
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN & (~(0x0000003CUL)));
 a0014d6:	2781                	sext.w	a5,a5
 a0014d8:	fc37f793          	andi	a5,a5,-61
 a0014dc:	08f4a223          	sw	a5,132(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4935
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN | ((0x0000003CUL));
 a0014e0:	0844a783          	lw	a5,132(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4942
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
    0x0000003FU ;
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
    0x00000000U;
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
    delay(DELAY_CYCLES_50_MICRO);
 a0014e4:	530c8513          	addi	a0,s9,1328
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4943
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 a0014e8:	6911                	lui	s2,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4935
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN | ((0x0000003CUL));
 a0014ea:	2781                	sext.w	a5,a5
 a0014ec:	03c7e793          	ori	a5,a5,60
 a0014f0:	08f4a223          	sw	a5,132(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4936
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 a0014f4:	01b487b3          	add	a5,s1,s11
 a0014f8:	86e7ac23          	sw	a4,-1928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4937
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 a0014fc:	03f00713          	li	a4,63
 a001500:	8ae7a023          	sw	a4,-1888(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4939
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 a001504:	8a07a023          	sw	zero,-1888(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4941
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 a001508:	4721                	li	a4,8
 a00150a:	86e7ac23          	sw	a4,-1928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4942
    delay(DELAY_CYCLES_50_MICRO);
 a00150e:	b3bfe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4943
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 a001512:	9952                	add	s2,s2,s4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4944
    delay(DELAY_CYCLES_500_MICRO);
 a001514:	00049537          	lui	a0,0x49
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4954
    (void)uprint32(g_debug_uart, \
            "\n\r\n\r pll_phadj_during_init_0_1 ",\
                    MSS_SCB_DDR_PLL->PLL_DIV_0_1);
#endif

    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a001518:	4c05                	li	s8,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4944
    delay(DELAY_CYCLES_500_MICRO);
 a00151a:	3e050513          	addi	a0,a0,992 # 493e0 <HEAP_SIZE+0x473e0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4943
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 a00151e:	00092e23          	sw	zero,28(s2) # 401c <HEAP_SIZE+0x201c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4944
    delay(DELAY_CYCLES_500_MICRO);
 a001522:	b27fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4954
    DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 a001526:	03892023          	sw	s8,32(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4956
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
    delay(DELAY_CYCLES_5_MICRO);
 a00152a:	bb8d8513          	addi	a0,s11,-1096 # bb8 <SIZE_OF_COMMON_HART_MEM-0x448>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4955
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 a00152e:	01892e23          	sw	s8,28(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4956
    delay(DELAY_CYCLES_5_MICRO);
 a001532:	b17fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4960
    DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;

    DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  = 1;
    delay(DELAY_CYCLES_250_MICRO);  /* req. 200uS */
 a001536:	00025537          	lui	a0,0x25
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4957
    DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 a00153a:	01892a23          	sw	s8,20(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4960
    delay(DELAY_CYCLES_250_MICRO);  /* req. 200uS */
 a00153e:	9f050513          	addi	a0,a0,-1552 # 249f0 <HEAP_SIZE+0x229f0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4959
    DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  = 1;
 a001542:	01892023          	sw	s8,0(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4960
    delay(DELAY_CYCLES_250_MICRO);  /* req. 200uS */
 a001546:	b03fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4962
    DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
    delay(DELAY_CYCLES_2MS); /* req. 2MS */
 a00154a:	00125537          	lui	a0,0x125
 a00154e:	f8050513          	addi	a0,a0,-128 # 124f80 <HEAP_SIZE+0x122f80>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4961
    DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 a001552:	00092a23          	sw	zero,20(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4962
    delay(DELAY_CYCLES_2MS); /* req. 2MS */
 a001556:	af3fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4964
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
    delay(DELAY_CYCLES_150_MICRO);
 a00155a:	6559                	lui	a0,0x16
 a00155c:	f9050513          	addi	a0,a0,-112 # 15f90 <HEAP_SIZE+0x13f90>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4963
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 a001560:	00092e23          	sw	zero,28(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4964
    delay(DELAY_CYCLES_150_MICRO);
 a001564:	ae5fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4977
    (void)uprint32(g_debug_uart, "\n\r Writing MR16 ", mode_register_masked_write_x5(16));
    (void)uprint32(g_debug_uart, "\n\r Writing MR17 ", mode_register_masked_write_x5(17));
    (void)uprint32(g_debug_uart, "\n\r Writing MR22 ", mode_register_masked_write_x5(22));
    (void)uprint32(g_debug_uart, "\n\r Writing MR13 ", mode_register_masked_write_x5(13));
#else
    mode_register_masked_write_x5(1);
 a001568:	4505                	li	a0,1
 a00156a:	afbfe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4978
    mode_register_masked_write_x5(2);
 a00156e:	4509                	li	a0,2
 a001570:	af5fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4979
    mode_register_masked_write_x5(3);
 a001574:	450d                	li	a0,3
 a001576:	aeffe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4980
    mode_register_masked_write_x5(4);
 a00157a:	4511                	li	a0,4
 a00157c:	ae9fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4981
    mode_register_masked_write_x5(11);
 a001580:	452d                	li	a0,11
 a001582:	ae3fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4982
    mode_register_masked_write_x5(16);
 a001586:	4541                	li	a0,16
 a001588:	addfe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4983
    mode_register_masked_write_x5(17);
 a00158c:	4545                	li	a0,17
 a00158e:	ad7fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4984
    mode_register_masked_write_x5(22);
 a001592:	4559                	li	a0,22
 a001594:	ad1fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4985
    mode_register_masked_write_x5(13);
 a001598:	4535                	li	a0,13
 a00159a:	acbfe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4989
#endif

    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
    delay(DELAY_CYCLES_50_MICRO);
 a00159e:	530c8513          	addi	a0,s9,1328
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4988
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 a0015a2:	01892e23          	sw	s8,28(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4989
    delay(DELAY_CYCLES_50_MICRO);
 a0015a6:	aa3fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4991
    /* Revert to normal speed after mode reg writes */
    MSS_SCB_DDR_PLL->PLL_DIV_0_1 = div0 | div1;
 a0015aa:	01a9a823          	sw	s10,16(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4992
    MSS_SCB_DDR_PLL->PLL_DIV_2_3 = div2 | div3;
 a0015ae:	0169aa23          	sw	s6,20(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4993
    while ((CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN & 0x2000000) ==0){}
 a0015b2:	02000737          	lui	a4,0x2000
 a0015b6:	0844a783          	lw	a5,132(s1)
 a0015ba:	2781                	sext.w	a5,a5
 a0015bc:	8ff9                	and	a5,a5,a4
 a0015be:	08f4a223          	sw	a5,132(s1)
 a0015c2:	dbf5                	beqz	a5,a0015b6 <ddr_state_machine+0x124a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4994
    delay(DELAY_CYCLES_50_MICRO);
 a0015c4:	6b1d                	lui	s6,0x7
 a0015c6:	530b0513          	addi	a0,s6,1328 # 7530 <HEAP_SIZE+0x5530>
 a0015ca:	a7ffe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4995
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN & (~(0x0000003CUL)));
 a0015ce:	0844a783          	lw	a5,132(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4997
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN | ((0x0000003C));
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 a0015d2:	6905                	lui	s2,0x1
 a0015d4:	9926                	add	s2,s2,s1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4995
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN & (~(0x0000003CUL)));
 a0015d6:	2781                	sext.w	a5,a5
 a0015d8:	fc37f793          	andi	a5,a5,-61
 a0015dc:	08f4a223          	sw	a5,132(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4996
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN | ((0x0000003C));
 a0015e0:	0844a783          	lw	a5,132(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5003
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
    0x0000003FU ;
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
    0x00000000U;
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
    delay(DELAY_CYCLES_50_MICRO);
 a0015e4:	530b0513          	addi	a0,s6,1328
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5013
    { /* vref training begins */
        uint32_t dpc_bits_new;
        uint32_t vref_answer;
        uint32_t transition_a5_min_last = 129U;
        CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000021U;
        CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x00000000U;
 a0015e8:	08000d13          	li	s10,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4996
    CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN | ((0x0000003C));
 a0015ec:	2781                	sext.w	a5,a5
 a0015ee:	03c7e793          	ori	a5,a5,60
 a0015f2:	08f4a223          	sw	a5,132(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4997
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 a0015f6:	47a5                	li	a5,9
 a0015f8:	86f92c23          	sw	a5,-1928(s2) # 878 <SIZE_OF_COMMON_HART_MEM-0x788>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4998
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 a0015fc:	03f00793          	li	a5,63
 a001600:	8af92023          	sw	a5,-1888(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5000
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 a001604:	8a092023          	sw	zero,-1888(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5002
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 a001608:	47a1                	li	a5,8
 a00160a:	86f92c23          	sw	a5,-1928(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5003
    delay(DELAY_CYCLES_50_MICRO);
 a00160e:	a3bfe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5005
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 a001612:	6791                	lui	a5,0x4
 a001614:	97d2                	add	a5,a5,s4
 a001616:	4705                	li	a4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5006
    delay(DELAY_CYCLES_500_MICRO);
 a001618:	00049537          	lui	a0,0x49
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5005
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 a00161c:	cfd8                	sw	a4,28(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5006
    delay(DELAY_CYCLES_500_MICRO);
 a00161e:	3e050513          	addi	a0,a0,992 # 493e0 <HEAP_SIZE+0x473e0>
 a001622:	a27fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5012
        CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000021U;
 a001626:	02100793          	li	a5,33
 a00162a:	86f92c23          	sw	a5,-1928(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5013
        CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x00000000U;
 a00162e:	8c092623          	sw	zero,-1844(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5011
        uint32_t transition_a5_min_last = 129U;
 a001632:	08100d93          	li	s11,129
 a001636:	08000793          	li	a5,128
 a00163a:	41a787bb          	subw	a5,a5,s10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5016
        for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
        {
            CFG_DDR_SGMII_PHY->rpc145.rpc145 = ca_indly;//TEMPORARY
 a00163e:	64f4a223          	sw	a5,1604(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5017
            CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 a001642:	64f4a623          	sw	a5,1612(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5018
            uint32_t break_loop=1;
 a001646:	6782                	ld	a5,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5037
                }

                IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
                //SET VREF HERE
                delay(DELAY_CYCLES_500_NS);
                dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | (0x1<<18);
 a001648:	fffc1c37          	lui	s8,0xfffc1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5017
            CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 a00164c:	8aee                	mv	s5,s11
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5018
            uint32_t break_loop=1;
 a00164e:	e83e                	sd	a5,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5037
                dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | (0x1<<18);
 a001650:	fffc0793          	addi	a5,s8,-1 # fffffffffffc0fff <__l2_scratchpad_vma_end+0xfffffffff5f8913f>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5019
            uint32_t in_window=0;
 a001654:	4c81                	li	s9,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5021
            for (uint32_t vref=5;vref <30;vref++) //begin vref training
 a001656:	4b15                	li	s6,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5037
                dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | (0x1<<18);
 a001658:	ec3e                	sd	a5,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5029
                if(transition_a5_min_last > 128U)
 a00165a:	08100793          	li	a5,129
 a00165e:	00fa9463          	bne	s5,a5,a001666 <ddr_state_machine+0x12fa>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5031
                    transition_a5_min_last=128U;
 a001662:	08000a93          	li	s5,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5034
                IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 a001666:	3e020db7          	lui	s11,0x3e020
 a00166a:	000da023          	sw	zero,0(s11) # 3e020000 <__l2_scratchpad_vma_end+0x33fe8140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5036
                delay(DELAY_CYCLES_500_NS);
 a00166e:	12c00513          	li	a0,300
 a001672:	9d7fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5037
                dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | (0x1<<18);
 a001676:	1844a783          	lw	a5,388(s1)
 a00167a:	66e2                	ld	a3,24(sp)
 a00167c:	00cb171b          	slliw	a4,s6,0xc
 a001680:	2781                	sext.w	a5,a5
 a001682:	8ff5                	and	a5,a5,a3
 a001684:	8f5d                	or	a4,a4,a5
 a001686:	000407b7          	lui	a5,0x40
 a00168a:	8f5d                	or	a4,a4,a5
 a00168c:	2701                	sext.w	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5038
                CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 a00168e:	18e4a223          	sw	a4,388(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5039
                delay(DELAY_CYCLES_500_NS);
 a001692:	12c00513          	li	a0,300
 a001696:	9b3fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5040
                IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 a00169a:	4785                	li	a5,1
 a00169c:	00fda023          	sw	a5,0(s11)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5041
                delay(DELAY_CYCLES_500_NS);
 a0016a0:	12c00513          	li	a0,300
 a0016a4:	9a5fe0ef          	jal	ra,a000048 <delay>
 a0016a8:	8ba2                	mv	s7,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5024
                uint32_t transition_a5_min=128;
 a0016aa:	08000d93          	li	s11,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5023
                uint32_t transition_a5_max=0;
 a0016ae:	4c01                	li	s8,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5050
                {

                    //LOAD INDLY
                    CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000U;
                    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
                    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a0016b0:	00180e37          	lui	t3,0x180
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5048
                    CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000U;
 a0016b4:	88092423          	sw	zero,-1912(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5049
                    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a0016b8:	88092823          	sw	zero,-1904(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5050
                    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a0016bc:	89c92823          	sw	t3,-1904(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5051
                    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a0016c0:	88092823          	sw	zero,-1904(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5054

                    //LOAD OUTDLY
                    CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x180000U;
 a0016c4:	89c92423          	sw	t3,-1912(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5055
                    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a0016c8:	88092823          	sw	zero,-1904(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5056
                    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a0016cc:	89c92823          	sw	t3,-1904(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5057
                    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a0016d0:	88092823          	sw	zero,-1904(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5063

                    // rx_a5_last=0x0;
                    rx_a5_last=0xF;
                    transition_a5=0;
                    deltat=128;
                    delay(DELAY_CYCLES_500_NS);
 a0016d4:	12c00513          	li	a0,300
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5056
                    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a0016d8:	f072                	sd	t3,32(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5063
                    delay(DELAY_CYCLES_500_NS);
 a0016da:	96ffe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5061
                    transition_a5=0;
 a0016de:	7e02                	ld	t3,32(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5060
                    rx_a5_last=0xF;
 a0016e0:	4ebd                	li	t4,15
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5065

                    for (uint32_t i=0; i < (128-ca_indly);i++)
 a0016e2:	4301                	li	t1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5061
                    transition_a5=0;
 a0016e4:	4781                	li	a5,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5067
                    {
                        CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 a0016e6:	88092023          	sw	zero,-1920(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5068
                        CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 a0016ea:	89c92023          	sw	t3,-1920(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5069
                        CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 a0016ee:	88092023          	sw	zero,-1920(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5070
                        delay(DELAY_CYCLES_500_NS);
 a0016f2:	12c00513          	li	a0,300
 a0016f6:	fc3e                	sd	a5,56(sp)
 a0016f8:	f876                	sd	t4,48(sp)
 a0016fa:	f41a                	sd	t1,40(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5068
                        CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 a0016fc:	f072                	sd	t3,32(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5070
                        delay(DELAY_CYCLES_500_NS);
 a0016fe:	94bfe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5071
                        rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x0300) >> 8;
 a001702:	8ac92603          	lw	a2,-1876(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5073

                        if (transition_a5 != 0){
 a001706:	77e2                	ld	a5,56(sp)
 a001708:	7e02                	ld	t3,32(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5071
                        rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x0300) >> 8;
 a00170a:	0086561b          	srliw	a2,a2,0x8
 a00170e:	8a0d                	andi	a2,a2,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5073
                        if (transition_a5 != 0){
 a001710:	7322                	ld	t1,40(sp)
 a001712:	7ec2                	ld	t4,48(sp)
 a001714:	c39d                	beqz	a5,a00173a <ddr_state_machine+0x13ce>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5074
                           if (((i - transition_a5) > 8) ){ //was 8 ////////////
 a001716:	40f3053b          	subw	a0,t1,a5
 a00171a:	4721                	li	a4,8
 a00171c:	44a77e63          	bgeu	a4,a0,a001b78 <ddr_state_machine+0x180c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5098
                                 }
                         }
                    }//delay loop ends here
                    if (transition_a5 !=0)
                    {
                        if (transition_a5 > transition_a5_max)
 a001720:	863e                	mv	a2,a5
 a001722:	0187f363          	bgeu	a5,s8,a001728 <ddr_state_machine+0x13bc>
 a001726:	8662                	mv	a2,s8
 a001728:	00060c1b          	sext.w	s8,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5102
                        {
                            transition_a5_max = transition_a5;
                        }
                        if (transition_a5 < transition_a5_min)
 a00172c:	863e                	mv	a2,a5
 a00172e:	00fdf363          	bgeu	s11,a5,a001734 <ddr_state_machine+0x13c8>
 a001732:	866e                	mv	a2,s11
 a001734:	00060d9b          	sext.w	s11,a2
 a001738:	a819                	j	a00174e <ddr_state_machine+0x13e2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5080
                             if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 a00173a:	fffec793          	not	a5,t4
 a00173e:	8ff1                	and	a5,a5,a2
 a001740:	44079663          	bnez	a5,a001b8c <ddr_state_machine+0x1820>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5071
                        rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x0300) >> 8;
 a001744:	8eb2                	mv	t4,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5065
                    for (uint32_t i=0; i < (128-ca_indly);i++)
 a001746:	2305                	addiw	t1,t1,1
 a001748:	f9a36fe3          	bltu	t1,s10,a0016e6 <ddr_state_machine+0x137a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5096
                    if (transition_a5 !=0)
 a00174c:	fbf1                	bnez	a5,a001720 <ddr_state_machine+0x13b4>
 a00174e:	3bfd                	addiw	s7,s7,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5044
                for (uint32_t j = 0; j<20 ; j++)
 a001750:	f60b92e3          	bnez	s7,a0016b4 <ddr_state_machine+0x1348>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5110
                            transition_a5_min = transition_a5;
                        }
                    }
                }//Sample loop ends here
                range_a5=transition_a5_max-transition_a5_min;
                if (transition_a5_min < 10){
 a001754:	4625                	li	a2,9
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5109
                range_a5=transition_a5_max-transition_a5_min;
 a001756:	41bc07bb          	subw	a5,s8,s11
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5110
                if (transition_a5_min < 10){
 a00175a:	01b66363          	bltu	a2,s11,a001760 <ddr_state_machine+0x13f4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5111
                    break_loop=0;
 a00175e:	e802                	sd	zero,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5113
                }
                if (range_a5 <=5)
 a001760:	4615                	li	a2,5
 a001762:	42f66a63          	bltu	a2,a5,a001b96 <ddr_state_machine+0x182a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5116
                {
                    //(min(transition_a5_min - transition_a5_min_last,transition_a5_min_last-transition_a5_min) <=4))
                    if (transition_a5_min > transition_a5_min_last)
 a001766:	43baf563          	bgeu	s5,s11,a001b90 <ddr_state_machine+0x1824>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5118
                    {
                        deltat=transition_a5_min-transition_a5_min_last;
 a00176a:	415d87bb          	subw	a5,s11,s5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5124
                    }
                    else
                    {
                        deltat=transition_a5_min_last-transition_a5_min;
                    }
                    if (deltat <=5)
 a00176e:	4615                	li	a2,5
 a001770:	00f66863          	bltu	a2,a5,a001780 <ddr_state_machine+0x1414>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5126
                    {
                        in_window=(in_window<<1)|1;
 a001774:	001c969b          	slliw	a3,s9,0x1
 a001778:	0016e693          	ori	a3,a3,1
 a00177c:	00068c9b          	sext.w	s9,a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5147
                (void)uprint32(g_debug_uart,  " in_window:", in_window);
                (void)uprint32(g_debug_uart,  " vref_answer:", vref_answer);
#endif
                if(vref_answer==128)
                {
                    if ((in_window &0x3)==0x3) //ALISTER CHANGE 2/17/2021
 a001780:	003cf793          	andi	a5,s9,3
 a001784:	460d                	li	a2,3
 a001786:	40c78b63          	beq	a5,a2,a001b9c <ddr_state_machine+0x1830>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5021
            for (uint32_t vref=5;vref <30;vref++) //begin vref training
 a00178a:	2b05                	addiw	s6,s6,1
 a00178c:	47f9                	li	a5,30
 a00178e:	000d8a9b          	sext.w	s5,s11
 a001792:	ecfb14e3          	bne	s6,a5,a00165a <ddr_state_machine+0x12ee>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5020
            vref_answer=128;
 a001796:	08000b13          	li	s6,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5157
#endif
                    }
                }
                transition_a5_min_last=transition_a5_min;
            }
            if (break_loop)
 a00179a:	67c2                	ld	a5,16(sp)
 a00179c:	e791                	bnez	a5,a0017a8 <ddr_state_machine+0x143c>
 a00179e:	3d6d                	addiw	s10,s10,-5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5014
        for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 a0017a0:	06200793          	li	a5,98
 a0017a4:	e8fd19e3          	bne	s10,a5,a001636 <ddr_state_machine+0x12ca>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5173
        {
            (void)uprint32(g_debug_uart,  "\n\r CA_VREF training failed! ", vref_answer);

        }
#endif
        IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 a0017a8:	3e0207b7          	lui	a5,0x3e020
 a0017ac:	0007a023          	sw	zero,0(a5) # 3e020000 <__l2_scratchpad_vma_end+0x33fe8140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5175
        /* SET VREF HERE */
        delay(DELAY_CYCLES_500_NS);
 a0017b0:	12c00513          	li	a0,300
 a0017b4:	895fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5176
        if(vref_answer == 128U)
 a0017b8:	fffc17b7          	lui	a5,0xfffc1
 a0017bc:	fff78713          	addi	a4,a5,-1 # fffffffffffc0fff <__l2_scratchpad_vma_end+0xfffffffff5f8913f>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5179
        {
            vref_answer = 0x10U;
            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12U) | (0x1<<18U);
 a0017c0:	1844a783          	lw	a5,388(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5176
        if(vref_answer == 128U)
 a0017c4:	08000693          	li	a3,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5179
            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12U) | (0x1<<18U);
 a0017c8:	2781                	sext.w	a5,a5
 a0017ca:	8ff9                	and	a5,a5,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5176
        if(vref_answer == 128U)
 a0017cc:	3cdb1a63          	bne	s6,a3,a001ba0 <ddr_state_machine+0x1834>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5179
            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12U) | (0x1<<18U);
 a0017d0:	00050737          	lui	a4,0x50
 a0017d4:	8fd9                	or	a5,a5,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5187
        {
            vref_answer = vref_answer;
            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12) | (0x1<<18U);
        }

        CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 a0017d6:	18f4a223          	sw	a5,388(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5188
        delay(DELAY_CYCLES_500_NS);
 a0017da:	12c00513          	li	a0,300
 a0017de:	86bfe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5189
        IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 a0017e2:	3e0207b7          	lui	a5,0x3e020
 a0017e6:	4705                	li	a4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5190
        delay(DELAY_CYCLES_500_MICRO);
 a0017e8:	00049537          	lui	a0,0x49
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5189
        IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 a0017ec:	c398                	sw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5190
        delay(DELAY_CYCLES_500_MICRO);
 a0017ee:	3e050513          	addi	a0,a0,992 # 493e0 <HEAP_SIZE+0x473e0>
 a0017f2:	857fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5200
        /* Begin MANUAL ADDCMD TRAINING */
        uint32_t init_del_offset = 0x8U;
        uint32_t a5_offset_status;
        uint32_t rpc147_offset = 0x1U;
        uint32_t rpc145_offset = 0x0U;
        uint32_t bclk_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x700;
 a0017f6:	0209a903          	lw	s2,32(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5201
        uint32_t bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 a0017fa:	0209a703          	lw	a4,32(s3)
 a0017fe:	6791                	lui	a5,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5205
        uint32_t refclk_phase;

        //ALISTER 1/12/2022 SWEEPING CK OFFSET BEFORE CHANING refclk_offset
        if ((retry_count % 6) == 0){
 a001800:	66a2                	ld	a3,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5201
        uint32_t bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 a001802:	2701                	sext.w	a4,a4
 a001804:	80078793          	addi	a5,a5,-2048 # 3800 <HEAP_SIZE+0x1800>
 a001808:	8ff9                	and	a5,a5,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5205
        if ((retry_count % 6) == 0){
 a00180a:	4719                	li	a4,6
 a00180c:	02e6f73b          	remuw	a4,a3,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5200
        uint32_t bclk_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x700;
 a001810:	70097913          	andi	s2,s2,1792
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5205
        if ((retry_count % 6) == 0){
 a001814:	e321                	bnez	a4,a001854 <ddr_state_machine+0x14e8>
ddr_manual_addcmd_refclk_offset():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4811
    if (*refclk_sweep_index >= REFCLK_OFFSETS[type_array_index][0U])
 a001816:	00006697          	auipc	a3,0x6
 a00181a:	94a6c683          	lbu	a3,-1718(a3) # a007160 <__text_end>
 a00181e:	470d                	li	a4,3
 a001820:	00d77663          	bgeu	a4,a3,a00182c <ddr_state_machine+0x14c0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4813
        *refclk_sweep_index = 0U;
 a001824:	00006717          	auipc	a4,0x6
 a001828:	92070e23          	sb	zero,-1732(a4) # a007160 <__text_end>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4816
    refclk_offset = REFCLK_OFFSETS[type_array_index][*refclk_sweep_index + 1U];
 a00182c:	00006717          	auipc	a4,0x6
 a001830:	93474703          	lbu	a4,-1740(a4) # a007160 <__text_end>
 a001834:	2705                	addiw	a4,a4,1
 a001836:	00004697          	auipc	a3,0x4
 a00183a:	03268693          	addi	a3,a3,50 # a005868 <REFCLK_OFFSETS>
 a00183e:	96ba                	add	a3,a3,a4
 a001840:	0146c683          	lbu	a3,20(a3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:4818
    *refclk_sweep_index = (uint8_t)(*refclk_sweep_index + 1U);
 a001844:	00006617          	auipc	a2,0x6
 a001848:	90e60e23          	sb	a4,-1764(a2) # a007160 <__text_end>
lpddr4_manual_training():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5206
            *refclk_offset = ddr_manual_addcmd_refclk_offset(ddr_type, refclk_sweep_index);
 a00184c:	0000b717          	auipc	a4,0xb
 a001850:	86d706a3          	sb	a3,-1939(a4) # a00c0b9 <refclk_offset.14239>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5400
            if (min_refclk==0x8U)
            {   //If ADDCMD training fails due to extremely low frequency, use PLL to provide offset.
                a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL_LOW_FREQ;
            }
#ifdef MOVE_CK
            if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_ZERO){ //toggles between minimum CA delay and second smallest every 4 retrains.
 a001854:	66a2                	ld	a3,8(sp)
 a001856:	470d                	li	a4,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5251
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a001858:	00f967b3          	or	a5,s2,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5400
            if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_ZERO){ //toggles between minimum CA delay and second smallest every 4 retrains.
 a00185c:	02e6f73b          	remuw	a4,a3,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5251
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a001860:	6b91                	lui	s7,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5219
            CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000023U; //ENABLE DLY Control & PLL Control
 a001862:	6d05                	lui	s10,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5251
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a001864:	e03e                	sd	a5,0(sp)
 a001866:	003b8793          	addi	a5,s7,3 # 4003 <HEAP_SIZE+0x2003>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5400
            if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_ZERO){ //toggles between minimum CA delay and second smallest every 4 retrains.
 a00186a:	4da1                	li	s11,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5219
            CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000023U; //ENABLE DLY Control & PLL Control
 a00186c:	9d26                	add	s10,s10,s1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5251
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a00186e:	e83e                	sd	a5,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5255
                rx_ck_last=0x5U;
 a001870:	4a95                	li	s5,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5400
            if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_ZERO){ //toggles between minimum CA delay and second smallest every 4 retrains.
 a001872:	e43a                	sd	a4,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5214
            CFG_DDR_SGMII_PHY->rpc147.rpc147 = init_del_offset + rpc147_offset;
 a001874:	001d879b          	addiw	a5,s11,1
 a001878:	64f4a623          	sw	a5,1612(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5217
            CFG_DDR_SGMII_PHY->rpc145.rpc145 = init_del_offset + rpc145_offset;
 a00187c:	65b4a223          	sw	s11,1604(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5219
            CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000023U; //ENABLE DLY Control & PLL Control
 a001880:	02300793          	li	a5,35
 a001884:	86fd2c23          	sw	a5,-1928(s10) # 878 <SIZE_OF_COMMON_HART_MEM-0x788>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5229
            uint32_t difference [8]={0};
 a001888:	e082                	sd	zero,64(sp)
 a00188a:	e482                	sd	zero,72(sp)
 a00188c:	e882                	sd	zero,80(sp)
 a00188e:	ec82                	sd	zero,88(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5230
            uint32_t transition_ck_array [8]={0};
 a001890:	f082                	sd	zero,96(sp)
 a001892:	f482                	sd	zero,104(sp)
 a001894:	f882                	sd	zero,112(sp)
 a001896:	fc82                	sd	zero,120(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5233
            uint32_t transition_a5_max = 0U;
 a001898:	4b81                	li	s7,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5230
            uint32_t transition_ck_array [8]={0};
 a00189a:	4c01                	li	s8,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5240
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a00189c:	00180937          	lui	s2,0x180
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5238
                CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000U;
 a0018a0:	880d2423          	sw	zero,-1912(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5239
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a0018a4:	880d2823          	sw	zero,-1904(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5251
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a0018a8:	6702                	ld	a4,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5240
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a0018aa:	892d2823          	sw	s2,-1904(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5250
                refclk_phase = (j % 8U) << 2U;
 a0018ae:	002c179b          	slliw	a5,s8,0x2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5242
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a0018b2:	880d2823          	sw	zero,-1904(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5250
                refclk_phase = (j % 8U) << 2U;
 a0018b6:	8bf1                	andi	a5,a5,28
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5245
                CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x180000U;
 a0018b8:	892d2423          	sw	s2,-1912(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5251
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a0018bc:	8fd9                	or	a5,a5,a4
 a0018be:	6742                	ld	a4,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5246
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a0018c0:	880d2823          	sw	zero,-1904(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5247
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a0018c4:	892d2823          	sw	s2,-1904(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5248
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a0018c8:	880d2823          	sw	zero,-1904(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5251
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a0018cc:	8f5d                	or	a4,a4,a5
 a0018ce:	02e9a023          	sw	a4,32(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5252
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refclk_phase);
 a0018d2:	0037e793          	ori	a5,a5,3
 a0018d6:	02f9a023          	sw	a5,32(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5253
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a0018da:	02e9a023          	sw	a4,32(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5259
                delay(100U);
 a0018de:	06400513          	li	a0,100
 a0018e2:	f66fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5261
                i = 0U;
 a0018e6:	4c81                	li	s9,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5257
                transition_ck=0U;
 a0018e8:	4401                	li	s0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5256
                transition_a5=0U;
 a0018ea:	4b01                	li	s6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5254
                rx_a5_last=0xFU;
 a0018ec:	4e3d                	li	t3,15
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5255
                rx_ck_last=0x5U;
 a0018ee:	4895                	li	a7,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5264
                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 a0018f0:	880d2023          	sw	zero,-1920(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5265
                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 a0018f4:	892d2023          	sw	s2,-1920(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5267
                    delay(DELAY_CYCLES_500_NS);
 a0018f8:	12c00513          	li	a0,300
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5266
                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 a0018fc:	880d2023          	sw	zero,-1920(s10)
 a001900:	f046                	sd	a7,32(sp)
 a001902:	ec72                	sd	t3,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5267
                    delay(DELAY_CYCLES_500_NS);
 a001904:	f44fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5268
                    rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x0300U) >> 8U;
 a001908:	8acd2703          	lw	a4,-1876(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5269
                    rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x000F;
 a00190c:	8acd2503          	lw	a0,-1876(s10)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5271
                    if ((transition_a5 != 0U) && (transition_ck != 0U))
 a001910:	6e62                	ld	t3,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5268
                    rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x0300U) >> 8U;
 a001912:	0087571b          	srliw	a4,a4,0x8
 a001916:	8b0d                	andi	a4,a4,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5269
                    rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x000F;
 a001918:	893d                	andi	a0,a0,15
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5271
                    if ((transition_a5 != 0U) && (transition_ck != 0U))
 a00191a:	7882                	ld	a7,32(sp)
 a00191c:	4e91                	li	t4,4
 a00191e:	4f21                	li	t5,8
 a001920:	280b0c63          	beqz	s6,a001bb8 <ddr_state_machine+0x184c>
 a001924:	380406e3          	beqz	s0,a0024b0 <ddr_state_machine+0x2144>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5273
                       if (((i - transition_a5) > 8U) && ((i - transition_ck) > 8U))
 a001928:	416c87bb          	subw	a5,s9,s6
 a00192c:	4681                	li	a3,0
 a00192e:	00ff7663          	bgeu	t5,a5,a00193a <ddr_state_machine+0x15ce>
 a001932:	408c86bb          	subw	a3,s9,s0
 a001936:	00df36b3          	sltu	a3,t5,a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5287
                         if ( (i - transition_ck ) == 4U)
 a00193a:	408c87bb          	subw	a5,s9,s0
 a00193e:	29d79163          	bne	a5,t4,a001bc0 <ddr_state_machine+0x1854>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5288
                             if (rx_ck != rx_ck_last) //IF rx_ck not stable after 4 increments, set transition detected to 0 (false transition)
 a001942:	01150363          	beq	a0,a7,a001948 <ddr_state_machine+0x15dc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5290
                                 transition_ck = 0U;    //Continue looking for transition
 a001946:	4401                	li	s0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5295
                     if (transition_a5 == 0U) {
 a001948:	87a2                	mv	a5,s0
 a00194a:	8436                	mv	s0,a3
 a00194c:	360b15e3          	bnez	s6,a0024b6 <ddr_state_machine+0x214a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5296
                         if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 a001950:	fffe4b13          	not	s6,t3
 a001954:	00eb7b33          	and	s6,s6,a4
 a001958:	260b1663          	bnez	s6,a001bc4 <ddr_state_machine+0x1858>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5268
                    rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x0300U) >> 8U;
 a00195c:	8e3a                	mv	t3,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5262
                while((!transitions_found) & (i < 128U))
 a00195e:	8805                	andi	s0,s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5342
                   i++;
 a001960:	2c85                	addiw	s9,s9,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5262
                while((!transitions_found) & (i < 128U))
 a001962:	e409                	bnez	s0,a00196c <ddr_state_machine+0x1600>
 a001964:	080cb713          	sltiu	a4,s9,128
 a001968:	24071563          	bnez	a4,a001bb2 <ddr_state_machine+0x1846>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5344
                if(transition_a5 > transition_a5_max)
 a00196c:	256bee63          	bltu	s7,s6,a001bc8 <ddr_state_machine+0x185c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5347
                if ((transition_a5 != 0U) && (transition_ck != 0U) && (j<8U))
 a001970:	000b0c63          	beqz	s6,a001988 <ddr_state_machine+0x161c>
 a001974:	cb91                	beqz	a5,a001988 <ddr_state_machine+0x161c>
 a001976:	471d                	li	a4,7
 a001978:	01876863          	bltu	a4,s8,a001988 <ddr_state_machine+0x161c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5349
                    transition_ck_array[j]=transition_ck;
 a00197c:	002c1713          	slli	a4,s8,0x2
 a001980:	0114                	addi	a3,sp,128
 a001982:	9736                	add	a4,a4,a3
 a001984:	fef72023          	sw	a5,-32(a4)
 a001988:	0c05                	addi	s8,s8,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5235
            for (j = 0U; j<16U ; j++)
 a00198a:	47c1                	li	a5,16
 a00198c:	f0fc1ae3          	bne	s8,a5,a0018a0 <ddr_state_machine+0x1534>
 a001990:	4781                	li	a5,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5365
            for (uint32_t k = 0U;k<8U;k++)
 a001992:	02000513          	li	a0,32
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5367
                if(transition_a5_max >= transition_ck_array[k])
 a001996:	1098                	addi	a4,sp,96
 a001998:	973e                	add	a4,a4,a5
 a00199a:	4314                	lw	a3,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5370
                    difference[k]=0xff;
 a00199c:	0ff00713          	li	a4,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5367
                if(transition_a5_max >= transition_ck_array[k])
 a0019a0:	00dbe463          	bltu	s7,a3,a0019a8 <ddr_state_machine+0x163c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5368
                    difference[k]= transition_a5_max-transition_ck_array[k];
 a0019a4:	40db873b          	subw	a4,s7,a3
 a0019a8:	0094                	addi	a3,sp,64
 a0019aa:	96be                	add	a3,a3,a5
 a0019ac:	c298                	sw	a4,0(a3)
 a0019ae:	0791                	addi	a5,a5,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5365
            for (uint32_t k = 0U;k<8U;k++)
 a0019b0:	fea793e3          	bne	a5,a0,a001996 <ddr_state_machine+0x162a>
 a0019b4:	0098                	addi	a4,sp,64
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5373
            for (uint32_t k = 0U;k<8U;k++)
 a0019b6:	4801                	li	a6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5358
            uint32_t min_refclkp1=0x8U;
 a0019b8:	4ea1                	li	t4,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5357
            uint32_t min_refclk=0x8U;
 a0019ba:	46a1                	li	a3,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5356
            uint32_t min_diffp2=0xFFU;
 a0019bc:	0ff00793          	li	a5,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5355
            uint32_t min_diffp1=0xFFU;
 a0019c0:	0ff00513          	li	a0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5354
            uint32_t min_diff=0xFFU;
 a0019c4:	0ff00e13          	li	t3,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5373
            for (uint32_t k = 0U;k<8U;k++)
 a0019c8:	4f21                	li	t5,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5376
                if (difference[k] < min_diff){
 a0019ca:	00072883          	lw	a7,0(a4)
 a0019ce:	0018031b          	addiw	t1,a6,1
 a0019d2:	00030f9b          	sext.w	t6,t1
 a0019d6:	03c8f363          	bgeu	a7,t3,a0019fc <ddr_state_machine+0x1690>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5379
                    min_refclkp1=(k+1)&0x7UL;
 a0019da:	00737e93          	andi	t4,t1,7
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5382
                    min_diffp1 = difference[min_refclkp1];
 a0019de:	0114                	addi	a3,sp,128
 a0019e0:	002e9793          	slli	a5,t4,0x2
 a0019e4:	97b6                	add	a5,a5,a3
 a0019e6:	fc07a503          	lw	a0,-64(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5380
                    min_refclkp2=(k+2)&0x7UL;
 a0019ea:	0028079b          	addiw	a5,a6,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5383
                    min_diffp2 = difference[min_refclkp2];
 a0019ee:	8b9d                	andi	a5,a5,7
 a0019f0:	078a                	slli	a5,a5,0x2
 a0019f2:	97b6                	add	a5,a5,a3
 a0019f4:	fc07a783          	lw	a5,-64(a5)
 a0019f8:	86c2                	mv	a3,a6
 a0019fa:	8e46                	mv	t3,a7
 a0019fc:	0711                	addi	a4,a4,4
 a0019fe:	887e                	mv	a6,t6
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5373
            for (uint32_t k = 0U;k<8U;k++)
 a001a00:	fdef95e3          	bne	t6,t5,a0019ca <ddr_state_machine+0x165e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5391
            if(min_diff == 0xFFU)
 a001a04:	0ff00813          	li	a6,255
 a001a08:	4705                	li	a4,1
 a001a0a:	010e0463          	beq	t3,a6,a001a12 <ddr_state_machine+0x16a6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5361
            if(transition_a5_max < TRANSITION_A5_THRESHOLD)
 a001a0e:	012bb713          	sltiu	a4,s7,18
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5395
            if (min_refclk==0x8U)
 a001a12:	4821                	li	a6,8
 a001a14:	2701                	sext.w	a4,a4
 a001a16:	01069563          	bne	a3,a6,a001a20 <ddr_state_machine+0x16b4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5397
                a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL_LOW_FREQ;
 a001a1a:	00476713          	ori	a4,a4,4
 a001a1e:	2701                	sext.w	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5400
            if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_ZERO){ //toggles between minimum CA delay and second smallest every 4 retrains.
 a001a20:	6622                	ld	a2,8(sp)
 a001a22:	4805                	li	a6,1
 a001a24:	1b061463          	bne	a2,a6,a001bcc <ddr_state_machine+0x1860>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5404
                //min_diff=second_diff;
                min_diffp1=min_diff;
                //min_refclk=(min_refclk-0x1UL)&&(0x7UL);
                min_refclk=(min_refclk-0x1UL)&(0x7UL);
 a001a28:	fff6879b          	addiw	a5,a3,-1
 a001a2c:	0077f693          	andi	a3,a5,7
 a001a30:	8572                	mv	a0,t3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5424
#ifdef DEBUG_DDR_INIT
                (void)uprint32(g_debug_uart, "\n\r   CK_PUSH = 90 degrees", 0x0UL);
#endif
            }
#endif
            if(a5_offset_status == DDR_ADD_CMD_A5_OFFSET_PASS)
 a001a32:	1a071b63          	bnez	a4,a001be8 <ddr_state_machine+0x187c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5426
            {
                refclk_phase =((*refclk_offset+min_refclk) & 0x7U)<<2U;
 a001a36:	0000a797          	auipc	a5,0xa
 a001a3a:	6837c783          	lbu	a5,1667(a5) # a00c0b9 <refclk_offset.14239>
 a001a3e:	9fb5                	addw	a5,a5,a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5427
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a001a40:	6682                	ld	a3,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5426
                refclk_phase =((*refclk_offset+min_refclk) & 0x7U)<<2U;
 a001a42:	0027979b          	slliw	a5,a5,0x2
 a001a46:	8bf1                	andi	a5,a5,28
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5427
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a001a48:	8fd5                	or	a5,a5,a3
 a001a4a:	6691                	lui	a3,0x4
 a001a4c:	068d                	addi	a3,a3,3
 a001a4e:	8edd                	or	a3,a3,a5
 a001a50:	02d9a023          	sw	a3,32(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5428
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refclk_phase);
 a001a54:	0037e793          	ori	a5,a5,3
 a001a58:	02f9a023          	sw	a5,32(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5431
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
                //LOAD INDLY
                CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000U;
 a001a5c:	6785                	lui	a5,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5429
                MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refclk_phase);
 a001a5e:	02d9a023          	sw	a3,32(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5431
                CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000U;
 a001a62:	97a6                	add	a5,a5,s1
 a001a64:	8807a423          	sw	zero,-1912(a5) # 888 <SIZE_OF_COMMON_HART_MEM-0x778>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5432
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a001a68:	8807a823          	sw	zero,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5433
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a001a6c:	001806b7          	lui	a3,0x180
 a001a70:	88d7a823          	sw	a3,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5434
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a001a74:	8807a823          	sw	zero,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5437

                //LOAD OUTDLY
                CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x180000U;
 a001a78:	88d7a423          	sw	a3,-1912(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5438
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a001a7c:	8807a823          	sw	zero,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5439
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 a001a80:	88d7a823          	sw	a3,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5440
                CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 a001a84:	8807a823          	sw	zero,-1904(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5441
                for (uint32_t m=0U;m < min_diffp1; m++)
 a001a88:	14a71863          	bne	a4,a0,a001bd8 <ddr_state_machine+0x186c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5447
                {
                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
                }
                CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000U;
 a001a8c:	6785                	lui	a5,0x1
 a001a8e:	97a6                	add	a5,a5,s1
 a001a90:	8807a423          	sw	zero,-1912(a5) # 888 <SIZE_OF_COMMON_HART_MEM-0x778>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5448
                CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000000U; //DISABLE DLY Control & PLL Control
 a001a94:	8607ac23          	sw	zero,-1928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5473
                 }
            } /* end of for (j = 0U; j<16U ; j++) */
        }   // while(a5_offset_status != DDR_ADD_CMD_A5_OFFSET_PASS)
    } //END MANUAL ADDCMD TRAINING

    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x0000008U;
 a001a98:	6785                	lui	a5,0x1
 a001a9a:	94be                	add	s1,s1,a5
 a001a9c:	47a1                	li	a5,8
 a001a9e:	86f4ac23          	sw	a5,-1928(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5474
    CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x00000000U;
 a001aa2:	8c04a623          	sw	zero,-1844(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5477

    //POST_INITIALIZATION
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 a001aa6:	4725                	li	a4,9
 a001aa8:	86e4ac23          	sw	a4,-1928(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5478
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x0000003FU ;
 a001aac:	03f00713          	li	a4,63
 a001ab0:	8ae4a023          	sw	a4,-1888(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5479
    CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x00000000U;
 a001ab4:	8a04a023          	sw	zero,-1888(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5480
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 a001ab8:	86f4ac23          	sw	a5,-1928(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5481
    delay(DELAY_CYCLES_500_NS);
 a001abc:	12c00513          	li	a0,300
 a001ac0:	d88fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5482
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 a001ac4:	6411                	lui	s0,0x4
 a001ac6:	9452                	add	s0,s0,s4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5483
    delay(DELAY_CYCLES_500_MICRO);
 a001ac8:	00049537          	lui	a0,0x49
 a001acc:	3e050513          	addi	a0,a0,992 # 493e0 <HEAP_SIZE+0x473e0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5482
    DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 a001ad0:	00042e23          	sw	zero,28(s0) # 401c <HEAP_SIZE+0x201c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5483
    delay(DELAY_CYCLES_500_MICRO);
 a001ad4:	d74fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5496
    (void)uprint32(g_debug_uart, "\n\r Writing MR16 ", mode_register_masked_write_x5(16));
    (void)uprint32(g_debug_uart, "\n\r Writing MR17 ", mode_register_masked_write_x5(17));
    (void)uprint32(g_debug_uart, "\n\r Writing MR22 ", mode_register_masked_write_x5(22));
    (void)uprint32(g_debug_uart, "\n\r Writing MR13 ", mode_register_masked_write_x5(13));
#else
    mode_register_masked_write_x5(1);
 a001ad8:	4505                	li	a0,1
 a001ada:	d8afe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5497
    mode_register_masked_write_x5(2);
 a001ade:	4509                	li	a0,2
 a001ae0:	d84fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5498
    mode_register_masked_write_x5(3);
 a001ae4:	450d                	li	a0,3
 a001ae6:	d7efe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5499
    mode_register_masked_write_x5(4);
 a001aea:	4511                	li	a0,4
 a001aec:	d78fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5500
    mode_register_masked_write_x5(11);
 a001af0:	452d                	li	a0,11
 a001af2:	d72fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5501
    mode_register_masked_write_x5(16);
 a001af6:	4541                	li	a0,16
 a001af8:	d6cfe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5502
    mode_register_masked_write_x5(17);
 a001afc:	4545                	li	a0,17
 a001afe:	d66fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5503
    mode_register_masked_write_x5(22);
 a001b02:	4559                	li	a0,22
 a001b04:	d60fe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5504
    mode_register_masked_write_x5(13);
 a001b08:	4535                	li	a0,13
 a001b0a:	d5afe0ef          	jal	ra,a000064 <mode_register_masked_write_x5>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5507
#endif

    delay(10U);
 a001b0e:	4529                	li	a0,10
 a001b10:	d38fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5509

    DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START = 1U;
 a001b14:	4785                	li	a5,1
 a001b16:	2af42823          	sw	a5,688(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5510
    DDRCFG->MC_BASE2.INIT_AUTOINIT_DISABLE.INIT_AUTOINIT_DISABLE=0x0U;
 a001b1a:	00042823          	sw	zero,16(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5512

    volatile uint32_t timeout = 0U;
 a001b1e:	d082                	sw	zero,96(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5513
    while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0) && (timeout < 0xFFU))
 a001b20:	0fe00493          	li	s1,254
 a001b24:	581c                	lw	a5,48(s0)
 a001b26:	2781                	sext.w	a5,a5
 a001b28:	e789                	bnez	a5,a001b32 <ddr_state_machine+0x17c6>
 a001b2a:	5786                	lw	a5,96(sp)
 a001b2c:	2781                	sext.w	a5,a5
 a001b2e:	0cf4f863          	bgeu	s1,a5,a001bfe <ddr_state_machine+0x1892>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5518
    {
        delay(10U);
        timeout++;
    }
    DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START = 0U;
 a001b32:	6791                	lui	a5,0x4
 a001b34:	9a3e                	add	s4,s4,a5
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1236
                    ddr_training_state = DDR_TRAINING_IP_SM_BCLKSCLK;
 a001b36:	47d5                	li	a5,21
 a001b38:	0000a717          	auipc	a4,0xa
 a001b3c:	56f72a23          	sw	a5,1396(a4) # a00c0ac <ddr_training_state.14230>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1238
                timeout = 0xFFFF;
 a001b40:	67c1                	lui	a5,0x10
lpddr4_manual_training():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5518
    DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START = 0U;
 a001b42:	2a0a2823          	sw	zero,688(s4)
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1238
                timeout = 0xFFFF;
 a001b46:	17fd                	addi	a5,a5,-1
lpddr4_manual_training():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5520

    DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN =\
 a001b48:	1c0a2223          	sw	zero,452(s4)
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1238
                timeout = 0xFFFF;
 a001b4c:	0000a717          	auipc	a4,0xa
 a001b50:	56f72e23          	sw	a5,1404(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1240
            if(--timeout == 0U)
 a001b54:	0000a797          	auipc	a5,0xa
 a001b58:	57478793          	addi	a5,a5,1396 # a00c0c8 <timeout.14232>
 a001b5c:	439c                	lw	a5,0(a5)
 a001b5e:	fff7841b          	addiw	s0,a5,-1
 a001b62:	0000a717          	auipc	a4,0xa
 a001b66:	56872323          	sw	s0,1382(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1242
                ddr_training_state = DDR_TRAINING_FAIL_START_CHECK;
 a001b6a:	03800793          	li	a5,56
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1240
            if(--timeout == 0U)
 a001b6e:	e019                	bnez	s0,a001b74 <ddr_state_machine+0x1808>
 a001b70:	8f9fe06f          	j	a000468 <ddr_state_machine+0xfc>
 a001b74:	b4bfe06f          	j	a0006be <ddr_state_machine+0x352>
lpddr4_manual_training():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5088
                             if ((i - transition_a5) == 4)  //was 4 ////////////
 a001b78:	4711                	li	a4,4
 a001b7a:	bce516e3          	bne	a0,a4,a001746 <ddr_state_machine+0x13da>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5089
                                 if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 a001b7e:	fffec513          	not	a0,t4
 a001b82:	8d71                	and	a0,a0,a2
 a001b84:	bc0511e3          	bnez	a0,a001746 <ddr_state_machine+0x13da>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5091
                                     transition_a5=0; //Continue looking for transition
 a001b88:	4781                	li	a5,0
 a001b8a:	be6d                	j	a001744 <ddr_state_machine+0x13d8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5080
                             if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 a001b8c:	879a                	mv	a5,t1
 a001b8e:	be65                	j	a001746 <ddr_state_machine+0x13da>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5122
                        deltat=transition_a5_min_last-transition_a5_min;
 a001b90:	41ba87bb          	subw	a5,s5,s11
 a001b94:	bee9                	j	a00176e <ddr_state_machine+0x1402>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5131
                    in_window=(in_window<<1)|0;
 a001b96:	001c9c9b          	slliw	s9,s9,0x1
 a001b9a:	b6dd                	j	a001780 <ddr_state_machine+0x1414>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5147
                    if ((in_window &0x3)==0x3) //ALISTER CHANGE 2/17/2021
 a001b9c:	8dd6                	mv	s11,s5
 a001b9e:	bef5                	j	a00179a <ddr_state_machine+0x142e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5184
            dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12) | (0x1<<18U);
 a001ba0:	00cb1b1b          	slliw	s6,s6,0xc
 a001ba4:	0167e7b3          	or	a5,a5,s6
 a001ba8:	00040737          	lui	a4,0x40
 a001bac:	8fd9                	or	a5,a5,a4
 a001bae:	2781                	sext.w	a5,a5
 a001bb0:	b11d                	j	a0017d6 <ddr_state_machine+0x146a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5262
                while((!transitions_found) & (i < 128U))
 a001bb2:	88aa                	mv	a7,a0
 a001bb4:	843e                	mv	s0,a5
 a001bb6:	bb2d                	j	a0018f0 <ddr_state_machine+0x1584>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5280
                    if (transition_ck == 0U) {
 a001bb8:	0e0404e3          	beqz	s0,a0024a0 <ddr_state_machine+0x2134>
 a001bbc:	4681                	li	a3,0
 a001bbe:	bbb5                	j	a00193a <ddr_state_machine+0x15ce>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5287
                         if ( (i - transition_ck ) == 4U)
 a001bc0:	8546                	mv	a0,a7
 a001bc2:	b359                	j	a001948 <ddr_state_machine+0x15dc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5296
                         if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 a001bc4:	8b66                	mv	s6,s9
 a001bc6:	bb61                	j	a00195e <ddr_state_machine+0x15f2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5344
                if(transition_a5 > transition_a5_max)
 a001bc8:	8bda                	mv	s7,s6
 a001bca:	b36d                	j	a001974 <ddr_state_machine+0x1608>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5414
            else if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_TWO){ //toggles between minimum CA delay and second smallest every 4 retrains.
 a001bcc:	6622                	ld	a2,8(sp)
 a001bce:	e60612e3          	bnez	a2,a001a32 <ddr_state_machine+0x16c6>
 a001bd2:	86f6                	mv	a3,t4
 a001bd4:	853e                	mv	a0,a5
 a001bd6:	bdb1                	j	a001a32 <ddr_state_machine+0x16c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5443
                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 a001bd8:	8807a023          	sw	zero,-1920(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5444
                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 a001bdc:	88d7a023          	sw	a3,-1920(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5445
                    CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 a001be0:	8807a023          	sw	zero,-1920(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5441
                for (uint32_t m=0U;m < min_diffp1; m++)
 a001be4:	2705                	addiw	a4,a4,1
 a001be6:	b54d                	j	a001a88 <ddr_state_machine+0x171c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5458
                if(a5_offset_status & DDR_ADD_CMD_A5_OFFSET_FAIL)
 a001be8:	8b05                	andi	a4,a4,1
 a001bea:	c80705e3          	beqz	a4,a001874 <ddr_state_machine+0x1508>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5460
                    if(init_del_offset < 0xFFU )
 a001bee:	0fe00793          	li	a5,254
 a001bf2:	ebb7e3e3          	bltu	a5,s11,a001a98 <ddr_state_machine+0x172c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5462
                        init_del_offset = init_del_offset + (transition_a5_max) + 5U; //if transition_a5 too low, increase indly offset on CK and CA and retrain
 a001bf6:	2d95                	addiw	s11,s11,5
 a001bf8:	017d8dbb          	addw	s11,s11,s7
 a001bfc:	b9a5                	j	a001874 <ddr_state_machine+0x1508>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5515
        delay(10U);
 a001bfe:	4529                	li	a0,10
 a001c00:	c48fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5516
        timeout++;
 a001c04:	5786                	lw	a5,96(sp)
 a001c06:	2785                	addiw	a5,a5,1
 a001c08:	d0be                	sw	a5,96(sp)
 a001c0a:	bf29                	j	a001b24 <ddr_state_machine+0x17b8>
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1246
            if(CFG_DDR_SGMII_PHY->training_status.training_status & BCLK_SCLK_BIT)
 a001c0c:	00005797          	auipc	a5,0x5
 a001c10:	52478793          	addi	a5,a5,1316 # a007130 <CFG_DDR_SGMII_PHY>
 a001c14:	639c                	ld	a5,0(a5)
 a001c16:	6705                	lui	a4,0x1
 a001c18:	97ba                	add	a5,a5,a4
 a001c1a:	8147a783          	lw	a5,-2028(a5)
 a001c1e:	8b85                	andi	a5,a5,1
 a001c20:	cf81                	beqz	a5,a001c38 <ddr_state_machine+0x18cc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1248
                timeout = 0xFFFF;
 a001c22:	67c1                	lui	a5,0x10
 a001c24:	17fd                	addi	a5,a5,-1
 a001c26:	0000a717          	auipc	a4,0xa
 a001c2a:	4af72123          	sw	a5,1186(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1249
                ddr_training_state = DDR_TRAINING_IP_SM_ADDCMD;
 a001c2e:	47d9                	li	a5,22
 a001c30:	0000a717          	auipc	a4,0xa
 a001c34:	46f72e23          	sw	a5,1148(a4) # a00c0ac <ddr_training_state.14230>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1251
            if(--timeout == 0U)
 a001c38:	0000a797          	auipc	a5,0xa
 a001c3c:	49078793          	addi	a5,a5,1168 # a00c0c8 <timeout.14232>
 a001c40:	439c                	lw	a5,0(a5)
 a001c42:	fff7841b          	addiw	s0,a5,-1
 a001c46:	0000a717          	auipc	a4,0xa
 a001c4a:	48872123          	sw	s0,1154(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1253
                ddr_training_state = DDR_TRAINING_FAIL_SM_BCLKSCLK;
 a001c4e:	03300793          	li	a5,51
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1251
            if(--timeout == 0U)
 a001c52:	e019                	bnez	s0,a001c58 <ddr_state_machine+0x18ec>
 a001c54:	815fe06f          	j	a000468 <ddr_state_machine+0xfc>
 a001c58:	a67fe06f          	j	a0006be <ddr_state_machine+0x352>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1261
                ddr_training_state = DDR_TRAINING_IP_SM_WRLVL;
 a001c5c:	47dd                	li	a5,23
 a001c5e:	0000a717          	auipc	a4,0xa
 a001c62:	44f72723          	sw	a5,1102(a4) # a00c0ac <ddr_training_state.14230>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1268
            if(--timeout == 0U)
 a001c66:	001007b7          	lui	a5,0x100
 a001c6a:	17f9                	addi	a5,a5,-2
 a001c6c:	0000a717          	auipc	a4,0xa
 a001c70:	44f72e23          	sw	a5,1116(a4) # a00c0c8 <timeout.14232>
 a001c74:	a4bfe06f          	j	a0006be <ddr_state_machine+0x352>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1293
            else if(CFG_DDR_SGMII_PHY->training_status.training_status & WRLVL_BIT)
 a001c78:	00005797          	auipc	a5,0x5
 a001c7c:	4b878793          	addi	a5,a5,1208 # a007130 <CFG_DDR_SGMII_PHY>
 a001c80:	639c                	ld	a5,0(a5)
 a001c82:	6705                	lui	a4,0x1
 a001c84:	97ba                	add	a5,a5,a4
 a001c86:	8147a783          	lw	a5,-2028(a5)
 a001c8a:	8b91                	andi	a5,a5,4
 a001c8c:	cf89                	beqz	a5,a001ca6 <ddr_state_machine+0x193a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1295
                timeout = 0xFFFFF;
 a001c8e:	001007b7          	lui	a5,0x100
 a001c92:	17fd                	addi	a5,a5,-1
 a001c94:	0000a717          	auipc	a4,0xa
 a001c98:	42f72a23          	sw	a5,1076(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1296
                ddr_training_state = DDR_TRAINING_IP_SM_RDGATE;
 a001c9c:	47e1                	li	a5,24
 a001c9e:	0000a717          	auipc	a4,0xa
 a001ca2:	40f72723          	sw	a5,1038(a4) # a00c0ac <ddr_training_state.14230>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1298
            if(--timeout == 0U)
 a001ca6:	0000a797          	auipc	a5,0xa
 a001caa:	42278793          	addi	a5,a5,1058 # a00c0c8 <timeout.14232>
 a001cae:	439c                	lw	a5,0(a5)
 a001cb0:	fff7841b          	addiw	s0,a5,-1
 a001cb4:	0000a717          	auipc	a4,0xa
 a001cb8:	40872a23          	sw	s0,1044(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1300
                ddr_training_state = DDR_TRAINING_FAIL_SM_WRLVL;
 a001cbc:	03100793          	li	a5,49
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1298
            if(--timeout == 0U)
 a001cc0:	e019                	bnez	s0,a001cc6 <ddr_state_machine+0x195a>
 a001cc2:	fa6fe06f          	j	a000468 <ddr_state_machine+0xfc>
 a001cc6:	9f9fe06f          	j	a0006be <ddr_state_machine+0x352>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1306
            CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS = dpc_bits ;
 a001cca:	00005797          	auipc	a5,0x5
 a001cce:	46678793          	addi	a5,a5,1126 # a007130 <CFG_DDR_SGMII_PHY>
 a001cd2:	0000a717          	auipc	a4,0xa
 a001cd6:	3de70713          	addi	a4,a4,990 # a00c0b0 <dpc_bits.14236>
 a001cda:	639c                	ld	a5,0(a5)
 a001cdc:	4318                	lw	a4,0(a4)
 a001cde:	18e7a223          	sw	a4,388(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1307
            CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 a001ce2:	470d                	li	a4,3
 a001ce4:	38e7a623          	sw	a4,908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1314
            else if(CFG_DDR_SGMII_PHY->training_status.training_status & RDGATE_BIT)
 a001ce8:	6705                	lui	a4,0x1
 a001cea:	97ba                	add	a5,a5,a4
 a001cec:	8147a783          	lw	a5,-2028(a5)
 a001cf0:	8ba1                	andi	a5,a5,8
 a001cf2:	cf81                	beqz	a5,a001d0a <ddr_state_machine+0x199e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1316
                timeout = 0xFFFF;
 a001cf4:	67c1                	lui	a5,0x10
 a001cf6:	17fd                	addi	a5,a5,-1
 a001cf8:	0000a717          	auipc	a4,0xa
 a001cfc:	3cf72823          	sw	a5,976(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1317
                ddr_training_state = DDR_TRAINING_IP_SM_DQ_DQS;
 a001d00:	47e5                	li	a5,25
 a001d02:	0000a717          	auipc	a4,0xa
 a001d06:	3af72523          	sw	a5,938(a4) # a00c0ac <ddr_training_state.14230>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1319
            if(--timeout == 0U)
 a001d0a:	0000a797          	auipc	a5,0xa
 a001d0e:	3be78793          	addi	a5,a5,958 # a00c0c8 <timeout.14232>
 a001d12:	439c                	lw	a5,0(a5)
 a001d14:	fff7841b          	addiw	s0,a5,-1
 a001d18:	0000a717          	auipc	a4,0xa
 a001d1c:	3a872823          	sw	s0,944(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1321
                ddr_training_state = DDR_TRAINING_FAIL_SM_RDGATE;
 a001d20:	03000793          	li	a5,48
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1319
            if(--timeout == 0U)
 a001d24:	e019                	bnez	s0,a001d2a <ddr_state_machine+0x19be>
 a001d26:	f42fe06f          	j	a000468 <ddr_state_machine+0xfc>
 a001d2a:	995fe06f          	j	a0006be <ddr_state_machine+0x352>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1330
            else if(CFG_DDR_SGMII_PHY->training_status.training_status & DQ_DQS_BIT)
 a001d2e:	00005797          	auipc	a5,0x5
 a001d32:	40278793          	addi	a5,a5,1026 # a007130 <CFG_DDR_SGMII_PHY>
 a001d36:	639c                	ld	a5,0(a5)
 a001d38:	6705                	lui	a4,0x1
 a001d3a:	97ba                	add	a5,a5,a4
 a001d3c:	8147a783          	lw	a5,-2028(a5)
 a001d40:	8bc1                	andi	a5,a5,16
 a001d42:	cf81                	beqz	a5,a001d5a <ddr_state_machine+0x19ee>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1332
                timeout = 0xFFFF;
 a001d44:	67c1                	lui	a5,0x10
 a001d46:	17fd                	addi	a5,a5,-1
 a001d48:	0000a717          	auipc	a4,0xa
 a001d4c:	38f72023          	sw	a5,896(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1333
                ddr_training_state = DDR_TRAINING_IP_SM_VERIFY;
 a001d50:	47e9                	li	a5,26
 a001d52:	0000a717          	auipc	a4,0xa
 a001d56:	34f72d23          	sw	a5,858(a4) # a00c0ac <ddr_training_state.14230>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1335
            if(--timeout == 0U)
 a001d5a:	0000a797          	auipc	a5,0xa
 a001d5e:	36e78793          	addi	a5,a5,878 # a00c0c8 <timeout.14232>
 a001d62:	439c                	lw	a5,0(a5)
 a001d64:	fff7841b          	addiw	s0,a5,-1
 a001d68:	0000a717          	auipc	a4,0xa
 a001d6c:	36872023          	sw	s0,864(a4) # a00c0c8 <timeout.14232>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1337
                ddr_training_state = DDR_TRAINING_FAIL_SM_DQ_DQS;
 a001d70:	02f00793          	li	a5,47
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1335
            if(--timeout == 0U)
 a001d74:	e019                	bnez	s0,a001d7a <ddr_state_machine+0x1a0e>
 a001d76:	ef2fe06f          	j	a000468 <ddr_state_machine+0xfc>
 a001d7a:	945fe06f          	j	a0006be <ddr_state_machine+0x352>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1342
            if ((DDRCFG->DFI.STAT_DFI_TRAINING_COMPLETE.STAT_DFI_TRAINING_COMPLETE & 0x01U) == 0x01U)
 a001d7e:	00005797          	auipc	a5,0x5
 a001d82:	3ba78793          	addi	a5,a5,954 # a007138 <DDRCFG>
 a001d86:	639c                	ld	a5,0(a5)
 a001d88:	6741                	lui	a4,0x10
 a001d8a:	97ba                	add	a5,a5,a4
 a001d8c:	0387aa83          	lw	s5,56(a5)
 a001d90:	001afa93          	andi	s5,s5,1
 a001d94:	100a8763          	beqz	s5,a001ea2 <ddr_state_machine+0x1b36>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1348
                 uint32_t lane_sel, t_status = 0U;
 a001d98:	4401                	li	s0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1349
                 for (lane_sel=0U; lane_sel< \
 a001d9a:	4b01                	li	s6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1355
                     CFG_DDR_SGMII_PHY->lane_select.lane_select =\
 a001d9c:	00005997          	auipc	s3,0x5
 a001da0:	39498993          	addi	s3,s3,916 # a007130 <CFG_DDR_SGMII_PHY>
 a001da4:	6a05                	lui	s4,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1418
                     if(CFG_DDR_SGMII_PHY->dq_dqs_err_done.dq_dqs_err_done != 8U)
 a001da6:	4ca1                	li	s9,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1427
                     if(CFG_DDR_SGMII_PHY->dqdqs_status2.dqdqs_status2 < \
 a001da8:	4b91                	li	s7,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1468
                         if(gt_clk_sel == 1)
 a001daa:	4c05                	li	s8,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1480
                         if(gt_clk_sel == 2)
 a001dac:	4d09                	li	s10,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1353
                     delay(10U);
 a001dae:	4529                	li	a0,10
 a001db0:	a98fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1355
                     CFG_DDR_SGMII_PHY->lane_select.lane_select =\
 a001db4:	0009b903          	ld	s2,0(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1357
                     delay(10U);
 a001db8:	4529                	li	a0,10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1355
                     CFG_DDR_SGMII_PHY->lane_select.lane_select =\
 a001dba:	014904b3          	add	s1,s2,s4
 a001dbe:	8164a423          	sw	s6,-2040(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1357
                     delay(10U);
 a001dc2:	a86fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1364
                            ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 a001dc6:	8644a783          	lw	a5,-1948(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1365
                            ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>8U)&0xFFU), \
 a001dca:	8644a783          	lw	a5,-1948(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1366
                            ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>16U)&0xFFU),\
 a001dce:	8644a783          	lw	a5,-1948(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1367
                            ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>24U)&0xFFU),\
 a001dd2:	8644a783          	lw	a5,-1948(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1368
                            ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1)&0xFFU),\
 a001dd6:	8684a783          	lw	a5,-1944(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1369
                            ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>8U)&0xFFU),\
 a001dda:	8684a783          	lw	a5,-1944(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1370
                            ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>16U)&0xFFU),\
 a001dde:	8684a783          	lw	a5,-1944(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1371
                            ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>24U)&0xFFU)};
 a001de2:	8684a783          	lw	a5,-1944(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1415
                             CFG_DDR_SGMII_PHY->gt_err_comb.gt_err_comb;
 a001de6:	81c4a783          	lw	a5,-2020(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1416
                     delay(10U);
 a001dea:	4529                	li	a0,10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1415
                             CFG_DDR_SGMII_PHY->gt_err_comb.gt_err_comb;
 a001dec:	2781                	sext.w	a5,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1414
                     t_status = t_status |\
 a001dee:	8c5d                	or	s0,s0,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1416
                     delay(10U);
 a001df0:	a58fe0ef          	jal	ra,a000048 <delay>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1418
                     if(CFG_DDR_SGMII_PHY->dq_dqs_err_done.dq_dqs_err_done != 8U)
 a001df4:	8344a783          	lw	a5,-1996(s1)
 a001df8:	2781                	sext.w	a5,a5
 a001dfa:	01978563          	beq	a5,s9,a001e04 <ddr_state_machine+0x1a98>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1420
                         t_status = t_status | 0x01U;
 a001dfe:	00146413          	ori	s0,s0,1
 a001e02:	2401                	sext.w	s0,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1427
                     if(CFG_DDR_SGMII_PHY->dqdqs_status2.dqdqs_status2 < \
 a001e04:	014907b3          	add	a5,s2,s4
 a001e08:	8507a783          	lw	a5,-1968(a5)
 a001e0c:	2781                	sext.w	a5,a5
 a001e0e:	00fbe463          	bltu	s7,a5,a001e16 <ddr_state_machine+0x1aaa>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1430
                         t_status = t_status | 0x01U;
 a001e12:	00146413          	ori	s0,s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1452
                     uint32_t temp = 0U, gt_clk_sel = (CFG_DDR_SGMII_PHY->gt_clk_sel.gt_clk_sel & 3U);
 a001e16:	014907b3          	add	a5,s2,s4
 a001e1a:	8207a703          	lw	a4,-2016(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1453
                     if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly)&0xFFU) == 0U) // Gate training tx_dly check: AL
 a001e1e:	8247a683          	lw	a3,-2012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1452
                     uint32_t temp = 0U, gt_clk_sel = (CFG_DDR_SGMII_PHY->gt_clk_sel.gt_clk_sel & 3U);
 a001e22:	4781                	li	a5,0
 a001e24:	8b0d                	andi	a4,a4,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1453
                     if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly)&0xFFU) == 0U) // Gate training tx_dly check: AL
 a001e26:	0ff6f693          	andi	a3,a3,255
 a001e2a:	e689                	bnez	a3,a001e34 <ddr_state_machine+0x1ac8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1455
                         temp++;
 a001e2c:	87d6                	mv	a5,s5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1456
                         if(gt_clk_sel == 0)
 a001e2e:	e319                	bnez	a4,a001e34 <ddr_state_machine+0x1ac8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1458
                             t_status = t_status | 0x01U;
 a001e30:	00146413          	ori	s0,s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1465
                     if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly>>8U)&0xFFU) == 0U)
 a001e34:	014906b3          	add	a3,s2,s4
 a001e38:	8246a683          	lw	a3,-2012(a3) # 17f824 <HEAP_SIZE+0x17d824>
 a001e3c:	0086d69b          	srliw	a3,a3,0x8
 a001e40:	0ff6f693          	andi	a3,a3,255
 a001e44:	e691                	bnez	a3,a001e50 <ddr_state_machine+0x1ae4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1467
                         temp++;
 a001e46:	2785                	addiw	a5,a5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1468
                         if(gt_clk_sel == 1)
 a001e48:	01871463          	bne	a4,s8,a001e50 <ddr_state_machine+0x1ae4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1470
                                 t_status = t_status | 0x01U;
 a001e4c:	00146413          	ori	s0,s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1477
                     if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly>>16U)&0xFFU) == 0U)
 a001e50:	014906b3          	add	a3,s2,s4
 a001e54:	8246a683          	lw	a3,-2012(a3)
 a001e58:	0106d69b          	srliw	a3,a3,0x10
 a001e5c:	0ff6f693          	andi	a3,a3,255
 a001e60:	e691                	bnez	a3,a001e6c <ddr_state_machine+0x1b00>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1479
                         temp++;
 a001e62:	2785                	addiw	a5,a5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1480
                         if(gt_clk_sel == 2)
 a001e64:	01a71463          	bne	a4,s10,a001e6c <ddr_state_machine+0x1b00>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1482
                                 t_status = t_status | 0x01U;
 a001e68:	00146413          	ori	s0,s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1489
                     if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly>>24U)&0xFFU) == 0U)
 a001e6c:	9952                	add	s2,s2,s4
 a001e6e:	82492683          	lw	a3,-2012(s2) # 17f824 <HEAP_SIZE+0x17d824>
 a001e72:	0186d69b          	srliw	a3,a3,0x18
 a001e76:	e699                	bnez	a3,a001e84 <ddr_state_machine+0x1b18>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1492
                         if(gt_clk_sel == 3)
 a001e78:	468d                	li	a3,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1491
                         temp++;
 a001e7a:	2785                	addiw	a5,a5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1492
                         if(gt_clk_sel == 3)
 a001e7c:	00d71463          	bne	a4,a3,a001e84 <ddr_state_machine+0x1b18>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1494
                             t_status = t_status | 0x01U;
 a001e80:	00146413          	ori	s0,s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1501
                     if(temp > 1)
 a001e84:	00fc7463          	bgeu	s8,a5,a001e8c <ddr_state_machine+0x1b20>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1503
                         t_status = t_status | 0x01U;
 a001e88:	00146413          	ori	s0,s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1350
                            LIBERO_SETTING_DATA_LANES_USED; lane_sel++)
 a001e8c:	2b05                	addiw	s6,s6,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1349
                 for (lane_sel=0U; lane_sel< \
 a001e8e:	f37b10e3          	bne	s6,s7,a001dae <ddr_state_machine+0x1a42>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1527
                     ddr_training_state = DDR_TRAINING_SET_FINAL_MODE;
 a001e92:	47ed                	li	a5,27
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1511
                 if(t_status == 0U)
 a001e94:	e019                	bnez	s0,a001e9a <ddr_state_machine+0x1b2e>
 a001e96:	dd2fe06f          	j	a000468 <ddr_state_machine+0xfc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1532
                     ddr_training_state = DDR_TRAINING_FAIL_SM_VERIFY;
 a001e9a:	02e00793          	li	a5,46
 a001e9e:	e94fe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1537
                ddr_training_state = DDR_TRAINING_FAIL_SM2_VERIFY;
 a001ea2:	02d00793          	li	a5,45
 a001ea6:	e8cfe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1546
            CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE =\
 a001eaa:	00005797          	auipc	a5,0x5
 a001eae:	28678793          	addi	a5,a5,646 # a007130 <CFG_DDR_SGMII_PHY>
 a001eb2:	6398                	ld	a4,0(a5)
 a001eb4:	67d5                	lui	a5,0x15
 a001eb6:	a2478793          	addi	a5,a5,-1500 # 14a24 <HEAP_SIZE+0x12a24>
 a001eba:	c35c                	sw	a5,4(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1740
                ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION;
 a001ebc:	47f1                	li	a5,28
 a001ebe:	e74fe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1581
            CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x0000008U;
 a001ec2:	00005797          	auipc	a5,0x5
 a001ec6:	26e78793          	addi	a5,a5,622 # a007130 <CFG_DDR_SGMII_PHY>
 a001eca:	0007b983          	ld	s3,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1582
            if(error == 0U)
 a001ece:	0000a917          	auipc	s2,0xa
 a001ed2:	1e690913          	addi	s2,s2,486 # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1581
            CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x0000008U;
 a001ed6:	6785                	lui	a5,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1582
            if(error == 0U)
 a001ed8:	00092683          	lw	a3,0(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1581
            CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x0000008U;
 a001edc:	97ce                	add	a5,a5,s3
 a001ede:	4721                	li	a4,8
 a001ee0:	86e7ac23          	sw	a4,-1928(a5) # 878 <SIZE_OF_COMMON_HART_MEM-0x788>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1582
            if(error == 0U)
 a001ee4:	1a069863          	bnez	a3,a002094 <ddr_state_machine+0x1d28>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1674
                        CFG_DDR_SGMII_PHY->rpc220.rpc220 = 0xCUL;
 a001ee8:	4731                	li	a4,12
 a001eea:	76e9a823          	sw	a4,1904(s3)
load_dq():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2840
    CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x07U;
 a001eee:	431d                	li	t1,7
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1674
                        CFG_DDR_SGMII_PHY->rpc220.rpc220 = 0xCUL;
 a001ef0:	4701                	li	a4,0
load_dq():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2842
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x21U;
 a001ef2:	02100893          	li	a7,33
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2847
                (0xFFU << (lane * 8U));
 a001ef6:	0ff00813          	li	a6,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2867
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 a001efa:	4621                	li	a2,8
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1675
                        for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++)
 a001efc:	02000593          	li	a1,32
load_dq():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2831
        CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0 = 0U;
 a001f00:	8607ae23          	sw	zero,-1924(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2840
    CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x07U;
 a001f04:	8c67a623          	sw	t1,-1844(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2842
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x21U;
 a001f08:	8717ac23          	sw	a7,-1928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2847
                (0xFFU << (lane * 8U));
 a001f0c:	00e8153b          	sllw	a0,a6,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2846
        CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0 =\
 a001f10:	88a7a623          	sw	a0,-1908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2855
    CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0 = 0U;
 a001f14:	8807a623          	sw	zero,-1908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2858
        CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0 = 0U;
 a001f18:	8807a623          	sw	zero,-1908(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2867
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 a001f1c:	86c7ac23          	sw	a2,-1928(a5)
 a001f20:	2721                	addiw	a4,a4,8
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1675
                        for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++)
 a001f22:	fcb71fe3          	bne	a4,a1,a001f00 <ddr_state_machine+0x1b94>
write_calibration_using_mtc():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3048
    calib_data.write_cal.status_lower = 0U;
 a001f26:	6a45                	lui	s4,0x11
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3068
        CFG_DDR_SGMII_PHY->expert_wrcalib.expert_wrcalib = cal_data;
 a001f28:	6a85                	lui	s5,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3048
    calib_data.write_cal.status_lower = 0U;
 a001f2a:	00029717          	auipc	a4,0x29
 a001f2e:	a4072723          	sw	zero,-1458(a4) # a02a978 <calib_data>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3054
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000008U;
 a001f32:	86c7ac23          	sw	a2,-1928(a5)
 a001f36:	4c81                	li	s9,0
 a001f38:	111a0a1b          	addiw	s4,s4,273
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3068
        CFG_DDR_SGMII_PHY->expert_wrcalib.expert_wrcalib = cal_data;
 a001f3c:	9ace                	add	s5,s5,s3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3077
            uint8_t mask = (uint8_t)(1U<<laneToTest);
 a001f3e:	4b85                	li	s7,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3095
                if((calib_data.write_cal.status_lower & (0x01U<<laneToTest)) \
 a001f40:	00029c17          	auipc	s8,0x29
 a001f44:	a38c0c13          	addi	s8,s8,-1480 # a02a978 <calib_data>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3063
    for (cal_data=0x00000U;cal_data<0xfffffU;cal_data=cal_data+0x11111U)
 a001f48:	4b3d                	li	s6,15
 a001f4a:	034c87bb          	mulw	a5,s9,s4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3068
        CFG_DDR_SGMII_PHY->expert_wrcalib.expert_wrcalib = cal_data;
 a001f4e:	4d05                	li	s10,1
 a001f50:	8afaae23          	sw	a5,-1860(s5) # 8bc <SIZE_OF_COMMON_HART_MEM-0x744>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3077
            uint8_t mask = (uint8_t)(1U<<laneToTest);
 a001f54:	fffd0d9b          	addiw	s11,s10,-1
 a001f58:	01bb9dbb          	sllw	s11,s7,s11
 a001f5c:	0ffdf493          	andi	s1,s11,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3078
            result = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, &result);
 a001f60:	4601                	li	a2,0
 a001f62:	4581                	li	a1,0
 a001f64:	8526                	mv	a0,s1
 a001f66:	b9efe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a001f6a:	0005069b          	sext.w	a3,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3080
            if(result == 0U)
 a001f6e:	14069563          	bnez	a3,a0020b8 <ddr_state_machine+0x1d4c>
MTC_test():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3471
    if((*error & MTC_TIMEOUT_ERROR) == MTC_TIMEOUT_ERROR)
 a001f72:	4601                	li	a2,0
 a001f74:	4589                	li	a1,2
 a001f76:	8526                	mv	a0,s1
 a001f78:	964fe0ef          	jal	ra,a0000dc <MTC_test.isra.0.part.1.constprop.9>
write_calibration_using_mtc():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3083
                result |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, &result);
 a001f7c:	0005069b          	sext.w	a3,a0
MTC_test():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3083
 a001f80:	842a                	mv	s0,a0
write_calibration_using_mtc():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3083
 a001f82:	4601                	li	a2,0
 a001f84:	4581                	li	a1,0
 a001f86:	8526                	mv	a0,s1
 a001f88:	b7cfe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a001f8c:	8c49                	or	s0,s0,a0
 a001f8e:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3084
                result |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, &result);
 a001f92:	86a2                	mv	a3,s0
 a001f94:	4601                	li	a2,0
 a001f96:	4585                	li	a1,1
 a001f98:	8526                	mv	a0,s1
 a001f9a:	b6afe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a001f9e:	8c49                	or	s0,s0,a0
 a001fa0:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3085
                result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL, &result);
 a001fa4:	86a2                	mv	a3,s0
 a001fa6:	4601                	li	a2,0
 a001fa8:	4589                	li	a1,2
 a001faa:	8526                	mv	a0,s1
 a001fac:	b58fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a001fb0:	8c49                	or	s0,s0,a0
 a001fb2:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3086
                result |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL, &result);
 a001fb6:	86a2                	mv	a3,s0
 a001fb8:	4601                	li	a2,0
 a001fba:	458d                	li	a1,3
 a001fbc:	8526                	mv	a0,s1
 a001fbe:	b46fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a001fc2:	8c49                	or	s0,s0,a0
 a001fc4:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3087
                result |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIAL, &result);
 a001fc8:	86a2                	mv	a3,s0
 a001fca:	4601                	li	a2,0
 a001fcc:	4591                	li	a1,4
 a001fce:	8526                	mv	a0,s1
 a001fd0:	b34fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a001fd4:	8c49                	or	s0,s0,a0
 a001fd6:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3088
                result |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &result);
 a001fda:	86a2                	mv	a3,s0
 a001fdc:	4601                	li	a2,0
 a001fde:	4595                	li	a1,5
 a001fe0:	8526                	mv	a0,s1
 a001fe2:	b22fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a001fe6:	8c49                	or	s0,s0,a0
 a001fe8:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3089
                result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQUENTIAL, &result);
 a001fec:	86a2                	mv	a3,s0
 a001fee:	4601                	li	a2,0
 a001ff0:	459d                	li	a1,7
 a001ff2:	8526                	mv	a0,s1
 a001ff4:	b10fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a001ff8:	8c49                	or	s0,s0,a0
 a001ffa:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3090
                result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUENTIAL, &result);
 a001ffe:	86a2                	mv	a3,s0
 a002000:	4601                	li	a2,0
 a002002:	45a1                	li	a1,8
 a002004:	8526                	mv	a0,s1
 a002006:	afefe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a00200a:	8c49                	or	s0,s0,a0
 a00200c:	0ff47413          	andi	s0,s0,255
 a002010:	0004069b          	sext.w	a3,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3093
            if(result == 0U) /* if passed for this lane */
 a002014:	e055                	bnez	s0,a0020b8 <ddr_state_machine+0x1d4c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3095
                if((calib_data.write_cal.status_lower & (0x01U<<laneToTest)) \
 a002016:	000c2783          	lw	a5,0(s8)
 a00201a:	01b7f733          	and	a4,a5,s11
 a00201e:	2701                	sext.w	a4,a4
 a002020:	ef01                	bnez	a4,a002038 <ddr_state_machine+0x1ccc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3098
                    calib_data.write_cal.lower[laneToTest]  = (cal_data & 0xFU);
 a002022:	002d1713          	slli	a4,s10,0x2
 a002026:	9762                	add	a4,a4,s8
 a002028:	01972023          	sw	s9,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3099
                    calib_data.write_cal.status_lower |= (0x01U<<laneToTest);
 a00202c:	01b7edb3          	or	s11,a5,s11
 a002030:	00029797          	auipc	a5,0x29
 a002034:	95b7a423          	sw	s11,-1720(a5) # a02a978 <calib_data>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3112
                    if(((calib_data.write_cal.status_lower) &\
 a002038:	000c2783          	lw	a5,0(s8)
 a00203c:	0017f693          	andi	a3,a5,1
 a002040:	cabd                	beqz	a3,a0020b6 <ddr_state_machine+0x1d4a>
 a002042:	0027f713          	andi	a4,a5,2
 a002046:	cb2d                	beqz	a4,a0020b8 <ddr_state_machine+0x1d4c>
 a002048:	0047f713          	andi	a4,a5,4
 a00204c:	c735                	beqz	a4,a0020b8 <ddr_state_machine+0x1d4c>
 a00204e:	8ba1                	andi	a5,a5,8
 a002050:	c7a5                	beqz	a5,a0020b8 <ddr_state_machine+0x1d4c>
set_write_calib():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2966
                calib_data.write_cal.lane_calib_result | (temp << (shift));
 a002052:	008c2783          	lw	a5,8(s8)
 a002056:	004c2703          	lw	a4,4(s8)
 a00205a:	0047979b          	slliw	a5,a5,0x4
 a00205e:	8fd9                	or	a5,a5,a4
 a002060:	00cc2703          	lw	a4,12(s8)
 a002064:	0087171b          	slliw	a4,a4,0x8
 a002068:	8fd9                	or	a5,a5,a4
 a00206a:	010c2703          	lw	a4,16(s8)
 a00206e:	00c7171b          	slliw	a4,a4,0xc
 a002072:	8fd9                	or	a5,a5,a4
 a002074:	2781                	sext.w	a5,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2967
        shift = (uint8_t)(shift + 0x04U);
 a002076:	00029717          	auipc	a4,0x29
 a00207a:	90f72d23          	sw	a5,-1766(a4) # a02a990 <calib_data+0x18>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2975
    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000008U;
 a00207e:	6705                	lui	a4,0x1
 a002080:	99ba                	add	s3,s3,a4
 a002082:	4721                	li	a4,8
 a002084:	86e9ac23          	sw	a4,-1928(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2982
    CFG_DDR_SGMII_PHY->expert_wrcalib.expert_wrcalib =\
 a002088:	8af9ae23          	sw	a5,-1860(s3)
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1680
                    error = write_calibration_using_mtc(number_of_lanes_to_calibrate);
 a00208c:	0000a797          	auipc	a5,0xa
 a002090:	0207a423          	sw	zero,40(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1697
            if(error == 0U)
 a002094:	00092403          	lw	s0,0(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1703
                ddr_training_state = DDR_SWEEP_CHECK;
 a002098:	47f9                	li	a5,30
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1697
            if(error == 0U)
 a00209a:	e019                	bnez	s0,a0020a0 <ddr_state_machine+0x1d34>
 a00209c:	bccfe06f          	j	a000468 <ddr_state_machine+0xfc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1705
            else if(error == MTC_TIMEOUT_ERROR)
 a0020a0:	4789                	li	a5,2
 a0020a2:	04f41163          	bne	s0,a5,a0020e4 <ddr_state_machine+0x1d78>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1707
                error = 0U;
 a0020a6:	0000a797          	auipc	a5,0xa
 a0020aa:	0007a723          	sw	zero,14(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1768
                ddr_training_state = DDR_TRAINING_FAIL_DDR_SANITY_CHECKS;
 a0020ae:	03a00793          	li	a5,58
 a0020b2:	c80fe06f          	j	a000532 <ddr_state_machine+0x1c6>
write_calibration_using_mtc():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3115
                        result = 1U; /* not finished, still looking */
 a0020b6:	4685                	li	a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3132
            }
 a0020b8:	0d05                	addi	s10,s10,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3070
        for (laneToTest = 0x00U; laneToTest<number_of_lanes_to_calibrate;\
 a0020ba:	4795                	li	a5,5
 a0020bc:	e8fd1ce3          	bne	s10,a5,a001f54 <ddr_state_machine+0x1be8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3135
        if(result == 0U) /* if true, we are good for all lanes, can stop */
 a0020c0:	2c85                	addiw	s9,s9,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3063
    for (cal_data=0x00000U;cal_data<0xfffffU;cal_data=cal_data+0x11111U)
 a0020c2:	e96c94e3          	bne	s9,s6,a001f4a <ddr_state_machine+0x1bde>
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1680
                    error = write_calibration_using_mtc(number_of_lanes_to_calibrate);
 a0020c6:	0000a797          	auipc	a5,0xa
 a0020ca:	fed7a723          	sw	a3,-18(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1692
                    ddr_error_count++;
 a0020ce:	0000a797          	auipc	a5,0xa
 a0020d2:	fd678793          	addi	a5,a5,-42 # a00c0a4 <ddr_error_count>
 a0020d6:	439c                	lw	a5,0(a5)
 a0020d8:	2785                	addiw	a5,a5,1
 a0020da:	0000a717          	auipc	a4,0xa
 a0020de:	fcf72523          	sw	a5,-54(a4) # a00c0a4 <ddr_error_count>
 a0020e2:	bf4d                	j	a002094 <ddr_state_machine+0x1d28>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1712
                error = 0U;
 a0020e4:	0000a797          	auipc	a5,0xa
 a0020e8:	fc07a823          	sw	zero,-48(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1713
                ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION_RETRY;
 a0020ec:	47f5                	li	a5,29
 a0020ee:	c44fe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1721
            memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 a0020f2:	08000613          	li	a2,128
 a0020f6:	4581                	li	a1,0
 a0020f8:	00029517          	auipc	a0,0x29
 a0020fc:	88050513          	addi	a0,a0,-1920 # a02a978 <calib_data>
 a002100:	fdffe097          	auipc	ra,0xfdffe
 a002104:	45e080e7          	jalr	1118(ra) # 800055e <memfill>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1725
            write_latency = DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT;
 a002108:	00005797          	auipc	a5,0x5
 a00210c:	03078793          	addi	a5,a5,48 # a007138 <DDRCFG>
 a002110:	639c                	ld	a5,0(a5)
 a002112:	6741                	lui	a4,0x10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1727
            if (write_latency > DDR_CAL_MAX_LATENCY)
 a002114:	468d                	li	a3,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1725
            write_latency = DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT;
 a002116:	97ba                	add	a5,a5,a4
 a002118:	4798                	lw	a4,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1726
            write_latency++;
 a00211a:	0017061b          	addiw	a2,a4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1727
            if (write_latency > DDR_CAL_MAX_LATENCY)
 a00211e:	00c6f663          	bgeu	a3,a2,a00212a <ddr_state_machine+0x1dbe>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1730
                ddr_training_state = DDR_TRAINING_FAIL_MIN_LATENCY;
 a002122:	03700793          	li	a5,55
 a002126:	c0cfe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1734
                DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT =\
 a00212a:	c790                	sw	a2,8(a5)
 a00212c:	bb41                	j	a001ebc <ddr_state_machine+0x1b50>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1745
            ddr_training_state = DDR_SANITY_CHECKS;
 a00212e:	47fd                	li	a5,31
 a002130:	c02fe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1756
            if(error == 0U)
 a002134:	0000a797          	auipc	a5,0xa
 a002138:	f8078793          	addi	a5,a5,-128 # a00c0b4 <error.14231>
 a00213c:	4380                	lw	s0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1764
                ddr_training_state = DDR_FULL_MTC_CHECK;
 a00213e:	02000793          	li	a5,32
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1762
            if(error == 0U)
 a002142:	e019                	bnez	s0,a002148 <ddr_state_machine+0x1ddc>
 a002144:	b24fe06f          	j	a000468 <ddr_state_machine+0xfc>
 a002148:	b79d                	j	a0020ae <ddr_state_machine+0x1d42>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1785
                error = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, &error);
 a00214a:	0000a797          	auipc	a5,0xa
 a00214e:	f6a78793          	addi	a5,a5,-150 # a00c0b4 <error.14231>
 a002152:	4394                	lw	a3,0(a5)
 a002154:	4601                	li	a2,0
 a002156:	4581                	li	a1,0
 a002158:	453d                	li	a0,15
 a00215a:	9aafe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
MTC_test():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:3471
    if((*error & MTC_TIMEOUT_ERROR) == MTC_TIMEOUT_ERROR)
 a00215e:	4601                	li	a2,0
 a002160:	4589                	li	a1,2
 a002162:	453d                	li	a0,15
 a002164:	f79fd0ef          	jal	ra,a0000dc <MTC_test.isra.0.part.1.constprop.9>
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1790
                error |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, &error);
 a002168:	0005069b          	sext.w	a3,a0
MTC_test():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1790
 a00216c:	842a                	mv	s0,a0
ddr_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1790
 a00216e:	4601                	li	a2,0
 a002170:	4581                	li	a1,0
 a002172:	453d                	li	a0,15
 a002174:	990fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a002178:	8c49                	or	s0,s0,a0
 a00217a:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1791
                error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, &error);
 a00217e:	86a2                	mv	a3,s0
 a002180:	4601                	li	a2,0
 a002182:	4585                	li	a1,1
 a002184:	453d                	li	a0,15
 a002186:	97efe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a00218a:	8c49                	or	s0,s0,a0
 a00218c:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1792
                error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL, &error);
 a002190:	86a2                	mv	a3,s0
 a002192:	4601                	li	a2,0
 a002194:	4589                	li	a1,2
 a002196:	453d                	li	a0,15
 a002198:	96cfe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a00219c:	8c49                	or	s0,s0,a0
 a00219e:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1793
                error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL, &error);
 a0021a2:	86a2                	mv	a3,s0
 a0021a4:	4601                	li	a2,0
 a0021a6:	458d                	li	a1,3
 a0021a8:	453d                	li	a0,15
 a0021aa:	95afe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a0021ae:	8c49                	or	s0,s0,a0
 a0021b0:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1794
                error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIAL, &error);
 a0021b4:	86a2                	mv	a3,s0
 a0021b6:	4601                	li	a2,0
 a0021b8:	4591                	li	a1,4
 a0021ba:	453d                	li	a0,15
 a0021bc:	948fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a0021c0:	8c49                	or	s0,s0,a0
 a0021c2:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1795
                error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &error);
 a0021c6:	86a2                	mv	a3,s0
 a0021c8:	4601                	li	a2,0
 a0021ca:	4595                	li	a1,5
 a0021cc:	453d                	li	a0,15
 a0021ce:	936fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a0021d2:	8c49                	or	s0,s0,a0
 a0021d4:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1796
                error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQUENTIAL, &error);
 a0021d8:	86a2                	mv	a3,s0
 a0021da:	4601                	li	a2,0
 a0021dc:	459d                	li	a1,7
 a0021de:	453d                	li	a0,15
 a0021e0:	924fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a0021e4:	8c49                	or	s0,s0,a0
 a0021e6:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1797
                error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUENTIAL, &error);
 a0021ea:	86a2                	mv	a3,s0
 a0021ec:	4601                	li	a2,0
 a0021ee:	45a1                	li	a1,8
 a0021f0:	453d                	li	a0,15
 a0021f2:	912fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a0021f6:	8c49                	or	s0,s0,a0
 a0021f8:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1800
                error |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_RANDOM, &error);
 a0021fc:	86a2                	mv	a3,s0
 a0021fe:	4605                	li	a2,1
 a002200:	4581                	li	a1,0
 a002202:	453d                	li	a0,15
 a002204:	900fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a002208:	8c49                	or	s0,s0,a0
 a00220a:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1801
                error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_RANDOM, &error);
 a00220e:	86a2                	mv	a3,s0
 a002210:	4605                	li	a2,1
 a002212:	4585                	li	a1,1
 a002214:	453d                	li	a0,15
 a002216:	8eefe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a00221a:	8c49                	or	s0,s0,a0
 a00221c:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1802
                error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_RANDOM, &error);
 a002220:	86a2                	mv	a3,s0
 a002222:	4605                	li	a2,1
 a002224:	4589                	li	a1,2
 a002226:	453d                	li	a0,15
 a002228:	8dcfe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a00222c:	8c49                	or	s0,s0,a0
 a00222e:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1803
                error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_ADD_RANDOM, &error);
 a002232:	86a2                	mv	a3,s0
 a002234:	4605                	li	a2,1
 a002236:	458d                	li	a1,3
 a002238:	453d                	li	a0,15
 a00223a:	8cafe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a00223e:	8c49                	or	s0,s0,a0
 a002240:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1804
                error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_RANDOM, &error);
 a002244:	86a2                	mv	a3,s0
 a002246:	4605                	li	a2,1
 a002248:	4591                	li	a1,4
 a00224a:	453d                	li	a0,15
 a00224c:	8b8fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a002250:	8c49                	or	s0,s0,a0
 a002252:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1805
                error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_RANDOM, &error);
 a002256:	86a2                	mv	a3,s0
 a002258:	4605                	li	a2,1
 a00225a:	4595                	li	a1,5
 a00225c:	453d                	li	a0,15
 a00225e:	8a6fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a002262:	8c49                	or	s0,s0,a0
 a002264:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1806
                error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_RANDOM, &error);
 a002268:	86a2                	mv	a3,s0
 a00226a:	4605                	li	a2,1
 a00226c:	459d                	li	a1,7
 a00226e:	453d                	li	a0,15
 a002270:	894fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a002274:	8c49                	or	s0,s0,a0
 a002276:	0ff47413          	andi	s0,s0,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1807
                error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_RANDOM, &error);
 a00227a:	86a2                	mv	a3,s0
 a00227c:	4605                	li	a2,1
 a00227e:	45a1                	li	a1,8
 a002280:	453d                	li	a0,15
 a002282:	882fe0ef          	jal	ra,a000304 <MTC_test.isra.0.constprop.8>
 a002286:	8d41                	or	a0,a0,s0
 a002288:	0ff57513          	andi	a0,a0,255
 a00228c:	0000a797          	auipc	a5,0xa
 a002290:	e2a7a423          	sw	a0,-472(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1815
                ddr_training_state = DDR_FULL_32BIT_NC_CHECK;
 a002294:	02100793          	li	a5,33
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1810
            if(error == 0U)
 a002298:	e119                	bnez	a0,a00229e <ddr_state_machine+0x1f32>
 a00229a:	a98fe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1822
                ddr_training_state = DDR_TRAINING_FAIL;
 a00229e:	4785                	li	a5,1
 a0022a0:	a92fe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1833
                error = ddr_read_write_fn((uint64_t*)LIBERO_SETTING_DDR_32_NON_CACHE,\
 a0022a4:	450d                	li	a0,3
 a0022a6:	03f00613          	li	a2,63
 a0022aa:	000205b7          	lui	a1,0x20
 a0022ae:	057a                	slli	a0,a0,0x1e
 a0022b0:	4e2000ef          	jal	ra,a002792 <ddr_read_write_fn>
 a0022b4:	0005041b          	sext.w	s0,a0
 a0022b8:	0000a797          	auipc	a5,0xa
 a0022bc:	de87ae23          	sw	s0,-516(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1846
                ddr_training_state = DDR_FULL_32BIT_CACHE_CHECK;
 a0022c0:	02200793          	li	a5,34
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1844
            if(error == 0U)
 a0022c4:	e019                	bnez	s0,a0022ca <ddr_state_machine+0x1f5e>
 a0022c6:	9a2fe06f          	j	a000468 <ddr_state_machine+0xfc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1850
                ddr_training_state = DDR_TRAINING_FAIL_FULL_32BIT_NC_CHECK;
 a0022ca:	03500793          	li	a5,53
 a0022ce:	a64fe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1859
            if(error == 0U)
 a0022d2:	0000a797          	auipc	a5,0xa
 a0022d6:	de278793          	addi	a5,a5,-542 # a00c0b4 <error.14231>
 a0022da:	4380                	lw	s0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1864
                ddr_training_state = DDR_LOAD_PATTERN_TO_CACHE;
 a0022dc:	02300793          	li	a5,35
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1859
            if(error == 0U)
 a0022e0:	e019                	bnez	s0,a0022e6 <ddr_state_machine+0x1f7a>
 a0022e2:	986fe06f          	j	a000468 <ddr_state_machine+0xfc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1869
                ddr_training_state = DDR_TRAINING_FAIL_32BIT_CACHE_CHECK;
 a0022e6:	03600793          	li	a5,54
 a0022ea:	a48fe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1873
            load_ddr_pattern(LIBERO_SETTING_DDR_32_CACHE, SIZE_OF_PATTERN_TEST*2, SIZE_OF_PATTERN_OFFSET);
 a0022ee:	4505                	li	a0,1
 a0022f0:	4631                	li	a2,12
 a0022f2:	040005b7          	lui	a1,0x4000
 a0022f6:	057e                	slli	a0,a0,0x1f
 a0022f8:	532000ef          	jal	ra,a00282a <load_ddr_pattern>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1874
            if(error == 0U)
 a0022fc:	0000a797          	auipc	a5,0xa
 a002300:	db878793          	addi	a5,a5,-584 # a00c0b4 <error.14231>
 a002304:	4380                	lw	s0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1876
                ddr_training_state = DDR_VERIFY_PATTERN_IN_CACHE;
 a002306:	02400793          	li	a5,36
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1874
            if(error == 0U)
 a00230a:	e019                	bnez	s0,a002310 <ddr_state_machine+0x1fa4>
 a00230c:	95cfe06f          	j	a000468 <ddr_state_machine+0xfc>
 a002310:	b779                	j	a00229e <ddr_state_machine+0x1f32>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1884
            error = test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 a002312:	020005b7          	lui	a1,0x2000
 a002316:	4505                	li	a0,1
 a002318:	602000ef          	jal	ra,a00291a <test_ddr>
 a00231c:	0000a797          	auipc	a5,0xa
 a002320:	d8a7ac23          	sw	a0,-616(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1886
            error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 a002324:	020005b7          	lui	a1,0x2000
 a002328:	4505                	li	a0,1
 a00232a:	5f0000ef          	jal	ra,a00291a <test_ddr>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1884
            error = test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 a00232e:	0000a417          	auipc	s0,0xa
 a002332:	d8640413          	addi	s0,s0,-634 # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1886
            error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 a002336:	401c                	lw	a5,0(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1887
            error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 a002338:	020005b7          	lui	a1,0x2000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1886
            error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 a00233c:	8d5d                	or	a0,a0,a5
 a00233e:	0000a797          	auipc	a5,0xa
 a002342:	d6a7ab23          	sw	a0,-650(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1887
            error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 a002346:	4505                	li	a0,1
 a002348:	5d2000ef          	jal	ra,a00291a <test_ddr>
 a00234c:	4000                	lw	s0,0(s0)
 a00234e:	8c49                	or	s0,s0,a0
 a002350:	2401                	sext.w	s0,s0
 a002352:	0000a797          	auipc	a5,0xa
 a002356:	d687a123          	sw	s0,-670(a5) # a00c0b4 <error.14231>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1899
                ddr_training_state = DDR_FULL_32BIT_WRC_CHECK;
 a00235a:	02500793          	li	a5,37
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1889
            if(error == 0U)
 a00235e:	e019                	bnez	s0,a002364 <ddr_state_machine+0x1ff8>
 a002360:	908fe06f          	j	a000468 <ddr_state_machine+0xfc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1913
                if(num_rpc_166_retires < NUM_RPC_166_VALUES)
 a002364:	0000a797          	auipc	a5,0xa
 a002368:	d547c783          	lbu	a5,-684(a5) # a00c0b8 <num_rpc_166_retires.14238>
 a00236c:	4685                	li	a3,1
 a00236e:	0000a717          	auipc	a4,0xa
 a002372:	d5670713          	addi	a4,a4,-682 # a00c0c4 <rpc_166_fifo_offset>
 a002376:	06f6e163          	bltu	a3,a5,a0023d8 <ddr_state_machine+0x206c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1915
                    num_rpc_166_retires++;
 a00237a:	2785                	addiw	a5,a5,1
 a00237c:	0000a697          	auipc	a3,0xa
 a002380:	d2f68e23          	sb	a5,-708(a3) # a00c0b8 <num_rpc_166_retires.14238>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1916
                    rpc_166_fifo_offset++;
 a002384:	431c                	lw	a5,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1917
                    if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
 a002386:	4691                	li	a3,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1916
                    rpc_166_fifo_offset++;
 a002388:	0017861b          	addiw	a2,a5,1
 a00238c:	87b2                	mv	a5,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1917
                    if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
 a00238e:	04c6e363          	bltu	a3,a2,a0023d4 <ddr_state_machine+0x2068>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1919
                        rpc_166_fifo_offset = MIN_RPC_166_VALUE;
 a002392:	0000a697          	auipc	a3,0xa
 a002396:	d2f6a923          	sw	a5,-718(a3) # a00c0c4 <rpc_166_fifo_offset>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1929
                CFG_DDR_SGMII_PHY->rpc166.rpc166 = rpc_166_fifo_offset;
 a00239a:	00005797          	auipc	a5,0x5
 a00239e:	d9678793          	addi	a5,a5,-618 # a007130 <CFG_DDR_SGMII_PHY>
 a0023a2:	639c                	ld	a5,0(a5)
 a0023a4:	4318                	lw	a4,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1939
                delay(DELAY_CYCLES_50_MICRO);
 a0023a6:	651d                	lui	a0,0x7
 a0023a8:	53050513          	addi	a0,a0,1328 # 7530 <HEAP_SIZE+0x5530>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1929
                CFG_DDR_SGMII_PHY->rpc166.rpc166 = rpc_166_fifo_offset;
 a0023ac:	68e7ac23          	sw	a4,1688(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1933
                CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x1U;
 a0023b0:	6705                	lui	a4,0x1
 a0023b2:	97ba                	add	a5,a5,a4
 a0023b4:	4705                	li	a4,1
 a0023b6:	86e7ac23          	sw	a4,-1928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1934
                CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 a0023ba:	03e00713          	li	a4,62
 a0023be:	8ae7a023          	sw	a4,-1888(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1936
                CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 a0023c2:	8a07a023          	sw	zero,-1888(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1938
                CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 a0023c6:	4721                	li	a4,8
 a0023c8:	86e7ac23          	sw	a4,-1928(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1939
                delay(DELAY_CYCLES_50_MICRO);
 a0023cc:	c7dfd0ef          	jal	ra,a000048 <delay>
 a0023d0:	aeefe06f          	j	a0006be <ddr_state_machine+0x352>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1919
                        rpc_166_fifo_offset = MIN_RPC_166_VALUE;
 a0023d4:	4789                	li	a5,2
 a0023d6:	bf75                	j	a002392 <ddr_state_machine+0x2026>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1925
                    num_rpc_166_retires = 0U;
 a0023d8:	0000a797          	auipc	a5,0xa
 a0023dc:	ce078023          	sb	zero,-800(a5) # a00c0b8 <num_rpc_166_retires.14238>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1926
                    rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
 a0023e0:	4789                	li	a5,2
 a0023e2:	0000a617          	auipc	a2,0xa
 a0023e6:	cef62123          	sw	a5,-798(a2) # a00c0c4 <rpc_166_fifo_offset>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1927
                    ddr_training_state = DDR_TRAINING_FAIL;
 a0023ea:	0000a797          	auipc	a5,0xa
 a0023ee:	ccd7a123          	sw	a3,-830(a5) # a00c0ac <ddr_training_state.14230>
 a0023f2:	b765                	j	a00239a <ddr_state_machine+0x202e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1966
            if(error == 0U)
 a0023f4:	0000a797          	auipc	a5,0xa
 a0023f8:	cc078793          	addi	a5,a5,-832 # a00c0b4 <error.14231>
 a0023fc:	4380                	lw	s0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1968
                ddr_training_state = DDR_FULL_64BIT_NC_CHECK;
 a0023fe:	02600793          	li	a5,38
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1966
            if(error == 0U)
 a002402:	e019                	bnez	s0,a002408 <ddr_state_machine+0x209c>
 a002404:	864fe06f          	j	a000468 <ddr_state_machine+0xfc>
 a002408:	bd59                	j	a00229e <ddr_state_machine+0x1f32>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1976
            if(error == 0U)
 a00240a:	0000a797          	auipc	a5,0xa
 a00240e:	caa78793          	addi	a5,a5,-854 # a00c0b4 <error.14231>
 a002412:	4380                	lw	s0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1978
                ddr_training_state = DDR_FULL_64BIT_CACHE_CHECK;
 a002414:	02700793          	li	a5,39
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1976
            if(error == 0U)
 a002418:	e019                	bnez	s0,a00241e <ddr_state_machine+0x20b2>
 a00241a:	84efe06f          	j	a000468 <ddr_state_machine+0xfc>
 a00241e:	b541                	j	a00229e <ddr_state_machine+0x1f32>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1986
            if(error == 0U)
 a002420:	0000a797          	auipc	a5,0xa
 a002424:	c9478793          	addi	a5,a5,-876 # a00c0b4 <error.14231>
 a002428:	4380                	lw	s0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1988
                ddr_training_state = DDR_FULL_64BIT_WRC_CHECK;
 a00242a:	02800793          	li	a5,40
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1986
            if(error == 0U)
 a00242e:	e019                	bnez	s0,a002434 <ddr_state_machine+0x20c8>
 a002430:	838fe06f          	j	a000468 <ddr_state_machine+0xfc>
 a002434:	b5ad                	j	a00229e <ddr_state_machine+0x1f32>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1996
            if(error == 0U)
 a002436:	0000a797          	auipc	a5,0xa
 a00243a:	c7e78793          	addi	a5,a5,-898 # a00c0b4 <error.14231>
 a00243e:	4380                	lw	s0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1998
                ddr_training_state = DDR_TRAINING_VREFDQ_CALIB;
 a002440:	02900793          	li	a5,41
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:1996
            if(error == 0U)
 a002444:	e019                	bnez	s0,a00244a <ddr_state_machine+0x20de>
 a002446:	822fe06f          	j	a000468 <ddr_state_machine+0xfc>
 a00244a:	bd91                	j	a00229e <ddr_state_machine+0x1f32>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2018
            ddr_training_state = DDR_TRAINING_FPGA_VREFDQ_CALIB;
 a00244c:	02a00793          	li	a5,42
 a002450:	8e2fe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2032
            ddr_training_state = DDR_TRAINING_FINISH_CHECK;
 a002454:	02b00793          	li	a5,43
 a002458:	8dafe06f          	j	a000532 <ddr_state_machine+0x1c6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2039
            ddr_diag.train_time = (uint64_t)(rdcycle() - training_start_cycle) / (LIBERO_SETTING_MSS_COREPLEX_CPU_CLK/1000);
 a00245c:	c00027f3          	rdcycle	a5
 a002460:	0000a697          	auipc	a3,0xa
 a002464:	c7068693          	addi	a3,a3,-912 # a00c0d0 <training_start_cycle.14237>
 a002468:	6294                	ld	a3,0(a3)
 a00246a:	8f95                	sub	a5,a5,a3
 a00246c:	000926b7          	lui	a3,0x92
 a002470:	7c068693          	addi	a3,a3,1984 # 927c0 <HEAP_SIZE+0x907c0>
 a002474:	02d7d7b3          	divu	a5,a5,a3
 a002478:	00028697          	auipc	a3,0x28
 a00247c:	4ef6b823          	sd	a5,1264(a3) # a02a968 <ddr_diag>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2052
            if(ddr_error_count > 0)
 a002480:	0000a797          	auipc	a5,0xa
 a002484:	c2478793          	addi	a5,a5,-988 # a00c0a4 <ddr_error_count>
 a002488:	439c                	lw	a5,0(a5)
 a00248a:	e789                	bnez	a5,a002494 <ddr_state_machine+0x2128>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2061
                setup_ddr_segments(LIBERO_SEG_SETUP);
 a00248c:	4505                	li	a0,1
 a00248e:	e85fd0ef          	jal	ra,a000312 <setup_ddr_segments>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:312
    uint32_t ret_status = 0U;
 a002492:	4701                	li	a4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2063
            ret_status |= DDR_SETUP_DONE;
 a002494:	00176413          	ori	s0,a4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2064
            ddr_training_state = DDR_TRAINING_FINISHED;
 a002498:	02c00793          	li	a5,44
 a00249c:	fcdfd06f          	j	a000468 <ddr_state_machine+0xfc>
lpddr4_manual_training():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5282
                             if (rx_ck == 0x5U)
 a0024a0:	4781                	li	a5,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5281
                         if (rx_ck_last != 0x5U)  //IF EDGE DETECTED
 a0024a2:	cb588763          	beq	a7,s5,a001950 <ddr_state_machine+0x15e4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5282
                             if (rx_ck == 0x5U)
 a0024a6:	cb551563          	bne	a0,s5,a001950 <ddr_state_machine+0x15e4>
 a0024aa:	87e6                	mv	a5,s9
 a0024ac:	ca4ff06f          	j	a001950 <ddr_state_machine+0x15e4>
 a0024b0:	4781                	li	a5,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5281
                         if (rx_ck_last != 0x5U)  //IF EDGE DETECTED
 a0024b2:	01589e63          	bne	a7,s5,a0024ce <ddr_state_machine+0x2162>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5304
                         if ((i - transition_a5) == 4U)
 a0024b6:	416c86bb          	subw	a3,s9,s6
 a0024ba:	cbd69263          	bne	a3,t4,a00195e <ddr_state_machine+0x15f2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5306
                             if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 a0024be:	fffe4693          	not	a3,t3
 a0024c2:	8ef9                	and	a3,a3,a4
 a0024c4:	c8069d63          	bnez	a3,a00195e <ddr_state_machine+0x15f2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5308
                                 transition_a5=0; //Continue looking for transition
 a0024c8:	4b01                	li	s6,0
 a0024ca:	c92ff06f          	j	a00195c <ddr_state_machine+0x15f0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr.c:5282
                             if (rx_ck == 0x5U)
 a0024ce:	ff5514e3          	bne	a0,s5,a0024b6 <ddr_state_machine+0x214a>
 a0024d2:	87e6                	mv	a5,s9
 a0024d4:	b7cd                	j	a0024b6 <ddr_state_machine+0x214a>

000000000a0024d6 <ddr_write>:
ddr_write():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:198
    volatile uint64_t *DDR_word_ptr,
    uint32_t no_of_access,
    uint8_t data_ptrn,
    DDR_ACCESS_SIZE data_size
)
{
 a0024d6:	7159                	addi	sp,sp,-112
 a0024d8:	f0a2                	sd	s0,96(sp)
 a0024da:	eca6                	sd	s1,88(sp)
 a0024dc:	f062                	sd	s8,32(sp)
 a0024de:	ec66                	sd	s9,24(sp)
 a0024e0:	f486                	sd	ra,104(sp)
 a0024e2:	e8ca                	sd	s2,80(sp)
 a0024e4:	e4ce                	sd	s3,72(sp)
 a0024e6:	e0d2                	sd	s4,64(sp)
 a0024e8:	fc56                	sd	s5,56(sp)
 a0024ea:	f85a                	sd	s6,48(sp)
 a0024ec:	f45e                	sd	s7,40(sp)
 a0024ee:	e86a                	sd	s10,16(sp)
 a0024f0:	e46e                	sd	s11,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:207

    uint32_t *DDR_32_ptr = (uint32_t *)DDR_word_ptr;
    uint16_t *DDR_16_ptr = (uint16_t *)DDR_word_ptr;
    uint8_t *DDR_8_ptr   = (uint8_t *)DDR_word_ptr;

    switch (data_ptrn)
 a0024f2:	47a1                	li	a5,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:198
{
 a0024f4:	84aa                	mv	s1,a0
 a0024f6:	8c2e                	mv	s8,a1
 a0024f8:	8432                	mv	s0,a2
 a0024fa:	8cb6                	mv	s9,a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:207
    switch (data_ptrn)
 a0024fc:	06f60d63          	beq	a2,a5,a002576 <ddr_write+0xa0>
 a002500:	04c7ef63          	bltu	a5,a2,a00255e <ddr_write+0x88>
 a002504:	4789                	li	a5,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:210
    {
        case PATTERN_INCREMENTAL : DATA = 0x00000000; break;
        case PATTERN_WALKING_ONE : DATA = 0x00000001; break;
 a002506:	4505                	li	a0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:207
    switch (data_ptrn)
 a002508:	00f60763          	beq	a2,a5,a002516 <ddr_write+0x40>
 a00250c:	4791                	li	a5,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:212
        case PATTERN_WALKING_ZERO : DATA = 0x01;
                 DATA = ~ DATA; break;
 a00250e:	5579                	li	a0,-2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:207
    switch (data_ptrn)
 a002510:	00f60363          	beq	a2,a5,a002516 <ddr_write+0x40>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:209
        case PATTERN_INCREMENTAL : DATA = 0x00000000; break;
 a002514:	4501                	li	a0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:245 (discriminator 1)
                DATA &= 0xFFFFUL;
                *DDR_16_ptr = (uint16_t)DATA;
                DDR_16_ptr = DDR_16_ptr + 1;
                break;
            case DDR_32_BIT:
                DATA &= 0xFFFFFFFFUL;
 a002516:	5a7d                	li	s4,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:266 (discriminator 1)
#endif
        switch (data_ptrn)
        {
            case PATTERN_INCREMENTAL : DATA = DATA + 0x00000001; break;
            case PATTERN_WALKING_ONE :
                if (DATA == 0x80000000)
 a002518:	4b85                	li	s7,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:267 (discriminator 1)
                    DATA = 0x00000001;
 a00251a:	89a6                	mv	s3,s1
 a00251c:	4901                	li	s2,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:232 (discriminator 1)
        switch(data_size)
 a00251e:	4a89                	li	s5,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:245 (discriminator 1)
                DATA &= 0xFFFFFFFFUL;
 a002520:	020a5a13          	srli	s4,s4,0x20
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:262 (discriminator 1)
        switch (data_ptrn)
 a002524:	4b21                	li	s6,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:288 (discriminator 1)
                break;
            case PATTERN_0xCCCCCCCC :
                DATA = 0xCCCCCCCCCCCCCCCC;
                break;
            case PATTERN_0x55555555 :
                DATA = 0x5555555555555555;
 a002526:	00003d97          	auipc	s11,0x3
 a00252a:	3bad8d93          	addi	s11,s11,954 # a0058e0 <REFCLK_OFFSETS+0x78>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:285 (discriminator 1)
                DATA = 0xCCCCCCCCCCCCCCCC;
 a00252e:	00003717          	auipc	a4,0x3
 a002532:	3ba70713          	addi	a4,a4,954 # a0058e8 <REFCLK_OFFSETS+0x80>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:266 (discriminator 1)
                if (DATA == 0x80000000)
 a002536:	01fb9d13          	slli	s10,s7,0x1f
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:230 (discriminator 1)
    for( i = 0; i< (no_of_access); i++)
 a00253a:	05891763          	bne	s2,s8,a002588 <ddr_write+0xb2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:298
            default :
                break;
        }
    }
    return error_count;
}
 a00253e:	70a6                	ld	ra,104(sp)
 a002540:	7406                	ld	s0,96(sp)
 a002542:	64e6                	ld	s1,88(sp)
 a002544:	6946                	ld	s2,80(sp)
 a002546:	69a6                	ld	s3,72(sp)
 a002548:	6a06                	ld	s4,64(sp)
 a00254a:	7ae2                	ld	s5,56(sp)
 a00254c:	7b42                	ld	s6,48(sp)
 a00254e:	7ba2                	ld	s7,40(sp)
 a002550:	7c02                	ld	s8,32(sp)
 a002552:	6ce2                	ld	s9,24(sp)
 a002554:	6d42                	ld	s10,16(sp)
 a002556:	6da2                	ld	s11,8(sp)
 a002558:	4501                	li	a0,0
 a00255a:	6165                	addi	sp,sp,112
 a00255c:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:207
    switch (data_ptrn)
 a00255e:	47c1                	li	a5,16
 a002560:	00f60e63          	beq	a2,a5,a00257c <ddr_write+0xa6>
 a002564:	02000793          	li	a5,32
 a002568:	faf616e3          	bne	a2,a5,a002514 <ddr_write+0x3e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:220
            DATA = 0x5555555555555555;
 a00256c:	00003797          	auipc	a5,0x3
 a002570:	37478793          	addi	a5,a5,884 # a0058e0 <REFCLK_OFFSETS+0x78>
 a002574:	a801                	j	a002584 <ddr_write+0xae>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:214
            DATA = (uint64_t)rand ( );
 a002576:	746020ef          	jal	ra,a004cbc <rand>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:215
            break;
 a00257a:	bf71                	j	a002516 <ddr_write+0x40>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:217
            DATA = 0xCCCCCCCCCCCCCCCC;
 a00257c:	00003797          	auipc	a5,0x3
 a002580:	36c78793          	addi	a5,a5,876 # a0058e8 <REFCLK_OFFSETS+0x80>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:220
            DATA = 0x5555555555555555;
 a002584:	6388                	ld	a0,0(a5)
 a002586:	bf41                	j	a002516 <ddr_write+0x40>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:232
        switch(data_size)
 a002588:	035c9563          	bne	s9,s5,a0025b2 <ddr_write+0xdc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:246
                *DDR_32_ptr = (uint32_t)DATA;
 a00258c:	00a9a023          	sw	a0,0(s3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:247
                DDR_32_ptr = DDR_32_ptr + 1;
 a002590:	0991                	addi	s3,s3,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:245
                DATA &= 0xFFFFFFFFUL;
 a002592:	01457533          	and	a0,a0,s4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:262
        switch (data_ptrn)
 a002596:	05640c63          	beq	s0,s6,a0025ee <ddr_write+0x118>
 a00259a:	008b6f63          	bltu	s6,s0,a0025b8 <ddr_write+0xe2>
 a00259e:	03540a63          	beq	s0,s5,a0025d2 <ddr_write+0xfc>
 a0025a2:	4791                	li	a5,4
 a0025a4:	02f40b63          	beq	s0,a5,a0025da <ddr_write+0x104>
 a0025a8:	01741363          	bne	s0,s7,a0025ae <ddr_write+0xd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:264
            case PATTERN_INCREMENTAL : DATA = DATA + 0x00000001; break;
 a0025ac:	0505                	addi	a0,a0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:230 (discriminator 2)
    for( i = 0; i< (no_of_access); i++)
 a0025ae:	2905                	addiw	s2,s2,1
 a0025b0:	b769                	j	a00253a <ddr_write+0x64>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:251
                *DDR_word_ptr = DATA;
 a0025b2:	e088                	sd	a0,0(s1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:252
                DDR_word_ptr = DDR_word_ptr + 1;
 a0025b4:	04a1                	addi	s1,s1,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:253
                break;
 a0025b6:	b7c5                	j	a002596 <ddr_write+0xc0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:262
        switch (data_ptrn)
 a0025b8:	02000793          	li	a5,32
 a0025bc:	04f40063          	beq	s0,a5,a0025fc <ddr_write+0x126>
 a0025c0:	04000793          	li	a5,64
 a0025c4:	02f40f63          	beq	s0,a5,a002602 <ddr_write+0x12c>
 a0025c8:	47c1                	li	a5,16
 a0025ca:	fef412e3          	bne	s0,a5,a0025ae <ddr_write+0xd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:285
                DATA = 0xCCCCCCCCCCCCCCCC;
 a0025ce:	6308                	ld	a0,0(a4)
 a0025d0:	bff9                	j	a0025ae <ddr_write+0xd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:266
                if (DATA == 0x80000000)
 a0025d2:	03a50a63          	beq	a0,s10,a002606 <ddr_write+0x130>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:269
                    DATA = (DATA << 1);
 a0025d6:	0506                	slli	a0,a0,0x1
 a0025d8:	bfd9                	j	a0025ae <ddr_write+0xd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:272
                DATA = ~DATA;
 a0025da:	fff54793          	not	a5,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:274
                    DATA = 0x00000001;
 a0025de:	4505                	li	a0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:273
                if (DATA == 0x80000000)
 a0025e0:	01a78463          	beq	a5,s10,a0025e8 <ddr_write+0x112>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:277
                    DATA = (DATA << 1);
 a0025e4:	00179513          	slli	a0,a5,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:279
                DATA = ~DATA;
 a0025e8:	fff54513          	not	a0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:280
                break;
 a0025ec:	b7c9                	j	a0025ae <ddr_write+0xd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:282
                DATA = (uint64_t)rand ( );
 a0025ee:	6ce020ef          	jal	ra,a004cbc <rand>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:283
                break;
 a0025f2:	00003717          	auipc	a4,0x3
 a0025f6:	2f670713          	addi	a4,a4,758 # a0058e8 <REFCLK_OFFSETS+0x80>
 a0025fa:	bf55                	j	a0025ae <ddr_write+0xd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:288
                DATA = 0x5555555555555555;
 a0025fc:	000db503          	ld	a0,0(s11)
 a002600:	b77d                	j	a0025ae <ddr_write+0xd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:291
                DATA = 0x00000000;
 a002602:	4501                	li	a0,0
 a002604:	b76d                	j	a0025ae <ddr_write+0xd8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:267
                    DATA = 0x00000001;
 a002606:	4505                	li	a0,1
 a002608:	b75d                	j	a0025ae <ddr_write+0xd8>

000000000a00260a <ddr_read>:
ddr_read():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:314
    volatile uint64_t *DDR_word_ptr,
    uint32_t no_of_access,
    uint8_t data_ptrn,
    DDR_ACCESS_SIZE data_size
)
{
 a00260a:	7119                	addi	sp,sp,-128
 a00260c:	f4a6                	sd	s1,104(sp)
 a00260e:	f0ca                	sd	s2,96(sp)
 a002610:	ecce                	sd	s3,88(sp)
 a002612:	e8d2                	sd	s4,80(sp)
 a002614:	fc86                	sd	ra,120(sp)
 a002616:	f8a2                	sd	s0,112(sp)
 a002618:	e4d6                	sd	s5,72(sp)
 a00261a:	e0da                	sd	s6,64(sp)
 a00261c:	fc5e                	sd	s7,56(sp)
 a00261e:	f862                	sd	s8,48(sp)
 a002620:	f466                	sd	s9,40(sp)
 a002622:	f06a                	sd	s10,32(sp)
 a002624:	ec6e                	sd	s11,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:331
    first_DDR_word_pt_t = DDR_word_ptr;
    DDR_8_pt_t = (uint8_t *)DDR_word_ptr;
    DDR_16_pt_t = (uint16_t *)DDR_word_ptr;
    DDR_32_pt_t = (uint32_t *)DDR_word_ptr;

    switch (data_ptrn)
 a002626:	47a1                	li	a5,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:314
{
 a002628:	892a                	mv	s2,a0
 a00262a:	89ae                	mv	s3,a1
 a00262c:	84b2                	mv	s1,a2
 a00262e:	8a36                	mv	s4,a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:331
    switch (data_ptrn)
 a002630:	02f60e63          	beq	a2,a5,a00266c <ddr_read+0x62>
 a002634:	02c7e063          	bltu	a5,a2,a002654 <ddr_read+0x4a>
 a002638:	4789                	li	a5,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:334
    {
        case PATTERN_INCREMENTAL : DATA = 0x00000000; break;
        case PATTERN_WALKING_ONE : DATA = 0x00000001; break;
 a00263a:	4405                	li	s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:331
    switch (data_ptrn)
 a00263c:	02f60f63          	beq	a2,a5,a00267a <ddr_read+0x70>
 a002640:	4791                	li	a5,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:336
        case PATTERN_WALKING_ZERO : DATA = 0x01;
            DATA = ~ DATA; break;
 a002642:	5479                	li	s0,-2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:331
    switch (data_ptrn)
 a002644:	02f60b63          	beq	a2,a5,a00267a <ddr_read+0x70>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:357
        break;
        default :
           DATA = 0x00000000;
           break;
    }
    if (data_ptrn == '4')
 a002648:	03400793          	li	a5,52
 a00264c:	08f48463          	beq	s1,a5,a0026d4 <ddr_read+0xca>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:333
        case PATTERN_INCREMENTAL : DATA = 0x00000000; break;
 a002650:	4401                	li	s0,0
 a002652:	a025                	j	a00267a <ddr_read+0x70>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:331
    switch (data_ptrn)
 a002654:	47c1                	li	a5,16
 a002656:	06f60963          	beq	a2,a5,a0026c8 <ddr_read+0xbe>
 a00265a:	02000793          	li	a5,32
 a00265e:	fef615e3          	bne	a2,a5,a002648 <ddr_read+0x3e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:348
            DATA = 0x5555555555555555;
 a002662:	00003797          	auipc	a5,0x3
 a002666:	27e78793          	addi	a5,a5,638 # a0058e0 <REFCLK_OFFSETS+0x78>
 a00266a:	a09d                	j	a0026d0 <ddr_read+0xc6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:338
            DATA = (uint64_t)rand ( );
 a00266c:	650020ef          	jal	ra,a004cbc <rand>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:339
            *DDR_word_ptr = DATA;
 a002670:	00a93023          	sd	a0,0(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:338
            DATA = (uint64_t)rand ( );
 a002674:	842a                	mv	s0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:342
            *DDR_32_pt_t = (uint32_t)DATA;
 a002676:	00a92023          	sw	a0,0(s2)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:374 (discriminator 1)
            case DDR_16_BIT:
                DATA &= 0xFFFFUL;
                ddr_data = *DDR_16_pt_t;
                break;
            case DDR_32_BIT:
                DATA &= 0xFFFFFFFFUL;
 a00267a:	5bfd                	li	s7,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:445 (discriminator 1)
                }
                DATA = ~DATA;
                break;
            case PATTERN_RANDOM :
                DATA = (uint64_t)rand ( );
                rand_addr_offset = (uint32_t)(rand() & 0xFFFFCUL);
 a00267c:	00100c37          	lui	s8,0x100
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:426 (discriminator 1)
                if (DATA == 0x80000000)
 a002680:	4c85                	li	s9,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:427 (discriminator 1)
                    DATA = 0x00000001;
 a002682:	87ca                	mv	a5,s2
 a002684:	854a                	mv	a0,s2
 a002686:	4a81                	li	s5,0
 a002688:	4b01                	li	s6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:374 (discriminator 1)
                DATA &= 0xFFFFFFFFUL;
 a00268a:	020bdb93          	srli	s7,s7,0x20
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:445 (discriminator 1)
                rand_addr_offset = (uint32_t)(rand() & 0xFFFFCUL);
 a00268e:	1c71                	addi	s8,s8,-4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:459 (discriminator 1)
                break;
            case PATTERN_0xCCCCCCCC :
                DATA = 0xCCCCCCCCCCCCCCCC;
                break;
            case PATTERN_0x55555555 :
                DATA = 0x5555555555555555;
 a002690:	00003d97          	auipc	s11,0x3
 a002694:	250d8d93          	addi	s11,s11,592 # a0058e0 <REFCLK_OFFSETS+0x78>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:456 (discriminator 1)
                DATA = 0xCCCCCCCCCCCCCCCC;
 a002698:	00003697          	auipc	a3,0x3
 a00269c:	25068693          	addi	a3,a3,592 # a0058e8 <REFCLK_OFFSETS+0x80>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:426 (discriminator 1)
                if (DATA == 0x80000000)
 a0026a0:	01fc9d13          	slli	s10,s9,0x1f
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:361 (discriminator 1)
    for( i = 0; i< (no_of_access); i++)
 a0026a4:	053b1363          	bne	s6,s3,a0026ea <ddr_read+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:469
            default :
                break;
          }
    }
    return (err_cnt);
}
 a0026a8:	70e6                	ld	ra,120(sp)
 a0026aa:	7446                	ld	s0,112(sp)
 a0026ac:	8556                	mv	a0,s5
 a0026ae:	74a6                	ld	s1,104(sp)
 a0026b0:	7906                	ld	s2,96(sp)
 a0026b2:	69e6                	ld	s3,88(sp)
 a0026b4:	6a46                	ld	s4,80(sp)
 a0026b6:	6aa6                	ld	s5,72(sp)
 a0026b8:	6b06                	ld	s6,64(sp)
 a0026ba:	7be2                	ld	s7,56(sp)
 a0026bc:	7c42                	ld	s8,48(sp)
 a0026be:	7ca2                	ld	s9,40(sp)
 a0026c0:	7d02                	ld	s10,32(sp)
 a0026c2:	6de2                	ld	s11,24(sp)
 a0026c4:	6109                	addi	sp,sp,128
 a0026c6:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:345
            DATA = 0xCCCCCCCCCCCCCCCC;
 a0026c8:	00003797          	auipc	a5,0x3
 a0026cc:	22078793          	addi	a5,a5,544 # a0058e8 <REFCLK_OFFSETS+0x80>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:348
            DATA = 0x5555555555555555;
 a0026d0:	6380                	ld	s0,0(a5)
 a0026d2:	b765                	j	a00267a <ddr_read+0x70>
delay():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:121
    volatile uint64_t cycles_end = rdcycle() + n ;
 a0026d4:	c00027f3          	rdcycle	a5
 a0026d8:	12c78793          	addi	a5,a5,300
 a0026dc:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:122
    while (rdcycle() < cycles_end)
 a0026de:	c0002773          	rdcycle	a4
 a0026e2:	67a2                	ld	a5,8(sp)
 a0026e4:	fef76de3          	bltu	a4,a5,a0026de <ddr_read+0xd4>
 a0026e8:	b7a5                	j	a002650 <ddr_read+0x46>
ddr_read():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:363
        switch(data_size)
 a0026ea:	4709                	li	a4,2
 a0026ec:	02ea1d63          	bne	s4,a4,a002726 <ddr_read+0x11c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:375
                ddr_data = *DDR_32_pt_t;
 a0026f0:	0007e703          	lwu	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:374
                DATA &= 0xFFFFFFFFUL;
 a0026f4:	01747433          	and	s0,s0,s7
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:380
                ddr_data = *DDR_word_pt_t;
 a0026f8:	e03a                	sd	a4,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:391
        if (ddr_data != DATA)
 a0026fa:	6702                	ld	a4,0(sp)
 a0026fc:	00870363          	beq	a4,s0,a002702 <ddr_read+0xf8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:407
            err_cnt++;
 a002700:	2a85                	addiw	s5,s5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:422
        switch (data_ptrn)
 a002702:	4721                	li	a4,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:418
        DDR_word_ptr = DDR_word_ptr + 1U;
 a002704:	0521                	addi	a0,a0,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:421
        DDR_32_pt_t  = DDR_32_pt_t +1U;
 a002706:	0791                	addi	a5,a5,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:422
        switch (data_ptrn)
 a002708:	04e48c63          	beq	s1,a4,a002760 <ddr_read+0x156>
 a00270c:	00976f63          	bltu	a4,s1,a00272a <ddr_read+0x120>
 a002710:	4709                	li	a4,2
 a002712:	02e48963          	beq	s1,a4,a002744 <ddr_read+0x13a>
 a002716:	4711                	li	a4,4
 a002718:	02e48a63          	beq	s1,a4,a00274c <ddr_read+0x142>
 a00271c:	01949363          	bne	s1,s9,a002722 <ddr_read+0x118>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:424
            case PATTERN_INCREMENTAL : DATA = DATA + 0x01; break;
 a002720:	0405                	addi	s0,s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:361 (discriminator 2)
    for( i = 0; i< (no_of_access); i++)
 a002722:	2b05                	addiw	s6,s6,1
 a002724:	b741                	j	a0026a4 <ddr_read+0x9a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:380
                ddr_data = *DDR_word_pt_t;
 a002726:	6118                	ld	a4,0(a0)
 a002728:	bfc1                	j	a0026f8 <ddr_read+0xee>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:422
        switch (data_ptrn)
 a00272a:	02000713          	li	a4,32
 a00272e:	04e48b63          	beq	s1,a4,a002784 <ddr_read+0x17a>
 a002732:	04000713          	li	a4,64
 a002736:	04e48a63          	beq	s1,a4,a00278a <ddr_read+0x180>
 a00273a:	4741                	li	a4,16
 a00273c:	fee493e3          	bne	s1,a4,a002722 <ddr_read+0x118>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:456
                DATA = 0xCCCCCCCCCCCCCCCC;
 a002740:	6280                	ld	s0,0(a3)
 a002742:	b7c5                	j	a002722 <ddr_read+0x118>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:426
                if (DATA == 0x80000000)
 a002744:	05a40563          	beq	s0,s10,a00278e <ddr_read+0x184>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:429
                    DATA = (DATA << 1);
 a002748:	0406                	slli	s0,s0,0x1
 a00274a:	bfe1                	j	a002722 <ddr_read+0x118>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:432
                DATA = ~DATA;
 a00274c:	fff44713          	not	a4,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:435
                    DATA = 0x00000001;
 a002750:	4405                	li	s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:433
                if (DATA == 0x80000000)
 a002752:	01a70463          	beq	a4,s10,a00275a <ddr_read+0x150>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:439
                    DATA = (DATA << 1);
 a002756:	00171413          	slli	s0,a4,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:441
                DATA = ~DATA;
 a00275a:	fff44413          	not	s0,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:442
                break;
 a00275e:	b7d1                	j	a002722 <ddr_read+0x118>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:444
                DATA = (uint64_t)rand ( );
 a002760:	55c020ef          	jal	ra,a004cbc <rand>
 a002764:	842a                	mv	s0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:445
                rand_addr_offset = (uint32_t)(rand() & 0xFFFFCUL);
 a002766:	556020ef          	jal	ra,a004cbc <rand>
 a00276a:	01857533          	and	a0,a0,s8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:446
                DDR_word_ptr = first_DDR_word_pt_t + rand_addr_offset;
 a00276e:	1502                	slli	a0,a0,0x20
 a002770:	8175                	srli	a0,a0,0x1d
 a002772:	954a                	add	a0,a0,s2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:450
                *DDR_word_ptr   = DATA;
 a002774:	e100                	sd	s0,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:453
                *DDR_32_pt_t    = (uint32_t)DATA;
 a002776:	c100                	sw	s0,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:454
                break;
 a002778:	87aa                	mv	a5,a0
 a00277a:	00003697          	auipc	a3,0x3
 a00277e:	16e68693          	addi	a3,a3,366 # a0058e8 <REFCLK_OFFSETS+0x80>
 a002782:	b745                	j	a002722 <ddr_read+0x118>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:459
                DATA = 0x5555555555555555;
 a002784:	000db403          	ld	s0,0(s11)
 a002788:	bf69                	j	a002722 <ddr_read+0x118>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:462
                DATA = 0x00000000;
 a00278a:	4401                	li	s0,0
 a00278c:	bf59                	j	a002722 <ddr_read+0x118>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:427
                    DATA = 0x00000001;
 a00278e:	4405                	li	s0,1
 a002790:	bf49                	j	a002722 <ddr_read+0x118>

000000000a002792 <ddr_read_write_fn>:
ddr_read_write_fn():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:480
 * @param pattern bit mask with patterns you want to test against
 * @return
 */
uint32_t ddr_read_write_fn (uint64_t* DDR_word_ptr, uint32_t no_access,\
                                                               uint32_t pattern)
{
 a002792:	715d                	addi	sp,sp,-80
 a002794:	f84e                	sd	s3,48(sp)
 a002796:	f452                	sd	s4,40(sp)
 a002798:	f056                	sd	s5,32(sp)
 a00279a:	ec5a                	sd	s6,24(sp)
 a00279c:	e85e                	sd	s7,16(sp)
 a00279e:	e462                	sd	s8,8(sp)
 a0027a0:	e066                	sd	s9,0(sp)
 a0027a2:	e486                	sd	ra,72(sp)
 a0027a4:	e0a2                	sd	s0,64(sp)
 a0027a6:	fc4a                	sd	s2,56(sp)
 a0027a8:	8a2a                	mv	s4,a0
 a0027aa:	8aae                	mv	s5,a1
 a0027ac:	8c32                	mv	s8,a2
 a0027ae:	4981                	li	s3,0
 a0027b0:	4b01                	li	s6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:488
    for (unsigned i=0; i < 1; i++)
    {
        for (uint32_t pattern_shift=0U; pattern_shift < MAX_NO_PATTERNS;\
                                                                pattern_shift++)
        {
            pattern_mask = (uint8_t)(0x01U << pattern_shift);
 a0027b2:	4c85                	li	s9,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:485
        for (uint32_t pattern_shift=0U; pattern_shift < MAX_NO_PATTERNS;\
 a0027b4:	4b9d                	li	s7,7
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:488
            pattern_mask = (uint8_t)(0x01U << pattern_shift);
 a0027b6:	013c97bb          	sllw	a5,s9,s3
 a0027ba:	0007891b          	sext.w	s2,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:489
            if(pattern & pattern_mask)
 a0027be:	00fc77b3          	and	a5,s8,a5
 a0027c2:	2781                	sext.w	a5,a5
 a0027c4:	c3b9                	beqz	a5,a00280a <ddr_read_write_fn+0x78>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:488
            pattern_mask = (uint8_t)(0x01U << pattern_shift);
 a0027c6:	0ff97913          	andi	s2,s2,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:497
                uprint32(g_debug_uart,"\n\r\t Pattern: 0x", pattern_shift);
#endif

#if TEST_64BIT_ACCESS == 1
                /* write the pattern */
                error_cnt += ddr_write ((uint64_t *)DDR_word_ptr,\
 a0027ca:	468d                	li	a3,3
 a0027cc:	864a                	mv	a2,s2
 a0027ce:	85d6                	mv	a1,s5
 a0027d0:	8552                	mv	a0,s4
 a0027d2:	d05ff0ef          	jal	ra,a0024d6 <ddr_write>
 a0027d6:	0005041b          	sext.w	s0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:500
                        no_access, pattern_mask, DDR_64_BIT);
                /* read back and verifies */
                error_cnt += ddr_read ((uint64_t *)DDR_word_ptr, \
 a0027da:	468d                	li	a3,3
 a0027dc:	864a                	mv	a2,s2
 a0027de:	85d6                	mv	a1,s5
 a0027e0:	8552                	mv	a0,s4
 a0027e2:	e29ff0ef          	jal	ra,a00260a <ddr_read>
 a0027e6:	9c29                	addw	s0,s0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:506
                        no_access, pattern_mask, DDR_64_BIT);
#endif

#if TEST_32BIT_ACCESS == 1
                /* write the pattern */
                error_cnt += ddr_write ((uint64_t *)DDR_word_ptr,\
 a0027e8:	4689                	li	a3,2
 a0027ea:	864a                	mv	a2,s2
 a0027ec:	85d6                	mv	a1,s5
 a0027ee:	8552                	mv	a0,s4
 a0027f0:	ce7ff0ef          	jal	ra,a0024d6 <ddr_write>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:500
                error_cnt += ddr_read ((uint64_t *)DDR_word_ptr, \
 a0027f4:	0164043b          	addw	s0,s0,s6
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:506
                error_cnt += ddr_write ((uint64_t *)DDR_word_ptr,\
 a0027f8:	9c29                	addw	s0,s0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:509
                        no_access, pattern_mask, DDR_32_BIT);
                /* read back and verifies */
                error_cnt += ddr_read ((uint64_t *)DDR_word_ptr, \
 a0027fa:	4689                	li	a3,2
 a0027fc:	864a                	mv	a2,s2
 a0027fe:	85d6                	mv	a1,s5
 a002800:	8552                	mv	a0,s4
 a002802:	e09ff0ef          	jal	ra,a00260a <ddr_read>
 a002806:	00850b3b          	addw	s6,a0,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:486
                                                                pattern_shift++)
 a00280a:	2985                	addiw	s3,s3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:485
        for (uint32_t pattern_shift=0U; pattern_shift < MAX_NO_PATTERNS;\
 a00280c:	fb7995e3          	bne	s3,s7,a0027b6 <ddr_read_write_fn+0x24>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:517 (discriminator 2)
            }
        }
        DDR_word_ptr++; /* increment the address */
    }
    return error_cnt;
}
 a002810:	60a6                	ld	ra,72(sp)
 a002812:	6406                	ld	s0,64(sp)
 a002814:	855a                	mv	a0,s6
 a002816:	7962                	ld	s2,56(sp)
 a002818:	79c2                	ld	s3,48(sp)
 a00281a:	7a22                	ld	s4,40(sp)
 a00281c:	7a82                	ld	s5,32(sp)
 a00281e:	6b62                	ld	s6,24(sp)
 a002820:	6bc2                	ld	s7,16(sp)
 a002822:	6c22                	ld	s8,8(sp)
 a002824:	6c82                	ld	s9,0(sp)
 a002826:	6161                	addi	sp,sp,80
 a002828:	8082                	ret

000000000a00282a <load_ddr_pattern>:
load_ddr_pattern():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:671

/**
 * Load a pattern to DDR
 */
void load_ddr_pattern(uint64_t base, uint32_t size, uint8_t pattern_offset)
{
 a00282a:	7139                	addi	sp,sp,-64
 a00282c:	f822                	sd	s0,48(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:675
    int alive = 0;

    uint8_t *p_ddr = (uint8_t *)base;
    uint32_t pattern_length = (uint32_t)(sizeof(ddr_test_pattern) - pattern_offset) ;
 a00282e:	6405                	lui	s0,0x1
 a002830:	c004041b          	addiw	s0,s0,-1024
 a002834:	9c11                	subw	s0,s0,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:681

#ifdef DEBUG_DDR_INIT
    uprint(g_debug_uart, (const char*)(const uint8_t*)"\r\nLoading test pattern\r\n");
#endif

    while(((uint64_t)p_ddr + pattern_length) <  (base + size))
 a002836:	1582                	slli	a1,a1,0x20
 a002838:	1402                	slli	s0,s0,0x20
 a00283a:	9181                	srli	a1,a1,0x20
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:671
{
 a00283c:	f426                	sd	s1,40(sp)
 a00283e:	f04a                	sd	s2,32(sp)
 a002840:	ec4e                	sd	s3,24(sp)
 a002842:	e456                	sd	s5,8(sp)
 a002844:	e05a                	sd	s6,0(sp)
 a002846:	fc06                	sd	ra,56(sp)
 a002848:	e852                	sd	s4,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:674
    uint8_t *p_ddr = (uint8_t *)base;
 a00284a:	84aa                	mv	s1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:681
    while(((uint64_t)p_ddr + pattern_length) <  (base + size))
 a00284c:	9001                	srli	s0,s0,0x20
 a00284e:	00a589b3          	add	s3,a1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:684
    {

        switch ( ((uint64_t)p_ddr)%8U )
 a002852:	4b19                	li	s6,6
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:689
        {
            case 0:
            case 4:
                pdma_transfer_complete(PDMA_CHANNEL0_BASE_ADDRESS);
                pdma_transfer((uint64_t)p_ddr, (uint64_t)ddr_test_pattern, pattern_length, PDMA_CHANNEL0_BASE_ADDRESS);
 a002854:	00003917          	auipc	s2,0x3
 a002858:	09c90913          	addi	s2,s2,156 # a0058f0 <ddr_test_pattern>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:684
        switch ( ((uint64_t)p_ddr)%8U )
 a00285c:	00003a97          	auipc	s5,0x3
 a002860:	064a8a93          	addi	s5,s5,100 # a0058c0 <REFCLK_OFFSETS+0x58>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:681
    while(((uint64_t)p_ddr + pattern_length) <  (base + size))
 a002864:	00848a33          	add	s4,s1,s0
 a002868:	053a6363          	bltu	s4,s3,a0028ae <load_ddr_pattern+0x84>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:722
    }
#ifdef DEBUG_DDR_INIT
    uprint(g_debug_uart, (const char*)"\r\nFinished loading test pattern\r\n");
#endif

    pdma_transfer_complete(PDMA_CHANNEL0_BASE_ADDRESS);
 a00286c:	03000537          	lui	a0,0x3000
 a002870:	fdffe097          	auipc	ra,0xfdffe
 a002874:	cda080e7          	jalr	-806(ra) # 800054a <pdma_transfer_complete>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:723
    pdma_transfer_complete(PDMA_CHANNEL1_BASE_ADDRESS);
 a002878:	03001537          	lui	a0,0x3001
 a00287c:	fdffe097          	auipc	ra,0xfdffe
 a002880:	cce080e7          	jalr	-818(ra) # 800054a <pdma_transfer_complete>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:724
    pdma_transfer_complete(PDMA_CHANNEL2_BASE_ADDRESS);
 a002884:	03002537          	lui	a0,0x3002
 a002888:	fdffe097          	auipc	ra,0xfdffe
 a00288c:	cc2080e7          	jalr	-830(ra) # 800054a <pdma_transfer_complete>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:727
    pdma_transfer_complete(PDMA_CHANNEL3_BASE_ADDRESS);

}
 a002890:	7442                	ld	s0,48(sp)
 a002892:	70e2                	ld	ra,56(sp)
 a002894:	74a2                	ld	s1,40(sp)
 a002896:	7902                	ld	s2,32(sp)
 a002898:	69e2                	ld	s3,24(sp)
 a00289a:	6a42                	ld	s4,16(sp)
 a00289c:	6aa2                	ld	s5,8(sp)
 a00289e:	6b02                	ld	s6,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:725
    pdma_transfer_complete(PDMA_CHANNEL3_BASE_ADDRESS);
 a0028a0:	03003537          	lui	a0,0x3003
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:727
}
 a0028a4:	6121                	addi	sp,sp,64
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:725
    pdma_transfer_complete(PDMA_CHANNEL3_BASE_ADDRESS);
 a0028a6:	fdffe317          	auipc	t1,0xfdffe
 a0028aa:	ca430067          	jr	-860(t1) # 800054a <pdma_transfer_complete>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:684
        switch ( ((uint64_t)p_ddr)%8U )
 a0028ae:	0074f793          	andi	a5,s1,7
 a0028b2:	17fd                	addi	a5,a5,-1
 a0028b4:	00fb6763          	bltu	s6,a5,a0028c2 <load_ddr_pattern+0x98>
 a0028b8:	078a                	slli	a5,a5,0x2
 a0028ba:	97d6                	add	a5,a5,s5
 a0028bc:	439c                	lw	a5,0(a5)
 a0028be:	97d6                	add	a5,a5,s5
 a0028c0:	8782                	jr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:688
                pdma_transfer_complete(PDMA_CHANNEL0_BASE_ADDRESS);
 a0028c2:	03000537          	lui	a0,0x3000
 a0028c6:	fdffe097          	auipc	ra,0xfdffe
 a0028ca:	c84080e7          	jalr	-892(ra) # 800054a <pdma_transfer_complete>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:689
                pdma_transfer((uint64_t)p_ddr, (uint64_t)ddr_test_pattern, pattern_length, PDMA_CHANNEL0_BASE_ADDRESS);
 a0028ce:	030006b7          	lui	a3,0x3000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:704
                pdma_transfer((uint64_t)p_ddr, (uint64_t)ddr_test_pattern, pattern_length, PDMA_CHANNEL3_BASE_ADDRESS);
 a0028d2:	8526                	mv	a0,s1
 a0028d4:	8622                	mv	a2,s0
 a0028d6:	85ca                	mv	a1,s2
 a0028d8:	fdffe097          	auipc	ra,0xfdffe
 a0028dc:	c38080e7          	jalr	-968(ra) # 8000510 <pdma_transfer>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:708
        p_ddr = p_ddr + (pattern_length);
 a0028e0:	84d2                	mv	s1,s4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:710
        if (alive > 1000)
 a0028e2:	b749                	j	a002864 <load_ddr_pattern+0x3a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:693
                pdma_transfer_complete(PDMA_CHANNEL1_BASE_ADDRESS);
 a0028e4:	03001537          	lui	a0,0x3001
 a0028e8:	fdffe097          	auipc	ra,0xfdffe
 a0028ec:	c62080e7          	jalr	-926(ra) # 800054a <pdma_transfer_complete>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:694
                pdma_transfer((uint64_t)p_ddr, (uint64_t)ddr_test_pattern, pattern_length, PDMA_CHANNEL1_BASE_ADDRESS);
 a0028f0:	030016b7          	lui	a3,0x3001
 a0028f4:	bff9                	j	a0028d2 <load_ddr_pattern+0xa8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:698
                pdma_transfer_complete(PDMA_CHANNEL2_BASE_ADDRESS);
 a0028f6:	03002537          	lui	a0,0x3002
 a0028fa:	fdffe097          	auipc	ra,0xfdffe
 a0028fe:	c50080e7          	jalr	-944(ra) # 800054a <pdma_transfer_complete>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:699
                pdma_transfer((uint64_t)p_ddr, (uint64_t)ddr_test_pattern, pattern_length, PDMA_CHANNEL2_BASE_ADDRESS);
 a002902:	030026b7          	lui	a3,0x3002
 a002906:	b7f1                	j	a0028d2 <load_ddr_pattern+0xa8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:703
                pdma_transfer_complete(PDMA_CHANNEL3_BASE_ADDRESS);
 a002908:	03003537          	lui	a0,0x3003
 a00290c:	fdffe097          	auipc	ra,0xfdffe
 a002910:	c3e080e7          	jalr	-962(ra) # 800054a <pdma_transfer_complete>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:704
                pdma_transfer((uint64_t)p_ddr, (uint64_t)ddr_test_pattern, pattern_length, PDMA_CHANNEL3_BASE_ADDRESS);
 a002914:	030036b7          	lui	a3,0x3003
 a002918:	bf6d                	j	a0028d2 <load_ddr_pattern+0xa8>

000000000a00291a <test_ddr>:
test_ddr():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:764
 * @param no_of_iterations
 * @param size
 * @return returns 1 if compare fails
 */
uint32_t test_ddr(uint32_t no_of_iterations, uint32_t size)
{
 a00291a:	711d                	addi	sp,sp,-96
 a00291c:	fc4e                	sd	s3,56(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:808
            }
            error = 1U;
            return error;
        }

        if (((uint64_t)p_ddr_cached + ( 2 * pattern_length)) <  (LIBERO_SETTING_DDR_32_CACHE + size))
 a00291e:	800009b7          	lui	s3,0x80000
 a002922:	00b989bb          	addw	s3,s3,a1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:764
{
 a002926:	e8a2                	sd	s0,80(sp)
 a002928:	e4a6                	sd	s1,72(sp)
 a00292a:	e0ca                	sd	s2,64(sp)
 a00292c:	f05a                	sd	s6,32(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:767
    uint32_t * p_ddr_noncached = (uint32_t *)0x1400000000;
 a00292e:	4495                	li	s1,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:766
    uint32_t * p_ddr_cached = (uint32_t *)0x80000000;
 a002930:	4405                	li	s0,1
load_test_buffers():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:751
    pdma_transfer((uint64_t)g_test_buffer_cached, (uint64_t)p_cached_ddr, length,  PDMA_CHANNEL0_BASE_ADDRESS);
 a002932:	6905                	lui	s2,0x1
test_ddr():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:808
        if (((uint64_t)p_ddr_cached + ( 2 * pattern_length)) <  (LIBERO_SETTING_DDR_32_CACHE + size))
 a002934:	1982                	slli	s3,s3,0x20
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:824
            uprint32(g_debug_uart, "  Iteration ", (uint64_t)(unsigned int)iteration);
#endif
        }

        alive++;
        if(alive > 10000U)
 a002936:	6b09                	lui	s6,0x2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:764
{
 a002938:	f852                	sd	s4,48(sp)
 a00293a:	f456                	sd	s5,40(sp)
 a00293c:	ec5e                	sd	s7,24(sp)
 a00293e:	e862                	sd	s8,16(sp)
 a002940:	e466                	sd	s9,8(sp)
 a002942:	ec86                	sd	ra,88(sp)
 a002944:	8baa                	mv	s7,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:771
    uint32_t iteration = 0U;
 a002946:	4a81                	li	s5,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:769
    uint32_t alive = 0;
 a002948:	4a01                	li	s4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:767
    uint32_t * p_ddr_noncached = (uint32_t *)0x1400000000;
 a00294a:	148a                	slli	s1,s1,0x22
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:766
    uint32_t * p_ddr_cached = (uint32_t *)0x80000000;
 a00294c:	047e                	slli	s0,s0,0x1f
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:808
        if (((uint64_t)p_ddr_cached + ( 2 * pattern_length)) <  (LIBERO_SETTING_DDR_32_CACHE + size))
 a00294e:	7e890c13          	addi	s8,s2,2024 # 17e8 <SIZE_OF_COMMON_HART_MEM+0x7e8>
 a002952:	0209d993          	srli	s3,s3,0x20
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:824
        if(alive > 10000U)
 a002956:	710b0b13          	addi	s6,s6,1808 # 2710 <HEAP_SIZE+0x710>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:836
            alive_idx++;
            if(alive_idx >= 3U)
            {
                alive_idx = 0;
            }
            if(ddr_test == 2U)
 a00295a:	00028c97          	auipc	s9,0x28
 a00295e:	09ec8c93          	addi	s9,s9,158 # a02a9f8 <ddr_test>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:778
    while(iteration < no_of_iterations)
 a002962:	097af563          	bgeu	s5,s7,a0029ec <test_ddr+0xd2>
load_test_buffers():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:751
    pdma_transfer((uint64_t)g_test_buffer_cached, (uint64_t)p_cached_ddr, length,  PDMA_CHANNEL0_BASE_ADDRESS);
 a002966:	030006b7          	lui	a3,0x3000
 a00296a:	bf490613          	addi	a2,s2,-1036
 a00296e:	85a2                	mv	a1,s0
 a002970:	00009517          	auipc	a0,0x9
 a002974:	7a050513          	addi	a0,a0,1952 # a00c110 <__sbss_end>
 a002978:	fdffe097          	auipc	ra,0xfdffe
 a00297c:	b98080e7          	jalr	-1128(ra) # 8000510 <pdma_transfer>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:752
    pdma_transfer((uint64_t)g_test_buffer_not_cached, (uint64_t)p_not_cached_ddr, length,  PDMA_CHANNEL1_BASE_ADDRESS);
 a002980:	bf490613          	addi	a2,s2,-1036
 a002984:	85a6                	mv	a1,s1
 a002986:	030016b7          	lui	a3,0x3001
 a00298a:	0000a517          	auipc	a0,0xa
 a00298e:	37e50513          	addi	a0,a0,894 # a00cd08 <g_test_buffer_not_cached>
 a002992:	fdffe097          	auipc	ra,0xfdffe
 a002996:	b7e080e7          	jalr	-1154(ra) # 8000510 <pdma_transfer>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:753
    pdma_transfer_complete(PDMA_CHANNEL0_BASE_ADDRESS);
 a00299a:	03000537          	lui	a0,0x3000
 a00299e:	fdffe097          	auipc	ra,0xfdffe
 a0029a2:	bac080e7          	jalr	-1108(ra) # 800054a <pdma_transfer_complete>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:754
    pdma_transfer_complete(PDMA_CHANNEL1_BASE_ADDRESS);
 a0029a6:	03001537          	lui	a0,0x3001
 a0029aa:	fdffe097          	auipc	ra,0xfdffe
 a0029ae:	ba0080e7          	jalr	-1120(ra) # 800054a <pdma_transfer_complete>
test_ddr():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:784
        different = memcmp(g_test_buffer_cached, g_test_buffer_not_cached, pattern_length);
 a0029b2:	bf490613          	addi	a2,s2,-1036
 a0029b6:	0000a597          	auipc	a1,0xa
 a0029ba:	35258593          	addi	a1,a1,850 # a00cd08 <g_test_buffer_not_cached>
 a0029be:	00009517          	auipc	a0,0x9
 a0029c2:	75250513          	addi	a0,a0,1874 # a00c110 <__sbss_end>
 a0029c6:	2ba020ef          	jal	ra,a004c80 <memcmp>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:786
        if(different != 0)
 a0029ca:	e539                	bnez	a0,a002a18 <test_ddr+0xfe>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:808
        if (((uint64_t)p_ddr_cached + ( 2 * pattern_length)) <  (LIBERO_SETTING_DDR_32_CACHE + size))
 a0029cc:	018407b3          	add	a5,s0,s8
 a0029d0:	0337fc63          	bgeu	a5,s3,a002a08 <test_ddr+0xee>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:810
            p_ddr_cached += (pattern_length / sizeof(uint32_t));
 a0029d4:	bf490793          	addi	a5,s2,-1036
 a0029d8:	943e                	add	s0,s0,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:811
            p_ddr_noncached += (pattern_length / sizeof(uint32_t));
 a0029da:	94be                	add	s1,s1,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:823
        alive++;
 a0029dc:	2a05                	addiw	s4,s4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:824
        if(alive > 10000U)
 a0029de:	f94b72e3          	bgeu	s6,s4,a002962 <test_ddr+0x48>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:836
            if(ddr_test == 2U)
 a0029e2:	000cb703          	ld	a4,0(s9)
 a0029e6:	4789                	li	a5,2
 a0029e8:	02f71663          	bne	a4,a5,a002a14 <test_ddr+0xfa>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:841
            {
#ifdef DEBUG_DDR_INIT
            uprint(g_debug_uart, (const char*)"\r\nEnding ddr test. Press 0 to display the menu\r\n");
#endif
                return error;
 a0029ec:	4501                	li	a0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:846
            }
        }
    }
    return error;
}
 a0029ee:	60e6                	ld	ra,88(sp)
 a0029f0:	6446                	ld	s0,80(sp)
 a0029f2:	64a6                	ld	s1,72(sp)
 a0029f4:	6906                	ld	s2,64(sp)
 a0029f6:	79e2                	ld	s3,56(sp)
 a0029f8:	7a42                	ld	s4,48(sp)
 a0029fa:	7aa2                	ld	s5,40(sp)
 a0029fc:	7b02                	ld	s6,32(sp)
 a0029fe:	6be2                	ld	s7,24(sp)
 a002a00:	6c42                	ld	s8,16(sp)
 a002a02:	6ca2                	ld	s9,8(sp)
 a002a04:	6125                	addi	sp,sp,96
 a002a06:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:816
            p_ddr_noncached = (uint32_t *)0x1400000000;
 a002a08:	4495                	li	s1,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:815
            p_ddr_cached = (uint32_t *)0x80000000;
 a002a0a:	4405                	li	s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:817
            iteration++;
 a002a0c:	2a85                	addiw	s5,s5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:816
            p_ddr_noncached = (uint32_t *)0x1400000000;
 a002a0e:	148a                	slli	s1,s1,0x22
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:815
            p_ddr_cached = (uint32_t *)0x80000000;
 a002a10:	047e                	slli	s0,s0,0x1f
 a002a12:	b7e9                	j	a0029dc <test_ddr+0xc2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:826
            alive = 0;
 a002a14:	4a01                	li	s4,0
 a002a16:	b7b1                	j	a002962 <test_ddr+0x48>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_ddr_debug.c:805
            return error;
 a002a18:	4505                	li	a0,1
 a002a1a:	bfd1                	j	a0029ee <test_ddr+0xd4>

000000000a002a1c <io_mux_and_bank_config>:
io_mux_and_bank_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:219
 * io_mux_and_bank_config(void)
 * sets up the IOMUX and bank 2 and 4 pcodes and n codes
 * @return 0 => OK
 */
static uint8_t io_mux_and_bank_config(void)
{
 a002a1c:	1141                	addi	sp,sp,-16
 a002a1e:	e022                	sd	s0,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:233
     *
     * IOMUX6_CR Sets whether the MMC/SD Voltage select lines are inverted on
     * entry to the IOMUX structure
     *
     * */
    config_32_copy((void *)(&(SYSREG->IOMUX0_CR)),
 a002a20:	20002437          	lui	s0,0x20002
 a002a24:	4671                	li	a2,28
 a002a26:	82018593          	addi	a1,gp,-2016 # a007180 <__sdata_end>
 a002a2a:	20040513          	addi	a0,s0,512 # 20002200 <__l2_scratchpad_vma_end+0x15fca340>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:219
{
 a002a2e:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:233
    config_32_copy((void *)(&(SYSREG->IOMUX0_CR)),
 a002a30:	fdffe097          	auipc	ra,0xfdffe
 a002a34:	b6c080e7          	jalr	-1172(ra) # 800059c <config_32_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:265
        |      io_cfg_atp_en        |12             |      |
        |      io_cfg_lp_persist_en |13             |      |
        |      io_cfg_lp_bypass_en  |14             |      |
     * */

    config_32_copy((void *)(&(SYSREG->MSSIO_BANK4_IO_CFG_0_1_CR)),
 a002a38:	4671                	li	a2,28
 a002a3a:	87018593          	addi	a1,gp,-1936 # a0071d0 <mssio_bank4_io_config>
 a002a3e:	23440513          	addi	a0,s0,564
 a002a42:	fdffe097          	auipc	ra,0xfdffe
 a002a46:	b5a080e7          	jalr	-1190(ra) # 800059c <config_32_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:269
                &(mssio_bank4_io_config),
                sizeof(MSSIO_BANK4_CONFIG));

    config_32_copy((void *)(&(SYSREG->MSSIO_BANK2_IO_CFG_0_1_CR)),
 a002a4a:	25440513          	addi	a0,s0,596
 a002a4e:	03000613          	li	a2,48
 a002a52:	84018593          	addi	a1,gp,-1984 # a0071a0 <mssio_bank2_io_config>
 a002a56:	fdffe097          	auipc	ra,0xfdffe
 a002a5a:	b46080e7          	jalr	-1210(ra) # 800059c <config_32_copy>
set_bank2_and_bank4_volts():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:363
{

    switch(config)
    {
        default:
        SCB_REGS->MSSIO_BANK2_CFG_CR.MSSIO_BANK2_CFG_CR =\
 a002a5e:	00004797          	auipc	a5,0x4
 a002a62:	6e278793          	addi	a5,a5,1762 # a007140 <SCB_REGS>
 a002a66:	6398                	ld	a4,0(a5)
 a002a68:	000817b7          	lui	a5,0x81
 a002a6c:	90778793          	addi	a5,a5,-1785 # 80907 <HEAP_SIZE+0x7e907>
 a002a70:	1cf72223          	sw	a5,452(a4)
io_mux_and_bank_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:277
}
 a002a74:	60a2                	ld	ra,8(sp)
 a002a76:	6402                	ld	s0,0(sp)
set_bank2_and_bank4_volts():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:365
                    (uint32_t)LIBERO_SETTING_MSSIO_BANK2_CFG_CR;
        SCB_REGS->MSSIO_BANK4_CFG_CR.MSSIO_BANK4_CFG_CR =\
 a002a78:	000417b7          	lui	a5,0x41
 a002a7c:	a0d78793          	addi	a5,a5,-1523 # 40a0d <HEAP_SIZE+0x3ea0d>
 a002a80:	1cf72423          	sw	a5,456(a4)
io_mux_and_bank_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:277
}
 a002a84:	4501                	li	a0,0
 a002a86:	0141                	addi	sp,sp,16
 a002a88:	8082                	ret

000000000a002a8a <mssio_setup>:
mssio_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:206
{
 a002a8a:	1141                	addi	sp,sp,-16
 a002a8c:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:208
    ret_status = io_mux_and_bank_config();
 a002a8e:	f8fff0ef          	jal	ra,a002a1c <io_mux_and_bank_config>
set_bank2_and_bank4_volts():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:363
        SCB_REGS->MSSIO_BANK2_CFG_CR.MSSIO_BANK2_CFG_CR =\
 a002a92:	00004797          	auipc	a5,0x4
 a002a96:	6ae78793          	addi	a5,a5,1710 # a007140 <SCB_REGS>
 a002a9a:	6398                	ld	a4,0(a5)
 a002a9c:	000817b7          	lui	a5,0x81
 a002aa0:	90778793          	addi	a5,a5,-1785 # 80907 <HEAP_SIZE+0x7e907>
 a002aa4:	1cf72223          	sw	a5,452(a4)
mssio_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:211
}
 a002aa8:	60a2                	ld	ra,8(sp)
set_bank2_and_bank4_volts():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:365
        SCB_REGS->MSSIO_BANK4_CFG_CR.MSSIO_BANK4_CFG_CR =\
 a002aaa:	000417b7          	lui	a5,0x41
 a002aae:	a0d78793          	addi	a5,a5,-1523 # 40a0d <HEAP_SIZE+0x3ea0d>
 a002ab2:	1cf72423          	sw	a5,456(a4)
mssio_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:211
}
 a002ab6:	0141                	addi	sp,sp,16
 a002ab8:	8082                	ret

000000000a002aba <mss_set_gpio_interrupt_fab_cr>:
mss_set_gpio_interrupt_fab_cr():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:591
/***************************************************************************//**
 * See mss_io_config.h for details of how to use this function.
 */
__attribute__((weak)) void mss_set_gpio_interrupt_fab_cr(uint32_t reg_value)
{
    SYSREG->GPIO_INTERRUPT_FAB_CR = reg_value;
 a002aba:	200027b7          	lui	a5,0x20002
 a002abe:	cbe8                	sw	a0,84(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_io.c:592
}
 a002ac0:	8082                	ret

000000000a002ac2 <delay.constprop.1>:
delay():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:119
static inline void delay(uint32_t n)
 a002ac2:	1141                	addi	sp,sp,-16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:121
    volatile uint64_t cycles_end = rdcycle() + n ;
 a002ac4:	c00027f3          	rdcycle	a5
 a002ac8:	12c78793          	addi	a5,a5,300 # 2000212c <__l2_scratchpad_vma_end+0x15fca26c>
 a002acc:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:122
    while (rdcycle() < cycles_end)
 a002ace:	c0002773          	rdcycle	a4
 a002ad2:	67a2                	ld	a5,8(sp)
 a002ad4:	fef76de3          	bltu	a4,a5,a002ace <delay.constprop.1+0xc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:126
}
 a002ad8:	0141                	addi	sp,sp,16
 a002ada:	8082                	ret

000000000a002adc <mss_nwc_init>:
mss_nwc_init():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:60
 *   - SGMII
 *   - MSS IO
 * @return
 */
uint8_t mss_nwc_init(void)
{
 a002adc:	1101                	addi	sp,sp,-32
 a002ade:	ec06                	sd	ra,24(sp)
 a002ae0:	e822                	sd	s0,16(sp)
 a002ae2:	e426                	sd	s1,8(sp)
 a002ae4:	e04a                	sd	s2,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:89
     */

    /*
     * Set based on reference clock
     */
    set_RTC_divisor();
 a002ae6:	0e2000ef          	jal	ra,a002bc8 <set_RTC_divisor>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:94

    /*
     * SCB access settings
     */
    SCBCFG_REGS->TIMER.TIMER = MSS_SCB_ACCESS_CONFIG;
 a002aea:	0008a7b7          	lui	a5,0x8a
 a002aee:	37080737          	lui	a4,0x37080
 a002af2:	08078793          	addi	a5,a5,128 # 8a080 <HEAP_SIZE+0x88080>
 a002af6:	c71c                	sw	a5,8(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:109
     *                  may turn off the clock, but periodically should turn
     *                  back on to allow refresh of TMR registers inside
     *                  the corner block.
     *
     */
    SYSREG->DFIAPB_CR = 0x00000001U;
 a002af8:	200027b7          	lui	a5,0x20002
 a002afc:	4705                	li	a4,1
 a002afe:	08e7ac23          	sw	a4,152(a5) # 20002098 <__l2_scratchpad_vma_end+0x15fca1d8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:138
     * bit 3    CLKOUT
     * bit 2    PERSIST_ADD_CMD
     * bit 1    DATA_Lockdn
     * bit 0    ADD_CMD_Lockdn
     */
    CFG_DDR_SGMII_PHY->DDRPHY_STARTUP.DDRPHY_STARTUP =\
 a002b02:	003f27b7          	lui	a5,0x3f2
 a002b06:	20007737          	lui	a4,0x20007
 a002b0a:	f0078793          	addi	a5,a5,-256 # 3f1f00 <HEAP_SIZE+0x3eff00>
 a002b0e:	c71c                	sw	a5,8(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:145
    /* Enable all dynamic enables
       When in dynamic enable more, this allows:
       1. writing directly using SCB
       2. setting using RPC on a soft reset
     */
    CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL = (0x01U<< 10U) | (0x7FU<<0U);
 a002b10:	47f00713          	li	a4,1151
 a002b14:	200087b7          	lui	a5,0x20008
 a002b18:	c0e7ae23          	sw	a4,-996(a5) # 20007c1c <__l2_scratchpad_vma_end+0x15fcfd5c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:152
    /*
     * Configure IOMUX and I/O settings for bank 2 and 4
     */
    {
#ifdef MSSIO_SUPPORT
        error |= mssio_setup();
 a002b1c:	f6fff0ef          	jal	ra,a002a8a <mssio_setup>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:145
    CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL = (0x01U<< 10U) | (0x7FU<<0U);
 a002b20:	6485                	lui	s1,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:283
       mss_core_up          :1;
       mss_flash_valid      :1;
       mss_io_en            :1;
    */
     /* DCE:111, CORE_UP:1, FLASH_VALID:0, mss_io_en:0 */
    SCB_REGS->MSSIO_CONTROL_CR.MSSIO_CONTROL_CR =\
 a002b22:	20003437          	lui	s0,0x20003
 a002b26:	f0048793          	addi	a5,s1,-256 # f00 <SIZE_OF_COMMON_HART_MEM-0x100>
 a002b2a:	1af42e23          	sw	a5,444(s0) # 200031bc <__l2_scratchpad_vma_end+0x15fcb2fc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:287
            (0x07U<<8U)|(0x01U<<11U)|(0x00U<<12U)|(0x00U<<13U);
    delay(DELAY_CYCLES_500_NS);
    /* DCE:000, CORE_UP:1, FLASH_VALID:0, mss_io_en:0 */
    SCB_REGS->MSSIO_CONTROL_CR.MSSIO_CONTROL_CR =\
 a002b2e:	80048493          	addi	s1,s1,-2048
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:152
        error |= mssio_setup();
 a002b32:	892a                	mv	s2,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:285
    delay(DELAY_CYCLES_500_NS);
 a002b34:	f8fff0ef          	jal	ra,a002ac2 <delay.constprop.1>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:287
    SCB_REGS->MSSIO_CONTROL_CR.MSSIO_CONTROL_CR =\
 a002b38:	1a942e23          	sw	s1,444(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:289
            (0x00U<<8U)|(0x01U<<11U)|(0x00U<<12U)|(0x00U<<13U);
    delay(DELAY_CYCLES_500_NS);
 a002b3c:	f87ff0ef          	jal	ra,a002ac2 <delay.constprop.1>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:291
    /* DCE:000, CORE_UP:1, FLASH_VALID:1, mss_io_en:0 */
    SCB_REGS->MSSIO_CONTROL_CR.MSSIO_CONTROL_CR =\
 a002b40:	6789                	lui	a5,0x2
 a002b42:	80078793          	addi	a5,a5,-2048 # 1800 <SIZE_OF_COMMON_HART_MEM+0x800>
 a002b46:	1af42e23          	sw	a5,444(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:293
            (0x00U<<8U)|(0x01U<<11U)|(0x01U<<12U)|(0x00U<<13U);
    delay(DELAY_CYCLES_500_NS);
 a002b4a:	f79ff0ef          	jal	ra,a002ac2 <delay.constprop.1>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:295
    /* DCE:000, CORE_UP:1, FLASH_VALID:1, mss_io_en:1  */
    SCB_REGS->MSSIO_CONTROL_CR.MSSIO_CONTROL_CR =\
 a002b4e:	6791                	lui	a5,0x4
 a002b50:	80078793          	addi	a5,a5,-2048 # 3800 <HEAP_SIZE+0x1800>
 a002b54:	1af42e23          	sw	a5,444(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:304
     * Setup SGMII
     * The SGMII set-upset configures the external clock reference so this must
     * be called before configuring the MSS PLL
     */
    SIM_FEEDBACK0(2);
    sgmii_setup();
 a002b58:	348000ef          	jal	ra,a002ea0 <sgmii_setup>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:310

    /*
     * Setup the MSS PLL
     */
    SIM_FEEDBACK0(3);
    mss_pll_config();
 a002b5c:	1ca000ef          	jal	ra,a002d26 <mss_pll_config>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:313

    return error;
}
 a002b60:	60e2                	ld	ra,24(sp)
 a002b62:	6442                	ld	s0,16(sp)
 a002b64:	854a                	mv	a0,s2
 a002b66:	64a2                	ld	s1,8(sp)
 a002b68:	6902                	ld	s2,0(sp)
 a002b6a:	6105                	addi	sp,sp,32
 a002b6c:	8082                	ret

000000000a002b6e <ddr_report_progress>:
ddr_report_progress():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:382
 *  Application can create own function to show progress
 */
__attribute__((weak))  void ddr_report_progress(void)
{
    return;
}
 a002b6e:	8082                	ret

000000000a002b70 <mss_nwc_init_ddr>:
mss_nwc_init_ddr():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:322
{
 a002b70:	1101                	addi	sp,sp,-32
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:338
    ddr_status = ddr_state_machine(DDR_SS__INIT);
 a002b72:	4501                	li	a0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:322
{
 a002b74:	e822                	sd	s0,16(sp)
 a002b76:	e426                	sd	s1,8(sp)
 a002b78:	e04a                	sd	s2,0(sp)
 a002b7a:	ec06                	sd	ra,24(sp)
report_status_functions():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:371
        next_time = rdcycle() + DELAY_CYCLES_100MS;
 a002b7c:	03938937          	lui	s2,0x3938
mss_nwc_init_ddr():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:338
    ddr_status = ddr_state_machine(DDR_SS__INIT);
 a002b80:	fecfd0ef          	jal	ra,a00036c <ddr_state_machine>
 a002b84:	0005041b          	sext.w	s0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:339
    next_time = 0U;
 a002b88:	4481                	li	s1,0
report_status_functions():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:371
        next_time = rdcycle() + DELAY_CYCLES_100MS;
 a002b8a:	70090913          	addi	s2,s2,1792 # 3938700 <__sc_end+0x2936b00>
mss_nwc_init_ddr():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:340
    while((ddr_status & DDR_SETUP_DONE) != DDR_SETUP_DONE)
 a002b8e:	87a2                	mv	a5,s0
 a002b90:	8805                	andi	s0,s0,1
 a002b92:	cc01                	beqz	s0,a002baa <mss_nwc_init_ddr+0x3a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:352
}
 a002b94:	60e2                	ld	ra,24(sp)
 a002b96:	6442                	ld	s0,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:345
    if ((ddr_status & DDR_SETUP_FAIL) == DDR_SETUP_FAIL)
 a002b98:	0027f513          	andi	a0,a5,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:347
        error |= (0x1U << 2U);
 a002b9c:	00a03533          	snez	a0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:352
}
 a002ba0:	64a2                	ld	s1,8(sp)
 a002ba2:	6902                	ld	s2,0(sp)
 a002ba4:	050a                	slli	a0,a0,0x2
 a002ba6:	6105                	addi	sp,sp,32
 a002ba8:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:342
        ddr_status = ddr_state_machine(DDR_SS_MONITOR);
 a002baa:	4505                	li	a0,1
 a002bac:	fc0fd0ef          	jal	ra,a00036c <ddr_state_machine>
 a002bb0:	0005041b          	sext.w	s0,a0
report_status_functions():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:361
    if (next_time >= rdcycle())
 a002bb4:	c00027f3          	rdcycle	a5
 a002bb8:	fcf4ebe3          	bltu	s1,a5,a002b8e <mss_nwc_init_ddr+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:366
                ddr_report_progress();
 a002bbc:	fb3ff0ef          	jal	ra,a002b6e <ddr_report_progress>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_nwc_init.c:371
        next_time = rdcycle() + DELAY_CYCLES_100MS;
 a002bc0:	c00024f3          	rdcycle	s1
 a002bc4:	94ca                	add	s1,s1,s2
 a002bc6:	b7e1                	j	a002b8e <mss_nwc_init_ddr+0x1e>

000000000a002bc8 <set_RTC_divisor>:
set_RTC_divisor():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:82
 * Note: This will always be calculated so RTC clock is 1MHz.
 */
void set_RTC_divisor(void)
{

    SYSREG->RTC_CLOCK_CR &= ~(0x01U<<16); /* disable RTC clock */
 a002bc8:	200027b7          	lui	a5,0x20002
 a002bcc:	47d8                	lw	a4,12(a5)
 a002bce:	76c1                	lui	a3,0xffff0
 a002bd0:	16fd                	addi	a3,a3,-1
 a002bd2:	2701                	sext.w	a4,a4
 a002bd4:	8f75                	and	a4,a4,a3
 a002bd6:	c7d8                	sw	a4,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:84

    SYSREG->RTC_CLOCK_CR = (LIBERO_SETTING_MSS_EXT_SGMII_REF_CLK / \
 a002bd8:	07d00713          	li	a4,125
 a002bdc:	c7d8                	sw	a4,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:87
            LIBERO_SETTING_MSS_RTC_TOGGLE_CLK);

    SYSREG->RTC_CLOCK_CR |= (0x01U<<16); /* enable RTC clock */
 a002bde:	47d8                	lw	a4,12(a5)
 a002be0:	66c1                	lui	a3,0x10
 a002be2:	2701                	sext.w	a4,a4
 a002be4:	8f55                	or	a4,a4,a3
 a002be6:	c7d8                	sw	a4,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:89

}
 a002be8:	8082                	ret

000000000a002bea <sgmii_mux_config>:
sgmii_mux_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:306
 * @param option 1 => soft reset, load RPC settings
 *               0 => write values using SCB
 ******************************************************************************/
void sgmii_mux_config(uint8_t option)
{
    switch(option)
 a002bea:	4785                	li	a5,1
 a002bec:	00f50c63          	beq	a0,a5,a002c04 <sgmii_mux_config+0x1a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:318
                 * MSS Clock mux selections
                 *
                 * [31:0] SGMII_CLKMUX
                 */
                /* CFM_ETH - 0x3E200000 - - 0x08 */
                MSS_SCB_CFM_SGMII_MUX->SGMII_CLKMUX =\
 a002bf0:	3e2007b7          	lui	a5,0x3e200
 a002bf4:	4695                	li	a3,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:335
                 * [5:4]   en_rxmode_p
                 * [3:2]   en_term_p
                 * [1]     en_ins_hyst_p
                 * [0]     en_udrive_p
                 */
                MSS_SCB_CFM_SGMII_MUX->CLK_XCVR =\
 a002bf6:	670d                	lui	a4,0x3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:318
                MSS_SCB_CFM_SGMII_MUX->SGMII_CLKMUX =\
 a002bf8:	c794                	sw	a3,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:335
                MSS_SCB_CFM_SGMII_MUX->CLK_XCVR =\
 a002bfa:	c3070713          	addi	a4,a4,-976 # 2c30 <HEAP_SIZE+0xc30>
 a002bfe:	cb98                	sw	a4,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:357
                 *             11 => serdes_refclk_crn_mss<1>
                 *
                 *
                 */
                /* 0x05 => ref to SGMII and DDR */
                MSS_SCB_CFM_SGMII_MUX->RFCKMUX  =\
 a002c00:	c3d4                	sw	a3,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:359
                        LIBERO_SETTING_SGMII_REFCLKMUX;
                break;
 a002c02:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:366
        case RPC_REG_UPDATE:
            /*
             * set the NV map reset
             * This will load the APB registers, set via SGMII TIP.
             * */
            MSS_SCB_CFM_SGMII_MUX->SOFT_RESET = 1U;
 a002c04:	3e2007b7          	lui	a5,0x3e200
 a002c08:	c388                	sw	a0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:369
            break;
    }
}
 a002c0a:	8082                	ret

000000000a002c0c <flag_mss_pll_lock_error>:
flag_mss_pll_lock_error():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:504
 * Implement platform specific function for lock failure feedback
 *
 */
__attribute__((weak)) void flag_mss_pll_lock_error(void)
{
    ASSERT(0U);
 a002c0c:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:505
}
 a002c0e:	8082                	ret

000000000a002c10 <ddr_pll_config>:
ddr_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:514
 * @param option choose between SCB or RPC and soft reset  update method.
 */
void ddr_pll_config(REG_LOAD_METHOD option)
{

    switch(option)
 a002c10:	4605                	li	a2,1
 a002c12:	04c50b63          	beq	a0,a2,a002c68 <ddr_pll_config+0x58>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:524
             * the block. It is asserted at power up. When written is stays
             * asserted until written to 0.
             * First set periph_reset_b, than remove reset. As may be called
             * more than one.
             * */
            MSS_SCB_DDR_PLL->SOFT_RESET       = PLL_INIT_AND_OUT_OF_RESET;
 a002c16:	3e0107b7          	lui	a5,0x3e010
 a002c1a:	470d                	li	a4,3
 a002c1c:	c398                	sw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:526

            MSS_SCB_DDR_PLL->PLL_CTRL         = LIBERO_SETTING_DDR_PLL_CTRL & ~(PLL_CTRL_REG_POWERDOWN_B_MASK);
 a002c1e:	01000737          	lui	a4,0x1000
 a002c22:	03e70693          	addi	a3,a4,62 # 100003e <HEAP_SIZE+0xffe03e>
 a002c26:	c3d4                	sw	a3,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:536
             * This value is factory set, do not overwrite
             * MSS_SCB_DDR_PLL->PLL_CAL        = LIBERO_SETTING_MSS_PLL_CAL;
             *
             */

            MSS_SCB_DDR_PLL->PLL_REF_FB    = LIBERO_SETTING_DDR_PLL_REF_FB;
 a002c28:	50000693          	li	a3,1280
 a002c2c:	c794                	sw	a3,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:539


            MSS_SCB_DDR_PLL->PLL_DIV_0_1   = LIBERO_SETTING_DDR_PLL_DIV_0_1;
 a002c2e:	020006b7          	lui	a3,0x2000
 a002c32:	10068693          	addi	a3,a3,256 # 2000100 <__sc_end+0xffe500>
 a002c36:	cb94                	sw	a3,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:541

            MSS_SCB_DDR_PLL->PLL_DIV_2_3   = LIBERO_SETTING_DDR_PLL_DIV_2_3;
 a002c38:	10070693          	addi	a3,a4,256
 a002c3c:	cbd4                	sw	a3,20(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:544


            MSS_SCB_DDR_PLL->PLL_CTRL2     = LIBERO_SETTING_DDR_PLL_CTRL2;
 a002c3e:	6685                	lui	a3,0x1
 a002c40:	02068693          	addi	a3,a3,32 # 1020 <SIZE_OF_COMMON_HART_MEM+0x20>
 a002c44:	cf94                	sw	a3,24(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:546

            MSS_SCB_DDR_PLL->PLL_FRACN     = LIBERO_SETTING_DDR_PLL_FRACN;
 a002c46:	0007a623          	sw	zero,12(a5) # 3e01000c <__l2_scratchpad_vma_end+0x33fd814c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:547
            MSS_SCB_DDR_PLL->SSCG_REG_0    = LIBERO_SETTING_DDR_SSCG_REG_0;
 a002c4a:	0207a223          	sw	zero,36(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:548
            MSS_SCB_DDR_PLL->SSCG_REG_1    = LIBERO_SETTING_DDR_SSCG_REG_1;
 a002c4e:	0207a423          	sw	zero,40(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:550

            MSS_SCB_DDR_PLL->SSCG_REG_2    = LIBERO_SETTING_DDR_SSCG_REG_2;
 a002c52:	08000693          	li	a3,128
 a002c56:	d7d4                	sw	a3,44(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:555
            MSS_SCB_DDR_PLL->SSCG_REG_3    = LIBERO_SETTING_DDR_SSCG_REG_3;

            /* PLL phase registers */

            MSS_SCB_DDR_PLL->PLL_PHADJ     = LIBERO_SETTING_MSS_PLL_PHADJ;
 a002c58:	6691                	lui	a3,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:551
            MSS_SCB_DDR_PLL->SSCG_REG_3    = LIBERO_SETTING_DDR_SSCG_REG_3;
 a002c5a:	db90                	sw	a2,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:555
            MSS_SCB_DDR_PLL->PLL_PHADJ     = LIBERO_SETTING_MSS_PLL_PHADJ;
 a002c5c:	068d                	addi	a3,a3,3
 a002c5e:	d394                	sw	a3,32(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:557

            MSS_SCB_DDR_PLL->PLL_CTRL      = (LIBERO_SETTING_DDR_PLL_CTRL)\
 a002c60:	03f70713          	addi	a4,a4,63
 a002c64:	c3d8                	sw	a4,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:560
                    | 0x01U;  /* bit 0 == REG_POWERDOWN_B */

            break;
 a002c66:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:564

        case RPC_REG_UPDATE:
            /* CFG_DDR_SGMII_PHY->SOFT_RESET_MAIN_PLL; */
            CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN        =\
 a002c68:	00004797          	auipc	a5,0x4
 a002c6c:	4c878793          	addi	a5,a5,1224 # a007130 <CFG_DDR_SGMII_PHY>
 a002c70:	639c                	ld	a5,0(a5)
 a002c72:	01000737          	lui	a4,0x1000
 a002c76:	03f70693          	addi	a3,a4,63 # 100003f <HEAP_SIZE+0xffe03f>
 a002c7a:	08d7a223          	sw	a3,132(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:566
                                        LIBERO_SETTING_DDR_PLL_CTRL | 0x01U;
            CFG_DDR_SGMII_PHY->PLL_REF_FB_MAIN.PLL_REF_FB_MAIN      =\
 a002c7e:	50000693          	li	a3,1280
 a002c82:	08d7a423          	sw	a3,136(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:571
                                                LIBERO_SETTING_DDR_PLL_REF_FB;
            /* Read only in RPC
             * CFG_DDR_SGMII_PHY->PLL_FRACN_MAIN.PLL_FRACN_MAIN      =\
             *  LIBERO_SETTING_DDR_PLL_FRACN; */
            CFG_DDR_SGMII_PHY->PLL_DIV_0_1_MAIN.PLL_DIV_0_1_MAIN    =\
 a002c86:	020006b7          	lui	a3,0x2000
 a002c8a:	10068693          	addi	a3,a3,256 # 2000100 <__sc_end+0xffe500>
 a002c8e:	08d7a823          	sw	a3,144(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:573
                                                LIBERO_SETTING_DDR_PLL_DIV_0_1;
            CFG_DDR_SGMII_PHY->PLL_DIV_2_3_MAIN.PLL_DIV_2_3_MAIN  =\
 a002c92:	10070713          	addi	a4,a4,256
 a002c96:	08e7aa23          	sw	a4,148(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:575
                                                LIBERO_SETTING_DDR_PLL_DIV_2_3;
            CFG_DDR_SGMII_PHY->PLL_CTRL2_MAIN.PLL_CTRL2_MAIN      =\
 a002c9a:	6705                	lui	a4,0x1
 a002c9c:	02070713          	addi	a4,a4,32 # 1020 <SIZE_OF_COMMON_HART_MEM+0x20>
 a002ca0:	08e7ac23          	sw	a4,152(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:580
                                                   LIBERO_SETTING_DDR_PLL_CTRL2;
            /* Read only in RPC  todo: verify this is correct
             * CFG_DDR_SGMII_PHY->PLL_CAL_MAIN.PLL_CAL_MAIN  =\
             *                                   LIBERO_SETTING_DDR_PLL_CAL; */
            CFG_DDR_SGMII_PHY->PLL_PHADJ_MAIN.PLL_PHADJ_MAIN      =\
 a002ca4:	6715                	lui	a4,0x5
 a002ca6:	070d                	addi	a4,a4,3
 a002ca8:	0ae7a023          	sw	a4,160(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:584
                                                   LIBERO_SETTING_DDR_PLL_PHADJ;
            /*__I  CFG_DDR_SGMII_PHY_SSCG_REG_0_MAIN_TypeDef SSCG_REG_0_MAIN; */
            /*__I  CFG_DDR_SGMII_PHY_SSCG_REG_1_MAIN_TypeDef SSCG_REG_1_MAIN; */
            CFG_DDR_SGMII_PHY->SSCG_REG_2_MAIN.SSCG_REG_2_MAIN       =\
 a002cac:	08000713          	li	a4,128
 a002cb0:	0ae7a623          	sw	a4,172(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:592
            /*
             * set the NV map reset
             * This will load the APB registers, set via SGMII TIP.
             * */
            /* bit 0 == REG_POWERDOWN_B */
            MSS_SCB_DDR_PLL->SOFT_RESET  = PLL_INIT_AND_OUT_OF_RESET;
 a002cb4:	3e0107b7          	lui	a5,0x3e010
 a002cb8:	470d                	li	a4,3
 a002cba:	c398                	sw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:595
            break;
    }
}
 a002cbc:	8082                	ret

000000000a002cbe <ddr_pll_lock_scb>:
ddr_pll_lock_scb():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:606
 */
uint8_t ddr_pll_lock_scb(void)
{
    uint8_t result = 1U;
#ifndef RENODE_DEBUG
    if((MSS_SCB_DDR_PLL->PLL_CTRL & PLL_CTRL_LOCK_BIT) == PLL_CTRL_LOCK_BIT)
 a002cbe:	3e0107b7          	lui	a5,0x3e010
 a002cc2:	43c8                	lw	a0,4(a5)
 a002cc4:	2501                	sext.w	a0,a0
 a002cc6:	4195551b          	sraiw	a0,a0,0x19
 a002cca:	00154513          	xori	a0,a0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:614
    }
#else
    result = 0U;
#endif
    return (result);
}
 a002cce:	8905                	andi	a0,a0,1
 a002cd0:	8082                	ret

000000000a002cd2 <sgmii_pll_config_scb>:
sgmii_pll_config_scb():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:634
 *               0 => write values using SCB
 ******************************************************************************/
void sgmii_pll_config_scb(uint8_t option)
{

    switch(option)
 a002cd2:	4605                	li	a2,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:644
             * the block. It is asserted at power up. When written is stays
             * asserted until written to 0.
             * First set periph_reset_b, than remove reset. As may be called
             * more than one.
             * */
            MSS_SCB_SGMII_PLL->SOFT_RESET      = PLL_INIT_AND_OUT_OF_RESET;
 a002cd4:	3e0807b7          	lui	a5,0x3e080
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:634
    switch(option)
 a002cd8:	04c50563          	beq	a0,a2,a002d22 <sgmii_pll_config_scb+0x50>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:644
            MSS_SCB_SGMII_PLL->SOFT_RESET      = PLL_INIT_AND_OUT_OF_RESET;
 a002cdc:	470d                	li	a4,3
 a002cde:	c398                	sw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:646

            MSS_SCB_SGMII_PLL->PLL_CTRL      = LIBERO_SETTING_SGMII_PLL_CTRL & ~(PLL_CTRL_REG_POWERDOWN_B_MASK);
 a002ce0:	01000737          	lui	a4,0x1000
 a002ce4:	03e70693          	addi	a3,a4,62 # 100003e <HEAP_SIZE+0xffe03e>
 a002ce8:	c3d4                	sw	a3,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:656
             * This value is factory set, do not overwrite
             * MSS_SCB_SGMII_PLL->PLL_CAL        = LIBERO_SETTING_MSS_PLL_CAL;
             *
             */

            MSS_SCB_SGMII_PLL->PLL_REF_FB    = LIBERO_SETTING_SGMII_PLL_REF_FB;
 a002cea:	10000693          	li	a3,256
 a002cee:	c794                	sw	a3,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:659


            MSS_SCB_SGMII_PLL->PLL_DIV_0_1   = LIBERO_SETTING_SGMII_PLL_DIV_0_1;
 a002cf0:	10070693          	addi	a3,a4,256
 a002cf4:	cb94                	sw	a3,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:661

            MSS_SCB_SGMII_PLL->PLL_DIV_2_3   = LIBERO_SETTING_SGMII_PLL_DIV_2_3;
 a002cf6:	cbd4                	sw	a3,20(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:664


            MSS_SCB_SGMII_PLL->PLL_CTRL2     = LIBERO_SETTING_SGMII_PLL_CTRL2;
 a002cf8:	6685                	lui	a3,0x1
 a002cfa:	02068693          	addi	a3,a3,32 # 1020 <SIZE_OF_COMMON_HART_MEM+0x20>
 a002cfe:	cf94                	sw	a3,24(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:666

            MSS_SCB_SGMII_PLL->PLL_FRACN     = LIBERO_SETTING_SGMII_PLL_FRACN;
 a002d00:	0007a623          	sw	zero,12(a5) # 3e08000c <__l2_scratchpad_vma_end+0x3404814c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:667
            MSS_SCB_SGMII_PLL->SSCG_REG_0    = LIBERO_SETTING_SGMII_SSCG_REG_0;
 a002d04:	0207a223          	sw	zero,36(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:668
            MSS_SCB_SGMII_PLL->SSCG_REG_1    = LIBERO_SETTING_SGMII_SSCG_REG_1;
 a002d08:	0207a423          	sw	zero,40(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:670

            MSS_SCB_SGMII_PLL->SSCG_REG_2    = LIBERO_SETTING_SGMII_SSCG_REG_2;
 a002d0c:	46d1                	li	a3,20
 a002d0e:	d7d4                	sw	a3,44(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:675
            MSS_SCB_SGMII_PLL->SSCG_REG_3    = LIBERO_SETTING_SGMII_SSCG_REG_3;

            /* PLL phase registers */

            MSS_SCB_SGMII_PLL->PLL_PHADJ     = LIBERO_SETTING_SGMII_PLL_PHADJ;
 a002d10:	669d                	lui	a3,0x7
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:671
            MSS_SCB_SGMII_PLL->SSCG_REG_3    = LIBERO_SETTING_SGMII_SSCG_REG_3;
 a002d12:	db90                	sw	a2,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:675
            MSS_SCB_SGMII_PLL->PLL_PHADJ     = LIBERO_SETTING_SGMII_PLL_PHADJ;
 a002d14:	44368693          	addi	a3,a3,1091 # 7443 <HEAP_SIZE+0x5443>
 a002d18:	d394                	sw	a3,32(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:677

            MSS_SCB_SGMII_PLL->PLL_CTRL      = (LIBERO_SETTING_SGMII_PLL_CTRL)\
 a002d1a:	03f70713          	addi	a4,a4,63
 a002d1e:	c3d8                	sw	a4,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:680
                    | 0x01U;  /* bit 0 == REG_POWERDOWN_B */

            break;
 a002d20:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:688
            /*
             * set the NV map reset
             * This will load the APB registers, set via SGMII TIP.
             * */
            /* bit 0 == REG_POWERDOWN_B */
            MSS_SCB_SGMII_PLL->SOFT_RESET  = 0x01U;
 a002d22:	c388                	sw	a0,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:691
            break;
    }
}
 a002d24:	8082                	ret

000000000a002d26 <mss_pll_config>:
mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:401
{
 a002d26:	7179                	addi	sp,sp,-48
 a002d28:	f406                	sd	ra,40(sp)
 a002d2a:	f022                	sd	s0,32(sp)
 a002d2c:	ec26                	sd	s1,24(sp)
 a002d2e:	e84a                	sd	s2,16(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:403
    copy_switch_code(); /* copy switch code to RAM */
 a002d30:	fdffd097          	auipc	ra,0xfdffd
 a002d34:	6ec080e7          	jalr	1772(ra) # 800041c <copy_switch_code>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:405
    MSS_SCB_DDR_PLL->SOFT_RESET     = PLL_INIT_AND_OUT_OF_RESET;
 a002d38:	470d                	li	a4,3
 a002d3a:	3e0107b7          	lui	a5,0x3e010
 a002d3e:	c398                	sw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:406
    MSS_SCB_MSS_PLL->SOFT_RESET     = PLL_INIT_AND_OUT_OF_RESET;
 a002d40:	3e0017b7          	lui	a5,0x3e001
 a002d44:	c398                	sw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:431
    MSS_SCB_MSS_PLL->PLL_CTRL       = LIBERO_SETTING_MSS_PLL_CTRL & ~(PLL_CTRL_REG_POWERDOWN_B_MASK);
 a002d46:	01000737          	lui	a4,0x1000
 a002d4a:	03670693          	addi	a3,a4,54 # 1000036 <HEAP_SIZE+0xffe036>
 a002d4e:	c3d4                	sw	a3,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:440
    MSS_SCB_MSS_PLL->PLL_REF_FB     = LIBERO_SETTING_MSS_PLL_REF_FB;
 a002d50:	50000693          	li	a3,1280
 a002d54:	c794                	sw	a3,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:442
    MSS_SCB_MSS_PLL->PLL_DIV_0_1    = LIBERO_SETTING_MSS_PLL_DIV_0_1;
 a002d56:	10070713          	addi	a4,a4,256
 a002d5a:	cb98                	sw	a4,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:444
    MSS_SCB_MSS_PLL->PLL_DIV_2_3    = LIBERO_SETTING_MSS_PLL_DIV_2_3;
 a002d5c:	4b000737          	lui	a4,0x4b000
 a002d60:	30070713          	addi	a4,a4,768 # 4b000300 <__l2_scratchpad_vma_end+0x40fc8440>
 a002d64:	cbd8                	sw	a4,20(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:446
    MSS_SCB_MSS_PLL->PLL_CTRL2      = LIBERO_SETTING_MSS_PLL_CTRL2;
 a002d66:	6705                	lui	a4,0x1
 a002d68:	02070713          	addi	a4,a4,32 # 1020 <SIZE_OF_COMMON_HART_MEM+0x20>
 a002d6c:	cf98                	sw	a4,24(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:448
    MSS_SCB_MSS_PLL->PLL_FRACN      = LIBERO_SETTING_MSS_PLL_FRACN;
 a002d6e:	0007a623          	sw	zero,12(a5) # 3e00100c <__l2_scratchpad_vma_end+0x33fc914c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:449
    MSS_SCB_MSS_PLL->SSCG_REG_0     = LIBERO_SETTING_MSS_SSCG_REG_0;
 a002d72:	0207a223          	sw	zero,36(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:450
    MSS_SCB_MSS_PLL->SSCG_REG_1     = LIBERO_SETTING_MSS_SSCG_REG_1;
 a002d76:	0207a423          	sw	zero,40(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:452
    MSS_SCB_MSS_PLL->SSCG_REG_2     = LIBERO_SETTING_MSS_SSCG_REG_2;
 a002d7a:	06000713          	li	a4,96
 a002d7e:	d7d8                	sw	a4,44(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:453
    MSS_SCB_MSS_PLL->SSCG_REG_3     = LIBERO_SETTING_MSS_SSCG_REG_3;
 a002d80:	4705                	li	a4,1
 a002d82:	db98                	sw	a4,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:456
    MSS_SCB_MSS_PLL->PLL_PHADJ      = LIBERO_SETTING_MSS_PLL_PHADJ;
 a002d84:	6711                	lui	a4,0x4
 a002d86:	070d                	addi	a4,a4,3
 a002d88:	d398                	sw	a4,32(a5)
mss_mux_pre_mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:121
    MSS_SCB_CFM_MSS_MUX->PLL_CKMUX = LIBERO_SETTING_MSS_PLL_CKMUX;
 a002d8a:	3e0027b7          	lui	a5,0x3e002
 a002d8e:	15500713          	li	a4,341
 a002d92:	c798                	sw	a4,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:160
    MSS_SCB_CFM_SGMII_MUX->CLK_XCVR         = LIBERO_SETTING_SGMII_CLK_XCVR;
 a002d94:	670d                	lui	a4,0x3
 a002d96:	c3070713          	addi	a4,a4,-976 # 2c30 <HEAP_SIZE+0xc30>
 a002d9a:	3e2006b7          	lui	a3,0x3e200
 a002d9e:	ca98                	sw	a4,16(a3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:185
    MSS_SCB_CFM_MSS_MUX->BCLKMUX        =   LIBERO_SETTING_MSS_BCLKMUX;
 a002da0:	20800713          	li	a4,520
 a002da4:	c3d8                	sw	a4,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:188
    MSS_SCB_CFM_MSS_MUX->FMETER_ADDR    =   LIBERO_SETTING_MSS_FMETER_ADDR;
 a002da6:	0007aa23          	sw	zero,20(a5) # 3e002014 <__l2_scratchpad_vma_end+0x33fca154>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:190
    MSS_SCB_CFM_MSS_MUX->FMETER_DATAW   =   LIBERO_SETTING_MSS_FMETER_DATAW;
 a002daa:	0007ac23          	sw	zero,24(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:192
    MSS_SCB_CFM_MSS_MUX->FMETER_DATAR   =   LIBERO_SETTING_MSS_FMETER_DATAR;
 a002dae:	0007ae23          	sw	zero,28(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:198
    for(i = 0U; i < 400U; i++)
 a002db2:	c402                	sw	zero,8(sp)
 a002db4:	18f00713          	li	a4,399
 a002db8:	47a2                	lw	a5,8(sp)
 a002dba:	2781                	sext.w	a5,a5
 a002dbc:	06f77163          	bgeu	a4,a5,a002e1e <mss_pll_config+0xf8>
mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:465
    MSS_SCB_MSS_PLL->PLL_CTRL       = (LIBERO_SETTING_MSS_PLL_CTRL) | 0x01U;
 a002dc0:	010007b7          	lui	a5,0x1000
 a002dc4:	03778693          	addi	a3,a5,55 # 1000037 <HEAP_SIZE+0xffe037>
 a002dc8:	3e001737          	lui	a4,0x3e001
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:471
    volatile uint32_t timer_out=0x00FFFFFFU;
 a002dcc:	17fd                	addi	a5,a5,-1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:465
    MSS_SCB_MSS_PLL->PLL_CTRL       = (LIBERO_SETTING_MSS_PLL_CTRL) | 0x01U;
 a002dce:	c354                	sw	a3,4(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:471
    volatile uint32_t timer_out=0x00FFFFFFU;
 a002dd0:	c23e                	sw	a5,4(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:472
    while((MSS_SCB_MSS_PLL->PLL_CTRL & PLL_CTRL_LOCK_BIT) == 0U)
 a002dd2:	3e001937          	lui	s2,0x3e001
 a002dd6:	020004b7          	lui	s1,0x2000
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:483
            timer_out=0x00FFFFFFU;
 a002dda:	843e                	mv	s0,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:472
    while((MSS_SCB_MSS_PLL->PLL_CTRL & PLL_CTRL_LOCK_BIT) == 0U)
 a002ddc:	00492783          	lw	a5,4(s2) # 3e001004 <__l2_scratchpad_vma_end+0x33fc9144>
 a002de0:	2781                	sext.w	a5,a5
 a002de2:	8fe5                	and	a5,a5,s1
 a002de4:	c7a1                	beqz	a5,a002e2c <mss_pll_config+0x106>
mss_mux_post_mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:230
    SYSREG->ENVM_CR = LIBERO_SETTING_MSS_ENVM_CR;
 a002de6:	400507b7          	lui	a5,0x40050
 a002dea:	20002737          	lui	a4,0x20002
 a002dee:	0795                	addi	a5,a5,5
 a002df0:	0af72c23          	sw	a5,184(a4) # 200020b8 <__l2_scratchpad_vma_end+0x15fca1f8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:232
    mb();  /* make sure we change clock in eNVM first so ready by the time we
 a002df4:	0ff0000f          	fence
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:240
    volatile uint32_t wait_for_true = 0U;
 a002df8:	c602                	sw	zero,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:241
    while ((SYSREG->ENVM_CR & ENVM_CR_CLOCK_OKAY_MASK) !=\
 a002dfa:	0b872783          	lw	a5,184(a4)
 a002dfe:	0407f793          	andi	a5,a5,64
 a002e02:	c3a1                	beqz	a5,a002e42 <mss_pll_config+0x11c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:268
  SYSREG->CLOCK_CONFIG_CR = LIBERO_SETTING_MSS_CLOCK_CONFIG_CR;
 a002e04:	02400793          	li	a5,36
mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:494
}
 a002e08:	7402                	ld	s0,32(sp)
mss_mux_post_mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:268
  SYSREG->CLOCK_CONFIG_CR = LIBERO_SETTING_MSS_CLOCK_CONFIG_CR;
 a002e0a:	c71c                	sw	a5,8(a4)
mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:494
}
 a002e0c:	70a2                	ld	ra,40(sp)
 a002e0e:	64e2                	ld	s1,24(sp)
 a002e10:	6942                	ld	s2,16(sp)
mss_mux_post_mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:291
    MSS_SCB_CFM_MSS_MUX->MSSCLKMUX   = LIBERO_SETTING_MSS_MSSCLKMUX;
 a002e12:	3e0027b7          	lui	a5,0x3e002
 a002e16:	470d                	li	a4,3
 a002e18:	c7d8                	sw	a4,12(a5)
mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:494
}
 a002e1a:	6145                	addi	sp,sp,48
mss_mux_post_mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:296
    set_RTC_divisor();
 a002e1c:	b375                	j	a002bc8 <set_RTC_divisor>
mss_mux_pre_mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:200
        i++;
 a002e1e:	47a2                	lw	a5,8(sp)
 a002e20:	2785                	addiw	a5,a5,1
 a002e22:	c43e                	sw	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:198
    for(i = 0U; i < 400U; i++)
 a002e24:	47a2                	lw	a5,8(sp)
 a002e26:	2785                	addiw	a5,a5,1
 a002e28:	c43e                	sw	a5,8(sp)
 a002e2a:	b779                	j	a002db8 <mss_pll_config+0x92>
mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:477
        if (timer_out != 0U)
 a002e2c:	4792                	lw	a5,4(sp)
 a002e2e:	2781                	sext.w	a5,a5
 a002e30:	c789                	beqz	a5,a002e3a <mss_pll_config+0x114>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:479
            timer_out--;
 a002e32:	4792                	lw	a5,4(sp)
 a002e34:	37fd                	addiw	a5,a5,-1
 a002e36:	c23e                	sw	a5,4(sp)
 a002e38:	b755                	j	a002ddc <mss_pll_config+0xb6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:483
            timer_out=0x00FFFFFFU;
 a002e3a:	c222                	sw	s0,4(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:484
            flag_mss_pll_lock_error();
 a002e3c:	dd1ff0ef          	jal	ra,a002c0c <flag_mss_pll_lock_error>
 a002e40:	bf71                	j	a002ddc <mss_pll_config+0xb6>
mss_mux_post_mss_pll_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_pll.c:247
        wait_for_true++; /* need something here to stop debugger freezing */
 a002e42:	47b2                	lw	a5,12(sp)
 a002e44:	2785                	addiw	a5,a5,1
 a002e46:	c63e                	sw	a5,12(sp)
 a002e48:	bf4d                	j	a002dfa <mss_pll_config+0xd4>

000000000a002e4a <setup_sgmii_rpc_per_config>:
setup_sgmii_rpc_per_config():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:409
 * setup_sgmii_rpc_per_config
 * Configures SGMII RPC TIP registers
 */
static void setup_sgmii_rpc_per_config(void)
{
    CFG_DDR_SGMII_PHY->SGMII_MODE.SGMII_MODE    = (LIBERO_SETTING_SGMII_MODE & ~REG_CDR_MOVE_STEP);
 a002e4a:	00004797          	auipc	a5,0x4
 a002e4e:	2e678793          	addi	a5,a5,742 # a007130 <CFG_DDR_SGMII_PHY>
 a002e52:	639c                	ld	a5,0(a5)
 a002e54:	6705                	lui	a4,0x1
 a002e56:	97ba                	add	a5,a5,a4
 a002e58:	0880f737          	lui	a4,0x880f
 a002e5c:	2ff70713          	addi	a4,a4,767 # 880f2ff <__l2lim_end+0x7cf2ff>
 a002e60:	c0e7a223          	sw	a4,-1020(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:410
    CFG_DDR_SGMII_PHY->CH0_CNTL.CH0_CNTL        = LIBERO_SETTING_CH0_CNTL;
 a002e64:	37f07737          	lui	a4,0x37f07
 a002e68:	77070713          	addi	a4,a4,1904 # 37f07770 <__l2_scratchpad_vma_end+0x2decf8b0>
 a002e6c:	c0e7a623          	sw	a4,-1012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:411
    CFG_DDR_SGMII_PHY->CH1_CNTL.CH1_CNTL        = LIBERO_SETTING_CH1_CNTL;
 a002e70:	c0e7a823          	sw	a4,-1008(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:412
    CFG_DDR_SGMII_PHY->RECAL_CNTL.RECAL_CNTL    = LIBERO_SETTING_RECAL_CNTL;
 a002e74:	6709                	lui	a4,0x2
 a002e76:	0c870713          	addi	a4,a4,200 # 20c8 <HEAP_SIZE+0xc8>
 a002e7a:	c0e7aa23          	sw	a4,-1004(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:413
    CFG_DDR_SGMII_PHY->CLK_CNTL.CLK_CNTL        = LIBERO_SETTING_CLK_CNTL;
 a002e7e:	f0005737          	lui	a4,0xf0005
 a002e82:	0cc70713          	addi	a4,a4,204 # fffffffff00050cc <__l2_scratchpad_vma_end+0xffffffffe5fcd20c>
 a002e86:	c0e7ac23          	sw	a4,-1000(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:415
    /* ibuffmx_p and _n rx1, bit 22 and 23 , rx0, bit 20 and 21 */
    CFG_DDR_SGMII_PHY->SPARE_CNTL.SPARE_CNTL    = LIBERO_SETTING_SPARE_CNTL;
 a002e8a:	ff000737          	lui	a4,0xff000
 a002e8e:	c2e7a223          	sw	a4,-988(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:416
    CFG_DDR_SGMII_PHY->PLL_CNTL.PLL_CNTL        = LIBERO_SETTING_PLL_CNTL;
 a002e92:	80140737          	lui	a4,0x80140
 a002e96:	10170713          	addi	a4,a4,257 # ffffffff80140101 <__l2_scratchpad_vma_end+0xffffffff76108241>
 a002e9a:	c0e7a423          	sw	a4,-1016(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:417
}
 a002e9e:	8082                	ret

000000000a002ea0 <sgmii_setup>:
sgmii_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:51
{
 a002ea0:	7139                	addi	sp,sp,-64
 a002ea2:	f822                	sd	s0,48(sp)
 a002ea4:	f426                	sd	s1,40(sp)
 a002ea6:	f04a                	sd	s2,32(sp)
 a002ea8:	ec4e                	sd	s3,24(sp)
sgmii_channel_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:367
            if ( (CFG_DDR_SGMII_PHY->SPARE_STAT.SPARE_STAT & ARO_REF_PCODE_MASK) > ARO_REF_PCODE_REVC_THRESHOLD )
 a002eaa:	6405                	lui	s0,0x1
set_early_late_thresholds():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:652

    /*
     * Set P values
     */
    p_eye_value = (uint32_t)(p_early_threshold << SHIFT_TO_REG_RX0_EYEWIDTH);
    CFG_DDR_SGMII_PHY->CH0_CNTL.CH0_CNTL        = ((LIBERO_SETTING_CH0_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX0_EN_FLAG_N;
 a002eac:	b7d074b7          	lui	s1,0xb7d07
sgmii_channel_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:379
                CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL  = (1U << 14U)|(1U << 13U)|(0x7FU<<0U);
 a002eb0:	6919                	lui	s2,0x6
set_early_late_thresholds():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:652
    CFG_DDR_SGMII_PHY->CH0_CNTL.CH0_CNTL        = ((LIBERO_SETTING_CH0_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX0_EN_FLAG_N;
 a002eb2:	b7b079b7          	lui	s3,0xb7b07
sgmii_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:51
{
 a002eb6:	e852                	sd	s4,16(sp)
 a002eb8:	fc06                	sd	ra,56(sp)
 a002eba:	e456                	sd	s5,8(sp)
set_early_late_thresholds():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:652
    CFG_DDR_SGMII_PHY->CH0_CNTL.CH0_CNTL        = ((LIBERO_SETTING_CH0_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX0_EN_FLAG_N;
 a002ebc:	77048493          	addi	s1,s1,1904 # ffffffffb7d07770 <__l2_scratchpad_vma_end+0xffffffffadccf8b0>
sgmii_channel_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:379
                CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL  = (1U << 14U)|(1U << 13U)|(0x7FU<<0U);
 a002ec0:	07f90913          	addi	s2,s2,127 # 607f <HEAP_SIZE+0x407f>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:359
            if(timer_out >= 0xFFFU)
 a002ec4:	ffe40a13          	addi	s4,s0,-2 # ffe <SIZE_OF_COMMON_HART_MEM-0x2>
set_early_late_thresholds():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:652
    CFG_DDR_SGMII_PHY->CH0_CNTL.CH0_CNTL        = ((LIBERO_SETTING_CH0_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX0_EN_FLAG_N;
 a002ec8:	77098993          	addi	s3,s3,1904 # ffffffffb7b07770 <__l2_scratchpad_vma_end+0xffffffffadacf8b0>
sgmii_channel_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:98 (discriminator 1)
    switch(sgmii_training_state)
 a002ecc:	00009797          	auipc	a5,0x9
 a002ed0:	20c78793          	addi	a5,a5,524 # a00c0d8 <sgmii_training_state.14156>
 a002ed4:	4398                	lw	a4,0(a5)
 a002ed6:	47b9                	li	a5,14
 a002ed8:	04e7ea63          	bltu	a5,a4,a002f2c <sgmii_setup+0x8c>
 a002edc:	00009797          	auipc	a5,0x9
 a002ee0:	1fc7e783          	lwu	a5,508(a5) # a00c0d8 <sgmii_training_state.14156>
 a002ee4:	00003717          	auipc	a4,0x3
 a002ee8:	60c70713          	addi	a4,a4,1548 # a0064f0 <ddr_test_pattern+0xc00>
 a002eec:	078a                	slli	a5,a5,0x2
 a002eee:	97ba                	add	a5,a5,a4
 a002ef0:	439c                	lw	a5,0(a5)
 a002ef2:	97ba                	add	a5,a5,a4
 a002ef4:	8782                	jr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:101
            status = SGMII_IN_SETUP;
 a002ef6:	4a85                	li	s5,1
 a002ef8:	00004797          	auipc	a5,0x4
 a002efc:	2757a623          	sw	s5,620(a5) # a007164 <status.14157>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:102
            CFG_DDR_SGMII_PHY->SOFT_RESET_SGMII.SOFT_RESET_SGMII = \
 a002f00:	00004797          	auipc	a5,0x4
 a002f04:	23078793          	addi	a5,a5,560 # a007130 <CFG_DDR_SGMII_PHY>
 a002f08:	639c                	ld	a5,0(a5)
 a002f0a:	10100713          	li	a4,257
 a002f0e:	97a2                	add	a5,a5,s0
 a002f10:	c0e7a023          	sw	a4,-1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:104
            CFG_DDR_SGMII_PHY->SOFT_RESET_SGMII.SOFT_RESET_SGMII = 1U;
 a002f14:	c157a023          	sw	s5,-1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:105
            setup_sgmii_rpc_per_config();         /* load RPC SGMII_MODE register ext */
 a002f18:	f33ff0ef          	jal	ra,a002e4a <setup_sgmii_rpc_per_config>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:112
            IOSCB_BANK_CNTL_SGMII->soft_reset = 1U;  /* DPC_BITS NV_MAP  reset */
 a002f1c:	3e4007b7          	lui	a5,0x3e400
 a002f20:	0157a023          	sw	s5,0(a5) # 3e400000 <__l2_scratchpad_vma_end+0x343c8140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:113
            sgmii_training_state = SGMII_IO_EN;
 a002f24:	00009797          	auipc	a5,0x9
 a002f28:	1b57aa23          	sw	s5,436(a5) # a00c0d8 <sgmii_training_state.14156>
sgmii_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:58
        while (sgmii_channel_setup() != 0)
 a002f2c:	00004797          	auipc	a5,0x4
 a002f30:	23878793          	addi	a5,a5,568 # a007164 <status.14157>
 a002f34:	439c                	lw	a5,0(a5)
 a002f36:	fbd9                	bnez	a5,a002ecc <sgmii_setup+0x2c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:75
}
 a002f38:	70e2                	ld	ra,56(sp)
 a002f3a:	7442                	ld	s0,48(sp)
 a002f3c:	74a2                	ld	s1,40(sp)
 a002f3e:	7902                	ld	s2,32(sp)
 a002f40:	69e2                	ld	s3,24(sp)
 a002f42:	6a42                	ld	s4,16(sp)
 a002f44:	6aa2                	ld	s5,8(sp)
 a002f46:	4501                	li	a0,0
 a002f48:	6121                	addi	sp,sp,64
 a002f4a:	8082                	ret
sgmii_channel_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:123
            timer_out++;
 a002f4c:	00009797          	auipc	a5,0x9
 a002f50:	19478793          	addi	a5,a5,404 # a00c0e0 <timer_out.14158>
 a002f54:	439c                	lw	a5,0(a5)
 a002f56:	2785                	addiw	a5,a5,1
 a002f58:	00009717          	auipc	a4,0x9
 a002f5c:	18f72423          	sw	a5,392(a4) # a00c0e0 <timer_out.14158>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:124
            if((CFG_DDR_SGMII_PHY->PVT_STAT.PVT_STAT & (0x01U<<6U)) != 0U)
 a002f60:	00004797          	auipc	a5,0x4
 a002f64:	1d078793          	addi	a5,a5,464 # a007130 <CFG_DDR_SGMII_PHY>
 a002f68:	639c                	ld	a5,0(a5)
 a002f6a:	97a2                	add	a5,a5,s0
 a002f6c:	c207a783          	lw	a5,-992(a5)
 a002f70:	0407f793          	andi	a5,a5,64
 a002f74:	dfc5                	beqz	a5,a002f2c <sgmii_setup+0x8c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:126
                timer_out=0U;
 a002f76:	00009797          	auipc	a5,0x9
 a002f7a:	1607a523          	sw	zero,362(a5) # a00c0e0 <timer_out.14158>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:127
                sgmii_training_state = SGMII_RAMP_TIMER;
 a002f7e:	4789                	li	a5,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:349
                sgmii_training_state = SGMII_WAIT_10MS;
 a002f80:	00009717          	auipc	a4,0x9
 a002f84:	14f72c23          	sw	a5,344(a4) # a00c0d8 <sgmii_training_state.14156>
 a002f88:	b755                	j	a002f2c <sgmii_setup+0x8c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:141
            timer_out++;
 a002f8a:	00009797          	auipc	a5,0x9
 a002f8e:	15678793          	addi	a5,a5,342 # a00c0e0 <timer_out.14158>
 a002f92:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:142
            if(timer_out >= 0xFU)
 a002f94:	4739                	li	a4,14
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:141
            timer_out++;
 a002f96:	0017869b          	addiw	a3,a5,1
 a002f9a:	87b6                	mv	a5,a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:142
            if(timer_out >= 0xFU)
 a002f9c:	00d76763          	bltu	a4,a3,a002faa <sgmii_setup+0x10a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:358
            timer_out++;
 a002fa0:	00009717          	auipc	a4,0x9
 a002fa4:	14f72023          	sw	a5,320(a4) # a00c0e0 <timer_out.14158>
 a002fa8:	b751                	j	a002f2c <sgmii_setup+0x8c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:144
                timer_out=0U;
 a002faa:	00009797          	auipc	a5,0x9
 a002fae:	1207ab23          	sw	zero,310(a5) # a00c0e0 <timer_out.14158>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:145
                sgmii_training_state = SGMII_IO_SETUP;
 a002fb2:	478d                	li	a5,3
 a002fb4:	b7f1                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:164
            SCB_REGS->MSS_RESET_CR.MSS_RESET_CR = 0;
 a002fb6:	00004797          	auipc	a5,0x4
 a002fba:	18a78793          	addi	a5,a5,394 # a007140 <SCB_REGS>
 a002fbe:	639c                	ld	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:181
            IOSCB_DLL_SGMII->soft_reset = (0x01U << 0x00U);  /*  reset sgmii DLL */
 a002fc0:	3e100737          	lui	a4,0x3e100
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:214
                CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL        = (0x01U<< 10U) | (0x7FU<<0U);
 a002fc4:	47f00693          	li	a3,1151
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:164
            SCB_REGS->MSS_RESET_CR.MSS_RESET_CR = 0;
 a002fc8:	1007a023          	sw	zero,256(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:181
            IOSCB_DLL_SGMII->soft_reset = (0x01U << 0x00U);  /*  reset sgmii DLL */
 a002fcc:	4785                	li	a5,1
 a002fce:	c31c                	sw	a5,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:200
                SGMIIPHY_LANE01->soft_reset = 0x000000001U;
 a002fd0:	36500737          	lui	a4,0x36500
 a002fd4:	c31c                	sw	a5,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:202
                SGMIIPHY_LANE23->soft_reset = 0x000000001U;
 a002fd6:	36510737          	lui	a4,0x36510
 a002fda:	c31c                	sw	a5,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:214
                CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL        = (0x01U<< 10U) | (0x7FU<<0U);
 a002fdc:	00004717          	auipc	a4,0x4
 a002fe0:	15470713          	addi	a4,a4,340 # a007130 <CFG_DDR_SGMII_PHY>
 a002fe4:	6318                	ld	a4,0(a4)
 a002fe6:	9722                	add	a4,a4,s0
 a002fe8:	c0d72e23          	sw	a3,-996(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:216
                CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL        = (0x7FU<<0U);
 a002fec:	07f00693          	li	a3,127
 a002ff0:	c0d72e23          	sw	a3,-996(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:219
                IOSCB_IO_CALIB_SGMII->SOFT_RESET_IOCALIB    = 0x1U;
 a002ff4:	00004717          	auipc	a4,0x4
 a002ff8:	15c70713          	addi	a4,a4,348 # a007150 <IOSCB_IO_CALIB_SGMII>
 a002ffc:	6318                	ld	a4,0(a4)
 a002ffe:	c31c                	sw	a5,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:221
                IOSCB_IO_CALIB_SGMII->SOFT_RESET_IOCALIB    = 0x0U;
 a003000:	00072023          	sw	zero,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:223
            sgmii_training_state = SGMII_WAIT_FOR_CALIB_COMPLETE;
 a003004:	4791                	li	a5,4
 a003006:	bfad                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:238
            if((CFG_DDR_SGMII_PHY->PVT_STAT.PVT_STAT & (1U << 14U)) == (1U << 14U))
 a003008:	00004797          	auipc	a5,0x4
 a00300c:	12878793          	addi	a5,a5,296 # a007130 <CFG_DDR_SGMII_PHY>
 a003010:	639c                	ld	a5,0(a5)
 a003012:	97a2                	add	a5,a5,s0
 a003014:	c207a783          	lw	a5,-992(a5)
 a003018:	03179713          	slli	a4,a5,0x31
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:240
                sgmii_training_state = SGMII_ASSERT_CALIB_LOCK;
 a00301c:	4795                	li	a5,5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:238
            if((CFG_DDR_SGMII_PHY->PVT_STAT.PVT_STAT & (1U << 14U)) == (1U << 14U))
 a00301e:	f60741e3          	bltz	a4,a002f80 <sgmii_setup+0xe0>
 a003022:	b729                	j	a002f2c <sgmii_setup+0x8c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:250
            CFG_DDR_SGMII_PHY->PVT_STAT.PVT_STAT |= 0x40000000UL;
 a003024:	00004797          	auipc	a5,0x4
 a003028:	10c78793          	addi	a5,a5,268 # a007130 <CFG_DDR_SGMII_PHY>
 a00302c:	6398                	ld	a4,0(a5)
 a00302e:	400006b7          	lui	a3,0x40000
 a003032:	9722                	add	a4,a4,s0
 a003034:	c2072783          	lw	a5,-992(a4)
 a003038:	2781                	sext.w	a5,a5
 a00303a:	8fd5                	or	a5,a5,a3
 a00303c:	c2f72023          	sw	a5,-992(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:251
            IOSCB_IO_CALIB_SGMII->IOC_REG0       |= (0x01U<<14U);
 a003040:	00004797          	auipc	a5,0x4
 a003044:	11078793          	addi	a5,a5,272 # a007150 <IOSCB_IO_CALIB_SGMII>
 a003048:	6398                	ld	a4,0(a5)
 a00304a:	6691                	lui	a3,0x4
 a00304c:	435c                	lw	a5,4(a4)
 a00304e:	2781                	sext.w	a5,a5
 a003050:	8fd5                	or	a5,a5,a3
 a003052:	c35c                	sw	a5,4(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:252
            sgmii_training_state = SGMII_SET_UP_PLL;
 a003054:	4799                	li	a5,6
 a003056:	b72d                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:262
            sgmii_mux_config(RPC_REG_UPDATE);
 a003058:	4505                	li	a0,1
 a00305a:	b91ff0ef          	jal	ra,a002bea <sgmii_mux_config>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:264
            sgmii_pll_config_scb(RPC_REG_UPDATE);
 a00305e:	4505                	li	a0,1
 a003060:	c73ff0ef          	jal	ra,a002cd2 <sgmii_pll_config_scb>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:266
            timer_out=0U;
 a003064:	00009797          	auipc	a5,0x9
 a003068:	0607ae23          	sw	zero,124(a5) # a00c0e0 <timer_out.14158>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:267
            sgmii_training_state = SGMII_WAIT_FOR_MSS_LOCK;
 a00306c:	479d                	li	a5,7
 a00306e:	bf09                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:271
            if (CFG_DDR_SGMII_PHY->PLL_CNTL.PLL_CNTL & (1U<<7U))
 a003070:	00004797          	auipc	a5,0x4
 a003074:	0c078793          	addi	a5,a5,192 # a007130 <CFG_DDR_SGMII_PHY>
 a003078:	639c                	ld	a5,0(a5)
 a00307a:	97a2                	add	a5,a5,s0
 a00307c:	c087a783          	lw	a5,-1016(a5)
 a003080:	0807f793          	andi	a5,a5,128
 a003084:	ea0784e3          	beqz	a5,a002f2c <sgmii_setup+0x8c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:273
                sgmii_training_state = SGMII_WAIT_FOR_DLL_LOCK;
 a003088:	47a1                	li	a5,8
 a00308a:	bddd                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:278
            if (CFG_DDR_SGMII_PHY->RECAL_CNTL.RECAL_CNTL & (1U<<23U))
 a00308c:	00004797          	auipc	a5,0x4
 a003090:	0a478793          	addi	a5,a5,164 # a007130 <CFG_DDR_SGMII_PHY>
 a003094:	639c                	ld	a5,0(a5)
 a003096:	97a2                	add	a5,a5,s0
 a003098:	c147a783          	lw	a5,-1004(a5)
 a00309c:	02879713          	slli	a4,a5,0x28
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:280
                sgmii_training_state = SGMII_TURN_ON_MACS;
 a0030a0:	47a5                	li	a5,9
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:278
            if (CFG_DDR_SGMII_PHY->RECAL_CNTL.RECAL_CNTL & (1U<<23U))
 a0030a2:	ec074fe3          	bltz	a4,a002f80 <sgmii_setup+0xe0>
 a0030a6:	b559                	j	a002f2c <sgmii_setup+0x8c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:294
            (void)mss_config_clk_rst(MSS_PERIPH_MAC0, (uint8_t) MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 a0030a8:	4601                	li	a2,0
 a0030aa:	4581                	li	a1,0
 a0030ac:	4541                	li	a0,16
 a0030ae:	7bc000ef          	jal	ra,a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:295
            (void)mss_config_clk_rst(MSS_PERIPH_MAC0, (uint8_t) MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 a0030b2:	4601                	li	a2,0
 a0030b4:	4581                	li	a1,0
 a0030b6:	4541                	li	a0,16
 a0030b8:	7b2000ef          	jal	ra,a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:296
            GEM_A_LO->network_config |= (0x01U << 10U) | (0x01U << 11U);   /* GEM0 */
 a0030bc:	201106b7          	lui	a3,0x20110
 a0030c0:	4698                	lw	a4,8(a3)
 a0030c2:	c0040613          	addi	a2,s0,-1024
 a0030c6:	2701                	sext.w	a4,a4
 a0030c8:	8f51                	or	a4,a4,a2
 a0030ca:	c698                	sw	a4,8(a3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:297
            GEM_B_LO->network_config |= (0x01U << 10U) | (0x01U << 11U);   /* GEM1 */
 a0030cc:	20112737          	lui	a4,0x20112
 a0030d0:	471c                	lw	a5,8(a4)
 a0030d2:	2781                	sext.w	a5,a5
 a0030d4:	8fd1                	or	a5,a5,a2
 a0030d6:	c71c                	sw	a5,8(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:298
            sgmii_training_state = SGMII_DETERMINE_SILICON_VARIANT;
 a0030d8:	47a9                	li	a5,10
 a0030da:	b55d                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:305
            sro_dll_90_code = ((CFG_DDR_SGMII_PHY->RECAL_CNTL.RECAL_CNTL >> 16U) & 0x7FU);
 a0030dc:	00004797          	auipc	a5,0x4
 a0030e0:	05478793          	addi	a5,a5,84 # a007130 <CFG_DDR_SGMII_PHY>
 a0030e4:	639c                	ld	a5,0(a5)
 a0030e6:	97a2                	add	a5,a5,s0
 a0030e8:	c147a703          	lw	a4,-1004(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:307
            if(CFG_DDR_SGMII_PHY->SPARE_STAT.SPARE_STAT & (01U<<31U)) /* bit31 == 1 => post rev B silicon */
 a0030ec:	c287a683          	lw	a3,-984(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:305
            sro_dll_90_code = ((CFG_DDR_SGMII_PHY->RECAL_CNTL.RECAL_CNTL >> 16U) & 0x7FU);
 a0030f0:	2701                	sext.w	a4,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:307
            if(CFG_DDR_SGMII_PHY->SPARE_STAT.SPARE_STAT & (01U<<31U)) /* bit31 == 1 => post rev B silicon */
 a0030f2:	02069613          	slli	a2,a3,0x20
 a0030f6:	02065563          	bgez	a2,a003120 <sgmii_setup+0x280>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:309
                silicon_variant = PART_REVC_OR_LATER;
 a0030fa:	4705                	li	a4,1
 a0030fc:	00009697          	auipc	a3,0x9
 a003100:	fee6a023          	sw	a4,-32(a3) # a00c0dc <silicon_variant>
set_early_late_thresholds():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:646
    CFG_DDR_SGMII_PHY->SPARE_CNTL.SPARE_CNTL    = (LIBERO_SETTING_SPARE_CNTL & N_EYE_MASK) | n_eye_values;
 a003104:	db000737          	lui	a4,0xdb000
 a003108:	c2e7a223          	sw	a4,-988(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:652
    CFG_DDR_SGMII_PHY->CH0_CNTL.CH0_CNTL        = ((LIBERO_SETTING_CH0_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX0_EN_FLAG_N;
 a00310c:	b7f07737          	lui	a4,0xb7f07
 a003110:	77070713          	addi	a4,a4,1904 # ffffffffb7f07770 <__l2_scratchpad_vma_end+0xffffffffadecf8b0>
 a003114:	c0e7a623          	sw	a4,-1012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:653
    CFG_DDR_SGMII_PHY->CH1_CNTL.CH1_CNTL        = ((LIBERO_SETTING_CH1_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX1_EN_FLAG_N;
 a003118:	c0e7a823          	sw	a4,-1008(a5)
sgmii_channel_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:329
            sgmii_training_state = SGMII_RESET_CHANNELS;
 a00311c:	47ad                	li	a5,11
 a00311e:	b58d                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:305
            sro_dll_90_code = ((CFG_DDR_SGMII_PHY->RECAL_CNTL.RECAL_CNTL >> 16U) & 0x7FU);
 a003120:	0107571b          	srliw	a4,a4,0x10
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:318
                if(sro_dll_90_code < MIN_DLL_90_CODE_VALUE_INDICATING_TT_PART_REVB) /* SS part */
 a003124:	07f77713          	andi	a4,a4,127
 a003128:	46b1                	li	a3,12
 a00312a:	02e6e063          	bltu	a3,a4,a00314a <sgmii_setup+0x2aa>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:320
                    silicon_variant = SS_PART_REVB;
 a00312e:	4709                	li	a4,2
 a003130:	00009697          	auipc	a3,0x9
 a003134:	fae6a623          	sw	a4,-84(a3) # a00c0dc <silicon_variant>
set_early_late_thresholds():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:646
    CFG_DDR_SGMII_PHY->SPARE_CNTL.SPARE_CNTL    = (LIBERO_SETTING_SPARE_CNTL & N_EYE_MASK) | n_eye_values;
 a003138:	db000737          	lui	a4,0xdb000
 a00313c:	c2e7a223          	sw	a4,-988(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:652
    CFG_DDR_SGMII_PHY->CH0_CNTL.CH0_CNTL        = ((LIBERO_SETTING_CH0_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX0_EN_FLAG_N;
 a003140:	c137a623          	sw	s3,-1012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:653
    CFG_DDR_SGMII_PHY->CH1_CNTL.CH1_CNTL        = ((LIBERO_SETTING_CH1_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX1_EN_FLAG_N;
 a003144:	c137a823          	sw	s3,-1008(a5)
 a003148:	bfd1                	j	a00311c <sgmii_setup+0x27c>
sgmii_channel_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:325
                    silicon_variant = TT_PART_REVB;
 a00314a:	470d                	li	a4,3
 a00314c:	00009697          	auipc	a3,0x9
 a003150:	f8e6a823          	sw	a4,-112(a3) # a00c0dc <silicon_variant>
set_early_late_thresholds():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:646
    CFG_DDR_SGMII_PHY->SPARE_CNTL.SPARE_CNTL    = (LIBERO_SETTING_SPARE_CNTL & N_EYE_MASK) | n_eye_values;
 a003154:	ff000737          	lui	a4,0xff000
 a003158:	c2e7a223          	sw	a4,-988(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:652
    CFG_DDR_SGMII_PHY->CH0_CNTL.CH0_CNTL        = ((LIBERO_SETTING_CH0_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX0_EN_FLAG_N;
 a00315c:	c097a623          	sw	s1,-1012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:653
    CFG_DDR_SGMII_PHY->CH1_CNTL.CH1_CNTL        = ((LIBERO_SETTING_CH1_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX1_EN_FLAG_N;
 a003160:	c097a823          	sw	s1,-1008(a5)
 a003164:	bf65                	j	a00311c <sgmii_setup+0x27c>
sgmii_channel_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:344
            CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL  = (1U << 14U)|(1U << 13U)|(0x7FU<<0U);
 a003166:	00004797          	auipc	a5,0x4
 a00316a:	fca78793          	addi	a5,a5,-54 # a007130 <CFG_DDR_SGMII_PHY>
 a00316e:	639c                	ld	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:345
            CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL  = (0U << 14U)|(0U << 13U)|(0x7FU<<0U);
 a003170:	07f00713          	li	a4,127
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:344
            CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL  = (1U << 14U)|(1U << 13U)|(0x7FU<<0U);
 a003174:	97a2                	add	a5,a5,s0
 a003176:	c127ae23          	sw	s2,-996(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:345
            CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL  = (0U << 14U)|(0U << 13U)|(0x7FU<<0U);
 a00317a:	c0e7ae23          	sw	a4,-996(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:346
            if(silicon_variant == PART_REVC_OR_LATER)
 a00317e:	00009797          	auipc	a5,0x9
 a003182:	f5e78793          	addi	a5,a5,-162 # a00c0dc <silicon_variant>
 a003186:	4398                	lw	a4,0(a5)
 a003188:	4785                	li	a5,1
 a00318a:	04f71e63          	bne	a4,a5,a0031e6 <sgmii_setup+0x346>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:348
                timer_out=0U;
 a00318e:	00009797          	auipc	a5,0x9
 a003192:	f407a923          	sw	zero,-174(a5) # a00c0e0 <timer_out.14158>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:349
                sgmii_training_state = SGMII_WAIT_10MS;
 a003196:	47b1                	li	a5,12
 a003198:	b3e5                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:358
            timer_out++;
 a00319a:	00009797          	auipc	a5,0x9
 a00319e:	f4678793          	addi	a5,a5,-186 # a00c0e0 <timer_out.14158>
 a0031a2:	439c                	lw	a5,0(a5)
 a0031a4:	0017871b          	addiw	a4,a5,1
 a0031a8:	87ba                	mv	a5,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:359
            if(timer_out >= 0xFFFU)
 a0031aa:	deea7be3          	bgeu	s4,a4,a002fa0 <sgmii_setup+0x100>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:361
                timer_out=0U;
 a0031ae:	00009797          	auipc	a5,0x9
 a0031b2:	f207a923          	sw	zero,-206(a5) # a00c0e0 <timer_out.14158>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:362
                sgmii_training_state = SGMII_CHECK_REVC_RESULT;
 a0031b6:	47b5                	li	a5,13
 a0031b8:	b3e1                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:367
            if ( (CFG_DDR_SGMII_PHY->SPARE_STAT.SPARE_STAT & ARO_REF_PCODE_MASK) > ARO_REF_PCODE_REVC_THRESHOLD )
 a0031ba:	00004797          	auipc	a5,0x4
 a0031be:	f7678793          	addi	a5,a5,-138 # a007130 <CFG_DDR_SGMII_PHY>
 a0031c2:	639c                	ld	a5,0(a5)
 a0031c4:	97a2                	add	a5,a5,s0
 a0031c6:	c287a703          	lw	a4,-984(a5)
set_early_late_thresholds():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:646
    CFG_DDR_SGMII_PHY->SPARE_CNTL.SPARE_CNTL    = (LIBERO_SETTING_SPARE_CNTL & N_EYE_MASK) | n_eye_values;
 a0031ca:	ff000737          	lui	a4,0xff000
 a0031ce:	c2e7a223          	sw	a4,-988(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:652
    CFG_DDR_SGMII_PHY->CH0_CNTL.CH0_CNTL        = ((LIBERO_SETTING_CH0_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX0_EN_FLAG_N;
 a0031d2:	c097a623          	sw	s1,-1012(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:653
    CFG_DDR_SGMII_PHY->CH1_CNTL.CH1_CNTL        = ((LIBERO_SETTING_CH1_CNTL & REG_RX0_EYEWIDTH_P_MASK) | p_eye_value) | REG_RX1_EN_FLAG_N;
 a0031d6:	c097a823          	sw	s1,-1008(a5)
sgmii_channel_setup():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:379
                CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL  = (1U << 14U)|(1U << 13U)|(0x7FU<<0U);
 a0031da:	c127ae23          	sw	s2,-996(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:380
                CFG_DDR_SGMII_PHY->DYN_CNTL.DYN_CNTL  = (0U << 14U)|(0U << 13U)|(0x7FU<<0U);
 a0031de:	07f00713          	li	a4,127
 a0031e2:	c0e7ae23          	sw	a4,-996(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:382
                sgmii_training_state = SGMII_CHANNELS_UP;
 a0031e6:	47b9                	li	a5,14
 a0031e8:	bb61                	j	a002f80 <sgmii_setup+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:395
            status = SGMII_FINISHED_SETUP;
 a0031ea:	00004797          	auipc	a5,0x4
 a0031ee:	f607ad23          	sw	zero,-134(a5) # a007164 <status.14157>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:396
            break;
 a0031f2:	bb2d                	j	a002f2c <sgmii_setup+0x8c>

000000000a0031f4 <ddr_pvt_calibration>:
ddr_pvt_calibration():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:485
    while((CFG_DDR_SGMII_PHY->IOC_REG1.IOC_REG1 & (1U<<4U)) == 0U)
 a0031f4:	00004797          	auipc	a5,0x4
 a0031f8:	f3c78793          	addi	a5,a5,-196 # a007130 <CFG_DDR_SGMII_PHY>
 a0031fc:	6398                	ld	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:447
{
 a0031fe:	1141                	addi	sp,sp,-16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:481
    volatile uint32_t timer_out=0U;
 a003200:	c602                	sw	zero,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:485
    while((CFG_DDR_SGMII_PHY->IOC_REG1.IOC_REG1 & (1U<<4U)) == 0U)
 a003202:	20872783          	lw	a5,520(a4) # ffffffffff000208 <__l2_scratchpad_vma_end+0xfffffffff4fc8348>
 a003206:	8bc1                	andi	a5,a5,16
 a003208:	c7ad                	beqz	a5,a003272 <ddr_pvt_calibration+0x7e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:502
    timer_out=0U;
 a00320a:	c602                	sw	zero,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:503
    while(timer_out < 0xFU)
 a00320c:	46b9                	li	a3,14
 a00320e:	47b2                	lw	a5,12(sp)
 a003210:	2781                	sext.w	a5,a5
 a003212:	06f6f463          	bgeu	a3,a5,a00327a <ddr_pvt_calibration+0x86>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:528
    CFG_DDR_SGMII_PHY->IOC_REG6.IOC_REG6               =    0x00000006U;
 a003216:	4799                	li	a5,6
 a003218:	20f72e23          	sw	a5,540(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:531
    IOSCB_IO_CALIB_DDR->SOFT_RESET_IOCALIB       = 0x1U; /* make sure reset */
 a00321c:	00004797          	auipc	a5,0x4
 a003220:	f2c78793          	addi	a5,a5,-212 # a007148 <IOSCB_IO_CALIB_DDR>
 a003224:	639c                	ld	a5,0(a5)
 a003226:	4685                	li	a3,1
 a003228:	c394                	sw	a3,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:532
    IOSCB_IO_CALIB_DDR->SOFT_RESET_IOCALIB       = 0x0U; /* make sure reset */
 a00322a:	0007a023          	sw	zero,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:543
    timer_out=0U;
 a00322e:	c602                	sw	zero,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:547
        while((IOSCB_IO_CALIB_DDR->IOC_REG1 & 0x00000004U) == 0U)
 a003230:	4794                	lw	a3,8(a5)
 a003232:	8a91                	andi	a3,a3,4
 a003234:	c6b9                	beqz	a3,a003282 <ddr_pvt_calibration+0x8e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:552
        while((CFG_DDR_SGMII_PHY->IOC_REG1.IOC_REG1 & 0x00000004U) == 0U)
 a003236:	20872683          	lw	a3,520(a4)
 a00323a:	8a91                	andi	a3,a3,4
 a00323c:	c6b9                	beqz	a3,a00328a <ddr_pvt_calibration+0x96>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:563
        CFG_DDR_SGMII_PHY->IOC_REG0.IOC_REG0    &= ~(0x01U<<14U);
 a00323e:	20472603          	lw	a2,516(a4)
 a003242:	76f1                	lui	a3,0xffffc
 a003244:	fff68593          	addi	a1,a3,-1 # ffffffffffffbfff <__l2_scratchpad_vma_end+0xfffffffff5fc413f>
 a003248:	2601                	sext.w	a2,a2
 a00324a:	8e6d                	and	a2,a2,a1
 a00324c:	20c72223          	sw	a2,516(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:564
        IOSCB_IO_CALIB_DDR->IOC_REG0            &= ~(0x01U<<14U);
 a003250:	43d4                	lw	a3,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:565
        CFG_DDR_SGMII_PHY->IOC_REG0.IOC_REG0    |= (0x01U<<14U);
 a003252:	6611                	lui	a2,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:564
        IOSCB_IO_CALIB_DDR->IOC_REG0            &= ~(0x01U<<14U);
 a003254:	2681                	sext.w	a3,a3
 a003256:	8eed                	and	a3,a3,a1
 a003258:	c3d4                	sw	a3,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:565
        CFG_DDR_SGMII_PHY->IOC_REG0.IOC_REG0    |= (0x01U<<14U);
 a00325a:	20472683          	lw	a3,516(a4)
 a00325e:	2681                	sext.w	a3,a3
 a003260:	8ed1                	or	a3,a3,a2
 a003262:	20d72223          	sw	a3,516(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:566
        IOSCB_IO_CALIB_DDR->IOC_REG0            |= (0x01U<<14U);
 a003266:	43d8                	lw	a4,4(a5)
 a003268:	2701                	sext.w	a4,a4
 a00326a:	8f51                	or	a4,a4,a2
 a00326c:	c3d8                	sw	a4,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:568
}
 a00326e:	0141                	addi	sp,sp,16
 a003270:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:487
        timer_out++;
 a003272:	47b2                	lw	a5,12(sp)
 a003274:	2785                	addiw	a5,a5,1
 a003276:	c63e                	sw	a5,12(sp)
 a003278:	b769                	j	a003202 <ddr_pvt_calibration+0xe>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:505
        timer_out++;
 a00327a:	47b2                	lw	a5,12(sp)
 a00327c:	2785                	addiw	a5,a5,1
 a00327e:	c63e                	sw	a5,12(sp)
 a003280:	b779                	j	a00320e <ddr_pvt_calibration+0x1a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:549
            timer_out++;
 a003282:	46b2                	lw	a3,12(sp)
 a003284:	2685                	addiw	a3,a3,1
 a003286:	c636                	sw	a3,12(sp)
 a003288:	b765                	j	a003230 <ddr_pvt_calibration+0x3c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/nwc/mss_sgmii.c:554
            timer_out++;
 a00328a:	46b2                	lw	a3,12(sp)
 a00328c:	2685                	addiw	a3,a3,1
 a00328e:	c636                	sw	a3,12(sp)
 a003290:	b75d                	j	a003236 <ddr_pvt_calibration+0x42>

000000000a003292 <handle_m_timer_interrupt>:
handle_m_timer_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:93

/*------------------------------------------------------------------------------
 * RISC-V interrupt handler for machine timer interrupts.
 */
void handle_m_timer_interrupt(void)
{
 a003292:	1101                	addi	sp,sp,-32
 a003294:	ec06                	sd	ra,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:95

    volatile uint64_t hart_id = read_csr(mhartid);
 a003296:	f14027f3          	csrr	a5,mhartid
 a00329a:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:97
    volatile uint32_t error_loop;
    clear_csr(mie, MIP_MTIP);
 a00329c:	08000793          	li	a5,128
 a0032a0:	3047b7f3          	csrrc	a5,mie,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:99

    switch(hart_id)
 a0032a4:	67a2                	ld	a5,8(sp)
 a0032a6:	4711                	li	a4,4
 a0032a8:	06f76c63          	bltu	a4,a5,a003320 <handle_m_timer_interrupt+0x8e>
 a0032ac:	00003717          	auipc	a4,0x3
 a0032b0:	28070713          	addi	a4,a4,640 # a00652c <ddr_test_pattern+0xc3c>
 a0032b4:	078a                	slli	a5,a5,0x2
 a0032b6:	97ba                	add	a5,a5,a4
 a0032b8:	439c                	lw	a5,0(a5)
 a0032ba:	97ba                	add	a5,a5,a4
 a0032bc:	8782                	jr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:102
    {
        case 0U:
            E51_sysTick_IRQHandler();
 a0032be:	0d6000ef          	jal	ra,a003394 <E51_sysTick_IRQHandler>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:124
                 error_loop++;
             }
            break;
    }

    CLINT->MTIMECMP[read_csr(mhartid)] = CLINT->MTIME + g_systick_increment[hart_id];
 a0032c2:	0200c7b7          	lui	a5,0x200c
 a0032c6:	ff87b683          	ld	a3,-8(a5) # 200bff8 <__sc_end+0x100a3f8>
 a0032ca:	6722                	ld	a4,8(sp)
 a0032cc:	f14027f3          	csrr	a5,mhartid
 a0032d0:	00371613          	slli	a2,a4,0x3
 a0032d4:	0000a717          	auipc	a4,0xa
 a0032d8:	62c70713          	addi	a4,a4,1580 # a00d900 <g_systick_increment>
 a0032dc:	9732                	add	a4,a4,a2
 a0032de:	6318                	ld	a4,0(a4)
 a0032e0:	96ba                	add	a3,a3,a4
 a0032e2:	6705                	lui	a4,0x1
 a0032e4:	80070713          	addi	a4,a4,-2048 # 800 <SIZE_OF_COMMON_HART_MEM-0x800>
 a0032e8:	97ba                	add	a5,a5,a4
 a0032ea:	078e                	slli	a5,a5,0x3
 a0032ec:	02000737          	lui	a4,0x2000
 a0032f0:	97ba                	add	a5,a5,a4
 a0032f2:	e394                	sd	a3,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:126

    set_csr(mie, MIP_MTIP);
 a0032f4:	08000793          	li	a5,128
 a0032f8:	3047a7f3          	csrrs	a5,mie,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:128

}
 a0032fc:	60e2                	ld	ra,24(sp)
 a0032fe:	6105                	addi	sp,sp,32
 a003300:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:105
            U54_1_sysTick_IRQHandler();
 a003302:	094000ef          	jal	ra,a003396 <U54_1_sysTick_IRQHandler>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:106
            break;
 a003306:	bf75                	j	a0032c2 <handle_m_timer_interrupt+0x30>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:108
            U54_2_sysTick_IRQHandler();
 a003308:	090000ef          	jal	ra,a003398 <U54_2_sysTick_IRQHandler>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:109
            break;
 a00330c:	bf5d                	j	a0032c2 <handle_m_timer_interrupt+0x30>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:111
            U54_3_sysTick_IRQHandler();
 a00330e:	08c000ef          	jal	ra,a00339a <U54_3_sysTick_IRQHandler>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:112
            break;
 a003312:	bf45                	j	a0032c2 <handle_m_timer_interrupt+0x30>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:114
            U54_4_sysTick_IRQHandler();
 a003314:	088000ef          	jal	ra,a00339c <U54_4_sysTick_IRQHandler>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:115
            break;
 a003318:	b76d                	j	a0032c2 <handle_m_timer_interrupt+0x30>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:119
                 error_loop++;
 a00331a:	4792                	lw	a5,4(sp)
 a00331c:	2785                	addiw	a5,a5,1
 a00331e:	c23e                	sw	a5,4(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:117
            while (hart_id != 0U)
 a003320:	67a2                	ld	a5,8(sp)
 a003322:	ffe5                	bnez	a5,a00331a <handle_m_timer_interrupt+0x88>
 a003324:	bf79                	j	a0032c2 <handle_m_timer_interrupt+0x30>

000000000a003326 <handle_m_soft_interrupt>:
handle_m_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:135

/**
 *
 */
void handle_m_soft_interrupt(void)
{
 a003326:	1101                	addi	sp,sp,-32
 a003328:	ec06                	sd	ra,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:136
    volatile uint64_t hart_id = read_csr(mhartid);
 a00332a:	f14027f3          	csrr	a5,mhartid
 a00332e:	e43e                	sd	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:139
    volatile uint32_t error_loop;

    switch(hart_id)
 a003330:	67a2                	ld	a5,8(sp)
 a003332:	4711                	li	a4,4
 a003334:	04f76c63          	bltu	a4,a5,a00338c <handle_m_soft_interrupt+0x66>
 a003338:	00003717          	auipc	a4,0x3
 a00333c:	20870713          	addi	a4,a4,520 # a006540 <ddr_test_pattern+0xc50>
 a003340:	078a                	slli	a5,a5,0x2
 a003342:	97ba                	add	a5,a5,a4
 a003344:	439c                	lw	a5,0(a5)
 a003346:	97ba                	add	a5,a5,a4
 a003348:	8782                	jr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:142
    {
        case 0U:
            E51_software_IRQHandler();
 a00334a:	123010ef          	jal	ra,a004c6c <E51_software_IRQHandler>
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
 * clearing the MSIP register.
 */
static inline void clear_soft_interrupt(void)
{
    volatile uint32_t reg;
    uint64_t hart_id = read_csr(mhartid);
 a00334e:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a003352:	00279713          	slli	a4,a5,0x2
 a003356:	020007b7          	lui	a5,0x2000
 a00335a:	97ba                	add	a5,a5,a4
 a00335c:	0007a023          	sw	zero,0(a5) # 2000000 <__sc_end+0xffe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a003360:	439c                	lw	a5,0(a5)
handle_m_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:166
            break;
    }

    /*Clear software interrupt*/
    clear_soft_interrupt();
}
 a003362:	60e2                	ld	ra,24(sp)
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
 a003364:	2781                	sext.w	a5,a5
 a003366:	c23e                	sw	a5,4(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
                                    /* todo: verify line above guaranteed and best way to achieve result */
    (void)reg;                      /* use reg to avoid compiler warning */
 a003368:	4792                	lw	a5,4(sp)
handle_m_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:166
 a00336a:	6105                	addi	sp,sp,32
 a00336c:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:145
            U54_1_software_IRQHandler();
 a00336e:	024000ef          	jal	ra,a003392 <U54_1_software_IRQHandler>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:146
            break;
 a003372:	bff1                	j	a00334e <handle_m_soft_interrupt+0x28>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:148
            U54_2_software_IRQHandler();
 a003374:	607000ef          	jal	ra,a00417a <U54_2_software_IRQHandler>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:149
            break;
 a003378:	bfd9                	j	a00334e <handle_m_soft_interrupt+0x28>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:151
            U54_3_software_IRQHandler();
 a00337a:	585000ef          	jal	ra,a0040fe <U54_3_software_IRQHandler>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:152
            break;
 a00337e:	bfc1                	j	a00334e <handle_m_soft_interrupt+0x28>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:154
            U54_4_software_IRQHandler();
 a003380:	503000ef          	jal	ra,a004082 <U54_4_software_IRQHandler>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:155
            break;
 a003384:	b7e9                	j	a00334e <handle_m_soft_interrupt+0x28>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:159
                error_loop++;
 a003386:	4782                	lw	a5,0(sp)
 a003388:	2785                	addiw	a5,a5,1
 a00338a:	c03e                	sw	a5,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_clint.c:157
            while (hart_id != 0U)
 a00338c:	67a2                	ld	a5,8(sp)
 a00338e:	ffe5                	bnez	a5,a003386 <handle_m_soft_interrupt+0x60>
 a003390:	bf7d                	j	a00334e <handle_m_soft_interrupt+0x28>

000000000a003392 <U54_1_software_IRQHandler>:
U54_1_software_IRQHandler():
 a003392:	8082                	ret

000000000a003394 <E51_sysTick_IRQHandler>:
E51_sysTick_IRQHandler():
 a003394:	8082                	ret

000000000a003396 <U54_1_sysTick_IRQHandler>:
U54_1_sysTick_IRQHandler():
 a003396:	8082                	ret

000000000a003398 <U54_2_sysTick_IRQHandler>:
U54_2_sysTick_IRQHandler():
 a003398:	8082                	ret

000000000a00339a <U54_3_sysTick_IRQHandler>:
U54_3_sysTick_IRQHandler():
 a00339a:	8082                	ret

000000000a00339c <U54_4_sysTick_IRQHandler>:
U54_4_sysTick_IRQHandler():
 a00339c:	8082                	ret

000000000a00339e <PLIC_Invalid_IRQHandler>:
PLIC_Invalid_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_irq_handler_stubs.c:84
}

__attribute__((weak))  uint8_t PLIC_Invalid_IRQHandler(void)
{
    return(0U);
}
 a00339e:	4501                	li	a0,0
 a0033a0:	8082                	ret

000000000a0033a2 <PLIC_dma_ch0_DONE_IRQHandler>:
PLIC_dma_ch0_DONE_IRQHandler():
 a0033a2:	4501                	li	a0,0
 a0033a4:	8082                	ret

000000000a0033a6 <PLIC_dma_ch0_ERR_IRQHandler>:
PLIC_dma_ch0_ERR_IRQHandler():
 a0033a6:	4501                	li	a0,0
 a0033a8:	8082                	ret

000000000a0033aa <PLIC_dma_ch1_DONE_IRQHandler>:
PLIC_dma_ch1_DONE_IRQHandler():
 a0033aa:	4501                	li	a0,0
 a0033ac:	8082                	ret

000000000a0033ae <PLIC_dma_ch1_ERR_IRQHandler>:
PLIC_dma_ch1_ERR_IRQHandler():
 a0033ae:	4501                	li	a0,0
 a0033b0:	8082                	ret

000000000a0033b2 <PLIC_dma_ch2_DONE_IRQHandler>:
PLIC_dma_ch2_DONE_IRQHandler():
 a0033b2:	4501                	li	a0,0
 a0033b4:	8082                	ret

000000000a0033b6 <PLIC_dma_ch2_ERR_IRQHandler>:
PLIC_dma_ch2_ERR_IRQHandler():
 a0033b6:	4501                	li	a0,0
 a0033b8:	8082                	ret

000000000a0033ba <PLIC_dma_ch3_DONE_IRQHandler>:
PLIC_dma_ch3_DONE_IRQHandler():
 a0033ba:	4501                	li	a0,0
 a0033bc:	8082                	ret

000000000a0033be <PLIC_dma_ch3_ERR_IRQHandler>:
PLIC_dma_ch3_ERR_IRQHandler():
 a0033be:	4501                	li	a0,0
 a0033c0:	8082                	ret

000000000a0033c2 <PLIC_l2_metadata_corr_IRQHandler>:
PLIC_l2_metadata_corr_IRQHandler():
 a0033c2:	4501                	li	a0,0
 a0033c4:	8082                	ret

000000000a0033c6 <PLIC_l2_metadata_uncorr_IRQHandler>:
PLIC_l2_metadata_uncorr_IRQHandler():
 a0033c6:	4501                	li	a0,0
 a0033c8:	8082                	ret

000000000a0033ca <PLIC_l2_data_corr_IRQHandler>:
PLIC_l2_data_corr_IRQHandler():
 a0033ca:	4501                	li	a0,0
 a0033cc:	8082                	ret

000000000a0033ce <PLIC_l2_data_uncorr_IRQHandler>:
PLIC_l2_data_uncorr_IRQHandler():
 a0033ce:	4501                	li	a0,0
 a0033d0:	8082                	ret

000000000a0033d2 <PLIC_gpio0_bit0_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit0_or_gpio2_bit13_IRQHandler():
 a0033d2:	4501                	li	a0,0
 a0033d4:	8082                	ret

000000000a0033d6 <PLIC_gpio0_bit1_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit1_or_gpio2_bit13_IRQHandler():
 a0033d6:	4501                	li	a0,0
 a0033d8:	8082                	ret

000000000a0033da <PLIC_gpio0_bit2_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit2_or_gpio2_bit13_IRQHandler():
 a0033da:	4501                	li	a0,0
 a0033dc:	8082                	ret

000000000a0033de <PLIC_gpio0_bit3_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit3_or_gpio2_bit13_IRQHandler():
 a0033de:	4501                	li	a0,0
 a0033e0:	8082                	ret

000000000a0033e2 <PLIC_gpio0_bit4_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit4_or_gpio2_bit13_IRQHandler():
 a0033e2:	4501                	li	a0,0
 a0033e4:	8082                	ret

000000000a0033e6 <PLIC_gpio0_bit5_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit5_or_gpio2_bit13_IRQHandler():
 a0033e6:	4501                	li	a0,0
 a0033e8:	8082                	ret

000000000a0033ea <PLIC_gpio0_bit6_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit6_or_gpio2_bit13_IRQHandler():
 a0033ea:	4501                	li	a0,0
 a0033ec:	8082                	ret

000000000a0033ee <PLIC_gpio0_bit7_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit7_or_gpio2_bit13_IRQHandler():
 a0033ee:	4501                	li	a0,0
 a0033f0:	8082                	ret

000000000a0033f2 <PLIC_gpio0_bit8_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit8_or_gpio2_bit13_IRQHandler():
 a0033f2:	4501                	li	a0,0
 a0033f4:	8082                	ret

000000000a0033f6 <PLIC_gpio0_bit9_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit9_or_gpio2_bit13_IRQHandler():
 a0033f6:	4501                	li	a0,0
 a0033f8:	8082                	ret

000000000a0033fa <PLIC_gpio0_bit10_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit10_or_gpio2_bit13_IRQHandler():
 a0033fa:	4501                	li	a0,0
 a0033fc:	8082                	ret

000000000a0033fe <PLIC_gpio0_bit11_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit11_or_gpio2_bit13_IRQHandler():
 a0033fe:	4501                	li	a0,0
 a003400:	8082                	ret

000000000a003402 <PLIC_gpio0_bit12_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit12_or_gpio2_bit13_IRQHandler():
 a003402:	4501                	li	a0,0
 a003404:	8082                	ret

000000000a003406 <PLIC_gpio0_bit13_or_gpio2_bit13_IRQHandler>:
PLIC_gpio0_bit13_or_gpio2_bit13_IRQHandler():
 a003406:	4501                	li	a0,0
 a003408:	8082                	ret

000000000a00340a <PLIC_gpio1_bit0_or_gpio2_bit14_IRQHandler>:
PLIC_gpio1_bit0_or_gpio2_bit14_IRQHandler():
 a00340a:	4501                	li	a0,0
 a00340c:	8082                	ret

000000000a00340e <PLIC_gpio1_bit1_or_gpio2_bit15_IRQHandler>:
PLIC_gpio1_bit1_or_gpio2_bit15_IRQHandler():
 a00340e:	4501                	li	a0,0
 a003410:	8082                	ret

000000000a003412 <PLIC_gpio1_bit2_or_gpio2_bit16_IRQHandler>:
PLIC_gpio1_bit2_or_gpio2_bit16_IRQHandler():
 a003412:	4501                	li	a0,0
 a003414:	8082                	ret

000000000a003416 <PLIC_gpio1_bit3_or_gpio2_bit17_IRQHandler>:
PLIC_gpio1_bit3_or_gpio2_bit17_IRQHandler():
 a003416:	4501                	li	a0,0
 a003418:	8082                	ret

000000000a00341a <PLIC_gpio1_bit4_or_gpio2_bit18_IRQHandler>:
PLIC_gpio1_bit4_or_gpio2_bit18_IRQHandler():
 a00341a:	4501                	li	a0,0
 a00341c:	8082                	ret

000000000a00341e <PLIC_gpio1_bit5_or_gpio2_bit19_IRQHandler>:
PLIC_gpio1_bit5_or_gpio2_bit19_IRQHandler():
 a00341e:	4501                	li	a0,0
 a003420:	8082                	ret

000000000a003422 <PLIC_gpio1_bit6_or_gpio2_bit20_IRQHandler>:
PLIC_gpio1_bit6_or_gpio2_bit20_IRQHandler():
 a003422:	4501                	li	a0,0
 a003424:	8082                	ret

000000000a003426 <PLIC_gpio1_bit7_or_gpio2_bit21_IRQHandler>:
PLIC_gpio1_bit7_or_gpio2_bit21_IRQHandler():
 a003426:	4501                	li	a0,0
 a003428:	8082                	ret

000000000a00342a <PLIC_gpio1_bit8_or_gpio2_bit22_IRQHandler>:
PLIC_gpio1_bit8_or_gpio2_bit22_IRQHandler():
 a00342a:	4501                	li	a0,0
 a00342c:	8082                	ret

000000000a00342e <PLIC_gpio1_bit9_or_gpio2_bit23_IRQHandler>:
PLIC_gpio1_bit9_or_gpio2_bit23_IRQHandler():
 a00342e:	4501                	li	a0,0
 a003430:	8082                	ret

000000000a003432 <PLIC_gpio1_bit10_or_gpio2_bit24_IRQHandler>:
PLIC_gpio1_bit10_or_gpio2_bit24_IRQHandler():
 a003432:	4501                	li	a0,0
 a003434:	8082                	ret

000000000a003436 <PLIC_gpio1_bit11_or_gpio2_bit25_IRQHandler>:
PLIC_gpio1_bit11_or_gpio2_bit25_IRQHandler():
 a003436:	4501                	li	a0,0
 a003438:	8082                	ret

000000000a00343a <PLIC_gpio1_bit12_or_gpio2_bit26_IRQHandler>:
PLIC_gpio1_bit12_or_gpio2_bit26_IRQHandler():
 a00343a:	4501                	li	a0,0
 a00343c:	8082                	ret

000000000a00343e <PLIC_gpio1_bit13_or_gpio2_bit27_IRQHandler>:
PLIC_gpio1_bit13_or_gpio2_bit27_IRQHandler():
 a00343e:	4501                	li	a0,0
 a003440:	8082                	ret

000000000a003442 <PLIC_gpio1_bit14_or_gpio2_bit28_IRQHandler>:
PLIC_gpio1_bit14_or_gpio2_bit28_IRQHandler():
 a003442:	4501                	li	a0,0
 a003444:	8082                	ret

000000000a003446 <PLIC_gpio1_bit15_or_gpio2_bit29_IRQHandler>:
PLIC_gpio1_bit15_or_gpio2_bit29_IRQHandler():
 a003446:	4501                	li	a0,0
 a003448:	8082                	ret

000000000a00344a <PLIC_gpio1_bit16_or_gpio2_bit30_IRQHandler>:
PLIC_gpio1_bit16_or_gpio2_bit30_IRQHandler():
 a00344a:	4501                	li	a0,0
 a00344c:	8082                	ret

000000000a00344e <PLIC_gpio1_bit17_or_gpio2_bit31_IRQHandler>:
PLIC_gpio1_bit17_or_gpio2_bit31_IRQHandler():
 a00344e:	4501                	li	a0,0
 a003450:	8082                	ret

000000000a003452 <PLIC_gpio1_bit18_IRQHandler>:
PLIC_gpio1_bit18_IRQHandler():
 a003452:	4501                	li	a0,0
 a003454:	8082                	ret

000000000a003456 <PLIC_gpio1_bit19_IRQHandler>:
PLIC_gpio1_bit19_IRQHandler():
 a003456:	4501                	li	a0,0
 a003458:	8082                	ret

000000000a00345a <PLIC_gpio1_bit20_IRQHandler>:
PLIC_gpio1_bit20_IRQHandler():
 a00345a:	4501                	li	a0,0
 a00345c:	8082                	ret

000000000a00345e <PLIC_gpio1_bit21_IRQHandler>:
PLIC_gpio1_bit21_IRQHandler():
 a00345e:	4501                	li	a0,0
 a003460:	8082                	ret

000000000a003462 <PLIC_gpio1_bit22_IRQHandler>:
PLIC_gpio1_bit22_IRQHandler():
 a003462:	4501                	li	a0,0
 a003464:	8082                	ret

000000000a003466 <PLIC_gpio1_bit23_IRQHandler>:
PLIC_gpio1_bit23_IRQHandler():
 a003466:	4501                	li	a0,0
 a003468:	8082                	ret

000000000a00346a <PLIC_gpio0_non_direct_IRQHandler>:
PLIC_gpio0_non_direct_IRQHandler():
 a00346a:	4501                	li	a0,0
 a00346c:	8082                	ret

000000000a00346e <PLIC_gpio1_non_direct_IRQHandler>:
PLIC_gpio1_non_direct_IRQHandler():
 a00346e:	4501                	li	a0,0
 a003470:	8082                	ret

000000000a003472 <PLIC_gpio2_non_direct_IRQHandler>:
PLIC_gpio2_non_direct_IRQHandler():
 a003472:	4501                	li	a0,0
 a003474:	8082                	ret

000000000a003476 <PLIC_spi0_IRQHandler>:
PLIC_spi0_IRQHandler():
 a003476:	4501                	li	a0,0
 a003478:	8082                	ret

000000000a00347a <PLIC_spi1_IRQHandler>:
PLIC_spi1_IRQHandler():
 a00347a:	4501                	li	a0,0
 a00347c:	8082                	ret

000000000a00347e <PLIC_external_can0_IRQHandler>:
PLIC_external_can0_IRQHandler():
 a00347e:	4501                	li	a0,0
 a003480:	8082                	ret

000000000a003482 <PLIC_can1_IRQHandler>:
PLIC_can1_IRQHandler():
 a003482:	4501                	li	a0,0
 a003484:	8082                	ret

000000000a003486 <PLIC_External_i2c0_main_IRQHandler>:
PLIC_External_i2c0_main_IRQHandler():
 a003486:	4501                	li	a0,0
 a003488:	8082                	ret

000000000a00348a <PLIC_External_i2c0_alert_IRQHandler>:
PLIC_External_i2c0_alert_IRQHandler():
 a00348a:	4501                	li	a0,0
 a00348c:	8082                	ret

000000000a00348e <PLIC_i2c0_sus_IRQHandler>:
PLIC_i2c0_sus_IRQHandler():
 a00348e:	4501                	li	a0,0
 a003490:	8082                	ret

000000000a003492 <PLIC_i2c1_main_IRQHandler>:
PLIC_i2c1_main_IRQHandler():
 a003492:	4501                	li	a0,0
 a003494:	8082                	ret

000000000a003496 <PLIC_i2c1_alert_IRQHandler>:
PLIC_i2c1_alert_IRQHandler():
 a003496:	4501                	li	a0,0
 a003498:	8082                	ret

000000000a00349a <PLIC_i2c1_sus_IRQHandler>:
PLIC_i2c1_sus_IRQHandler():
 a00349a:	4501                	li	a0,0
 a00349c:	8082                	ret

000000000a00349e <PLIC_mac0_int_IRQHandler>:
PLIC_mac0_int_IRQHandler():
 a00349e:	4501                	li	a0,0
 a0034a0:	8082                	ret

000000000a0034a2 <PLIC_mac0_queue1_IRQHandler>:
PLIC_mac0_queue1_IRQHandler():
 a0034a2:	4501                	li	a0,0
 a0034a4:	8082                	ret

000000000a0034a6 <PLIC_mac0_queue2_IRQHandler>:
PLIC_mac0_queue2_IRQHandler():
 a0034a6:	4501                	li	a0,0
 a0034a8:	8082                	ret

000000000a0034aa <PLIC_mac0_queue3_IRQHandler>:
PLIC_mac0_queue3_IRQHandler():
 a0034aa:	4501                	li	a0,0
 a0034ac:	8082                	ret

000000000a0034ae <PLIC_mac0_emac_IRQHandler>:
PLIC_mac0_emac_IRQHandler():
 a0034ae:	4501                	li	a0,0
 a0034b0:	8082                	ret

000000000a0034b2 <PLIC_mac0_mmsl_IRQHandler>:
PLIC_mac0_mmsl_IRQHandler():
 a0034b2:	4501                	li	a0,0
 a0034b4:	8082                	ret

000000000a0034b6 <PLIC_mac1_int_IRQHandler>:
PLIC_mac1_int_IRQHandler():
 a0034b6:	4501                	li	a0,0
 a0034b8:	8082                	ret

000000000a0034ba <PLIC_mac1_queue1_IRQHandler>:
PLIC_mac1_queue1_IRQHandler():
 a0034ba:	4501                	li	a0,0
 a0034bc:	8082                	ret

000000000a0034be <PLIC_mac1_queue2_IRQHandler>:
PLIC_mac1_queue2_IRQHandler():
 a0034be:	4501                	li	a0,0
 a0034c0:	8082                	ret

000000000a0034c2 <PLIC_mac1_queue3_IRQHandler>:
PLIC_mac1_queue3_IRQHandler():
 a0034c2:	4501                	li	a0,0
 a0034c4:	8082                	ret

000000000a0034c6 <PLIC_mac1_emac_IRQHandler>:
PLIC_mac1_emac_IRQHandler():
 a0034c6:	4501                	li	a0,0
 a0034c8:	8082                	ret

000000000a0034ca <PLIC_mac1_mmsl_IRQHandler>:
PLIC_mac1_mmsl_IRQHandler():
 a0034ca:	4501                	li	a0,0
 a0034cc:	8082                	ret

000000000a0034ce <PLIC_ddrc_train_IRQHandler>:
PLIC_ddrc_train_IRQHandler():
 a0034ce:	4501                	li	a0,0
 a0034d0:	8082                	ret

000000000a0034d2 <PLIC_scb_interrupt_IRQHandler>:
PLIC_scb_interrupt_IRQHandler():
 a0034d2:	4501                	li	a0,0
 a0034d4:	8082                	ret

000000000a0034d6 <PLIC_ecc_error_IRQHandler>:
PLIC_ecc_error_IRQHandler():
 a0034d6:	4501                	li	a0,0
 a0034d8:	8082                	ret

000000000a0034da <PLIC_ecc_correct_IRQHandler>:
PLIC_ecc_correct_IRQHandler():
 a0034da:	4501                	li	a0,0
 a0034dc:	8082                	ret

000000000a0034de <PLIC_rtc_wakeup_IRQHandler>:
PLIC_rtc_wakeup_IRQHandler():
 a0034de:	4501                	li	a0,0
 a0034e0:	8082                	ret

000000000a0034e2 <PLIC_rtc_match_IRQHandler>:
PLIC_rtc_match_IRQHandler():
 a0034e2:	4501                	li	a0,0
 a0034e4:	8082                	ret

000000000a0034e6 <PLIC_timer1_IRQHandler>:
PLIC_timer1_IRQHandler():
 a0034e6:	4501                	li	a0,0
 a0034e8:	8082                	ret

000000000a0034ea <PLIC_timer2_IRQHandler>:
PLIC_timer2_IRQHandler():
 a0034ea:	4501                	li	a0,0
 a0034ec:	8082                	ret

000000000a0034ee <PLIC_envm_IRQHandler>:
PLIC_envm_IRQHandler():
 a0034ee:	4501                	li	a0,0
 a0034f0:	8082                	ret

000000000a0034f2 <PLIC_qspi_IRQHandler>:
PLIC_qspi_IRQHandler():
 a0034f2:	4501                	li	a0,0
 a0034f4:	8082                	ret

000000000a0034f6 <PLIC_usb_dma_IRQHandler>:
PLIC_usb_dma_IRQHandler():
 a0034f6:	4501                	li	a0,0
 a0034f8:	8082                	ret

000000000a0034fa <PLIC_usb_mc_IRQHandler>:
PLIC_usb_mc_IRQHandler():
 a0034fa:	4501                	li	a0,0
 a0034fc:	8082                	ret

000000000a0034fe <PLIC_mmc_main_IRQHandler>:
PLIC_mmc_main_IRQHandler():
 a0034fe:	4501                	li	a0,0
 a003500:	8082                	ret

000000000a003502 <PLIC_mmc_wakeup_IRQHandler>:
PLIC_mmc_wakeup_IRQHandler():
 a003502:	4501                	li	a0,0
 a003504:	8082                	ret

000000000a003506 <PLIC_devrst_IRQHandler>:
PLIC_devrst_IRQHandler():
 a003506:	4501                	li	a0,0
 a003508:	8082                	ret

000000000a00350a <PLIC_g5c_message_IRQHandler>:
PLIC_g5c_message_IRQHandler():
 a00350a:	4501                	li	a0,0
 a00350c:	8082                	ret

000000000a00350e <PLIC_usoc_vc_interrupt_IRQHandler>:
PLIC_usoc_vc_interrupt_IRQHandler():
 a00350e:	4501                	li	a0,0
 a003510:	8082                	ret

000000000a003512 <PLIC_usoc_smb_interrupt_IRQHandler>:
PLIC_usoc_smb_interrupt_IRQHandler():
 a003512:	4501                	li	a0,0
 a003514:	8082                	ret

000000000a003516 <PLIC_E51_Maintence_IRQHandler>:
PLIC_E51_Maintence_IRQHandler():
 a003516:	4501                	li	a0,0
 a003518:	8082                	ret

000000000a00351a <PLIC_wdog0_mvrp_IRQHandler>:
PLIC_wdog0_mvrp_IRQHandler():
 a00351a:	4501                	li	a0,0
 a00351c:	8082                	ret

000000000a00351e <PLIC_wdog1_mvrp_IRQHandler>:
PLIC_wdog1_mvrp_IRQHandler():
 a00351e:	4501                	li	a0,0
 a003520:	8082                	ret

000000000a003522 <PLIC_wdog2_mvrp_IRQHandler>:
PLIC_wdog2_mvrp_IRQHandler():
 a003522:	4501                	li	a0,0
 a003524:	8082                	ret

000000000a003526 <PLIC_wdog3_mvrp_IRQHandler>:
PLIC_wdog3_mvrp_IRQHandler():
 a003526:	4501                	li	a0,0
 a003528:	8082                	ret

000000000a00352a <PLIC_wdog4_mvrp_IRQHandler>:
PLIC_wdog4_mvrp_IRQHandler():
 a00352a:	4501                	li	a0,0
 a00352c:	8082                	ret

000000000a00352e <PLIC_wdog0_tout_IRQHandler>:
PLIC_wdog0_tout_IRQHandler():
 a00352e:	4501                	li	a0,0
 a003530:	8082                	ret

000000000a003532 <PLIC_wdog1_tout_IRQHandler>:
PLIC_wdog1_tout_IRQHandler():
 a003532:	4501                	li	a0,0
 a003534:	8082                	ret

000000000a003536 <PLIC_wdog2_tout_IRQHandler>:
PLIC_wdog2_tout_IRQHandler():
 a003536:	4501                	li	a0,0
 a003538:	8082                	ret

000000000a00353a <PLIC_wdog3_tout_IRQHandler>:
PLIC_wdog3_tout_IRQHandler():
 a00353a:	4501                	li	a0,0
 a00353c:	8082                	ret

000000000a00353e <PLIC_wdog4_tout_IRQHandler>:
PLIC_wdog4_tout_IRQHandler():
 a00353e:	4501                	li	a0,0
 a003540:	8082                	ret

000000000a003542 <PLIC_g5c_mss_spi_IRQHandler>:
PLIC_g5c_mss_spi_IRQHandler():
 a003542:	4501                	li	a0,0
 a003544:	8082                	ret

000000000a003546 <PLIC_volt_temp_alarm_IRQHandler>:
PLIC_volt_temp_alarm_IRQHandler():
 a003546:	4501                	li	a0,0
 a003548:	8082                	ret

000000000a00354a <PLIC_athena_complete_IRQHandler>:
PLIC_athena_complete_IRQHandler():
 a00354a:	4501                	li	a0,0
 a00354c:	8082                	ret

000000000a00354e <PLIC_athena_alarm_IRQHandler>:
PLIC_athena_alarm_IRQHandler():
 a00354e:	4501                	li	a0,0
 a003550:	8082                	ret

000000000a003552 <PLIC_athena_bus_error_IRQHandler>:
PLIC_athena_bus_error_IRQHandler():
 a003552:	4501                	li	a0,0
 a003554:	8082                	ret

000000000a003556 <PLIC_usoc_axic_us_IRQHandler>:
PLIC_usoc_axic_us_IRQHandler():
 a003556:	4501                	li	a0,0
 a003558:	8082                	ret

000000000a00355a <PLIC_usoc_axic_ds_IRQHandler>:
PLIC_usoc_axic_ds_IRQHandler():
 a00355a:	4501                	li	a0,0
 a00355c:	8082                	ret

000000000a00355e <PLIC_reserved_104_IRQHandler>:
PLIC_reserved_104_IRQHandler():
 a00355e:	4501                	li	a0,0
 a003560:	8082                	ret

000000000a003562 <PLIC_f2m_0_IRQHandler>:
PLIC_f2m_0_IRQHandler():
 a003562:	4501                	li	a0,0
 a003564:	8082                	ret

000000000a003566 <PLIC_f2m_1_IRQHandler>:
PLIC_f2m_1_IRQHandler():
 a003566:	4501                	li	a0,0
 a003568:	8082                	ret

000000000a00356a <PLIC_f2m_2_IRQHandler>:
PLIC_f2m_2_IRQHandler():
 a00356a:	4501                	li	a0,0
 a00356c:	8082                	ret

000000000a00356e <PLIC_f2m_3_IRQHandler>:
PLIC_f2m_3_IRQHandler():
 a00356e:	4501                	li	a0,0
 a003570:	8082                	ret

000000000a003572 <PLIC_f2m_4_IRQHandler>:
PLIC_f2m_4_IRQHandler():
 a003572:	4501                	li	a0,0
 a003574:	8082                	ret

000000000a003576 <PLIC_f2m_5_IRQHandler>:
PLIC_f2m_5_IRQHandler():
 a003576:	4501                	li	a0,0
 a003578:	8082                	ret

000000000a00357a <PLIC_f2m_6_IRQHandler>:
PLIC_f2m_6_IRQHandler():
 a00357a:	4501                	li	a0,0
 a00357c:	8082                	ret

000000000a00357e <PLIC_f2m_7_IRQHandler>:
PLIC_f2m_7_IRQHandler():
 a00357e:	4501                	li	a0,0
 a003580:	8082                	ret

000000000a003582 <PLIC_f2m_8_IRQHandler>:
PLIC_f2m_8_IRQHandler():
 a003582:	4501                	li	a0,0
 a003584:	8082                	ret

000000000a003586 <PLIC_f2m_9_IRQHandler>:
PLIC_f2m_9_IRQHandler():
 a003586:	4501                	li	a0,0
 a003588:	8082                	ret

000000000a00358a <PLIC_f2m_10_IRQHandler>:
PLIC_f2m_10_IRQHandler():
 a00358a:	4501                	li	a0,0
 a00358c:	8082                	ret

000000000a00358e <PLIC_f2m_11_IRQHandler>:
PLIC_f2m_11_IRQHandler():
 a00358e:	4501                	li	a0,0
 a003590:	8082                	ret

000000000a003592 <PLIC_f2m_12_IRQHandler>:
PLIC_f2m_12_IRQHandler():
 a003592:	4501                	li	a0,0
 a003594:	8082                	ret

000000000a003596 <PLIC_f2m_13_IRQHandler>:
PLIC_f2m_13_IRQHandler():
 a003596:	4501                	li	a0,0
 a003598:	8082                	ret

000000000a00359a <PLIC_f2m_14_IRQHandler>:
PLIC_f2m_14_IRQHandler():
 a00359a:	4501                	li	a0,0
 a00359c:	8082                	ret

000000000a00359e <PLIC_f2m_15_IRQHandler>:
PLIC_f2m_15_IRQHandler():
 a00359e:	4501                	li	a0,0
 a0035a0:	8082                	ret

000000000a0035a2 <PLIC_f2m_16_IRQHandler>:
PLIC_f2m_16_IRQHandler():
 a0035a2:	4501                	li	a0,0
 a0035a4:	8082                	ret

000000000a0035a6 <PLIC_f2m_17_IRQHandler>:
PLIC_f2m_17_IRQHandler():
 a0035a6:	4501                	li	a0,0
 a0035a8:	8082                	ret

000000000a0035aa <PLIC_f2m_18_IRQHandler>:
PLIC_f2m_18_IRQHandler():
 a0035aa:	4501                	li	a0,0
 a0035ac:	8082                	ret

000000000a0035ae <PLIC_f2m_19_IRQHandler>:
PLIC_f2m_19_IRQHandler():
 a0035ae:	4501                	li	a0,0
 a0035b0:	8082                	ret

000000000a0035b2 <PLIC_f2m_20_IRQHandler>:
PLIC_f2m_20_IRQHandler():
 a0035b2:	4501                	li	a0,0
 a0035b4:	8082                	ret

000000000a0035b6 <PLIC_f2m_21_IRQHandler>:
PLIC_f2m_21_IRQHandler():
 a0035b6:	4501                	li	a0,0
 a0035b8:	8082                	ret

000000000a0035ba <PLIC_f2m_22_IRQHandler>:
PLIC_f2m_22_IRQHandler():
 a0035ba:	4501                	li	a0,0
 a0035bc:	8082                	ret

000000000a0035be <PLIC_f2m_23_IRQHandler>:
PLIC_f2m_23_IRQHandler():
 a0035be:	4501                	li	a0,0
 a0035c0:	8082                	ret

000000000a0035c2 <PLIC_f2m_24_IRQHandler>:
PLIC_f2m_24_IRQHandler():
 a0035c2:	4501                	li	a0,0
 a0035c4:	8082                	ret

000000000a0035c6 <PLIC_f2m_25_IRQHandler>:
PLIC_f2m_25_IRQHandler():
 a0035c6:	4501                	li	a0,0
 a0035c8:	8082                	ret

000000000a0035ca <PLIC_f2m_26_IRQHandler>:
PLIC_f2m_26_IRQHandler():
 a0035ca:	4501                	li	a0,0
 a0035cc:	8082                	ret

000000000a0035ce <PLIC_f2m_27_IRQHandler>:
PLIC_f2m_27_IRQHandler():
 a0035ce:	4501                	li	a0,0
 a0035d0:	8082                	ret

000000000a0035d2 <PLIC_f2m_28_IRQHandler>:
PLIC_f2m_28_IRQHandler():
 a0035d2:	4501                	li	a0,0
 a0035d4:	8082                	ret

000000000a0035d6 <PLIC_f2m_29_IRQHandler>:
PLIC_f2m_29_IRQHandler():
 a0035d6:	4501                	li	a0,0
 a0035d8:	8082                	ret

000000000a0035da <PLIC_f2m_30_IRQHandler>:
PLIC_f2m_30_IRQHandler():
 a0035da:	4501                	li	a0,0
 a0035dc:	8082                	ret

000000000a0035de <PLIC_f2m_31_IRQHandler>:
PLIC_f2m_31_IRQHandler():
 a0035de:	4501                	li	a0,0
 a0035e0:	8082                	ret

000000000a0035e2 <PLIC_f2m_32_IRQHandler>:
PLIC_f2m_32_IRQHandler():
 a0035e2:	4501                	li	a0,0
 a0035e4:	8082                	ret

000000000a0035e6 <PLIC_f2m_33_IRQHandler>:
PLIC_f2m_33_IRQHandler():
 a0035e6:	4501                	li	a0,0
 a0035e8:	8082                	ret

000000000a0035ea <PLIC_f2m_34_IRQHandler>:
PLIC_f2m_34_IRQHandler():
 a0035ea:	4501                	li	a0,0
 a0035ec:	8082                	ret

000000000a0035ee <PLIC_f2m_35_IRQHandler>:
PLIC_f2m_35_IRQHandler():
 a0035ee:	4501                	li	a0,0
 a0035f0:	8082                	ret

000000000a0035f2 <PLIC_f2m_36_IRQHandler>:
PLIC_f2m_36_IRQHandler():
 a0035f2:	4501                	li	a0,0
 a0035f4:	8082                	ret

000000000a0035f6 <PLIC_f2m_37_IRQHandler>:
PLIC_f2m_37_IRQHandler():
 a0035f6:	4501                	li	a0,0
 a0035f8:	8082                	ret

000000000a0035fa <PLIC_f2m_38_IRQHandler>:
PLIC_f2m_38_IRQHandler():
 a0035fa:	4501                	li	a0,0
 a0035fc:	8082                	ret

000000000a0035fe <PLIC_f2m_39_IRQHandler>:
PLIC_f2m_39_IRQHandler():
 a0035fe:	4501                	li	a0,0
 a003600:	8082                	ret

000000000a003602 <PLIC_f2m_40_IRQHandler>:
PLIC_f2m_40_IRQHandler():
 a003602:	4501                	li	a0,0
 a003604:	8082                	ret

000000000a003606 <PLIC_f2m_41_IRQHandler>:
PLIC_f2m_41_IRQHandler():
 a003606:	4501                	li	a0,0
 a003608:	8082                	ret

000000000a00360a <PLIC_f2m_42_IRQHandler>:
PLIC_f2m_42_IRQHandler():
 a00360a:	4501                	li	a0,0
 a00360c:	8082                	ret

000000000a00360e <PLIC_f2m_43_IRQHandler>:
PLIC_f2m_43_IRQHandler():
 a00360e:	4501                	li	a0,0
 a003610:	8082                	ret

000000000a003612 <PLIC_f2m_44_IRQHandler>:
PLIC_f2m_44_IRQHandler():
 a003612:	4501                	li	a0,0
 a003614:	8082                	ret

000000000a003616 <PLIC_f2m_45_IRQHandler>:
PLIC_f2m_45_IRQHandler():
 a003616:	4501                	li	a0,0
 a003618:	8082                	ret

000000000a00361a <PLIC_f2m_46_IRQHandler>:
PLIC_f2m_46_IRQHandler():
 a00361a:	4501                	li	a0,0
 a00361c:	8082                	ret

000000000a00361e <PLIC_f2m_47_IRQHandler>:
PLIC_f2m_47_IRQHandler():
 a00361e:	4501                	li	a0,0
 a003620:	8082                	ret

000000000a003622 <PLIC_f2m_48_IRQHandler>:
PLIC_f2m_48_IRQHandler():
 a003622:	4501                	li	a0,0
 a003624:	8082                	ret

000000000a003626 <PLIC_f2m_49_IRQHandler>:
PLIC_f2m_49_IRQHandler():
 a003626:	4501                	li	a0,0
 a003628:	8082                	ret

000000000a00362a <PLIC_f2m_50_IRQHandler>:
PLIC_f2m_50_IRQHandler():
 a00362a:	4501                	li	a0,0
 a00362c:	8082                	ret

000000000a00362e <PLIC_f2m_51_IRQHandler>:
PLIC_f2m_51_IRQHandler():
 a00362e:	4501                	li	a0,0
 a003630:	8082                	ret

000000000a003632 <PLIC_f2m_52_IRQHandler>:
PLIC_f2m_52_IRQHandler():
 a003632:	4501                	li	a0,0
 a003634:	8082                	ret

000000000a003636 <PLIC_f2m_53_IRQHandler>:
PLIC_f2m_53_IRQHandler():
 a003636:	4501                	li	a0,0
 a003638:	8082                	ret

000000000a00363a <PLIC_f2m_54_IRQHandler>:
PLIC_f2m_54_IRQHandler():
 a00363a:	4501                	li	a0,0
 a00363c:	8082                	ret

000000000a00363e <PLIC_f2m_55_IRQHandler>:
PLIC_f2m_55_IRQHandler():
 a00363e:	4501                	li	a0,0
 a003640:	8082                	ret

000000000a003642 <PLIC_f2m_56_IRQHandler>:
PLIC_f2m_56_IRQHandler():
 a003642:	4501                	li	a0,0
 a003644:	8082                	ret

000000000a003646 <PLIC_f2m_57_IRQHandler>:
PLIC_f2m_57_IRQHandler():
 a003646:	4501                	li	a0,0
 a003648:	8082                	ret

000000000a00364a <PLIC_f2m_58_IRQHandler>:
PLIC_f2m_58_IRQHandler():
 a00364a:	4501                	li	a0,0
 a00364c:	8082                	ret

000000000a00364e <PLIC_f2m_59_IRQHandler>:
PLIC_f2m_59_IRQHandler():
 a00364e:	4501                	li	a0,0
 a003650:	8082                	ret

000000000a003652 <PLIC_f2m_60_IRQHandler>:
PLIC_f2m_60_IRQHandler():
 a003652:	4501                	li	a0,0
 a003654:	8082                	ret

000000000a003656 <PLIC_f2m_61_IRQHandler>:
PLIC_f2m_61_IRQHandler():
 a003656:	4501                	li	a0,0
 a003658:	8082                	ret

000000000a00365a <PLIC_f2m_62_IRQHandler>:
PLIC_f2m_62_IRQHandler():
 a00365a:	4501                	li	a0,0
 a00365c:	8082                	ret

000000000a00365e <PLIC_f2m_63_IRQHandler>:
PLIC_f2m_63_IRQHandler():
 a00365e:	4501                	li	a0,0
 a003660:	8082                	ret

000000000a003662 <PLIC_E51_bus_error_unit_IRQHandler>:
PLIC_E51_bus_error_unit_IRQHandler():
 a003662:	4501                	li	a0,0
 a003664:	8082                	ret

000000000a003666 <PLIC_U54_1_bus_error_unit_IRQHandler>:
PLIC_U54_1_bus_error_unit_IRQHandler():
 a003666:	4501                	li	a0,0
 a003668:	8082                	ret

000000000a00366a <PLIC_U54_2_bus_error_unit_IRQHandler>:
PLIC_U54_2_bus_error_unit_IRQHandler():
 a00366a:	4501                	li	a0,0
 a00366c:	8082                	ret

000000000a00366e <PLIC_U54_3_bus_error_unit_IRQHandler>:
PLIC_U54_3_bus_error_unit_IRQHandler():
 a00366e:	4501                	li	a0,0
 a003670:	8082                	ret

000000000a003672 <PLIC_U54_4_bus_error_unit_IRQHandler>:
PLIC_U54_4_bus_error_unit_IRQHandler():
 a003672:	4501                	li	a0,0
 a003674:	8082                	ret

000000000a003676 <E51_maintenance_local_IRQHandler>:
E51_maintenance_local_IRQHandler():
 a003676:	8082                	ret

000000000a003678 <E51_usoc_smb_local_IRQHandler>:
E51_usoc_smb_local_IRQHandler():
 a003678:	8082                	ret

000000000a00367a <E51_usoc_vc_local_IRQHandler>:
E51_usoc_vc_local_IRQHandler():
 a00367a:	8082                	ret

000000000a00367c <E51_g5c_message_local_IRQHandler>:
E51_g5c_message_local_IRQHandler():
 a00367c:	8082                	ret

000000000a00367e <E51_g5c_devrst_local_IRQHandler>:
E51_g5c_devrst_local_IRQHandler():
 a00367e:	8082                	ret

000000000a003680 <E51_wdog4_tout_local_IRQHandler>:
E51_wdog4_tout_local_IRQHandler():
 a003680:	8082                	ret

000000000a003682 <E51_wdog3_tout_local_IRQHandler>:
E51_wdog3_tout_local_IRQHandler():
 a003682:	8082                	ret

000000000a003684 <E51_wdog2_tout_local_IRQHandler>:
E51_wdog2_tout_local_IRQHandler():
 a003684:	8082                	ret

000000000a003686 <E51_wdog1_tout_local_IRQHandler>:
E51_wdog1_tout_local_IRQHandler():
 a003686:	8082                	ret

000000000a003688 <E51_wdog0_tout_local_IRQHandler>:
E51_wdog0_tout_local_IRQHandler():
 a003688:	8082                	ret

000000000a00368a <E51_wdog0_mvrp_local_IRQHandler>:
E51_wdog0_mvrp_local_IRQHandler():
 a00368a:	8082                	ret

000000000a00368c <E51_envm_local_IRQHandler>:
E51_envm_local_IRQHandler():
 a00368c:	8082                	ret

000000000a00368e <E51_ecc_correct_local_IRQHandler>:
E51_ecc_correct_local_IRQHandler():
 a00368e:	8082                	ret

000000000a003690 <E51_ecc_error_local_IRQHandler>:
E51_ecc_error_local_IRQHandler():
 a003690:	8082                	ret

000000000a003692 <E51_scb_local_IRQHandler>:
E51_scb_local_IRQHandler():
 a003692:	8082                	ret

000000000a003694 <E51_f2m_32_local_IRQHandler>:
E51_f2m_32_local_IRQHandler():
 a003694:	8082                	ret

000000000a003696 <E51_f2m_33_local_IRQHandler>:
E51_f2m_33_local_IRQHandler():
 a003696:	8082                	ret

000000000a003698 <E51_f2m_34_local_IRQHandler>:
E51_f2m_34_local_IRQHandler():
 a003698:	8082                	ret

000000000a00369a <E51_f2m_35_local_IRQHandler>:
E51_f2m_35_local_IRQHandler():
 a00369a:	8082                	ret

000000000a00369c <E51_f2m_36_local_IRQHandler>:
E51_f2m_36_local_IRQHandler():
 a00369c:	8082                	ret

000000000a00369e <E51_f2m_37_local_IRQHandler>:
E51_f2m_37_local_IRQHandler():
 a00369e:	8082                	ret

000000000a0036a0 <E51_f2m_38_local_IRQHandler>:
E51_f2m_38_local_IRQHandler():
 a0036a0:	8082                	ret

000000000a0036a2 <E51_f2m_39_local_IRQHandler>:
E51_f2m_39_local_IRQHandler():
 a0036a2:	8082                	ret

000000000a0036a4 <E51_f2m_40_local_IRQHandler>:
E51_f2m_40_local_IRQHandler():
 a0036a4:	8082                	ret

000000000a0036a6 <E51_f2m_41_local_IRQHandler>:
E51_f2m_41_local_IRQHandler():
 a0036a6:	8082                	ret

000000000a0036a8 <E51_f2m_42_local_IRQHandler>:
E51_f2m_42_local_IRQHandler():
 a0036a8:	8082                	ret

000000000a0036aa <E51_f2m_43_local_IRQHandler>:
E51_f2m_43_local_IRQHandler():
 a0036aa:	8082                	ret

000000000a0036ac <E51_f2m_44_local_IRQHandler>:
E51_f2m_44_local_IRQHandler():
 a0036ac:	8082                	ret

000000000a0036ae <E51_f2m_45_local_IRQHandler>:
E51_f2m_45_local_IRQHandler():
 a0036ae:	8082                	ret

000000000a0036b0 <E51_f2m_46_local_IRQHandler>:
E51_f2m_46_local_IRQHandler():
 a0036b0:	8082                	ret

000000000a0036b2 <E51_f2m_47_local_IRQHandler>:
E51_f2m_47_local_IRQHandler():
 a0036b2:	8082                	ret

000000000a0036b4 <E51_f2m_48_local_IRQHandler>:
E51_f2m_48_local_IRQHandler():
 a0036b4:	8082                	ret

000000000a0036b6 <E51_f2m_49_local_IRQHandler>:
E51_f2m_49_local_IRQHandler():
 a0036b6:	8082                	ret

000000000a0036b8 <E51_f2m_50_local_IRQHandler>:
E51_f2m_50_local_IRQHandler():
 a0036b8:	8082                	ret

000000000a0036ba <E51_f2m_51_local_IRQHandler>:
E51_f2m_51_local_IRQHandler():
 a0036ba:	8082                	ret

000000000a0036bc <E51_f2m_52_local_IRQHandler>:
E51_f2m_52_local_IRQHandler():
 a0036bc:	8082                	ret

000000000a0036be <E51_f2m_53_local_IRQHandler>:
E51_f2m_53_local_IRQHandler():
 a0036be:	8082                	ret

000000000a0036c0 <E51_f2m_54_local_IRQHandler>:
E51_f2m_54_local_IRQHandler():
 a0036c0:	8082                	ret

000000000a0036c2 <E51_f2m_55_local_IRQHandler>:
E51_f2m_55_local_IRQHandler():
 a0036c2:	8082                	ret

000000000a0036c4 <E51_f2m_56_local_IRQHandler>:
E51_f2m_56_local_IRQHandler():
 a0036c4:	8082                	ret

000000000a0036c6 <E51_f2m_57_local_IRQHandler>:
E51_f2m_57_local_IRQHandler():
 a0036c6:	8082                	ret

000000000a0036c8 <E51_f2m_58_local_IRQHandler>:
E51_f2m_58_local_IRQHandler():
 a0036c8:	8082                	ret

000000000a0036ca <E51_f2m_59_local_IRQHandler>:
E51_f2m_59_local_IRQHandler():
 a0036ca:	8082                	ret

000000000a0036cc <E51_f2m_60_local_IRQHandler>:
E51_f2m_60_local_IRQHandler():
 a0036cc:	8082                	ret

000000000a0036ce <E51_f2m_61_local_IRQHandler>:
E51_f2m_61_local_IRQHandler():
 a0036ce:	8082                	ret

000000000a0036d0 <E51_f2m_62_local_IRQHandler>:
E51_f2m_62_local_IRQHandler():
 a0036d0:	8082                	ret

000000000a0036d2 <E51_f2m_63_local_IRQHandler>:
E51_f2m_63_local_IRQHandler():
 a0036d2:	8082                	ret

000000000a0036d4 <U54_spare_0_local_IRQHandler>:
U54_spare_0_local_IRQHandler():
 a0036d4:	8082                	ret

000000000a0036d6 <U54_spare_1_local_IRQHandler>:
U54_spare_1_local_IRQHandler():
 a0036d6:	8082                	ret

000000000a0036d8 <U54_spare_2_local_IRQHandler>:
U54_spare_2_local_IRQHandler():
 a0036d8:	8082                	ret

000000000a0036da <U54_1_mac0_mmsl_local_IRQHandler>:
U54_1_mac0_mmsl_local_IRQHandler():
 a0036da:	8082                	ret

000000000a0036dc <U54_1_mac0_emac_local_IRQHandler>:
U54_1_mac0_emac_local_IRQHandler():
 a0036dc:	8082                	ret

000000000a0036de <U54_1_mac0_queue3_local_IRQHandler>:
U54_1_mac0_queue3_local_IRQHandler():
 a0036de:	8082                	ret

000000000a0036e0 <U54_1_mac0_queue2_local_IRQHandler>:
U54_1_mac0_queue2_local_IRQHandler():
 a0036e0:	8082                	ret

000000000a0036e2 <U54_1_mac0_queue1_local_IRQHandler>:
U54_1_mac0_queue1_local_IRQHandler():
 a0036e2:	8082                	ret

000000000a0036e4 <U54_1_mac0_int_local_IRQHandler>:
U54_1_mac0_int_local_IRQHandler():
 a0036e4:	8082                	ret

000000000a0036e6 <U54_2_mac0_mmsl_local_IRQHandler>:
U54_2_mac0_mmsl_local_IRQHandler():
 a0036e6:	8082                	ret

000000000a0036e8 <U54_2_mac0_emac_local_IRQHandler>:
U54_2_mac0_emac_local_IRQHandler():
 a0036e8:	8082                	ret

000000000a0036ea <U54_2_mac0_queue3_local_IRQHandler>:
U54_2_mac0_queue3_local_IRQHandler():
 a0036ea:	8082                	ret

000000000a0036ec <U54_2_mac0_queue2_local_IRQHandler>:
U54_2_mac0_queue2_local_IRQHandler():
 a0036ec:	8082                	ret

000000000a0036ee <U54_2_mac0_queue1_local_IRQHandler>:
U54_2_mac0_queue1_local_IRQHandler():
 a0036ee:	8082                	ret

000000000a0036f0 <U54_2_mac0_int_local_IRQHandler>:
U54_2_mac0_int_local_IRQHandler():
 a0036f0:	8082                	ret

000000000a0036f2 <U54_3_mac1_mmsl_local_IRQHandler>:
U54_3_mac1_mmsl_local_IRQHandler():
 a0036f2:	8082                	ret

000000000a0036f4 <U54_3_mac1_emac_local_IRQHandler>:
U54_3_mac1_emac_local_IRQHandler():
 a0036f4:	8082                	ret

000000000a0036f6 <U54_3_mac1_queue3_local_IRQHandler>:
U54_3_mac1_queue3_local_IRQHandler():
 a0036f6:	8082                	ret

000000000a0036f8 <U54_3_mac1_queue2_local_IRQHandler>:
U54_3_mac1_queue2_local_IRQHandler():
 a0036f8:	8082                	ret

000000000a0036fa <U54_3_mac1_queue1_local_IRQHandler>:
U54_3_mac1_queue1_local_IRQHandler():
 a0036fa:	8082                	ret

000000000a0036fc <U54_3_mac1_int_local_IRQHandler>:
U54_3_mac1_int_local_IRQHandler():
 a0036fc:	8082                	ret

000000000a0036fe <U54_4_mac1_mmsl_local_IRQHandler>:
U54_4_mac1_mmsl_local_IRQHandler():
 a0036fe:	8082                	ret

000000000a003700 <U54_4_mac1_emac_local_IRQHandler>:
U54_4_mac1_emac_local_IRQHandler():
 a003700:	8082                	ret

000000000a003702 <U54_4_mac1_queue3_local_IRQHandler>:
U54_4_mac1_queue3_local_IRQHandler():
 a003702:	8082                	ret

000000000a003704 <U54_4_mac1_queue2_local_IRQHandler>:
U54_4_mac1_queue2_local_IRQHandler():
 a003704:	8082                	ret

000000000a003706 <U54_4_mac1_queue1_local_IRQHandler>:
U54_4_mac1_queue1_local_IRQHandler():
 a003706:	8082                	ret

000000000a003708 <U54_4_mac1_int_local_IRQHandler>:
U54_4_mac1_int_local_IRQHandler():
 a003708:	8082                	ret

000000000a00370a <U54_1_wdog_tout_local_IRQHandler>:
U54_1_wdog_tout_local_IRQHandler():
 a00370a:	8082                	ret

000000000a00370c <U54_2_wdog_tout_local_IRQHandler>:
U54_2_wdog_tout_local_IRQHandler():
 a00370c:	8082                	ret

000000000a00370e <U54_3_wdog_tout_local_IRQHandler>:
U54_3_wdog_tout_local_IRQHandler():
 a00370e:	8082                	ret

000000000a003710 <U54_4_wdog_tout_local_IRQHandler>:
U54_4_wdog_tout_local_IRQHandler():
 a003710:	8082                	ret

000000000a003712 <mvrp_u54_local_IRQHandler_10>:
mvrp_u54_local_IRQHandler_10():
 a003712:	8082                	ret

000000000a003714 <U54_1_wdog_mvrp_local_IRQHandler>:
U54_1_wdog_mvrp_local_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_irq_handler_stubs.c:1309
__attribute__((weak))  void mvrp_u54_local_IRQHandler_10(void)
{
}
__attribute__((weak))  void U54_1_wdog_mvrp_local_IRQHandler(void)
{
    mvrp_u54_local_IRQHandler_10();
 a003714:	bffd                	j	a003712 <mvrp_u54_local_IRQHandler_10>

000000000a003716 <U54_2_wdog_mvrp_local_IRQHandler>:
U54_2_wdog_mvrp_local_IRQHandler():
 a003716:	bff5                	j	a003712 <mvrp_u54_local_IRQHandler_10>

000000000a003718 <U54_3_wdog_mvrp_local_IRQHandler>:
U54_3_wdog_mvrp_local_IRQHandler():
 a003718:	bfed                	j	a003712 <mvrp_u54_local_IRQHandler_10>

000000000a00371a <U54_4_wdog_mvrp_local_IRQHandler>:
U54_4_wdog_mvrp_local_IRQHandler():
 a00371a:	bfe5                	j	a003712 <mvrp_u54_local_IRQHandler_10>

000000000a00371c <U54_spare_3_local_IRQHandler>:
U54_spare_3_local_IRQHandler():
 a00371c:	8082                	ret

000000000a00371e <U54_spare_4_local_IRQHandler>:
U54_spare_4_local_IRQHandler():
 a00371e:	8082                	ret

000000000a003720 <U54_spare_5_local_IRQHandler>:
U54_spare_5_local_IRQHandler():
 a003720:	8082                	ret

000000000a003722 <U54_spare_6_local_IRQHandler>:
U54_spare_6_local_IRQHandler():
 a003722:	8082                	ret

000000000a003724 <U54_f2m_0_local_IRQHandler>:
U54_f2m_0_local_IRQHandler():
 a003724:	8082                	ret

000000000a003726 <U54_f2m_1_local_IRQHandler>:
U54_f2m_1_local_IRQHandler():
 a003726:	8082                	ret

000000000a003728 <U54_f2m_2_local_IRQHandler>:
U54_f2m_2_local_IRQHandler():
 a003728:	8082                	ret

000000000a00372a <U54_f2m_3_local_IRQHandler>:
U54_f2m_3_local_IRQHandler():
 a00372a:	8082                	ret

000000000a00372c <U54_f2m_4_local_IRQHandler>:
U54_f2m_4_local_IRQHandler():
 a00372c:	8082                	ret

000000000a00372e <U54_f2m_5_local_IRQHandler>:
U54_f2m_5_local_IRQHandler():
 a00372e:	8082                	ret

000000000a003730 <U54_f2m_6_local_IRQHandler>:
U54_f2m_6_local_IRQHandler():
 a003730:	8082                	ret

000000000a003732 <U54_f2m_7_local_IRQHandler>:
U54_f2m_7_local_IRQHandler():
 a003732:	8082                	ret

000000000a003734 <U54_f2m_8_local_IRQHandler>:
U54_f2m_8_local_IRQHandler():
 a003734:	8082                	ret

000000000a003736 <U54_f2m_9_local_IRQHandler>:
U54_f2m_9_local_IRQHandler():
 a003736:	8082                	ret

000000000a003738 <U54_f2m_10_local_IRQHandler>:
U54_f2m_10_local_IRQHandler():
 a003738:	8082                	ret

000000000a00373a <U54_f2m_11_local_IRQHandler>:
U54_f2m_11_local_IRQHandler():
 a00373a:	8082                	ret

000000000a00373c <U54_f2m_12_local_IRQHandler>:
U54_f2m_12_local_IRQHandler():
 a00373c:	8082                	ret

000000000a00373e <U54_f2m_13_local_IRQHandler>:
U54_f2m_13_local_IRQHandler():
 a00373e:	8082                	ret

000000000a003740 <U54_f2m_14_local_IRQHandler>:
U54_f2m_14_local_IRQHandler():
 a003740:	8082                	ret

000000000a003742 <U54_f2m_15_local_IRQHandler>:
U54_f2m_15_local_IRQHandler():
 a003742:	8082                	ret

000000000a003744 <U54_f2m_16_local_IRQHandler>:
U54_f2m_16_local_IRQHandler():
 a003744:	8082                	ret

000000000a003746 <U54_f2m_17_local_IRQHandler>:
U54_f2m_17_local_IRQHandler():
 a003746:	8082                	ret

000000000a003748 <U54_f2m_18_local_IRQHandler>:
U54_f2m_18_local_IRQHandler():
 a003748:	8082                	ret

000000000a00374a <U54_f2m_19_local_IRQHandler>:
U54_f2m_19_local_IRQHandler():
 a00374a:	8082                	ret

000000000a00374c <U54_f2m_20_local_IRQHandler>:
U54_f2m_20_local_IRQHandler():
 a00374c:	8082                	ret

000000000a00374e <U54_f2m_21_local_IRQHandler>:
U54_f2m_21_local_IRQHandler():
 a00374e:	8082                	ret

000000000a003750 <U54_f2m_22_local_IRQHandler>:
U54_f2m_22_local_IRQHandler():
 a003750:	8082                	ret

000000000a003752 <U54_f2m_23_local_IRQHandler>:
U54_f2m_23_local_IRQHandler():
 a003752:	8082                	ret

000000000a003754 <U54_f2m_24_local_IRQHandler>:
U54_f2m_24_local_IRQHandler():
 a003754:	8082                	ret

000000000a003756 <U54_f2m_25_local_IRQHandler>:
U54_f2m_25_local_IRQHandler():
 a003756:	8082                	ret

000000000a003758 <U54_f2m_26_local_IRQHandler>:
U54_f2m_26_local_IRQHandler():
 a003758:	8082                	ret

000000000a00375a <U54_f2m_27_local_IRQHandler>:
U54_f2m_27_local_IRQHandler():
 a00375a:	8082                	ret

000000000a00375c <U54_f2m_28_local_IRQHandler>:
U54_f2m_28_local_IRQHandler():
 a00375c:	8082                	ret

000000000a00375e <U54_f2m_29_local_IRQHandler>:
U54_f2m_29_local_IRQHandler():
 a00375e:	8082                	ret

000000000a003760 <U54_f2m_30_local_IRQHandler>:
U54_f2m_30_local_IRQHandler():
 a003760:	8082                	ret

000000000a003762 <U54_f2m_31_local_IRQHandler>:
U54_f2m_31_local_IRQHandler():
 a003762:	8082                	ret

000000000a003764 <mpu_configure>:
mpu_configure():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:184
 *
 *
 * @return
 */
uint8_t mpu_configure(void)
{
 a003764:	1141                	addi	sp,sp,-16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:185
    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_FIC0)->PMPCFG)),
 a003766:	08000613          	li	a2,128
 a00376a:	00003597          	auipc	a1,0x3
 a00376e:	e0e58593          	addi	a1,a1,-498 # a006578 <mpu_fic0_values>
 a003772:	20005537          	lui	a0,0x20005
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:184
{
 a003776:	e406                	sd	ra,8(sp)
 a003778:	e022                	sd	s0,0(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:189
                 &(mpu_fic0_values),
                 sizeof(mpu_fic0_values));

    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_FIC1)->PMPCFG)),
 a00377a:	20005437          	lui	s0,0x20005
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:185
    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_FIC0)->PMPCFG)),
 a00377e:	fdffd097          	auipc	ra,0xfdffd
 a003782:	e34080e7          	jalr	-460(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:189
    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_FIC1)->PMPCFG)),
 a003786:	08000613          	li	a2,128
 a00378a:	00003597          	auipc	a1,0x3
 a00378e:	e6e58593          	addi	a1,a1,-402 # a0065f8 <mpu_fic1_values>
 a003792:	10040513          	addi	a0,s0,256 # 20005100 <__l2_scratchpad_vma_end+0x15fcd240>
 a003796:	fdffd097          	auipc	ra,0xfdffd
 a00379a:	e1c080e7          	jalr	-484(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:193
                &(mpu_fic1_values),
                sizeof(mpu_fic1_values));

    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_FIC2)->PMPCFG)),
 a00379e:	04000613          	li	a2,64
 a0037a2:	00003597          	auipc	a1,0x3
 a0037a6:	ed658593          	addi	a1,a1,-298 # a006678 <mpu_fic2_values>
 a0037aa:	20040513          	addi	a0,s0,512
 a0037ae:	fdffd097          	auipc	ra,0xfdffd
 a0037b2:	e04080e7          	jalr	-508(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:197
                &(mpu_fic2_values),
                sizeof(mpu_fic2_values));

    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_CRYPTO)->PMPCFG)),
 a0037b6:	02000613          	li	a2,32
 a0037ba:	00003597          	auipc	a1,0x3
 a0037be:	d9e58593          	addi	a1,a1,-610 # a006558 <mpu_crypto_values>
 a0037c2:	30040513          	addi	a0,s0,768
 a0037c6:	fdffd097          	auipc	ra,0xfdffd
 a0037ca:	dec080e7          	jalr	-532(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:201
                &(mpu_crypto_values),
                sizeof(mpu_crypto_values));

    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_GEM0)->PMPCFG)),
 a0037ce:	04000613          	li	a2,64
 a0037d2:	00003597          	auipc	a1,0x3
 a0037d6:	ee658593          	addi	a1,a1,-282 # a0066b8 <mpu_gem0_values>
 a0037da:	40040513          	addi	a0,s0,1024
 a0037de:	fdffd097          	auipc	ra,0xfdffd
 a0037e2:	dd4080e7          	jalr	-556(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:205
                &(mpu_gem0_values),
                sizeof(mpu_gem0_values));

    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_GEM1)->PMPCFG)),
 a0037e6:	04000613          	li	a2,64
 a0037ea:	00003597          	auipc	a1,0x3
 a0037ee:	f0e58593          	addi	a1,a1,-242 # a0066f8 <mpu_gem1_values>
 a0037f2:	50040513          	addi	a0,s0,1280
 a0037f6:	fdffd097          	auipc	ra,0xfdffd
 a0037fa:	dbc080e7          	jalr	-580(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:209
                &(mpu_gem1_values),
                sizeof(mpu_gem1_values));

    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_USB)->PMPCFG)),
 a0037fe:	02000613          	li	a2,32
 a003802:	00003597          	auipc	a1,0x3
 a003806:	fa658593          	addi	a1,a1,-90 # a0067a8 <mpu_usb_values>
 a00380a:	60040513          	addi	a0,s0,1536
 a00380e:	fdffd097          	auipc	ra,0xfdffd
 a003812:	da4080e7          	jalr	-604(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:213
                &(mpu_usb_values),
                sizeof(mpu_usb_values));

    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_MMC)->PMPCFG)),
 a003816:	02000613          	li	a2,32
 a00381a:	00003597          	auipc	a1,0x3
 a00381e:	f1e58593          	addi	a1,a1,-226 # a006738 <mpu_mmc_values>
 a003822:	70040513          	addi	a0,s0,1792
 a003826:	fdffd097          	auipc	ra,0xfdffd
 a00382a:	d8c080e7          	jalr	-628(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:217
                &(mpu_mmc_values),
                sizeof(mpu_mmc_values));

    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_SCB)->PMPCFG)),
 a00382e:	20006437          	lui	s0,0x20006
 a003832:	04000613          	li	a2,64
 a003836:	00003597          	auipc	a1,0x3
 a00383a:	f2258593          	addi	a1,a1,-222 # a006758 <mpu_scb_values>
 a00383e:	80040513          	addi	a0,s0,-2048 # 20005800 <__l2_scratchpad_vma_end+0x15fcd940>
 a003842:	fdffd097          	auipc	ra,0xfdffd
 a003846:	d70080e7          	jalr	-656(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:221
                &(mpu_scb_values),
                sizeof(mpu_scb_values));

    config_64_copy((void *)(&(MSS_MPU(MSS_MPU_TRACE)->PMPCFG)),
 a00384a:	90040513          	addi	a0,s0,-1792
 a00384e:	4641                	li	a2,16
 a003850:	00003597          	auipc	a1,0x3
 a003854:	f4858593          	addi	a1,a1,-184 # a006798 <mpu_trace_values>
 a003858:	fdffd097          	auipc	ra,0xfdffd
 a00385c:	d5a080e7          	jalr	-678(ra) # 80005b2 <config_64_copy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_mpu.c:226
                &(mpu_trace_values),
                sizeof(mpu_trace_values));

    return(0);
}
 a003860:	60a2                	ld	ra,8(sp)
 a003862:	6402                	ld	s0,0(sp)
 a003864:	4501                	li	a0,0
 a003866:	0141                	addi	sp,sp,16
 a003868:	8082                	ret

000000000a00386a <mss_config_clk_rst>:
mss_config_clk_rst():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:147
 */
__attribute__((weak))  uint8_t mss_config_clk_rst(mss_peripherals peripheral, uint8_t hart, PERIPH_RESET_STATE req_state)
{
    uint8_t result = 1U;

    ASSERT(PERIPHERAL_SETUP[peripheral][PERIPHERAL_INDEX_OFFSET] == peripheral);
 a00386a:	02051713          	slli	a4,a0,0x20
 a00386e:	9301                	srli	a4,a4,0x20
 a003870:	00003797          	auipc	a5,0x3
 a003874:	f5878793          	addi	a5,a5,-168 # a0067c8 <PERIPHERAL_SETUP>
 a003878:	00471693          	slli	a3,a4,0x4
 a00387c:	96be                	add	a3,a3,a5
 a00387e:	4294                	lw	a3,0(a3)
 a003880:	00a68363          	beq	a3,a0,a003886 <mss_config_clk_rst+0x1c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:147 (discriminator 1)
 a003884:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:153 (discriminator 3)

    result = verify_context_enable((uint8_t)PERIPHERAL_SETUP[peripheral][CONTEXT_EN_INDEX_OFFSET], PERIPHERAL_SETUP[peripheral][CONTEXT_MASK_INDEX_OFFSET] , hart);

    if (result == 0U)
    {
        peripheral_on_off(PERIPHERAL_SETUP[peripheral][CONTEXT_SUBCLK_INDEX_OFFSET] , req_state);
 a003886:	0712                	slli	a4,a4,0x4
 a003888:	97ba                	add	a5,a5,a4
 a00388a:	47dc                	lw	a5,12(a5)
peripheral_on_off():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:123 (discriminator 3)
    if (req_state == PERIPHERAL_OFF)
 a00388c:	4705                	li	a4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:126 (discriminator 3)
        SYSREG->SUBBLK_CLOCK_CR &= (uint32_t)~(peripheral_mask);
 a00388e:	200026b7          	lui	a3,0x20002
 a003892:	fff7c593          	not	a1,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:123 (discriminator 3)
    if (req_state == PERIPHERAL_OFF)
 a003896:	02e61063          	bne	a2,a4,a0038b6 <mss_config_clk_rst+0x4c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:126
        SYSREG->SUBBLK_CLOCK_CR &= (uint32_t)~(peripheral_mask);
 a00389a:	0846a703          	lw	a4,132(a3) # 20002084 <__l2_scratchpad_vma_end+0x15fca1c4>
 a00389e:	2701                	sext.w	a4,a4
 a0038a0:	8f6d                	and	a4,a4,a1
 a0038a2:	08e6a223          	sw	a4,132(a3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:128
        SYSREG->SOFT_RESET_CR   |= (uint32_t)(peripheral_mask);
 a0038a6:	0886a703          	lw	a4,136(a3)
 a0038aa:	2701                	sext.w	a4,a4
 a0038ac:	8fd9                	or	a5,a5,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:135
        SYSREG->SOFT_RESET_CR   &= (uint32_t)~(peripheral_mask);
 a0038ae:	08f6a423          	sw	a5,136(a3)
mss_config_clk_rst():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:156
    }
    return result;
}
 a0038b2:	4501                	li	a0,0
 a0038b4:	8082                	ret
peripheral_on_off():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:133
        SYSREG->SUBBLK_CLOCK_CR |= (peripheral_mask);
 a0038b6:	0846a603          	lw	a2,132(a3)
 a0038ba:	2601                	sext.w	a2,a2
 a0038bc:	8fd1                	or	a5,a5,a2
 a0038be:	08f6a223          	sw	a5,132(a3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:135
        SYSREG->SOFT_RESET_CR   &= (uint32_t)~(peripheral_mask);
 a0038c2:	0886a783          	lw	a5,136(a3)
 a0038c6:	2781                	sext.w	a5,a5
 a0038c8:	8fed                	and	a5,a5,a1
 a0038ca:	b7d5                	j	a0038ae <mss_config_clk_rst+0x44>

000000000a0038cc <mss_enable_fabric>:
mss_enable_fabric():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:164
 * See mss_peripherals.h for details of how to use this function.
 */
__attribute__((weak)) void mss_enable_fabric(void)
{
    /* Remove soft reset */
    SYSREG->SOFT_RESET_CR &= (uint32_t)~(SOFT_RESET_CR_FPGA_MASK);
 a0038cc:	200026b7          	lui	a3,0x20002
 a0038d0:	0886a783          	lw	a5,136(a3) # 20002088 <__l2_scratchpad_vma_end+0x15fca1c8>
 a0038d4:	7701                	lui	a4,0xfffe0
 a0038d6:	177d                	addi	a4,a4,-1
 a0038d8:	2781                	sext.w	a5,a5
 a0038da:	8ff9                	and	a5,a5,a4
 a0038dc:	08f6a423          	sw	a5,136(a3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:165
}
 a0038e0:	8082                	ret

000000000a0038e2 <mss_set_apb_bus_cr>:
mss_set_apb_bus_cr():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:181
/***************************************************************************//**
 * See mss_peripherals.h for details of how to use this function.
 */
__attribute__((weak)) void mss_set_apb_bus_cr(uint32_t reg_value)
{
    SYSREG->APBBUS_CR = reg_value;
 a0038e2:	200027b7          	lui	a5,0x20002
 a0038e6:	08a7a023          	sw	a0,128(a5) # 20002080 <__l2_scratchpad_vma_end+0x15fca1c0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_peripherals.c:182
}
 a0038ea:	8082                	ret

000000000a0038ec <pmp_configure>:
pmp_configure():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:136
{
#if ((LIBERO_SETTING_MEM_CONFIGS_ENABLED & PMP_ENABLED_MASK) == PMP_ENABLED_MASK)
    uint64_t pmp0cfg;
#endif
    /* make sure enables are off */
    write_csr(pmpcfg0, 0);
 a0038ec:	3a005073          	csrwi	pmpcfg0,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:137
    write_csr(pmpcfg2, 0);
 a0038f0:	3a205073          	csrwi	pmpcfg2,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:139
    /* set required addressing */
    write_csr(pmpaddr0, pmp_values[hart_id][2]);
 a0038f4:	09000793          	li	a5,144
 a0038f8:	02f507b3          	mul	a5,a0,a5
 a0038fc:	00003517          	auipc	a0,0x3
 a003900:	13450513          	addi	a0,a0,308 # a006a30 <pmp_values>
 a003904:	953e                	add	a0,a0,a5
 a003906:	691c                	ld	a5,16(a0)
 a003908:	3b079073          	csrw	pmpaddr0,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:140
    write_csr(pmpaddr1, pmp_values[hart_id][3]);
 a00390c:	6d1c                	ld	a5,24(a0)
 a00390e:	3b179073          	csrw	pmpaddr1,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:141
    write_csr(pmpaddr2, pmp_values[hart_id][4]);
 a003912:	711c                	ld	a5,32(a0)
 a003914:	3b279073          	csrw	pmpaddr2,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:142
    write_csr(pmpaddr3, pmp_values[hart_id][5]);
 a003918:	751c                	ld	a5,40(a0)
 a00391a:	3b379073          	csrw	pmpaddr3,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:143
    write_csr(pmpaddr4, pmp_values[hart_id][6]);
 a00391e:	791c                	ld	a5,48(a0)
 a003920:	3b479073          	csrw	pmpaddr4,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:144
    write_csr(pmpaddr5, pmp_values[hart_id][7]);
 a003924:	7d1c                	ld	a5,56(a0)
 a003926:	3b579073          	csrw	pmpaddr5,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:145
    write_csr(pmpaddr6, pmp_values[hart_id][8]);
 a00392a:	613c                	ld	a5,64(a0)
 a00392c:	3b679073          	csrw	pmpaddr6,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:146
    write_csr(pmpaddr7, pmp_values[hart_id][9]);
 a003930:	653c                	ld	a5,72(a0)
 a003932:	3b779073          	csrw	pmpaddr7,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:147
    write_csr(pmpaddr8, pmp_values[hart_id][10]);
 a003936:	693c                	ld	a5,80(a0)
 a003938:	3b879073          	csrw	pmpaddr8,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:148
    write_csr(pmpaddr9, pmp_values[hart_id][11]);
 a00393c:	6d3c                	ld	a5,88(a0)
 a00393e:	3b979073          	csrw	pmpaddr9,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:149
    write_csr(pmpaddr10, pmp_values[hart_id][12]);
 a003942:	713c                	ld	a5,96(a0)
 a003944:	3ba79073          	csrw	pmpaddr10,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:150
    write_csr(pmpaddr11, pmp_values[hart_id][13]);
 a003948:	753c                	ld	a5,104(a0)
 a00394a:	3bb79073          	csrw	pmpaddr11,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:151
    write_csr(pmpaddr12, pmp_values[hart_id][14]);
 a00394e:	793c                	ld	a5,112(a0)
 a003950:	3bc79073          	csrw	pmpaddr12,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:152
    write_csr(pmpaddr13, pmp_values[hart_id][15]);
 a003954:	7d3c                	ld	a5,120(a0)
 a003956:	3bd79073          	csrw	pmpaddr13,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:153
    write_csr(pmpaddr14, pmp_values[hart_id][16]);
 a00395a:	615c                	ld	a5,128(a0)
 a00395c:	3be79073          	csrw	pmpaddr14,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:154
    write_csr(pmpaddr15, pmp_values[hart_id][17]);
 a003960:	655c                	ld	a5,136(a0)
 a003962:	3bf79073          	csrw	pmpaddr15,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:161
    pmp0cfg = pmp_values[hart_id][0];
    pmp_master_configs(hart_id, &pmp0cfg);
    write_csr(pmpcfg0, pmp0cfg);
    write_csr(pmpcfg2, pmp_values[hart_id][1]);
#else
    write_csr(pmpcfg0, pmp_values[hart_id][0]);
 a003966:	611c                	ld	a5,0(a0)
 a003968:	3a079073          	csrw	pmpcfg0,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_pmp.c:165
#endif

    return(0);
}
 a00396c:	4501                	li	a0,0
 a00396e:	8082                	ret

000000000a003970 <__disable_irq>:
__disable_irq():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_util.c:53
/*------------------------------------------------------------------------------
 * Disable all interrupts.
 */
void __disable_irq(void)
{
    clear_csr(mstatus, MSTATUS_MIE);
 a003970:	300477f3          	csrrci	a5,mstatus,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_util.c:54
    clear_csr(mstatus, MSTATUS_MPIE);
 a003974:	08000793          	li	a5,128
 a003978:	3007b7f3          	csrrc	a5,mstatus,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_util.c:55
}
 a00397c:	8082                	ret

000000000a00397e <__disable_all_irqs>:
__disable_all_irqs():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_util.c:58

void __disable_all_irqs(void)
{
 a00397e:	1141                	addi	sp,sp,-16
 a003980:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_util.c:59
    __disable_irq();
 a003982:	fefff0ef          	jal	ra,a003970 <__disable_irq>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_util.c:60
    write_csr(mie, 0x00U);
 a003986:	30405073          	csrwi	mie,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_util.c:61
    write_csr(mip, 0x00);
 a00398a:	34405073          	csrwi	mip,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/mpfs_hal/common/mss_util.c:62
}
 a00398e:	60a2                	ld	ra,8(sp)
 a003990:	0141                	addi	sp,sp,16
 a003992:	8082                	ret

000000000a003994 <__enable_irq>:
__enable_irq():
 a003994:	300467f3          	csrrsi	a5,mstatus,8
 a003998:	8082                	ret

000000000a00399a <global_init>:
global_init():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1348
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    if ((&g_mss_uart0_lo == this_uart))
 a00399a:	00027797          	auipc	a5,0x27
 a00399e:	24678793          	addi	a5,a5,582 # a02abe0 <g_mss_uart0_lo>
 a0039a2:	12f51263          	bne	a0,a5,a003ac6 <global_init+0x12c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1350
    {
        this_uart->hw_reg = MSS_UART0_LO_BASE;
 a0039a6:	200007b7          	lui	a5,0x20000
 a0039aa:	e11c                	sd	a5,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1351
        g_uart_axi_pos &= ~0x01u;
 a0039ac:	00008797          	auipc	a5,0x8
 a0039b0:	73878793          	addi	a5,a5,1848 # a00c0e4 <g_uart_axi_pos>
 a0039b4:	439c                	lw	a5,0(a5)
 a0039b6:	9bf9                	andi	a5,a5,-2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1358

    else if (&g_mss_uart1_lo == this_uart)
    {

        this_uart->hw_reg = MSS_UART1_LO_BASE;
        g_uart_axi_pos &= ~0x02u;
 a0039b8:	00008717          	auipc	a4,0x8
 a0039bc:	72f72623          	sw	a5,1836(a4) # a00c0e4 <g_uart_axi_pos>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1414 (discriminator 3)
    {
        ASSERT(0); /* Comment to avoid LDRA warning */
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
 a0039c0:	611c                	ld	a5,0(a0)
config_baud_divisors():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1523 (discriminator 3)
    /*
     * Compute baud value based on requested baud rate and PCLK frequency.
     * The baud value is computed using the following equation:
     *      baud_value = PCLK_Frequency / (baud_rate * 16)
     */
    baud_value_by_128 = (uint32_t)((8UL * pclk_freq) / baudrate);
 a0039c2:	02059693          	slli	a3,a1,0x20
 a0039c6:	9281                	srli	a3,a3,0x20
global_init():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1414 (discriminator 3)
    this_uart->hw_reg->IER = 0u;
 a0039c8:	00078223          	sb	zero,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1417 (discriminator 3)
    this_uart->hw_reg->FCR = 0u;
 a0039cc:	00078423          	sb	zero,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1420 (discriminator 3)
    this_uart->hw_reg->FCR |= CLEAR_RX_FIFO_MASK;
 a0039d0:	0087c703          	lbu	a4,8(a5)
 a0039d4:	00276713          	ori	a4,a4,2
 a0039d8:	00e78423          	sb	a4,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1423 (discriminator 3)
    this_uart->hw_reg->FCR |= CLEAR_TX_FIFO_MASK;
 a0039dc:	0087c703          	lbu	a4,8(a5)
 a0039e0:	00476713          	ori	a4,a4,4
 a0039e4:	00e78423          	sb	a4,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1428 (discriminator 3)
    this_uart->hw_reg->FCR |= RXRDY_TXRDYN_EN_MASK;
 a0039e8:	0087c703          	lbu	a4,8(a5)
 a0039ec:	00176713          	ori	a4,a4,1
 a0039f0:	00e78423          	sb	a4,8(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1431 (discriminator 3)
    this_uart->hw_reg->MCR &= ~LOOP_MASK;
 a0039f4:	0107c703          	lbu	a4,16(a5)
 a0039f8:	0ef77713          	andi	a4,a4,239
 a0039fc:	00e78823          	sb	a4,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1433 (discriminator 3)
    this_uart->hw_reg->MCR &= ~RLOOP_MASK;
 a003a00:	0107c703          	lbu	a4,16(a5)
 a003a04:	0df77713          	andi	a4,a4,223
 a003a08:	00e78823          	sb	a4,16(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1436 (discriminator 3)
    this_uart->hw_reg->MM1 &= ~E_MSB_TX_MASK;
 a003a0c:	0347c703          	lbu	a4,52(a5)
 a003a10:	0fd77713          	andi	a4,a4,253
 a003a14:	02e78a23          	sb	a4,52(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1439 (discriminator 3)
    this_uart->hw_reg->MM1 &= ~E_MSB_RX_MASK;
 a003a18:	0347c703          	lbu	a4,52(a5)
 a003a1c:	0fe77713          	andi	a4,a4,254
 a003a20:	02e78a23          	sb	a4,52(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1442 (discriminator 3)
    this_uart->hw_reg->MM2 &= ~EAFM_MASK;
 a003a24:	0387c703          	lbu	a4,56(a5)
 a003a28:	0fd77713          	andi	a4,a4,253
 a003a2c:	02e78c23          	sb	a4,56(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1445 (discriminator 3)
    this_uart->hw_reg->MM0 &= ~ETTG_MASK;
 a003a30:	0307c703          	lbu	a4,48(a5)
 a003a34:	0df77713          	andi	a4,a4,223
 a003a38:	02e78823          	sb	a4,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1448 (discriminator 3)
    this_uart->hw_reg->MM0 &= ~ERTO_MASK;
 a003a3c:	0307c703          	lbu	a4,48(a5)
 a003a40:	0bf77713          	andi	a4,a4,191
 a003a44:	02e78823          	sb	a4,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1451 (discriminator 3)
    this_uart->hw_reg->MM0 &= ~EFBR_MASK;
 a003a48:	0307c703          	lbu	a4,48(a5)
 a003a4c:	07f77713          	andi	a4,a4,127
 a003a50:	02e78823          	sb	a4,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1454 (discriminator 3)
    this_uart->hw_reg->MM2 &= ~ESWM_MASK;
 a003a54:	0387c703          	lbu	a4,56(a5)
 a003a58:	0f777713          	andi	a4,a4,247
 a003a5c:	02e78c23          	sb	a4,56(a5)
config_baud_divisors():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1523 (discriminator 3)
    baud_value_by_128 = (uint32_t)((8UL * pclk_freq) / baudrate);
 a003a60:	47869737          	lui	a4,0x47869
 a003a64:	c0070713          	addi	a4,a4,-1024 # 47868c00 <__l2_scratchpad_vma_end+0x3d830d40>
 a003a68:	02d756b3          	divu	a3,a4,a3
global_init():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1457 (discriminator 3)
    this_uart->hw_reg->GFR = 0u;
 a003a6c:	04078223          	sb	zero,68(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1460 (discriminator 3)
    this_uart->hw_reg->TTG = 0u;
 a003a70:	04078423          	sb	zero,72(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1463 (discriminator 3)
    this_uart->hw_reg->RTO = 0u;
 a003a74:	04078623          	sb	zero,76(a5)
config_baud_divisors():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1514 (discriminator 3)
    this_uart->baudrate = baudrate;
 a003a78:	c50c                	sw	a1,8(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1531 (discriminator 3)
    fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
    fractional_baud_value += (baud_value_by_128 - (baud_value * 128u))
                             - (fractional_baud_value * 2u);

    /* Assert if integer baud value fits in 16-bit. */
    ASSERT(baud_value <= UINT16_MAX);
 a003a7a:	00800737          	lui	a4,0x800
 a003a7e:	1ce6e763          	bltu	a3,a4,a003c4c <global_init+0x2b2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1531
 a003a82:	9002                	ebreak
global_init():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1472 (discriminator 3)
    this_uart->hw_reg->LCR = line_config;
 a003a84:	611c                	ld	a5,0(a0)
 a003a86:	00c78623          	sb	a2,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1475 (discriminator 3)
    this_uart->baudrate = baud_rate;
 a003a8a:	c50c                	sw	a1,8(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1476 (discriminator 3)
    this_uart->lineconfig = line_config;
 a003a8c:	00c50623          	sb	a2,12(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1478 (discriminator 3)
    this_uart->tx_buffer = (const uint8_t*)0;
 a003a90:	00053823          	sd	zero,16(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1477 (discriminator 3)
    this_uart->tx_buff_size = TX_COMPLETE;
 a003a94:	00053c23          	sd	zero,24(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1484 (discriminator 3)
    this_uart->linests_handler  = NULL_HANDLER;
 a003a98:	02053023          	sd	zero,32(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1482 (discriminator 3)
    this_uart->rx_handler       = NULL_HANDLER;
 a003a9c:	02053423          	sd	zero,40(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1483 (discriminator 3)
    this_uart->tx_handler       = NULL_HANDLER;
 a003aa0:	02053823          	sd	zero,48(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1485 (discriminator 3)
    this_uart->modemsts_handler = NULL_HANDLER;
 a003aa4:	02053c23          	sd	zero,56(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1486 (discriminator 3)
    this_uart->rto_handler      = NULL_HANDLER;    
 a003aa8:	04053023          	sd	zero,64(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1487 (discriminator 3)
    this_uart->nack_handler     = NULL_HANDLER;   
 a003aac:	04053423          	sd	zero,72(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1488 (discriminator 3)
    this_uart->pid_pei_handler  = NULL_HANDLER;
 a003ab0:	04053823          	sd	zero,80(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1489 (discriminator 3)
    this_uart->break_handler    = NULL_HANDLER;    
 a003ab4:	04053c23          	sd	zero,88(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1490 (discriminator 3)
    this_uart->sync_handler     = NULL_HANDLER;   
 a003ab8:	06053023          	sd	zero,96(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1492 (discriminator 3)
    this_uart->local_irq_enabled = 0u;
 a003abc:	06050423          	sb	zero,104(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1495 (discriminator 3)
    this_uart->status = 0u;
 a003ac0:	000506a3          	sb	zero,13(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1496 (discriminator 3)
}
 a003ac4:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1354
    else if (&g_mss_uart1_lo == this_uart)
 a003ac6:	00027797          	auipc	a5,0x27
 a003aca:	2fa78793          	addi	a5,a5,762 # a02adc0 <g_mss_uart1_lo>
 a003ace:	00f51c63          	bne	a0,a5,a003ae6 <global_init+0x14c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1357
        this_uart->hw_reg = MSS_UART1_LO_BASE;
 a003ad2:	201007b7          	lui	a5,0x20100
 a003ad6:	e11c                	sd	a5,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1358
        g_uart_axi_pos &= ~0x02u;
 a003ad8:	00008797          	auipc	a5,0x8
 a003adc:	60c78793          	addi	a5,a5,1548 # a00c0e4 <g_uart_axi_pos>
 a003ae0:	439c                	lw	a5,0(a5)
 a003ae2:	9bf5                	andi	a5,a5,-3
 a003ae4:	bdd1                	j	a0039b8 <global_init+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1361
    else if (&g_mss_uart2_lo == this_uart)
 a003ae6:	00027797          	auipc	a5,0x27
 a003aea:	f9278793          	addi	a5,a5,-110 # a02aa78 <g_mss_uart2_lo>
 a003aee:	00f51c63          	bne	a0,a5,a003b06 <global_init+0x16c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1363
        this_uart->hw_reg = MSS_UART2_LO_BASE;
 a003af2:	201027b7          	lui	a5,0x20102
 a003af6:	e11c                	sd	a5,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1364
        g_uart_axi_pos &= ~0x04u;
 a003af8:	00008797          	auipc	a5,0x8
 a003afc:	5ec78793          	addi	a5,a5,1516 # a00c0e4 <g_uart_axi_pos>
 a003b00:	439c                	lw	a5,0(a5)
 a003b02:	9bed                	andi	a5,a5,-5
 a003b04:	bd55                	j	a0039b8 <global_init+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1367
    else if (&g_mss_uart3_lo == this_uart)
 a003b06:	00027797          	auipc	a5,0x27
 a003b0a:	1ca78793          	addi	a5,a5,458 # a02acd0 <g_mss_uart3_lo>
 a003b0e:	00f51c63          	bne	a0,a5,a003b26 <global_init+0x18c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1369
        this_uart->hw_reg = MSS_UART3_LO_BASE;
 a003b12:	201047b7          	lui	a5,0x20104
 a003b16:	e11c                	sd	a5,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1370
        g_uart_axi_pos &= ~0x08u;
 a003b18:	00008797          	auipc	a5,0x8
 a003b1c:	5cc78793          	addi	a5,a5,1484 # a00c0e4 <g_uart_axi_pos>
 a003b20:	439c                	lw	a5,0(a5)
 a003b22:	9bdd                	andi	a5,a5,-9
 a003b24:	bd51                	j	a0039b8 <global_init+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1373
    else if (&g_mss_uart4_lo == this_uart)
 a003b26:	00027797          	auipc	a5,0x27
 a003b2a:	13278793          	addi	a5,a5,306 # a02ac58 <g_mss_uart4_lo>
 a003b2e:	00f51c63          	bne	a0,a5,a003b46 <global_init+0x1ac>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1375
        this_uart->hw_reg = MSS_UART4_LO_BASE;
 a003b32:	201067b7          	lui	a5,0x20106
 a003b36:	e11c                	sd	a5,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1376
        g_uart_axi_pos &= ~0x10u;
 a003b38:	00008797          	auipc	a5,0x8
 a003b3c:	5ac78793          	addi	a5,a5,1452 # a00c0e4 <g_uart_axi_pos>
 a003b40:	439c                	lw	a5,0(a5)
 a003b42:	9bbd                	andi	a5,a5,-17
 a003b44:	bd95                	j	a0039b8 <global_init+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1379
    else if ((&g_mss_uart0_hi == this_uart))
 a003b46:	00027797          	auipc	a5,0x27
 a003b4a:	20278793          	addi	a5,a5,514 # a02ad48 <g_mss_uart0_hi>
 a003b4e:	00f51d63          	bne	a0,a5,a003b68 <global_init+0x1ce>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1381
        this_uart->hw_reg = MSS_UART0_HI_BASE;
 a003b52:	280007b7          	lui	a5,0x28000
 a003b56:	e11c                	sd	a5,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1382
        g_uart_axi_pos |= 0x01u;
 a003b58:	00008797          	auipc	a5,0x8
 a003b5c:	58c78793          	addi	a5,a5,1420 # a00c0e4 <g_uart_axi_pos>
 a003b60:	439c                	lw	a5,0(a5)
 a003b62:	0017e793          	ori	a5,a5,1
 a003b66:	bd89                	j	a0039b8 <global_init+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1385
    else if (&g_mss_uart1_hi == this_uart)
 a003b68:	00027797          	auipc	a5,0x27
 a003b6c:	f8878793          	addi	a5,a5,-120 # a02aaf0 <g_mss_uart1_hi>
 a003b70:	00f51d63          	bne	a0,a5,a003b8a <global_init+0x1f0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1387
        this_uart->hw_reg = MSS_UART1_HI_BASE;
 a003b74:	281007b7          	lui	a5,0x28100
 a003b78:	e11c                	sd	a5,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1388
        g_uart_axi_pos |= 0x02u;
 a003b7a:	00008797          	auipc	a5,0x8
 a003b7e:	56a78793          	addi	a5,a5,1386 # a00c0e4 <g_uart_axi_pos>
 a003b82:	439c                	lw	a5,0(a5)
 a003b84:	0027e793          	ori	a5,a5,2
 a003b88:	bd05                	j	a0039b8 <global_init+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1391
    else if (&g_mss_uart2_hi == this_uart)
 a003b8a:	00027797          	auipc	a5,0x27
 a003b8e:	fde78793          	addi	a5,a5,-34 # a02ab68 <g_mss_uart2_hi>
 a003b92:	00f51d63          	bne	a0,a5,a003bac <global_init+0x212>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1393
        this_uart->hw_reg = MSS_UART2_HI_BASE;
 a003b96:	281027b7          	lui	a5,0x28102
 a003b9a:	e11c                	sd	a5,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1394
        g_uart_axi_pos |= 0x04u;
 a003b9c:	00008797          	auipc	a5,0x8
 a003ba0:	54878793          	addi	a5,a5,1352 # a00c0e4 <g_uart_axi_pos>
 a003ba4:	439c                	lw	a5,0(a5)
 a003ba6:	0047e793          	ori	a5,a5,4
 a003baa:	b539                	j	a0039b8 <global_init+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1397
    else if (&g_mss_uart3_hi == this_uart)
 a003bac:	00027797          	auipc	a5,0x27
 a003bb0:	28c78793          	addi	a5,a5,652 # a02ae38 <g_mss_uart3_hi>
 a003bb4:	00f51d63          	bne	a0,a5,a003bce <global_init+0x234>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1399
        this_uart->hw_reg = MSS_UART3_HI_BASE;
 a003bb8:	281047b7          	lui	a5,0x28104
 a003bbc:	e11c                	sd	a5,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1400
        g_uart_axi_pos |= 0x08u;
 a003bbe:	00008797          	auipc	a5,0x8
 a003bc2:	52678793          	addi	a5,a5,1318 # a00c0e4 <g_uart_axi_pos>
 a003bc6:	439c                	lw	a5,0(a5)
 a003bc8:	0087e793          	ori	a5,a5,8
 a003bcc:	b3f5                	j	a0039b8 <global_init+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1403
    else if (&g_mss_uart4_hi == this_uart)
 a003bce:	00027797          	auipc	a5,0x27
 a003bd2:	e3278793          	addi	a5,a5,-462 # a02aa00 <g_mss_uart4_hi>
 a003bd6:	02f51063          	bne	a0,a5,a003bf6 <global_init+0x25c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1405
        this_uart->hw_reg = MSS_UART4_HI_BASE;
 a003bda:	281067b7          	lui	a5,0x28106
 a003bde:	00027717          	auipc	a4,0x27
 a003be2:	e2f73123          	sd	a5,-478(a4) # a02aa00 <g_mss_uart4_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1406
        g_uart_axi_pos |= 0x10u;
 a003be6:	00008797          	auipc	a5,0x8
 a003bea:	4fe78793          	addi	a5,a5,1278 # a00c0e4 <g_uart_axi_pos>
 a003bee:	439c                	lw	a5,0(a5)
 a003bf0:	0107e793          	ori	a5,a5,16
 a003bf4:	b3d1                	j	a0039b8 <global_init+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1410 (discriminator 1)
        ASSERT(0); /* Comment to avoid LDRA warning */
 a003bf6:	9002                	ebreak
 a003bf8:	b3e1                	j	a0039c0 <global_init+0x26>
config_baud_divisors():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1524
    baud_value_by_64 = baud_value_by_128 / 2u;
 a003bfa:	0017569b          	srliw	a3,a4,0x1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1526
    fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
 a003bfe:	0068989b          	slliw	a7,a7,0x6
 a003c02:	411688bb          	subw	a7,a3,a7
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1539
    {
        if (baud_value > 1u)
        {
            /* Use Fractional baud rate divisors */
            /* set divisor latch */
            this_uart->hw_reg->LCR |= DLAB_MASK;
 a003c06:	00c7c683          	lbu	a3,12(a5)
 a003c0a:	07f77713          	andi	a4,a4,127
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1527
    fractional_baud_value += (baud_value_by_128 - (baud_value * 128u))
 a003c0e:	4117073b          	subw	a4,a4,a7
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1539
            this_uart->hw_reg->LCR |= DLAB_MASK;
 a003c12:	0806e693          	ori	a3,a3,128
 a003c16:	00d78623          	sb	a3,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1542

            /* MSB of baud value */
            this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
 a003c1a:	01078223          	sb	a6,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1545

            /* LSB of baud value */
            this_uart->hw_reg->DLR = (uint8_t)baud_value;
 a003c1e:	00678023          	sb	t1,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1548

            /* reset divisor latch */
            this_uart->hw_reg->LCR &= ~DLAB_MASK;
 a003c22:	00c7c683          	lbu	a3,12(a5)
 a003c26:	07f6f693          	andi	a3,a3,127
 a003c2a:	00d78623          	sb	a3,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1551

            /* Enable Fractional baud rate */
            this_uart->hw_reg->MM0 |= EFBR_MASK;
 a003c2e:	0307c683          	lbu	a3,48(a5)
 a003c32:	0806e693          	ori	a3,a3,128
 a003c36:	02d78823          	sb	a3,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1554

            /* Load the fractional baud rate register */
            ASSERT(fractional_baud_value <= (uint32_t)UINT8_MAX);
 a003c3a:	00ee7363          	bgeu	t3,a4,a003c40 <global_init+0x2a6>
 a003c3e:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1555
            this_uart->hw_reg->DFR = (uint8_t)fractional_baud_value;
 a003c40:	611c                	ld	a5,0(a0)
 a003c42:	0ff77713          	andi	a4,a4,255
 a003c46:	02e78e23          	sb	a4,60(a5)
 a003c4a:	bd2d                	j	a003a84 <global_init+0xea>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1523
    baud_value_by_128 = (uint32_t)((8UL * pclk_freq) / baudrate);
 a003c4c:	0006871b          	sext.w	a4,a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1525
    baud_value = baud_value_by_64 / 64u;
 a003c50:	0077531b          	srliw	t1,a4,0x7
 a003c54:	00f7581b          	srliw	a6,a4,0xf
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1535
        if (baud_value > 1u)
 a003c58:	0ff00e13          	li	t3,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1525
    baud_value = baud_value_by_64 / 64u;
 a003c5c:	889a                	mv	a7,t1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1535
        if (baud_value > 1u)
 a003c5e:	0ff87813          	andi	a6,a6,255
 a003c62:	f8de6ce3          	bltu	t3,a3,a003bfa <global_init+0x260>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1561
        }
        else
        {
            /* Do NOT use Fractional baud rate divisors. */
            /* set divisor latch */
            this_uart->hw_reg->LCR |= DLAB_MASK;
 a003c66:	00c7c703          	lbu	a4,12(a5)
 a003c6a:	08076713          	ori	a4,a4,128
 a003c6e:	00e78623          	sb	a4,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1564

            /* MSB of baud value */
            this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
 a003c72:	01078223          	sb	a6,4(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1567

            /* LSB of baud value */
            this_uart->hw_reg->DLR = (uint8_t)baud_value;
 a003c76:	00678023          	sb	t1,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1570

            /* reset divisor latch */
            this_uart->hw_reg->LCR &= ~DLAB_MASK;
 a003c7a:	00c7c703          	lbu	a4,12(a5)
 a003c7e:	07f77713          	andi	a4,a4,127
 a003c82:	00e78623          	sb	a4,12(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1573

            /* Disable Fractional baud rate */
            this_uart->hw_reg->MM0 &= ~EFBR_MASK;
 a003c86:	0307c703          	lbu	a4,48(a5)
 a003c8a:	07f77713          	andi	a4,a4,127
 a003c8e:	02e78823          	sb	a4,48(a5)
 a003c92:	bbcd                	j	a003a84 <global_init+0xea>

000000000a003c94 <uart_isr>:
uart_isr():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1594
    mss_uart_instance_t * this_uart
)
{
    uint8_t iirf;

    iirf = this_uart->hw_reg->IIR & IIRF_MASK;
 a003c94:	6118                	ld	a4,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1596

    switch (iirf)
 a003c96:	46b1                	li	a3,12
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1594
    iirf = this_uart->hw_reg->IIR & IIRF_MASK;
 a003c98:	00874783          	lbu	a5,8(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1596
    switch (iirf)
 a003c9c:	8bbd                	andi	a5,a5,15
 a003c9e:	0cf6e963          	bltu	a3,a5,a003d70 <uart_isr+0xdc>
 a003ca2:	00003697          	auipc	a3,0x3
 a003ca6:	05e68693          	addi	a3,a3,94 # a006d00 <pmp_values+0x2d0>
 a003caa:	078a                	slli	a5,a5,0x2
 a003cac:	97b6                	add	a5,a5,a3
 a003cae:	439c                	lw	a5,0(a5)
 a003cb0:	97b6                	add	a5,a5,a3
 a003cb2:	8782                	jr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1600
    {
        case IIRF_MODEM_STATUS:  /* Modem status interrupt */
        {
            ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
 a003cb4:	7d1c                	ld	a5,56(a0)
 a003cb6:	e391                	bnez	a5,a003cba <uart_isr+0x26>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1600 (discriminator 1)
 a003cb8:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1601 (discriminator 3)
            if (NULL_HANDLER != this_uart->modemsts_handler)
 a003cba:	03853303          	ld	t1,56(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1632 (discriminator 3)
        break;

        case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
        {
            ASSERT(NULL_HANDLER != this_uart->linests_handler);
            if (NULL_HANDLER != this_uart->linests_handler)
 a003cbe:	0a030f63          	beqz	t1,a003d7c <uart_isr+0xe8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1694
            {
                ASSERT(NULL_HANDLER != this_uart->sync_handler);

                if (NULL_HANDLER != this_uart->sync_handler)
                {
                    (*(this_uart->sync_handler))(this_uart);
 a003cc2:	8302                	jr	t1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1610
            ASSERT(NULL_HANDLER != this_uart->tx_handler);
 a003cc4:	791c                	ld	a5,48(a0)
 a003cc6:	e391                	bnez	a5,a003cca <uart_isr+0x36>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1610 (discriminator 1)
 a003cc8:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1611 (discriminator 3)
            if (NULL_HANDLER != this_uart->tx_handler)
 a003cca:	03053303          	ld	t1,48(a0)
 a003cce:	bfc5                	j	a003cbe <uart_isr+0x2a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1621
            ASSERT(NULL_HANDLER != this_uart->rx_handler);
 a003cd0:	751c                	ld	a5,40(a0)
 a003cd2:	e391                	bnez	a5,a003cd6 <uart_isr+0x42>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1621 (discriminator 1)
 a003cd4:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1622 (discriminator 3)
            if (NULL_HANDLER != this_uart->rx_handler)
 a003cd6:	02853303          	ld	t1,40(a0)
 a003cda:	b7d5                	j	a003cbe <uart_isr+0x2a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1631
            ASSERT(NULL_HANDLER != this_uart->linests_handler);
 a003cdc:	711c                	ld	a5,32(a0)
 a003cde:	e391                	bnez	a5,a003ce2 <uart_isr+0x4e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1631 (discriminator 1)
 a003ce0:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1632 (discriminator 3)
            if (NULL_HANDLER != this_uart->linests_handler)
 a003ce2:	02053303          	ld	t1,32(a0)
 a003ce6:	bfe1                	j	a003cbe <uart_isr+0x2a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1591
{
 a003ce8:	1141                	addi	sp,sp,-16
 a003cea:	e022                	sd	s0,0(sp)
 a003cec:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1644
            if (this_uart->hw_reg->IIM & ERTOI_MASK)
 a003cee:	02874783          	lbu	a5,40(a4)
 a003cf2:	842a                	mv	s0,a0
 a003cf4:	8b85                	andi	a5,a5,1
 a003cf6:	cb81                	beqz	a5,a003d06 <uart_isr+0x72>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1646
                ASSERT(NULL_HANDLER != this_uart->rto_handler);
 a003cf8:	613c                	ld	a5,64(a0)
 a003cfa:	e391                	bnez	a5,a003cfe <uart_isr+0x6a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1646 (discriminator 1)
 a003cfc:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1648 (discriminator 3)
                if (NULL_HANDLER != this_uart->rto_handler)
 a003cfe:	603c                	ld	a5,64(s0)
 a003d00:	c399                	beqz	a5,a003d06 <uart_isr+0x72>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1650
                    (*(this_uart->rto_handler))(this_uart);
 a003d02:	8522                	mv	a0,s0
 a003d04:	9782                	jalr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1655
            if (this_uart->hw_reg->IIM & ENACKI_MASK)
 a003d06:	601c                	ld	a5,0(s0)
 a003d08:	0287c783          	lbu	a5,40(a5)
 a003d0c:	8b89                	andi	a5,a5,2
 a003d0e:	cb81                	beqz	a5,a003d1e <uart_isr+0x8a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1657
                ASSERT(NULL_HANDLER != this_uart->nack_handler);
 a003d10:	643c                	ld	a5,72(s0)
 a003d12:	e391                	bnez	a5,a003d16 <uart_isr+0x82>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1657 (discriminator 1)
 a003d14:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1659 (discriminator 3)
                if (NULL_HANDLER != this_uart->nack_handler)
 a003d16:	643c                	ld	a5,72(s0)
 a003d18:	c399                	beqz	a5,a003d1e <uart_isr+0x8a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1661
                    (*(this_uart->nack_handler))(this_uart);
 a003d1a:	8522                	mv	a0,s0
 a003d1c:	9782                	jalr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1666
            if (this_uart->hw_reg->IIM & EPID_PEI_MASK)
 a003d1e:	601c                	ld	a5,0(s0)
 a003d20:	0287c783          	lbu	a5,40(a5)
 a003d24:	8b91                	andi	a5,a5,4
 a003d26:	cb81                	beqz	a5,a003d36 <uart_isr+0xa2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1668
                ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
 a003d28:	683c                	ld	a5,80(s0)
 a003d2a:	e391                	bnez	a5,a003d2e <uart_isr+0x9a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1668 (discriminator 1)
 a003d2c:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1670 (discriminator 3)
                if (NULL_HANDLER != this_uart->pid_pei_handler)
 a003d2e:	683c                	ld	a5,80(s0)
 a003d30:	c399                	beqz	a5,a003d36 <uart_isr+0xa2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1672
                    (*(this_uart->pid_pei_handler))(this_uart);
 a003d32:	8522                	mv	a0,s0
 a003d34:	9782                	jalr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1677
            if (this_uart->hw_reg->IIM & ELINBI_MASK)
 a003d36:	601c                	ld	a5,0(s0)
 a003d38:	0287c783          	lbu	a5,40(a5)
 a003d3c:	8ba1                	andi	a5,a5,8
 a003d3e:	cb81                	beqz	a5,a003d4e <uart_isr+0xba>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1679
                ASSERT(NULL_HANDLER != this_uart->break_handler);
 a003d40:	6c3c                	ld	a5,88(s0)
 a003d42:	e391                	bnez	a5,a003d46 <uart_isr+0xb2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1679 (discriminator 1)
 a003d44:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1681 (discriminator 3)
                if (NULL_HANDLER != this_uart->break_handler)
 a003d46:	6c3c                	ld	a5,88(s0)
 a003d48:	c399                	beqz	a5,a003d4e <uart_isr+0xba>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1683
                    (*(this_uart->break_handler))(this_uart);
 a003d4a:	8522                	mv	a0,s0
 a003d4c:	9782                	jalr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1688
            if (this_uart->hw_reg->IIM & ELINSI_MASK)
 a003d4e:	601c                	ld	a5,0(s0)
 a003d50:	0287c783          	lbu	a5,40(a5)
 a003d54:	8bc1                	andi	a5,a5,16
 a003d56:	cf99                	beqz	a5,a003d74 <uart_isr+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1690
                ASSERT(NULL_HANDLER != this_uart->sync_handler);
 a003d58:	703c                	ld	a5,96(s0)
 a003d5a:	e391                	bnez	a5,a003d5e <uart_isr+0xca>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1690 (discriminator 1)
 a003d5c:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1692 (discriminator 3)
                if (NULL_HANDLER != this_uart->sync_handler)
 a003d5e:	06043303          	ld	t1,96(s0)
 a003d62:	00030963          	beqz	t1,a003d74 <uart_isr+0xe0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1694
                    (*(this_uart->sync_handler))(this_uart);
 a003d66:	8522                	mv	a0,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1705
        {
            ASSERT(INVALID_INTERRUPT); /* Comment to avoid LDRA warning */
        }
        break;
    }
}
 a003d68:	6402                	ld	s0,0(sp)
 a003d6a:	60a2                	ld	ra,8(sp)
 a003d6c:	0141                	addi	sp,sp,16
 a003d6e:	bf91                	j	a003cc2 <uart_isr+0x2e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1701 (discriminator 1)
            ASSERT(INVALID_INTERRUPT); /* Comment to avoid LDRA warning */
 a003d70:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1705 (discriminator 1)
}
 a003d72:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1705
 a003d74:	60a2                	ld	ra,8(sp)
 a003d76:	6402                	ld	s0,0(sp)
 a003d78:	0141                	addi	sp,sp,16
 a003d7a:	8082                	ret
 a003d7c:	8082                	ret

000000000a003d7e <default_tx_handler>:
default_tx_handler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1718
    mss_uart_instance_t * this_uart
)
{
    uint8_t status;

    ASSERT(( (uint8_t*)0 ) != this_uart->tx_buffer);
 a003d7e:	691c                	ld	a5,16(a0)
 a003d80:	e391                	bnez	a5,a003d84 <default_tx_handler+0x6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1718 (discriminator 1)
 a003d82:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1719 (discriminator 3)
    ASSERT(0u < this_uart->tx_buff_size);
 a003d84:	4d1c                	lw	a5,24(a0)
 a003d86:	e391                	bnez	a5,a003d8a <default_tx_handler+0xc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1719 (discriminator 1)
 a003d88:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1721 (discriminator 3)

    if ((((uint8_t*)0 ) != this_uart->tx_buffer) &&
 a003d8a:	01053883          	ld	a7,16(a0)
 a003d8e:	02088c63          	beqz	a7,a003dc6 <default_tx_handler+0x48>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1722 (discriminator 1)
       (0u < this_uart->tx_buff_size))
 a003d92:	4d10                	lw	a2,24(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1721 (discriminator 1)
    if ((((uint8_t*)0 ) != this_uart->tx_buffer) &&
 a003d94:	ca0d                	beqz	a2,a003dc6 <default_tx_handler+0x48>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1725
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
 a003d96:	6118                	ld	a4,0(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1726
        this_uart->status |= status;
 a003d98:	00d54683          	lbu	a3,13(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1725
        status = this_uart->hw_reg->LSR;
 a003d9c:	01474783          	lbu	a5,20(a4)
 a003da0:	0ff7f793          	andi	a5,a5,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1726
        this_uart->status |= status;
 a003da4:	8edd                	or	a3,a3,a5
 a003da6:	00d506a3          	sb	a3,13(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1732

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if (status & MSS_UART_THRE)
 a003daa:	0207f793          	andi	a5,a5,32
 a003dae:	ef89                	bnez	a5,a003dc8 <default_tx_handler+0x4a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1754
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if (this_uart->tx_idx == this_uart->tx_buff_size)
 a003db0:	4d5c                	lw	a5,28(a0)
 a003db2:	00c79a63          	bne	a5,a2,a003dc6 <default_tx_handler+0x48>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1759
        {
            this_uart->tx_buff_size = TX_COMPLETE;

            /* disables TX interrupt */
            this_uart->hw_reg->IER &= ~ETBEI_MASK;
 a003db6:	00474783          	lbu	a5,4(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1756
            this_uart->tx_buff_size = TX_COMPLETE;
 a003dba:	00052c23          	sw	zero,24(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1759
            this_uart->hw_reg->IER &= ~ETBEI_MASK;
 a003dbe:	0fd7f793          	andi	a5,a5,253
 a003dc2:	00f70223          	sb	a5,4(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1762
        }
    }
}
 a003dc6:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1736
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
 a003dc8:	4d5c                	lw	a5,28(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1739
            if (tx_remain < TX_FIFO_SIZE)
 a003dca:	46bd                	li	a3,15
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1736
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
 a003dcc:	40f607bb          	subw	a5,a2,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1739
            if (tx_remain < TX_FIFO_SIZE)
 a003dd0:	00f6f363          	bgeu	a3,a5,a003dd6 <default_tx_handler+0x58>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1735
            uint32_t fill_size = TX_FIFO_SIZE;
 a003dd4:	47c1                	li	a5,16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1745
            for (cnt = 0u; cnt < fill_size; ++cnt)
 a003dd6:	4581                	li	a1,0
 a003dd8:	4d54                	lw	a3,28(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1745 (discriminator 1)
 a003dda:	fcf58be3          	beq	a1,a5,a003db0 <default_tx_handler+0x32>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1748 (discriminator 3)
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
 a003dde:	02069813          	slli	a6,a3,0x20
 a003de2:	02085813          	srli	a6,a6,0x20
 a003de6:	9846                	add	a6,a6,a7
 a003de8:	00084803          	lbu	a6,0(a6)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1749 (discriminator 3)
                ++this_uart->tx_idx;
 a003dec:	2685                	addiw	a3,a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1745 (discriminator 3)
            for (cnt = 0u; cnt < fill_size; ++cnt)
 a003dee:	2585                	addiw	a1,a1,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1748 (discriminator 3)
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
 a003df0:	01070023          	sb	a6,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:1749 (discriminator 3)
                ++this_uart->tx_idx;
 a003df4:	cd54                	sw	a3,28(a0)
 a003df6:	b7cd                	j	a003dd8 <default_tx_handler+0x5a>

000000000a003df8 <MSS_UART_init>:
MSS_UART_init():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:126
{
 a003df8:	1141                	addi	sp,sp,-16
 a003dfa:	e022                	sd	s0,0(sp)
 a003dfc:	e406                	sd	ra,8(sp)
 a003dfe:	842a                	mv	s0,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:128
    global_init(this_uart, baud_rate, line_config);
 a003e00:	b9bff0ef          	jal	ra,a00399a <global_init>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:131
    this_uart->hw_reg->MM0 &= ~ELIN_MASK;
 a003e04:	601c                	ld	a5,0(s0)
 a003e06:	0307c703          	lbu	a4,48(a5)
 a003e0a:	0f777713          	andi	a4,a4,247
 a003e0e:	02e78823          	sb	a4,48(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:134
    this_uart->hw_reg->MM1 &= ~EIRD_MASK;
 a003e12:	0347c703          	lbu	a4,52(a5)
 a003e16:	0fb77713          	andi	a4,a4,251
 a003e1a:	02e78a23          	sb	a4,52(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:137
    this_uart->hw_reg->MM2 &= ~EERR_MASK;
 a003e1e:	0387c703          	lbu	a4,56(a5)
 a003e22:	0fe77713          	andi	a4,a4,254
 a003e26:	02e78c23          	sb	a4,56(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:140
    this_uart->tx_handler = default_tx_handler;
 a003e2a:	00000797          	auipc	a5,0x0
 a003e2e:	f5478793          	addi	a5,a5,-172 # a003d7e <default_tx_handler>
 a003e32:	f81c                	sd	a5,48(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:141
}
 a003e34:	60a2                	ld	ra,8(sp)
 a003e36:	6402                	ld	s0,0(sp)
 a003e38:	0141                	addi	sp,sp,16
 a003e3a:	8082                	ret

000000000a003e3c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:303
    ASSERT(p_sz_string != ((uint8_t*)0));
 a003e3c:	e5b9                	bnez	a1,a003e8a <MSS_UART_polled_tx_string+0x4e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:303 (discriminator 1)
 a003e3e:	9002                	ebreak
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:305 (discriminator 1)
    if (p_sz_string != ((uint8_t*)0))
 a003e40:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:319
                status = this_uart->hw_reg->LSR;
 a003e42:	00053883          	ld	a7,0(a0)
 a003e46:	00d54703          	lbu	a4,13(a0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:319 (discriminator 1)
 a003e4a:	0148c783          	lbu	a5,20(a7)
 a003e4e:	0ff7f793          	andi	a5,a5,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:320 (discriminator 1)
                this_uart->status |= status;
 a003e52:	8f5d                	or	a4,a4,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:321 (discriminator 1)
            }while (0u == (status & MSS_UART_THRE));
 a003e54:	0207f793          	andi	a5,a5,32
 a003e58:	dbed                	beqz	a5,a003e4a <MSS_UART_polled_tx_string+0xe>
 a003e5a:	0106081b          	addiw	a6,a2,16
 a003e5e:	00e506a3          	sb	a4,13(a0)
 a003e62:	0008031b          	sext.w	t1,a6
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:321
 a003e66:	8732                	mv	a4,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:333
                char_idx++;
 a003e68:	0017079b          	addiw	a5,a4,1
 a003e6c:	0007871b          	sext.w	a4,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:335
                data_byte = p_sz_string[char_idx];
 a003e70:	1782                	slli	a5,a5,0x20
 a003e72:	9381                	srli	a5,a5,0x20
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:331
                this_uart->hw_reg->THR = data_byte;
 a003e74:	00d88023          	sb	a3,0(a7)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:335
                data_byte = p_sz_string[char_idx];
 a003e78:	97ae                	add	a5,a5,a1
 a003e7a:	0007c683          	lbu	a3,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:328
            while ((0u != data_byte) && (fill_size < TX_FIFO_SIZE))
 a003e7e:	ca89                	beqz	a3,a003e90 <MSS_UART_polled_tx_string+0x54>
 a003e80:	861a                	mv	a2,t1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:328 (discriminator 1)
 a003e82:	ff0713e3          	bne	a4,a6,a003e68 <MSS_UART_polled_tx_string+0x2c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:314
        while (0u != data_byte)
 a003e86:	fed5                	bnez	a3,a003e42 <MSS_UART_polled_tx_string+0x6>
 a003e88:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:308
        data_byte = p_sz_string[char_idx];
 a003e8a:	0005c683          	lbu	a3,0(a1)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:298
    uint32_t char_idx = 0u;
 a003e8e:	4701                	li	a4,0
 a003e90:	863a                	mv	a2,a4
 a003e92:	bfd5                	j	a003e86 <MSS_UART_polled_tx_string+0x4a>

000000000a003e94 <PLIC_mmuart0_IRQHandler>:
PLIC_mmuart0_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:596
    if (g_uart_axi_pos & UART0_POSITION_MASK)
 a003e94:	00008797          	auipc	a5,0x8
 a003e98:	25078793          	addi	a5,a5,592 # a00c0e4 <g_uart_axi_pos>
 a003e9c:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:595
{
 a003e9e:	1141                	addi	sp,sp,-16
 a003ea0:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:596
    if (g_uart_axi_pos & UART0_POSITION_MASK)
 a003ea2:	8b85                	andi	a5,a5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:598
        uart_isr(&g_mss_uart0_hi);
 a003ea4:	00027517          	auipc	a0,0x27
 a003ea8:	ea450513          	addi	a0,a0,-348 # a02ad48 <g_mss_uart0_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:596
    if (g_uart_axi_pos & UART0_POSITION_MASK)
 a003eac:	e789                	bnez	a5,a003eb6 <PLIC_mmuart0_IRQHandler+0x22>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:602
        uart_isr(&g_mss_uart0_lo);
 a003eae:	00027517          	auipc	a0,0x27
 a003eb2:	d3250513          	addi	a0,a0,-718 # a02abe0 <g_mss_uart0_lo>
 a003eb6:	ddfff0ef          	jal	ra,a003c94 <uart_isr>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:606
}
 a003eba:	60a2                	ld	ra,8(sp)
 a003ebc:	4501                	li	a0,0
 a003ebe:	0141                	addi	sp,sp,16
 a003ec0:	8082                	ret

000000000a003ec2 <PLIC_mmuart1_IRQHandler>:
PLIC_mmuart1_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:610
    if (g_uart_axi_pos & UART1_POSITION_MASK)
 a003ec2:	00008797          	auipc	a5,0x8
 a003ec6:	22278793          	addi	a5,a5,546 # a00c0e4 <g_uart_axi_pos>
 a003eca:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:609
{
 a003ecc:	1141                	addi	sp,sp,-16
 a003ece:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:610
    if (g_uart_axi_pos & UART1_POSITION_MASK)
 a003ed0:	8b89                	andi	a5,a5,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:612
        uart_isr(&g_mss_uart1_hi);
 a003ed2:	00027517          	auipc	a0,0x27
 a003ed6:	c1e50513          	addi	a0,a0,-994 # a02aaf0 <g_mss_uart1_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:610
    if (g_uart_axi_pos & UART1_POSITION_MASK)
 a003eda:	e789                	bnez	a5,a003ee4 <PLIC_mmuart1_IRQHandler+0x22>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:616
        uart_isr(&g_mss_uart1_lo);
 a003edc:	00027517          	auipc	a0,0x27
 a003ee0:	ee450513          	addi	a0,a0,-284 # a02adc0 <g_mss_uart1_lo>
 a003ee4:	db1ff0ef          	jal	ra,a003c94 <uart_isr>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:620
}
 a003ee8:	60a2                	ld	ra,8(sp)
 a003eea:	4501                	li	a0,0
 a003eec:	0141                	addi	sp,sp,16
 a003eee:	8082                	ret

000000000a003ef0 <PLIC_mmuart2_IRQHandler>:
PLIC_mmuart2_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:624
    if (g_uart_axi_pos & UART2_POSITION_MASK)
 a003ef0:	00008797          	auipc	a5,0x8
 a003ef4:	1f478793          	addi	a5,a5,500 # a00c0e4 <g_uart_axi_pos>
 a003ef8:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:623
{
 a003efa:	1141                	addi	sp,sp,-16
 a003efc:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:624
    if (g_uart_axi_pos & UART2_POSITION_MASK)
 a003efe:	8b91                	andi	a5,a5,4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:626
        uart_isr(&g_mss_uart2_hi);
 a003f00:	00027517          	auipc	a0,0x27
 a003f04:	c6850513          	addi	a0,a0,-920 # a02ab68 <g_mss_uart2_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:624
    if (g_uart_axi_pos & UART2_POSITION_MASK)
 a003f08:	e789                	bnez	a5,a003f12 <PLIC_mmuart2_IRQHandler+0x22>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:630
        uart_isr(&g_mss_uart2_lo);
 a003f0a:	00027517          	auipc	a0,0x27
 a003f0e:	b6e50513          	addi	a0,a0,-1170 # a02aa78 <g_mss_uart2_lo>
 a003f12:	d83ff0ef          	jal	ra,a003c94 <uart_isr>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:634
}
 a003f16:	60a2                	ld	ra,8(sp)
 a003f18:	4501                	li	a0,0
 a003f1a:	0141                	addi	sp,sp,16
 a003f1c:	8082                	ret

000000000a003f1e <PLIC_mmuart3_IRQHandler>:
PLIC_mmuart3_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:638
    if (g_uart_axi_pos & UART3_POSITION_MASK)
 a003f1e:	00008797          	auipc	a5,0x8
 a003f22:	1c678793          	addi	a5,a5,454 # a00c0e4 <g_uart_axi_pos>
 a003f26:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:637
{
 a003f28:	1141                	addi	sp,sp,-16
 a003f2a:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:638
    if (g_uart_axi_pos & UART3_POSITION_MASK)
 a003f2c:	8ba1                	andi	a5,a5,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:640
        uart_isr(&g_mss_uart3_hi);
 a003f2e:	00027517          	auipc	a0,0x27
 a003f32:	f0a50513          	addi	a0,a0,-246 # a02ae38 <g_mss_uart3_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:638
    if (g_uart_axi_pos & UART3_POSITION_MASK)
 a003f36:	e789                	bnez	a5,a003f40 <PLIC_mmuart3_IRQHandler+0x22>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:644
        uart_isr(&g_mss_uart3_lo);
 a003f38:	00027517          	auipc	a0,0x27
 a003f3c:	d9850513          	addi	a0,a0,-616 # a02acd0 <g_mss_uart3_lo>
 a003f40:	d55ff0ef          	jal	ra,a003c94 <uart_isr>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:648
}
 a003f44:	60a2                	ld	ra,8(sp)
 a003f46:	4501                	li	a0,0
 a003f48:	0141                	addi	sp,sp,16
 a003f4a:	8082                	ret

000000000a003f4c <PLIC_mmuart4_IRQHandler>:
PLIC_mmuart4_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:652
    if (g_uart_axi_pos & UART4_POSITION_MASK)
 a003f4c:	00008797          	auipc	a5,0x8
 a003f50:	19878793          	addi	a5,a5,408 # a00c0e4 <g_uart_axi_pos>
 a003f54:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:651
{
 a003f56:	1141                	addi	sp,sp,-16
 a003f58:	e406                	sd	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:652
    if (g_uart_axi_pos & UART4_POSITION_MASK)
 a003f5a:	8bc1                	andi	a5,a5,16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:654
        uart_isr(&g_mss_uart4_hi);
 a003f5c:	00027517          	auipc	a0,0x27
 a003f60:	aa450513          	addi	a0,a0,-1372 # a02aa00 <g_mss_uart4_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:652
    if (g_uart_axi_pos & UART4_POSITION_MASK)
 a003f64:	e789                	bnez	a5,a003f6e <PLIC_mmuart4_IRQHandler+0x22>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:658
        uart_isr(&g_mss_uart4_lo);
 a003f66:	00027517          	auipc	a0,0x27
 a003f6a:	cf250513          	addi	a0,a0,-782 # a02ac58 <g_mss_uart4_lo>
 a003f6e:	d27ff0ef          	jal	ra,a003c94 <uart_isr>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:662
}
 a003f72:	60a2                	ld	ra,8(sp)
 a003f74:	4501                	li	a0,0
 a003f76:	0141                	addi	sp,sp,16
 a003f78:	8082                	ret

000000000a003f7a <E51_mmuart0_local_IRQHandler>:
E51_mmuart0_local_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:666
    if (g_uart_axi_pos & UART0_POSITION_MASK)
 a003f7a:	00008797          	auipc	a5,0x8
 a003f7e:	16a78793          	addi	a5,a5,362 # a00c0e4 <g_uart_axi_pos>
 a003f82:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:668
        uart_isr(&g_mss_uart0_hi);
 a003f84:	00027517          	auipc	a0,0x27
 a003f88:	dc450513          	addi	a0,a0,-572 # a02ad48 <g_mss_uart0_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:666
    if (g_uart_axi_pos & UART0_POSITION_MASK)
 a003f8c:	8b85                	andi	a5,a5,1
 a003f8e:	e789                	bnez	a5,a003f98 <E51_mmuart0_local_IRQHandler+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:672
        uart_isr(&g_mss_uart0_lo);
 a003f90:	00027517          	auipc	a0,0x27
 a003f94:	c5050513          	addi	a0,a0,-944 # a02abe0 <g_mss_uart0_lo>
 a003f98:	b9f5                	j	a003c94 <uart_isr>

000000000a003f9a <U54_1_mmuart1_local_IRQHandler>:
U54_1_mmuart1_local_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:678
    if (g_uart_axi_pos & UART1_POSITION_MASK)
 a003f9a:	00008797          	auipc	a5,0x8
 a003f9e:	14a78793          	addi	a5,a5,330 # a00c0e4 <g_uart_axi_pos>
 a003fa2:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:680
        uart_isr(&g_mss_uart1_hi);
 a003fa4:	00027517          	auipc	a0,0x27
 a003fa8:	b4c50513          	addi	a0,a0,-1204 # a02aaf0 <g_mss_uart1_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:678
    if (g_uart_axi_pos & UART1_POSITION_MASK)
 a003fac:	8b89                	andi	a5,a5,2
 a003fae:	e789                	bnez	a5,a003fb8 <U54_1_mmuart1_local_IRQHandler+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:684
        uart_isr(&g_mss_uart1_lo);
 a003fb0:	00027517          	auipc	a0,0x27
 a003fb4:	e1050513          	addi	a0,a0,-496 # a02adc0 <g_mss_uart1_lo>
 a003fb8:	b9f1                	j	a003c94 <uart_isr>

000000000a003fba <U54_2_mmuart2_local_IRQHandler>:
U54_2_mmuart2_local_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:690
    if (g_uart_axi_pos & UART2_POSITION_MASK)
 a003fba:	00008797          	auipc	a5,0x8
 a003fbe:	12a78793          	addi	a5,a5,298 # a00c0e4 <g_uart_axi_pos>
 a003fc2:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:692
        uart_isr(&g_mss_uart2_hi);
 a003fc4:	00027517          	auipc	a0,0x27
 a003fc8:	ba450513          	addi	a0,a0,-1116 # a02ab68 <g_mss_uart2_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:690
    if (g_uart_axi_pos & UART2_POSITION_MASK)
 a003fcc:	8b91                	andi	a5,a5,4
 a003fce:	e789                	bnez	a5,a003fd8 <U54_2_mmuart2_local_IRQHandler+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:696
        uart_isr(&g_mss_uart2_lo);
 a003fd0:	00027517          	auipc	a0,0x27
 a003fd4:	aa850513          	addi	a0,a0,-1368 # a02aa78 <g_mss_uart2_lo>
 a003fd8:	b975                	j	a003c94 <uart_isr>

000000000a003fda <U54_3_mmuart3_local_IRQHandler>:
U54_3_mmuart3_local_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:702
    if (g_uart_axi_pos & UART3_POSITION_MASK)
 a003fda:	00008797          	auipc	a5,0x8
 a003fde:	10a78793          	addi	a5,a5,266 # a00c0e4 <g_uart_axi_pos>
 a003fe2:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:704
        uart_isr(&g_mss_uart3_hi);
 a003fe4:	00027517          	auipc	a0,0x27
 a003fe8:	e5450513          	addi	a0,a0,-428 # a02ae38 <g_mss_uart3_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:702
    if (g_uart_axi_pos & UART3_POSITION_MASK)
 a003fec:	8ba1                	andi	a5,a5,8
 a003fee:	e789                	bnez	a5,a003ff8 <U54_3_mmuart3_local_IRQHandler+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:708
        uart_isr(&g_mss_uart3_lo);
 a003ff0:	00027517          	auipc	a0,0x27
 a003ff4:	ce050513          	addi	a0,a0,-800 # a02acd0 <g_mss_uart3_lo>
 a003ff8:	b971                	j	a003c94 <uart_isr>

000000000a003ffa <U54_4_mmuart4_local_IRQHandler>:
U54_4_mmuart4_local_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:714
    if (g_uart_axi_pos & UART4_POSITION_MASK)
 a003ffa:	00008797          	auipc	a5,0x8
 a003ffe:	0ea78793          	addi	a5,a5,234 # a00c0e4 <g_uart_axi_pos>
 a004002:	439c                	lw	a5,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:716
        uart_isr(&g_mss_uart4_hi);
 a004004:	00027517          	auipc	a0,0x27
 a004008:	9fc50513          	addi	a0,a0,-1540 # a02aa00 <g_mss_uart4_hi>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:714
    if (g_uart_axi_pos & UART4_POSITION_MASK)
 a00400c:	8bc1                	andi	a5,a5,16
 a00400e:	e789                	bnez	a5,a004018 <U54_4_mmuart4_local_IRQHandler+0x1e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/platform/drivers/mss/mss_mmuart/mss_uart.c:720
        uart_isr(&g_mss_uart4_lo);
 a004010:	00027517          	auipc	a0,0x27
 a004014:	c4850513          	addi	a0,a0,-952 # a02ac58 <g_mss_uart4_lo>
 a004018:	b9b5                	j	a003c94 <uart_isr>

000000000a00401a <u54_4>:
u54_4():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:22
/* Main function for the hart4(U54_4 processor).
 * Application code running on hart4 is placed here
 */

void u54_4(void)
{
 a00401a:	1101                	addi	sp,sp,-32
 a00401c:	ec06                	sd	ra,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:23
    uint64_t hartid = read_csr(mhartid);
 a00401e:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:24
    volatile uint32_t icount = 0U;
 a004022:	c202                	sw	zero,4(sp)
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
    uint64_t hart_id = read_csr(mhartid);
 a004024:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a004028:	00279713          	slli	a4,a5,0x2
 a00402c:	020007b7          	lui	a5,0x2000
 a004030:	97ba                	add	a5,a5,a4
 a004032:	0007a023          	sw	zero,0(a5) # 2000000 <__sc_end+0xffe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a004036:	439c                	lw	a5,0(a5)
 a004038:	2781                	sext.w	a5,a5
 a00403a:	c43e                	sw	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
    (void)reg;                      /* use reg to avoid compiler warning */
 a00403c:	47a2                	lw	a5,8(sp)
u54_4():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:31
    /* Clear pending software interrupt in case there was any.
       Enable only the software interrupt so that the E51 core can bring this
       core out of WFI by raising a software interrupt. */

    clear_soft_interrupt();
    set_csr(mie, MIP_MSIP);
 a00403e:	304467f3          	csrrsi	a5,mie,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:37 (discriminator 1)

    /* Put this hart in WFI */

    do
    {
        __asm("wfi");
 a004042:	10500073          	wfi
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:38 (discriminator 1)
    }while(0 == (read_csr(mip) & MIP_MSIP));
 a004046:	344027f3          	csrr	a5,mip
 a00404a:	8ba1                	andi	a5,a5,8
 a00404c:	dbfd                	beqz	a5,a004042 <u54_4+0x28>
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
    uint64_t hart_id = read_csr(mhartid);
 a00404e:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a004052:	00279713          	slli	a4,a5,0x2
 a004056:	020007b7          	lui	a5,0x2000
 a00405a:	97ba                	add	a5,a5,a4
 a00405c:	0007a023          	sw	zero,0(a5) # 2000000 <__sc_end+0xffe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a004060:	439c                	lw	a5,0(a5)
 a004062:	2781                	sext.w	a5,a5
 a004064:	c63e                	sw	a5,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
    (void)reg;                      /* use reg to avoid compiler warning */
 a004066:	47b2                	lw	a5,12(sp)
u54_4():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:45
    /* The hart is out of WFI, clear the SW interrupt. Here onwards application
     * can enable and use any interrupts as required */

    clear_soft_interrupt();

    __enable_irq();
 a004068:	92dff0ef          	jal	ra,a003994 <__enable_irq>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:50

    while (1U)
    {
        icount++;
        if (0x100000U == icount)
 a00406c:	00100737          	lui	a4,0x100
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:49
        icount++;
 a004070:	4792                	lw	a5,4(sp)
 a004072:	2785                	addiw	a5,a5,1
 a004074:	c23e                	sw	a5,4(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:50
        if (0x100000U == icount)
 a004076:	4792                	lw	a5,4(sp)
 a004078:	2781                	sext.w	a5,a5
 a00407a:	fee79be3          	bne	a5,a4,a004070 <u54_4+0x56>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:52
        {
            icount = 0U;
 a00407e:	c202                	sw	zero,4(sp)
 a004080:	bfc5                	j	a004070 <u54_4+0x56>

000000000a004082 <U54_4_software_IRQHandler>:
U54_4_software_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:63

/* hart4 Software interrupt handler */

void Software_h4_IRQHandler(void)
{
    uint64_t hart_id = read_csr(mhartid);
 a004082:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:64
    count_sw_ints_h4++;
 a004086:	00008717          	auipc	a4,0x8
 a00408a:	06270713          	addi	a4,a4,98 # a00c0e8 <count_sw_ints_h4>
 a00408e:	431c                	lw	a5,0(a4)
 a004090:	2785                	addiw	a5,a5,1
 a004092:	c31c                	sw	a5,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart4/u54_4.c:65
}
 a004094:	8082                	ret

000000000a004096 <u54_3>:
u54_3():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:22
/* Main function for the hart3(U54_3 processor).
 * Application code running on hart3 is placed here
 */

void u54_3(void)
{
 a004096:	1101                	addi	sp,sp,-32
 a004098:	ec06                	sd	ra,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:23
    uint64_t hartid = read_csr(mhartid);
 a00409a:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:24
    volatile uint32_t icount = 0U;
 a00409e:	c202                	sw	zero,4(sp)
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
    uint64_t hart_id = read_csr(mhartid);
 a0040a0:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a0040a4:	00279713          	slli	a4,a5,0x2
 a0040a8:	020007b7          	lui	a5,0x2000
 a0040ac:	97ba                	add	a5,a5,a4
 a0040ae:	0007a023          	sw	zero,0(a5) # 2000000 <__sc_end+0xffe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a0040b2:	439c                	lw	a5,0(a5)
 a0040b4:	2781                	sext.w	a5,a5
 a0040b6:	c43e                	sw	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
    (void)reg;                      /* use reg to avoid compiler warning */
 a0040b8:	47a2                	lw	a5,8(sp)
u54_3():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:31
    /* Clear pending software interrupt in case there was any.
       Enable only the software interrupt so that the E51 core can bring this
       core out of WFI by raising a software interrupt. */

    clear_soft_interrupt();
    set_csr(mie, MIP_MSIP);
 a0040ba:	304467f3          	csrrsi	a5,mie,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:36 (discriminator 1)

    /* Put this hart in WFI */
    do
    {
        __asm("wfi");
 a0040be:	10500073          	wfi
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:37 (discriminator 1)
    }while(0 == (read_csr(mip) & MIP_MSIP));
 a0040c2:	344027f3          	csrr	a5,mip
 a0040c6:	8ba1                	andi	a5,a5,8
 a0040c8:	dbfd                	beqz	a5,a0040be <u54_3+0x28>
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
    uint64_t hart_id = read_csr(mhartid);
 a0040ca:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a0040ce:	00279713          	slli	a4,a5,0x2
 a0040d2:	020007b7          	lui	a5,0x2000
 a0040d6:	97ba                	add	a5,a5,a4
 a0040d8:	0007a023          	sw	zero,0(a5) # 2000000 <__sc_end+0xffe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a0040dc:	439c                	lw	a5,0(a5)
 a0040de:	2781                	sext.w	a5,a5
 a0040e0:	c63e                	sw	a5,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
    (void)reg;                      /* use reg to avoid compiler warning */
 a0040e2:	47b2                	lw	a5,12(sp)
u54_3():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:44
    /* The hart is out of WFI, clear the SW interrupt. Here onwards application
     * can enable and use any interrupts as required */

    clear_soft_interrupt();

    __enable_irq();
 a0040e4:	8b1ff0ef          	jal	ra,a003994 <__enable_irq>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:49

    while (1U)
    {
        icount++;
        if (0x100000U == icount)
 a0040e8:	00100737          	lui	a4,0x100
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:48
        icount++;
 a0040ec:	4792                	lw	a5,4(sp)
 a0040ee:	2785                	addiw	a5,a5,1
 a0040f0:	c23e                	sw	a5,4(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:49
        if (0x100000U == icount)
 a0040f2:	4792                	lw	a5,4(sp)
 a0040f4:	2781                	sext.w	a5,a5
 a0040f6:	fee79be3          	bne	a5,a4,a0040ec <u54_3+0x56>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:51
        {
            icount = 0U;
 a0040fa:	c202                	sw	zero,4(sp)
 a0040fc:	bfc5                	j	a0040ec <u54_3+0x56>

000000000a0040fe <U54_3_software_IRQHandler>:
U54_3_software_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:62

/* hart3 Software interrupt handler */

void Software_h3_IRQHandler(void)
{
    uint64_t hart_id = read_csr(mhartid);
 a0040fe:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:63
    count_sw_ints_h3++;
 a004102:	00008717          	auipc	a4,0x8
 a004106:	fea70713          	addi	a4,a4,-22 # a00c0ec <count_sw_ints_h3>
 a00410a:	431c                	lw	a5,0(a4)
 a00410c:	2785                	addiw	a5,a5,1
 a00410e:	c31c                	sw	a5,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart3/u54_3.c:64
}
 a004110:	8082                	ret

000000000a004112 <u54_2>:
u54_2():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:23
/* Main function for the hart2(U54_2 processor).
 * Application code running on hart2 is placed here
 */

void u54_2(void)
{
 a004112:	1101                	addi	sp,sp,-32
 a004114:	ec06                	sd	ra,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:24
    uint64_t hartid = read_csr(mhartid);
 a004116:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:25
    volatile uint32_t icount = 0U;
 a00411a:	c202                	sw	zero,4(sp)
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
    uint64_t hart_id = read_csr(mhartid);
 a00411c:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a004120:	00279713          	slli	a4,a5,0x2
 a004124:	020007b7          	lui	a5,0x2000
 a004128:	97ba                	add	a5,a5,a4
 a00412a:	0007a023          	sw	zero,0(a5) # 2000000 <__sc_end+0xffe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a00412e:	439c                	lw	a5,0(a5)
 a004130:	2781                	sext.w	a5,a5
 a004132:	c43e                	sw	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
    (void)reg;                      /* use reg to avoid compiler warning */
 a004134:	47a2                	lw	a5,8(sp)
u54_2():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:32
    /* Clear pending software interrupt in case there was any.
       Enable only the software interrupt so that the E51 core can bring this
       core out of WFI by raising a software interrupt. */

    clear_soft_interrupt();
    set_csr(mie, MIP_MSIP);
 a004136:	304467f3          	csrrsi	a5,mie,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:38 (discriminator 1)

    /* Put this hart in WFI */

    do
    {
        __asm("wfi");
 a00413a:	10500073          	wfi
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:39 (discriminator 1)
    }while(0 == (read_csr(mip) & MIP_MSIP));
 a00413e:	344027f3          	csrr	a5,mip
 a004142:	8ba1                	andi	a5,a5,8
 a004144:	dbfd                	beqz	a5,a00413a <u54_2+0x28>
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
    uint64_t hart_id = read_csr(mhartid);
 a004146:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a00414a:	00279713          	slli	a4,a5,0x2
 a00414e:	020007b7          	lui	a5,0x2000
 a004152:	97ba                	add	a5,a5,a4
 a004154:	0007a023          	sw	zero,0(a5) # 2000000 <__sc_end+0xffe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a004158:	439c                	lw	a5,0(a5)
 a00415a:	2781                	sext.w	a5,a5
 a00415c:	c63e                	sw	a5,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
    (void)reg;                      /* use reg to avoid compiler warning */
 a00415e:	47b2                	lw	a5,12(sp)
u54_2():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:46
    /* The hart is out of WFI, clear the SW interrupt. Here onwards application
     * can enable and use any interrupts as required */

    clear_soft_interrupt();

    __enable_irq();
 a004160:	835ff0ef          	jal	ra,a003994 <__enable_irq>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:51

    while (1U)
    {
        icount++;
        if (0x100000U == icount)
 a004164:	00100737          	lui	a4,0x100
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:50
        icount++;
 a004168:	4792                	lw	a5,4(sp)
 a00416a:	2785                	addiw	a5,a5,1
 a00416c:	c23e                	sw	a5,4(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:51
        if (0x100000U == icount)
 a00416e:	4792                	lw	a5,4(sp)
 a004170:	2781                	sext.w	a5,a5
 a004172:	fee79be3          	bne	a5,a4,a004168 <u54_2+0x56>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:53
        {
            icount = 0U;
 a004176:	c202                	sw	zero,4(sp)
 a004178:	bfc5                	j	a004168 <u54_2+0x56>

000000000a00417a <U54_2_software_IRQHandler>:
U54_2_software_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:64

/* hart2 Software interrupt handler */

void Software_h2_IRQHandler(void)
{
    uint64_t hart_id = read_csr(mhartid);
 a00417a:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:65
    count_sw_ints_h2++;
 a00417e:	00008717          	auipc	a4,0x8
 a004182:	f7270713          	addi	a4,a4,-142 # a00c0f0 <count_sw_ints_h2>
 a004186:	431c                	lw	a5,0(a4)
 a004188:	2785                	addiw	a5,a5,1
 a00418a:	c31c                	sw	a5,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart2/u54_2.c:66
}
 a00418c:	8082                	ret

000000000a00418e <print_data_128>:
print_data_128():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:499
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r This is Verification image....\n\r");
    print_data_128(verify,128,128);
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r This is Verification Done....\n\r");
}*/
void print_data_128(uint8_t data[128][128],uint8_t width,uint8_t height)
{
 a00418e:	7119                	addi	sp,sp,-128
 a004190:	f4a6                	sd	s1,104(sp)
 a004192:	ecce                	sd	s3,88(sp)
 a004194:	e4d6                	sd	s5,72(sp)
 a004196:	89aa                	mv	s3,a0
 a004198:	84b2                	mv	s1,a2
 a00419a:	8aae                	mv	s5,a1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:501
    uint32_t mes1[10]={0};
    MSS_UART_polled_tx_string(&g_mss_uart1_lo, "\n\r The result image is:\n\r");
 a00419c:	00027517          	auipc	a0,0x27
 a0041a0:	c2450513          	addi	a0,a0,-988 # a02adc0 <g_mss_uart1_lo>
 a0041a4:	00003597          	auipc	a1,0x3
 a0041a8:	dcc58593          	addi	a1,a1,-564 # a006f70 <pmp_values+0x540>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:499
{
 a0041ac:	f0ca                	sd	s2,96(sp)
 a0041ae:	e8d2                	sd	s4,80(sp)
 a0041b0:	e0da                	sd	s6,64(sp)
 a0041b2:	fc5e                	sd	s7,56(sp)
 a0041b4:	fc86                	sd	ra,120(sp)
 a0041b6:	f8a2                	sd	s0,112(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:500
    uint32_t mes1[10]={0};
 a0041b8:	e402                	sd	zero,8(sp)
 a0041ba:	e802                	sd	zero,16(sp)
 a0041bc:	ec02                	sd	zero,24(sp)
 a0041be:	f002                	sd	zero,32(sp)
 a0041c0:	f402                	sd	zero,40(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:501
    MSS_UART_polled_tx_string(&g_mss_uart1_lo, "\n\r The result image is:\n\r");
 a0041c2:	94ce                	add	s1,s1,s3
 a0041c4:	c79ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:502
    for(uint8_t i=0;i<width;i++)
 a0041c8:	4901                	li	s2,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:503
    {MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r");
 a0041ca:	00003b17          	auipc	s6,0x3
 a0041ce:	dc6b0b13          	addi	s6,s6,-570 # a006f90 <pmp_values+0x560>
 a0041d2:	00027a17          	auipc	s4,0x27
 a0041d6:	beea0a13          	addi	s4,s4,-1042 # a02adc0 <g_mss_uart1_lo>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:506
        for(uint8_t j=0;j<height;j++)
        {
            sprintf(mes1,"%d ",data[i][j]);
 a0041da:	00003b97          	auipc	s7,0x3
 a0041de:	dbeb8b93          	addi	s7,s7,-578 # a006f98 <pmp_values+0x568>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:502 (discriminator 1)
    for(uint8_t i=0;i<width;i++)
 a0041e2:	01591d63          	bne	s2,s5,a0041fc <print_data_128+0x6e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:510
            MSS_UART_polled_tx_string(&g_mss_uart1_lo,mes1);
        }
    }
}
 a0041e6:	70e6                	ld	ra,120(sp)
 a0041e8:	7446                	ld	s0,112(sp)
 a0041ea:	74a6                	ld	s1,104(sp)
 a0041ec:	7906                	ld	s2,96(sp)
 a0041ee:	69e6                	ld	s3,88(sp)
 a0041f0:	6a46                	ld	s4,80(sp)
 a0041f2:	6aa6                	ld	s5,72(sp)
 a0041f4:	6b06                	ld	s6,64(sp)
 a0041f6:	7be2                	ld	s7,56(sp)
 a0041f8:	6109                	addi	sp,sp,128
 a0041fa:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:503
    {MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r");
 a0041fc:	85da                	mv	a1,s6
 a0041fe:	8552                	mv	a0,s4
 a004200:	00791413          	slli	s0,s2,0x7
 a004204:	c39ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:504
        for(uint8_t j=0;j<height;j++)
 a004208:	944e                	add	s0,s0,s3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:504 (discriminator 1)
 a00420a:	00941663          	bne	s0,s1,a004216 <print_data_128+0x88>
 a00420e:	0905                	addi	s2,s2,1
 a004210:	08048493          	addi	s1,s1,128
 a004214:	b7f9                	j	a0041e2 <print_data_128+0x54>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:506 (discriminator 3)
            sprintf(mes1,"%d ",data[i][j]);
 a004216:	00044603          	lbu	a2,0(s0)
 a00421a:	85de                	mv	a1,s7
 a00421c:	0028                	addi	a0,sp,8
 a00421e:	2fd000ef          	jal	ra,a004d1a <siprintf>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:507 (discriminator 3)
            MSS_UART_polled_tx_string(&g_mss_uart1_lo,mes1);
 a004222:	002c                	addi	a1,sp,8
 a004224:	8552                	mv	a0,s4
 a004226:	c17ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
 a00422a:	0405                	addi	s0,s0,1
 a00422c:	bff9                	j	a00420a <print_data_128+0x7c>

000000000a00422e <print_data_132>:
print_data_132():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:512
void print_data_132(uint8_t data[132][132],uint8_t width,uint8_t height)
{
 a00422e:	7119                	addi	sp,sp,-128
 a004230:	f4a6                	sd	s1,104(sp)
 a004232:	ecce                	sd	s3,88(sp)
 a004234:	e4d6                	sd	s5,72(sp)
 a004236:	89aa                	mv	s3,a0
 a004238:	84b2                	mv	s1,a2
 a00423a:	8aae                	mv	s5,a1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:514
    uint32_t mes1[10]={0};
    MSS_UART_polled_tx_string(&g_mss_uart1_lo, "\n\r The result image is:\n\r");
 a00423c:	00027517          	auipc	a0,0x27
 a004240:	b8450513          	addi	a0,a0,-1148 # a02adc0 <g_mss_uart1_lo>
 a004244:	00003597          	auipc	a1,0x3
 a004248:	d2c58593          	addi	a1,a1,-724 # a006f70 <pmp_values+0x540>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:512
{
 a00424c:	f0ca                	sd	s2,96(sp)
 a00424e:	e8d2                	sd	s4,80(sp)
 a004250:	e0da                	sd	s6,64(sp)
 a004252:	fc5e                	sd	s7,56(sp)
 a004254:	f862                	sd	s8,48(sp)
 a004256:	fc86                	sd	ra,120(sp)
 a004258:	f8a2                	sd	s0,112(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:513
    uint32_t mes1[10]={0};
 a00425a:	e402                	sd	zero,8(sp)
 a00425c:	e802                	sd	zero,16(sp)
 a00425e:	ec02                	sd	zero,24(sp)
 a004260:	f002                	sd	zero,32(sp)
 a004262:	f402                	sd	zero,40(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:514
    MSS_UART_polled_tx_string(&g_mss_uart1_lo, "\n\r The result image is:\n\r");
 a004264:	94ce                	add	s1,s1,s3
 a004266:	bd7ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:515
    for(uint8_t i=0;i<width;i++)
 a00426a:	4901                	li	s2,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:516
    {MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r");
 a00426c:	00003b17          	auipc	s6,0x3
 a004270:	d24b0b13          	addi	s6,s6,-732 # a006f90 <pmp_values+0x560>
 a004274:	00027a17          	auipc	s4,0x27
 a004278:	b4ca0a13          	addi	s4,s4,-1204 # a02adc0 <g_mss_uart1_lo>
 a00427c:	08400b93          	li	s7,132
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:519
        for(uint8_t j=0;j<height;j++)
        {
            sprintf(mes1,"%d ",data[i][j]);
 a004280:	00003c17          	auipc	s8,0x3
 a004284:	d18c0c13          	addi	s8,s8,-744 # a006f98 <pmp_values+0x568>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:515 (discriminator 1)
    for(uint8_t i=0;i<width;i++)
 a004288:	01591e63          	bne	s2,s5,a0042a4 <print_data_132+0x76>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:523
            MSS_UART_polled_tx_string(&g_mss_uart1_lo,mes1);
        }
    }
}
 a00428c:	70e6                	ld	ra,120(sp)
 a00428e:	7446                	ld	s0,112(sp)
 a004290:	74a6                	ld	s1,104(sp)
 a004292:	7906                	ld	s2,96(sp)
 a004294:	69e6                	ld	s3,88(sp)
 a004296:	6a46                	ld	s4,80(sp)
 a004298:	6aa6                	ld	s5,72(sp)
 a00429a:	6b06                	ld	s6,64(sp)
 a00429c:	7be2                	ld	s7,56(sp)
 a00429e:	7c42                	ld	s8,48(sp)
 a0042a0:	6109                	addi	sp,sp,128
 a0042a2:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:516
    {MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r");
 a0042a4:	03790433          	mul	s0,s2,s7
 a0042a8:	85da                	mv	a1,s6
 a0042aa:	8552                	mv	a0,s4
 a0042ac:	b91ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:517
        for(uint8_t j=0;j<height;j++)
 a0042b0:	944e                	add	s0,s0,s3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:517 (discriminator 1)
 a0042b2:	00941663          	bne	s0,s1,a0042be <print_data_132+0x90>
 a0042b6:	0905                	addi	s2,s2,1
 a0042b8:	08448493          	addi	s1,s1,132
 a0042bc:	b7f1                	j	a004288 <print_data_132+0x5a>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:519 (discriminator 3)
            sprintf(mes1,"%d ",data[i][j]);
 a0042be:	00044603          	lbu	a2,0(s0)
 a0042c2:	85e2                	mv	a1,s8
 a0042c4:	0028                	addi	a0,sp,8
 a0042c6:	255000ef          	jal	ra,a004d1a <siprintf>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:520 (discriminator 3)
            MSS_UART_polled_tx_string(&g_mss_uart1_lo,mes1);
 a0042ca:	002c                	addi	a1,sp,8
 a0042cc:	8552                	mv	a0,s4
 a0042ce:	b6fff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
 a0042d2:	0405                	addi	s0,s0,1
 a0042d4:	bff9                	j	a0042b2 <print_data_132+0x84>

000000000a0042d6 <print_data_3d>:
print_data_3d():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:525
void print_data_3d(uint8_t data[128][128][3],uint8_t width,uint8_t height,uint8_t channel)
{
 a0042d6:	7175                	addi	sp,sp,-144
 a0042d8:	e122                	sd	s0,128(sp)
 a0042da:	f4ce                	sd	s3,104(sp)
 a0042dc:	e4de                	sd	s7,72(sp)
 a0042de:	842a                	mv	s0,a0
 a0042e0:	89b6                	mv	s3,a3
 a0042e2:	8bae                	mv	s7,a1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:527
    uint32_t mes1[10]={0};
    MSS_UART_polled_tx_string(&g_mss_uart1_lo, "\n\rThe result image is:\n\r");
 a0042e4:	00027517          	auipc	a0,0x27
 a0042e8:	adc50513          	addi	a0,a0,-1316 # a02adc0 <g_mss_uart1_lo>
 a0042ec:	00003597          	auipc	a1,0x3
 a0042f0:	cb458593          	addi	a1,a1,-844 # a006fa0 <pmp_values+0x570>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:525
{
 a0042f4:	ecd6                	sd	s5,88(sp)
 a0042f6:	e0e2                	sd	s8,64(sp)
 a0042f8:	fc66                	sd	s9,56(sp)
 a0042fa:	e506                	sd	ra,136(sp)
 a0042fc:	fca6                	sd	s1,120(sp)
 a0042fe:	f8ca                	sd	s2,112(sp)
 a004300:	f0d2                	sd	s4,96(sp)
 a004302:	e8da                	sd	s6,80(sp)
 a004304:	f86a                	sd	s10,48(sp)
 a004306:	8c32                	mv	s8,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:526
    uint32_t mes1[10]={0};
 a004308:	e402                	sd	zero,8(sp)
 a00430a:	e802                	sd	zero,16(sp)
 a00430c:	ec02                	sd	zero,24(sp)
 a00430e:	f002                	sd	zero,32(sp)
 a004310:	f402                	sd	zero,40(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:527
    MSS_UART_polled_tx_string(&g_mss_uart1_lo, "\n\rThe result image is:\n\r");
 a004312:	99a2                	add	s3,s3,s0
 a004314:	b29ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:529
    for(uint8_t k=0;k<channel;k++)
    {MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r");
 a004318:	00003a97          	auipc	s5,0x3
 a00431c:	c78a8a93          	addi	s5,s5,-904 # a006f90 <pmp_values+0x560>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:537
            for(uint8_t j=0;j<height;j++)
             {  //if(j==10)
                //{
                  //  MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\r\n");
               // }
                sprintf(mes1,"%d ",data[i][j][k]);
 a004320:	00003c97          	auipc	s9,0x3
 a004324:	c78c8c93          	addi	s9,s9,-904 # a006f98 <pmp_values+0x568>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:528 (discriminator 1)
    for(uint8_t k=0;k<channel;k++)
 a004328:	03341063          	bne	s0,s3,a004348 <print_data_3d+0x72>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:542
                MSS_UART_polled_tx_string(&g_mss_uart1_lo,mes1);
            }
        }
    }
}
 a00432c:	60aa                	ld	ra,136(sp)
 a00432e:	640a                	ld	s0,128(sp)
 a004330:	74e6                	ld	s1,120(sp)
 a004332:	7946                	ld	s2,112(sp)
 a004334:	79a6                	ld	s3,104(sp)
 a004336:	7a06                	ld	s4,96(sp)
 a004338:	6ae6                	ld	s5,88(sp)
 a00433a:	6b46                	ld	s6,80(sp)
 a00433c:	6ba6                	ld	s7,72(sp)
 a00433e:	6c06                	ld	s8,64(sp)
 a004340:	7ce2                	ld	s9,56(sp)
 a004342:	7d42                	ld	s10,48(sp)
 a004344:	6149                	addi	sp,sp,144
 a004346:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:529
    {MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r");
 a004348:	85d6                	mv	a1,s5
 a00434a:	00027517          	auipc	a0,0x27
 a00434e:	a7650513          	addi	a0,a0,-1418 # a02adc0 <g_mss_uart1_lo>
 a004352:	aebff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:530
        for(uint8_t i=0;i<width;i++)
 a004356:	8a22                	mv	s4,s0
 a004358:	4481                	li	s1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:531
        {MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r");
 a00435a:	00027b17          	auipc	s6,0x27
 a00435e:	a66b0b13          	addi	s6,s6,-1434 # a02adc0 <g_mss_uart1_lo>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:530 (discriminator 1)
        for(uint8_t i=0;i<width;i++)
 a004362:	01749463          	bne	s1,s7,a00436a <print_data_3d+0x94>
 a004366:	0405                	addi	s0,s0,1
 a004368:	b7c1                	j	a004328 <print_data_3d+0x52>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:531
        {MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r");
 a00436a:	85d6                	mv	a1,s5
 a00436c:	855a                	mv	a0,s6
 a00436e:	acfff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:532
            for(uint8_t j=0;j<height;j++)
 a004372:	8d52                	mv	s10,s4
 a004374:	4901                	li	s2,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:532 (discriminator 1)
 a004376:	01891863          	bne	s2,s8,a004386 <print_data_3d+0xb0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:530 (discriminator 2)
        for(uint8_t i=0;i<width;i++)
 a00437a:	2485                	addiw	s1,s1,1
 a00437c:	0ff4f493          	andi	s1,s1,255
 a004380:	180a0a13          	addi	s4,s4,384
 a004384:	bff9                	j	a004362 <print_data_3d+0x8c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:537 (discriminator 3)
                sprintf(mes1,"%d ",data[i][j][k]);
 a004386:	000d4603          	lbu	a2,0(s10)
 a00438a:	85e6                	mv	a1,s9
 a00438c:	0028                	addi	a0,sp,8
 a00438e:	18d000ef          	jal	ra,a004d1a <siprintf>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:538 (discriminator 3)
                MSS_UART_polled_tx_string(&g_mss_uart1_lo,mes1);
 a004392:	002c                	addi	a1,sp,8
 a004394:	855a                	mv	a0,s6
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:532 (discriminator 3)
            for(uint8_t j=0;j<height;j++)
 a004396:	2905                	addiw	s2,s2,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:538 (discriminator 3)
                MSS_UART_polled_tx_string(&g_mss_uart1_lo,mes1);
 a004398:	aa5ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:532 (discriminator 3)
            for(uint8_t j=0;j<height;j++)
 a00439c:	0ff97913          	andi	s2,s2,255
 a0043a0:	0d0d                	addi	s10,s10,3
 a0043a2:	bfd1                	j	a004376 <print_data_3d+0xa0>

000000000a0043a4 <output>:
output():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:442
    for(uint8_t i=0;i<128;i++)
 a0043a4:	6791                	lui	a5,0x4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:439
{
 a0043a6:	1141                	addi	sp,sp,-16
 a0043a8:	00016817          	auipc	a6,0x16
 a0043ac:	1b080813          	addi	a6,a6,432 # a01a558 <rgb.14926>
 a0043b0:	08078793          	addi	a5,a5,128 # 4080 <HEAP_SIZE+0x2080>
 a0043b4:	08060693          	addi	a3,a2,128 # 4080 <HEAP_SIZE+0x2080>
 a0043b8:	e406                	sd	ra,8(sp)
 a0043ba:	963e                	add	a2,a2,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:442
    for(uint8_t i=0;i<128;i++)
 a0043bc:	88c2                	mv	a7,a6
 a0043be:	f8068793          	addi	a5,a3,-128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:439
{
 a0043c2:	8746                	mv	a4,a7
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:446 (discriminator 3)
      rgb[i][j][0]=data[i][j];
 a0043c4:	0007c303          	lbu	t1,0(a5)
 a0043c8:	0785                	addi	a5,a5,1
 a0043ca:	070d                	addi	a4,a4,3
 a0043cc:	fe670ea3          	sb	t1,-3(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:447 (discriminator 3)
       rgb[i][j][1]=data[i][j];
 a0043d0:	fe670f23          	sb	t1,-2(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:448 (discriminator 3)
        rgb[i][j][2]=data[i][j];
 a0043d4:	fff7c303          	lbu	t1,-1(a5)
 a0043d8:	fe670fa3          	sb	t1,-1(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:444 (discriminator 3)
     for(uint8_t j=0;j<128;j++)
 a0043dc:	fed794e3          	bne	a5,a3,a0043c4 <output+0x20>
 a0043e0:	08078693          	addi	a3,a5,128
 a0043e4:	18088893          	addi	a7,a7,384
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:442 (discriminator 2)
    for(uint8_t i=0;i<128;i++)
 a0043e8:	fcc69be3          	bne	a3,a2,a0043be <output+0x1a>
 a0043ec:	6791                	lui	a5,0x4
 a0043ee:	38a78793          	addi	a5,a5,906 # 438a <HEAP_SIZE+0x238a>
 a0043f2:	18a50713          	addi	a4,a0,394
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:442
 a0043f6:	00016617          	auipc	a2,0x16
 a0043fa:	16260613          	addi	a2,a2,354 # a01a558 <rgb.14926>
 a0043fe:	953e                	add	a0,a0,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:458
        if(morphFramedAry[i+2][j+2]==1){
 a004400:	4885                	li	a7,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:459
            rgb[i][j][0]=255;
 a004402:	537d                	li	t1,-1
 a004404:	f8070793          	addi	a5,a4,-128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:439
{
 a004408:	86b2                	mv	a3,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:458
        if(morphFramedAry[i+2][j+2]==1){
 a00440a:	0007ce03          	lbu	t3,0(a5)
 a00440e:	011e1463          	bne	t3,a7,a004416 <output+0x72>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:459
            rgb[i][j][0]=255;
 a004412:	00668023          	sb	t1,0(a3)
 a004416:	0785                	addi	a5,a5,1
 a004418:	068d                	addi	a3,a3,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:456 (discriminator 2)
     for(uint8_t j=0;j<128;j++)
 a00441a:	fee798e3          	bne	a5,a4,a00440a <output+0x66>
 a00441e:	08478713          	addi	a4,a5,132
 a004422:	18060613          	addi	a2,a2,384
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:454 (discriminator 2)
    for(uint8_t i=0;i<128;i++)
 a004426:	fca71fe3          	bne	a4,a0,a004404 <output+0x60>
 a00442a:	6791                	lui	a5,0x4
 a00442c:	38a78793          	addi	a5,a5,906 # 438a <HEAP_SIZE+0x238a>
 a004430:	18a58713          	addi	a4,a1,394
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:468
        if(boundary[i+2][j+2]==1){
 a004434:	4605                	li	a2,1
 a004436:	95be                	add	a1,a1,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:469
            rgb[i][j][1]=255;
 a004438:	557d                	li	a0,-1
 a00443a:	f8070793          	addi	a5,a4,-128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:439
{
 a00443e:	86c2                	mv	a3,a6
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:468
        if(boundary[i+2][j+2]==1){
 a004440:	0007c883          	lbu	a7,0(a5)
 a004444:	00c89463          	bne	a7,a2,a00444c <output+0xa8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:469
            rgb[i][j][1]=255;
 a004448:	00a680a3          	sb	a0,1(a3)
 a00444c:	0785                	addi	a5,a5,1
 a00444e:	068d                	addi	a3,a3,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:466 (discriminator 2)
     for(uint8_t j=0;j<128;j++)
 a004450:	fee798e3          	bne	a5,a4,a004440 <output+0x9c>
 a004454:	08478713          	addi	a4,a5,132
 a004458:	18080813          	addi	a6,a6,384
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:464 (discriminator 2)
    for(uint8_t i=0;i<128;i++)
 a00445c:	fcb71fe3          	bne	a4,a1,a00443a <output+0x96>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:479
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r This is output image....\n\r");
 a004460:	00003597          	auipc	a1,0x3
 a004464:	9c058593          	addi	a1,a1,-1600 # a006e20 <pmp_values+0x3f0>
 a004468:	00027517          	auipc	a0,0x27
 a00446c:	95850513          	addi	a0,a0,-1704 # a02adc0 <g_mss_uart1_lo>
 a004470:	9cdff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:480
    print_data_3d(rgb,128,128,3);
 a004474:	08000593          	li	a1,128
 a004478:	468d                	li	a3,3
 a00447a:	08000613          	li	a2,128
 a00447e:	00016517          	auipc	a0,0x16
 a004482:	0da50513          	addi	a0,a0,218 # a01a558 <rgb.14926>
 a004486:	e51ff0ef          	jal	ra,a0042d6 <print_data_3d>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:482
}
 a00448a:	60a2                	ld	ra,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:481
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r Output generation Done....\n\r");
 a00448c:	00003597          	auipc	a1,0x3
 a004490:	9b458593          	addi	a1,a1,-1612 # a006e40 <pmp_values+0x410>
 a004494:	00027517          	auipc	a0,0x27
 a004498:	92c50513          	addi	a0,a0,-1748 # a02adc0 <g_mss_uart1_lo>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:482
}
 a00449c:	0141                	addi	sp,sp,16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:481
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r Output generation Done....\n\r");
 a00449e:	99fff06f          	j	a003e3c <MSS_UART_polled_tx_string>

000000000a0044a2 <dilation>:
dilation():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:290
{
 a0044a2:	715d                	addi	sp,sp,-80
 a0044a4:	e0a2                	sd	s0,64(sp)
 a0044a6:	fc26                	sd	s1,56(sp)
 a0044a8:	f84a                	sd	s2,48(sp)
 a0044aa:	f44e                	sd	s3,40(sp)
 a0044ac:	e486                	sd	ra,72(sp)
 a0044ae:	f052                	sd	s4,32(sp)
 a0044b0:	ec56                	sd	s5,24(sp)
 a0044b2:	842a                	mv	s0,a0
 a0044b4:	10850293          	addi	t0,a0,264
 a0044b8:	0000e397          	auipc	t2,0xe
 a0044bc:	90438393          	addi	t2,t2,-1788 # a011dbc <dilation.14886+0x84>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:307
            for(uint8_t i = rowStart; i< rowEnd; i++){
 a0044c0:	4e91                	li	t4,4
 a0044c2:	4685                	li	a3,1
 a0044c4:	4f85                	li	t6,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:313
                 if(kernel[seRow][seCol]==1){
 a0044c6:	448d                	li	s1,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:295
       for(uint8_t j =2; j<(130); j++){
 a0044c8:	08200913          	li	s2,130
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:294
for(uint8_t i = 2; i<(130); i++){
 a0044cc:	08100993          	li	s3,129
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:297
         if(morphFramedAry[i][j]==kernel[1][1]){
 a0044d0:	4709                	li	a4,2
 a0044d2:	00e287b3          	add	a5,t0,a4
 a0044d6:	0007c503          	lbu	a0,0(a5)
 a0044da:	0045c783          	lbu	a5,4(a1)
 a0044de:	06f51963          	bne	a0,a5,a004550 <dilation+0xae>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:307
            for(uint8_t i = rowStart; i< rowEnd; i++){
 a0044e2:	4f11                	li	t5,4
 a0044e4:	00def363          	bgeu	t4,a3,a0044ea <dilation+0x48>
 a0044e8:	4f05                	li	t5,1
 a0044ea:	0ff77793          	andi	a5,a4,255
 a0044ee:	fff78a1b          	addiw	s4,a5,-1
 a0044f2:	2789                	addiw	a5,a5,2
 a0044f4:	007700b3          	add	ra,a4,t2
 a0044f8:	887a                	mv	a6,t5
 a0044fa:	0ffa7a13          	andi	s4,s4,255
 a0044fe:	0ff7fe13          	andi	t3,a5,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:307 (discriminator 1)
 a004502:	05f80763          	beq	a6,t6,a004550 <dilation+0xae>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:313
                 if(kernel[seRow][seCol]==1){
 a004506:	410f07bb          	subw	a5,t5,a6
 a00450a:	0ff7f793          	andi	a5,a5,255
 a00450e:	029787b3          	mul	a5,a5,s1
 a004512:	4891                	li	a7,4
 a004514:	97ae                	add	a5,a5,a1
 a004516:	014e7363          	bgeu	t3,s4,a00451c <dilation+0x7a>
 a00451a:	4885                	li	a7,1
 a00451c:	8a86                	mv	s5,ra
 a00451e:	8546                	mv	a0,a7
 a004520:	a005                	j	a004540 <dilation+0x9e>
 a004522:	40a8833b          	subw	t1,a7,a0
 a004526:	0ff37313          	andi	t1,t1,255
 a00452a:	933e                	add	t1,t1,a5
 a00452c:	00034303          	lbu	t1,0(t1)
 a004530:	01f31463          	bne	t1,t6,a004538 <dilation+0x96>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:314
                     dilation[i][j] = kernel[seRow][seCol];
 a004534:	fffa8fa3          	sb	t6,-1(s5)
 a004538:	357d                	addiw	a0,a0,-1
 a00453a:	0ff57513          	andi	a0,a0,255
 a00453e:	0a85                	addi	s5,s5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:308 (discriminator 1)
               for(uint8_t j = colStart; j< colEnd; j++){
 a004540:	fff511e3          	bne	a0,t6,a004522 <dilation+0x80>
 a004544:	387d                	addiw	a6,a6,-1
 a004546:	0ff87813          	andi	a6,a6,255
 a00454a:	08408093          	addi	ra,ra,132
 a00454e:	bf55                	j	a004502 <dilation+0x60>
 a004550:	0705                	addi	a4,a4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:295
       for(uint8_t j =2; j<(130); j++){
 a004552:	f92710e3          	bne	a4,s2,a0044d2 <dilation+0x30>
 a004556:	2685                	addiw	a3,a3,1
 a004558:	2e85                	addiw	t4,t4,1
 a00455a:	0ff6f693          	andi	a3,a3,255
 a00455e:	08428293          	addi	t0,t0,132
 a004562:	0ffefe93          	andi	t4,t4,255
 a004566:	08438393          	addi	t2,t2,132
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:294 (discriminator 2)
for(uint8_t i = 2; i<(130); i++){
 a00456a:	f73693e3          	bne	a3,s3,a0044d0 <dilation+0x2e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:325
for(uint8_t k=0;k<132;k++)
 a00456e:	6591                	lui	a1,0x4
 a004570:	4781                	li	a5,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:329
       boundary[k][l]= morphFramedAry[k][l]-dilation[k][l];
 a004572:	00009897          	auipc	a7,0x9
 a004576:	3b688893          	addi	a7,a7,950 # a00d928 <boundary.14887>
 a00457a:	0000d317          	auipc	t1,0xd
 a00457e:	7be30313          	addi	t1,t1,1982 # a011d38 <dilation.14886>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:327
     for(uint8_t l=0;l<132;l++)
 a004582:	08400e13          	li	t3,132
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:325
for(uint8_t k=0;k<132;k++)
 a004586:	41058593          	addi	a1,a1,1040 # 4410 <HEAP_SIZE+0x2410>
 a00458a:	00f40833          	add	a6,s0,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:307
            for(uint8_t i = rowStart; i< rowEnd; i++){
 a00458e:	86be                	mv	a3,a5
 a004590:	4701                	li	a4,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:329 (discriminator 3)
       boundary[k][l]= morphFramedAry[k][l]-dilation[k][l];
 a004592:	00e80533          	add	a0,a6,a4
 a004596:	00668f33          	add	t5,a3,t1
 a00459a:	00054503          	lbu	a0,0(a0)
 a00459e:	000f4f03          	lbu	t5,0(t5)
 a0045a2:	01168eb3          	add	t4,a3,a7
 a0045a6:	0705                	addi	a4,a4,1
 a0045a8:	41e5053b          	subw	a0,a0,t5
 a0045ac:	00ae8023          	sb	a0,0(t4) # 1000 <SIZE_OF_COMMON_HART_MEM>
 a0045b0:	0685                	addi	a3,a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:327 (discriminator 3)
     for(uint8_t l=0;l<132;l++)
 a0045b2:	ffc710e3          	bne	a4,t3,a004592 <dilation+0xf0>
 a0045b6:	08478793          	addi	a5,a5,132
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:325 (discriminator 2)
for(uint8_t k=0;k<132;k++)
 a0045ba:	fcb798e3          	bne	a5,a1,a00458a <dilation+0xe8>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:333
MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r dilation Done....\r\n");
 a0045be:	00002597          	auipc	a1,0x2
 a0045c2:	79a58593          	addi	a1,a1,1946 # a006d58 <pmp_values+0x328>
 a0045c6:	00026517          	auipc	a0,0x26
 a0045ca:	7fa50513          	addi	a0,a0,2042 # a02adc0 <g_mss_uart1_lo>
 a0045ce:	e432                	sd	a2,8(sp)
 a0045d0:	86dff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:335
output(morphFramedAry,boundary,data);
 a0045d4:	6622                	ld	a2,8(sp)
 a0045d6:	00009597          	auipc	a1,0x9
 a0045da:	35258593          	addi	a1,a1,850 # a00d928 <boundary.14887>
 a0045de:	8522                	mv	a0,s0
 a0045e0:	dc5ff0ef          	jal	ra,a0043a4 <output>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:336
MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r This is dilated image...\n\r");
 a0045e4:	00002597          	auipc	a1,0x2
 a0045e8:	78c58593          	addi	a1,a1,1932 # a006d70 <pmp_values+0x340>
 a0045ec:	00026517          	auipc	a0,0x26
 a0045f0:	7d450513          	addi	a0,a0,2004 # a02adc0 <g_mss_uart1_lo>
 a0045f4:	849ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:337
print_data_132(dilation,132,132);
 a0045f8:	08400613          	li	a2,132
 a0045fc:	08400593          	li	a1,132
 a004600:	0000d517          	auipc	a0,0xd
 a004604:	73850513          	addi	a0,a0,1848 # a011d38 <dilation.14886>
 a004608:	c27ff0ef          	jal	ra,a00422e <print_data_132>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:338
MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r This is Subtracted image...\n\r");
 a00460c:	00002597          	auipc	a1,0x2
 a004610:	78458593          	addi	a1,a1,1924 # a006d90 <pmp_values+0x360>
 a004614:	00026517          	auipc	a0,0x26
 a004618:	7ac50513          	addi	a0,a0,1964 # a02adc0 <g_mss_uart1_lo>
 a00461c:	821ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:341
}
 a004620:	6406                	ld	s0,64(sp)
 a004622:	60a6                	ld	ra,72(sp)
 a004624:	74e2                	ld	s1,56(sp)
 a004626:	7942                	ld	s2,48(sp)
 a004628:	79a2                	ld	s3,40(sp)
 a00462a:	7a02                	ld	s4,32(sp)
 a00462c:	6ae2                	ld	s5,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:339
print_data_132(boundary,132,132);
 a00462e:	08400613          	li	a2,132
 a004632:	08400593          	li	a1,132
 a004636:	00009517          	auipc	a0,0x9
 a00463a:	2f250513          	addi	a0,a0,754 # a00d928 <boundary.14887>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:341
}
 a00463e:	6161                	addi	sp,sp,80
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:339
print_data_132(boundary,132,132);
 a004640:	b6fd                	j	a00422e <print_data_132>

000000000a004642 <morphology>:
morphology():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:196
{
 a004642:	711d                	addi	sp,sp,-96
 a004644:	e8a2                	sd	s0,80(sp)
 a004646:	e4a6                	sd	s1,72(sp)
 a004648:	842e                	mv	s0,a1
 a00464a:	84aa                	mv	s1,a0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:197
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\r\nThe start of morphology....\r\n");
 a00464c:	00002597          	auipc	a1,0x2
 a004650:	76c58593          	addi	a1,a1,1900 # a006db8 <pmp_values+0x388>
 a004654:	00026517          	auipc	a0,0x26
 a004658:	76c50513          	addi	a0,a0,1900 # a02adc0 <g_mss_uart1_lo>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:196
{
 a00465c:	ec86                	sd	ra,88(sp)
 a00465e:	e0ca                	sd	s2,64(sp)
 a004660:	fc4e                	sd	s3,56(sp)
 a004662:	f852                	sd	s4,48(sp)
 a004664:	f456                	sd	s5,40(sp)
 a004666:	f05a                	sd	s6,32(sp)
 a004668:	ec5e                	sd	s7,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:197
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\r\nThe start of morphology....\r\n");
 a00466a:	fd2ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:200
   uint8_t kernel[3][3]={0, 1, 0, 1, 1, 1, 0, 1, 0};
 a00466e:	00002797          	auipc	a5,0x2
 a004672:	6da78793          	addi	a5,a5,1754 # a006d48 <pmp_values+0x318>
 a004676:	6398                	ld	a4,0(a5)
 a004678:	0087c783          	lbu	a5,8(a5)
 a00467c:	10848e13          	addi	t3,s1,264
 a004680:	e03a                	sd	a4,0(sp)
 a004682:	00f10423          	sb	a5,8(sp)
 a004686:	4511                	li	a0,4
 a004688:	4309                	li	t1,2
 a00468a:	4705                	li	a4,1
 a00468c:	08400f13          	li	t5,132
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:208
                if(zeroFramedAry[i+2][j+2]==kernel[1][1])
 a004690:	4e85                	li	t4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:231
                        if(kernel[seRow][seCol]==1)
 a004692:	4f8d                	li	t6,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:244
                   tempFramedAry[i+2][j+2] = flag;
 a004694:	00022297          	auipc	t0,0x22
 a004698:	ec428293          	addi	t0,t0,-316 # a026558 <tempFramedAry.14830>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:206
              for(uint8_t j =0; j<128; j++)
 a00469c:	08100393          	li	t2,129
 a0046a0:	03e309b3          	mul	s3,t1,t5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:208
                if(zeroFramedAry[i+2][j+2]==kernel[1][1])
 a0046a4:	4891                	li	a7,4
 a0046a6:	4685                	li	a3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:225
                   for(uint8_t m =0; m< (rowEnd-rowStart); m++)
 a0046a8:	40e5093b          	subw	s2,a0,a4
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:208
                if(zeroFramedAry[i+2][j+2]==kernel[1][1])
 a0046ac:	00de07b3          	add	a5,t3,a3
 a0046b0:	0017c083          	lbu	ra,1(a5)
 a0046b4:	07d09563          	bne	ra,t4,a00471e <morphology+0xdc>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:227
                      for(uint8_t n = 0; n< (colEnd-colStart); n++)
 a0046b8:	00068a1b          	sext.w	s4,a3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:225
                   for(uint8_t m =0; m< (rowEnd-rowStart); m++)
 a0046bc:	4581                	li	a1,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:227
                      for(uint8_t n = 0; n< (colEnd-colStart); n++)
 a0046be:	41488abb          	subw	s5,a7,s4
 a0046c2:	a80d                	j	a0046f4 <morphology+0xb2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:231
                        if(kernel[seRow][seCol]==1)
 a0046c4:	00f60bb3          	add	s7,a2,a5
 a0046c8:	ff0bcb83          	lbu	s7,-16(s7)
 a0046cc:	01db9a63          	bne	s7,t4,a0046e0 <morphology+0x9e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:233
                            if(zeroFramedAry[m+rowStart][n+colStart]!=kernel[seRow][seCol])
 a0046d0:	014787bb          	addw	a5,a5,s4
 a0046d4:	97da                	add	a5,a5,s6
 a0046d6:	0007c783          	lbu	a5,0(a5)
 a0046da:	01d78363          	beq	a5,t4,a0046e0 <morphology+0x9e>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:239
                                flag=0;
 a0046de:	4081                	li	ra,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:227 (discriminator 2)
                      for(uint8_t n = 0; n< (colEnd-colStart); n++)
 a0046e0:	2805                	addiw	a6,a6,1
 a0046e2:	0ff87813          	andi	a6,a6,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:227 (discriminator 1)
 a0046e6:	0008079b          	sext.w	a5,a6
 a0046ea:	fd57cde3          	blt	a5,s5,a0046c4 <morphology+0x82>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:225 (discriminator 2)
                   for(uint8_t m =0; m< (rowEnd-rowStart); m++)
 a0046ee:	2585                	addiw	a1,a1,1
 a0046f0:	0ff5f593          	andi	a1,a1,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:225 (discriminator 1)
 a0046f4:	0005879b          	sext.w	a5,a1
 a0046f8:	0127de63          	bge	a5,s2,a004714 <morphology+0xd2>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:233
                            if(zeroFramedAry[m+rowStart][n+colStart]!=kernel[seRow][seCol])
 a0046fc:	00b70633          	add	a2,a4,a1
 a004700:	03e60633          	mul	a2,a2,t5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:227
                      for(uint8_t n = 0; n< (colEnd-colStart); n++)
 a004704:	4801                	li	a6,0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:231
                        if(kernel[seRow][seCol]==1)
 a004706:	03f787b3          	mul	a5,a5,t6
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:233
                            if(zeroFramedAry[m+rowStart][n+colStart]!=kernel[seRow][seCol])
 a00470a:	00c48b33          	add	s6,s1,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:231
                        if(kernel[seRow][seCol]==1)
 a00470e:	0810                	addi	a2,sp,16
 a004710:	963e                	add	a2,a2,a5
 a004712:	bfd1                	j	a0046e6 <morphology+0xa4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:244
                   tempFramedAry[i+2][j+2] = flag;
 a004714:	013687b3          	add	a5,a3,s3
 a004718:	9796                	add	a5,a5,t0
 a00471a:	001780a3          	sb	ra,1(a5)
 a00471e:	0685                	addi	a3,a3,1
 a004720:	2885                	addiw	a7,a7,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:206 (discriminator 2)
              for(uint8_t j =0; j<128; j++)
 a004722:	f87695e3          	bne	a3,t2,a0046ac <morphology+0x6a>
 a004726:	2305                	addiw	t1,t1,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:204 (discriminator 2)
    for(uint8_t i = 0; i<128; i++)
 a004728:	ffe3079b          	addiw	a5,t1,-2
 a00472c:	0187979b          	slliw	a5,a5,0x18
 a004730:	2705                	addiw	a4,a4,1
 a004732:	2505                	addiw	a0,a0,1
 a004734:	4187d79b          	sraiw	a5,a5,0x18
 a004738:	0ff77713          	andi	a4,a4,255
 a00473c:	084e0e13          	addi	t3,t3,132 # 180084 <HEAP_SIZE+0x17e084>
 a004740:	0ff57513          	andi	a0,a0,255
 a004744:	f407dee3          	bgez	a5,a0046a0 <morphology+0x5e>
 a004748:	00022e97          	auipc	t4,0x22
 a00474c:	f18e8e93          	addi	t4,t4,-232 # a026660 <tempFramedAry.14830+0x108>
 a004750:	00012f17          	auipc	t5,0x12
 a004754:	a7cf0f13          	addi	t5,t5,-1412 # a0161cc <morphFramedAry.14831+0x84>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:204
 a004758:	4311                	li	t1,4
 a00475a:	4705                	li	a4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:253
                if(tempFramedAry[i][j]==kernel[1][1]){
 a00475c:	4e05                	li	t3,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:269
                        if(kernel[seRow][seCol]==1){
 a00475e:	408d                	li	ra,3
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:251
              for(uint8_t j =2; j<(130); j++){
 a004760:	08200493          	li	s1,130
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:250
    for(uint8_t i = 2; i<(130); i++){
 a004764:	08100913          	li	s2,129
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:225
                   for(uint8_t m =0; m< (rowEnd-rowStart); m++)
 a004768:	4789                	li	a5,2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:253
                if(tempFramedAry[i][j]==kernel[1][1]){
 a00476a:	00fe86b3          	add	a3,t4,a5
 a00476e:	0006c683          	lbu	a3,0(a3)
 a004772:	09c68263          	beq	a3,t3,a0047f6 <morphology+0x1b4>
 a004776:	0785                	addi	a5,a5,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:251
              for(uint8_t j =2; j<(130); j++){
 a004778:	fe9799e3          	bne	a5,s1,a00476a <morphology+0x128>
 a00477c:	2705                	addiw	a4,a4,1
 a00477e:	2305                	addiw	t1,t1,1
 a004780:	0ff77713          	andi	a4,a4,255
 a004784:	084e8e93          	addi	t4,t4,132
 a004788:	0ff37313          	andi	t1,t1,255
 a00478c:	084f0f13          	addi	t5,t5,132
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:250 (discriminator 2)
    for(uint8_t i = 2; i<(130); i++){
 a004790:	fd271ce3          	bne	a4,s2,a004768 <morphology+0x126>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:282
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r Morphology Done....\r\n");
 a004794:	00002597          	auipc	a1,0x2
 a004798:	64458593          	addi	a1,a1,1604 # a006dd8 <pmp_values+0x3a8>
 a00479c:	00026517          	auipc	a0,0x26
 a0047a0:	62450513          	addi	a0,a0,1572 # a02adc0 <g_mss_uart1_lo>
 a0047a4:	e98ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:283
    dilation(morphFramedAry,kernel,data);
 a0047a8:	8622                	mv	a2,s0
 a0047aa:	858a                	mv	a1,sp
 a0047ac:	00012517          	auipc	a0,0x12
 a0047b0:	99c50513          	addi	a0,a0,-1636 # a016148 <morphFramedAry.14831>
 a0047b4:	cefff0ef          	jal	ra,a0044a2 <dilation>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:284
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r This is morphFramedAry image...\n\r");
 a0047b8:	00002597          	auipc	a1,0x2
 a0047bc:	64058593          	addi	a1,a1,1600 # a006df8 <pmp_values+0x3c8>
 a0047c0:	00026517          	auipc	a0,0x26
 a0047c4:	60050513          	addi	a0,a0,1536 # a02adc0 <g_mss_uart1_lo>
 a0047c8:	e74ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:285
    print_data_132(morphFramedAry,132,132);
 a0047cc:	08400613          	li	a2,132
 a0047d0:	08400593          	li	a1,132
 a0047d4:	00012517          	auipc	a0,0x12
 a0047d8:	97450513          	addi	a0,a0,-1676 # a016148 <morphFramedAry.14831>
 a0047dc:	a53ff0ef          	jal	ra,a00422e <print_data_132>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:286
}
 a0047e0:	60e6                	ld	ra,88(sp)
 a0047e2:	6446                	ld	s0,80(sp)
 a0047e4:	64a6                	ld	s1,72(sp)
 a0047e6:	6906                	ld	s2,64(sp)
 a0047e8:	79e2                	ld	s3,56(sp)
 a0047ea:	7a42                	ld	s4,48(sp)
 a0047ec:	7aa2                	ld	s5,40(sp)
 a0047ee:	7b02                	ld	s6,32(sp)
 a0047f0:	6be2                	ld	s7,24(sp)
 a0047f2:	6125                	addi	sp,sp,96
 a0047f4:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:263
                   for(uint8_t i = rowStart; i< rowEnd; i++){
 a0047f6:	01e783b3          	add	t2,a5,t5
 a0047fa:	4691                	li	a3,4
 a0047fc:	00e37363          	bgeu	t1,a4,a004802 <morphology+0x1c0>
 a004800:	4685                	li	a3,1
 a004802:	0ff7f593          	andi	a1,a5,255
 a004806:	36fd                	addiw	a3,a3,-1
 a004808:	fff5899b          	addiw	s3,a1,-1
 a00480c:	2589                	addiw	a1,a1,2
 a00480e:	0ff6f893          	andi	a7,a3,255
 a004812:	0ff9f993          	andi	s3,s3,255
 a004816:	4681                	li	a3,0
 a004818:	0ff5f513          	andi	a0,a1,255
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:263 (discriminator 1)
 a00481c:	f5168de3          	beq	a3,a7,a004776 <morphology+0x134>
 a004820:	4611                	li	a2,4
 a004822:	01357363          	bgeu	a0,s3,a004828 <morphology+0x1e6>
 a004826:	4605                	li	a2,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:269
                        if(kernel[seRow][seCol]==1){
 a004828:	02168fb3          	mul	t6,a3,ra
 a00482c:	01010813          	addi	a6,sp,16
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:263
                   for(uint8_t i = rowStart; i< rowEnd; i++){
 a004830:	829e                	mv	t0,t2
 a004832:	85b2                	mv	a1,a2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:269
                        if(kernel[seRow][seCol]==1){
 a004834:	9fc2                	add	t6,t6,a6
 a004836:	a005                	j	a004856 <morphology+0x214>
 a004838:	40b6083b          	subw	a6,a2,a1
 a00483c:	0ff87813          	andi	a6,a6,255
 a004840:	987e                	add	a6,a6,t6
 a004842:	ff084803          	lbu	a6,-16(a6)
 a004846:	01c81463          	bne	a6,t3,a00484e <morphology+0x20c>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:270
                            morphFramedAry[i][j] = kernel[seRow][seCol];
 a00484a:	ffc28fa3          	sb	t3,-1(t0)
 a00484e:	35fd                	addiw	a1,a1,-1
 a004850:	0ff5f593          	andi	a1,a1,255
 a004854:	0285                	addi	t0,t0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:264 (discriminator 1)
                      for(uint8_t j = colStart; j< colEnd; j++){
 a004856:	ffc591e3          	bne	a1,t3,a004838 <morphology+0x1f6>
 a00485a:	2685                	addiw	a3,a3,1
 a00485c:	0ff6f693          	andi	a3,a3,255
 a004860:	08438393          	addi	t2,t2,132
 a004864:	bf65                	j	a00481c <morphology+0x1da>

000000000a004866 <padding>:
padding():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:147
{
 a004866:	bd010113          	addi	sp,sp,-1072
 a00486a:	7371                	lui	t1,0xffffc
 a00486c:	42113423          	sd	ra,1064(sp)
 a004870:	42813023          	sd	s0,1056(sp)
 a004874:	40913c23          	sd	s1,1048(sp)
 a004878:	41213823          	sd	s2,1040(sp)
 a00487c:	84aa                	mv	s1,a0
 a00487e:	911a                	add	sp,sp,t1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:148
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\r\nThe start of padding....\r\n");
 a004880:	00002597          	auipc	a1,0x2
 a004884:	5e058593          	addi	a1,a1,1504 # a006e60 <pmp_values+0x430>
 a004888:	00026517          	auipc	a0,0x26
 a00488c:	53850513          	addi	a0,a0,1336 # a02adc0 <g_mss_uart1_lo>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:146
void padding(uint8_t data[w][h])
 a004890:	00003917          	auipc	s2,0x3
 a004894:	8d894903          	lbu	s2,-1832(s2) # a007168 <h>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:148
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\r\nThe start of padding....\r\n");
 a004898:	da4ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:156
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r zeroFramedAry initialisation done....\r\n");
 a00489c:	00002597          	auipc	a1,0x2
 a0048a0:	5e458593          	addi	a1,a1,1508 # a006e80 <pmp_values+0x450>
 a0048a4:	00026517          	auipc	a0,0x26
 a0048a8:	51c50513          	addi	a0,a0,1308 # a02adc0 <g_mss_uart1_lo>
 a0048ac:	d90ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:158
    for(uint8_t r=0;r<128;r++){
 a0048b0:	6711                	lui	a4,0x4
 a0048b2:	7471                	lui	s0,0xffffc
 a0048b4:	41070793          	addi	a5,a4,1040 # 4410 <HEAP_SIZE+0x2410>
 a0048b8:	978a                	add	a5,a5,sp
 a0048ba:	bf040413          	addi	s0,s0,-1040 # ffffffffffffbbf0 <__l2_scratchpad_vma_end+0xfffffffff5fc3d30>
 a0048be:	943e                	add	s0,s0,a5
 a0048c0:	20070793          	addi	a5,a4,512
 a0048c4:	8626                	mv	a2,s1
 a0048c6:	00f105b3          	add	a1,sp,a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:156
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r zeroFramedAry initialisation done....\r\n");
 a0048ca:	86a2                	mv	a3,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:160
          if(data[r][c]<threshold){
 a0048cc:	09500513          	li	a0,149
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:163
            zeroFramedAry[r+2][c+2]=1;
 a0048d0:	4885                	li	a7,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:159
      for(uint8_t c=0;c<128;c++){
 a0048d2:	08000813          	li	a6,128
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:160
          if(data[r][c]<threshold){
 a0048d6:	8736                	mv	a4,a3
 a0048d8:	4781                	li	a5,0
 a0048da:	00f60333          	add	t1,a2,a5
 a0048de:	00034303          	lbu	t1,0(t1) # ffffffffffffc000 <__l2_scratchpad_vma_end+0xfffffffff5fc4140>
 a0048e2:	12656763          	bltu	a0,t1,a004a10 <padding+0x1aa>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:161
          zeroFramedAry[r+2][c+2]=0;
 a0048e6:	10070523          	sb	zero,266(a4)
 a0048ea:	0785                	addi	a5,a5,1
 a0048ec:	0705                	addi	a4,a4,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:159 (discriminator 2)
      for(uint8_t c=0;c<128;c++){
 a0048ee:	ff0796e3          	bne	a5,a6,a0048da <padding+0x74>
 a0048f2:	08468693          	addi	a3,a3,132
 a0048f6:	964a                	add	a2,a2,s2
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:158 (discriminator 2)
    for(uint8_t r=0;r<128;r++){
 a0048f8:	fcb69fe3          	bne	a3,a1,a0048d6 <padding+0x70>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:167
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r loADING IMAGE done....\r\n");
 a0048fc:	00002597          	auipc	a1,0x2
 a004900:	5b458593          	addi	a1,a1,1460 # a006eb0 <pmp_values+0x480>
 a004904:	00026517          	auipc	a0,0x26
 a004908:	4bc50513          	addi	a0,a0,1212 # a02adc0 <g_mss_uart1_lo>
 a00490c:	d30ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:168
    for(uint8_t k=0;k<132;k++)
 a004910:	6711                	lui	a4,0x4
 a004912:	41070713          	addi	a4,a4,1040 # 4410 <HEAP_SIZE+0x2410>
 a004916:	9722                	add	a4,a4,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:167
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r loADING IMAGE done....\r\n");
 a004918:	87a2                	mv	a5,s0
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:172
       zeroFramedAry[k][l]=0;
 a00491a:	00078023          	sb	zero,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:173
       zeroFramedAry[k][132-1-l]=0;
 a00491e:	080781a3          	sb	zero,131(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:172
       zeroFramedAry[k][l]=0;
 a004922:	000780a3          	sb	zero,1(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:173
       zeroFramedAry[k][132-1-l]=0;
 a004926:	08078123          	sb	zero,130(a5)
 a00492a:	08478793          	addi	a5,a5,132
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:168
    for(uint8_t k=0;k<132;k++)
 a00492e:	fee796e3          	bne	a5,a4,a00491a <padding+0xb4>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:176
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r padding row frame done....\r\n");
 a004932:	00002597          	auipc	a1,0x2
 a004936:	59e58593          	addi	a1,a1,1438 # a006ed0 <pmp_values+0x4a0>
 a00493a:	00026517          	auipc	a0,0x26
 a00493e:	48650513          	addi	a0,a0,1158 # a02adc0 <g_mss_uart1_lo>
 a004942:	cfaff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:180
          zeroFramedAry[132-1-m][j]= 0;
 a004946:	6791                	lui	a5,0x4
 a004948:	38c78613          	addi	a2,a5,908 # 438c <HEAP_SIZE+0x238c>
 a00494c:	08440713          	addi	a4,s0,132
 a004950:	30878793          	addi	a5,a5,776
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:179
          zeroFramedAry[m][j]=0;
 a004954:	00040023          	sb	zero,0(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:180
          zeroFramedAry[132-1-m][j]= 0;
 a004958:	00c406b3          	add	a3,s0,a2
 a00495c:	00068023          	sb	zero,0(a3)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:179
          zeroFramedAry[m][j]=0;
 a004960:	08040223          	sb	zero,132(s0)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:180
          zeroFramedAry[132-1-m][j]= 0;
 a004964:	00f406b3          	add	a3,s0,a5
 a004968:	00068023          	sb	zero,0(a3)
 a00496c:	0405                	addi	s0,s0,1
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:177
    for(uint8_t j=0;j<132;j++){
 a00496e:	fee413e3          	bne	s0,a4,a004954 <padding+0xee>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:183
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r padding column frame done....\r\n");
 a004972:	00002597          	auipc	a1,0x2
 a004976:	57e58593          	addi	a1,a1,1406 # a006ef0 <pmp_values+0x4c0>
 a00497a:	00026517          	auipc	a0,0x26
 a00497e:	44650513          	addi	a0,a0,1094 # a02adc0 <g_mss_uart1_lo>
 a004982:	cbaff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:185
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r Printing done...\n\r");
 a004986:	00002597          	auipc	a1,0x2
 a00498a:	59258593          	addi	a1,a1,1426 # a006f18 <pmp_values+0x4e8>
 a00498e:	00026517          	auipc	a0,0x26
 a004992:	43250513          	addi	a0,a0,1074 # a02adc0 <g_mss_uart1_lo>
 a004996:	ca6ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:186
    morphology(zeroFramedAry,data);
 a00499a:	6791                	lui	a5,0x4
 a00499c:	7471                	lui	s0,0xffffc
 a00499e:	41078793          	addi	a5,a5,1040 # 4410 <HEAP_SIZE+0x2410>
 a0049a2:	978a                	add	a5,a5,sp
 a0049a4:	bf040413          	addi	s0,s0,-1040 # ffffffffffffbbf0 <__l2_scratchpad_vma_end+0xfffffffff5fc3d30>
 a0049a8:	943e                	add	s0,s0,a5
 a0049aa:	85a6                	mv	a1,s1
 a0049ac:	8522                	mv	a0,s0
 a0049ae:	c95ff0ef          	jal	ra,a004642 <morphology>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:187
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r This is Input data\n\r");
 a0049b2:	00002597          	auipc	a1,0x2
 a0049b6:	57e58593          	addi	a1,a1,1406 # a006f30 <pmp_values+0x500>
 a0049ba:	00026517          	auipc	a0,0x26
 a0049be:	40650513          	addi	a0,a0,1030 # a02adc0 <g_mss_uart1_lo>
 a0049c2:	c7aff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:188
    print_data_128(data,128,128);
 a0049c6:	08000613          	li	a2,128
 a0049ca:	08000593          	li	a1,128
 a0049ce:	8526                	mv	a0,s1
 a0049d0:	fbeff0ef          	jal	ra,a00418e <print_data_128>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:189
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,"\n\r This is Thresholded image...\n\r");
 a0049d4:	00002597          	auipc	a1,0x2
 a0049d8:	57458593          	addi	a1,a1,1396 # a006f48 <pmp_values+0x518>
 a0049dc:	00026517          	auipc	a0,0x26
 a0049e0:	3e450513          	addi	a0,a0,996 # a02adc0 <g_mss_uart1_lo>
 a0049e4:	c58ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:190
    print_data_132(zeroFramedAry,132,132);
 a0049e8:	8522                	mv	a0,s0
 a0049ea:	08400613          	li	a2,132
 a0049ee:	08400593          	li	a1,132
 a0049f2:	83dff0ef          	jal	ra,a00422e <print_data_132>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:191
}
 a0049f6:	6311                	lui	t1,0x4
 a0049f8:	911a                	add	sp,sp,t1
 a0049fa:	42813083          	ld	ra,1064(sp)
 a0049fe:	42013403          	ld	s0,1056(sp)
 a004a02:	41813483          	ld	s1,1048(sp)
 a004a06:	41013903          	ld	s2,1040(sp)
 a004a0a:	43010113          	addi	sp,sp,1072
 a004a0e:	8082                	ret
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:163
            zeroFramedAry[r+2][c+2]=1;
 a004a10:	11170523          	sb	a7,266(a4)
 a004a14:	bdd9                	j	a0048ea <padding+0x84>

000000000a004a16 <u54_1>:
u54_1():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:42
{
 a004a16:	715d                	addi	sp,sp,-80
 a004a18:	e486                	sd	ra,72(sp)
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
    uint64_t hart_id = read_csr(mhartid);
 a004a1a:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a004a1e:	00279713          	slli	a4,a5,0x2
 a004a22:	020007b7          	lui	a5,0x2000
 a004a26:	97ba                	add	a5,a5,a4
 a004a28:	0007a023          	sw	zero,0(a5) # 2000000 <__sc_end+0xffe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a004a2c:	439c                	lw	a5,0(a5)
 a004a2e:	2781                	sext.w	a5,a5
 a004a30:	c43e                	sw	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
    (void)reg;                      /* use reg to avoid compiler warning */
 a004a32:	47a2                	lw	a5,8(sp)
u54_1():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:53
    set_csr(mie, MIP_MSIP);
 a004a34:	304467f3          	csrrsi	a5,mie,8
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:61 (discriminator 1)
        __asm("wfi");
 a004a38:	10500073          	wfi
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:62 (discriminator 1)
    }while(0 == (read_csr(mip) & MIP_MSIP));
 a004a3c:	344027f3          	csrr	a5,mip
 a004a40:	8ba1                	andi	a5,a5,8
 a004a42:	dbfd                	beqz	a5,a004a38 <u54_1+0x22>
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
    uint64_t hart_id = read_csr(mhartid);
 a004a44:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a004a48:	00279713          	slli	a4,a5,0x2
 a004a4c:	020007b7          	lui	a5,0x2000
 a004a50:	97ba                	add	a5,a5,a4
 a004a52:	0007a023          	sw	zero,0(a5) # 2000000 <__sc_end+0xffe400>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a004a56:	439c                	lw	a5,0(a5)
 a004a58:	2781                	sext.w	a5,a5
 a004a5a:	c63e                	sw	a5,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
    (void)reg;                      /* use reg to avoid compiler warning */
 a004a5c:	47b2                	lw	a5,12(sp)
PLIC_init():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:563
    uint64_t hart_id  = read_csr(mhartid);
 a004a5e:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:566
    switch(hart_id)
 a004a62:	4711                	li	a4,4
 a004a64:	02f76d63          	bltu	a4,a5,a004a9e <u54_1+0x88>
 a004a68:	00002717          	auipc	a4,0x2
 a004a6c:	2cc70713          	addi	a4,a4,716 # a006d34 <pmp_values+0x304>
 a004a70:	078a                	slli	a5,a5,0x2
 a004a72:	97ba                	add	a5,a5,a4
 a004a74:	439c                	lw	a5,0(a5)
 a004a76:	97ba                	add	a5,a5,a4
 a004a78:	8782                	jr	a5
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:571
                PLIC->HART0_MMODE_ENA[inc] = 0U;
 a004a7a:	0c0027b7          	lui	a5,0xc002
 a004a7e:	0007a023          	sw	zero,0(a5) # c002000 <__l2_scratchpad_vma_end+0x1fca140>
 a004a82:	0007a223          	sw	zero,4(a5)
 a004a86:	0007a423          	sw	zero,8(a5)
 a004a8a:	0007a623          	sw	zero,12(a5)
 a004a8e:	0007a823          	sw	zero,16(a5)
 a004a92:	0007aa23          	sw	zero,20(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:581
            PLIC->TARGET[TARGET_OFFSET_HART0_M].PRIORITY_THRESHOLD  = 0U;
 a004a96:	0c2007b7          	lui	a5,0xc200
 a004a9a:	0007a023          	sw	zero,0(a5) # c200000 <__l2_scratchpad_vma_end+0x21c8140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:632
    set_csr(mie, MIP_MEIP);
 a004a9e:	6785                	lui	a5,0x1
 a004aa0:	8007879b          	addiw	a5,a5,-2048
 a004aa4:	3047a7f3          	csrrs	a5,mie,a5
u54_1():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:70
    __enable_irq();
 a004aa8:	eedfe0ef          	jal	ra,a003994 <__enable_irq>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:74
    (void)mss_config_clk_rst(MSS_PERIPH_MMUART1, (uint8_t) MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 a004aac:	4601                	li	a2,0
 a004aae:	4581                	li	a1,0
 a004ab0:	4505                	li	a0,1
 a004ab2:	db9fe0ef          	jal	ra,a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:75
    (void)mss_config_clk_rst(MSS_PERIPH_MMUART2, (uint8_t) MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 a004ab6:	4601                	li	a2,0
 a004ab8:	4581                	li	a1,0
 a004aba:	4509                	li	a0,2
 a004abc:	daffe0ef          	jal	ra,a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:76
    (void)mss_config_clk_rst(MSS_PERIPH_MMUART3, (uint8_t) MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 a004ac0:	4601                	li	a2,0
 a004ac2:	4581                	li	a1,0
 a004ac4:	450d                	li	a0,3
 a004ac6:	da5fe0ef          	jal	ra,a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:77
    (void)mss_config_clk_rst(MSS_PERIPH_CFM, (uint8_t) MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 a004aca:	4601                	li	a2,0
 a004acc:	4581                	li	a1,0
 a004ace:	457d                	li	a0,31
 a004ad0:	d9bfe0ef          	jal	ra,a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:84
    MSS_UART_init( &g_mss_uart1_lo,
 a004ad4:	65f1                	lui	a1,0x1c
 a004ad6:	460d                	li	a2,3
 a004ad8:	20058593          	addi	a1,a1,512 # 1c200 <HEAP_SIZE+0x1a200>
 a004adc:	00026517          	auipc	a0,0x26
 a004ae0:	2e450513          	addi	a0,a0,740 # a02adc0 <g_mss_uart1_lo>
 a004ae4:	b14ff0ef          	jal	ra,a003df8 <MSS_UART_init>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:88
    MSS_UART_polled_tx_string(&g_mss_uart1_lo,
 a004ae8:	00007597          	auipc	a1,0x7
 a004aec:	48858593          	addi	a1,a1,1160 # a00bf70 <g_message2>
 a004af0:	00026517          	auipc	a0,0x26
 a004af4:	2d050513          	addi	a0,a0,720 # a02adc0 <g_mss_uart1_lo>
 a004af8:	b44ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:92
    uint8_t message[]= "\r\n----Finish of water-shed segmentation----\r\n";
 a004afc:	02e00613          	li	a2,46
 a004b00:	00002597          	auipc	a1,0x2
 a004b04:	4c058593          	addi	a1,a1,1216 # a006fc0 <pmp_values+0x590>
 a004b08:	0808                	addi	a0,sp,16
 a004b0a:	19c000ef          	jal	ra,a004ca6 <memcpy>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:100
    padding(data);
 a004b0e:	00003517          	auipc	a0,0x3
 a004b12:	46250513          	addi	a0,a0,1122 # a007f70 <data>
 a004b16:	d51ff0ef          	jal	ra,a004866 <padding>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:143
    MSS_UART_polled_tx_string(&g_mss_uart1_lo, message);
 a004b1a:	080c                	addi	a1,sp,16
 a004b1c:	00026517          	auipc	a0,0x26
 a004b20:	2a450513          	addi	a0,a0,676 # a02adc0 <g_mss_uart1_lo>
 a004b24:	b18ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart1/u54_1.c:144
}
 a004b28:	60a6                	ld	ra,72(sp)
 a004b2a:	6161                	addi	sp,sp,80
 a004b2c:	8082                	ret
PLIC_init():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:584
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004b2e:	4701                	li	a4,0
 a004b30:	0c0005b7          	lui	a1,0xc000
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:586
                PLIC->HART1_MMODE_ENA[inc] = 0U;
 a004b34:	6609                	lui	a2,0x2
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:584
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004b36:	4699                	li	a3,6
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:586
                PLIC->HART1_MMODE_ENA[inc] = 0U;
 a004b38:	02071793          	slli	a5,a4,0x20
 a004b3c:	83f9                	srli	a5,a5,0x1e
 a004b3e:	97ae                	add	a5,a5,a1
 a004b40:	97b2                	add	a5,a5,a2
 a004b42:	0807a023          	sw	zero,128(a5) # 1080 <SIZE_OF_COMMON_HART_MEM+0x80>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:587
                PLIC->HART1_SMODE_ENA[inc] = 0U;
 a004b46:	1007a023          	sw	zero,256(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:584
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004b4a:	2705                	addiw	a4,a4,1
 a004b4c:	fed716e3          	bne	a4,a3,a004b38 <u54_1+0x122>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:590
            PLIC->TARGET[TARGET_OFFSET_HART1_M].PRIORITY_THRESHOLD  = 0U;
 a004b50:	0c2017b7          	lui	a5,0xc201
 a004b54:	0007a023          	sw	zero,0(a5) # c201000 <__l2_scratchpad_vma_end+0x21c9140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:592
            PLIC->TARGET[TARGET_OFFSET_HART1_S].PRIORITY_THRESHOLD  = 7U;
 a004b58:	0c2027b7          	lui	a5,0xc202
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:625
            PLIC->TARGET[TARGET_OFFSET_HART4_S].PRIORITY_THRESHOLD  = 7U;
 a004b5c:	471d                	li	a4,7
 a004b5e:	c398                	sw	a4,0(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:626
            break;
 a004b60:	bf3d                	j	a004a9e <u54_1+0x88>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:595
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004b62:	4701                	li	a4,0
 a004b64:	0c0005b7          	lui	a1,0xc000
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:597
                PLIC->HART2_MMODE_ENA[inc] = 0U;
 a004b68:	6609                	lui	a2,0x2
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:595
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004b6a:	4699                	li	a3,6
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:597
                PLIC->HART2_MMODE_ENA[inc] = 0U;
 a004b6c:	02071793          	slli	a5,a4,0x20
 a004b70:	83f9                	srli	a5,a5,0x1e
 a004b72:	97ae                	add	a5,a5,a1
 a004b74:	97b2                	add	a5,a5,a2
 a004b76:	1807a023          	sw	zero,384(a5) # c202180 <__l2_scratchpad_vma_end+0x21ca2c0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:598
                PLIC->HART2_SMODE_ENA[inc] = 0U;
 a004b7a:	2007a023          	sw	zero,512(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:595
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004b7e:	2705                	addiw	a4,a4,1
 a004b80:	fed716e3          	bne	a4,a3,a004b6c <u54_1+0x156>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:601
            PLIC->TARGET[TARGET_OFFSET_HART2_M].PRIORITY_THRESHOLD  = 0U;
 a004b84:	0c2037b7          	lui	a5,0xc203
 a004b88:	0007a023          	sw	zero,0(a5) # c203000 <__l2_scratchpad_vma_end+0x21cb140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:603
            PLIC->TARGET[TARGET_OFFSET_HART2_S].PRIORITY_THRESHOLD  = 7U;
 a004b8c:	0c2047b7          	lui	a5,0xc204
 a004b90:	b7f1                	j	a004b5c <u54_1+0x146>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:606
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004b92:	4701                	li	a4,0
 a004b94:	0c0005b7          	lui	a1,0xc000
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:608
                PLIC->HART3_MMODE_ENA[inc] = 0U;
 a004b98:	6609                	lui	a2,0x2
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:606
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004b9a:	4699                	li	a3,6
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:608
                PLIC->HART3_MMODE_ENA[inc] = 0U;
 a004b9c:	02071793          	slli	a5,a4,0x20
 a004ba0:	83f9                	srli	a5,a5,0x1e
 a004ba2:	97ae                	add	a5,a5,a1
 a004ba4:	97b2                	add	a5,a5,a2
 a004ba6:	2807a023          	sw	zero,640(a5) # c204280 <__l2_scratchpad_vma_end+0x21cc3c0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:609
                PLIC->HART3_SMODE_ENA[inc] = 0U;
 a004baa:	3007a023          	sw	zero,768(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:606
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004bae:	2705                	addiw	a4,a4,1
 a004bb0:	fed716e3          	bne	a4,a3,a004b9c <u54_1+0x186>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:612
            PLIC->TARGET[TARGET_OFFSET_HART3_M].PRIORITY_THRESHOLD  = 0U;
 a004bb4:	0c2057b7          	lui	a5,0xc205
 a004bb8:	0007a023          	sw	zero,0(a5) # c205000 <__l2_scratchpad_vma_end+0x21cd140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:614
            PLIC->TARGET[TARGET_OFFSET_HART3_S].PRIORITY_THRESHOLD  = 7U;
 a004bbc:	0c2067b7          	lui	a5,0xc206
 a004bc0:	bf71                	j	a004b5c <u54_1+0x146>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:617
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004bc2:	4701                	li	a4,0
 a004bc4:	0c0005b7          	lui	a1,0xc000
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:619
                PLIC->HART4_MMODE_ENA[inc] = 0U;
 a004bc8:	6609                	lui	a2,0x2
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:617
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004bca:	4699                	li	a3,6
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:619
                PLIC->HART4_MMODE_ENA[inc] = 0U;
 a004bcc:	02071793          	slli	a5,a4,0x20
 a004bd0:	83f9                	srli	a5,a5,0x1e
 a004bd2:	97ae                	add	a5,a5,a1
 a004bd4:	97b2                	add	a5,a5,a2
 a004bd6:	3807a023          	sw	zero,896(a5) # c206380 <__l2_scratchpad_vma_end+0x21ce4c0>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:620
                PLIC->HART4_SMODE_ENA[inc] = 0U;
 a004bda:	4007a023          	sw	zero,1024(a5)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:617
            for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++)
 a004bde:	2705                	addiw	a4,a4,1
 a004be0:	fed716e3          	bne	a4,a3,a004bcc <u54_1+0x1b6>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:623
            PLIC->TARGET[TARGET_OFFSET_HART4_M].PRIORITY_THRESHOLD  = 0U;
 a004be4:	0c2077b7          	lui	a5,0xc207
 a004be8:	0007a023          	sw	zero,0(a5) # c207000 <__l2_scratchpad_vma_end+0x21cf140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_plic.h:625
            PLIC->TARGET[TARGET_OFFSET_HART4_S].PRIORITY_THRESHOLD  = 7U;
 a004bec:	0c2087b7          	lui	a5,0xc208
 a004bf0:	b7b5                	j	a004b5c <u54_1+0x146>

000000000a004bf2 <e51>:
e51():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:29
/* Main function for the hart0(e51 processor).
 * Application code running on hart0 is placed here
 */

void e51(void)
{
 a004bf2:	1101                	addi	sp,sp,-32
 a004bf4:	ec06                	sd	ra,24(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:30
    volatile uint32_t icount = 0U;
 a004bf6:	c402                	sw	zero,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:31
    uint64_t hartid = read_csr(mhartid);
 a004bf8:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:35
    uint32_t pattern_offset = 12U;


    (void)mss_config_clk_rst(MSS_PERIPH_MMUART0, (uint8_t) MPFS_HAL_FIRST_HART, PERIPHERAL_ON);
 a004bfc:	4601                	li	a2,0
 a004bfe:	4581                	li	a1,0
 a004c00:	4501                	li	a0,0
 a004c02:	c69fe0ef          	jal	ra,a00386a <mss_config_clk_rst>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:38


    MSS_UART_init( &g_mss_uart0_lo,
 a004c06:	65f1                	lui	a1,0x1c
 a004c08:	460d                	li	a2,3
 a004c0a:	20058593          	addi	a1,a1,512 # 1c200 <HEAP_SIZE+0x1a200>
 a004c0e:	00026517          	auipc	a0,0x26
 a004c12:	fd250513          	addi	a0,a0,-46 # a02abe0 <g_mss_uart0_lo>
 a004c16:	9e2ff0ef          	jal	ra,a003df8 <MSS_UART_init>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:42
            MSS_UART_115200_BAUD,
            MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);

    MSS_UART_polled_tx_string(&g_mss_uart0_lo, g_info_string);
 a004c1a:	00002597          	auipc	a1,0x2
 a004c1e:	3d658593          	addi	a1,a1,982 # a006ff0 <g_info_string>
 a004c22:	00026517          	auipc	a0,0x26
 a004c26:	fbe50513          	addi	a0,a0,-66 # a02abe0 <g_mss_uart0_lo>
 a004c2a:	a12ff0ef          	jal	ra,a003e3c <MSS_UART_polled_tx_string>
clear_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:67
    uint64_t hart_id = read_csr(mhartid);
 a004c2e:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:68
    CLINT->MSIP[hart_id] = 0x00U;   /*clear soft interrupt for hart0*/
 a004c32:	02000737          	lui	a4,0x2000
 a004c36:	078a                	slli	a5,a5,0x2
 a004c38:	97ba                	add	a5,a5,a4
 a004c3a:	0007a023          	sw	zero,0(a5) # c208000 <__l2_scratchpad_vma_end+0x21d0140>
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:69
    reg = CLINT->MSIP[hart_id];     /* we read back to make sure it has been written before moving on */
 a004c3e:	439c                	lw	a5,0(a5)
 a004c40:	2781                	sext.w	a5,a5
 a004c42:	c63e                	sw	a5,12(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:71
    (void)reg;                      /* use reg to avoid compiler warning */
 a004c44:	47b2                	lw	a5,12(sp)
e51():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:49

#if (IMAGE_LOADED_BY_BOOTLOADER == 0)

    /* Clear pending software interrupt in case there was any. */
    clear_soft_interrupt();
    set_csr(mie, MIP_MSIP);
 a004c46:	304467f3          	csrrsi	a5,mie,8
raise_soft_interrupt():
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:56
    CLINT->MSIP[hart_id] = 0x01U;   /*raise soft interrupt for hart(x) where x== hart ID*/
 a004c4a:	4785                	li	a5,1
 a004c4c:	c35c                	sw	a5,4(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_clint.h:57
    mb();
 a004c4e:	0ff0000f          	fence
e51():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:54

    /* Raise software interrupt to wake hart 1 */
    raise_soft_interrupt(1U);

    __enable_irq();
 a004c52:	d43fe0ef          	jal	ra,a003994 <__enable_irq>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:61

    while (1U)
    {
        icount++;

        if (0x100000U == icount)
 a004c56:	00100737          	lui	a4,0x100
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:59
        icount++;
 a004c5a:	47a2                	lw	a5,8(sp)
 a004c5c:	2785                	addiw	a5,a5,1
 a004c5e:	c43e                	sw	a5,8(sp)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:61
        if (0x100000U == icount)
 a004c60:	47a2                	lw	a5,8(sp)
 a004c62:	2781                	sext.w	a5,a5
 a004c64:	fee79be3          	bne	a5,a4,a004c5a <e51+0x68>
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:63
        {
            icount = 0U;
 a004c68:	c402                	sw	zero,8(sp)
 a004c6a:	bfc5                	j	a004c5a <e51+0x68>

000000000a004c6c <E51_software_IRQHandler>:
E51_software_IRQHandler():
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:72
}

/* hart0 software interrupt handler */
void Software_h0_IRQHandler(void)
{
    uint64_t hart_id = read_csr(mhartid);
 a004c6c:	f14027f3          	csrr	a5,mhartid
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:73
    count_sw_ints_h0++;
 a004c70:	00007717          	auipc	a4,0x7
 a004c74:	48470713          	addi	a4,a4,1156 # a00c0f4 <count_sw_ints_h0>
 a004c78:	431c                	lw	a5,0(a4)
 a004c7a:	2785                	addiw	a5,a5,1
 a004c7c:	c31c                	sw	a5,0(a4)
/home/vinay/Desktop/softconsole_watershed/Water-shed/LIM-Release/../src/application/hart0/e51.c:74
}
 a004c7e:	8082                	ret

000000000a004c80 <memcmp>:
memcmp():
 a004c80:	4701                	li	a4,0
 a004c82:	00e61463          	bne	a2,a4,a004c8a <memcmp+0xa>
 a004c86:	4501                	li	a0,0
 a004c88:	8082                	ret
 a004c8a:	00e507b3          	add	a5,a0,a4
 a004c8e:	0705                	addi	a4,a4,1
 a004c90:	00e586b3          	add	a3,a1,a4
 a004c94:	0007c783          	lbu	a5,0(a5)
 a004c98:	fff6c683          	lbu	a3,-1(a3)
 a004c9c:	fed783e3          	beq	a5,a3,a004c82 <memcmp+0x2>
 a004ca0:	40d7853b          	subw	a0,a5,a3
 a004ca4:	8082                	ret

000000000a004ca6 <memcpy>:
memcpy():
 a004ca6:	832a                	mv	t1,a0
 a004ca8:	ca09                	beqz	a2,a004cba <memcpy+0x14>
 a004caa:	00058383          	lb	t2,0(a1)
 a004cae:	00730023          	sb	t2,0(t1) # 4000 <HEAP_SIZE+0x2000>
 a004cb2:	167d                	addi	a2,a2,-1
 a004cb4:	0305                	addi	t1,t1,1
 a004cb6:	0585                	addi	a1,a1,1
 a004cb8:	fa6d                	bnez	a2,a004caa <memcpy+0x4>
 a004cba:	8082                	ret

000000000a004cbc <rand>:
rand():
 a004cbc:	1141                	addi	sp,sp,-16
 a004cbe:	00002797          	auipc	a5,0x2
 a004cc2:	4b278793          	addi	a5,a5,1202 # a007170 <_impure_ptr>
 a004cc6:	e022                	sd	s0,0(sp)
 a004cc8:	6380                	ld	s0,0(a5)
 a004cca:	e406                	sd	ra,8(sp)
 a004ccc:	703c                	ld	a5,96(s0)
 a004cce:	e78d                	bnez	a5,a004cf8 <rand+0x3c>
 a004cd0:	4561                	li	a0,24
 a004cd2:	092000ef          	jal	ra,a004d64 <malloc>
 a004cd6:	00002797          	auipc	a5,0x2
 a004cda:	40a78793          	addi	a5,a5,1034 # a0070e0 <g_info_string+0xf0>
 a004cde:	639c                	ld	a5,0(a5)
 a004ce0:	f028                	sd	a0,96(s0)
 a004ce2:	e11c                	sd	a5,0(a0)
 a004ce4:	0005e7b7          	lui	a5,0x5e
 a004ce8:	eec78793          	addi	a5,a5,-276 # 5deec <HEAP_SIZE+0x5beec>
 a004cec:	c51c                	sw	a5,8(a0)
 a004cee:	47ad                	li	a5,11
 a004cf0:	00f51623          	sh	a5,12(a0)
 a004cf4:	4785                	li	a5,1
 a004cf6:	e91c                	sd	a5,16(a0)
 a004cf8:	703c                	ld	a5,96(s0)
 a004cfa:	00002717          	auipc	a4,0x2
 a004cfe:	3de70713          	addi	a4,a4,990 # a0070d8 <g_info_string+0xe8>
 a004d02:	6318                	ld	a4,0(a4)
 a004d04:	6b88                	ld	a0,16(a5)
 a004d06:	60a2                	ld	ra,8(sp)
 a004d08:	6402                	ld	s0,0(sp)
 a004d0a:	02e50533          	mul	a0,a0,a4
 a004d0e:	0505                	addi	a0,a0,1
 a004d10:	eb88                	sd	a0,16(a5)
 a004d12:	0506                	slli	a0,a0,0x1
 a004d14:	9105                	srli	a0,a0,0x21
 a004d16:	0141                	addi	sp,sp,16
 a004d18:	8082                	ret

000000000a004d1a <siprintf>:
sprintf():
 a004d1a:	7111                	addi	sp,sp,-256
 a004d1c:	f5be                	sd	a5,232(sp)
 a004d1e:	800007b7          	lui	a5,0x80000
 a004d22:	fff7c793          	not	a5,a5
 a004d26:	d83e                	sw	a5,48(sp)
 a004d28:	ce3e                	sw	a5,28(sp)
 a004d2a:	77c1                	lui	a5,0xffff0
 a004d2c:	20878793          	addi	a5,a5,520 # ffffffffffff0208 <__l2_scratchpad_vma_end+0xfffffffff5fb8348>
 a004d30:	e9b2                	sd	a2,208(sp)
 a004d32:	edb6                	sd	a3,216(sp)
 a004d34:	f1ba                	sd	a4,224(sp)
 a004d36:	f9c2                	sd	a6,240(sp)
 a004d38:	fdc6                	sd	a7,248(sp)
 a004d3a:	d03e                	sw	a5,32(sp)
 a004d3c:	00002797          	auipc	a5,0x2
 a004d40:	43478793          	addi	a5,a5,1076 # a007170 <_impure_ptr>
 a004d44:	e82a                	sd	a0,16(sp)
 a004d46:	f42a                	sd	a0,40(sp)
 a004d48:	6388                	ld	a0,0(a5)
 a004d4a:	0994                	addi	a3,sp,208
 a004d4c:	862e                	mv	a2,a1
 a004d4e:	080c                	addi	a1,sp,16
 a004d50:	e586                	sd	ra,200(sp)
 a004d52:	e436                	sd	a3,8(sp)
 a004d54:	2be000ef          	jal	ra,a005012 <_svfiprintf_r>
 a004d58:	67c2                	ld	a5,16(sp)
 a004d5a:	00078023          	sb	zero,0(a5)
 a004d5e:	60ae                	ld	ra,200(sp)
 a004d60:	6111                	addi	sp,sp,256
 a004d62:	8082                	ret

000000000a004d64 <malloc>:
malloc():
 a004d64:	00002797          	auipc	a5,0x2
 a004d68:	40c78793          	addi	a5,a5,1036 # a007170 <_impure_ptr>
 a004d6c:	85aa                	mv	a1,a0
 a004d6e:	6388                	ld	a0,0(a5)
 a004d70:	a84d                	j	a004e22 <_malloc_r>

000000000a004d72 <_free_r>:
_free_r():
 a004d72:	c5dd                	beqz	a1,a004e20 <_free_r+0xae>
 a004d74:	ff85b783          	ld	a5,-8(a1)
 a004d78:	1101                	addi	sp,sp,-32
 a004d7a:	e822                	sd	s0,16(sp)
 a004d7c:	ec06                	sd	ra,24(sp)
 a004d7e:	e426                	sd	s1,8(sp)
 a004d80:	ff858413          	addi	s0,a1,-8
 a004d84:	0007d363          	bgez	a5,a004d8a <_free_r+0x18>
 a004d88:	943e                	add	s0,s0,a5
 a004d8a:	84aa                	mv	s1,a0
 a004d8c:	171000ef          	jal	ra,a0056fc <__malloc_lock>
 a004d90:	00007797          	auipc	a5,0x7
 a004d94:	36878793          	addi	a5,a5,872 # a00c0f8 <__malloc_free_list>
 a004d98:	639c                	ld	a5,0(a5)
 a004d9a:	ef91                	bnez	a5,a004db6 <_free_r+0x44>
 a004d9c:	00043423          	sd	zero,8(s0)
 a004da0:	00007797          	auipc	a5,0x7
 a004da4:	3487bc23          	sd	s0,856(a5) # a00c0f8 <__malloc_free_list>
 a004da8:	6442                	ld	s0,16(sp)
 a004daa:	60e2                	ld	ra,24(sp)
 a004dac:	8526                	mv	a0,s1
 a004dae:	64a2                	ld	s1,8(sp)
 a004db0:	6105                	addi	sp,sp,32
 a004db2:	14d0006f          	j	a0056fe <__malloc_unlock>
 a004db6:	00f47e63          	bgeu	s0,a5,a004dd2 <_free_r+0x60>
 a004dba:	6014                	ld	a3,0(s0)
 a004dbc:	00d40733          	add	a4,s0,a3
 a004dc0:	00e79663          	bne	a5,a4,a004dcc <_free_r+0x5a>
 a004dc4:	6398                	ld	a4,0(a5)
 a004dc6:	679c                	ld	a5,8(a5)
 a004dc8:	9736                	add	a4,a4,a3
 a004dca:	e018                	sd	a4,0(s0)
 a004dcc:	e41c                	sd	a5,8(s0)
 a004dce:	bfc9                	j	a004da0 <_free_r+0x2e>
 a004dd0:	87ba                	mv	a5,a4
 a004dd2:	6798                	ld	a4,8(a5)
 a004dd4:	c319                	beqz	a4,a004dda <_free_r+0x68>
 a004dd6:	fee47de3          	bgeu	s0,a4,a004dd0 <_free_r+0x5e>
 a004dda:	6394                	ld	a3,0(a5)
 a004ddc:	00d78633          	add	a2,a5,a3
 a004de0:	00861f63          	bne	a2,s0,a004dfe <_free_r+0x8c>
 a004de4:	6010                	ld	a2,0(s0)
 a004de6:	96b2                	add	a3,a3,a2
 a004de8:	e394                	sd	a3,0(a5)
 a004dea:	00d78633          	add	a2,a5,a3
 a004dee:	fac71de3          	bne	a4,a2,a004da8 <_free_r+0x36>
 a004df2:	6310                	ld	a2,0(a4)
 a004df4:	6718                	ld	a4,8(a4)
 a004df6:	96b2                	add	a3,a3,a2
 a004df8:	e394                	sd	a3,0(a5)
 a004dfa:	e798                	sd	a4,8(a5)
 a004dfc:	b775                	j	a004da8 <_free_r+0x36>
 a004dfe:	00c47563          	bgeu	s0,a2,a004e08 <_free_r+0x96>
 a004e02:	47b1                	li	a5,12
 a004e04:	c09c                	sw	a5,0(s1)
 a004e06:	b74d                	j	a004da8 <_free_r+0x36>
 a004e08:	6010                	ld	a2,0(s0)
 a004e0a:	00c406b3          	add	a3,s0,a2
 a004e0e:	00d71663          	bne	a4,a3,a004e1a <_free_r+0xa8>
 a004e12:	6314                	ld	a3,0(a4)
 a004e14:	6718                	ld	a4,8(a4)
 a004e16:	96b2                	add	a3,a3,a2
 a004e18:	e014                	sd	a3,0(s0)
 a004e1a:	e418                	sd	a4,8(s0)
 a004e1c:	e780                	sd	s0,8(a5)
 a004e1e:	b769                	j	a004da8 <_free_r+0x36>
 a004e20:	8082                	ret

000000000a004e22 <_malloc_r>:
_malloc_r():
 a004e22:	00758793          	addi	a5,a1,7
 a004e26:	7179                	addi	sp,sp,-48
 a004e28:	9be1                	andi	a5,a5,-8
 a004e2a:	e84a                	sd	s2,16(sp)
 a004e2c:	f406                	sd	ra,40(sp)
 a004e2e:	f022                	sd	s0,32(sp)
 a004e30:	ec26                	sd	s1,24(sp)
 a004e32:	e44e                	sd	s3,8(sp)
 a004e34:	07a1                	addi	a5,a5,8
 a004e36:	4741                	li	a4,16
 a004e38:	4941                	li	s2,16
 a004e3a:	00e7e363          	bltu	a5,a4,a004e40 <_malloc_r+0x1e>
 a004e3e:	893e                	mv	s2,a5
 a004e40:	80000737          	lui	a4,0x80000
 a004e44:	fff74713          	not	a4,a4
 a004e48:	00f76463          	bltu	a4,a5,a004e50 <_malloc_r+0x2e>
 a004e4c:	00b97c63          	bgeu	s2,a1,a004e64 <_malloc_r+0x42>
 a004e50:	47b1                	li	a5,12
 a004e52:	c11c                	sw	a5,0(a0)
 a004e54:	4501                	li	a0,0
 a004e56:	70a2                	ld	ra,40(sp)
 a004e58:	7402                	ld	s0,32(sp)
 a004e5a:	64e2                	ld	s1,24(sp)
 a004e5c:	6942                	ld	s2,16(sp)
 a004e5e:	69a2                	ld	s3,8(sp)
 a004e60:	6145                	addi	sp,sp,48
 a004e62:	8082                	ret
 a004e64:	84aa                	mv	s1,a0
 a004e66:	097000ef          	jal	ra,a0056fc <__malloc_lock>
 a004e6a:	00007797          	auipc	a5,0x7
 a004e6e:	28e78793          	addi	a5,a5,654 # a00c0f8 <__malloc_free_list>
 a004e72:	6398                	ld	a4,0(a5)
 a004e74:	843a                	mv	s0,a4
 a004e76:	ec05                	bnez	s0,a004eae <_malloc_r+0x8c>
 a004e78:	00007797          	auipc	a5,0x7
 a004e7c:	28878793          	addi	a5,a5,648 # a00c100 <__malloc_sbrk_start>
 a004e80:	639c                	ld	a5,0(a5)
 a004e82:	eb89                	bnez	a5,a004e94 <_malloc_r+0x72>
 a004e84:	4581                	li	a1,0
 a004e86:	8526                	mv	a0,s1
 a004e88:	003000ef          	jal	ra,a00568a <_sbrk_r>
 a004e8c:	00007797          	auipc	a5,0x7
 a004e90:	26a7ba23          	sd	a0,628(a5) # a00c100 <__malloc_sbrk_start>
 a004e94:	85ca                	mv	a1,s2
 a004e96:	8526                	mv	a0,s1
 a004e98:	7f2000ef          	jal	ra,a00568a <_sbrk_r>
 a004e9c:	59fd                	li	s3,-1
 a004e9e:	07351163          	bne	a0,s3,a004f00 <_malloc_r+0xde>
 a004ea2:	47b1                	li	a5,12
 a004ea4:	c09c                	sw	a5,0(s1)
 a004ea6:	8526                	mv	a0,s1
 a004ea8:	057000ef          	jal	ra,a0056fe <__malloc_unlock>
 a004eac:	b765                	j	a004e54 <_malloc_r+0x32>
 a004eae:	601c                	ld	a5,0(s0)
 a004eb0:	412787bb          	subw	a5,a5,s2
 a004eb4:	0407c363          	bltz	a5,a004efa <_malloc_r+0xd8>
 a004eb8:	46bd                	li	a3,15
 a004eba:	00f6d763          	bge	a3,a5,a004ec8 <_malloc_r+0xa6>
 a004ebe:	e01c                	sd	a5,0(s0)
 a004ec0:	943e                	add	s0,s0,a5
 a004ec2:	01243023          	sd	s2,0(s0)
 a004ec6:	a801                	j	a004ed6 <_malloc_r+0xb4>
 a004ec8:	641c                	ld	a5,8(s0)
 a004eca:	02871663          	bne	a4,s0,a004ef6 <_malloc_r+0xd4>
 a004ece:	00007717          	auipc	a4,0x7
 a004ed2:	22f73523          	sd	a5,554(a4) # a00c0f8 <__malloc_free_list>
 a004ed6:	8526                	mv	a0,s1
 a004ed8:	027000ef          	jal	ra,a0056fe <__malloc_unlock>
 a004edc:	00f40513          	addi	a0,s0,15
 a004ee0:	00840793          	addi	a5,s0,8
 a004ee4:	9961                	andi	a0,a0,-8
 a004ee6:	40f507bb          	subw	a5,a0,a5
 a004eea:	d7b5                	beqz	a5,a004e56 <_malloc_r+0x34>
 a004eec:	943e                	add	s0,s0,a5
 a004eee:	40f007bb          	negw	a5,a5
 a004ef2:	e01c                	sd	a5,0(s0)
 a004ef4:	b78d                	j	a004e56 <_malloc_r+0x34>
 a004ef6:	e71c                	sd	a5,8(a4)
 a004ef8:	bff9                	j	a004ed6 <_malloc_r+0xb4>
 a004efa:	8722                	mv	a4,s0
 a004efc:	6400                	ld	s0,8(s0)
 a004efe:	bfa5                	j	a004e76 <_malloc_r+0x54>
 a004f00:	00750413          	addi	s0,a0,7
 a004f04:	9861                	andi	s0,s0,-8
 a004f06:	fa850ee3          	beq	a0,s0,a004ec2 <_malloc_r+0xa0>
 a004f0a:	40a405b3          	sub	a1,s0,a0
 a004f0e:	8526                	mv	a0,s1
 a004f10:	77a000ef          	jal	ra,a00568a <_sbrk_r>
 a004f14:	fb3517e3          	bne	a0,s3,a004ec2 <_malloc_r+0xa0>
 a004f18:	b769                	j	a004ea2 <_malloc_r+0x80>

000000000a004f1a <__ssputs_r>:
__ssputs_r():
 a004f1a:	7139                	addi	sp,sp,-64
 a004f1c:	f04a                	sd	s2,32(sp)
 a004f1e:	00c5a903          	lw	s2,12(a1)
 a004f22:	f822                	sd	s0,48(sp)
 a004f24:	ec4e                	sd	s3,24(sp)
 a004f26:	e456                	sd	s5,8(sp)
 a004f28:	fc06                	sd	ra,56(sp)
 a004f2a:	f426                	sd	s1,40(sp)
 a004f2c:	e852                	sd	s4,16(sp)
 a004f2e:	e05a                	sd	s6,0(sp)
 a004f30:	842e                	mv	s0,a1
 a004f32:	8ab2                	mv	s5,a2
 a004f34:	89b6                	mv	s3,a3
 a004f36:	0b26e263          	bltu	a3,s2,a004fda <__ssputs_r+0xc0>
 a004f3a:	0105d783          	lhu	a5,16(a1)
 a004f3e:	4807f713          	andi	a4,a5,1152
 a004f42:	cb51                	beqz	a4,a004fd6 <__ssputs_r+0xbc>
 a004f44:	5014                	lw	a3,32(s0)
 a004f46:	448d                	li	s1,3
 a004f48:	6d8c                	ld	a1,24(a1)
 a004f4a:	02d484bb          	mulw	s1,s1,a3
 a004f4e:	4689                	li	a3,2
 a004f50:	6018                	ld	a4,0(s0)
 a004f52:	8a2a                	mv	s4,a0
 a004f54:	8f0d                	sub	a4,a4,a1
 a004f56:	00070b1b          	sext.w	s6,a4
 a004f5a:	02d4c4bb          	divw	s1,s1,a3
 a004f5e:	00198693          	addi	a3,s3,1
 a004f62:	96da                	add	a3,a3,s6
 a004f64:	00d4f563          	bgeu	s1,a3,a004f6e <__ssputs_r+0x54>
 a004f68:	0019849b          	addiw	s1,s3,1
 a004f6c:	9cb9                	addw	s1,s1,a4
 a004f6e:	4007f793          	andi	a5,a5,1024
 a004f72:	c7c9                	beqz	a5,a004ffc <__ssputs_r+0xe2>
 a004f74:	85a6                	mv	a1,s1
 a004f76:	8552                	mv	a0,s4
 a004f78:	eabff0ef          	jal	ra,a004e22 <_malloc_r>
 a004f7c:	892a                	mv	s2,a0
 a004f7e:	e50d                	bnez	a0,a004fa8 <__ssputs_r+0x8e>
 a004f80:	47b1                	li	a5,12
 a004f82:	00fa2023          	sw	a5,0(s4)
 a004f86:	01045783          	lhu	a5,16(s0)
 a004f8a:	557d                	li	a0,-1
 a004f8c:	0407e793          	ori	a5,a5,64
 a004f90:	00f41823          	sh	a5,16(s0)
 a004f94:	70e2                	ld	ra,56(sp)
 a004f96:	7442                	ld	s0,48(sp)
 a004f98:	74a2                	ld	s1,40(sp)
 a004f9a:	7902                	ld	s2,32(sp)
 a004f9c:	69e2                	ld	s3,24(sp)
 a004f9e:	6a42                	ld	s4,16(sp)
 a004fa0:	6aa2                	ld	s5,8(sp)
 a004fa2:	6b02                	ld	s6,0(sp)
 a004fa4:	6121                	addi	sp,sp,64
 a004fa6:	8082                	ret
 a004fa8:	6c0c                	ld	a1,24(s0)
 a004faa:	865a                	mv	a2,s6
 a004fac:	cfbff0ef          	jal	ra,a004ca6 <memcpy>
 a004fb0:	01045783          	lhu	a5,16(s0)
 a004fb4:	b7f7f793          	andi	a5,a5,-1153
 a004fb8:	0807e793          	ori	a5,a5,128
 a004fbc:	00f41823          	sh	a5,16(s0)
 a004fc0:	01243c23          	sd	s2,24(s0)
 a004fc4:	d004                	sw	s1,32(s0)
 a004fc6:	995a                	add	s2,s2,s6
 a004fc8:	416484bb          	subw	s1,s1,s6
 a004fcc:	01243023          	sd	s2,0(s0)
 a004fd0:	c444                	sw	s1,12(s0)
 a004fd2:	0009891b          	sext.w	s2,s3
 a004fd6:	0129f463          	bgeu	s3,s2,a004fde <__ssputs_r+0xc4>
 a004fda:	0009891b          	sext.w	s2,s3
 a004fde:	6008                	ld	a0,0(s0)
 a004fe0:	864a                	mv	a2,s2
 a004fe2:	85d6                	mv	a1,s5
 a004fe4:	6f2000ef          	jal	ra,a0056d6 <memmove>
 a004fe8:	445c                	lw	a5,12(s0)
 a004fea:	4501                	li	a0,0
 a004fec:	412787bb          	subw	a5,a5,s2
 a004ff0:	c45c                	sw	a5,12(s0)
 a004ff2:	601c                	ld	a5,0(s0)
 a004ff4:	993e                	add	s2,s2,a5
 a004ff6:	01243023          	sd	s2,0(s0)
 a004ffa:	bf69                	j	a004f94 <__ssputs_r+0x7a>
 a004ffc:	8626                	mv	a2,s1
 a004ffe:	8552                	mv	a0,s4
 a005000:	700000ef          	jal	ra,a005700 <_realloc_r>
 a005004:	892a                	mv	s2,a0
 a005006:	fd4d                	bnez	a0,a004fc0 <__ssputs_r+0xa6>
 a005008:	6c0c                	ld	a1,24(s0)
 a00500a:	8552                	mv	a0,s4
 a00500c:	d67ff0ef          	jal	ra,a004d72 <_free_r>
 a005010:	bf85                	j	a004f80 <__ssputs_r+0x66>

000000000a005012 <_svfiprintf_r>:
_svfprintf_r():
 a005012:	0105d783          	lhu	a5,16(a1)
 a005016:	7115                	addi	sp,sp,-224
 a005018:	e5a6                	sd	s1,200(sp)
 a00501a:	e1ca                	sd	s2,192(sp)
 a00501c:	fd4e                	sd	s3,184(sp)
 a00501e:	f952                	sd	s4,176(sp)
 a005020:	ed86                	sd	ra,216(sp)
 a005022:	e9a2                	sd	s0,208(sp)
 a005024:	f556                	sd	s5,168(sp)
 a005026:	f15a                	sd	s6,160(sp)
 a005028:	ed5e                	sd	s7,152(sp)
 a00502a:	e962                	sd	s8,144(sp)
 a00502c:	e566                	sd	s9,136(sp)
 a00502e:	e16a                	sd	s10,128(sp)
 a005030:	0807f793          	andi	a5,a5,128
 a005034:	8a2a                	mv	s4,a0
 a005036:	892e                	mv	s2,a1
 a005038:	84b2                	mv	s1,a2
 a00503a:	4981                	li	s3,0
 a00503c:	c7a1                	beqz	a5,a005084 <_svfiprintf_r+0x72>
 a00503e:	6d9c                	ld	a5,24(a1)
 a005040:	e3b1                	bnez	a5,a005084 <_svfiprintf_r+0x72>
 a005042:	04000593          	li	a1,64
 a005046:	e436                	sd	a3,8(sp)
 a005048:	ddbff0ef          	jal	ra,a004e22 <_malloc_r>
 a00504c:	00a93023          	sd	a0,0(s2)
 a005050:	00a93c23          	sd	a0,24(s2)
 a005054:	66a2                	ld	a3,8(sp)
 a005056:	e11d                	bnez	a0,a00507c <_svfiprintf_r+0x6a>
 a005058:	47b1                	li	a5,12
 a00505a:	00fa2023          	sw	a5,0(s4)
 a00505e:	557d                	li	a0,-1
 a005060:	60ee                	ld	ra,216(sp)
 a005062:	644e                	ld	s0,208(sp)
 a005064:	64ae                	ld	s1,200(sp)
 a005066:	690e                	ld	s2,192(sp)
 a005068:	79ea                	ld	s3,184(sp)
 a00506a:	7a4a                	ld	s4,176(sp)
 a00506c:	7aaa                	ld	s5,168(sp)
 a00506e:	7b0a                	ld	s6,160(sp)
 a005070:	6bea                	ld	s7,152(sp)
 a005072:	6c4a                	ld	s8,144(sp)
 a005074:	6caa                	ld	s9,136(sp)
 a005076:	6d0a                	ld	s10,128(sp)
 a005078:	612d                	addi	sp,sp,224
 a00507a:	8082                	ret
 a00507c:	04000793          	li	a5,64
 a005080:	02f92023          	sw	a5,32(s2)
 a005084:	02000793          	li	a5,32
 a005088:	02f10ca3          	sb	a5,57(sp)
 a00508c:	5afd                	li	s5,-1
 a00508e:	03000793          	li	a5,48
 a005092:	da02                	sw	zero,52(sp)
 a005094:	02f10d23          	sb	a5,58(sp)
 a005098:	ec36                	sd	a3,24(sp)
 a00509a:	02500b93          	li	s7,37
 a00509e:	020a9c13          	slli	s8,s5,0x20
 a0050a2:	00002b17          	auipc	s6,0x2
 a0050a6:	046b0b13          	addi	s6,s6,70 # a0070e8 <g_info_string+0xf8>
 a0050aa:	4c85                	li	s9,1
 a0050ac:	8426                	mv	s0,s1
 a0050ae:	00044783          	lbu	a5,0(s0)
 a0050b2:	c399                	beqz	a5,a0050b8 <_svfiprintf_r+0xa6>
 a0050b4:	09779c63          	bne	a5,s7,a00514c <_svfiprintf_r+0x13a>
 a0050b8:	40940d3b          	subw	s10,s0,s1
 a0050bc:	000d0e63          	beqz	s10,a0050d8 <_svfiprintf_r+0xc6>
 a0050c0:	86ea                	mv	a3,s10
 a0050c2:	8626                	mv	a2,s1
 a0050c4:	85ca                	mv	a1,s2
 a0050c6:	8552                	mv	a0,s4
 a0050c8:	e53ff0ef          	jal	ra,a004f1a <__ssputs_r>
 a0050cc:	1b550863          	beq	a0,s5,a00527c <_svfiprintf_r+0x26a>
 a0050d0:	56d2                	lw	a3,52(sp)
 a0050d2:	01a686bb          	addw	a3,a3,s10
 a0050d6:	da36                	sw	a3,52(sp)
 a0050d8:	00044783          	lbu	a5,0(s0)
 a0050dc:	1a078063          	beqz	a5,a00527c <_svfiprintf_r+0x26a>
 a0050e0:	00140493          	addi	s1,s0,1
 a0050e4:	f062                	sd	s8,32(sp)
 a0050e6:	f402                	sd	zero,40(sp)
 a0050e8:	060101a3          	sb	zero,99(sp)
 a0050ec:	dc82                	sw	zero,120(sp)
 a0050ee:	0004c583          	lbu	a1,0(s1)
 a0050f2:	4615                	li	a2,5
 a0050f4:	855a                	mv	a0,s6
 a0050f6:	5c6000ef          	jal	ra,a0056bc <memchr>
 a0050fa:	00148413          	addi	s0,s1,1
 a0050fe:	e929                	bnez	a0,a005150 <_svfiprintf_r+0x13e>
 a005100:	5782                	lw	a5,32(sp)
 a005102:	0107f713          	andi	a4,a5,16
 a005106:	c709                	beqz	a4,a005110 <_svfiprintf_r+0xfe>
 a005108:	02000713          	li	a4,32
 a00510c:	06e101a3          	sb	a4,99(sp)
 a005110:	0087f713          	andi	a4,a5,8
 a005114:	c709                	beqz	a4,a00511e <_svfiprintf_r+0x10c>
 a005116:	02b00713          	li	a4,43
 a00511a:	06e101a3          	sb	a4,99(sp)
 a00511e:	0004c683          	lbu	a3,0(s1)
 a005122:	02a00713          	li	a4,42
 a005126:	02e68e63          	beq	a3,a4,a005162 <_svfiprintf_r+0x150>
 a00512a:	57b2                	lw	a5,44(sp)
 a00512c:	8426                	mv	s0,s1
 a00512e:	4681                	li	a3,0
 a005130:	4625                	li	a2,9
 a005132:	4829                	li	a6,10
 a005134:	00044703          	lbu	a4,0(s0)
 a005138:	00140513          	addi	a0,s0,1
 a00513c:	fd07059b          	addiw	a1,a4,-48
 a005140:	872e                	mv	a4,a1
 a005142:	06b67563          	bgeu	a2,a1,a0051ac <_svfiprintf_r+0x19a>
 a005146:	c695                	beqz	a3,a005172 <_svfiprintf_r+0x160>
 a005148:	d63e                	sw	a5,44(sp)
 a00514a:	a025                	j	a005172 <_svfiprintf_r+0x160>
 a00514c:	0405                	addi	s0,s0,1
 a00514e:	b785                	j	a0050ae <_svfiprintf_r+0x9c>
 a005150:	5782                	lw	a5,32(sp)
 a005152:	41650533          	sub	a0,a0,s6
 a005156:	00ac953b          	sllw	a0,s9,a0
 a00515a:	8d5d                	or	a0,a0,a5
 a00515c:	d02a                	sw	a0,32(sp)
 a00515e:	84a2                	mv	s1,s0
 a005160:	b779                	j	a0050ee <_svfiprintf_r+0xdc>
 a005162:	6762                	ld	a4,24(sp)
 a005164:	00870693          	addi	a3,a4,8
 a005168:	4318                	lw	a4,0(a4)
 a00516a:	ec36                	sd	a3,24(sp)
 a00516c:	02074963          	bltz	a4,a00519e <_svfiprintf_r+0x18c>
 a005170:	d63a                	sw	a4,44(sp)
 a005172:	00044703          	lbu	a4,0(s0)
 a005176:	02e00793          	li	a5,46
 a00517a:	04f71063          	bne	a4,a5,a0051ba <_svfiprintf_r+0x1a8>
 a00517e:	00144703          	lbu	a4,1(s0)
 a005182:	02a00793          	li	a5,42
 a005186:	0af71363          	bne	a4,a5,a00522c <_svfiprintf_r+0x21a>
 a00518a:	67e2                	ld	a5,24(sp)
 a00518c:	0409                	addi	s0,s0,2
 a00518e:	00878713          	addi	a4,a5,8
 a005192:	439c                	lw	a5,0(a5)
 a005194:	ec3a                	sd	a4,24(sp)
 a005196:	0207c163          	bltz	a5,a0051b8 <_svfiprintf_r+0x1a6>
 a00519a:	d23e                	sw	a5,36(sp)
 a00519c:	a839                	j	a0051ba <_svfiprintf_r+0x1a8>
 a00519e:	40e0073b          	negw	a4,a4
 a0051a2:	0027e793          	ori	a5,a5,2
 a0051a6:	d63a                	sw	a4,44(sp)
 a0051a8:	d03e                	sw	a5,32(sp)
 a0051aa:	b7e1                	j	a005172 <_svfiprintf_r+0x160>
 a0051ac:	02f807bb          	mulw	a5,a6,a5
 a0051b0:	4685                	li	a3,1
 a0051b2:	842a                	mv	s0,a0
 a0051b4:	9fb9                	addw	a5,a5,a4
 a0051b6:	bfbd                	j	a005134 <_svfiprintf_r+0x122>
 a0051b8:	d256                	sw	s5,36(sp)
 a0051ba:	00044583          	lbu	a1,0(s0)
 a0051be:	460d                	li	a2,3
 a0051c0:	00002517          	auipc	a0,0x2
 a0051c4:	f3050513          	addi	a0,a0,-208 # a0070f0 <g_info_string+0x100>
 a0051c8:	4f4000ef          	jal	ra,a0056bc <memchr>
 a0051cc:	cd19                	beqz	a0,a0051ea <_svfiprintf_r+0x1d8>
 a0051ce:	00002797          	auipc	a5,0x2
 a0051d2:	f2278793          	addi	a5,a5,-222 # a0070f0 <g_info_string+0x100>
 a0051d6:	40f507b3          	sub	a5,a0,a5
 a0051da:	04000513          	li	a0,64
 a0051de:	00f5153b          	sllw	a0,a0,a5
 a0051e2:	5782                	lw	a5,32(sp)
 a0051e4:	0405                	addi	s0,s0,1
 a0051e6:	8d5d                	or	a0,a0,a5
 a0051e8:	d02a                	sw	a0,32(sp)
 a0051ea:	00044583          	lbu	a1,0(s0)
 a0051ee:	4619                	li	a2,6
 a0051f0:	00002517          	auipc	a0,0x2
 a0051f4:	f0850513          	addi	a0,a0,-248 # a0070f8 <g_info_string+0x108>
 a0051f8:	00140493          	addi	s1,s0,1
 a0051fc:	02b10c23          	sb	a1,56(sp)
 a005200:	4bc000ef          	jal	ra,a0056bc <memchr>
 a005204:	c549                	beqz	a0,a00528e <_svfiprintf_r+0x27c>
 a005206:	f5ffb797          	auipc	a5,0xf5ffb
 a00520a:	dfa78793          	addi	a5,a5,-518 # 0 <SIZE_OF_COMMON_HART_MEM-0x1000>
 a00520e:	eba1                	bnez	a5,a00525e <_svfiprintf_r+0x24c>
 a005210:	5702                	lw	a4,32(sp)
 a005212:	67e2                	ld	a5,24(sp)
 a005214:	10077713          	andi	a4,a4,256
 a005218:	c329                	beqz	a4,a00525a <_svfiprintf_r+0x248>
 a00521a:	07bd                	addi	a5,a5,15
 a00521c:	9bc1                	andi	a5,a5,-16
 a00521e:	07c1                	addi	a5,a5,16
 a005220:	ec3e                	sd	a5,24(sp)
 a005222:	57d2                	lw	a5,52(sp)
 a005224:	013787bb          	addw	a5,a5,s3
 a005228:	da3e                	sw	a5,52(sp)
 a00522a:	b549                	j	a0050ac <_svfiprintf_r+0x9a>
 a00522c:	0405                	addi	s0,s0,1
 a00522e:	d202                	sw	zero,36(sp)
 a005230:	4681                	li	a3,0
 a005232:	4781                	li	a5,0
 a005234:	4625                	li	a2,9
 a005236:	4829                	li	a6,10
 a005238:	00044703          	lbu	a4,0(s0)
 a00523c:	00140513          	addi	a0,s0,1
 a005240:	fd07059b          	addiw	a1,a4,-48
 a005244:	872e                	mv	a4,a1
 a005246:	00b67463          	bgeu	a2,a1,a00524e <_svfiprintf_r+0x23c>
 a00524a:	faa1                	bnez	a3,a00519a <_svfiprintf_r+0x188>
 a00524c:	b7bd                	j	a0051ba <_svfiprintf_r+0x1a8>
 a00524e:	02f807bb          	mulw	a5,a6,a5
 a005252:	4685                	li	a3,1
 a005254:	842a                	mv	s0,a0
 a005256:	9fb9                	addw	a5,a5,a4
 a005258:	b7c5                	j	a005238 <_svfiprintf_r+0x226>
 a00525a:	07a1                	addi	a5,a5,8
 a00525c:	b7d1                	j	a005220 <_svfiprintf_r+0x20e>
 a00525e:	0838                	addi	a4,sp,24
 a005260:	00000697          	auipc	a3,0x0
 a005264:	cba68693          	addi	a3,a3,-838 # a004f1a <__ssputs_r>
 a005268:	864a                	mv	a2,s2
 a00526a:	100c                	addi	a1,sp,32
 a00526c:	8552                	mv	a0,s4
 a00526e:	00000097          	auipc	ra,0x0
 a005272:	000000e7          	jalr	zero # 0 <SIZE_OF_COMMON_HART_MEM-0x1000>
 a005276:	89aa                	mv	s3,a0
 a005278:	fb5515e3          	bne	a0,s5,a005222 <_svfiprintf_r+0x210>
 a00527c:	01095783          	lhu	a5,16(s2)
 a005280:	557d                	li	a0,-1
 a005282:	0407f793          	andi	a5,a5,64
 a005286:	dc079de3          	bnez	a5,a005060 <_svfiprintf_r+0x4e>
 a00528a:	5552                	lw	a0,52(sp)
 a00528c:	bbd1                	j	a005060 <_svfiprintf_r+0x4e>
 a00528e:	0838                	addi	a4,sp,24
 a005290:	00000697          	auipc	a3,0x0
 a005294:	c8a68693          	addi	a3,a3,-886 # a004f1a <__ssputs_r>
 a005298:	864a                	mv	a2,s2
 a00529a:	100c                	addi	a1,sp,32
 a00529c:	8552                	mv	a0,s4
 a00529e:	12a000ef          	jal	ra,a0053c8 <_printf_i>
 a0052a2:	bfd1                	j	a005276 <_svfiprintf_r+0x264>

000000000a0052a4 <_printf_common>:
_printf_common():
 a0052a4:	715d                	addi	sp,sp,-80
 a0052a6:	ec56                	sd	s5,24(sp)
 a0052a8:	499c                	lw	a5,16(a1)
 a0052aa:	8aba                	mv	s5,a4
 a0052ac:	4598                	lw	a4,8(a1)
 a0052ae:	e0a2                	sd	s0,64(sp)
 a0052b0:	f84a                	sd	s2,48(sp)
 a0052b2:	f44e                	sd	s3,40(sp)
 a0052b4:	f052                	sd	s4,32(sp)
 a0052b6:	8932                	mv	s2,a2
 a0052b8:	8a36                	mv	s4,a3
 a0052ba:	e486                	sd	ra,72(sp)
 a0052bc:	fc26                	sd	s1,56(sp)
 a0052be:	e85a                	sd	s6,16(sp)
 a0052c0:	e45e                	sd	s7,8(sp)
 a0052c2:	0007861b          	sext.w	a2,a5
 a0052c6:	0007069b          	sext.w	a3,a4
 a0052ca:	89aa                	mv	s3,a0
 a0052cc:	842e                	mv	s0,a1
 a0052ce:	00d65363          	bge	a2,a3,a0052d4 <_printf_common+0x30>
 a0052d2:	87ba                	mv	a5,a4
 a0052d4:	00f92023          	sw	a5,0(s2)
 a0052d8:	04344703          	lbu	a4,67(s0)
 a0052dc:	c701                	beqz	a4,a0052e4 <_printf_common+0x40>
 a0052de:	2785                	addiw	a5,a5,1
 a0052e0:	00f92023          	sw	a5,0(s2)
 a0052e4:	401c                	lw	a5,0(s0)
 a0052e6:	0207f793          	andi	a5,a5,32
 a0052ea:	c791                	beqz	a5,a0052f6 <_printf_common+0x52>
 a0052ec:	00092783          	lw	a5,0(s2)
 a0052f0:	2789                	addiw	a5,a5,2
 a0052f2:	00f92023          	sw	a5,0(s2)
 a0052f6:	4004                	lw	s1,0(s0)
 a0052f8:	8899                	andi	s1,s1,6
 a0052fa:	e891                	bnez	s1,a00530e <_printf_common+0x6a>
 a0052fc:	01940b13          	addi	s6,s0,25
 a005300:	5bfd                	li	s7,-1
 a005302:	445c                	lw	a5,12(s0)
 a005304:	00092703          	lw	a4,0(s2)
 a005308:	9f99                	subw	a5,a5,a4
 a00530a:	06f4c163          	blt	s1,a5,a00536c <_printf_common+0xc8>
 a00530e:	04344783          	lbu	a5,67(s0)
 a005312:	4018                	lw	a4,0(s0)
 a005314:	00f037b3          	snez	a5,a5
 a005318:	02077713          	andi	a4,a4,32
 a00531c:	0007869b          	sext.w	a3,a5
 a005320:	eb3d                	bnez	a4,a005396 <_printf_common+0xf2>
 a005322:	04340613          	addi	a2,s0,67
 a005326:	85d2                	mv	a1,s4
 a005328:	854e                	mv	a0,s3
 a00532a:	9a82                	jalr	s5
 a00532c:	57fd                	li	a5,-1
 a00532e:	04f50663          	beq	a0,a5,a00537a <_printf_common+0xd6>
 a005332:	401c                	lw	a5,0(s0)
 a005334:	4611                	li	a2,4
 a005336:	4454                	lw	a3,12(s0)
 a005338:	8b99                	andi	a5,a5,6
 a00533a:	00092703          	lw	a4,0(s2)
 a00533e:	4481                	li	s1,0
 a005340:	00c79963          	bne	a5,a2,a005352 <_printf_common+0xae>
 a005344:	40e684bb          	subw	s1,a3,a4
 a005348:	02049793          	slli	a5,s1,0x20
 a00534c:	0007d363          	bgez	a5,a005352 <_printf_common+0xae>
 a005350:	4481                	li	s1,0
 a005352:	441c                	lw	a5,8(s0)
 a005354:	4818                	lw	a4,16(s0)
 a005356:	00f75463          	bge	a4,a5,a00535e <_printf_common+0xba>
 a00535a:	9f99                	subw	a5,a5,a4
 a00535c:	9cbd                	addw	s1,s1,a5
 a00535e:	4901                	li	s2,0
 a005360:	0469                	addi	s0,s0,26
 a005362:	5b7d                	li	s6,-1
 a005364:	05249963          	bne	s1,s2,a0053b6 <_printf_common+0x112>
 a005368:	4501                	li	a0,0
 a00536a:	a809                	j	a00537c <_printf_common+0xd8>
 a00536c:	4685                	li	a3,1
 a00536e:	865a                	mv	a2,s6
 a005370:	85d2                	mv	a1,s4
 a005372:	854e                	mv	a0,s3
 a005374:	9a82                	jalr	s5
 a005376:	01751e63          	bne	a0,s7,a005392 <_printf_common+0xee>
 a00537a:	557d                	li	a0,-1
 a00537c:	60a6                	ld	ra,72(sp)
 a00537e:	6406                	ld	s0,64(sp)
 a005380:	74e2                	ld	s1,56(sp)
 a005382:	7942                	ld	s2,48(sp)
 a005384:	79a2                	ld	s3,40(sp)
 a005386:	7a02                	ld	s4,32(sp)
 a005388:	6ae2                	ld	s5,24(sp)
 a00538a:	6b42                	ld	s6,16(sp)
 a00538c:	6ba2                	ld	s7,8(sp)
 a00538e:	6161                	addi	sp,sp,80
 a005390:	8082                	ret
 a005392:	2485                	addiw	s1,s1,1
 a005394:	b7bd                	j	a005302 <_printf_common+0x5e>
 a005396:	96a2                	add	a3,a3,s0
 a005398:	03000613          	li	a2,48
 a00539c:	04c681a3          	sb	a2,67(a3)
 a0053a0:	04544603          	lbu	a2,69(s0)
 a0053a4:	0017871b          	addiw	a4,a5,1
 a0053a8:	0027869b          	addiw	a3,a5,2
 a0053ac:	00e407b3          	add	a5,s0,a4
 a0053b0:	04c781a3          	sb	a2,67(a5)
 a0053b4:	b7bd                	j	a005322 <_printf_common+0x7e>
 a0053b6:	4685                	li	a3,1
 a0053b8:	8622                	mv	a2,s0
 a0053ba:	85d2                	mv	a1,s4
 a0053bc:	854e                	mv	a0,s3
 a0053be:	9a82                	jalr	s5
 a0053c0:	fb650de3          	beq	a0,s6,a00537a <_printf_common+0xd6>
 a0053c4:	2905                	addiw	s2,s2,1
 a0053c6:	bf79                	j	a005364 <_printf_common+0xc0>

000000000a0053c8 <_printf_i>:
_printf_i():
 a0053c8:	715d                	addi	sp,sp,-80
 a0053ca:	e0a2                	sd	s0,64(sp)
 a0053cc:	f84a                	sd	s2,48(sp)
 a0053ce:	f44e                	sd	s3,40(sp)
 a0053d0:	f052                	sd	s4,32(sp)
 a0053d2:	e486                	sd	ra,72(sp)
 a0053d4:	fc26                	sd	s1,56(sp)
 a0053d6:	ec56                	sd	s5,24(sp)
 a0053d8:	e85a                	sd	s6,16(sp)
 a0053da:	8a36                	mv	s4,a3
 a0053dc:	0185c683          	lbu	a3,24(a1)
 a0053e0:	06e00793          	li	a5,110
 a0053e4:	89b2                	mv	s3,a2
 a0053e6:	892a                	mv	s2,a0
 a0053e8:	842e                	mv	s0,a1
 a0053ea:	04358613          	addi	a2,a1,67
 a0053ee:	1ef68a63          	beq	a3,a5,a0055e2 <_printf_i+0x21a>
 a0053f2:	06d7e263          	bltu	a5,a3,a005456 <_printf_i+0x8e>
 a0053f6:	06300793          	li	a5,99
 a0053fa:	0af68263          	beq	a3,a5,a00549e <_printf_i+0xd6>
 a0053fe:	00d7ed63          	bltu	a5,a3,a005418 <_printf_i+0x50>
 a005402:	1e068c63          	beqz	a3,a0055fa <_printf_i+0x232>
 a005406:	05800793          	li	a5,88
 a00540a:	16f68b63          	beq	a3,a5,a005580 <_printf_i+0x1b8>
 a00540e:	04240493          	addi	s1,s0,66
 a005412:	04d40123          	sb	a3,66(s0)
 a005416:	a869                	j	a0054b0 <_printf_i+0xe8>
 a005418:	06400793          	li	a5,100
 a00541c:	00f68663          	beq	a3,a5,a005428 <_printf_i+0x60>
 a005420:	06900793          	li	a5,105
 a005424:	fef695e3          	bne	a3,a5,a00540e <_printf_i+0x46>
 a005428:	4014                	lw	a3,0(s0)
 a00542a:	631c                	ld	a5,0(a4)
 a00542c:	0806f513          	andi	a0,a3,128
 a005430:	00878593          	addi	a1,a5,8
 a005434:	c141                	beqz	a0,a0054b4 <_printf_i+0xec>
 a005436:	639c                	ld	a5,0(a5)
 a005438:	e30c                	sd	a1,0(a4)
 a00543a:	0007d863          	bgez	a5,a00544a <_printf_i+0x82>
 a00543e:	02d00713          	li	a4,45
 a005442:	40f007b3          	neg	a5,a5
 a005446:	04e401a3          	sb	a4,67(s0)
 a00544a:	00002697          	auipc	a3,0x2
 a00544e:	cb668693          	addi	a3,a3,-842 # a007100 <g_info_string+0x110>
 a005452:	4729                	li	a4,10
 a005454:	a871                	j	a0054f0 <_printf_i+0x128>
 a005456:	07300793          	li	a5,115
 a00545a:	1af68e63          	beq	a3,a5,a005616 <_printf_i+0x24e>
 a00545e:	00d7ef63          	bltu	a5,a3,a00547c <_printf_i+0xb4>
 a005462:	06f00793          	li	a5,111
 a005466:	06f68063          	beq	a3,a5,a0054c6 <_printf_i+0xfe>
 a00546a:	07000793          	li	a5,112
 a00546e:	faf690e3          	bne	a3,a5,a00540e <_printf_i+0x46>
 a005472:	419c                	lw	a5,0(a1)
 a005474:	0a07e793          	ori	a5,a5,160
 a005478:	c19c                	sw	a5,0(a1)
 a00547a:	a809                	j	a00548c <_printf_i+0xc4>
 a00547c:	07500793          	li	a5,117
 a005480:	04f68363          	beq	a3,a5,a0054c6 <_printf_i+0xfe>
 a005484:	07800793          	li	a5,120
 a005488:	f8f693e3          	bne	a3,a5,a00540e <_printf_i+0x46>
 a00548c:	07800793          	li	a5,120
 a005490:	04f402a3          	sb	a5,69(s0)
 a005494:	00002697          	auipc	a3,0x2
 a005498:	c8468693          	addi	a3,a3,-892 # a007118 <g_info_string+0x128>
 a00549c:	a8c5                	j	a00558c <_printf_i+0x1c4>
 a00549e:	631c                	ld	a5,0(a4)
 a0054a0:	04258493          	addi	s1,a1,66
 a0054a4:	00878693          	addi	a3,a5,8
 a0054a8:	439c                	lw	a5,0(a5)
 a0054aa:	e314                	sd	a3,0(a4)
 a0054ac:	04f58123          	sb	a5,66(a1)
 a0054b0:	4785                	li	a5,1
 a0054b2:	a241                	j	a005632 <_printf_i+0x26a>
 a0054b4:	0406f693          	andi	a3,a3,64
 a0054b8:	e30c                	sd	a1,0(a4)
 a0054ba:	c681                	beqz	a3,a0054c2 <_printf_i+0xfa>
 a0054bc:	00079783          	lh	a5,0(a5)
 a0054c0:	bfad                	j	a00543a <_printf_i+0x72>
 a0054c2:	439c                	lw	a5,0(a5)
 a0054c4:	bf9d                	j	a00543a <_printf_i+0x72>
 a0054c6:	400c                	lw	a1,0(s0)
 a0054c8:	631c                	ld	a5,0(a4)
 a0054ca:	0805f813          	andi	a6,a1,128
 a0054ce:	00878513          	addi	a0,a5,8
 a0054d2:	08080c63          	beqz	a6,a00556a <_printf_i+0x1a2>
 a0054d6:	639c                	ld	a5,0(a5)
 a0054d8:	e308                	sd	a0,0(a4)
 a0054da:	06f00713          	li	a4,111
 a0054de:	0ee68a63          	beq	a3,a4,a0055d2 <_printf_i+0x20a>
 a0054e2:	00002697          	auipc	a3,0x2
 a0054e6:	c1e68693          	addi	a3,a3,-994 # a007100 <g_info_string+0x110>
 a0054ea:	4729                	li	a4,10
 a0054ec:	040401a3          	sb	zero,67(s0)
 a0054f0:	404c                	lw	a1,4(s0)
 a0054f2:	c40c                	sw	a1,8(s0)
 a0054f4:	0005c563          	bltz	a1,a0054fe <_printf_i+0x136>
 a0054f8:	4008                	lw	a0,0(s0)
 a0054fa:	996d                	andi	a0,a0,-5
 a0054fc:	c008                	sw	a0,0(s0)
 a0054fe:	e399                	bnez	a5,a005504 <_printf_i+0x13c>
 a005500:	84b2                	mv	s1,a2
 a005502:	cd91                	beqz	a1,a00551e <_printf_i+0x156>
 a005504:	84b2                	mv	s1,a2
 a005506:	02e7f5b3          	remu	a1,a5,a4
 a00550a:	14fd                	addi	s1,s1,-1
 a00550c:	95b6                	add	a1,a1,a3
 a00550e:	0005c583          	lbu	a1,0(a1)
 a005512:	00b48023          	sb	a1,0(s1)
 a005516:	02e7d5b3          	divu	a1,a5,a4
 a00551a:	0ce7f263          	bgeu	a5,a4,a0055de <_printf_i+0x216>
 a00551e:	47a1                	li	a5,8
 a005520:	00f71e63          	bne	a4,a5,a00553c <_printf_i+0x174>
 a005524:	401c                	lw	a5,0(s0)
 a005526:	8b85                	andi	a5,a5,1
 a005528:	cb91                	beqz	a5,a00553c <_printf_i+0x174>
 a00552a:	4058                	lw	a4,4(s0)
 a00552c:	481c                	lw	a5,16(s0)
 a00552e:	00e7c763          	blt	a5,a4,a00553c <_printf_i+0x174>
 a005532:	03000793          	li	a5,48
 a005536:	fef48fa3          	sb	a5,-1(s1)
 a00553a:	14fd                	addi	s1,s1,-1
 a00553c:	8e05                	sub	a2,a2,s1
 a00553e:	c810                	sw	a2,16(s0)
 a005540:	8752                	mv	a4,s4
 a005542:	86ce                	mv	a3,s3
 a005544:	0070                	addi	a2,sp,12
 a005546:	85a2                	mv	a1,s0
 a005548:	854a                	mv	a0,s2
 a00554a:	d5bff0ef          	jal	ra,a0052a4 <_printf_common>
 a00554e:	5afd                	li	s5,-1
 a005550:	0f551563          	bne	a0,s5,a00563a <_printf_i+0x272>
 a005554:	557d                	li	a0,-1
 a005556:	60a6                	ld	ra,72(sp)
 a005558:	6406                	ld	s0,64(sp)
 a00555a:	74e2                	ld	s1,56(sp)
 a00555c:	7942                	ld	s2,48(sp)
 a00555e:	79a2                	ld	s3,40(sp)
 a005560:	7a02                	ld	s4,32(sp)
 a005562:	6ae2                	ld	s5,24(sp)
 a005564:	6b42                	ld	s6,16(sp)
 a005566:	6161                	addi	sp,sp,80
 a005568:	8082                	ret
 a00556a:	439c                	lw	a5,0(a5)
 a00556c:	0405f593          	andi	a1,a1,64
 a005570:	e308                	sd	a0,0(a4)
 a005572:	c581                	beqz	a1,a00557a <_printf_i+0x1b2>
 a005574:	17c2                	slli	a5,a5,0x30
 a005576:	93c1                	srli	a5,a5,0x30
 a005578:	b78d                	j	a0054da <_printf_i+0x112>
 a00557a:	1782                	slli	a5,a5,0x20
 a00557c:	9381                	srli	a5,a5,0x20
 a00557e:	bfb1                	j	a0054da <_printf_i+0x112>
 a005580:	04d582a3          	sb	a3,69(a1)
 a005584:	00002697          	auipc	a3,0x2
 a005588:	b7c68693          	addi	a3,a3,-1156 # a007100 <g_info_string+0x110>
 a00558c:	400c                	lw	a1,0(s0)
 a00558e:	631c                	ld	a5,0(a4)
 a005590:	0805f813          	andi	a6,a1,128
 a005594:	00878513          	addi	a0,a5,8
 a005598:	02080163          	beqz	a6,a0055ba <_printf_i+0x1f2>
 a00559c:	639c                	ld	a5,0(a5)
 a00559e:	e308                	sd	a0,0(a4)
 a0055a0:	0015f713          	andi	a4,a1,1
 a0055a4:	c701                	beqz	a4,a0055ac <_printf_i+0x1e4>
 a0055a6:	0205e593          	ori	a1,a1,32
 a0055aa:	c00c                	sw	a1,0(s0)
 a0055ac:	4741                	li	a4,16
 a0055ae:	ff9d                	bnez	a5,a0054ec <_printf_i+0x124>
 a0055b0:	400c                	lw	a1,0(s0)
 a0055b2:	fdf5f593          	andi	a1,a1,-33
 a0055b6:	c00c                	sw	a1,0(s0)
 a0055b8:	bf15                	j	a0054ec <_printf_i+0x124>
 a0055ba:	439c                	lw	a5,0(a5)
 a0055bc:	0405f813          	andi	a6,a1,64
 a0055c0:	e308                	sd	a0,0(a4)
 a0055c2:	00080563          	beqz	a6,a0055cc <_printf_i+0x204>
 a0055c6:	17c2                	slli	a5,a5,0x30
 a0055c8:	93c1                	srli	a5,a5,0x30
 a0055ca:	bfd9                	j	a0055a0 <_printf_i+0x1d8>
 a0055cc:	1782                	slli	a5,a5,0x20
 a0055ce:	9381                	srli	a5,a5,0x20
 a0055d0:	bfc1                	j	a0055a0 <_printf_i+0x1d8>
 a0055d2:	00002697          	auipc	a3,0x2
 a0055d6:	b2e68693          	addi	a3,a3,-1234 # a007100 <g_info_string+0x110>
 a0055da:	4721                	li	a4,8
 a0055dc:	bf01                	j	a0054ec <_printf_i+0x124>
 a0055de:	87ae                	mv	a5,a1
 a0055e0:	b71d                	j	a005506 <_printf_i+0x13e>
 a0055e2:	4194                	lw	a3,0(a1)
 a0055e4:	631c                	ld	a5,0(a4)
 a0055e6:	49cc                	lw	a1,20(a1)
 a0055e8:	0806f813          	andi	a6,a3,128
 a0055ec:	00878513          	addi	a0,a5,8
 a0055f0:	00080963          	beqz	a6,a005602 <_printf_i+0x23a>
 a0055f4:	e308                	sd	a0,0(a4)
 a0055f6:	639c                	ld	a5,0(a5)
 a0055f8:	e38c                	sd	a1,0(a5)
 a0055fa:	00042823          	sw	zero,16(s0)
 a0055fe:	84b2                	mv	s1,a2
 a005600:	b781                	j	a005540 <_printf_i+0x178>
 a005602:	e308                	sd	a0,0(a4)
 a005604:	0406f693          	andi	a3,a3,64
 a005608:	639c                	ld	a5,0(a5)
 a00560a:	c681                	beqz	a3,a005612 <_printf_i+0x24a>
 a00560c:	00b79023          	sh	a1,0(a5)
 a005610:	b7ed                	j	a0055fa <_printf_i+0x232>
 a005612:	c38c                	sw	a1,0(a5)
 a005614:	b7dd                	j	a0055fa <_printf_i+0x232>
 a005616:	631c                	ld	a5,0(a4)
 a005618:	41d0                	lw	a2,4(a1)
 a00561a:	4581                	li	a1,0
 a00561c:	00878693          	addi	a3,a5,8
 a005620:	e314                	sd	a3,0(a4)
 a005622:	6384                	ld	s1,0(a5)
 a005624:	8526                	mv	a0,s1
 a005626:	096000ef          	jal	ra,a0056bc <memchr>
 a00562a:	c119                	beqz	a0,a005630 <_printf_i+0x268>
 a00562c:	8d05                	sub	a0,a0,s1
 a00562e:	c048                	sw	a0,4(s0)
 a005630:	405c                	lw	a5,4(s0)
 a005632:	c81c                	sw	a5,16(s0)
 a005634:	040401a3          	sb	zero,67(s0)
 a005638:	b721                	j	a005540 <_printf_i+0x178>
 a00563a:	4814                	lw	a3,16(s0)
 a00563c:	8626                	mv	a2,s1
 a00563e:	85ce                	mv	a1,s3
 a005640:	854a                	mv	a0,s2
 a005642:	9a02                	jalr	s4
 a005644:	f15508e3          	beq	a0,s5,a005554 <_printf_i+0x18c>
 a005648:	401c                	lw	a5,0(s0)
 a00564a:	8b89                	andi	a5,a5,2
 a00564c:	eb95                	bnez	a5,a005680 <_printf_i+0x2b8>
 a00564e:	47b2                	lw	a5,12(sp)
 a005650:	4448                	lw	a0,12(s0)
 a005652:	0007871b          	sext.w	a4,a5
 a005656:	0005069b          	sext.w	a3,a0
 a00565a:	00e6d363          	bge	a3,a4,a005660 <_printf_i+0x298>
 a00565e:	853e                	mv	a0,a5
 a005660:	2501                	sext.w	a0,a0
 a005662:	bdd5                	j	a005556 <_printf_i+0x18e>
 a005664:	4685                	li	a3,1
 a005666:	8656                	mv	a2,s5
 a005668:	85ce                	mv	a1,s3
 a00566a:	854a                	mv	a0,s2
 a00566c:	9a02                	jalr	s4
 a00566e:	ef6503e3          	beq	a0,s6,a005554 <_printf_i+0x18c>
 a005672:	2485                	addiw	s1,s1,1
 a005674:	445c                	lw	a5,12(s0)
 a005676:	4732                	lw	a4,12(sp)
 a005678:	9f99                	subw	a5,a5,a4
 a00567a:	fef4c5e3          	blt	s1,a5,a005664 <_printf_i+0x29c>
 a00567e:	bfc1                	j	a00564e <_printf_i+0x286>
 a005680:	4481                	li	s1,0
 a005682:	01940a93          	addi	s5,s0,25
 a005686:	5b7d                	li	s6,-1
 a005688:	b7f5                	j	a005674 <_printf_i+0x2ac>

000000000a00568a <_sbrk_r>:
_sbrk_r():
 a00568a:	1141                	addi	sp,sp,-16
 a00568c:	e022                	sd	s0,0(sp)
 a00568e:	842a                	mv	s0,a0
 a005690:	852e                	mv	a0,a1
 a005692:	00026797          	auipc	a5,0x26
 a005696:	8007af23          	sw	zero,-2018(a5) # a02aeb0 <errno>
 a00569a:	e406                	sd	ra,8(sp)
 a00569c:	965fa0ef          	jal	ra,a000000 <_sbrk>
 a0056a0:	57fd                	li	a5,-1
 a0056a2:	00f51963          	bne	a0,a5,a0056b4 <_sbrk_r+0x2a>
 a0056a6:	00026797          	auipc	a5,0x26
 a0056aa:	80a78793          	addi	a5,a5,-2038 # a02aeb0 <errno>
 a0056ae:	439c                	lw	a5,0(a5)
 a0056b0:	c391                	beqz	a5,a0056b4 <_sbrk_r+0x2a>
 a0056b2:	c01c                	sw	a5,0(s0)
 a0056b4:	60a2                	ld	ra,8(sp)
 a0056b6:	6402                	ld	s0,0(sp)
 a0056b8:	0141                	addi	sp,sp,16
 a0056ba:	8082                	ret

000000000a0056bc <memchr>:
memchr():
 a0056bc:	0ff5f593          	andi	a1,a1,255
 a0056c0:	962a                	add	a2,a2,a0
 a0056c2:	00c51463          	bne	a0,a2,a0056ca <memchr+0xe>
 a0056c6:	4501                	li	a0,0
 a0056c8:	8082                	ret
 a0056ca:	00054783          	lbu	a5,0(a0)
 a0056ce:	feb78de3          	beq	a5,a1,a0056c8 <memchr+0xc>
 a0056d2:	0505                	addi	a0,a0,1
 a0056d4:	b7fd                	j	a0056c2 <memchr+0x6>

000000000a0056d6 <memmove>:
memmove():
 a0056d6:	c215                	beqz	a2,a0056fa <memmove+0x24>
 a0056d8:	832a                	mv	t1,a0
 a0056da:	4685                	li	a3,1
 a0056dc:	00b56763          	bltu	a0,a1,a0056ea <memmove+0x14>
 a0056e0:	56fd                	li	a3,-1
 a0056e2:	fff60713          	addi	a4,a2,-1 # 1fff <SIZE_OF_COMMON_HART_MEM+0xfff>
 a0056e6:	933a                	add	t1,t1,a4
 a0056e8:	95ba                	add	a1,a1,a4
 a0056ea:	00058383          	lb	t2,0(a1)
 a0056ee:	00730023          	sb	t2,0(t1)
 a0056f2:	167d                	addi	a2,a2,-1
 a0056f4:	9336                	add	t1,t1,a3
 a0056f6:	95b6                	add	a1,a1,a3
 a0056f8:	fa6d                	bnez	a2,a0056ea <memmove+0x14>
 a0056fa:	8082                	ret

000000000a0056fc <__malloc_lock>:
__malloc_lock():
 a0056fc:	8082                	ret

000000000a0056fe <__malloc_unlock>:
__malloc_unlock():
 a0056fe:	8082                	ret

000000000a005700 <_realloc_r>:
_realloc_r():
 a005700:	e581                	bnez	a1,a005708 <_realloc_r+0x8>
 a005702:	85b2                	mv	a1,a2
 a005704:	f1eff06f          	j	a004e22 <_malloc_r>
 a005708:	7179                	addi	sp,sp,-48
 a00570a:	f022                	sd	s0,32(sp)
 a00570c:	f406                	sd	ra,40(sp)
 a00570e:	ec26                	sd	s1,24(sp)
 a005710:	e84a                	sd	s2,16(sp)
 a005712:	e44e                	sd	s3,8(sp)
 a005714:	8432                	mv	s0,a2
 a005716:	ee01                	bnez	a2,a00572e <_realloc_r+0x2e>
 a005718:	e5aff0ef          	jal	ra,a004d72 <_free_r>
 a00571c:	4901                	li	s2,0
 a00571e:	70a2                	ld	ra,40(sp)
 a005720:	7402                	ld	s0,32(sp)
 a005722:	854a                	mv	a0,s2
 a005724:	64e2                	ld	s1,24(sp)
 a005726:	6942                	ld	s2,16(sp)
 a005728:	69a2                	ld	s3,8(sp)
 a00572a:	6145                	addi	sp,sp,48
 a00572c:	8082                	ret
 a00572e:	84ae                	mv	s1,a1
 a005730:	89aa                	mv	s3,a0
 a005732:	028000ef          	jal	ra,a00575a <_malloc_usable_size_r>
 a005736:	8926                	mv	s2,s1
 a005738:	fe8573e3          	bgeu	a0,s0,a00571e <_realloc_r+0x1e>
 a00573c:	85a2                	mv	a1,s0
 a00573e:	854e                	mv	a0,s3
 a005740:	ee2ff0ef          	jal	ra,a004e22 <_malloc_r>
 a005744:	892a                	mv	s2,a0
 a005746:	dd61                	beqz	a0,a00571e <_realloc_r+0x1e>
 a005748:	85a6                	mv	a1,s1
 a00574a:	8622                	mv	a2,s0
 a00574c:	d5aff0ef          	jal	ra,a004ca6 <memcpy>
 a005750:	85a6                	mv	a1,s1
 a005752:	854e                	mv	a0,s3
 a005754:	e1eff0ef          	jal	ra,a004d72 <_free_r>
 a005758:	b7d9                	j	a00571e <_realloc_r+0x1e>

000000000a00575a <_malloc_usable_size_r>:
_malloc_usable_size_r():
 a00575a:	ff85b503          	ld	a0,-8(a1)
 a00575e:	0005079b          	sext.w	a5,a0
 a005762:	1561                	addi	a0,a0,-8
 a005764:	0007d663          	bgez	a5,a005770 <_malloc_usable_size_r+0x16>
 a005768:	952e                	add	a0,a0,a1
 a00576a:	6108                	ld	a0,0(a0)
 a00576c:	17e1                	addi	a5,a5,-8
 a00576e:	953e                	add	a0,a0,a5
 a005770:	8082                	ret
	...
 a00577e:	0000                	unimp
 a005780:	ac64                	fsd	fs1,216(s0)
 a005782:	ffff                	0xffff
 a005784:	ad20                	fsd	fs0,88(a0)
 a005786:	ffff                	0xffff
 a005788:	af3e                	fsd	fa5,408(sp)
 a00578a:	ffff                	0xffff
 a00578c:	af3e                	fsd	fa5,408(sp)
 a00578e:	ffff                	0xffff
 a005790:	adbc                	fsd	fa5,88(a1)
 a005792:	ffff                	0xffff
 a005794:	adc0                	fsd	fs0,152(a1)
 a005796:	ffff                	0xffff
 a005798:	adfc                	fsd	fa5,216(a1)
 a00579a:	ffff                	0xffff
 a00579c:	ae18                	fsd	fa4,24(a2)
 a00579e:	ffff                	0xffff
 a0057a0:	aef2                	fsd	ft8,344(sp)
 a0057a2:	ffff                	0xffff
 a0057a4:	aefe                	fsd	ft11,344(sp)
 a0057a6:	ffff                	0xffff
 a0057a8:	af06                	fsd	ft1,408(sp)
 a0057aa:	ffff                	0xffff
 a0057ac:	af48                	fsd	fa0,152(a4)
 a0057ae:	ffff                	0xffff
 a0057b0:	af1c                	fsd	fa5,24(a4)
 a0057b2:	ffff                	0xffff
 a0057b4:	af84                	fsd	fs1,24(a5)
 a0057b6:	ffff                	0xffff
 a0057b8:	b6d6                	fsd	fs5,360(sp)
 a0057ba:	ffff                	0xffff
 a0057bc:	b708                	fsd	fa0,40(a4)
 a0057be:	ffff                	0xffff
 a0057c0:	b7d4                	fsd	fa3,168(a5)
 a0057c2:	ffff                	0xffff
 a0057c4:	b802                	fsd	ft0,48(sp)
 a0057c6:	ffff                	0xffff
 a0057c8:	b8ce                	fsd	fs3,112(sp)
 a0057ca:	ffff                	0xffff
 a0057cc:	bbea                	fsd	fs10,496(sp)
 a0057ce:	ffff                	0xffff
 a0057d0:	bc38                	fsd	fa4,120(s0)
 a0057d2:	ffff                	0xffff
 a0057d4:	c48c                	sw	a1,8(s1)
 a0057d6:	ffff                	0xffff
 a0057d8:	c4dc                	sw	a5,12(s1)
 a0057da:	ffff                	0xffff
 a0057dc:	c4f8                	sw	a4,76(s1)
 a0057de:	ffff                	0xffff
 a0057e0:	c54a                	sw	s2,136(sp)
 a0057e2:	ffff                	0xffff
 a0057e4:	c5ae                	sw	a1,200(sp)
 a0057e6:	ffff                	0xffff
 a0057e8:	c5fe                	sw	t6,200(sp)
 a0057ea:	ffff                	0xffff
 a0057ec:	c72a                	sw	a0,140(sp)
 a0057ee:	ffff                	0xffff
 a0057f0:	c742                	sw	a6,140(sp)
 a0057f2:	ffff                	0xffff
 a0057f4:	c972                	sw	t3,144(sp)
 a0057f6:	ffff                	0xffff
 a0057f8:	c9ae                	sw	a1,208(sp)
 a0057fa:	ffff                	0xffff
 a0057fc:	c9b4                	sw	a3,80(a1)
 a0057fe:	ffff                	0xffff
 a005800:	c9ca                	sw	s2,208(sp)
 a005802:	ffff                	0xffff
 a005804:	cb24                	sw	s1,80(a4)
 a005806:	ffff                	0xffff
 a005808:	cb52                	sw	s4,148(sp)
 a00580a:	ffff                	0xffff
 a00580c:	cb6e                	sw	s11,148(sp)
 a00580e:	ffff                	0xffff
 a005810:	cb92                	sw	tp,212(sp)
 a005812:	ffff                	0xffff
 a005814:	cc74                	sw	a3,92(s0)
 a005816:	ffff                	0xffff
 a005818:	cc8a                	sw	sp,88(sp)
 a00581a:	ffff                	0xffff
 a00581c:	cca0                	sw	s0,88(s1)
 a00581e:	ffff                	0xffff
 a005820:	ccb6                	sw	a3,88(sp)
 a005822:	ffff                	0xffff
 a005824:	cccc                	sw	a1,28(s1)
 a005826:	ffff                	0xffff
 a005828:	ccd4                	sw	a3,28(s1)
 a00582a:	ffff                	0xffff
 a00582c:	ccdc                	sw	a5,28(s1)
 a00582e:	ffff                	0xffff
 a005830:	af3e                	fsd	fa5,408(sp)
 a005832:	ffff                	0xffff
 a005834:	cb1e                	sw	t2,148(sp)
 a005836:	ffff                	0xffff
 a005838:	cb1e                	sw	t2,148(sp)
 a00583a:	ffff                	0xffff
 a00583c:	cb1e                	sw	t2,148(sp)
 a00583e:	ffff                	0xffff
 a005840:	cb1e                	sw	t2,148(sp)
 a005842:	ffff                	0xffff
 a005844:	cb1e                	sw	t2,148(sp)
 a005846:	ffff                	0xffff
 a005848:	cb1e                	sw	t2,148(sp)
 a00584a:	ffff                	0xffff
 a00584c:	cb1e                	sw	t2,148(sp)
 a00584e:	ffff                	0xffff
 a005850:	cb1e                	sw	t2,148(sp)
 a005852:	ffff                	0xffff
 a005854:	cb1e                	sw	t2,148(sp)
 a005856:	ffff                	0xffff
 a005858:	cb1e                	sw	t2,148(sp)
 a00585a:	ffff                	0xffff
 a00585c:	cb1e                	sw	t2,148(sp)
 a00585e:	ffff                	0xffff
 a005860:	cb1e                	sw	t2,148(sp)
 a005862:	ffff                	0xffff
 a005864:	cb1e                	sw	t2,148(sp)
 a005866:	ffff                	0xffff

000000000a005868 <REFCLK_OFFSETS>:
 a005868:	0003 0701 0300 0100 0000 0704 0506 0300     ................
 a005878:	0007 0201 0304 0204 0105 0201 0203 0101     ................
 a005888:	0302 0402 0100 0706 0002 0601 0300 0102     ................
 a005898:	0003 0000 0000 0000 7f80 0000 7000 0000     .............p..
 a0058a8:	7f40 0000 6c00 0000 7f30 0000 6800 0000     @....l..0....h..
 a0058b8:	7f80 0000 7030 0000 d024 ffff d036 ffff     ....0p..$...6...
 a0058c8:	d048 ffff d002 ffff d024 ffff d036 ffff     H.......$...6...
 a0058d8:	d048 ffff 0000 0000 5555 5555 5555 5555     H.......UUUUUUUU
 a0058e8:	cccc cccc cccc cccc                         ........

000000000a0058f0 <ddr_test_pattern>:
 a0058f0:	01bc 48b3 0115 7933 0139 f533 01bc 6933     ...H..3y9.3...3i
 a005900:	00a9 893b 0128 093b 00c9 0d3b 00cd 551b     ..;.(.;...;....U
 a005910:	0077 161b 0197 8d51 581b 0127 161b 00e7     w.....Q..X'.....
 a005920:	6633 0106 8d31 561b 0037 8d31 9da9 8f3b     3f..1..V7.1...;.
 a005930:	01e5 d61b 0112 959b 00f2 d51b 0132 8e4d     ............2.M.
 a005940:	959b 00d2 8dc9 8e2d d29b 00a2 42b3 0056     ......-......BV.
 a005950:	7637 a450 0f3b 005f c5b3 00da 061b ceb6     7vP.;._.........
 a005960:	063b 00cf f5b3 01a5 c5b3 0155 0a3b 0146     ;.........U.;.F.
 a005970:	0a3b 00ba 161b 01ad 559b 006d 151b 015d     ;........Um...].
 a005980:	8dd1 561b 00bd 8e49 8db1 551b 019d 161b     ...V..I....U....
 a005990:	007d 8e49 8db1 05bb 00ba 161b 01e9 5a1b     }.I............Z
 a0059a0:	0029 151b 0139 6a33 00ca 561b 00d9 8e49     )...9.3j...V..I.
 a0059b0:	4a33 00ca 551b 0169 161b 00a9 8e49 4a33     3J...Ui.....I.3J
 a0059c0:	00ca e633 012d f533 012d 7633 0196 8e49     ..3.-.3.-.3v..I.
 a0059d0:	0a3b 00ca d51b 0077 961b 0197 0a3b 00ba     ;.....w.....;...
 a0059e0:	89bb 00b9 8d51 959b 00e7 d61b 0127 8e4d     ....Q.......'.M.
 a0059f0:	8e29 d59b 0037 8e2d a5b7 bef9 859b 3f75     )...7.-.......u?
 a005a00:	9f2d 9f31 0bbb 0177 d61b 011f 971b 00ff     -.1...w.........
 a005a10:	d59b 013f 8f51 961b 00df 8e4d 8f31 df9b     ..?.Q.....M.1...
 a005a20:	00af 4fb3 01f7 c733 01a6 8fbb 01fb 7733     ...O..3.......3w
 a005a30:	0137 8f35 8abb 015f 8abb 00ea 961b 01a9     7.5..._.........
 a005a40:	d71b 0069 959b 0159 8f51 d61b 00b9 8e4d     ..i...Y.Q.....M.
 a005a50:	8f31 d59b 0199 961b 0079 8e4d 8f31 873b     1.......y.M.1.;.
 a005a60:	00ea 161b 01ea 5a9b 002a 159b 013a eab3     .......Z*...:...
 a005a70:	00ca 561b 00da 8e4d cab3 00ca 559b 016a     ...V..M......Uj.
 a005a80:	161b 00aa 8e4d cab3 00ca 6633 0149 75b3     ....M.....3fI..u
 a005a90:	0149 7633 01b6 8e4d 8abb 00ca 8abb 00ea     I.3v..M.........
 a005aa0:	8cbb 00ec 161b 019b 571b 007b 8f51 559b     .........W{.Q..U
 a005ab0:	012b 161b 00eb 8e4d 8f31 5b1b 003b 4b33     +.....M.1..[;.3K
 a005ac0:	0167 8737 c671 071b 8f27 9fb9 87bb 0167     g.7.q...'.....g.
 a005ad0:	9cbd 171b 00ff 579b 011f 561b 013f 8f5d     .......W...V?.].
 a005ae0:	179b 00df 8fd1 8f3d 5f1b 00af 4f33 01e7     ......=.._..3O..
 a005af0:	4733 013d 8f3b 01e4 7733 0197 4733 01a7     3G=.;...3w..3G..
 a005b00:	06bb 00df 9eb9 d79b 006c 971b 01ac 961b     ........l.......
 a005b10:	015c 8fd9 d71b 00bc 8f51 8fb9 d61b 019c     \.......Q.......
 a005b20:	971b 007c 8f51 8fb9 9ebd 971b 01ea d79b     ..|.Q...........
 a005b30:	002a 961b 013a 8fd9 d71b 00da 8f51 8fb9     *...:.......Q...
 a005b40:	d61b 016a 971b 00aa 8f51 8fb9 6733 015a     ..j.....Q...3gZ.
 a005b50:	7633 015a 7733 0127 8f51 9fb9 6722 9fb9     3vZ.3w'.Q..."g..
 a005b60:	6702 9fb5 c71c 67e2 8abb 0157 77c2 2623     .g.....g..W..w#&
 a005b70:	0157 8a3b 0147 77e2 2823 0147 893b 0127     W.;.G..w#(G.;.'.
 a005b80:	67c2 2a23 0127 8dbb 01b7 7782 86bb 00dd     .g#*'......w....
 a005b90:	cf14 8cbb 0197 77a2 2e23 0197 89bb 0137     .......w#.....7.
 a005ba0:	6786 2023 0337 8d3b 01a7 2223 03a7 742a     .g# 7.;...#"..*t
 a005bb0:	748a 696a 69ca 6a2a 6a8a 7b66 7bc6 7c26     .tji.i*j.jf{.{&|
 a005bc0:	7c86 6d66 6dc6 614d 8082 e7b7 6a09 8793     .|fm.mMa.....j..
 a005bd0:	6677 c51c b7b7 bb67 8793 e857 c55c f7b7     wf....g...W.\...
 a005be0:	3c6e 8793 3727 c91c f7b7 a54f 8793 53a7     n<..'7....O....S
 a005bf0:	c95c 57b7 510e 8793 27f7 cd1c 77b7 9b05     \..W.Q...'...w..
 a005c00:	8793 88c7 cd5c e7b7 1f83 8793 9ab7 d11c     ....\...........
 a005c10:	d7b7 5be0 8793 d197 2023 0005 2223 0005     ...[....# ..#"..
 a005c20:	d15c 8082 ce79 7139 f822 f426 f04a e852     \...y.9q".&.J.R.
 a005c30:	fc06 ec4e e456 e05a 411c 84aa 892e 073b     ..N.V.Z..A....;.
 a005c40:	00f6 c118 8432 fa13 03f7 7563 00c7 415c     ....2.....cu..\A
 a005c50:	2785 c15c 0f63 020a 0993 0400 89bb 4149     .'\.c.........IA
 a005c60:	879b 0009 6763 02f4 1982 8a93 0284 d993     ....cg..........
 a005c70:	0209 85ca 864e 8533 014a 50ef 4b00 043b     ....N.3.J..P.K;.
 a005c80:	0144 85d6 8526 c0ef f7cf 041b fc04 994e     D...&.........N.
 a005c90:	4a01 89ca 0b3b 0089 0a93 03f0 a039 85ce     .J..;.......9...
 a005ca0:	8526 c0ef f60f 8993 0409 07bb 413b e8e3     &...........;A..
 a005cb0:	fefa 579b 0064 0613 fc00 063b 02f6 559b     ...Wd.....;....U
 a005cc0:	0064 059a 95ca 9e21 079b 0006 c38d 7442     d.....!.......Bt
 a005cd0:	8513 0284 70e2 74a2 7902 69e2 6aa2 6b02     .....p.t.y.i.j.k
 a005ce0:	9552 6a42 1602 9201 6121 506f 4400 70e2     R.Bj....!aoP.D.p
 a005cf0:	7442 74a2 7902 69e2 6a42 6aa2 6b02 6121     Bt.t.y.iBj.j.k!a
 a005d00:	8082 8082 7179 f022 ec26 f406 4110 4154     ....yq".&....ATA
 a005d10:	84ae 579b 01d6 969b 0036 8fd5 d59b 0186     ...W....6.......
 a005d20:	d69b 0106 04a3 00d1 d693 0087 f693 0ff6     ................
 a005d30:	07a2 171b 0036 8fd5 1523 00f1 579b 0187     ....6...#....W..
 a005d40:	0623 00f1 579b 0107 8321 06a3 00f1 7713     #....W..!......w
 a005d50:	0ff7 1793 00b6 8f5d 0423 00b1 1723 00e1     ......].#...#...
 a005d60:	7613 03f6 0793 0370 842a e763 12c7 0793     .v....p.*.c.....
 a005d70:	0380 863b 40c7 8522 5597 0002 8593 1985     ..;..@"..U......
 a005d80:	f0ef ea5f 002c 8522 4621 f0ef e9bf 4783     .._.,.".!F.....G
 a005d90:	00b4 8023 00f4 5783 00a4 80a3 00f4 441c     ..#....W.......D
 a005da0:	d79b 0087 8123 00f4 441c 81a3 00f4 4783     ....#....D.....G
 a005db0:	00f4 8223 00f4 5783 00e4 82a3 00f4 445c     ..#....W......\D
 a005dc0:	d79b 0087 8323 00f4 445c 83a3 00f4 4783     ....#...\D.....G
 a005dd0:	0134 8423 00f4 5783 0124 84a3 00f4 481c     4.#....W$......H
 a005de0:	d79b 0087 8523 00f4 481c 85a3 00f4 4783     ....#....H.....G
 a005df0:	679c b303 0407 04e3 fe03 8522 6402 60a2     .g........"..d.`
 a005e00:	0141 8302 1141 e022 e406 7d1c 842a ef89     A...A."....}*...
 a005e10:	643c 4501 679c b303 0287 0d63 0003 8522     <d.E.g....c...".
 a005e20:	6402 60a2 0141 8302 67bc 679c 67bc d3ed     .d.`A....g.g.g..
 a005e30:	9782 dd79 60a2 6402 0141 8082 653c 679c     ..y..`.dA...<e.g
 a005e40:	b303 0307 0363 0003 8302 4501 8082 711d     ....c......E...q
 a005e50:	f42e 102c ec06 f832 fc36 e0ba e4be e8c2     ..,...2.6.......
 a005e60:	ecc6 e42e 40ef 2612 60e2 6125 8082 1141     .....@.&.`%a..A.
 a005e70:	e022 e406 611c 842a 4fbc c791 6128 70ef     "....a*..O..(a.p
 a005e80:	9d6f 3023 0404 643c 679c 53fc c791 6828     o.#0..<d.g.S..(h
 a005e90:	70ef 9c4f 3823 0404 7c1c cf89 6398 5338     .pO.#8...|...c8S
 a005ea0:	e709 67bc 679c 57fc c791 6c28 70ef 9a8f     ...g.g.W..(l.p..
 a005eb0:	3c23 0404 2783 0904 777d 177d 8ff9 60a2     #<...'..}w}....`
 a005ec0:	2823 08f4 6402 0141 8082 7179 f022 f406     #(...dA...yq"...
 a005ed0:	ec26 e84a e44e e052 5429 c979 2783 0905     &.J.N.R.)Ty..'..
 a005ee0:	84aa 4401 8b85 c7e9 3983 0005 892e f0ef     ...D.....9......
 a005ef0:	f4ff 842a ed55 864a 4581 8526 00ef 0c60     ..*.U.J..E&...`.
 a005f00:	842a ed0d b703 0289 7a13 0019 cb29 a783     *........z..)...
 a005f10:	0709 77b3 00f9 f793 6007 e7b3 0147 c3a1     ...w.....`..G...
 a005f20:	8526 9702 cd0d 6490 9597 0002 8593 4305     &......d.......C
 a005f30:	c517 0002 0513 b785 f0ef f17f 8526 f0ef     ............&...
 a005f40:	ec7f 842a c535 6490 9597 0002 8593 4105     ..*.5..d.......A
 a005f50:	c517 0002 0513 bc85 f0ef ef7f a891 7c9c     ...............|
 a005f60:	c39d 639c 6bbc c385 8526 9782 842a cd01     ...c.k..&...*...
 a005f70:	6490 9597 0002 8593 3e65 c517 0002 0513     .d......e>......
 a005f80:	b6e5 f0ef ecdf a583 0709 7933 00b9 7913     ..........3y...y
 a005f90:	6009 6933 0149 0d63 0009 8526 f0ef ed3f     .`3iI.c...&...?.
 a005fa0:	57fd ac23 08f4 a783 0904 9bf9 a823 08f4     .W#.........#...
 a005fb0:	70a2 8522 7402 64e2 6942 69a2 6a02 6145     .p"..t.dBi.i.jEa
 a005fc0:	8082 7179 f022 e84a e44e f406 ec26 7938     ..yq".J.N...&.8y
 a005fd0:	87aa 892e 6304 89b2 0513 f807 8493 f804     .....c..........
 a005fe0:	8413 0707 0793 0805 9463 0087 4501 a839     ........c....E9.
 a005ff0:	0a63 0009 611c 8763 0127 60dc 8526 8493     c....ac.'..`&...
 a006000:	f807 b7cd 85ce f0ef ec5f d965 70a2 7402     ........_.e..p.t
 a006010:	64e2 6942 69a2 6145 8082 1101 e822 ec06     .dBi.iEa...."...
 a006020:	842a 7508 468d 860a f597 0002 8593 7385     *..u.F.........s
 a006030:	00ef 4880 e911 8522 f0ef 800f 4782 c11c     ...H.."......G..
 a006040:	4792 c51c 47a2 c15c 8522 f0ef eb2f 60e2     .G...G\.".../..`
 a006050:	6442 6105 8082 715d e0a2 f84a f44e e486     Bd.a..]q..J.N...
 a006060:	fc26 f052 ec56 e85a e45e 653c 89ae 4581     &.R.V.Z.^.<e...E
 a006070:	679c 842a 8932 6384 f0ef 867f 2783 0904     .g*.2..c.....'..
 a006080:	862a 0693 0200 8b85 c399 0693 02b0 601c     *..............`
 a006090:	85a6 4517 0003 0513 0265 6398 84ce 4a17     ...E....e..c...J
 a0060a0:	0003 0a13 05aa 40ef 7e02 4a97 0003 8a93     .......@.~.J....
 a0060b0:	046a 4b17 0003 0b13 036b 4b97 0003 8b93     j..K....k..K....
 a0060c0:	026b d063 0404 640c d517 0002 0513 e685     k.c....d........
 a0060d0:	191b 0019 40ef 7b22 7824 2985 0413 0704     .....@"{$x.)....
 a0060e0:	8493 f804 8793 0804 1c63 02f4 60a6 6406     ........c....`.d
 a0060f0:	4601 85a6 8522 b0ef 54f1 86aa 864e 85d2     .F.."....T..N...
 a006100:	855a a0ef 4852 8b9b 0019 8652 85a6 8522     Z...RH....R...".
 a006110:	f0ef a95f 89de 85a6 864a 8522 b0ef 7601     .._.....J."....v
 a006120:	84aa bb7d 75a2 854e a0ef 45f2 bd69 85d2     ..}..uN....Ei...
 a006130:	854e a0ef 4552 b5e1 85ee 6517 0003 0513     N...RE.....e....
 a006140:	5765 8363 000a 855a a0ef 43f2 85d2 854e     eWc...Z....C..N.
 a006150:	a0ef 4372 2a85 b719 85ee 8566 8363 000a     ..rC.*....f.c...
 a006160:	855a a0ef 4252 85d2 854e a0ef 41d2 2a85     Z...RB..N....A.*
 a006170:	bf25 9863 0147 8656 8522 e42e f0ef 99ff     %.c.G.V.".......
 a006180:	65a2 865e 8522 b0ef 6f61 85aa b799 4158     .e^."...ao....XA
 a006190:	0637 00ff 569b 0187 179b 0187 8fd5 169b     7....V..........
 a0061a0:	0087 8ef1 8fd5 66c1 8693 f006 571b 0087     .......f.....W..
 a0061b0:	8f75 8fd9 1782 9381 953e 8082 7139 ec4e     u.......>...9qN.
 a0061c0:	e852 89aa 8a2e 8532 4597 0003 8593 ac05     R.....2..E......
 a0061d0:	f426 f04a e456 fc06 f822 8ab2 8936 84ba     &.J.V..."...6...
 a0061e0:	90ef 00f2 e539 66c1 8652 85ce 842a 80ef     ....9..fR...*...
 a0061f0:	0132 571b 0185 179b 0185 8fd9 06b7 00ff     2..W............
 a006200:	171b 0085 8f75 8fd9 6741 551b 0085 0713     ....u...Ag.U....
 a006210:	f007 8d79 8d5d 2023 00a9 4791 c09c 70e2     ..y.].# ...G...p
 a006220:	8522 7442 74a2 7902 69e2 6a42 6aa2 6121     ".Bt.t.y.iBj.j!a
 a006230:	8082 e597 0003 8593 57e5 8556 90ef 7b22     .........WV..."{
 a006240:	842a e909 66c1 864a 85d2 854e 00ef 37d2     *....fJ...N....7
 a006250:	47d1 b7e9 e597 0003 8593 5645 8556 90ef     .G........EVV...
 a006260:	7902 842a e911 66c1 864a 85d2 854e 40ef     .y*....fJ...N..@
 a006270:	6302 0793 0200 b75d 0597 0003 8593 5b05     .c....]........[
 a006280:	8556 90ef 76c2 842a e909 66c1 864a 85d2     V....v*....fJ...
 a006290:	854e f0ef 12c1 47c1 b751 547d b749 7131     N......GQ.}TI.1q
 a0062a0:	f922 f526 f14a ed4e e952 e556 e15a fcde     ".&.J.N.R.V.Z...
 a0062b0:	f8e2 f4e6 f0ea ecee 8936 fd06 84aa 89ae     ........6.......
 a0062c0:	8a32 b0ef 64e1 842a 6b17 0003 0b13 168b     2....d*..k......
 a0062d0:	0b93 0201 3c17 0003 0c13 b64c 0a93 0301     .....<....L.....
 a0062e0:	0c93 01c1 0d13 0281 0d93 0181 2901 5e63     .............)c^
 a0062f0:	0004 57e1 0663 00f4 57d5 4505 1563 0ef4     ...Wc....W.Ec...
 a006300:	6917 0003 0913 1b09 a855 4601 85a2 8526     .i......U..F..&.
 a006310:	b0ef 3351 e42a 855a 90ef 7402 67a2 862a     ..Q3*.Z....t.g*.
 a006320:	85da 853e 90ef 6ea2 e921 865e 85a2 8526     ..>....n!.^...&.
 a006330:	f0ef e5af 1763 0e05 7582 8562 a0ef 24b2     ....c....ub....$
 a006340:	86d6 6617 0003 0613 2166 85a2 8526 b0ef     ...f....f!..&...
 a006350:	75b1 c90d 5742 4791 1663 02f7 411c c39d     .u..BW.Gc....A..
 a006360:	6517 0003 0513 2085 a0ef 21f2 6517 0003     .e..... ...!.e..
 a006370:	0513 20c5 c0ef df3f 85a2 8526 b0ef 5b41     ... ..?...&...A[
 a006380:	842a b7b5 86e6 866a 85a2 8526 f0ef e26f     *.....j...&...o.
 a006390:	e541 7602 876e 86d6 85ca 8552 f0ef e21f     A..vn.....R.....
 a0063a0:	e53d 47e2 4672 1f63 04f6 75a2 8556 90ef     =..GrFc....uV...
 a0063b0:	0172 dd4d 6917 0003 0913 15c9 85a2 4601     r.M..i.........F
 a0063c0:	8526 b0ef 2831 842a 4601 85ce 8526 b0ef     &...1(*..F..&...
 a0063d0:	2771 86aa 8622 85ca 6517 0003 0513 1a85     q'.."....e......
 a0063e0:	a0ef 1a72 4501 70ea 744a 74aa 790a 69ea     ..r..E.pJt.t.y.i
 a0063f0:	6a4a 6aaa 6b0a 7be6 7c46 7ca6 7d06 6de6     Jj.j.k.{F|.|.}.m
 a006400:	6129 8082 6917 0003 0913 11c9 bf45 6917     )a...i......E..i
 a006410:	0003 0913 12a9 b75d 6917 0003 0913 0d89     ......]..i......
 a006420:	bf71 6917 0003 0913 0ae9 bf49 7179 0034     q..i......I.yq4.
 a006430:	860a f022 ec26 f406 e84a 842a 84ae f0ef     ..".&...J.*.....
 a006440:	cbef cd1d 4601 4581 8522 b0ef 1fb1 892a     .....F.E".....*.
 a006450:	4601 85a6 8522 b0ef 1ef1 86aa 864a 6597     .F..".......J..e
 a006460:	0003 8593 ffa5 6517 0003 0513 0125 a0ef     .......e....%...
 a006470:	1192 4501 70a2 7402 64e2 6942 6145 8082     ...E.p.t.dBiEa..
 a006480:	66a2 6602 85a6 8522 f0ef e17f b7e5 715d     .f.f..".......]q
 a006490:	7597 0003 8593 e585 fc26 e486 e0a2 f84a     .u......&.....J.
 a0064a0:	f44e f052 ec56 e85a 84aa c0ef 01c1 5a63     N.R.V.Z.......cZ
 a0064b0:	0205 c0ef 3421 862a 7597 0003 8593 e305     ....!4*..u......
 a0064c0:	6517 0003 0513 1105 a0ef 0bf2 4501 60a6     .e...........E.`
 a0064d0:	6406 74e2 7942 79a2 7a02 6ae2 6b42 6161     .d.tBy.y.z.jBkaa
 a0064e0:	8082 842a 85a6 6517 0003 0513 a325 a0ef     ..*....e....%...
 a0064f0:	ca06 ffff ca5c ffff ca9a ffff cac6 ffff     ....\...........
 a006500:	cb18 ffff cb34 ffff cb68 ffff cb80 ffff     ....4...h.......
 a006510:	cb9c ffff cbb8 ffff cbec ffff cc76 ffff     ............v...
 a006520:	ccaa ffff ccca ffff ccfa ffff cd92 ffff     ................
 a006530:	cdd6 ffff cddc ffff cde2 ffff cde8 ffff     ................
 a006540:	ce0a ffff ce2e ffff ce34 ffff ce3a ffff     ........4...:...
 a006550:	ce40 ffff 0000 0000                         @.......

000000000a006558 <mpu_crypto_values>:
 a006558:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006568:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a006578 <mpu_fic0_values>:
 a006578:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006588:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006598:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0065a8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0065b8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0065c8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0065d8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0065e8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a0065f8 <mpu_fic1_values>:
 a0065f8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006608:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006618:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006628:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006638:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006648:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006658:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006668:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a006678 <mpu_fic2_values>:
 a006678:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006688:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006698:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0066a8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a0066b8 <mpu_gem0_values>:
 a0066b8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0066c8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0066d8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0066e8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a0066f8 <mpu_gem1_values>:
 a0066f8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006708:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006718:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006728:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a006738 <mpu_mmc_values>:
 a006738:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006748:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a006758 <mpu_scb_values>:
 a006758:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006768:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006778:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a006788:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a006798 <mpu_trace_values>:
 a006798:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a0067a8 <mpu_usb_values>:
 a0067a8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................
 a0067b8:	ffff ffff 000f 1f00 ffff ffff 000f 1f00     ................

000000000a0067c8 <PERIPHERAL_SETUP>:
	...
 a0067d0:	0001 0000 0020 0000 0001 0000 0000 0000     .... ...........
 a0067e0:	0002 0000 0040 0000 0002 0000 0000 0000     ....@...........
 a0067f0:	0004 0000 0080 0000 0003 0000 0000 0000     ................
 a006800:	0008 0000 0100 0000 0004 0000 0000 0000     ................
 a006810:	0010 0000 0200 0000 0005 0000 0000 0000     ................
 a006820:	0020 0000 0000 0000 0006 0000 0000 0000      ...............
 a006830:	0040 0000 0000 0000 0007 0000 0000 0000     @...............
 a006840:	0080 0000 0000 0000 0008 0000 0000 0000     ................
 a006850:	0100 0000 0000 0000 0009 0000 0000 0000     ................
 a006860:	0200 0000 0000 0000 000a 0000 0000 0000     ................
 a006870:	0400 0000 0400 0000 000b 0000 0000 0000     ................
 a006880:	0800 0000 0800 0000 000c 0000 0000 0000     ................
 a006890:	1000 0000 1000 0000 000d 0000 0000 0000     ................
 a0068a0:	2000 0000 2000 0000 000e 0000 0000 0000     . ... ..........
 a0068b0:	4000 0000 4000 0000 000f 0000 0000 0000     .@...@..........
 a0068c0:	8000 0000 8000 0000 0010 0000 0000 0000     ................
 a0068d0:	0000 0001 0002 0000 0011 0000 0000 0000     ................
 a0068e0:	0000 0002 0004 0000 0012 0000 0000 0000     ................
 a0068f0:	0000 0004 0010 0000 0013 0000 0000 0000     ................
 a006900:	0000 0008 0000 0010 0014 0000 0000 0000     ................
 a006910:	0000 0010 0000 0020 0015 0000 0000 0000     ...... .........
 a006920:	0000 0020 0000 0040 0016 0000 0000 0000     .. ...@.........
 a006930:	0000 0040 0000 0004 0017 0000 0000 0000     ..@.............
 a006940:	0000 0080 0000 0000 0018 0000 0000 0000     ................
 a006950:	0000 0100 0000 1000 0019 0000 0000 0000     ................
 a006960:	0000 0200 0000 0001 001a 0000 0000 0000     ................
 a006970:	0000 0400 0000 0008 001b 0000 0000 0000     ................
 a006980:	0000 0800 0000 1000 001c 0000 0000 0000     ................
 a006990:	0000 4000 0008 0000 001d 0000 0000 0000     ...@............
 a0069a0:	0000 4000 0008 0000 001e 0000 0000 0000     ...@............
 a0069b0:	0000 4000 0008 0000 001f 0000 0000 0000     ...@............
 a0069c0:	0000 8000 0000 2000 0020 0000 0001 0000     .......  .......
 a0069d0:	0001 0000 0000 0100 0021 0000 0001 0000     ........!.......
 a0069e0:	0002 0000 0000 0200 0022 0000 0001 0000     ........".......
 a0069f0:	0004 0000 0000 0400 0023 0000 0001 0000     ........#.......
 a006a00:	0008 0000 0000 0800                         ........

000000000a006a08 <plic_hart_lookup>:
	...
 a006a10:	0001 0000 0000 0000 0003 0000 0000 0000     ................
 a006a20:	0005 0000 0000 0000 0007 0000 0000 0000     ................

000000000a006a30 <pmp_values>:
	...
 a006ac0:	009f 0000 0000 0000 0000 0000 0000 0000     ................
 a006ad0:	ffff ffff ffff ffff 0000 0000 0000 0000     ................
	...
 a006b50:	009f 0000 0000 0000 0000 0000 0000 0000     ................
 a006b60:	ffff ffff ffff ffff 0000 0000 0000 0000     ................
	...
 a006be0:	009f 0000 0000 0000 0000 0000 0000 0000     ................
 a006bf0:	ffff ffff ffff ffff 0000 0000 0000 0000     ................
	...
 a006c70:	009f 0000 0000 0000 0000 0000 0000 0000     ................
 a006c80:	ffff ffff ffff ffff 0000 0000 0000 0000     ................
	...
 a006d00:	cfb4 ffff d070 ffff cfc4 ffff cfe8 ffff     ....p...........
 a006d10:	cfd0 ffff d070 ffff cfdc ffff d070 ffff     ....p.......p...
 a006d20:	d070 ffff d070 ffff d070 ffff d070 ffff     p...p...p...p...
 a006d30:	cfd0 ffff dd46 ffff ddfa ffff de2e ffff     ....F...........
 a006d40:	de5e ffff de8e ffff 0100 0100 0101 0100     ^...............
	...
 a006d58:	0d0a 6420 6c69 7461 6f69 206e 6f44 656e     .. dilation Done
 a006d68:	2e2e 2e2e 0a0d 0000 0d0a 5420 6968 2073     .......... This 
 a006d78:	7369 6420 6c69 7461 6465 6920 616d 6567     is dilated image
 a006d88:	2e2e 0a2e 000d 0000 0d0a 5420 6968 2073     .......... This 
 a006d98:	7369 5320 6275 7274 6361 6574 2064 6d69     is Subtracted im
 a006da8:	6761 2e65 2e2e 0d0a 0000 0000 0000 0000     age.............
 a006db8:	0a0d 6854 2065 7473 7261 2074 666f 6d20     ..The start of m
 a006dc8:	726f 6870 6c6f 676f 2e79 2e2e 0d2e 000a     orphology.......
 a006dd8:	0d0a 4d20 726f 6870 6c6f 676f 2079 6f44     .. Morphology Do
 a006de8:	656e 2e2e 2e2e 0a0d 0000 0000 0000 0000     ne..............
 a006df8:	0d0a 5420 6968 2073 7369 6d20 726f 6870     .. This is morph
 a006e08:	7246 6d61 6465 7241 2079 6d69 6761 2e65     FramedAry image.
 a006e18:	2e2e 0d0a 0000 0000 0d0a 5420 6968 2073     .......... This 
 a006e28:	7369 6f20 7475 7570 2074 6d69 6761 2e65     is output image.
 a006e38:	2e2e 0a2e 000d 0000 0d0a 4f20 7475 7570     .......... Outpu
 a006e48:	2074 6567 656e 6172 6974 6e6f 4420 6e6f     t generation Don
 a006e58:	2e65 2e2e 0a2e 000d 0a0d 6854 2065 7473     e.........The st
 a006e68:	7261 2074 666f 7020 6461 6964 676e 2e2e     art of padding..
 a006e78:	2e2e 0a0d 0000 0000 0d0a 7a20 7265 466f     .......... zeroF
 a006e88:	6172 656d 4164 7972 6920 696e 6974 6c61     ramedAry initial
 a006e98:	7369 7461 6f69 206e 6f64 656e 2e2e 2e2e     isation done....
 a006ea8:	0a0d 0000 0000 0000 0d0a 6c20 416f 4944     .......... loADI
 a006eb8:	474e 4920 414d 4547 6420 6e6f 2e65 2e2e     NG IMAGE done...
 a006ec8:	0d2e 000a 0000 0000 0d0a 7020 6461 6964     .......... paddi
 a006ed8:	676e 7220 776f 6620 6172 656d 6420 6e6f     ng row frame don
 a006ee8:	2e65 2e2e 0d2e 000a 0d0a 7020 6461 6964     e......... paddi
 a006ef8:	676e 6320 6c6f 6d75 206e 7266 6d61 2065     ng column frame 
 a006f08:	6f64 656e 2e2e 2e2e 0a0d 0000 0000 0000     done............
 a006f18:	0d0a 5020 6972 746e 6e69 2067 6f64 656e     .. Printing done
 a006f28:	2e2e 0a2e 000d 0000 0d0a 5420 6968 2073     .......... This 
 a006f38:	7369 4920 706e 7475 6420 7461 0a61 000d     is Input data...
 a006f48:	0d0a 5420 6968 2073 7369 5420 7268 7365     .. This is Thres
 a006f58:	6f68 646c 6465 6920 616d 6567 2e2e 0a2e     holded image....
 a006f68:	000d 0000 0000 0000 0d0a 5420 6568 7220     .......... The r
 a006f78:	7365 6c75 2074 6d69 6761 2065 7369 0a3a     esult image is:.
 a006f88:	000d 0000 0000 0000 0d0a 0000 0000 0000     ................
 a006f98:	6425 0020 0000 0000 0d0a 6854 2065 6572     %d .......The re
 a006fa8:	7573 746c 6920 616d 6567 6920 3a73 0d0a     sult image is:..
	...
 a006fc0:	0a0d 2d2d 2d2d 6946 696e 6873 6f20 2066     ..----Finish of 
 a006fd0:	6177 6574 2d72 6873 6465 7320 6765 656d     water-shed segme
 a006fe0:	746e 7461 6f69 2d6e 2d2d 0d2d 000a 0000     ntation----.....

000000000a006ff0 <g_info_string>:
 a006ff0:	0d20 0d0a 2d0a 2d2d 2d2d 2d2d 2d2d 2d2d      ....-----------
 a007000:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
 a007010:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
 a007020:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
 a007030:	2d2d 2d2d 2d2d 2d2d 2d2d 0a0d 0a0d 5020     ----------.... P
 a007040:	656c 7361 2065 626f 6573 7672 2065 4155     lease observe UA
 a007050:	5452 2c31 6120 2073 7061 6c70 6369 7461     RT1, as applicat
 a007060:	6f69 206e 7369 7520 6973 676e 5520 5241     ion is using UAR
 a007070:	3154 6120 2073 5520 6573 2d72 6e49 6574     T1 as  User-Inte
 a007080:	6672 6361 0d65 0d0a 2d0a 2d2d 2d2d 2d2d     rface....-------
 a007090:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
 a0070a0:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
 a0070b0:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
 a0070c0:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 0a0d     --------------..
	...
 a0070d8:	7f2d 4c95 f42d 5851 330e abcd 1234 e66d     -..L-.QX.3..4.m.
 a0070e8:	2d23 2b30 0020 0000 6c68 004c 0000 0000     #-0+ ...hlL.....
 a0070f8:	6665 4567 4746 0000 3130 3332 3534 3736     efgEFG..01234567
 a007108:	3938 4241 4443 4645 0000 0000 0000 0000     89ABCDEF........
 a007118:	3130 3332 3534 3736 3938 6261 6463 6665     0123456789abcdef
	...

000000000a007130 <CFG_DDR_SGMII_PHY>:
 a007130:	7000 2000 0000 0000                         .p. ....

000000000a007138 <DDRCFG>:
 a007138:	0000 2008 0000 0000                         ... ....

000000000a007140 <SCB_REGS>:
 a007140:	3000 2000 0000 0000                         .0. ....

000000000a007148 <IOSCB_IO_CALIB_DDR>:
 a007148:	0000 3e04 0000 0000                         ...>....

000000000a007150 <IOSCB_IO_CALIB_SGMII>:
 a007150:	0000 3e80 0000 0000                         ...>....

000000000a007158 <MSS_SCB_DDR_PLL>:
 a007158:	0000 3e01 0000 0000                         ...>....
