<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1 plus MathML 2.0//EN" "http://www.w3.org/Math/DTD/mathml2/xhtml-math11-f.dtd"><html xmlns="http://www.w3.org/1999/xhtml"><!--This file was converted to xhtml by LibreOffice - see https://cgit.freedesktop.org/libreoffice/core/tree/filter/source/xslt for the code.--><head profile="http://dublincore.org/documents/dcmi-terms/"><meta http-equiv="Content-Type" content="application/xhtml+xml; charset=utf-8"/><title xml:lang="en-US">- no title specified</title><meta name="DCTERMS.title" content="" xml:lang="en-US"/><meta name="DCTERMS.language" content="en-US" scheme="DCTERMS.RFC4646"/><meta name="DCTERMS.source" content="http://xml.openoffice.org/odf2xhtml"/><meta name="DCTERMS.issued" content="2021-01-16T16:39:55.178242364" scheme="DCTERMS.W3CDTF"/><meta name="DCTERMS.modified" content="2021-01-20T13:12:41.330156545" scheme="DCTERMS.W3CDTF"/><meta name="DCTERMS.provenance" content="" xml:lang="en-US"/><meta name="DCTERMS.subject" content="," xml:lang="en-US"/><link rel="schema.DC" href="http://purl.org/dc/elements/1.1/" hreflang="en"/><link rel="schema.DCTERMS" href="http://purl.org/dc/terms/" hreflang="en"/><link rel="schema.DCTYPE" href="http://purl.org/dc/dcmitype/" hreflang="en"/><link rel="schema.DCAM" href="http://purl.org/dc/dcam/" hreflang="en"/><style type="text/css">
    @page {  }
    table { border-collapse:collapse; border-spacing:0; empty-cells:show }
    td, th { vertical-align:top; font-size:10pt;}
    h1, h2, h3, h4, h5, h6 { clear:both;}
    p { white-space: nowrap; }
    ol, ul { margin:0; padding:0;}
    li { list-style: none; margin:0; padding:0;}
    /* "li span.odfLiEnd" - IE 7 issue*/
    li span. { clear: both; line-height:0; width:0; height:0; margin:0; padding:0; }
    span.footnodeNumber { padding-right:1em; }
    span.annotation_style_by_filter { font-size:95%; font-family:Arial; background-color:#fff000;  margin:0; border:0; padding:0;  }
    span.heading_numbering { margin-right: 0.8rem; }* { margin:0;}
    .gr1 { font-size:12pt; font-family:Liberation Serif; writing-mode:horizontal-tb; direction:ltr; min-height:16.814cm;}
    .P1 { text-align:center ! important; }
    .P2 { text-align:center ! important; writing-mode:horizontal-tb; direction:ltr; font-family:Liberation Sans; font-size:150pt; font-weight:bold; }
    .ta1 { writing-mode:horizontal-tb; direction:ltr; }
    .Default { font-family:Liberation Sans; }
    .ce1 { font-family:Liberation Sans; font-size:5pt; font-style:italic; font-weight:bold; }
    .ce18 { font-family:Liberation Sans; background-color:#000000; border-width:0.0133cm; border-style:solid; border-color:#000000; vertical-align:middle; text-align:center ! important; margin-left:0cm; font-size:2.70000004768372pt; font-weight:bold; }
    .ce19 { font-family:Liberation Sans; background-color:#00a933; border-width:0.0133cm; border-style:solid; border-color:#000000; vertical-align:middle; text-align:center ! important; margin-left:0cm; color:#000000; font-size:2.70000004768372pt; font-weight:bold; }
    .ce2 { font-family:Liberation Sans; vertical-align:middle; text-align:center ! important; margin-left:0cm; font-size:5pt; font-style:italic; font-weight:bold; }
    .ce20 { font-family:Liberation Sans; vertical-align:middle; text-align:center ! important; margin-left:0cm; font-size:2.70000004768372pt; font-weight:bold; }
    .ce21 { font-family:Liberation Sans; background-color:#666666; border-width:0.0133cm; border-style:solid; border-color:#000000; vertical-align:middle; text-align:center ! important; margin-left:0cm; font-size:2.70000004768372pt; font-weight:bold; }
    .ce22 { font-family:Liberation Sans; background-color:#ff860d; border-width:0.0133cm; border-style:solid; border-color:#000000; vertical-align:middle; text-align:center ! important; margin-left:0cm; font-size:2.70000004768372pt; font-weight:bold; }
    .ce24 { font-family:Liberation Sans; background-color:#ff972f; border-width:0.0133cm; border-style:solid; border-color:#000000; vertical-align:middle; text-align:center ! important; margin-left:0cm; color:#000000; font-size:2.70000004768372pt; font-weight:bold; }
    .ce26 { font-family:Liberation Sans; background-color:#000000; border-width:0.0133cm; border-style:solid; border-color:#000000; vertical-align:middle; text-align:center ! important; margin-left:0cm; color:#000000; font-size:2.70000004768372pt; font-weight:bold; }
    .ce27 { font-family:Liberation Sans; background-color:#00a933; border-width:0.0133cm; border-style:solid; border-color:#000000; vertical-align:middle; text-align:center ! important; margin-left:0cm; font-size:2.70000004768372pt; font-weight:bold; }
    .ce28 { font-family:Liberation Sans; background-color:#3465a4; border-width:0.0133cm; border-style:solid; border-color:#000000; vertical-align:middle; text-align:center ! important; margin-left:0cm; color:#000000; font-size:2.70000004768372pt; font-weight:bold; }
    .ce29 { font-family:Liberation Sans; font-size:2.70000004768372pt; }
    .ce30 { font-family:Liberation Sans; background-color:transparent; font-size:2.70000004768372pt; }
    .ce31 { font-family:Liberation Sans; background-color:transparent; border-style:none; vertical-align:middle; text-align:center ! important; margin-left:0cm; color:#000000; font-size:2.70000004768372pt; font-weight:bold; }
    .ce32 { font-family:Liberation Serif; font-size:10pt; font-style:normal; text-shadow:none; text-decoration:none ! important; font-weight:normal; }
    .ce33 { font-family:Liberation Serif; background-color:#81d41a; font-size:10pt; font-style:normal; text-shadow:none; text-decoration:none ! important; font-weight:normal; }
    .ce34 { font-family:Liberation Serif; background-color:#ff0000; font-size:10pt; font-style:normal; text-shadow:none; text-decoration:none ! important; font-weight:normal; }
    .ce35 { font-family:Liberation Serif; font-size:10pt; font-style:normal; text-shadow:none; text-decoration:none ! important; font-weight:normal; }
    .ce36 { font-family:Liberation Serif; background-color:#81d41a; font-size:10pt; font-style:normal; text-shadow:none; text-decoration:none ! important; font-weight:normal; }
    .ce8 { font-family:Liberation Sans; background-color:#ffa6a6; border-width:0.0133cm; border-style:solid; border-color:#000000; vertical-align:middle; text-align:center ! important; margin-left:0cm; color:#000000; font-size:2.70000004768372pt; font-weight:bold; }
    .co1 { width:0.707cm; }
    .co2 { width:5.445cm; }
    .co3 { width:8.689cm; }
    .co4 { width:3.695cm; }
    .co5 { width:3.535cm; }
    .co6 { width:2.258cm; }
    .ro1 { height:0.48cm; }
    .ro2 { height:0.452cm; }
    .ro3 { height:0.841cm; }
    .T1 { font-family:Liberation Sans; font-size:150pt; font-weight:bold; }
    /* ODF styles with no properties representable as CSS */
     { }
    </style></head><body dir="ltr" style="max-width:42cm;"><table border="0" cellspacing="0" cellpadding="0" class="ta1"><colgroup><col width="31"/><col width="31"/></colgroup><tr class="ro1"><td style="text-align:left;width:0.707cm; " class="ce1"> </td><td style="text-align:left;width:0.707cm; " class="ce1"><p>A</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>1</p></td><td style="text-align:left;width:0.707cm; " class="ce18"> </td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>2</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>3</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>4</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>5</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>6</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>7</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>8</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>9</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>10</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>11</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>12</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>13</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>14</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>15</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>16</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>17</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>18</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>19</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>20</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>21</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>22</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>23</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>24</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>25</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>26</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>27</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>28</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>29</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>30</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>31</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>32</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>33</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>34</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>35</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>36</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>37</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>38</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>39</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>40</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>41</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>42</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>43</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>44</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>45</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>46</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>47</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>48</p></td><td style="text-align:left;width:0.707cm; " class="ce19"><p>VSS</p></td></tr><tr class="ro1"><td style="text-align:right; width:0.707cm; " class="ce1"><p>49</p></td><td style="text-align:left;width:0.707cm; " class="ce18"> </td></tr><tr class="ro1"><td style="text-align:left;width:0.707cm; " class="ce2"> </td><td style="text-align:left;width:0.707cm; " class="ce20"> </td></tr><tr class="ro1"><td style="text-align:left;width:0.707cm; " class="ce2"> </td><td style="text-align:left;width:0.707cm; " class="ce20"> </td></tr></table><table border="0" cellspacing="0" cellpadding="0" class="ta1"><colgroup><col width="238"/><col width="380"/><col width="161"/><col width="154"/><col width="99"/></colgroup><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>48M_OSC</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>ALERT_L</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>AM4R1</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Socket identification </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>BLINK</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>CLK_REQ[3:0]_L</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>CLK_REQG_L</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>CORETYPE[1:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Processor identification </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>DBREQ_L, DBRDY</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Debug Request, Ready </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>ESPI_ALERT_L</p></td><td style="text-align:left;width:8.689cm; " class="ce36"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>ESPI_CLK</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>ESPI Clock </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>ESPI_CS_L</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>ESPI Chip Select </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>ESPI_DAT[3:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>ESPI Data </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>ESPI_RESET_L</p></td><td style="text-align:left;width:8.689cm; " class="ce36"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>FANIN0</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>FANOUT0</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>GENINT1/2_L</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>GFX_CLKP/N</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>GFX Differential Reference Clock </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>GPP_CLK[3:0]P/N</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>GPP Lane 3:0 Differential Reference Clock </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>I2C[3:2]_SCL/SDA</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>I2C Bus Clock, Data </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>KBRST_L</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>LDRQ0_L</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce34"><p>MA/B[1:0]_CKE[1:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce34"><p>DRAM Clock Enable </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM[0:1]_CKE[0:1]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Clock Enable</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce34"><p>MA/B[1:0]_CS_L[1:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce34"><p>DRAM Chip Select </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM[0:1]_SEL[0:1]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Chip Select</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_ACT_L</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Activation Command </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_ACT</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Active</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_ADD[13:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Column/Row Address </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM[0:1]_CA[0:7]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Command/Address bus</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>MA/B_ADD_17</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>DRAM Address Bit A17 (16 GBit DRAMs) </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_ALERT_L</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM CRC or Parity Error </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_ERR</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>Data error</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_BANK[1:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Bank Address </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_BA[0:1]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Bank Address</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_BG[1:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Bank Group </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_BG[0:1]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Bank Group</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>MA/B_CAS_L_ADD15</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>DRAM Column Address Strobe or Address A15 </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_CHECK[7:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM ECC Bits </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_ECC[0:7]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM ECC bits</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_CLK_L/H[3:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Differential Clock </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_CK[0:3][L/H]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Diff. Clock</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce34"><p>MA/B_DATA[63:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce34"><p>DRAM Data Bus </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM[0:1]_D[0:39]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Data bus</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_DM[8:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Data Mask </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_DMSK[0:8]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Data MaSK</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_DQS_L/H[8:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Differential Data Strobe </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_DQS[0:8][L/H]</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM DQS</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_EVENT_L</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Thermal Event Status </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_TEMP</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM thermal event</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_PAROUT</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Command/Address Parity </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_CAP</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM CA Parity</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>MA/B_RAS_L_ADD16</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>DRAM Row Address Strobe or Address A16 </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro3"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_RESET_L</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Reset Pin for Suspend-to-RAM Power Management Mode </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_RESET</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM S5 STR</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>MA/B_WE_L_ADD14</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>DRAM Write Enable or Address A14 </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"><p>RAM_WRITE</p></td><td style="text-align:left;width:2.258cm; " class="Default"><p>RAM Write enable</p></td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>MA/B_ZVDDIO_MEM_S3</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>MA/B_ZVSS</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Compensation Resistor to VSS </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>OSCIN</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>P0A_ZVSS</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Compensation Resistor to VSS </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>P0B_ZVSS</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Compensation Resistor to VSS </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>PCIE_RST_L</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>PCIe Reset </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>PROCHOT_L</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Processor in HTC-active state </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>PWROK</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Voltages and clocks have reached specified operation </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>PWR_BTN_L</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>PWR_GOOD</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>P_GFX_TX/RXP/N[15:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>GFX PCIe Transmit/Receive Data Differential Pairs </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro3"><td style="text-align:left;width:5.445cm; " class="ce32"><p>P_GPP_TX/RXP/N[3:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>General Purpose PCIe Transmit/Receive Data Differential Pairs </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>P_HUB_TX/RXP/N[3:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>Hub PCIe Transmit/Receive Data Differential Pairs </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>P_ZVDDP</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>P_ZVSS</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Compensation Resistor to VSS </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>RESET_L</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Processor Reset </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>RSMRST_L</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Resume Reset, VSB power on reset for South Bridge </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>RSVD</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Reserved </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>RTCCLK</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>32 kHz input for RTC </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>S0A3_GPIO</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>S5_MUX_CTRL</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SCL[1:0], SDA[1:0]</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>SMBus Clock, Data </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SERIRQ</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>LPC SERIRQ Signal </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SGPIO0_CLK</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SIC, SID</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Sideband Temperature Sensor Interface Clock, Data </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SLP_S3_L</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SLP_S5_L</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SPKR</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SVC, SVD</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Serial VID Interface Clock, Data </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SVT</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>SYS_RESET_L</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>System Reset </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>TCK, TDI, TDO, TMS, TRST_L</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>JTAG Interface </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>TEST*</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Test Signals </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>THERMTRIP_L</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Thermal Sensor Trip Output </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>USB[3:0]_ZVSS</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Compensation Resistor to VSS </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>USB_HSD[3:0]P/N</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>USB High Speed Data Differential Pairs </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>USB_OC[3:0]_L</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>USB Over Current </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>USB_SS_[3:0]TX/RXP/N</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>USB Super Speed Transmit/Receive Differential Pairs </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>USB_SS_ZVDDP</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>USB_SS_ZVSS</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Compensation Resistor to VSS </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>USB_ZVSS</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Compensation Resistor to VSS </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDBT_RTC_G</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDCR_CPU</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Core Power Supply </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDCR_CPU_SENSE</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>VDDCR_CPU Voltage Monitor Pin </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDCR_SOC</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>SOC Power Supply </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDCR_SOC_S5</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDCR_SOC_SENSE</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>VDDCR_SOC Voltage Monitor Pin </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDIO_AUDIO</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDIO_MEM_S3</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>DRAM I/O Ring Power Supply </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDIO_MEM_S3_SENSE</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>VDDIO_MEM_S3 Voltage Monitor Pin </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDP</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDP_S5</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDDP_SENSE</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>VDDP Voltage Monitor Pin </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDD_18</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>1.8V SOC Power Supply </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDD_18_S5</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDD_33</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>3.3V SOC Power Supply </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VDD_33_S5</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VSS</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>Ground </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>VSS_SENSE_A/B</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce33"><p>WAKE_L</p></td><td style="text-align:left;width:8.689cm; " class="ce33"><p>PCIe WAKE Signal </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>X32K_X1/2</p></td><td style="text-align:left;width:8.689cm; " class="ce32"><p>RTC Crystal Oscillator </p></td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr><tr class="ro2"><td style="text-align:left;width:5.445cm; " class="ce32"><p>X48M_X1/2</p></td><td style="text-align:left;width:8.689cm; " class="ce35"> </td><td style="text-align:left;width:3.695cm; " class="Default"> </td><td style="text-align:left;width:3.535cm; " class="Default"> </td><td style="text-align:left;width:2.258cm; " class="Default"> </td></tr></table></body></html>