Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 13f37bcb2eb249e0921c030856dabd1f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot quadrato_behav xil_defaultlib.quadrato -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.comp_top [comp_top_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_bot [comp_bot_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_lft [comp_lft_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_rgt [comp_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.quadrato
Built simulation snapshot quadrato_behav
