Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/iiitb/tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toom_mul_generic_behav xil_defaultlib.toom_mul_generic xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 34 differs from formal bit length 36 for port 'y' [/home/iiitb/vivado/toom_2_general/toom_2_general.srcs/sources_1/imports/new/toom2.v:53]
WARNING: [VRFC 10-3091] actual bit length 34 differs from formal bit length 36 for port 'y' [/home/iiitb/vivado/toom_2_general/toom_2_general.srcs/sources_1/imports/new/toom2.v:54]
WARNING: [VRFC 10-3091] actual bit length 34 differs from formal bit length 36 for port 'y' [/home/iiitb/vivado/toom_2_general/toom_2_general.srcs/sources_1/imports/new/toom2.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.school_book(DATA_WIDTH=4)
Compiling module xil_defaultlib.toom2(DATA_WIDTH=6)
Compiling module xil_defaultlib.toom2(DATA_WIDTH=10)
Compiling module xil_defaultlib.toom2(DATA_WIDTH=18)
Compiling module xil_defaultlib.toom_mul_generic
Compiling module xil_defaultlib.glbl
Built simulation snapshot toom_mul_generic_behav
