// Seed: 493150386
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input wand id_2
);
  always @(posedge 1);
  assign module_2.id_0 = 0;
endmodule
macromodule module_1 (
    output wor   id_0,
    input  wor   id_1,
    output uwire id_2
);
  wire [-1 : -1] id_4;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  parameter id_5 = 1;
  parameter id_6 = -1 - -1'b0;
endmodule
module module_2 (
    input uwire id_0,
    output supply0 id_1,
    output wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wand id_10,
    input wor id_11,
    output wire id_12,
    input wand id_13
);
  logic id_15;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_4
  );
  wire id_16;
  parameter id_17 = 1;
  logic [1 : (  -1 'b0 )] id_18;
  ;
endmodule
