// Seed: 2088528771
module module_0 (
    output tri id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    output tri id_8
    , id_31,
    input supply1 id_9,
    output supply0 id_10,
    input wor id_11,
    output wire id_12,
    input supply0 id_13,
    input wor id_14,
    output tri0 id_15,
    output tri1 id_16,
    input tri0 id_17,
    output wire id_18,
    input wor id_19,
    output tri0 id_20,
    output supply1 id_21,
    input tri1 id_22,
    input uwire id_23,
    output tri id_24,
    input tri0 id_25,
    output tri id_26,
    input wire id_27,
    output tri0 id_28,
    output tri1 id_29
);
  assign id_28 = -1;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input uwire id_0,
    inout uwire id_1,
    output wor id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    output wor id_6,
    output supply0 id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri id_13,
    input tri id_14,
    output supply1 id_15,
    input wire id_16,
    input wire id_17,
    input supply1 id_18,
    output wand id_19
);
  rnmos (1, -1'b0, 1 > id_5);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_11,
      id_4,
      id_4,
      id_6,
      id_13,
      id_15,
      id_2,
      id_9,
      id_6,
      id_5,
      id_1,
      id_18,
      id_16,
      id_19,
      id_2,
      id_12,
      id_7,
      id_14,
      id_1,
      id_6,
      id_12,
      id_12,
      id_2,
      id_4,
      id_19,
      id_0,
      id_2,
      id_6
  );
  wire  id_21;
  logic id_22;
endmodule
