{
    "name": "riscv",
    "folder": "riscv",
    "sim_files": [],
    "files": [
        "core/riscv/riscv_core.v"
    ],
    "include_dirs": [
        "core/riscv"
    ],
    "repository": "https://github.com/ultraembedded/riscv",
    "top_module": "riscv_core",
    "extra_flags": [],
    "language_version": "1800-2017ext+",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": true
}