ARM GAS  /var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM7_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM7_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM7_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM7 init function */
  30:Core/Src/tim.c **** void MX_TIM7_Init(void)
ARM GAS  /var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 37 3 view .LVU1
  41              		.loc 1 37 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
  42:Core/Src/tim.c ****   htim7.Instance = TIM7;
  45              		.loc 1 42 3 is_stmt 1 view .LVU3
  46              		.loc 1 42 18 is_stmt 0 view .LVU4
  47 000a 0F48     		ldr	r0, .L7
  48 000c 0F4A     		ldr	r2, .L7+4
  49 000e 0260     		str	r2, [r0]
  43:Core/Src/tim.c ****   htim7.Init.Prescaler = 84;
  50              		.loc 1 43 3 is_stmt 1 view .LVU5
  51              		.loc 1 43 24 is_stmt 0 view .LVU6
  52 0010 5422     		movs	r2, #84
  53 0012 4260     		str	r2, [r0, #4]
  44:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  54              		.loc 1 44 3 is_stmt 1 view .LVU7
  55              		.loc 1 44 26 is_stmt 0 view .LVU8
  56 0014 8360     		str	r3, [r0, #8]
  45:Core/Src/tim.c ****   htim7.Init.Period = 65535;
  57              		.loc 1 45 3 is_stmt 1 view .LVU9
  58              		.loc 1 45 21 is_stmt 0 view .LVU10
  59 0016 4FF6FF72 		movw	r2, #65535
  60 001a C260     		str	r2, [r0, #12]
  46:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  61              		.loc 1 46 3 is_stmt 1 view .LVU11
  62              		.loc 1 46 32 is_stmt 0 view .LVU12
  63 001c 8361     		str	r3, [r0, #24]
  47:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
  64              		.loc 1 47 3 is_stmt 1 view .LVU13
  65              		.loc 1 47 7 is_stmt 0 view .LVU14
  66 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
  67              	.LVL0:
  68              		.loc 1 47 6 view .LVU15
ARM GAS  /var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s 			page 3


  69 0022 50B9     		cbnz	r0, .L5
  70              	.L2:
  48:Core/Src/tim.c ****   {
  49:Core/Src/tim.c ****     Error_Handler();
  50:Core/Src/tim.c ****   }
  51:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  71              		.loc 1 51 3 is_stmt 1 view .LVU16
  72              		.loc 1 51 37 is_stmt 0 view .LVU17
  73 0024 0023     		movs	r3, #0
  74 0026 0093     		str	r3, [sp]
  52:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  75              		.loc 1 52 3 is_stmt 1 view .LVU18
  76              		.loc 1 52 33 is_stmt 0 view .LVU19
  77 0028 0193     		str	r3, [sp, #4]
  53:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
  78              		.loc 1 53 3 is_stmt 1 view .LVU20
  79              		.loc 1 53 7 is_stmt 0 view .LVU21
  80 002a 6946     		mov	r1, sp
  81 002c 0648     		ldr	r0, .L7
  82 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  83              	.LVL1:
  84              		.loc 1 53 6 view .LVU22
  85 0032 28B9     		cbnz	r0, .L6
  86              	.L1:
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
  58:Core/Src/tim.c **** 
  59:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
  60:Core/Src/tim.c **** 
  61:Core/Src/tim.c **** }
  87              		.loc 1 61 1 view .LVU23
  88 0034 03B0     		add	sp, sp, #12
  89              	.LCFI2:
  90              		.cfi_remember_state
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0036 5DF804FB 		ldr	pc, [sp], #4
  94              	.L5:
  95              	.LCFI3:
  96              		.cfi_restore_state
  49:Core/Src/tim.c ****   }
  97              		.loc 1 49 5 is_stmt 1 view .LVU24
  98 003a FFF7FEFF 		bl	Error_Handler
  99              	.LVL2:
 100 003e F1E7     		b	.L2
 101              	.L6:
  55:Core/Src/tim.c ****   }
 102              		.loc 1 55 5 view .LVU25
 103 0040 FFF7FEFF 		bl	Error_Handler
 104              	.LVL3:
 105              		.loc 1 61 1 is_stmt 0 view .LVU26
 106 0044 F6E7     		b	.L1
 107              	.L8:
 108 0046 00BF     		.align	2
 109              	.L7:
ARM GAS  /var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s 			page 4


 110 0048 00000000 		.word	.LANCHOR0
 111 004c 00140040 		.word	1073746944
 112              		.cfi_endproc
 113              	.LFE130:
 115              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 116              		.align	1
 117              		.global	HAL_TIM_Base_MspInit
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	HAL_TIM_Base_MspInit:
 123              	.LVL4:
 124              	.LFB131:
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  64:Core/Src/tim.c **** {
 125              		.loc 1 64 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 8
 128              		@ frame_needed = 0, uses_anonymous_args = 0
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM7)
 129              		.loc 1 66 3 view .LVU28
 130              		.loc 1 66 20 is_stmt 0 view .LVU29
 131 0000 0268     		ldr	r2, [r0]
 132              		.loc 1 66 5 view .LVU30
 133 0002 0E4B     		ldr	r3, .L16
 134 0004 9A42     		cmp	r2, r3
 135 0006 00D0     		beq	.L15
 136 0008 7047     		bx	lr
 137              	.L15:
  64:Core/Src/tim.c **** 
 138              		.loc 1 64 1 view .LVU31
 139 000a 00B5     		push	{lr}
 140              	.LCFI4:
 141              		.cfi_def_cfa_offset 4
 142              		.cfi_offset 14, -4
 143 000c 83B0     		sub	sp, sp, #12
 144              	.LCFI5:
 145              		.cfi_def_cfa_offset 16
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
  71:Core/Src/tim.c ****     /* TIM7 clock enable */
  72:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 146              		.loc 1 72 5 is_stmt 1 view .LVU32
 147              	.LBB2:
 148              		.loc 1 72 5 view .LVU33
 149 000e 0022     		movs	r2, #0
 150 0010 0192     		str	r2, [sp, #4]
 151              		.loc 1 72 5 view .LVU34
 152 0012 03F50933 		add	r3, r3, #140288
 153 0016 196C     		ldr	r1, [r3, #64]
 154 0018 41F02001 		orr	r1, r1, #32
 155 001c 1964     		str	r1, [r3, #64]
 156              		.loc 1 72 5 view .LVU35
ARM GAS  /var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s 			page 5


 157 001e 1B6C     		ldr	r3, [r3, #64]
 158 0020 03F02003 		and	r3, r3, #32
 159 0024 0193     		str	r3, [sp, #4]
 160              		.loc 1 72 5 view .LVU36
 161 0026 019B     		ldr	r3, [sp, #4]
 162              	.LBE2:
 163              		.loc 1 72 5 view .LVU37
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****     /* TIM7 interrupt Init */
  75:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 164              		.loc 1 75 5 view .LVU38
 165 0028 0521     		movs	r1, #5
 166 002a 3720     		movs	r0, #55
 167              	.LVL5:
 168              		.loc 1 75 5 is_stmt 0 view .LVU39
 169 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 170              	.LVL6:
  76:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 171              		.loc 1 76 5 is_stmt 1 view .LVU40
 172 0030 3720     		movs	r0, #55
 173 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 174              	.LVL7:
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c **** }
 175              		.loc 1 81 1 is_stmt 0 view .LVU41
 176 0036 03B0     		add	sp, sp, #12
 177              	.LCFI6:
 178              		.cfi_def_cfa_offset 4
 179              		@ sp needed
 180 0038 5DF804FB 		ldr	pc, [sp], #4
 181              	.L17:
 182              		.align	2
 183              	.L16:
 184 003c 00140040 		.word	1073746944
 185              		.cfi_endproc
 186              	.LFE131:
 188              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 189              		.align	1
 190              		.global	HAL_TIM_Base_MspDeInit
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	HAL_TIM_Base_MspDeInit:
 196              	.LVL8:
 197              	.LFB132:
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  84:Core/Src/tim.c **** {
 198              		.loc 1 84 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		.loc 1 84 1 is_stmt 0 view .LVU43
 203 0000 08B5     		push	{r3, lr}
ARM GAS  /var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s 			page 6


 204              	.LCFI7:
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 3, -8
 207              		.cfi_offset 14, -4
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM7)
 208              		.loc 1 86 3 is_stmt 1 view .LVU44
 209              		.loc 1 86 20 is_stmt 0 view .LVU45
 210 0002 0268     		ldr	r2, [r0]
 211              		.loc 1 86 5 view .LVU46
 212 0004 064B     		ldr	r3, .L22
 213 0006 9A42     		cmp	r2, r3
 214 0008 00D0     		beq	.L21
 215              	.LVL9:
 216              	.L18:
  87:Core/Src/tim.c ****   {
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
  91:Core/Src/tim.c ****     /* Peripheral clock disable */
  92:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
  95:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 217              		.loc 1 100 1 view .LVU47
 218 000a 08BD     		pop	{r3, pc}
 219              	.LVL10:
 220              	.L21:
  92:Core/Src/tim.c **** 
 221              		.loc 1 92 5 is_stmt 1 view .LVU48
 222 000c 054A     		ldr	r2, .L22+4
 223 000e 136C     		ldr	r3, [r2, #64]
 224 0010 23F02003 		bic	r3, r3, #32
 225 0014 1364     		str	r3, [r2, #64]
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 226              		.loc 1 95 5 view .LVU49
 227 0016 3720     		movs	r0, #55
 228              	.LVL11:
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 229              		.loc 1 95 5 is_stmt 0 view .LVU50
 230 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 231              	.LVL12:
 232              		.loc 1 100 1 view .LVU51
 233 001c F5E7     		b	.L18
 234              	.L23:
 235 001e 00BF     		.align	2
 236              	.L22:
 237 0020 00140040 		.word	1073746944
 238 0024 00380240 		.word	1073887232
 239              		.cfi_endproc
 240              	.LFE132:
 242              		.global	htim7
ARM GAS  /var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s 			page 7


 243              		.section	.bss.htim7,"aw",%nobits
 244              		.align	2
 245              		.set	.LANCHOR0,. + 0
 248              	htim7:
 249 0000 00000000 		.space	72
 249      00000000 
 249      00000000 
 249      00000000 
 249      00000000 
 250              		.text
 251              	.Letext0:
 252              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 253              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 254              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 255              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 256              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 257              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 258              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 259              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 260              		.file 10 "Core/Inc/main.h"
 261              		.file 11 "Core/Inc/tim.h"
ARM GAS  /var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:20     .text.MX_TIM7_Init:0000000000000000 $t
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:26     .text.MX_TIM7_Init:0000000000000000 MX_TIM7_Init
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:110    .text.MX_TIM7_Init:0000000000000048 $d
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:116    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:122    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:184    .text.HAL_TIM_Base_MspInit:000000000000003c $d
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:189    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:195    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:237    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:248    .bss.htim7:0000000000000000 htim7
/var/folders/lk/5zh__s8n5wg4b5gr7zz7z9lc0000gn/T//ccywCAkG.s:244    .bss.htim7:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
