# Static Pipeline CPU
A 31 instructions MIPS CPU implemented in Verilog HDL based on my [CPU31](https://github.com/Mionger/MIPS-CPU/tree/master/CPU31).
