<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_SYS_REG.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/sort_tables.js"></script>
</head>
<body id="ucdb2html_summary">
  <h1><span class="strip">ModelSim</span> Coverage Summary</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z003680.htm">U_FPGA_TOP_SIM</a>/<a href="z015755.htm">U_SYS_REG</a></h3>
  <hr/><h3>Local Instance Coverage Details:</h3>
  <table cellspacing="2" cellpadding="2"><tr><td class="odd" colspan="4">Weighted Average:</td><td class="bgYellow">63.56%</td></tr>
  <tr><th class="odd" align="left">Coverage Type</th><th class="even">Bins</th><th class="odd">Hits</th><th class="odd">Misses</th><th class="even">Coverage (%)</th></tr>
  <tr><td class="odd"><a href="s015755.htm#218">Statement</a></td><td class="even_r">104</td><td class="odd_r">104</td><td class="even_r">0</td><td class="bgGreen">100.00%</td></tr>
<tr><td class="odd"><a href="b015755.htm">Branch</a></td><td class="even_r">98</td><td class="odd_r">81</td><td class="even_r">17</td><td class="bgYellow">82.65%</td></tr>
<tr><td class="odd"><a href="e015755.htm">FEC Expression</a></td><td class="even_r">24</td><td class="odd_r">0</td><td class="even_r">24</td><td class="bgRed">0.00%</td></tr>
<tr><td class="odd"><a href="c015755.htm">FEC Condition</a></td><td class="even_r">18</td><td class="odd_r">18</td><td class="even_r">0</td><td class="bgGreen">100.00%</td></tr>
<tr><td class="odd"><a href="t015755.htm">Toggle</a></td><td class="even_r">2552</td><td class="odd_r">897</td><td class="even_r">1655</td><td class="bgRed">35.14%</td></tr>
</table>
  
  <hr/><h3>Scope Details:</h3>
  <dl>
  <dt><b>Instance Path:</b></dt><dd>/tb_top/U_FPGA_TOP_SIM/U_SYS_REG</dd>
  <dt><b>Design Unit Name:</b></dt><dd><a href="z000036.htm">work.SYS_REG</a></dd>
  <dt><b>Language:</b></dt><dd>Verilog</dd>
  <dt><b>Source File:</b></dt><dd><a href="__HDL_srcfile_5.htm#825">D:\7_work\20191023\sim_demo\sim/../rtl/fpga_top_sim.V</a></dd>
  </dl>
  
</body>
</html>
