\section{Write-Back Module}

  \subsection{Interface}

    \begin{content}
        The write-back module implements TBC. The signals are described in table \ref{tab:wbm-interface}. 
      \end{content}

    \input{arch/tables/12_wbm-interface}

  \subsection{Specification}

    \req{D\_WBM\_INPUT\_HANDSHAKE\_01}{
        The inputs to the write-back module shall be registered on the rising edge of \texttt{clk\_i} when both \texttt{input\_ready\_o} and \texttt{input\_valid\_i} are asserted.
      }

    \req{D\_WBM\_WRITE\_REQUEST\_01}{
        The write-back module shall emit a register write request on the rising edge of \texttt{clk\_i} upon registration of its inputs, when \texttt{result\_write\_i} is asserted.
      }[
        derivedfrom=F\_INSTR\_RESULT\_02
      ]

    \req{D\_WBM\_WRITE\_REQUEST\_02}{
        The \texttt{reg\_write\_o} signal shall be asserted on the rising edge of \texttt{clk\_i} when emitting a register write request.
      }[
        derivedfrom=F\_INSTR\_RESULT\_02
      ]

    \req{D\_WBM\_WRITE\_REQUEST\_03}{
        The \texttt{reg\_waddr\_o} signal shall be set to the registered \texttt{result\_addr\_i} when emitting a register write request.
      }[
        derivedfrom=F\_INSTR\_RESULT\_02
      ]

    \req{D\_WBM\_WRITE\_REQUEST\_04}{
        The \texttt{reg\_wdata\_o} signal shall be set to the registered \texttt{result\_i} when emitting a register write request.
      }[
        derivedfrom=F\_INSTR\_RESULT\_02
      ]

\newpage
